Datasets:
MBZUAI
/
cass

Dataset card Data Studio Files Community
filename
stringlengths
40
40
cuda_source
stringlengths
11
9.01M
cuda_host
stringlengths
1.53k
6.65M
cuda_device
stringlengths
17
97.4M
hip_source
stringlengths
29
9.01M
hip_host
stringlengths
407
13.3M
hip_device
stringlengths
650
11.7M
4f9585f345f945412127543c200e16d5f3d547c9
#include <stdio.h> #include <stdlib.h> #include <time.h> #include <math.h> #include <stdbool.h> #include <unistd.h> #include <cuda.h> #define NUM_THREADs 5 #define BLOCK_SIZE 16 #define PI 3.141592654 #define MEGEXTRA 1000000 typedef struct Matrix { int width; int height; double* elements; } Matrix; __global__ void MatMulKernel(Matrix, Matrix, Matrix); extern "C" void MatMul(Matrix AA, Matrix B, Matrix C, int dev_no) { int nDevices; cudaGetDeviceCount(&nDevices); if(nDevices!=6){ printf("shit\n"); nDevices = 6; } dev_no = ((dev_no)%(nDevices)); dev_no = nDevices - dev_no -1 ; cudaSetDevice(dev_no); // loading matrix A Matrix d_A; d_A.width=AA.width; d_A.height=AA.height; size_t size=AA.width * AA.height * sizeof(double); cudaMalloc(&d_A.elements, size); cudaMemcpy(d_A.elements, AA.elements, size, cudaMemcpyHostToDevice); //loading matrix B Matrix d_B; d_B.width=B.width; d_B.height=B.height; size= B.width * B.height * sizeof(double); cudaMalloc(&d_B.elements, size); cudaMemcpy(d_B.elements, B.elements, size, cudaMemcpyHostToDevice); // Allocate C in device memory Matrix d_C; d_C.width = C.width; d_C.height = C.height; size = C.width * C.height * sizeof(double); cudaMalloc(&d_C.elements, size); // Invoke kernel dim3 dimBlock(BLOCK_SIZE, BLOCK_SIZE); dim3 dimGrid((B.width + dimBlock.x - 1)/dimBlock.x, (AA.height + dimBlock.y - 1)/dimBlock.y); //printf("%d=\n",(B.width + dimBlock.x - 1)/dimBlock.x); //printf("%d=\n",(A.height + dimBlock.y - 1)/dimBlock.y); MatMulKernel<<<dimGrid, dimBlock>>>(d_A, d_B, d_C); cudaThreadSynchronize(); // Read C from device memory cudaMemcpy(C.elements, d_C.elements, size, cudaMemcpyDeviceToHost); // Free device memory cudaFree(d_A.elements); cudaFree(d_B.elements); cudaFree(d_C.elements); } __global__ void MatMulKernel(Matrix AA, Matrix B, Matrix C) { double Cvalue = 0; int row = blockIdx.y * blockDim.y + threadIdx.y; int col = blockIdx.x * blockDim.x + threadIdx.x; if(row>AA.height||col>B.width) return; for (int e = 0; e < AA.width; ++e) Cvalue += (AA.elements[row * AA.width + e]) * (B.elements[e * B.width + col]); C.elements[row * C.width + col] = Cvalue; }
.file "tmpxft_00232244_00000000-6_matmul.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2043: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2043: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z41__device_stub__Z12MatMulKernel6MatrixS_S_R6MatrixS0_S0_ .type _Z41__device_stub__Z12MatMulKernel6MatrixS_S_R6MatrixS0_S0_, @function _Z41__device_stub__Z12MatMulKernel6MatrixS_S_R6MatrixS0_S0_: .LFB2065: .cfi_startproc endbr64 subq $104, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax leaq 8(%rsp), %rcx movq %rdi, 64(%rsp) movabsq $4294967297, %rax movq %rsi, 72(%rsp) leaq 16(%rsp), %rdi leaq 28(%rsp), %rsi movq %rdx, 80(%rsp) movq %rsp, %rdx movq %rax, 16(%rsp) movl $1, 24(%rsp) movq %rax, 28(%rsp) movl $1, 36(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 8(%rsp) .cfi_def_cfa_offset 120 leaq _Z12MatMulKernel6MatrixS_S_(%rip), %rdi pushq 8(%rsp) .cfi_def_cfa_offset 128 movq 44(%rsp), %rcx movl 52(%rsp), %r8d movq 32(%rsp), %rsi movl 40(%rsp), %edx leaq 80(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 120 popq %rdx .cfi_def_cfa_offset 112 .L2: movq 88(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $104, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2065: .size _Z41__device_stub__Z12MatMulKernel6MatrixS_S_R6MatrixS0_S0_, .-_Z41__device_stub__Z12MatMulKernel6MatrixS_S_R6MatrixS0_S0_ .globl _Z12MatMulKernel6MatrixS_S_ .type _Z12MatMulKernel6MatrixS_S_, @function _Z12MatMulKernel6MatrixS_S_: .LFB2066: .cfi_startproc endbr64 subq $56, %rsp .cfi_def_cfa_offset 64 movq %rdi, 32(%rsp) leaq 32(%rsp), %rdi movq %rsi, 40(%rsp) leaq 16(%rsp), %rsi movq %rdx, 16(%rsp) movq %rsp, %rdx movq %rcx, 24(%rsp) movq %r8, (%rsp) movq %r9, 8(%rsp) call _Z41__device_stub__Z12MatMulKernel6MatrixS_S_R6MatrixS0_S0_ addq $56, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2066: .size _Z12MatMulKernel6MatrixS_S_, .-_Z12MatMulKernel6MatrixS_S_ .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "shit\n" .text .globl MatMul .type MatMul, @function MatMul: .LFB2040: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 movq %r8, %r15 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 movq %rdi, %r14 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 movq %rdx, %r13 sarq $32, %r14 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %r8, %r12 sarq $32, %r13 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 sarq $32, %r12 movq %rdx, %rbp pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movq %rdi, %rbx subq $184, %rsp .cfi_def_cfa_offset 240 movq %rsi, 8(%rsp) leaq 44(%rsp), %rdi movq %rcx, 16(%rsp) movq %r9, 24(%rsp) movq %fs:40, %rax movq %rax, 168(%rsp) xorl %eax, %eax call cudaGetDeviceCount@PLT cmpl $6, 44(%rsp) je .L10 leaq .LC0(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movl $6, 44(%rsp) .L10: movl 240(%rsp), %eax movl 44(%rsp), %edi cltd idivl %edi subl %edx, %edi decl %edi call cudaSetDevice@PLT movl %ebx, 72(%rsp) imull %r14d, %ebx leaq 80(%rsp), %rdi movl %r14d, 76(%rsp) addl $15, %r14d shrl $4, %r14d movslq %ebx, %rbx salq $3, %rbx movq %rbx, %rsi call cudaMalloc@PLT movq 8(%rsp), %rsi movq 80(%rsp), %rdi movq %rbx, %rdx movl $1, %ecx call cudaMemcpy@PLT movl %r13d, 92(%rsp) imull %ebp, %r13d leaq 96(%rsp), %rdi movl %ebp, 88(%rsp) addl $15, %ebp shrl $4, %ebp movslq %r13d, %r13 salq $3, %r13 movq %r13, %rsi call cudaMalloc@PLT movq 16(%rsp), %rsi movq 96(%rsp), %rdi movq %r13, %rdx movl $1, %ecx call cudaMemcpy@PLT movl %r12d, 108(%rsp) imull %r15d, %r12d leaq 112(%rsp), %rdi movl %r15d, 104(%rsp) movslq %r12d, %r12 salq $3, %r12 movq %r12, %rsi call cudaMalloc@PLT movl %ebp, 60(%rsp) xorl %r9d, %r9d xorl %r8d, %r8d movl %r14d, 64(%rsp) movq 60(%rsp), %rdi movl $1, %ecx movabsq $68719476752, %rdx movl $1, %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L11 movups 72(%rsp), %xmm0 movups 88(%rsp), %xmm1 leaq 152(%rsp), %rdx leaq 136(%rsp), %rsi movups 104(%rsp), %xmm2 leaq 120(%rsp), %rdi movups %xmm0, 120(%rsp) movups %xmm1, 136(%rsp) movups %xmm2, 152(%rsp) call _Z41__device_stub__Z12MatMulKernel6MatrixS_S_R6MatrixS0_S0_ .L11: call cudaThreadSynchronize@PLT movq 112(%rsp), %rsi movq 24(%rsp), %rdi movq %r12, %rdx movl $2, %ecx call cudaMemcpy@PLT movq 80(%rsp), %rdi call cudaFree@PLT movq 96(%rsp), %rdi call cudaFree@PLT movq 112(%rsp), %rdi call cudaFree@PLT movq 168(%rsp), %rax subq %fs:40, %rax je .L12 call __stack_chk_fail@PLT .L12: addq $184, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2040: .size MatMul, .-MatMul .section .rodata.str1.1 .LC1: .string "_Z12MatMulKernel6MatrixS_S_" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2068: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC1(%rip), %rdx movq %rax, %rdi leaq _Z12MatMulKernel6MatrixS_S_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2068: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z12MatMulKernel6MatrixS_S_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e280000002500 */ /*0020*/ S2R R5, SR_TID.X ; /* 0x0000000000057919 */ /* 0x000e280000002100 */ /*0030*/ S2R R3, SR_CTAID.Y ; /* 0x0000000000037919 */ /* 0x000e680000002600 */ /*0040*/ S2R R2, SR_TID.Y ; /* 0x0000000000027919 */ /* 0x000e620000002200 */ /*0050*/ IMAD R0, R0, c[0x0][0x0], R5 ; /* 0x0000000000007a24 */ /* 0x001fca00078e0205 */ /*0060*/ ISETP.GT.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fe20003f04270 */ /*0070*/ IMAD R3, R3, c[0x0][0x4], R2 ; /* 0x0000010003037a24 */ /* 0x002fca00078e0202 */ /*0080*/ ISETP.GT.OR P0, PT, R3, c[0x0][0x164], P0 ; /* 0x0000590003007a0c */ /* 0x000fda0000704670 */ /*0090*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*00a0*/ MOV R2, c[0x0][0x160] ; /* 0x0000580000027a02 */ /* 0x000fe20000000f00 */ /*00b0*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*00c0*/ CS2R R30, SRZ ; /* 0x00000000001e7805 */ /* 0x000fe4000001ff00 */ /*00d0*/ ISETP.GE.AND P0, PT, R2, 0x1, PT ; /* 0x000000010200780c */ /* 0x000fda0003f06270 */ /*00e0*/ @!P0 BRA 0xc80 ; /* 0x00000b9000008947 */ /* 0x000fea0003800000 */ /*00f0*/ IADD3 R4, R2.reuse, -0x1, RZ ; /* 0xffffffff02047810 */ /* 0x040fe20007ffe0ff */ /*0100*/ CS2R R30, SRZ ; /* 0x00000000001e7805 */ /* 0x000fe2000001ff00 */ /*0110*/ LOP3.LUT R2, R2, 0x3, RZ, 0xc0, !PT ; /* 0x0000000302027812 */ /* 0x000fe400078ec0ff */ /*0120*/ ISETP.GE.U32.AND P0, PT, R4, 0x3, PT ; /* 0x000000030400780c */ /* 0x000fe40003f06070 */ /*0130*/ MOV R4, RZ ; /* 0x000000ff00047202 */ /* 0x000fd60000000f00 */ /*0140*/ @!P0 BRA 0xb30 ; /* 0x000009e000008947 */ /* 0x000fea0003800000 */ /*0150*/ IADD3 R5, -R2, c[0x0][0x160], RZ ; /* 0x0000580002057a10 */ /* 0x000fe20007ffe1ff */ /*0160*/ ULDC.64 UR6, c[0x0][0x168] ; /* 0x00005a0000067ab9 */ /* 0x000fe20000000a00 */ /*0170*/ MOV R23, 0x8 ; /* 0x0000000800177802 */ /* 0x000fe20000000f00 */ /*0180*/ IMAD R32, R3, c[0x0][0x160], RZ ; /* 0x0000580003207a24 */ /* 0x000fe200078e02ff */ /*0190*/ ISETP.GT.AND P0, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fe20003f04270 */ /*01a0*/ CS2R R30, SRZ ; /* 0x00000000001e7805 */ /* 0x000fe2000001ff00 */ /*01b0*/ MOV R4, RZ ; /* 0x000000ff00047202 */ /* 0x000fe20000000f00 */ /*01c0*/ IMAD.WIDE R22, R0, R23, c[0x0][0x178] ; /* 0x00005e0000167625 */ /* 0x000fd400078e0217 */ /*01d0*/ @!P0 BRA 0x990 ; /* 0x000007b000008947 */ /* 0x000fea0003800000 */ /*01e0*/ ISETP.GT.AND P1, PT, R5, 0xc, PT ; /* 0x0000000c0500780c */ /* 0x000fe40003f24270 */ /*01f0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fd60003f0f070 */ /*0200*/ @!P1 BRA 0x6c0 ; /* 0x000004b000009947 */ /* 0x000fea0003800000 */ /*0210*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0220*/ MOV R6, UR6 ; /* 0x0000000600067c02 */ /* 0x000fe20008000f00 */ /*0230*/ IMAD.U32 R7, RZ, RZ, UR7 ; /* 0x00000007ff077e24 */ /* 0x000fe2000f8e00ff */ /*0240*/ LDG.E.64 R16, [R22.64] ; /* 0x0000000416107981 */ /* 0x0010a6000c1e1b00 */ /*0250*/ IMAD.WIDE R6, R32, 0x8, R6 ; /* 0x0000000820067825 */ /* 0x000fca00078e0206 */ /*0260*/ LDG.E.64 R18, [R6.64] ; /* 0x0000000406127981 */ /* 0x000ea2000c1e1b00 */ /*0270*/ MOV R33, c[0x0][0x170] ; /* 0x00005c0000217a02 */ /* 0x000fc60000000f00 */ /*0280*/ LDG.E.64 R8, [R6.64+0x8] ; /* 0x0000080406087981 */ /* 0x000ee4000c1e1b00 */ /*0290*/ IMAD.WIDE R20, R33.reuse, 0x8, R22 ; /* 0x0000000821147825 */ /* 0x040fe400078e0216 */ /*02a0*/ LDG.E.64 R24, [R6.64+0x10] ; /* 0x0000100406187981 */ /* 0x000f28000c1e1b00 */ /*02b0*/ LDG.E.64 R28, [R20.64] ; /* 0x00000004141c7981 */ /* 0x0022e2000c1e1b00 */ /*02c0*/ IMAD.WIDE R36, R33, 0x8, R20 ; /* 0x0000000821247825 */ /* 0x000fc600078e0214 */ /*02d0*/ LDG.E.64 R12, [R6.64+0x18] ; /* 0x00001804060c7981 */ /* 0x000f66000c1e1b00 */ /*02e0*/ IMAD.WIDE R34, R33.reuse, 0x8, R36 ; /* 0x0000000821227825 */ /* 0x040fe200078e0224 */ /*02f0*/ LDG.E.64 R10, [R36.64] ; /* 0x00000004240a7981 */ /* 0x000f28000c1e1b00 */ /*0300*/ LDG.E.64 R14, [R34.64] ; /* 0x00000004220e7981 */ /* 0x000168000c1e1b00 */ /*0310*/ LDG.E.64 R20, [R6.64+0x28] ; /* 0x0000280406147981 */ /* 0x002f62000c1e1b00 */ /*0320*/ IMAD.WIDE R34, R33, 0x8, R34 ; /* 0x0000000821227825 */ /* 0x001fcc00078e0222 */ /*0330*/ IMAD.WIDE R26, R33, 0x8, R34 ; /* 0x00000008211a7825 */ /* 0x000fca00078e0222 */ /*0340*/ LDG.E.64 R22, [R26.64] ; /* 0x000000041a167981 */ /* 0x000162000c1e1b00 */ /*0350*/ DFMA R30, R16, R18, R30 ; /* 0x00000012101e722b */ /* 0x0042c6000000001e */ /*0360*/ LDG.E.64 R16, [R6.64+0x20] ; /* 0x0000200406107981 */ /* 0x002ea8000c1e1b00 */ /*0370*/ LDG.E.64 R18, [R34.64] ; /* 0x0000000422127981 */ /* 0x0002a2000c1e1b00 */ /*0380*/ DFMA R8, R28, R8, R30 ; /* 0x000000081c08722b */ /* 0x008724000000001e */ /*0390*/ IMAD.WIDE R28, R33, 0x8, R26 ; /* 0x00000008211c7825 */ /* 0x008fc800078e021a */ /*03a0*/ DFMA R24, R10, R24, R8 ; /* 0x000000180a18722b */ /* 0x0107640000000008 */ /*03b0*/ IMAD.WIDE R30, R33.reuse, 0x8, R28 ; /* 0x00000008211e7825 */ /* 0x040fe400078e021c */ /*03c0*/ LDG.E.64 R8, [R6.64+0x30] ; /* 0x0000300406087981 */ /* 0x008ee8000c1e1b00 */ /*03d0*/ LDG.E.64 R10, [R28.64] ; /* 0x000000041c0a7981 */ /* 0x0008e2000c1e1b00 */ /*03e0*/ DFMA R24, R14, R12, R24 ; /* 0x0000000c0e18722b */ /* 0x020aa20000000018 */ /*03f0*/ IMAD.WIDE R36, R33, 0x8, R30 ; /* 0x0000000821247825 */ /* 0x000fc400078e021e */ /*0400*/ LDG.E.64 R12, [R6.64+0x38] ; /* 0x00003804060c7981 */ /* 0x020f68000c1e1b00 */ /*0410*/ LDG.E.64 R14, [R30.64] ; /* 0x000000041e0e7981 */ /* 0x000162000c1e1b00 */ /*0420*/ IMAD.WIDE R34, R33, 0x8, R36 ; /* 0x0000000821227825 */ /* 0x002fc600078e0224 */ /*0430*/ LDG.E.64 R28, [R6.64+0x50] ; /* 0x00005004061c7981 */ /* 0x010f26000c1e1b00 */ /*0440*/ IMAD.WIDE R26, R33, 0x8, R34 ; /* 0x00000008211a7825 */ /* 0x001fca00078e0222 */ /*0450*/ LDG.E.64 R30, [R26.64] ; /* 0x000000041a1e7981 */ /* 0x000122000c1e1b00 */ /*0460*/ DFMA R24, R18, R16, R24 ; /* 0x000000101218722b */ /* 0x0042860000000018 */ /*0470*/ LDG.E.64 R16, [R6.64+0x40] ; /* 0x0000400406107981 */ /* 0x002f28000c1e1b00 */ /*0480*/ LDG.E.64 R18, [R36.64] ; /* 0x0000000424127981 */ /* 0x000322000c1e1b00 */ /*0490*/ DFMA R20, R22, R20, R24 ; /* 0x000000141614722b */ /* 0x0044c60000000018 */ /*04a0*/ LDG.E.64 R22, [R6.64+0x48] ; /* 0x0000480406167981 */ /* 0x004ea8000c1e1b00 */ /*04b0*/ LDG.E.64 R24, [R34.64] ; /* 0x0000000422187981 */ /* 0x000aa2000c1e1b00 */ /*04c0*/ IMAD.WIDE R26, R33, 0x8, R26 ; /* 0x00000008211a7825 */ /* 0x001fe200078e021a */ /*04d0*/ DFMA R8, R10, R8, R20 ; /* 0x000000080a08722b */ /* 0x00814a0000000014 */ /*04e0*/ IMAD.WIDE R36, R33, 0x8, R26 ; /* 0x0000000821247825 */ /* 0x002fe200078e021a */ /*04f0*/ LDG.E.64 R10, [R26.64] ; /* 0x000000041a0a7981 */ /* 0x0010e2000c1e1b00 */ /*0500*/ DFMA R12, R14, R12, R8 ; /* 0x0000000c0e0c722b */ /* 0x0203060000000008 */ /*0510*/ LDG.E.64 R8, [R6.64+0x58] ; /* 0x0000580406087981 */ /* 0x002ee8000c1e1b00 */ /*0520*/ LDG.E.64 R14, [R36.64] ; /* 0x00000004240e7981 */ /* 0x000364000c1e1b00 */ /*0530*/ IMAD.WIDE R36, R33, 0x8, R36 ; /* 0x0000000821247825 */ /* 0x002fcc00078e0224 */ /*0540*/ IMAD.WIDE R20, R33, 0x8, R36 ; /* 0x0000000821147825 */ /* 0x000fcc00078e0224 */ /*0550*/ IMAD.WIDE R26, R33, 0x8, R20 ; /* 0x00000008211a7825 */ /* 0x001fca00078e0214 */ /*0560*/ LDG.E.64 R34, [R26.64] ; /* 0x000000041a227981 */ /* 0x000f62000c1e1b00 */ /*0570*/ DFMA R16, R18, R16, R12 ; /* 0x000000101210722b */ /* 0x010086000000000c */ /*0580*/ LDG.E.64 R12, [R6.64+0x60] ; /* 0x00006004060c7981 */ /* 0x001f68000c1e1b00 */ /*0590*/ LDG.E.64 R18, [R6.64+0x68] ; /* 0x0000680406127981 */ /* 0x000f22000c1e1b00 */ /*05a0*/ DFMA R22, R24, R22, R16 ; /* 0x000000161816722b */ /* 0x0040460000000010 */ /*05b0*/ LDG.E.64 R16, [R36.64] ; /* 0x0000000424107981 */ /* 0x001f26000c1e1b00 */ /*05c0*/ DFMA R28, R30, R28, R22 ; /* 0x0000001c1e1c722b */ /* 0x0020e20000000016 */ /*05d0*/ LDG.E.64 R24, [R20.64] ; /* 0x0000000414187981 */ /* 0x000ea8000c1e1b00 */ /*05e0*/ LDG.E.64 R22, [R6.64+0x70] ; /* 0x0000700406167981 */ /* 0x001ea8000c1e1b00 */ /*05f0*/ LDG.E.64 R30, [R6.64+0x78] ; /* 0x00007804061e7981 */ /* 0x000ea2000c1e1b00 */ /*0600*/ DFMA R8, R10, R8, R28 ; /* 0x000000080a08722b */ /* 0x008f62000000001c */ /*0610*/ IADD3 R5, R5, -0x10, RZ ; /* 0xfffffff005057810 */ /* 0x000fc80007ffe0ff */ /*0620*/ ISETP.GT.AND P1, PT, R5, 0xc, PT ; /* 0x0000000c0500780c */ /* 0x000fe20003f24270 */ /*0630*/ UIADD3 UR6, UP0, UR6, 0x80, URZ ; /* 0x0000008006067890 */ /* 0x000fe2000ff1e03f */ /*0640*/ IADD3 R4, R4, 0x10, RZ ; /* 0x0000001004047810 */ /* 0x000fc60007ffe0ff */ /*0650*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*0660*/ DFMA R8, R14, R12, R8 ; /* 0x0000000c0e08722b */ /* 0x020f0c0000000008 */ /*0670*/ DFMA R8, R16, R18, R8 ; /* 0x000000121008722b */ /* 0x010e8c0000000008 */ /*0680*/ DFMA R8, R24, R22, R8 ; /* 0x000000161808722b */ /* 0x0040640000000008 */ /*0690*/ IMAD.WIDE R22, R33, 0x8, R26 ; /* 0x0000000821167825 */ /* 0x001fc800078e021a */ /*06a0*/ DFMA R30, R34, R30, R8 ; /* 0x0000001e221e722b */ /* 0x0020620000000008 */ /*06b0*/ @P1 BRA 0x220 ; /* 0xfffffb6000001947 */ /* 0x000fea000383ffff */ /*06c0*/ ISETP.GT.AND P1, PT, R5, 0x4, PT ; /* 0x000000040500780c */ /* 0x000fda0003f24270 */ /*06d0*/ @!P1 BRA 0x970 ; /* 0x0000029000009947 */ /* 0x000fea0003800000 */ /*06e0*/ MOV R12, UR6 ; /* 0x00000006000c7c02 */ /* 0x000fe20008000f00 */ /*06f0*/ LDG.E.64 R18, [R22.64] ; /* 0x0000000416127981 */ /* 0x0004e2000c1e1b00 */ /*0700*/ MOV R13, UR7 ; /* 0x00000007000d7c02 */ /* 0x000fe40008000f00 */ /*0710*/ MOV R33, c[0x0][0x170] ; /* 0x00005c0000217a02 */ /* 0x000fc60000000f00 */ /*0720*/ IMAD.WIDE R12, R32, 0x8, R12 ; /* 0x00000008200c7825 */ /* 0x000fc800078e020c */ /*0730*/ IMAD.WIDE R34, R33.reuse, 0x8, R22 ; /* 0x0000000821227825 */ /* 0x041fe200078e0216 */ /*0740*/ LDG.E.64 R20, [R12.64] ; /* 0x000000040c147981 */ /* 0x000ee8000c1e1b00 */ /*0750*/ LDG.E.64 R16, [R34.64] ; /* 0x0000000422107981 */ /* 0x000128000c1e1b00 */ /*0760*/ LDG.E.64 R14, [R12.64+0x8] ; /* 0x000008040c0e7981 */ /* 0x000f28000c1e1b00 */ /*0770*/ LDG.E.64 R26, [R12.64+0x10] ; /* 0x000010040c1a7981 */ /* 0x000f62000c1e1b00 */ /*0780*/ IMAD.WIDE R34, R33, 0x8, R34 ; /* 0x0000000821227825 */ /* 0x001fc600078e0222 */ /*0790*/ LDG.E.64 R10, [R12.64+0x18] ; /* 0x000018040c0a7981 */ /* 0x000f68000c1e1b00 */ /*07a0*/ LDG.E.64 R6, [R34.64] ; /* 0x0000000422067981 */ /* 0x000162000c1e1b00 */ /*07b0*/ IMAD.WIDE R28, R33, 0x8, R34 ; /* 0x00000008211c7825 */ /* 0x000fc600078e0222 */ /*07c0*/ LDG.E.64 R24, [R12.64+0x20] ; /* 0x000020040c187981 */ /* 0x000f68000c1e1b00 */ /*07d0*/ LDG.E.64 R8, [R28.64] ; /* 0x000000041c087981 */ /* 0x000364000c1e1b00 */ /*07e0*/ IMAD.WIDE R28, R33, 0x8, R28 ; /* 0x00000008211c7825 */ /* 0x002fca00078e021c */ /*07f0*/ LDG.E.64 R22, [R28.64] ; /* 0x000000041c167981 */ /* 0x0042a2000c1e1b00 */ /*0800*/ IMAD.WIDE R36, R33, 0x8, R28 ; /* 0x0000000821247825 */ /* 0x000fcc00078e021c */ /*0810*/ IMAD.WIDE R34, R33, 0x8, R36 ; /* 0x0000000821227825 */ /* 0x001fe200078e0224 */ /*0820*/ DFMA R30, R18, R20, R30 ; /* 0x00000014121e722b */ /* 0x008124000000001e */ /*0830*/ LDG.E.64 R20, [R12.64+0x28] ; /* 0x000028040c147981 */ /* 0x001ee8000c1e1b00 */ /*0840*/ LDG.E.64 R18, [R36.64] ; /* 0x0000000424127981 */ /* 0x000ee2000c1e1b00 */ /*0850*/ DFMA R14, R16, R14, R30 ; /* 0x0000000e100e722b */ /* 0x010146000000001e */ /*0860*/ LDG.E.64 R16, [R12.64+0x30] ; /* 0x000030040c107981 */ /* 0x001f28000c1e1b00 */ /*0870*/ LDG.E.64 R30, [R12.64+0x38] ; /* 0x000038040c1e7981 */ /* 0x000f22000c1e1b00 */ /*0880*/ DFMA R26, R6, R26, R14 ; /* 0x0000001a061a722b */ /* 0x020146000000000e */ /*0890*/ LDG.E.64 R14, [R34.64] ; /* 0x00000004220e7981 */ /* 0x001f22000c1e1b00 */ /*08a0*/ IMAD.WIDE R6, R33, 0x8, R34 ; /* 0x0000000821067825 */ /* 0x000fca00078e0222 */ /*08b0*/ LDG.E.64 R28, [R6.64] ; /* 0x00000004061c7981 */ /* 0x002f22000c1e1b00 */ /*08c0*/ DFMA R8, R8, R10, R26 ; /* 0x0000000a0808722b */ /* 0x020e8c000000001a */ /*08d0*/ DFMA R8, R22, R24, R8 ; /* 0x000000181608722b */ /* 0x0040e20000000008 */ /*08e0*/ UIADD3 UR6, UP0, UR6, 0x40, URZ ; /* 0x0000004006067890 */ /* 0x000fe2000ff1e03f */ /*08f0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0e170 */ /*0900*/ IMAD.WIDE R22, R33, 0x8, R6 ; /* 0x0000000821167825 */ /* 0x001fe200078e0206 */ /*0910*/ IADD3 R4, R4, 0x8, RZ ; /* 0x0000000804047810 */ /* 0x000fe40007ffe0ff */ /*0920*/ IADD3 R5, R5, -0x8, RZ ; /* 0xfffffff805057810 */ /* 0x000fe20007ffe0ff */ /*0930*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*0940*/ DFMA R8, R18, R20, R8 ; /* 0x000000141208722b */ /* 0x008f0c0000000008 */ /*0950*/ DFMA R8, R14, R16, R8 ; /* 0x000000100e08722b */ /* 0x010e0c0000000008 */ /*0960*/ DFMA R30, R28, R30, R8 ; /* 0x0000001e1c1e722b */ /* 0x0010480000000008 */ /*0970*/ ISETP.NE.OR P0, PT, R5, RZ, P0 ; /* 0x000000ff0500720c */ /* 0x000fda0000705670 */ /*0980*/ @!P0 BRA 0xb30 ; /* 0x000001a000008947 */ /* 0x000fea0003800000 */ /*0990*/ MOV R29, UR7 ; /* 0x00000007001d7c02 */ /* 0x001fe20008000f00 */ /*09a0*/ IMAD.U32 R28, RZ, RZ, UR6 ; /* 0x00000006ff1c7e24 */ /* 0x000fe2000f8e00ff */ /*09b0*/ MOV R25, c[0x0][0x170] ; /* 0x00005c0000197a02 */ /* 0x000fe20000000f00 */ /*09c0*/ LDG.E.64 R6, [R22.64] ; /* 0x0000000416067981 */ /* 0x0000a4000c1e1b00 */ /*09d0*/ IMAD.WIDE R28, R32, 0x8, R28 ; /* 0x00000008201c7825 */ /* 0x000fc800078e021c */ /*09e0*/ IMAD.WIDE R34, R25.reuse, 0x8, R22 ; /* 0x0000000819227825 */ /* 0x040fe200078e0216 */ /*09f0*/ LDG.E.64 R26, [R28.64] ; /* 0x000000041c1a7981 */ /* 0x000ea8000c1e1b00 */ /*0a00*/ LDG.E.64 R14, [R34.64] ; /* 0x00000004220e7981 */ /* 0x000ee2000c1e1b00 */ /*0a10*/ IMAD.WIDE R36, R25, 0x8, R34 ; /* 0x0000000819247825 */ /* 0x000fc600078e0222 */ /*0a20*/ LDG.E.64 R16, [R28.64+0x8] ; /* 0x000008041c107981 */ /* 0x000ee6000c1e1b00 */ /*0a30*/ IMAD.WIDE R8, R25, 0x8, R36 ; /* 0x0000000819087825 */ /* 0x000fe200078e0224 */ /*0a40*/ LDG.E.64 R10, [R36.64] ; /* 0x00000004240a7981 */ /* 0x000f28000c1e1b00 */ /*0a50*/ LDG.E.64 R12, [R28.64+0x10] ; /* 0x000010041c0c7981 */ /* 0x000f28000c1e1b00 */ /*0a60*/ LDG.E.64 R20, [R28.64+0x18] ; /* 0x000018041c147981 */ /* 0x000f68000c1e1b00 */ /*0a70*/ LDG.E.64 R18, [R8.64] ; /* 0x0000000408127981 */ /* 0x000f62000c1e1b00 */ /*0a80*/ IADD3 R5, R5, -0x4, RZ ; /* 0xfffffffc05057810 */ /* 0x000fc80007ffe0ff */ /*0a90*/ ISETP.NE.AND P0, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fe20003f05270 */ /*0aa0*/ UIADD3 UR6, UP0, UR6, 0x20, URZ ; /* 0x0000002006067890 */ /* 0x000fe2000ff1e03f */ /*0ab0*/ IMAD.WIDE R22, R25, 0x8, R8 ; /* 0x0000000819167825 */ /* 0x001fc600078e0208 */ /*0ac0*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*0ad0*/ IADD3 R4, R4, 0x4, RZ ; /* 0x0000000404047810 */ /* 0x000fe20007ffe0ff */ /*0ae0*/ DFMA R6, R6, R26, R30 ; /* 0x0000001a0606722b */ /* 0x006ecc000000001e */ /*0af0*/ DFMA R6, R14, R16, R6 ; /* 0x000000100e06722b */ /* 0x008f0c0000000006 */ /*0b00*/ DFMA R6, R10, R12, R6 ; /* 0x0000000c0a06722b */ /* 0x010f4c0000000006 */ /*0b10*/ DFMA R30, R18, R20, R6 ; /* 0x00000014121e722b */ /* 0x0200640000000006 */ /*0b20*/ @P0 BRA 0x990 ; /* 0xfffffe6000000947 */ /* 0x003fea000383ffff */ /*0b30*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fda0003f05270 */ /*0b40*/ @!P0 BRA 0xc80 ; /* 0x0000013000008947 */ /* 0x000fea0003800000 */ /*0b50*/ MOV R7, 0x8 ; /* 0x0000000800077802 */ /* 0x000fe20000000f00 */ /*0b60*/ IMAD R5, R3, c[0x0][0x160], R4 ; /* 0x0000580003057a24 */ /* 0x000fe400078e0204 */ /*0b70*/ IMAD R6, R4, c[0x0][0x170], R0 ; /* 0x00005c0004067a24 */ /* 0x000fe400078e0200 */ /*0b80*/ IMAD.WIDE R4, R5, R7, c[0x0][0x168] ; /* 0x00005a0005047625 */ /* 0x000fc800078e0207 */ /*0b90*/ IMAD.WIDE R6, R6, R7, c[0x0][0x178] ; /* 0x00005e0006067625 */ /* 0x000fe200078e0207 */ /*0ba0*/ MOV R10, R4 ; /* 0x00000004000a7202 */ /* 0x000fc60000000f00 */ /*0bb0*/ IMAD.MOV.U32 R11, RZ, RZ, R5 ; /* 0x000000ffff0b7224 */ /* 0x000fc600078e0005 */ /*0bc0*/ MOV R8, R10 ; /* 0x0000000a00087202 */ /* 0x001fe20000000f00 */ /*0bd0*/ LDG.E.64 R4, [R6.64] ; /* 0x0000000406047981 */ /* 0x0000a2000c1e1b00 */ /*0be0*/ MOV R9, R11 ; /* 0x0000000b00097202 */ /* 0x000fcc0000000f00 */ /*0bf0*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000ea2000c1e1b00 */ /*0c00*/ IADD3 R2, R2, -0x1, RZ ; /* 0xffffffff02027810 */ /* 0x000fc80007ffe0ff */ /*0c10*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fe40003f05270 */ /*0c20*/ MOV R13, c[0x0][0x170] ; /* 0x00005c00000d7a02 */ /* 0x000fe40000000f00 */ /*0c30*/ IADD3 R10, P1, R10, 0x8, RZ ; /* 0x000000080a0a7810 */ /* 0x000fc60007f3e0ff */ /*0c40*/ IMAD.WIDE R6, R13, 0x8, R6 ; /* 0x000000080d067825 */ /* 0x001fe200078e0206 */ /*0c50*/ IADD3.X R11, RZ, R11, RZ, P1, !PT ; /* 0x0000000bff0b7210 */ /* 0x000fe20000ffe4ff */ /*0c60*/ DFMA R30, R4, R8, R30 ; /* 0x00000008041e722b */ /* 0x006048000000001e */ /*0c70*/ @P0 BRA 0xbc0 ; /* 0xffffff4000000947 */ /* 0x000fea000383ffff */ /*0c80*/ MOV R2, 0x8 ; /* 0x0000000800027802 */ /* 0x000fe20000000f00 */ /*0c90*/ IMAD R3, R3, c[0x0][0x180], R0 ; /* 0x0000600003037a24 */ /* 0x000fc800078e0200 */ /*0ca0*/ IMAD.WIDE R2, R3, R2, c[0x0][0x188] ; /* 0x0000620003027625 */ /* 0x000fca00078e0202 */ /*0cb0*/ STG.E.64 [R2.64], R30 ; /* 0x0000001e02007986 */ /* 0x002fe2000c101b04 */ /*0cc0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0cd0*/ BRA 0xcd0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0ce0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cf0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d00*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d10*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <stdio.h> #include <stdlib.h> #include <time.h> #include <math.h> #include <stdbool.h> #include <unistd.h> #include <hip/hip_runtime.h> #define NUM_THREADs 5 #define BLOCK_SIZE 16 #define PI 3.141592654 #define MEGEXTRA 1000000 typedef struct Matrix { int width; int height; double* elements; } Matrix; __global__ void MatMulKernel(Matrix, Matrix, Matrix); extern "C" void MatMul(Matrix AA, Matrix B, Matrix C, int dev_no) { int nDevices; hipGetDeviceCount(&nDevices); if(nDevices!=6){ printf("shit\n"); nDevices = 6; } dev_no = ((dev_no)%(nDevices)); dev_no = nDevices - dev_no -1 ; hipSetDevice(dev_no); // loading matrix A Matrix d_A; d_A.width=AA.width; d_A.height=AA.height; size_t size=AA.width * AA.height * sizeof(double); hipMalloc(&d_A.elements, size); hipMemcpy(d_A.elements, AA.elements, size, hipMemcpyHostToDevice); //loading matrix B Matrix d_B; d_B.width=B.width; d_B.height=B.height; size= B.width * B.height * sizeof(double); hipMalloc(&d_B.elements, size); hipMemcpy(d_B.elements, B.elements, size, hipMemcpyHostToDevice); // Allocate C in device memory Matrix d_C; d_C.width = C.width; d_C.height = C.height; size = C.width * C.height * sizeof(double); hipMalloc(&d_C.elements, size); // Invoke kernel dim3 dimBlock(BLOCK_SIZE, BLOCK_SIZE); dim3 dimGrid((B.width + dimBlock.x - 1)/dimBlock.x, (AA.height + dimBlock.y - 1)/dimBlock.y); //printf("%d=\n",(B.width + dimBlock.x - 1)/dimBlock.x); //printf("%d=\n",(A.height + dimBlock.y - 1)/dimBlock.y); MatMulKernel<<<dimGrid, dimBlock>>>(d_A, d_B, d_C); hipDeviceSynchronize(); // Read C from device memory hipMemcpy(C.elements, d_C.elements, size, hipMemcpyDeviceToHost); // Free device memory hipFree(d_A.elements); hipFree(d_B.elements); hipFree(d_C.elements); } __global__ void MatMulKernel(Matrix AA, Matrix B, Matrix C) { double Cvalue = 0; int row = blockIdx.y * blockDim.y + threadIdx.y; int col = blockIdx.x * blockDim.x + threadIdx.x; if(row>AA.height||col>B.width) return; for (int e = 0; e < AA.width; ++e) Cvalue += (AA.elements[row * AA.width + e]) * (B.elements[e * B.width + col]); C.elements[row * C.width + col] = Cvalue; }
.text .file "matmul.hip" .globl MatMul # -- Begin function MatMul .type MatMul,@function MatMul: # @MatMul .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $88, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %r9, 48(%rsp) # 8-byte Spill movq %rcx, 32(%rsp) # 8-byte Spill movq %rdx, %r15 movq %rsi, %r13 movq %rdi, %rbp movq %rdi, %r12 shrq $32, %r12 movq %rdx, %r14 shrq $32, %r14 movq %r8, 40(%rsp) # 8-byte Spill shrq $32, %r8 movq %r8, 24(%rsp) # 8-byte Spill leaq 4(%rsp), %rbx movq %rbx, %rdi callq hipGetDeviceCount cmpl $6, (%rbx) je .LBB0_2 # %bb.1: movl $.Lstr, %edi callq puts@PLT movl $6, 4(%rsp) .LBB0_2: movslq 144(%rsp), %rax imulq $715827883, %rax, %rcx # imm = 0x2AAAAAAB movq %rcx, %rdx shrq $63, %rdx shrq $32, %rcx addl %edx, %ecx addl %ecx, %ecx leal (%rcx,%rcx,2), %edi subl %eax, %edi addl $5, %edi callq hipSetDevice leaq 80(%rsp), %rbx movl %ebp, -8(%rbx) movl %r12d, -4(%rbx) imull %r12d, %ebp movslq %ebp, %rbp shlq $3, %rbp movq %rbx, %rdi movq %rbp, %rsi callq hipMalloc movq (%rbx), %rdi movq %r13, %rsi movq %rbp, %rdx movl $1, %ecx callq hipMemcpy leaq 64(%rsp), %rbx movl %r15d, -8(%rbx) movl %r14d, -4(%rbx) imull %r15d, %r14d movslq %r14d, %r13 shlq $3, %r13 movq %rbx, %rdi movq %r13, %rsi callq hipMalloc movq (%rbx), %rdi movq 32(%rsp), %rsi # 8-byte Reload movq %r13, %rdx movl $1, %ecx callq hipMemcpy leaq 16(%rsp), %rdi movq 40(%rsp), %rax # 8-byte Reload movl %eax, -8(%rdi) movq 24(%rsp), %rcx # 8-byte Reload movl %ecx, -4(%rdi) imull %ecx, %eax movslq %eax, %rbx shlq $3, %rbx movq %rbx, %rsi callq hipMalloc addl $15, %r15d shrl $4, %r15d shlq $28, %r12 orq %r15, %r12 movl $4026531840, %eax # imm = 0xF0000000 addq %r12, %rax movabsq $1152921500580315135, %rdi # imm = 0xFFFFFFF0FFFFFFF andq %rax, %rdi movabsq $68719476752, %rdx # imm = 0x1000000010 movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB0_4 # %bb.3: movq 72(%rsp), %rdi movq 80(%rsp), %rsi movq 56(%rsp), %rdx movq 64(%rsp), %rcx movq 8(%rsp), %r8 movq 16(%rsp), %r9 callq _Z27__device_stub__MatMulKernel6MatrixS_S_ .LBB0_4: callq hipDeviceSynchronize movq 16(%rsp), %rsi movq 48(%rsp), %rdi # 8-byte Reload movq %rbx, %rdx movl $2, %ecx callq hipMemcpy movq 80(%rsp), %rdi callq hipFree movq 64(%rsp), %rdi callq hipFree movq 16(%rsp), %rdi callq hipFree addq $88, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size MatMul, .Lfunc_end0-MatMul .cfi_endproc # -- End function .globl _Z27__device_stub__MatMulKernel6MatrixS_S_ # -- Begin function _Z27__device_stub__MatMulKernel6MatrixS_S_ .type _Z27__device_stub__MatMulKernel6MatrixS_S_,@function _Z27__device_stub__MatMulKernel6MatrixS_S_: # @_Z27__device_stub__MatMulKernel6MatrixS_S_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 80(%rsp), %rax movq %rdi, (%rax) movq %rsi, 8(%rax) leaq 64(%rsp), %rsi movq %rdx, (%rsi) movq %rcx, 8(%rsi) leaq 48(%rsp), %rcx movq %r8, (%rcx) movq %r9, 8(%rcx) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rsi, 8(%rbx) movq %rcx, 16(%rbx) leaq 32(%rsp), %r14 leaq 16(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z12MatMulKernel6MatrixS_S_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z27__device_stub__MatMulKernel6MatrixS_S_, .Lfunc_end1-_Z27__device_stub__MatMulKernel6MatrixS_S_ .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z12MatMulKernel6MatrixS_S_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z12MatMulKernel6MatrixS_S_,@object # @_Z12MatMulKernel6MatrixS_S_ .section .rodata,"a",@progbits .globl _Z12MatMulKernel6MatrixS_S_ .p2align 3, 0x0 _Z12MatMulKernel6MatrixS_S_: .quad _Z27__device_stub__MatMulKernel6MatrixS_S_ .size _Z12MatMulKernel6MatrixS_S_, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z12MatMulKernel6MatrixS_S_" .size .L__unnamed_1, 28 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "shit" .size .Lstr, 5 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z27__device_stub__MatMulKernel6MatrixS_S_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z12MatMulKernel6MatrixS_S_ .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z12MatMulKernel6MatrixS_S_ ; -- Begin function _Z12MatMulKernel6MatrixS_S_ .globl _Z12MatMulKernel6MatrixS_S_ .p2align 8 .type _Z12MatMulKernel6MatrixS_S_,@function _Z12MatMulKernel6MatrixS_S_: ; @_Z12MatMulKernel6MatrixS_S_ ; %bb.0: s_clause 0x2 s_load_b32 s2, s[0:1], 0x3c s_load_b64 s[4:5], s[0:1], 0x0 s_load_b32 s8, s[0:1], 0x10 v_bfe_u32 v2, v0, 10, 10 v_and_b32_e32 v3, 0x3ff, v0 s_add_u32 s6, s0, 16 s_addc_u32 s7, s1, 0 s_waitcnt lgkmcnt(0) s_lshr_b32 s3, s2, 16 s_and_b32 s2, s2, 0xffff v_mad_u64_u32 v[0:1], null, s15, s3, v[2:3] v_mad_u64_u32 v[1:2], null, s14, s2, v[3:4] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_ge_i32_e32 vcc_lo, s5, v0 v_cmp_ge_i32_e64 s2, s8, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s2, vcc_lo, s2 s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB0_6 ; %bb.1: ; %.preheader s_load_b64 s[2:3], s[0:1], 0x28 s_cmp_lt_i32 s4, 1 s_cbranch_scc1 .LBB0_4 ; %bb.2: ; %.lr.ph s_clause 0x1 s_load_b64 s[10:11], s[0:1], 0x8 s_load_b64 s[6:7], s[6:7], 0x8 v_mul_lo_u32 v2, v0, s4 v_mov_b32_e32 v6, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v3, 31, v2 v_lshlrev_b64 v[4:5], 3, v[2:3] v_mov_b32_e32 v2, 0 v_mov_b32_e32 v3, 0 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v4, vcc_lo, s10, v4 v_add_co_ci_u32_e32 v5, vcc_lo, s11, v5, vcc_lo .LBB0_3: ; =>This Inner Loop Header: Depth=1 v_ashrrev_i32_e32 v7, 31, v6 s_add_i32 s4, s4, -1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_cmp_eq_u32 s4, 0 v_lshlrev_b64 v[7:8], 3, v[6:7] v_add_nc_u32_e32 v6, s8, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v7, vcc_lo, s6, v7 v_add_co_ci_u32_e32 v8, vcc_lo, s7, v8, vcc_lo global_load_b64 v[9:10], v[4:5], off global_load_b64 v[7:8], v[7:8], off v_add_co_u32 v4, vcc_lo, v4, 8 v_add_co_ci_u32_e32 v5, vcc_lo, 0, v5, vcc_lo s_waitcnt vmcnt(0) v_fma_f64 v[2:3], v[9:10], v[7:8], v[2:3] s_cbranch_scc0 .LBB0_3 s_branch .LBB0_5 .LBB0_4: v_mov_b32_e32 v2, 0 v_mov_b32_e32 v3, 0 .LBB0_5: ; %Flow35 s_load_b32 s0, s[0:1], 0x20 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[4:5], null, v0, s0, v[1:2] v_ashrrev_i32_e32 v5, 31, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 3, v[4:5] v_add_co_u32 v0, vcc_lo, s2, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, s3, v1, vcc_lo global_store_b64 v[0:1], v[2:3], off .LBB0_6: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z12MatMulKernel6MatrixS_S_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 304 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 11 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z12MatMulKernel6MatrixS_S_, .Lfunc_end0-_Z12MatMulKernel6MatrixS_S_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 384 ; NumSgprs: 18 ; NumVgprs: 11 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 11 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 16 .value_kind: by_value - .offset: 16 .size: 16 .value_kind: by_value - .offset: 32 .size: 16 .value_kind: by_value - .offset: 48 .size: 4 .value_kind: hidden_block_count_x - .offset: 52 .size: 4 .value_kind: hidden_block_count_y - .offset: 56 .size: 4 .value_kind: hidden_block_count_z - .offset: 60 .size: 2 .value_kind: hidden_group_size_x - .offset: 62 .size: 2 .value_kind: hidden_group_size_y - .offset: 64 .size: 2 .value_kind: hidden_group_size_z - .offset: 66 .size: 2 .value_kind: hidden_remainder_x - .offset: 68 .size: 2 .value_kind: hidden_remainder_y - .offset: 70 .size: 2 .value_kind: hidden_remainder_z - .offset: 88 .size: 8 .value_kind: hidden_global_offset_x - .offset: 96 .size: 8 .value_kind: hidden_global_offset_y - .offset: 104 .size: 8 .value_kind: hidden_global_offset_z - .offset: 112 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 304 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z12MatMulKernel6MatrixS_S_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z12MatMulKernel6MatrixS_S_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 11 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
fbc6e2fdd586f408915288f08fb1cbe295172ead
// System includes #include <stdio.h> #include <stdlib.h> #include <assert.h> #include <math.h> // CUDA runtime #include <cuda_runtime.h> #include <device_launch_parameters.h> #include <time.h> #define BLOCK_SIZE 128 #define N 4194304 // #define N 2048 __global__ void reduce0(int *g_idata, int *g_odata , int size) { __shared__ int sdata[BLOCK_SIZE]; // each thread loads one element from global to shared mem unsigned int tid = threadIdx.x; unsigned int i = blockIdx.x * blockDim.x + threadIdx.x; // printf("%d\n" , i); sdata[tid] = g_idata[i]; __syncthreads(); // do reduction in shared mem for (unsigned int s = 1; s < blockDim.x; s *= 2) { if (tid % (2 * s) == 0) { sdata[tid] += sdata[tid + s]; } __syncthreads(); } // write result for this block to global mem if (tid == 0) g_odata[blockIdx.x] = sdata[0]; } __global__ void reduce1(int *g_idata, int *g_odata , int size) { __shared__ int sdata[BLOCK_SIZE]; // each thread loads one element from global to shared mem unsigned int tid = threadIdx.x; unsigned int i = blockIdx.x * blockDim.x + threadIdx.x; sdata[tid] = g_idata[i]; __syncthreads(); // do reduction in shared mem for (unsigned int s = 1; s < blockDim.x; s *= 2) { int index = 2 * s * tid; if (index < blockDim.x) { sdata[index] += sdata[index + s]; } __syncthreads(); } // write result for this block to global mem if (tid == 0) g_odata[blockIdx.x] = sdata[0]; } __global__ void reduce2(int *g_idata, int *g_odata, int size) { __shared__ int sdata[BLOCK_SIZE]; // each thread loads one element from global to shared mem unsigned int tid = threadIdx.x; unsigned int i = blockIdx.x * blockDim.x + threadIdx.x; sdata[tid] = g_idata[i]; __syncthreads(); // do reduction in shared mem for (unsigned int s = blockDim.x / 2; s > 0; s >>= 1) { if (tid < s) { sdata[tid] += sdata[tid + s]; } __syncthreads(); } // write result for this block to global mem if (tid == 0) g_odata[blockIdx.x] = sdata[0]; } __global__ void reduce3(int *g_idata, int *g_odata, int size) { __shared__ int sdata[BLOCK_SIZE]; // each thread loads one element from global to shared mem unsigned int tid = threadIdx.x; unsigned int i = blockIdx.x * blockDim.x * 2 + threadIdx.x; if (i < size) { sdata[tid] = g_idata[i] + g_idata[i + blockDim.x]; __syncthreads(); // do reduction in shared mem for (unsigned int s = blockDim.x / 2; s > 0; s >>= 1) { if (tid < s) { sdata[tid] += sdata[tid + s]; } __syncthreads(); } // write result for this block to global mem if (tid == 0) g_odata[blockIdx.x] = sdata[0]; } } __global__ void reduce4(int *g_idata, int *g_odata, int size) { __shared__ int sdata[BLOCK_SIZE]; // each thread loads one element from global to shared mem unsigned int tid = threadIdx.x; unsigned int i = blockIdx.x * blockDim.x * 2 + threadIdx.x; if (i < size) { sdata[tid] = g_idata[i] + g_idata[i + blockDim.x]; __syncthreads(); // do reduction in shared mem for (unsigned int s = blockDim.x / 2; s > 32; s >>= 1) { if (tid < s) { sdata[tid] += sdata[tid + s]; } __syncthreads(); } if (tid < 32) { sdata[tid] += sdata[tid + 32]; __syncthreads(); sdata[tid] += sdata[tid + 16]; __syncthreads(); sdata[tid] += sdata[tid + 8]; __syncthreads(); sdata[tid] += sdata[tid + 4]; __syncthreads(); sdata[tid] += sdata[tid + 2]; __syncthreads(); sdata[tid] += sdata[tid + 1]; } // write result for this block to global mem if (tid == 0) g_odata[blockIdx.x] = sdata[0]; } } #define KERNEL_NUM 5 void (*KERNELS[KERNEL_NUM])(int *, int * ,int) = { reduce0, reduce1, reduce2, reduce3, reduce4}; void constantInit(int *data, int size, int val) { for (int i = 0; i < size; ++i) { data[i] = val; } } void checkError(cudaError_t error, int line) { if (error != cudaSuccess) { printf("### error occurred in line %d \n error : %s", line, cudaGetErrorString(error)); exit(EXIT_FAILURE); } } float serial_reduction() { clock_t beginn = clock(); int *A = (int *)malloc(sizeof(int) * N); constantInit(A, N, 1); long int sum = 0; clock_t begin = clock(); for (int i = 0; i < N; i++) sum += A[i]; clock_t end = clock(); float time_spent = ((float)(end - begin) / CLOCKS_PER_SEC) * 1000; printf("serial execution : %f ms\n", time_spent); clock_t endd = clock(); float time_spentt = ((float)(endd - beginn) / CLOCKS_PER_SEC) * 1000; printf("total serial execution : %f ms\n", time_spentt); return time_spent; } /** * Run a simple test of matrix multiplication using CUDA */ int reduction(int argc, char **argv, int n, int func_index) { // Allocate host memory for matrices A and B unsigned int msize = n; unsigned int mem_size = sizeof(int) * msize; int *h_in = (int *)malloc(mem_size); constantInit(h_in, msize, 1); // Allocate device memory int *d_in; int *d_out; int grid_size = (n - 1) / BLOCK_SIZE + 1; if (func_index >= 3) grid_size /= 2; cudaError_t error; clock_t begin = clock(); error = cudaMalloc((void **)&d_in, mem_size); checkError(error, __LINE__); int output_size = grid_size * sizeof(int); error = cudaMalloc((void **)&d_out,output_size ); checkError(error, __LINE__); // copy host memory to device error = cudaMemcpy(d_in, h_in, mem_size, cudaMemcpyHostToDevice); checkError(error, __LINE__); float total_time = 0.0f; printf("grid size : %d block size : %d number of threads : %d \n", grid_size, BLOCK_SIZE, grid_size * BLOCK_SIZE); int stride = 1; int size = N; while (grid_size >= 1) { output_size = grid_size * sizeof(int); cudaEvent_t start; error = cudaEventCreate(&start); checkError(error, __LINE__); cudaEvent_t stop; error = cudaEventCreate(&stop); checkError(error, __LINE__); // Record the start event error = cudaEventRecord(start, NULL); checkError(error, __LINE__); dim3 threads(BLOCK_SIZE, 1, 1); dim3 grid(grid_size, 1, 1); KERNELS[func_index]<<<grid, threads>>>(d_in, d_out, size); error = cudaGetLastError(); checkError(error, __LINE__); // Record the stop event error = cudaEventRecord(stop, NULL); checkError(error, __LINE__); // Wait for the stop event to complete error = cudaEventSynchronize(stop); checkError(error, __LINE__); float msecTotal = 0.0f; error = cudaEventElapsedTime(&msecTotal, start, stop); total_time += msecTotal; error = cudaEventElapsedTime(&msecTotal, start, stop); checkError(error, __LINE__); // Copy result from device to host grid_size /= BLOCK_SIZE; stride *= BLOCK_SIZE; size /= BLOCK_SIZE; cudaFree(d_in); d_in = d_out; error = cudaMalloc((void **)&d_out, output_size); checkError(error, __LINE__); } int *h_out = (int *)malloc(output_size); error = cudaMemcpy(h_out, d_in, output_size, cudaMemcpyDeviceToHost); checkError(error, __LINE__); int total_sum = 0; for(int i = 0 ; i < output_size / sizeof(int) ; i++) total_sum += h_out[i]; printf("Elapsed time in msec = %f and bandwidth %f GB/s result = %d \n", total_time, mem_size / (total_time * 1e6), total_sum); // Clean up memory free(h_in); free(h_out); cudaFree(d_in); cudaFree(d_out); clock_t end = clock(); float time_spent = ((float)(end - begin) / CLOCKS_PER_SEC) * 1000; printf("execution + memory allocations : %f ms\n", time_spent); return EXIT_SUCCESS; } /** * Program main */ int main(int argc, char **argv) { printf("[Matrix Reduction Using CUDA] - Starting...\n"); // By default, we use device 0 int devID = 0; cudaSetDevice(devID); cudaError_t error; cudaDeviceProp deviceProp; error = cudaGetDevice(&devID); checkError(error, __LINE__); error = cudaGetDeviceProperties(&deviceProp, devID); checkError(error, __LINE__); if (error != cudaSuccess) { printf("cudaGetDeviceProperties returned error %s (code %d), line(%d)\n", cudaGetErrorString(error), error, __LINE__); } else { printf("GPU Device %d: \"%s\" with compute capability %d.%d\n\n", devID, deviceProp.name, deviceProp.major, deviceProp.minor); } int n = N; printf("Array with size (%d)\n", n); // serial_reduction(); for (size_t i = 0; i < KERNEL_NUM; i++) { printf("\n num implementation : %d \n", (int)i + 1); reduction(argc, argv, n, i); } return 0; }
.file "tmpxft_0024ab77_00000000-6_reduction.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2034: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2034: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z12constantInitPiii .type _Z12constantInitPiii, @function _Z12constantInitPiii: .LFB2027: .cfi_startproc endbr64 xorl %eax, %eax .L3: cmpl %eax, %esi jle .L6 movl %edx, (%rdi,%rax,4) incq %rax jmp .L3 .L6: ret .cfi_endproc .LFE2027: .size _Z12constantInitPiii, .-_Z12constantInitPiii .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "### error occurred in line %d \n error : %s" .text .globl _Z10checkError9cudaErrori .type _Z10checkError9cudaErrori, @function _Z10checkError9cudaErrori: .LFB2028: .cfi_startproc endbr64 testl %edi, %edi je .L7 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl %esi, %ebx call cudaGetErrorString@PLT movl $2, %edi movl %ebx, %edx leaq .LC0(%rip), %rsi movq %rax, %rcx xorl %eax, %eax call __printf_chk@PLT movl $1, %edi call exit@PLT .L7: .cfi_def_cfa_offset 8 .cfi_restore 3 ret .cfi_endproc .LFE2028: .size _Z10checkError9cudaErrori, .-_Z10checkError9cudaErrori .section .rodata.str1.1 .LC3: .string "serial execution : %f ms\n" .LC4: .string "total serial execution : %f ms\n" .text .globl _Z16serial_reductionv .type _Z16serial_reductionv, @function _Z16serial_reductionv: .LFB2029: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 subq $24, %rsp .cfi_def_cfa_offset 48 call clock@PLT movl $16777216, %edi movq %rax, %rbx call malloc@PLT movl $1, %edx movl $4194304, %esi movq %rax, %rdi call _Z12constantInitPiii call clock@PLT movq %rax, %rbp call clock@PLT leaq .LC3(%rip), %rsi movl $2, %edi subq %rbp, %rax cvtsi2ssq %rax, %xmm1 divss .LC1(%rip), %xmm1 movb $1, %al mulss .LC2(%rip), %xmm1 movss %xmm1, 12(%rsp) cvtss2sd %xmm1, %xmm0 call __printf_chk@PLT call clock@PLT leaq .LC4(%rip), %rsi movl $2, %edi subq %rbx, %rax cvtsi2ssq %rax, %xmm0 divss .LC1(%rip), %xmm0 movb $1, %al mulss .LC2(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT movss 12(%rsp), %xmm1 addq $24, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 movaps %xmm1, %xmm0 ret .cfi_endproc .LFE2029: .size _Z16serial_reductionv, .-_Z16serial_reductionv .section .rodata.str1.1 .LC6: .string "grid size : %d block size : %d number of threads : %d \n" .LC8: .string "Elapsed time in msec = %f and bandwidth %f GB/s result = %d \n" .LC9: .string "execution + memory allocations : %f ms\n" .text .globl _Z9reductioniPPcii .type _Z9reductioniPPcii, @function _Z9reductioniPPcii: .LFB2030: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 leal 0(,%rdx,4), %r13d pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %r13, %rdi movslq %ecx, %r12 movq %r13, %r15 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movl %edx, %ebx subq $120, %rsp .cfi_def_cfa_offset 176 movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax call malloc@PLT movl $1, %edx movl %ebx, %esi movl $128, %ecx movq %rax, %rdi movq %rax, 8(%rsp) call _Z12constantInitPiii leal -1(%rbx), %eax cltd idivl %ecx leal 1(%rax), %ebx cmpl $2, %r12d jle .L15 movl %ebx, %eax movl $2, %ecx cltd idivl %ecx movl %eax, %ebx .L15: call clock@PLT leaq 48(%rsp), %rdi movq %r13, %rsi leal 0(,%rbx,4), %ebp movq %rax, 16(%rsp) movl $4194304, %r14d call cudaMalloc@PLT movl $232, %esi movl %eax, %edi call _Z10checkError9cudaErrori movslq %ebp, %rsi leaq 56(%rsp), %rdi call cudaMalloc@PLT movl $237, %esi movl %eax, %edi call _Z10checkError9cudaErrori movq 8(%rsp), %rsi movq 48(%rsp), %rdi movq %r13, %rdx movl $1, %ecx call cudaMemcpy@PLT movl $241, %esi movl %eax, %edi call _Z10checkError9cudaErrori movl %ebx, %r8d movl $128, %ecx movl %ebx, %edx sall $7, %r8d leaq .LC6(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movl $0x00000000, 4(%rsp) .L16: testl %ebx, %ebx jle .L25 leaq 64(%rsp), %rdi leal 0(,%rbx,4), %r13d call cudaEventCreate@PLT movl $255, %esi movl %r13d, %ebp movl %eax, %edi call _Z10checkError9cudaErrori leaq 72(%rsp), %rdi call cudaEventCreate@PLT movl $259, %esi movl %eax, %edi call _Z10checkError9cudaErrori movq 64(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl $263, %esi movl %eax, %edi call _Z10checkError9cudaErrori movl %ebx, 92(%rsp) xorl %r9d, %r9d xorl %r8d, %r8d movabsq $4294967297, %rax movl $33554433, %edx movl $1, %ecx movq %rax, 96(%rsp) movq 92(%rsp), %rdi salq $7, %rdx movl 100(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L17 leaq KERNELS(%rip), %rax movq 56(%rsp), %rsi movq 48(%rsp), %rdi movl %r14d, %edx call *(%rax,%r12,8) .L17: call cudaGetLastError@PLT movl $271, %esi sarl $7, %ebx movl %eax, %edi sarl $7, %r14d call _Z10checkError9cudaErrori movq 72(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl $275, %esi movl %eax, %edi call _Z10checkError9cudaErrori movq 72(%rsp), %rdi call cudaEventSynchronize@PLT movl $279, %esi movl %eax, %edi call _Z10checkError9cudaErrori movq 72(%rsp), %rdx movq 64(%rsp), %rsi leaq 44(%rsp), %rdi movq %rdi, 24(%rsp) movl $0x00000000, 44(%rsp) call cudaEventElapsedTime@PLT movss 4(%rsp), %xmm3 addss 44(%rsp), %xmm3 movq 72(%rsp), %rdx movq 64(%rsp), %rsi movq 24(%rsp), %rdi movss %xmm3, 4(%rsp) call cudaEventElapsedTime@PLT movl $287, %esi movl %eax, %edi call _Z10checkError9cudaErrori movq 48(%rsp), %rdi call cudaFree@PLT movq 56(%rsp), %rax movl %r13d, %esi leaq 56(%rsp), %rdi movq %rax, 48(%rsp) call cudaMalloc@PLT movl $296, %esi movl %eax, %edi call _Z10checkError9cudaErrori jmp .L16 .L25: movslq %ebp, %rbp movq %rbp, %rdi call malloc@PLT movq 48(%rsp), %rsi movq %rbp, %rdx movl $2, %ecx movq %rax, %rdi movq %rax, %rbx shrq $2, %rbp call cudaMemcpy@PLT movl $302, %esi movl %eax, %edi call _Z10checkError9cudaErrori xorl %eax, %eax xorl %edx, %edx .L19: cmpq %rax, %rbp je .L26 addl (%rbx,%rax,4), %edx incq %rax jmp .L19 .L26: movsd .LC7(%rip), %xmm2 cvtss2sd 4(%rsp), %xmm0 movb $2, %al cvtsi2sdq %r15, %xmm1 leaq .LC8(%rip), %rsi movl $2, %edi mulsd %xmm0, %xmm2 divsd %xmm2, %xmm1 call __printf_chk@PLT movq 8(%rsp), %rdi call free@PLT movq %rbx, %rdi call free@PLT movq 48(%rsp), %rdi call cudaFree@PLT movq 56(%rsp), %rdi call cudaFree@PLT call clock@PLT movq 16(%rsp), %rcx movl $2, %edi leaq .LC9(%rip), %rsi subq %rcx, %rax cvtsi2ssq %rax, %xmm0 divss .LC1(%rip), %xmm0 movb $1, %al mulss .LC2(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT movq 104(%rsp), %rax subq %fs:40, %rax je .L23 call __stack_chk_fail@PLT .L23: addq $120, %rsp .cfi_def_cfa_offset 56 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2030: .size _Z9reductioniPPcii, .-_Z9reductioniPPcii .section .rodata.str1.1 .LC10: .string "[Matrix Reduction Using CUDA] - Starting...\n" .LC11: .string "cudaGetDeviceProperties returned error %s (code %d), line(%d)\n" .LC12: .string "GPU Device %d: \"%s\" with compute capability %d.%d\n\n" .LC13: .string "Array with size (%d)\n" .LC14: .string "\n num implementation : %d \n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2031: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movq %rsi, %r12 leaq .LC10(%rip), %rsi pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movl %edi, %ebp movl $2, %edi pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 subq $1064, %rsp .cfi_def_cfa_offset 1104 movq %fs:40, %rax movq %rax, 1048(%rsp) xorl %eax, %eax leaq 16(%rsp), %r13 call __printf_chk@PLT xorl %eax, %eax xorl %edi, %edi movl %eax, 12(%rsp) call cudaSetDevice@PLT leaq 12(%rsp), %rdi call cudaGetDevice@PLT movl $340, %esi movl %eax, %edi call _Z10checkError9cudaErrori movl 12(%rsp), %esi movq %r13, %rdi call cudaGetDeviceProperties_v2@PLT movl $343, %esi movl %eax, %ebx movl %eax, %edi call _Z10checkError9cudaErrori testl %ebx, %ebx je .L28 movl %ebx, %edi call cudaGetErrorString@PLT movl $347, %r8d movl %ebx, %ecx leaq .LC11(%rip), %rsi movq %rax, %rdx movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L29 .L28: movl 12(%rsp), %edx movq %r13, %rcx leaq .LC12(%rip), %rsi xorl %eax, %eax movl 380(%rsp), %r9d movl 376(%rsp), %r8d movl $2, %edi call __printf_chk@PLT .L29: movl $4194304, %edx leaq .LC13(%rip), %rsi xorl %eax, %eax xorl %ebx, %ebx movl $2, %edi leaq .LC14(%rip), %r13 call __printf_chk@PLT .L30: leal 1(%rbx), %edx movq %r13, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movl %ebx, %ecx movl $4194304, %edx movq %r12, %rsi movl %ebp, %edi incq %rbx call _Z9reductioniPPcii cmpq $5, %rbx jne .L30 movq 1048(%rsp), %rax subq %fs:40, %rax je .L31 call __stack_chk_fail@PLT .L31: addq $1064, %rsp .cfi_def_cfa_offset 40 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2031: .size main, .-main .text .globl _Z29__device_stub__Z7reduce0PiS_iPiS_i .type _Z29__device_stub__Z7reduce0PiS_iPiS_i, @function _Z29__device_stub__Z7reduce0PiS_iPiS_i: .LFB2056: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movl %edx, 12(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 12(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L34 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z7reduce0PiS_i(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L34: movq 120(%rsp), %rax subq %fs:40, %rax je .L36 call __stack_chk_fail@PLT .L36: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2056: .size _Z29__device_stub__Z7reduce0PiS_iPiS_i, .-_Z29__device_stub__Z7reduce0PiS_iPiS_i .globl _Z7reduce0PiS_i .type _Z7reduce0PiS_i, @function _Z7reduce0PiS_i: .LFB2057: .cfi_startproc endbr64 jmp _Z29__device_stub__Z7reduce0PiS_iPiS_i .cfi_endproc .LFE2057: .size _Z7reduce0PiS_i, .-_Z7reduce0PiS_i .globl _Z29__device_stub__Z7reduce1PiS_iPiS_i .type _Z29__device_stub__Z7reduce1PiS_iPiS_i, @function _Z29__device_stub__Z7reduce1PiS_iPiS_i: .LFB2058: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movl %edx, 12(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 12(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L39 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z7reduce1PiS_i(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L39: movq 120(%rsp), %rax subq %fs:40, %rax je .L41 call __stack_chk_fail@PLT .L41: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2058: .size _Z29__device_stub__Z7reduce1PiS_iPiS_i, .-_Z29__device_stub__Z7reduce1PiS_iPiS_i .globl _Z7reduce1PiS_i .type _Z7reduce1PiS_i, @function _Z7reduce1PiS_i: .LFB2059: .cfi_startproc endbr64 jmp _Z29__device_stub__Z7reduce1PiS_iPiS_i .cfi_endproc .LFE2059: .size _Z7reduce1PiS_i, .-_Z7reduce1PiS_i .globl _Z29__device_stub__Z7reduce2PiS_iPiS_i .type _Z29__device_stub__Z7reduce2PiS_iPiS_i, @function _Z29__device_stub__Z7reduce2PiS_iPiS_i: .LFB2060: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movl %edx, 12(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 12(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L44 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z7reduce2PiS_i(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L44: movq 120(%rsp), %rax subq %fs:40, %rax je .L46 call __stack_chk_fail@PLT .L46: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2060: .size _Z29__device_stub__Z7reduce2PiS_iPiS_i, .-_Z29__device_stub__Z7reduce2PiS_iPiS_i .globl _Z7reduce2PiS_i .type _Z7reduce2PiS_i, @function _Z7reduce2PiS_i: .LFB2061: .cfi_startproc endbr64 jmp _Z29__device_stub__Z7reduce2PiS_iPiS_i .cfi_endproc .LFE2061: .size _Z7reduce2PiS_i, .-_Z7reduce2PiS_i .globl _Z29__device_stub__Z7reduce3PiS_iPiS_i .type _Z29__device_stub__Z7reduce3PiS_iPiS_i, @function _Z29__device_stub__Z7reduce3PiS_iPiS_i: .LFB2062: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movl %edx, 12(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 12(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L49 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z7reduce3PiS_i(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L49: movq 120(%rsp), %rax subq %fs:40, %rax je .L51 call __stack_chk_fail@PLT .L51: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2062: .size _Z29__device_stub__Z7reduce3PiS_iPiS_i, .-_Z29__device_stub__Z7reduce3PiS_iPiS_i .globl _Z7reduce3PiS_i .type _Z7reduce3PiS_i, @function _Z7reduce3PiS_i: .LFB2063: .cfi_startproc endbr64 jmp _Z29__device_stub__Z7reduce3PiS_iPiS_i .cfi_endproc .LFE2063: .size _Z7reduce3PiS_i, .-_Z7reduce3PiS_i .globl _Z29__device_stub__Z7reduce4PiS_iPiS_i .type _Z29__device_stub__Z7reduce4PiS_iPiS_i, @function _Z29__device_stub__Z7reduce4PiS_iPiS_i: .LFB2064: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movl %edx, 12(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 12(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L54 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z7reduce4PiS_i(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L54: movq 120(%rsp), %rax subq %fs:40, %rax je .L56 call __stack_chk_fail@PLT .L56: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2064: .size _Z29__device_stub__Z7reduce4PiS_iPiS_i, .-_Z29__device_stub__Z7reduce4PiS_iPiS_i .globl _Z7reduce4PiS_i .type _Z7reduce4PiS_i, @function _Z7reduce4PiS_i: .LFB2065: .cfi_startproc endbr64 jmp _Z29__device_stub__Z7reduce4PiS_iPiS_i .cfi_endproc .LFE2065: .size _Z7reduce4PiS_i, .-_Z7reduce4PiS_i .section .rodata.str1.1 .LC15: .string "_Z7reduce4PiS_i" .LC16: .string "_Z7reduce3PiS_i" .LC17: .string "_Z7reduce2PiS_i" .LC18: .string "_Z7reduce1PiS_i" .LC19: .string "_Z7reduce0PiS_i" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2067: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC15(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z7reduce4PiS_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC16(%rip), %rdx orl $-1, %r8d leaq _Z7reduce3PiS_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC17(%rip), %rdx orl $-1, %r8d leaq _Z7reduce2PiS_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC18(%rip), %rdx orl $-1, %r8d leaq _Z7reduce1PiS_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC19(%rip), %rdx orl $-1, %r8d leaq _Z7reduce0PiS_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2067: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .globl KERNELS .section .data.rel.local,"aw" .align 32 .type KERNELS, @object .size KERNELS, 40 KERNELS: .quad _Z7reduce0PiS_i .quad _Z7reduce1PiS_i .quad _Z7reduce2PiS_i .quad _Z7reduce3PiS_i .quad _Z7reduce4PiS_i .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC1: .long 1232348160 .align 4 .LC2: .long 1148846080 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC7: .long 0 .long 1093567616 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z7reduce4PiS_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e220000002500 */ /*0020*/ IMAD.MOV.U32 R9, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff097624 */ /* 0x000fe400078e00ff */ /*0030*/ IMAD.MOV.U32 R8, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff087624 */ /* 0x000fe200078e00ff */ /*0040*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0050*/ SHF.L.U32 R2, R9, 0x1, RZ ; /* 0x0000000109027819 */ /* 0x000fca00000006ff */ /*0060*/ IMAD R2, R2, R0, R3 ; /* 0x0000000002027224 */ /* 0x001fca00078e0203 */ /*0070*/ ISETP.GE.U32.AND P0, PT, R2, c[0x0][0x170], PT ; /* 0x00005c0002007a0c */ /* 0x000fda0003f06070 */ /*0080*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0090*/ MOV R5, 0x4 ; /* 0x0000000400057802 */ /* 0x000fe20000000f00 */ /*00a0*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*00b0*/ IADD3 R6, R2, c[0x0][0x0], RZ ; /* 0x0000000002067a10 */ /* 0x000fca0007ffe0ff */ /*00c0*/ IMAD.WIDE.U32 R6, R6, R5, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fc800078e0005 */ /*00d0*/ IMAD.WIDE.U32 R4, R2, R5, c[0x0][0x160] ; /* 0x0000580002047625 */ /* 0x000fe400078e0005 */ /*00e0*/ LDG.E R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea8000c1e1900 */ /*00f0*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea2000c1e1900 */ /*0100*/ ISETP.GE.U32.AND P2, PT, R9, 0x42, PT ; /* 0x000000420900780c */ /* 0x000fe40003f46070 */ /*0110*/ ISETP.GT.U32.AND P0, PT, R3.reuse, 0x1f, PT ; /* 0x0000001f0300780c */ /* 0x040fe40003f04070 */ /*0120*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fe20003f25270 */ /*0130*/ IMAD.IADD R2, R6, 0x1, R5 ; /* 0x0000000106027824 */ /* 0x004fca00078e0205 */ /*0140*/ STS [R3.X4], R2 ; /* 0x0000000203007388 */ /* 0x0001e80000004800 */ /*0150*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0160*/ @!P2 BRA 0x230 ; /* 0x000000c00000a947 */ /* 0x000fea0003800000 */ /*0170*/ SHF.L.U32 R2, R3, 0x2, RZ ; /* 0x0000000203027819 */ /* 0x001fe400000006ff */ /*0180*/ SHF.R.U32.HI R7, RZ, 0x1, R8 ; /* 0x00000001ff077819 */ /* 0x000fc80000011608 */ /*0190*/ ISETP.GE.U32.AND P2, PT, R3, R7, PT ; /* 0x000000070300720c */ /* 0x000fda0003f46070 */ /*01a0*/ @!P2 IMAD R4, R7, 0x4, R2 ; /* 0x000000040704a824 */ /* 0x000fe200078e0202 */ /*01b0*/ @!P2 LDS R5, [R3.X4] ; /* 0x000000000305a984 */ /* 0x000fea0000004800 */ /*01c0*/ @!P2 LDS R4, [R4] ; /* 0x000000000404a984 */ /* 0x000e240000000800 */ /*01d0*/ @!P2 IADD3 R6, R5, R4, RZ ; /* 0x000000040506a210 */ /* 0x001fca0007ffe0ff */ /*01e0*/ @!P2 STS [R3.X4], R6 ; /* 0x000000060300a388 */ /* 0x0001e80000004800 */ /*01f0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0200*/ ISETP.GT.U32.AND P2, PT, R8, 0x83, PT ; /* 0x000000830800780c */ /* 0x000fe20003f44070 */ /*0210*/ IMAD.MOV.U32 R8, RZ, RZ, R7 ; /* 0x000000ffff087224 */ /* 0x000fd800078e0007 */ /*0220*/ @P2 BRA 0x180 ; /* 0xffffff5000002947 */ /* 0x001fea000383ffff */ /*0230*/ @P0 BRA 0x420 ; /* 0x000001e000000947 */ /* 0x001fea0003800000 */ /*0240*/ LDS R2, [R3.X4] ; /* 0x0000000003027984 */ /* 0x000fe20000004800 */ /*0250*/ WARPSYNC 0xffffffff ; /* 0xffffffff00007948 */ /* 0x000fe60003800000 */ /*0260*/ LDS R5, [R3.X4+0x80] ; /* 0x0000800003057984 */ /* 0x000e240000004800 */ /*0270*/ IADD3 R2, R2, R5, RZ ; /* 0x0000000502027210 */ /* 0x001fca0007ffe0ff */ /*0280*/ STS [R3.X4], R2 ; /* 0x0000000203007388 */ /* 0x000fe80000004800 */ /*0290*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*02a0*/ LDS R4, [R3.X4+0x40] ; /* 0x0000400003047984 */ /* 0x000fe80000004800 */ /*02b0*/ LDS R5, [R3.X4] ; /* 0x0000000003057984 */ /* 0x000e240000004800 */ /*02c0*/ IMAD.IADD R4, R4, 0x1, R5 ; /* 0x0000000104047824 */ /* 0x001fca00078e0205 */ /*02d0*/ STS [R3.X4], R4 ; /* 0x0000000403007388 */ /* 0x000fe80000004800 */ /*02e0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*02f0*/ LDS R5, [R3.X4+0x20] ; /* 0x0000200003057984 */ /* 0x000fe80000004800 */ /*0300*/ LDS R6, [R3.X4] ; /* 0x0000000003067984 */ /* 0x000e240000004800 */ /*0310*/ IADD3 R6, R5, R6, RZ ; /* 0x0000000605067210 */ /* 0x001fca0007ffe0ff */ /*0320*/ STS [R3.X4], R6 ; /* 0x0000000603007388 */ /* 0x000fe80000004800 */ /*0330*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0340*/ LDS R2, [R3.X4+0x10] ; /* 0x0000100003027984 */ /* 0x000fe80000004800 */ /*0350*/ LDS R5, [R3.X4] ; /* 0x0000000003057984 */ /* 0x000e240000004800 */ /*0360*/ IMAD.IADD R2, R2, 0x1, R5 ; /* 0x0000000102027824 */ /* 0x001fca00078e0205 */ /*0370*/ STS [R3.X4], R2 ; /* 0x0000000203007388 */ /* 0x000fe80000004800 */ /*0380*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0390*/ LDS R4, [R3.X4+0x8] ; /* 0x0000080003047984 */ /* 0x000fe80000004800 */ /*03a0*/ LDS R5, [R3.X4] ; /* 0x0000000003057984 */ /* 0x000e240000004800 */ /*03b0*/ IADD3 R4, R4, R5, RZ ; /* 0x0000000504047210 */ /* 0x001fca0007ffe0ff */ /*03c0*/ STS [R3.X4], R4 ; /* 0x0000000403007388 */ /* 0x000fe80000004800 */ /*03d0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*03e0*/ LDS R5, [R3.X4+0x4] ; /* 0x0000040003057984 */ /* 0x000fe80000004800 */ /*03f0*/ LDS R6, [R3.X4] ; /* 0x0000000003067984 */ /* 0x000e240000004800 */ /*0400*/ IMAD.IADD R6, R5, 0x1, R6 ; /* 0x0000000105067824 */ /* 0x001fca00078e0206 */ /*0410*/ STS [R3.X4], R6 ; /* 0x0000000603007388 */ /* 0x0001e40000004800 */ /*0420*/ @P1 EXIT ; /* 0x000000000000194d */ /* 0x000fea0003800000 */ /*0430*/ LDS R5, [RZ] ; /* 0x00000000ff057984 */ /* 0x000e620000000800 */ /*0440*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x001fca0000000f00 */ /*0450*/ IMAD.WIDE.U32 R2, R0, R3, c[0x0][0x168] ; /* 0x00005a0000027625 */ /* 0x000fca00078e0003 */ /*0460*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x002fe2000c101904 */ /*0470*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0480*/ BRA 0x480; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0490*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0500*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0510*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0520*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0530*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0540*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0550*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0560*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0570*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z7reduce3PiS_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */ /* 0x000e220000002500 */ /*0020*/ ULDC UR4, c[0x0][0x0] ; /* 0x0000000000047ab9 */ /* 0x000fe40000000800 */ /*0030*/ USHF.L.U32 UR5, UR4, 0x1, URZ ; /* 0x0000000104057899 */ /* 0x000fe2000800063f */ /*0040*/ S2R R7, SR_TID.X ; /* 0x0000000000077919 */ /* 0x000e2a0000002100 */ /*0050*/ IMAD R2, R6, UR5, R7 ; /* 0x0000000506027c24 */ /* 0x001fca000f8e0207 */ /*0060*/ ISETP.GE.U32.AND P0, PT, R2, c[0x0][0x170], PT ; /* 0x00005c0002007a0c */ /* 0x000fda0003f06070 */ /*0070*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0080*/ IADD3 R4, R2, c[0x0][0x0], RZ ; /* 0x0000000002047a10 */ /* 0x000fe20007ffe0ff */ /*0090*/ IMAD.MOV.U32 R3, RZ, RZ, 0x4 ; /* 0x00000004ff037424 */ /* 0x000fe200078e00ff */ /*00a0*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fc60000000a00 */ /*00b0*/ IMAD.WIDE.U32 R4, R4, R3, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fc800078e0003 */ /*00c0*/ IMAD.WIDE.U32 R2, R2, R3, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fe400078e0003 */ /*00d0*/ LDG.E R4, [R4.64] ; /* 0x0000000604047981 */ /* 0x000ea8000c1e1900 */ /*00e0*/ LDG.E R3, [R2.64] ; /* 0x0000000602037981 */ /* 0x000ea2000c1e1900 */ /*00f0*/ USHF.R.U32.HI UR4, URZ, 0x1, UR4 ; /* 0x000000013f047899 */ /* 0x000fe20008011604 */ /*0100*/ ISETP.NE.AND P0, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fca0003f05270 */ /*0110*/ ISETP.NE.AND P1, PT, RZ, UR4, PT ; /* 0x00000004ff007c0c */ /* 0x000fe4000bf25270 */ /*0120*/ IADD3 R0, R4, R3, RZ ; /* 0x0000000304007210 */ /* 0x004fca0007ffe0ff */ /*0130*/ STS [R7.X4], R0 ; /* 0x0000000007007388 */ /* 0x0001e80000004800 */ /*0140*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0150*/ @!P1 BRA 0x220 ; /* 0x000000c000009947 */ /* 0x000fea0003800000 */ /*0160*/ IMAD.SHL.U32 R0, R7, 0x4, RZ ; /* 0x0000000407007824 */ /* 0x001fe200078e00ff */ /*0170*/ MOV R3, UR4 ; /* 0x0000000400037c02 */ /* 0x000fc80008000f00 */ /*0180*/ ISETP.GE.U32.AND P1, PT, R7, R3, PT ; /* 0x000000030700720c */ /* 0x000fda0003f26070 */ /*0190*/ @!P1 IMAD R2, R3, 0x4, R0 ; /* 0x0000000403029824 */ /* 0x000fe200078e0200 */ /*01a0*/ @!P1 LDS R4, [R7.X4] ; /* 0x0000000007049984 */ /* 0x000fe20000004800 */ /*01b0*/ SHF.R.U32.HI R3, RZ, 0x1, R3 ; /* 0x00000001ff037819 */ /* 0x000fc60000011603 */ /*01c0*/ @!P1 LDS R5, [R2] ; /* 0x0000000002059984 */ /* 0x000e240000000800 */ /*01d0*/ @!P1 IADD3 R4, R4, R5, RZ ; /* 0x0000000504049210 */ /* 0x001fca0007ffe0ff */ /*01e0*/ @!P1 STS [R7.X4], R4 ; /* 0x0000000407009388 */ /* 0x0001e80000004800 */ /*01f0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0200*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fda0003f25270 */ /*0210*/ @P1 BRA 0x180 ; /* 0xffffff6000001947 */ /* 0x001fea000383ffff */ /*0220*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x001fea0003800000 */ /*0230*/ LDS R5, [RZ] ; /* 0x00000000ff057984 */ /* 0x000e220000000800 */ /*0240*/ IMAD.MOV.U32 R3, RZ, RZ, 0x4 ; /* 0x00000004ff037424 */ /* 0x000fc800078e00ff */ /*0250*/ IMAD.WIDE.U32 R2, R6, R3, c[0x0][0x168] ; /* 0x00005a0006027625 */ /* 0x000fca00078e0003 */ /*0260*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101906 */ /*0270*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0280*/ BRA 0x280; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0290*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0300*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0310*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0320*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0330*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0340*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0350*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0360*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0370*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z7reduce2PiS_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */ /* 0x000e220000002500 */ /*0020*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fe40000000a00 */ /*0040*/ S2R R7, SR_TID.X ; /* 0x0000000000077919 */ /* 0x000e240000002100 */ /*0050*/ IMAD R2, R6, c[0x0][0x0], R7 ; /* 0x0000000006027a24 */ /* 0x001fc800078e0207 */ /*0060*/ IMAD.WIDE.U32 R2, R2, R3, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fcc00078e0003 */ /*0070*/ LDG.E R2, [R2.64] ; /* 0x0000000602027981 */ /* 0x000ea2000c1e1900 */ /*0080*/ ULDC UR4, c[0x0][0x0] ; /* 0x0000000000047ab9 */ /* 0x000fe20000000800 */ /*0090*/ ISETP.NE.AND P0, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe20003f05270 */ /*00a0*/ USHF.R.U32.HI UR4, URZ, 0x1, UR4 ; /* 0x000000013f047899 */ /* 0x000fcc0008011604 */ /*00b0*/ ISETP.NE.AND P1, PT, RZ, UR4, PT ; /* 0x00000004ff007c0c */ /* 0x000fe2000bf25270 */ /*00c0*/ STS [R7.X4], R2 ; /* 0x0000000207007388 */ /* 0x0041e80000004800 */ /*00d0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000ff00000010000 */ /*00e0*/ @!P1 BRA 0x1b0 ; /* 0x000000c000009947 */ /* 0x000fea0003800000 */ /*00f0*/ IMAD.SHL.U32 R0, R7, 0x4, RZ ; /* 0x0000000407007824 */ /* 0x001fe200078e00ff */ /*0100*/ MOV R3, UR4 ; /* 0x0000000400037c02 */ /* 0x000fc80008000f00 */ /*0110*/ ISETP.GE.U32.AND P1, PT, R7, R3, PT ; /* 0x000000030700720c */ /* 0x000fda0003f26070 */ /*0120*/ @!P1 IMAD R2, R3, 0x4, R0 ; /* 0x0000000403029824 */ /* 0x000fe200078e0200 */ /*0130*/ @!P1 LDS R4, [R7.X4] ; /* 0x0000000007049984 */ /* 0x000fe20000004800 */ /*0140*/ SHF.R.U32.HI R3, RZ, 0x1, R3 ; /* 0x00000001ff037819 */ /* 0x000fc60000011603 */ /*0150*/ @!P1 LDS R5, [R2] ; /* 0x0000000002059984 */ /* 0x000e240000000800 */ /*0160*/ @!P1 IADD3 R4, R4, R5, RZ ; /* 0x0000000504049210 */ /* 0x001fca0007ffe0ff */ /*0170*/ @!P1 STS [R7.X4], R4 ; /* 0x0000000407009388 */ /* 0x0001e80000004800 */ /*0180*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0190*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fda0003f25270 */ /*01a0*/ @P1 BRA 0x110 ; /* 0xffffff6000001947 */ /* 0x001fea000383ffff */ /*01b0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x001fea0003800000 */ /*01c0*/ LDS R5, [RZ] ; /* 0x00000000ff057984 */ /* 0x000e220000000800 */ /*01d0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x4 ; /* 0x00000004ff037424 */ /* 0x000fc800078e00ff */ /*01e0*/ IMAD.WIDE.U32 R2, R6, R3, c[0x0][0x168] ; /* 0x00005a0006027625 */ /* 0x000fca00078e0003 */ /*01f0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101906 */ /*0200*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0210*/ BRA 0x210; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0220*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0230*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0280*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0290*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z7reduce1PiS_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R4, SR_CTAID.X ; /* 0x0000000000047919 */ /* 0x000e220000002500 */ /*0020*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe40000000a00 */ /*0040*/ S2R R5, SR_TID.X ; /* 0x0000000000057919 */ /* 0x000e240000002100 */ /*0050*/ IMAD R2, R4, c[0x0][0x0], R5 ; /* 0x0000000004027a24 */ /* 0x001fc800078e0205 */ /*0060*/ IMAD.WIDE.U32 R2, R2, R3, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fcc00078e0003 */ /*0070*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea2000c1e1900 */ /*0080*/ IMAD.MOV.U32 R0, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff007624 */ /* 0x000fe200078e00ff */ /*0090*/ ISETP.NE.AND P0, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fc80003f05270 */ /*00a0*/ ISETP.GE.U32.AND P1, PT, R0, 0x2, PT ; /* 0x000000020000780c */ /* 0x000fe20003f26070 */ /*00b0*/ STS [R5.X4], R2 ; /* 0x0000000205007388 */ /* 0x0041e80000004800 */ /*00c0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000ff00000010000 */ /*00d0*/ @!P1 BRA 0x1b0 ; /* 0x000000d000009947 */ /* 0x000fea0003800000 */ /*00e0*/ MOV R0, 0x1 ; /* 0x0000000100007802 */ /* 0x001fca0000000f00 */ /*00f0*/ IMAD.SHL.U32 R6, R0, 0x2, RZ ; /* 0x0000000200067824 */ /* 0x000fc800078e00ff */ /*0100*/ IMAD R7, R6, R5, RZ ; /* 0x0000000506077224 */ /* 0x000fca00078e02ff */ /*0110*/ ISETP.GE.U32.AND P1, PT, R7, c[0x0][0x0], PT ; /* 0x0000000007007a0c */ /* 0x000fda0003f26070 */ /*0120*/ @!P1 IADD3 R2, R7, R0, RZ ; /* 0x0000000007029210 */ /* 0x000fe40007ffe0ff */ /*0130*/ @!P1 LDS R0, [R7.X4] ; /* 0x0000000007009984 */ /* 0x000fe80000004800 */ /*0140*/ @!P1 LDS R3, [R2.X4] ; /* 0x0000000002039984 */ /* 0x000e240000004800 */ /*0150*/ @!P1 IMAD.IADD R3, R0, 0x1, R3 ; /* 0x0000000100039824 */ /* 0x001fe200078e0203 */ /*0160*/ MOV R0, R6 ; /* 0x0000000600007202 */ /* 0x000fc80000000f00 */ /*0170*/ @!P1 STS [R7.X4], R3 ; /* 0x0000000307009388 */ /* 0x0001e80000004800 */ /*0180*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0190*/ ISETP.GE.U32.AND P1, PT, R6, c[0x0][0x0], PT ; /* 0x0000000006007a0c */ /* 0x000fda0003f26070 */ /*01a0*/ @!P1 BRA 0xf0 ; /* 0xffffff4000009947 */ /* 0x001fea000383ffff */ /*01b0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x001fea0003800000 */ /*01c0*/ LDS R5, [RZ] ; /* 0x00000000ff057984 */ /* 0x000e220000000800 */ /*01d0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x4 ; /* 0x00000004ff037424 */ /* 0x000fc800078e00ff */ /*01e0*/ IMAD.WIDE.U32 R2, R4, R3, c[0x0][0x168] ; /* 0x00005a0004027625 */ /* 0x000fca00078e0003 */ /*01f0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*0200*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0210*/ BRA 0x210; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0220*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0230*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0280*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0290*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z7reduce0PiS_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */ /* 0x000e220000002500 */ /*0020*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe40000000a00 */ /*0040*/ S2R R7, SR_TID.X ; /* 0x0000000000077919 */ /* 0x000e240000002100 */ /*0050*/ IMAD R2, R6, c[0x0][0x0], R7 ; /* 0x0000000006027a24 */ /* 0x001fc800078e0207 */ /*0060*/ IMAD.WIDE.U32 R2, R2, R3, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fcc00078e0003 */ /*0070*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea2000c1e1900 */ /*0080*/ IMAD.MOV.U32 R0, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff007624 */ /* 0x000fe200078e00ff */ /*0090*/ ISETP.NE.AND P0, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fc80003f05270 */ /*00a0*/ ISETP.GE.U32.AND P1, PT, R0, 0x2, PT ; /* 0x000000020000780c */ /* 0x000fe20003f26070 */ /*00b0*/ STS [R7.X4], R2 ; /* 0x0000000207007388 */ /* 0x0041e80000004800 */ /*00c0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000ff00000010000 */ /*00d0*/ @!P1 BRA 0x2c0 ; /* 0x000001e000009947 */ /* 0x000fea0003800000 */ /*00e0*/ SHF.L.U32 R0, R7, 0x2, RZ ; /* 0x0000000207007819 */ /* 0x001fe200000006ff */ /*00f0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x1 ; /* 0x00000001ff057424 */ /* 0x000fca00078e00ff */ /*0100*/ SHF.L.U32 R10, R5, 0x1, RZ ; /* 0x00000001050a7819 */ /* 0x000fc800000006ff */ /*0110*/ I2F.U32.RP R4, R10 ; /* 0x0000000a00047306 */ /* 0x000e220000209000 */ /*0120*/ IMAD.MOV R9, RZ, RZ, -R10 ; /* 0x000000ffff097224 */ /* 0x000fe200078e0a0a */ /*0130*/ ISETP.NE.U32.AND P2, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fcc0003f45070 */ /*0140*/ MUFU.RCP R4, R4 ; /* 0x0000000400047308 */ /* 0x001e240000001000 */ /*0150*/ IADD3 R2, R4, 0xffffffe, RZ ; /* 0x0ffffffe04027810 */ /* 0x001fcc0007ffe0ff */ /*0160*/ F2I.FTZ.U32.TRUNC.NTZ R3, R2 ; /* 0x0000000200037305 */ /* 0x000064000021f000 */ /*0170*/ MOV R2, RZ ; /* 0x000000ff00027202 */ /* 0x001fe20000000f00 */ /*0180*/ IMAD R9, R9, R3, RZ ; /* 0x0000000309097224 */ /* 0x002fc800078e02ff */ /*0190*/ IMAD.HI.U32 R3, R3, R9, R2 ; /* 0x0000000903037227 */ /* 0x000fcc00078e0002 */ /*01a0*/ IMAD.HI.U32 R3, R3, R7, RZ ; /* 0x0000000703037227 */ /* 0x000fc800078e00ff */ /*01b0*/ IMAD.MOV R8, RZ, RZ, -R3 ; /* 0x000000ffff087224 */ /* 0x000fc800078e0a03 */ /*01c0*/ IMAD R3, R10, R8, R7 ; /* 0x000000080a037224 */ /* 0x000fca00078e0207 */ /*01d0*/ ISETP.GE.U32.AND P1, PT, R3, R10, PT ; /* 0x0000000a0300720c */ /* 0x000fda0003f26070 */ /*01e0*/ @P1 IADD3 R3, -R10, R3, RZ ; /* 0x000000030a031210 */ /* 0x000fc80007ffe1ff */ /*01f0*/ ISETP.GE.U32.AND P1, PT, R3, R10, PT ; /* 0x0000000a0300720c */ /* 0x000fda0003f26070 */ /*0200*/ @P1 IMAD.IADD R3, R3, 0x1, -R10 ; /* 0x0000000103031824 */ /* 0x000fe200078e0a0a */ /*0210*/ @!P2 LOP3.LUT R3, RZ, R10, RZ, 0x33, !PT ; /* 0x0000000aff03a212 */ /* 0x000fc800078e33ff */ /*0220*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fda0003f25270 */ /*0230*/ @!P1 LEA R2, R5, R0, 0x2 ; /* 0x0000000005029211 */ /* 0x000fe200078e10ff */ /*0240*/ @!P1 LDS R3, [R7.X4] ; /* 0x0000000007039984 */ /* 0x000fe20000004800 */ /*0250*/ MOV R5, R10 ; /* 0x0000000a00057202 */ /* 0x000fc80000000f00 */ /*0260*/ @!P1 LDS R2, [R2] ; /* 0x0000000002029984 */ /* 0x000e240000000800 */ /*0270*/ @!P1 IMAD.IADD R3, R3, 0x1, R2 ; /* 0x0000000103039824 */ /* 0x001fca00078e0202 */ /*0280*/ @!P1 STS [R7.X4], R3 ; /* 0x0000000307009388 */ /* 0x0001e80000004800 */ /*0290*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*02a0*/ ISETP.GE.U32.AND P1, PT, R10, c[0x0][0x0], PT ; /* 0x000000000a007a0c */ /* 0x000fda0003f26070 */ /*02b0*/ @!P1 BRA 0x100 ; /* 0xfffffe4000009947 */ /* 0x001fea000383ffff */ /*02c0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x001fea0003800000 */ /*02d0*/ LDS R5, [RZ] ; /* 0x00000000ff057984 */ /* 0x000e220000000800 */ /*02e0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x4 ; /* 0x00000004ff037424 */ /* 0x000fc800078e00ff */ /*02f0*/ IMAD.WIDE.U32 R2, R6, R3, c[0x0][0x168] ; /* 0x00005a0006027625 */ /* 0x000fca00078e0003 */ /*0300*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*0310*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0320*/ BRA 0x320; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0330*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0340*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0350*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0360*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0370*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0380*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0390*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
// System includes #include <stdio.h> #include <stdlib.h> #include <assert.h> #include <math.h> // CUDA runtime #include <hip/hip_runtime.h> #include <time.h> #define BLOCK_SIZE 128 #define N 4194304 // #define N 2048 __global__ void reduce0(int *g_idata, int *g_odata , int size) { __shared__ int sdata[BLOCK_SIZE]; // each thread loads one element from global to shared mem unsigned int tid = threadIdx.x; unsigned int i = blockIdx.x * blockDim.x + threadIdx.x; // printf("%d\n" , i); sdata[tid] = g_idata[i]; __syncthreads(); // do reduction in shared mem for (unsigned int s = 1; s < blockDim.x; s *= 2) { if (tid % (2 * s) == 0) { sdata[tid] += sdata[tid + s]; } __syncthreads(); } // write result for this block to global mem if (tid == 0) g_odata[blockIdx.x] = sdata[0]; } __global__ void reduce1(int *g_idata, int *g_odata , int size) { __shared__ int sdata[BLOCK_SIZE]; // each thread loads one element from global to shared mem unsigned int tid = threadIdx.x; unsigned int i = blockIdx.x * blockDim.x + threadIdx.x; sdata[tid] = g_idata[i]; __syncthreads(); // do reduction in shared mem for (unsigned int s = 1; s < blockDim.x; s *= 2) { int index = 2 * s * tid; if (index < blockDim.x) { sdata[index] += sdata[index + s]; } __syncthreads(); } // write result for this block to global mem if (tid == 0) g_odata[blockIdx.x] = sdata[0]; } __global__ void reduce2(int *g_idata, int *g_odata, int size) { __shared__ int sdata[BLOCK_SIZE]; // each thread loads one element from global to shared mem unsigned int tid = threadIdx.x; unsigned int i = blockIdx.x * blockDim.x + threadIdx.x; sdata[tid] = g_idata[i]; __syncthreads(); // do reduction in shared mem for (unsigned int s = blockDim.x / 2; s > 0; s >>= 1) { if (tid < s) { sdata[tid] += sdata[tid + s]; } __syncthreads(); } // write result for this block to global mem if (tid == 0) g_odata[blockIdx.x] = sdata[0]; } __global__ void reduce3(int *g_idata, int *g_odata, int size) { __shared__ int sdata[BLOCK_SIZE]; // each thread loads one element from global to shared mem unsigned int tid = threadIdx.x; unsigned int i = blockIdx.x * blockDim.x * 2 + threadIdx.x; if (i < size) { sdata[tid] = g_idata[i] + g_idata[i + blockDim.x]; __syncthreads(); // do reduction in shared mem for (unsigned int s = blockDim.x / 2; s > 0; s >>= 1) { if (tid < s) { sdata[tid] += sdata[tid + s]; } __syncthreads(); } // write result for this block to global mem if (tid == 0) g_odata[blockIdx.x] = sdata[0]; } } __global__ void reduce4(int *g_idata, int *g_odata, int size) { __shared__ int sdata[BLOCK_SIZE]; // each thread loads one element from global to shared mem unsigned int tid = threadIdx.x; unsigned int i = blockIdx.x * blockDim.x * 2 + threadIdx.x; if (i < size) { sdata[tid] = g_idata[i] + g_idata[i + blockDim.x]; __syncthreads(); // do reduction in shared mem for (unsigned int s = blockDim.x / 2; s > 32; s >>= 1) { if (tid < s) { sdata[tid] += sdata[tid + s]; } __syncthreads(); } if (tid < 32) { sdata[tid] += sdata[tid + 32]; __syncthreads(); sdata[tid] += sdata[tid + 16]; __syncthreads(); sdata[tid] += sdata[tid + 8]; __syncthreads(); sdata[tid] += sdata[tid + 4]; __syncthreads(); sdata[tid] += sdata[tid + 2]; __syncthreads(); sdata[tid] += sdata[tid + 1]; } // write result for this block to global mem if (tid == 0) g_odata[blockIdx.x] = sdata[0]; } } #define KERNEL_NUM 5 void (*KERNELS[KERNEL_NUM])(int *, int * ,int) = { reduce0, reduce1, reduce2, reduce3, reduce4}; void constantInit(int *data, int size, int val) { for (int i = 0; i < size; ++i) { data[i] = val; } } void checkError(hipError_t error, int line) { if (error != hipSuccess) { printf("### error occurred in line %d \n error : %s", line, hipGetErrorString(error)); exit(EXIT_FAILURE); } } float serial_reduction() { clock_t beginn = clock(); int *A = (int *)malloc(sizeof(int) * N); constantInit(A, N, 1); long int sum = 0; clock_t begin = clock(); for (int i = 0; i < N; i++) sum += A[i]; clock_t end = clock(); float time_spent = ((float)(end - begin) / CLOCKS_PER_SEC) * 1000; printf("serial execution : %f ms\n", time_spent); clock_t endd = clock(); float time_spentt = ((float)(endd - beginn) / CLOCKS_PER_SEC) * 1000; printf("total serial execution : %f ms\n", time_spentt); return time_spent; } /** * Run a simple test of matrix multiplication using CUDA */ int reduction(int argc, char **argv, int n, int func_index) { // Allocate host memory for matrices A and B unsigned int msize = n; unsigned int mem_size = sizeof(int) * msize; int *h_in = (int *)malloc(mem_size); constantInit(h_in, msize, 1); // Allocate device memory int *d_in; int *d_out; int grid_size = (n - 1) / BLOCK_SIZE + 1; if (func_index >= 3) grid_size /= 2; hipError_t error; clock_t begin = clock(); error = hipMalloc((void **)&d_in, mem_size); checkError(error, __LINE__); int output_size = grid_size * sizeof(int); error = hipMalloc((void **)&d_out,output_size ); checkError(error, __LINE__); // copy host memory to device error = hipMemcpy(d_in, h_in, mem_size, hipMemcpyHostToDevice); checkError(error, __LINE__); float total_time = 0.0f; printf("grid size : %d block size : %d number of threads : %d \n", grid_size, BLOCK_SIZE, grid_size * BLOCK_SIZE); int stride = 1; int size = N; while (grid_size >= 1) { output_size = grid_size * sizeof(int); hipEvent_t start; error = hipEventCreate(&start); checkError(error, __LINE__); hipEvent_t stop; error = hipEventCreate(&stop); checkError(error, __LINE__); // Record the start event error = hipEventRecord(start, NULL); checkError(error, __LINE__); dim3 threads(BLOCK_SIZE, 1, 1); dim3 grid(grid_size, 1, 1); KERNELS[func_index]<<<grid, threads>>>(d_in, d_out, size); error = hipGetLastError(); checkError(error, __LINE__); // Record the stop event error = hipEventRecord(stop, NULL); checkError(error, __LINE__); // Wait for the stop event to complete error = hipEventSynchronize(stop); checkError(error, __LINE__); float msecTotal = 0.0f; error = hipEventElapsedTime(&msecTotal, start, stop); total_time += msecTotal; error = hipEventElapsedTime(&msecTotal, start, stop); checkError(error, __LINE__); // Copy result from device to host grid_size /= BLOCK_SIZE; stride *= BLOCK_SIZE; size /= BLOCK_SIZE; hipFree(d_in); d_in = d_out; error = hipMalloc((void **)&d_out, output_size); checkError(error, __LINE__); } int *h_out = (int *)malloc(output_size); error = hipMemcpy(h_out, d_in, output_size, hipMemcpyDeviceToHost); checkError(error, __LINE__); int total_sum = 0; for(int i = 0 ; i < output_size / sizeof(int) ; i++) total_sum += h_out[i]; printf("Elapsed time in msec = %f and bandwidth %f GB/s result = %d \n", total_time, mem_size / (total_time * 1e6), total_sum); // Clean up memory free(h_in); free(h_out); hipFree(d_in); hipFree(d_out); clock_t end = clock(); float time_spent = ((float)(end - begin) / CLOCKS_PER_SEC) * 1000; printf("execution + memory allocations : %f ms\n", time_spent); return EXIT_SUCCESS; } /** * Program main */ int main(int argc, char **argv) { printf("[Matrix Reduction Using CUDA] - Starting...\n"); // By default, we use device 0 int devID = 0; hipSetDevice(devID); hipError_t error; hipDeviceProp_t deviceProp; error = hipGetDevice(&devID); checkError(error, __LINE__); error = hipGetDeviceProperties(&deviceProp, devID); checkError(error, __LINE__); if (error != hipSuccess) { printf("hipGetDeviceProperties returned error %s (code %d), line(%d)\n", hipGetErrorString(error), error, __LINE__); } else { printf("GPU Device %d: \"%s\" with compute capability %d.%d\n\n", devID, deviceProp.name, deviceProp.major, deviceProp.minor); } int n = N; printf("Array with size (%d)\n", n); // serial_reduction(); for (size_t i = 0; i < KERNEL_NUM; i++) { printf("\n num implementation : %d \n", (int)i + 1); reduction(argc, argv, n, i); } return 0; }
.text .file "reduction.hip" .globl _Z22__device_stub__reduce0PiS_i # -- Begin function _Z22__device_stub__reduce0PiS_i .type _Z22__device_stub__reduce0PiS_i,@function _Z22__device_stub__reduce0PiS_i: # @_Z22__device_stub__reduce0PiS_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 12(%rsp), %rsi movl %edx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z7reduce0PiS_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z22__device_stub__reduce0PiS_i, .Lfunc_end0-_Z22__device_stub__reduce0PiS_i .cfi_endproc # -- End function .globl _Z22__device_stub__reduce1PiS_i # -- Begin function _Z22__device_stub__reduce1PiS_i .type _Z22__device_stub__reduce1PiS_i,@function _Z22__device_stub__reduce1PiS_i: # @_Z22__device_stub__reduce1PiS_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 12(%rsp), %rsi movl %edx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z7reduce1PiS_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z22__device_stub__reduce1PiS_i, .Lfunc_end1-_Z22__device_stub__reduce1PiS_i .cfi_endproc # -- End function .globl _Z22__device_stub__reduce2PiS_i # -- Begin function _Z22__device_stub__reduce2PiS_i .type _Z22__device_stub__reduce2PiS_i,@function _Z22__device_stub__reduce2PiS_i: # @_Z22__device_stub__reduce2PiS_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 12(%rsp), %rsi movl %edx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z7reduce2PiS_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size _Z22__device_stub__reduce2PiS_i, .Lfunc_end2-_Z22__device_stub__reduce2PiS_i .cfi_endproc # -- End function .globl _Z22__device_stub__reduce3PiS_i # -- Begin function _Z22__device_stub__reduce3PiS_i .type _Z22__device_stub__reduce3PiS_i,@function _Z22__device_stub__reduce3PiS_i: # @_Z22__device_stub__reduce3PiS_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 12(%rsp), %rsi movl %edx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z7reduce3PiS_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end3: .size _Z22__device_stub__reduce3PiS_i, .Lfunc_end3-_Z22__device_stub__reduce3PiS_i .cfi_endproc # -- End function .globl _Z22__device_stub__reduce4PiS_i # -- Begin function _Z22__device_stub__reduce4PiS_i .type _Z22__device_stub__reduce4PiS_i,@function _Z22__device_stub__reduce4PiS_i: # @_Z22__device_stub__reduce4PiS_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 12(%rsp), %rsi movl %edx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z7reduce4PiS_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end4: .size _Z22__device_stub__reduce4PiS_i, .Lfunc_end4-_Z22__device_stub__reduce4PiS_i .cfi_endproc # -- End function .globl _Z12constantInitPiii # -- Begin function _Z12constantInitPiii .type _Z12constantInitPiii,@function _Z12constantInitPiii: # @_Z12constantInitPiii .cfi_startproc # %bb.0: testl %esi, %esi jle .LBB5_3 # %bb.1: # %.lr.ph.preheader movl %esi, %eax xorl %ecx, %ecx .LBB5_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 movl %edx, (%rdi,%rcx,4) incq %rcx cmpq %rcx, %rax jne .LBB5_2 .LBB5_3: # %._crit_edge retq .Lfunc_end5: .size _Z12constantInitPiii, .Lfunc_end5-_Z12constantInitPiii .cfi_endproc # -- End function .globl _Z10checkError10hipError_ti # -- Begin function _Z10checkError10hipError_ti .type _Z10checkError10hipError_ti,@function _Z10checkError10hipError_ti: # @_Z10checkError10hipError_ti .cfi_startproc # %bb.0: testl %edi, %edi jne .LBB6_2 # %bb.1: retq .LBB6_2: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movl %esi, %ebx callq hipGetErrorString movl $.L.str, %edi movl %ebx, %esi movq %rax, %rdx xorl %eax, %eax callq printf movl $1, %edi callq exit .Lfunc_end6: .size _Z10checkError10hipError_ti, .Lfunc_end6-_Z10checkError10hipError_ti .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function _Z16serial_reductionv .LCPI7_0: .long 0x49742400 # float 1.0E+6 .LCPI7_1: .long 0x447a0000 # float 1000 .text .globl _Z16serial_reductionv .type _Z16serial_reductionv,@function _Z16serial_reductionv: # @_Z16serial_reductionv .cfi_startproc # %bb.0: # %_Z12constantInitPiii.exit pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 pushq %rax .cfi_def_cfa_offset 32 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 callq clock movq %rax, %rbx callq clock movq %rax, %r14 callq clock subq %r14, %rax cvtsi2ss %rax, %xmm0 divss .LCPI7_0(%rip), %xmm0 mulss .LCPI7_1(%rip), %xmm0 movss %xmm0, 4(%rsp) # 4-byte Spill cvtss2sd %xmm0, %xmm0 movl $.L.str.1, %edi movb $1, %al callq printf callq clock subq %rbx, %rax xorps %xmm0, %xmm0 cvtsi2ss %rax, %xmm0 divss .LCPI7_0(%rip), %xmm0 mulss .LCPI7_1(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 movl $.L.str.2, %edi movb $1, %al callq printf movss 4(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 retq .Lfunc_end7: .size _Z16serial_reductionv, .Lfunc_end7-_Z16serial_reductionv .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _Z9reductioniPPcii .LCPI8_0: .quad 0x412e848000000000 # double 1.0E+6 .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 .LCPI8_1: .long 0x49742400 # float 1.0E+6 .LCPI8_2: .long 0x447a0000 # float 1000 .text .globl _Z9reductioniPPcii .type _Z9reductioniPPcii,@function _Z9reductioniPPcii: # @_Z9reductioniPPcii .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $88, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %ecx, %r14d movl %edx, %ebx leal (,%rbx,4), %ebp movq %rbp, %rdi callq malloc movq %rax, %r13 testl %ebx, %ebx jle .LBB8_3 # %bb.1: # %.lr.ph.preheader.i movl %ebx, %eax xorl %ecx, %ecx .LBB8_2: # %.lr.ph.i # =>This Inner Loop Header: Depth=1 movl $1, (%r13,%rcx,4) incq %rcx cmpq %rcx, %rax jne .LBB8_2 .LBB8_3: # %_Z12constantInitPiii.exit leal -1(%rbx), %eax addl $126, %ebx testl %eax, %eax cmovnsl %eax, %ebx sarl $7, %ebx movl %ebx, %eax incl %eax movl %eax, %ecx shrl $31, %ecx leal (%rbx,%rcx), %r12d incl %r12d sarl %r12d cmpl $3, %r14d cmovll %eax, %r12d callq clock movq %rax, 56(%rsp) # 8-byte Spill leaq 8(%rsp), %r15 movq %r15, %rdi movq %rbp, %rsi callq hipMalloc movl %eax, %edi movl $232, %esi callq _Z10checkError10hipError_ti movl %r14d, (%rsp) # 4-byte Spill leal (,%r12,4), %r14d movslq %r14d, %rbx leaq 32(%rsp), %rdi movq %rbx, %rsi callq hipMalloc movl %eax, %edi movl $237, %esi callq _Z10checkError10hipError_ti movq (%r15), %rdi movq %r13, %rsi movq %rbp, 64(%rsp) # 8-byte Spill movq %rbp, %rdx movl $1, %ecx callq hipMemcpy movl %eax, %edi movl $241, %esi callq _Z10checkError10hipError_ti movl %r12d, %ecx shll $7, %ecx xorl %r15d, %r15d movl $.L.str.3, %edi movl %r12d, %esi movl $128, %edx xorl %eax, %eax callq printf testl %r12d, %r12d jle .LBB8_4 # %bb.5: # %.lr.ph movq %r13, 48(%rsp) # 8-byte Spill movabsq $4294967296, %rax # imm = 0x100000000 movslq (%rsp), %rcx # 4-byte Folded Reload movq %rcx, 72(%rsp) # 8-byte Spill movl $4194304, %r15d # imm = 0x400000 xorps %xmm0, %xmm0 movss %xmm0, (%rsp) # 4-byte Spill addq $128, %rax movq %rax, 80(%rsp) # 8-byte Spill .LBB8_6: # =>This Inner Loop Header: Depth=1 leaq 40(%rsp), %rdi callq hipEventCreate movl %eax, %edi movl $255, %esi callq _Z10checkError10hipError_ti leaq 24(%rsp), %rdi callq hipEventCreate movl %eax, %edi movl $259, %esi # imm = 0x103 callq _Z10checkError10hipError_ti movq 40(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi movl $263, %esi # imm = 0x107 callq _Z10checkError10hipError_ti movl %r12d, %edi movabsq $4294967296, %rax # imm = 0x100000000 orq %rax, %rdi movl $1, %esi movq 80(%rsp), %rdx # 8-byte Reload movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB8_8 # %bb.7: # in Loop: Header=BB8_6 Depth=1 movq 72(%rsp), %rax # 8-byte Reload movq KERNELS(,%rax,8), %rax movq 8(%rsp), %rdi movq 32(%rsp), %rsi movl %r15d, %edx callq *(%rax) .LBB8_8: # in Loop: Header=BB8_6 Depth=1 leal (,%r12,4), %ebp callq hipGetLastError movl %eax, %edi movl $271, %esi # imm = 0x10F callq _Z10checkError10hipError_ti movq 24(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi movl $275, %esi # imm = 0x113 callq _Z10checkError10hipError_ti movq 24(%rsp), %rdi callq hipEventSynchronize movl %eax, %edi movl $279, %esi # imm = 0x117 callq _Z10checkError10hipError_ti movl $0, 20(%rsp) movq 40(%rsp), %rsi movq 24(%rsp), %rdx leaq 20(%rsp), %rbx movq %rbx, %rdi callq hipEventElapsedTime movss (%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero addss 20(%rsp), %xmm0 movss %xmm0, (%rsp) # 4-byte Spill movq 40(%rsp), %rsi movq 24(%rsp), %rdx movq %rbx, %rdi callq hipEventElapsedTime movl %eax, %edi movl $287, %esi # imm = 0x11F callq _Z10checkError10hipError_ti movl %r12d, %r14d shrl $7, %r14d leal 127(%r15), %r13d testl %r15d, %r15d cmovnsl %r15d, %r13d sarl $7, %r13d movq 8(%rsp), %rdi callq hipFree movq 32(%rsp), %rax movq %rax, 8(%rsp) movl %ebp, %ebx leaq 32(%rsp), %rdi movq %rbx, %rsi callq hipMalloc movl %eax, %edi movl $296, %esi # imm = 0x128 callq _Z10checkError10hipError_ti movl %r13d, %r15d cmpl $127, %r12d movl %r14d, %r12d ja .LBB8_6 # %bb.9: # %._crit_edge.loopexit xorps %xmm0, %xmm0 cvtss2sd (%rsp), %xmm0 # 4-byte Folded Reload movsd %xmm0, (%rsp) # 8-byte Spill movq 48(%rsp), %r13 # 8-byte Reload xorl %r15d, %r15d jmp .LBB8_10 .LBB8_4: movl %r14d, %ebp xorps %xmm0, %xmm0 movsd %xmm0, (%rsp) # 8-byte Spill .LBB8_10: # %._crit_edge movq %rbx, %rdi callq malloc movq %rax, %r14 movq 8(%rsp), %rsi movq %rax, %rdi movq %rbx, %rdx movl $2, %ecx callq hipMemcpy movl %eax, %edi movl $302, %esi # imm = 0x12E callq _Z10checkError10hipError_ti testl %ebp, %ebp je .LBB8_13 # %bb.11: # %.lr.ph76.preheader shrq $2, %rbx cmpq $1, %rbx adcq $0, %rbx xorl %eax, %eax xorl %r15d, %r15d .LBB8_12: # %.lr.ph76 # =>This Inner Loop Header: Depth=1 addl (%r14,%rax,4), %r15d incq %rax cmpq %rax, %rbx jne .LBB8_12 .LBB8_13: # %._crit_edge77 cvtsi2sdq 64(%rsp), %xmm1 # 8-byte Folded Reload movsd .LCPI8_0(%rip), %xmm2 # xmm2 = mem[0],zero movsd (%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd %xmm0, %xmm2 divsd %xmm2, %xmm1 movl $.L.str.4, %edi movl %r15d, %esi movb $2, %al callq printf movq %r13, %rdi callq free movq %r14, %rdi callq free movq 8(%rsp), %rdi callq hipFree movq 32(%rsp), %rdi callq hipFree callq clock subq 56(%rsp), %rax # 8-byte Folded Reload xorps %xmm0, %xmm0 cvtsi2ss %rax, %xmm0 divss .LCPI8_1(%rip), %xmm0 mulss .LCPI8_2(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 movl $.L.str.5, %edi movb $1, %al callq printf xorl %eax, %eax addq $88, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end8: .size _Z9reductioniPPcii, .Lfunc_end8-_Z9reductioniPPcii .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 subq $1480, %rsp # imm = 0x5C8 .cfi_def_cfa_offset 1504 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 movl $.Lstr, %edi callq puts@PLT leaq 4(%rsp), %rbx movl $0, (%rbx) xorl %edi, %edi callq hipSetDevice movq %rbx, %rdi callq hipGetDevice movl %eax, %edi movl $340, %esi # imm = 0x154 callq _Z10checkError10hipError_ti movl (%rbx), %esi leaq 8(%rsp), %rdi callq hipGetDevicePropertiesR0600 movl %eax, %ebx movl %eax, %edi movl $343, %esi # imm = 0x157 callq _Z10checkError10hipError_ti testl %ebx, %ebx je .LBB9_2 # %bb.1: movl %ebx, %edi callq hipGetErrorString movl $.L.str.7, %edi movq %rax, %rsi movl %ebx, %edx movl $347, %ecx # imm = 0x15B xorl %eax, %eax callq printf jmp .LBB9_3 .LBB9_2: movl 4(%rsp), %esi leaq 8(%rsp), %rdx movl 360(%rdx), %ecx movl 364(%rdx), %r8d movl $.L.str.8, %edi xorl %eax, %eax callq printf .LBB9_3: movl $.L.str.9, %edi movl $4194304, %esi # imm = 0x400000 xorl %eax, %eax callq printf xorl %ebx, %ebx .LBB9_4: # =>This Inner Loop Header: Depth=1 leaq 1(%rbx), %r14 movl $.L.str.10, %edi movl %r14d, %esi xorl %eax, %eax callq printf movl $4194304, %edx # imm = 0x400000 movl %ebx, %ecx callq _Z9reductioniPPcii movq %r14, %rbx cmpq $5, %r14 jne .LBB9_4 # %bb.5: xorl %eax, %eax addq $1480, %rsp # imm = 0x5C8 .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 retq .Lfunc_end9: .size main, .Lfunc_end9-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB10_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB10_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z7reduce0PiS_i, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z7reduce1PiS_i, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z7reduce2PiS_i, %esi movl $.L__unnamed_3, %edx movl $.L__unnamed_3, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z7reduce3PiS_i, %esi movl $.L__unnamed_4, %edx movl $.L__unnamed_4, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z7reduce4PiS_i, %esi movl $.L__unnamed_5, %edx movl $.L__unnamed_5, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end10: .size __hip_module_ctor, .Lfunc_end10-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB11_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB11_2: retq .Lfunc_end11: .size __hip_module_dtor, .Lfunc_end11-__hip_module_dtor .cfi_endproc # -- End function .type _Z7reduce0PiS_i,@object # @_Z7reduce0PiS_i .section .rodata,"a",@progbits .globl _Z7reduce0PiS_i .p2align 3, 0x0 _Z7reduce0PiS_i: .quad _Z22__device_stub__reduce0PiS_i .size _Z7reduce0PiS_i, 8 .type _Z7reduce1PiS_i,@object # @_Z7reduce1PiS_i .globl _Z7reduce1PiS_i .p2align 3, 0x0 _Z7reduce1PiS_i: .quad _Z22__device_stub__reduce1PiS_i .size _Z7reduce1PiS_i, 8 .type _Z7reduce2PiS_i,@object # @_Z7reduce2PiS_i .globl _Z7reduce2PiS_i .p2align 3, 0x0 _Z7reduce2PiS_i: .quad _Z22__device_stub__reduce2PiS_i .size _Z7reduce2PiS_i, 8 .type _Z7reduce3PiS_i,@object # @_Z7reduce3PiS_i .globl _Z7reduce3PiS_i .p2align 3, 0x0 _Z7reduce3PiS_i: .quad _Z22__device_stub__reduce3PiS_i .size _Z7reduce3PiS_i, 8 .type _Z7reduce4PiS_i,@object # @_Z7reduce4PiS_i .globl _Z7reduce4PiS_i .p2align 3, 0x0 _Z7reduce4PiS_i: .quad _Z22__device_stub__reduce4PiS_i .size _Z7reduce4PiS_i, 8 .type KERNELS,@object # @KERNELS .data .globl KERNELS .p2align 4, 0x0 KERNELS: .quad _Z7reduce0PiS_i .quad _Z7reduce1PiS_i .quad _Z7reduce2PiS_i .quad _Z7reduce3PiS_i .quad _Z7reduce4PiS_i .size KERNELS, 40 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "### error occurred in line %d \n error : %s" .size .L.str, 43 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "serial execution : %f ms\n" .size .L.str.1, 26 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "total serial execution : %f ms\n" .size .L.str.2, 32 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "grid size : %d block size : %d number of threads : %d \n" .size .L.str.3, 56 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz "Elapsed time in msec = %f and bandwidth %f GB/s result = %d \n" .size .L.str.4, 62 .type .L.str.5,@object # @.str.5 .L.str.5: .asciz "execution + memory allocations : %f ms\n" .size .L.str.5, 40 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz "hipGetDeviceProperties returned error %s (code %d), line(%d)\n" .size .L.str.7, 62 .type .L.str.8,@object # @.str.8 .L.str.8: .asciz "GPU Device %d: \"%s\" with compute capability %d.%d\n\n" .size .L.str.8, 52 .type .L.str.9,@object # @.str.9 .L.str.9: .asciz "Array with size (%d)\n" .size .L.str.9, 22 .type .L.str.10,@object # @.str.10 .L.str.10: .asciz "\n num implementation : %d \n" .size .L.str.10, 28 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z7reduce0PiS_i" .size .L__unnamed_1, 16 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_Z7reduce1PiS_i" .size .L__unnamed_2, 16 .type .L__unnamed_3,@object # @2 .L__unnamed_3: .asciz "_Z7reduce2PiS_i" .size .L__unnamed_3, 16 .type .L__unnamed_4,@object # @3 .L__unnamed_4: .asciz "_Z7reduce3PiS_i" .size .L__unnamed_4, 16 .type .L__unnamed_5,@object # @4 .L__unnamed_5: .asciz "_Z7reduce4PiS_i" .size .L__unnamed_5, 16 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "[Matrix Reduction Using CUDA] - Starting..." .size .Lstr, 44 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z22__device_stub__reduce0PiS_i .addrsig_sym _Z22__device_stub__reduce1PiS_i .addrsig_sym _Z22__device_stub__reduce2PiS_i .addrsig_sym _Z22__device_stub__reduce3PiS_i .addrsig_sym _Z22__device_stub__reduce4PiS_i .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z7reduce0PiS_i .addrsig_sym _Z7reduce1PiS_i .addrsig_sym _Z7reduce2PiS_i .addrsig_sym _Z7reduce3PiS_i .addrsig_sym _Z7reduce4PiS_i .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z7reduce0PiS_i ; -- Begin function _Z7reduce0PiS_i .globl _Z7reduce0PiS_i .p2align 8 .type _Z7reduce0PiS_i,@function _Z7reduce0PiS_i: ; @_Z7reduce0PiS_i ; %bb.0: s_clause 0x1 s_load_b32 s5, s[0:1], 0x24 s_load_b128 s[0:3], s[0:1], 0x0 s_mov_b32 s4, s15 s_waitcnt lgkmcnt(0) s_and_b32 s5, s5, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s4, s5, v[0:1] v_mov_b32_e32 v2, 0 s_cmp_lt_u32 s5, 2 v_lshlrev_b64 v[1:2], 2, v[1:2] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, s0, v1 v_add_co_ci_u32_e32 v2, vcc_lo, s1, v2, vcc_lo global_load_b32 v2, v[1:2], off v_lshlrev_b32_e32 v1, 2, v0 s_waitcnt vmcnt(0) ds_store_b32 v1, v2 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_cbranch_scc1 .LBB0_5 ; %bb.1: ; %.lr.ph.preheader s_mov_b32 s1, 1 .LBB0_2: ; %.lr.ph ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_lshl_b32 s0, s1, 1 s_add_i32 s6, s0, -1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v2, s6, v0 s_mov_b32 s6, exec_lo v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_4 ; %bb.3: ; in Loop: Header=BB0_2 Depth=1 v_lshl_add_u32 v2, s1, 2, v1 ds_load_b32 v2, v2 ds_load_b32 v3, v1 s_waitcnt lgkmcnt(0) v_add_nc_u32_e32 v2, v3, v2 ds_store_b32 v1, v2 .LBB0_4: ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s6 s_cmp_ge_u32 s0, s5 s_mov_b32 s1, s0 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_cbranch_scc0 .LBB0_2 .LBB0_5: ; %._crit_edge s_mov_b32 s5, 0 s_mov_b32 s0, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB0_7 ; %bb.6: v_mov_b32_e32 v0, 0 s_lshl_b64 s[0:1], s[4:5], 2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s0, s2, s0 s_addc_u32 s1, s3, s1 ds_load_b32 v1, v0 s_waitcnt lgkmcnt(0) global_store_b32 v0, v1, s[0:1] .LBB0_7: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z7reduce0PiS_i .amdhsa_group_segment_fixed_size 512 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 4 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z7reduce0PiS_i, .Lfunc_end0-_Z7reduce0PiS_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 300 ; NumSgprs: 18 ; NumVgprs: 4 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 512 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 4 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z7reduce1PiS_i ; -- Begin function _Z7reduce1PiS_i .globl _Z7reduce1PiS_i .p2align 8 .type _Z7reduce1PiS_i,@function _Z7reduce1PiS_i: ; @_Z7reduce1PiS_i ; %bb.0: s_clause 0x1 s_load_b32 s5, s[0:1], 0x24 s_load_b128 s[0:3], s[0:1], 0x0 s_mov_b32 s4, s15 s_waitcnt lgkmcnt(0) s_and_b32 s5, s5, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s4, s5, v[0:1] v_mov_b32_e32 v2, 0 s_cmp_lt_u32 s5, 2 v_lshlrev_b64 v[1:2], 2, v[1:2] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, s0, v1 v_add_co_ci_u32_e32 v2, vcc_lo, s1, v2, vcc_lo global_load_b32 v1, v[1:2], off v_lshlrev_b32_e32 v2, 2, v0 s_waitcnt vmcnt(0) ds_store_b32 v2, v1 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_cbranch_scc1 .LBB1_5 ; %bb.1: ; %.lr.ph.preheader s_mov_b32 s1, 1 .LBB1_2: ; %.lr.ph ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) s_lshl_b32 s0, s1, 1 s_mov_b32 s6, exec_lo v_mul_lo_u32 v1, s0, v0 v_cmpx_gt_u32_e64 s5, v1 s_cbranch_execz .LBB1_4 ; %bb.3: ; in Loop: Header=BB1_2 Depth=1 v_lshlrev_b32_e32 v1, 2, v1 s_delay_alu instid0(VALU_DEP_1) v_lshl_add_u32 v2, s1, 2, v1 ds_load_b32 v2, v2 ds_load_b32 v3, v1 s_waitcnt lgkmcnt(0) v_add_nc_u32_e32 v2, v3, v2 ds_store_b32 v1, v2 .LBB1_4: ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s6 s_cmp_ge_u32 s0, s5 s_mov_b32 s1, s0 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_cbranch_scc0 .LBB1_2 .LBB1_5: ; %._crit_edge s_mov_b32 s5, 0 s_mov_b32 s0, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB1_7 ; %bb.6: v_mov_b32_e32 v0, 0 s_lshl_b64 s[0:1], s[4:5], 2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s0, s2, s0 s_addc_u32 s1, s3, s1 ds_load_b32 v1, v0 s_waitcnt lgkmcnt(0) global_store_b32 v0, v1, s[0:1] .LBB1_7: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z7reduce1PiS_i .amdhsa_group_segment_fixed_size 512 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 4 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end1: .size _Z7reduce1PiS_i, .Lfunc_end1-_Z7reduce1PiS_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 308 ; NumSgprs: 18 ; NumVgprs: 4 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 512 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 4 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z7reduce2PiS_i ; -- Begin function _Z7reduce2PiS_i .globl _Z7reduce2PiS_i .p2align 8 .type _Z7reduce2PiS_i,@function _Z7reduce2PiS_i: ; @_Z7reduce2PiS_i ; %bb.0: s_clause 0x1 s_load_b32 s5, s[0:1], 0x24 s_load_b128 s[0:3], s[0:1], 0x0 s_mov_b32 s4, s15 s_waitcnt lgkmcnt(0) s_and_b32 s5, s5, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s4, s5, v[0:1] v_mov_b32_e32 v2, 0 s_cmp_lt_u32 s5, 2 v_lshlrev_b64 v[1:2], 2, v[1:2] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, s0, v1 v_add_co_ci_u32_e32 v2, vcc_lo, s1, v2, vcc_lo global_load_b32 v2, v[1:2], off v_lshlrev_b32_e32 v1, 2, v0 s_waitcnt vmcnt(0) ds_store_b32 v1, v2 s_waitcnt lgkmcnt(0) s_barrier .LBB2_1: ; =>This Inner Loop Header: Depth=1 buffer_gl0_inv s_cbranch_scc1 .LBB2_5 ; %bb.2: ; %.lr.ph ; in Loop: Header=BB2_1 Depth=1 s_lshr_b32 s0, s5, 1 s_mov_b32 s1, exec_lo v_cmpx_gt_u32_e64 s0, v0 s_cbranch_execz .LBB2_4 ; %bb.3: ; in Loop: Header=BB2_1 Depth=1 v_lshl_add_u32 v2, s0, 2, v1 ds_load_b32 v2, v2 ds_load_b32 v3, v1 s_waitcnt lgkmcnt(0) v_add_nc_u32_e32 v2, v3, v2 ds_store_b32 v1, v2 .LBB2_4: ; in Loop: Header=BB2_1 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_waitcnt lgkmcnt(0) s_barrier s_cmp_lt_u32 s5, 4 s_mov_b32 s5, s0 s_branch .LBB2_1 .LBB2_5: ; %._crit_edge s_mov_b32 s5, 0 s_mov_b32 s0, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB2_7 ; %bb.6: v_mov_b32_e32 v0, 0 s_lshl_b64 s[0:1], s[4:5], 2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s0, s2, s0 s_addc_u32 s1, s3, s1 ds_load_b32 v1, v0 s_waitcnt lgkmcnt(0) global_store_b32 v0, v1, s[0:1] .LBB2_7: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z7reduce2PiS_i .amdhsa_group_segment_fixed_size 512 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 4 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end2: .size _Z7reduce2PiS_i, .Lfunc_end2-_Z7reduce2PiS_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 276 ; NumSgprs: 18 ; NumVgprs: 4 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 512 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 4 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z7reduce3PiS_i ; -- Begin function _Z7reduce3PiS_i .globl _Z7reduce3PiS_i .p2align 8 .type _Z7reduce3PiS_i,@function _Z7reduce3PiS_i: ; @_Z7reduce3PiS_i ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x24 s_load_b32 s3, s[0:1], 0x10 s_waitcnt lgkmcnt(0) s_and_b32 s5, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_i32 s2, s15, s5 v_lshl_add_u32 v1, s2, 1, v0 s_mov_b32 s2, exec_lo s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_u32_e64 s3, v1 s_cbranch_execz .LBB3_8 ; %bb.1: s_load_b128 s[0:3], s[0:1], 0x0 v_mov_b32_e32 v2, 0 s_mov_b32 s4, s15 s_cmp_lt_u32 s5, 2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], 2, v[1:2] v_add_nc_u32_e32 v1, s5, v1 v_lshlrev_b64 v[1:2], 2, v[1:2] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v3, vcc_lo, s0, v3 v_add_co_ci_u32_e32 v4, vcc_lo, s1, v4, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v1, vcc_lo, s0, v1 v_add_co_ci_u32_e32 v2, vcc_lo, s1, v2, vcc_lo s_clause 0x1 global_load_b32 v3, v[3:4], off global_load_b32 v2, v[1:2], off v_lshlrev_b32_e32 v1, 2, v0 s_waitcnt vmcnt(0) v_add_nc_u32_e32 v2, v2, v3 ds_store_b32 v1, v2 s_waitcnt lgkmcnt(0) s_barrier .LBB3_2: ; =>This Inner Loop Header: Depth=1 buffer_gl0_inv s_cbranch_scc1 .LBB3_6 ; %bb.3: ; %.lr.ph ; in Loop: Header=BB3_2 Depth=1 s_lshr_b32 s0, s5, 1 s_mov_b32 s1, exec_lo v_cmpx_gt_u32_e64 s0, v0 s_cbranch_execz .LBB3_5 ; %bb.4: ; in Loop: Header=BB3_2 Depth=1 v_lshl_add_u32 v2, s0, 2, v1 ds_load_b32 v2, v2 ds_load_b32 v3, v1 s_waitcnt lgkmcnt(0) v_add_nc_u32_e32 v2, v3, v2 ds_store_b32 v1, v2 .LBB3_5: ; in Loop: Header=BB3_2 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_waitcnt lgkmcnt(0) s_barrier s_cmp_lt_u32 s5, 4 s_mov_b32 s5, s0 s_branch .LBB3_2 .LBB3_6: ; %._crit_edge v_cmp_eq_u32_e32 vcc_lo, 0, v0 s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB3_8 ; %bb.7: v_mov_b32_e32 v0, 0 s_mov_b32 s5, 0 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_lshl_b64 s[0:1], s[4:5], 2 s_add_u32 s0, s2, s0 ds_load_b32 v1, v0 s_addc_u32 s1, s3, s1 s_waitcnt lgkmcnt(0) global_store_b32 v0, v1, s[0:1] .LBB3_8: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z7reduce3PiS_i .amdhsa_group_segment_fixed_size 512 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 5 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end3: .size _Z7reduce3PiS_i, .Lfunc_end3-_Z7reduce3PiS_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 360 ; NumSgprs: 18 ; NumVgprs: 5 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 512 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 5 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z7reduce4PiS_i ; -- Begin function _Z7reduce4PiS_i .globl _Z7reduce4PiS_i .p2align 8 .type _Z7reduce4PiS_i,@function _Z7reduce4PiS_i: ; @_Z7reduce4PiS_i ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x24 s_load_b32 s3, s[0:1], 0x10 s_waitcnt lgkmcnt(0) s_and_b32 s5, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_i32 s2, s15, s5 v_lshl_add_u32 v1, s2, 1, v0 s_mov_b32 s2, exec_lo s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_u32_e64 s3, v1 s_cbranch_execz .LBB4_10 ; %bb.1: s_load_b128 s[0:3], s[0:1], 0x0 v_mov_b32_e32 v2, 0 s_mov_b32 s4, s15 s_cmpk_lt_u32 s5, 0x42 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], 2, v[1:2] v_add_nc_u32_e32 v1, s5, v1 v_lshlrev_b64 v[1:2], 2, v[1:2] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v3, vcc_lo, s0, v3 v_add_co_ci_u32_e32 v4, vcc_lo, s1, v4, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v1, vcc_lo, s0, v1 v_add_co_ci_u32_e32 v2, vcc_lo, s1, v2, vcc_lo s_clause 0x1 global_load_b32 v3, v[3:4], off global_load_b32 v2, v[1:2], off v_lshlrev_b32_e32 v1, 2, v0 s_waitcnt vmcnt(0) v_add_nc_u32_e32 v2, v2, v3 ds_store_b32 v1, v2 s_waitcnt lgkmcnt(0) s_barrier .LBB4_2: ; =>This Inner Loop Header: Depth=1 buffer_gl0_inv s_cbranch_scc1 .LBB4_6 ; %bb.3: ; %.lr.ph ; in Loop: Header=BB4_2 Depth=1 s_lshr_b32 s0, s5, 1 s_mov_b32 s1, exec_lo v_cmpx_gt_u32_e64 s0, v0 s_cbranch_execz .LBB4_5 ; %bb.4: ; in Loop: Header=BB4_2 Depth=1 v_lshl_add_u32 v2, s0, 2, v1 ds_load_b32 v2, v2 ds_load_b32 v3, v1 s_waitcnt lgkmcnt(0) v_add_nc_u32_e32 v2, v3, v2 ds_store_b32 v1, v2 .LBB4_5: ; in Loop: Header=BB4_2 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_waitcnt lgkmcnt(0) s_barrier s_cmpk_lt_u32 s5, 0x84 s_mov_b32 s5, s0 s_branch .LBB4_2 .LBB4_6: ; %._crit_edge s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 32, v0 s_cbranch_execz .LBB4_8 ; %bb.7: ds_load_b32 v2, v1 offset:128 ds_load_b32 v3, v1 s_waitcnt lgkmcnt(0) v_add_nc_u32_e32 v2, v3, v2 ds_store_b32 v1, v2 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv ds_load_2addr_b32 v[2:3], v1 offset1:16 s_waitcnt lgkmcnt(0) v_add_nc_u32_e32 v2, v2, v3 ds_store_b32 v1, v2 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv ds_load_2addr_b32 v[2:3], v1 offset1:8 s_waitcnt lgkmcnt(0) v_add_nc_u32_e32 v2, v2, v3 ds_store_b32 v1, v2 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv ds_load_2addr_b32 v[2:3], v1 offset1:4 s_waitcnt lgkmcnt(0) v_add_nc_u32_e32 v2, v2, v3 ds_store_b32 v1, v2 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv ds_load_2addr_b32 v[2:3], v1 offset1:2 s_waitcnt lgkmcnt(0) v_add_nc_u32_e32 v2, v2, v3 ds_store_b32 v1, v2 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv ds_load_2addr_b32 v[2:3], v1 offset1:1 s_waitcnt lgkmcnt(0) v_add_nc_u32_e32 v2, v2, v3 ds_store_b32 v1, v2 .LBB4_8: s_or_b32 exec_lo, exec_lo, s0 v_cmp_eq_u32_e32 vcc_lo, 0, v0 s_mov_b32 s5, 0 s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB4_10 ; %bb.9: v_mov_b32_e32 v0, 0 s_lshl_b64 s[0:1], s[4:5], 2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s0, s2, s0 s_addc_u32 s1, s3, s1 ds_load_b32 v1, v0 s_waitcnt lgkmcnt(0) global_store_b32 v0, v1, s[0:1] .LBB4_10: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z7reduce4PiS_i .amdhsa_group_segment_fixed_size 512 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 5 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end4: .size _Z7reduce4PiS_i, .Lfunc_end4-_Z7reduce4PiS_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 608 ; NumSgprs: 18 ; NumVgprs: 5 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 512 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 5 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: by_value - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 512 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z7reduce0PiS_i .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z7reduce0PiS_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 4 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: by_value - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 512 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z7reduce1PiS_i .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z7reduce1PiS_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 4 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: by_value - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 512 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z7reduce2PiS_i .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z7reduce2PiS_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 4 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: by_value - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 512 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z7reduce3PiS_i .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z7reduce3PiS_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 5 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: by_value - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 512 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z7reduce4PiS_i .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z7reduce4PiS_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 5 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
d4687c9e618b277bd894aa711a596c8f67e649f1
#include <stdio.h> #include <math.h> __global__ void multi(float *a, float *b, float *c, int width) { int col = threadIdx.x + blockIdx.x * blockDim.x; int row = threadIdx.y + blockIdx.y * blockDim.y; float result = 0; if (col < width && row < width) { for (int k = 0; k < width; k++) { result += a[row * width + k] * b[k * width + col]; } c[row * width + col] = result; } } int main(int arg0, char **arg1) { cudaThreadSynchronize(); int width = atoi(arg1[1]); int THREADS_PER_BLOCK = 256; if(arg0 == 3) THREADS_PER_BLOCK = atoi(arg1[2]); int sqrtThreads = sqrt(THREADS_PER_BLOCK); int nBlocks = width/sqrtThreads; if (width % sqrtThreads != 0) { nBlocks++; } dim3 grid(nBlocks, nBlocks, 1); dim3 block(sqrtThreads, sqrtThreads, 1); float *a_h; float *b_h; float *c_h; float *d_h; float *a_d; float *b_d; float *c_d; int size; cudaEvent_t start; cudaEvent_t stop; float elapsed1; size = width * width * sizeof(float); a_h = (float*) malloc(size); b_h = (float*) malloc(size); c_h = (float*) malloc(size); d_h = (float*) malloc(size); for (int i = 0; i < width; i++) { for (int j = 0; j < width; j++) { a_h[i * width + j] = i; b_h[i * width + j] = i; } } cudaMalloc((void**)&a_d, size); cudaMalloc((void**)&b_d, size); cudaMalloc((void**)&c_d, size); cudaMemcpy(a_d, a_h, size, cudaMemcpyHostToDevice); cudaMemcpy(b_d, b_h, size, cudaMemcpyHostToDevice); cudaMemcpy(c_d, c_h, size, cudaMemcpyHostToDevice); cudaEventCreate(&start); cudaEventCreate(&stop); cudaEventRecord(start, 0); multi<<<grid, block>>>(a_d, b_d, c_d, width); cudaEventRecord(stop, 0); cudaEventSynchronize(stop); cudaEventElapsedTime(&elapsed1, start, stop); printf("%f\n", elapsed1/1000); cudaMemcpy(c_h, c_d, size, cudaMemcpyDeviceToHost); free(a_h); free(b_h); free(c_h); free(d_h); cudaFree(a_d); cudaFree(b_d); cudaFree(c_d); cudaEventDestroy(start); cudaEventDestroy(stop); return 0; }
.file "tmpxft_00299328_00000000-6_MatrixGPUGlobal.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z29__device_stub__Z5multiPfS_S_iPfS_S_i .type _Z29__device_stub__Z5multiPfS_S_iPfS_S_i, @function _Z29__device_stub__Z5multiPfS_S_iPfS_S_i: .LFB2052: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rsi, 16(%rsp) leaq 68(%rsp), %rsi movq %rdx, 8(%rsp) leaq 40(%rsp), %rdx movl %ecx, 4(%rsp) leaq 48(%rsp), %rcx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 64(%rsp) movq %rax, 104(%rsp) leaq 16(%rsp), %rax movq %rax, 112(%rsp) leaq 8(%rsp), %rax movq %rax, 120(%rsp) leaq 4(%rsp), %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _Z5multiPfS_S_i(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L2: movq 136(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z29__device_stub__Z5multiPfS_S_iPfS_S_i, .-_Z29__device_stub__Z5multiPfS_S_iPfS_S_i .globl _Z5multiPfS_S_i .type _Z5multiPfS_S_i, @function _Z5multiPfS_S_i: .LFB2053: .cfi_startproc endbr64 jmp _Z29__device_stub__Z5multiPfS_S_iPfS_S_i .cfi_endproc .LFE2053: .size _Z5multiPfS_S_i, .-_Z5multiPfS_S_i .section .rodata.str1.1,"aMS",@progbits,1 .LC1: .string "%f\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movl %edi, %r12d pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %rsi, %rbx subq $80, %rsp .cfi_def_cfa_offset 128 movq %fs:40, %rax movq %rax, 72(%rsp) xorl %eax, %eax call cudaThreadSynchronize@PLT movq 8(%rbx), %rdi call atoi@PLT movl %eax, %ebp movl $256, %eax cmpl $3, %r12d jne .L9 movq 16(%rbx), %rdi call atoi@PLT .L9: cvtsi2sdl %eax, %xmm0 movl %ebp, %ebx call sqrt@PLT movl %ebp, %eax movl $1, 56(%rsp) cvttsd2sil %xmm0, %ecx cltd movl $1, 68(%rsp) idivl %ecx movl %ecx, 60(%rsp) movl %ecx, 64(%rsp) cmpl $1, %edx sbbl $-1, %eax imull %ebp, %ebx movl %eax, 48(%rsp) movl %eax, 52(%rsp) sall $2, %ebx movslq %ebx, %rbx movq %rbx, %rdi call malloc@PLT movq %rbx, %rdi movq %rax, %r14 call malloc@PLT movq %rbx, %rdi movq %rax, %r13 call malloc@PLT movslq %ebp, %rsi xorl %ecx, %ecx movq %rax, %r12 salq $2, %rsi xorl %eax, %eax .L11: cmpl %ebp, %eax jge .L22 cvtsi2ssl %eax, %xmm0 movq %rcx, %rdx xorl %edi, %edi .L12: incl %edi movss %xmm0, (%r14,%rdx) movss %xmm0, 0(%r13,%rdx) addq $4, %rdx cmpl %edi, %ebp jne .L12 incl %eax addq %rsi, %rcx jmp .L11 .L22: leaq 8(%rsp), %rdi movq %rbx, %rsi call cudaMalloc@PLT leaq 16(%rsp), %rdi movq %rbx, %rsi call cudaMalloc@PLT leaq 24(%rsp), %rdi movq %rbx, %rsi call cudaMalloc@PLT movq 8(%rsp), %rdi movq %rbx, %rdx movq %r14, %rsi movl $1, %ecx call cudaMemcpy@PLT movq 16(%rsp), %rdi movq %rbx, %rdx movq %r13, %rsi movl $1, %ecx call cudaMemcpy@PLT movq 24(%rsp), %rdi movq %rbx, %rdx movq %r12, %rsi movl $1, %ecx call cudaMemcpy@PLT leaq 32(%rsp), %rdi call cudaEventCreate@PLT leaq 40(%rsp), %rdi call cudaEventCreate@PLT movq 32(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl 68(%rsp), %ecx movl 56(%rsp), %esi xorl %r9d, %r9d movq 60(%rsp), %rdx movq 48(%rsp), %rdi xorl %r8d, %r8d call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L13 movq 24(%rsp), %rdx movq 16(%rsp), %rsi movl %ebp, %ecx movq 8(%rsp), %rdi call _Z29__device_stub__Z5multiPfS_S_iPfS_S_i .L13: movq 40(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movq 40(%rsp), %rdi call cudaEventSynchronize@PLT movq 40(%rsp), %rdx movq 32(%rsp), %rsi leaq 4(%rsp), %rdi call cudaEventElapsedTime@PLT leaq .LC1(%rip), %rsi movl $2, %edi movb $1, %al movss 4(%rsp), %xmm0 divss .LC0(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT movq 24(%rsp), %rsi movq %rbx, %rdx movq %r12, %rdi movl $2, %ecx call cudaMemcpy@PLT movq %r14, %rdi call free@PLT movq %r13, %rdi call free@PLT movq %r12, %rdi call free@PLT movq 8(%rsp), %rdi call cudaFree@PLT movq 16(%rsp), %rdi call cudaFree@PLT movq 24(%rsp), %rdi call cudaFree@PLT movq 32(%rsp), %rdi call cudaEventDestroy@PLT movq 40(%rsp), %rdi call cudaEventDestroy@PLT movq 72(%rsp), %rax subq %fs:40, %rax je .L14 call __stack_chk_fail@PLT .L14: addq $80, %rsp .cfi_def_cfa_offset 48 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC2: .string "_Z5multiPfS_S_i" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC2(%rip), %rdx movq %rax, %rdi leaq _Z5multiPfS_S_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC0: .long 1148846080 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z5multiPfS_S_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R21, SR_CTAID.Y ; /* 0x0000000000157919 */ /* 0x000e280000002600 */ /*0020*/ S2R R2, SR_TID.Y ; /* 0x0000000000027919 */ /* 0x000e280000002200 */ /*0030*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e680000002500 */ /*0040*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e620000002100 */ /*0050*/ IMAD R21, R21, c[0x0][0x4], R2 ; /* 0x0000010015157a24 */ /* 0x001fca00078e0202 */ /*0060*/ ISETP.GE.AND P0, PT, R21, c[0x0][0x178], PT ; /* 0x00005e0015007a0c */ /* 0x000fe20003f06270 */ /*0070*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x002fca00078e0203 */ /*0080*/ ISETP.GE.OR P0, PT, R0, c[0x0][0x178], P0 ; /* 0x00005e0000007a0c */ /* 0x000fda0000706670 */ /*0090*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*00a0*/ MOV R19, c[0x0][0x178] ; /* 0x00005e0000137a02 */ /* 0x000fe20000000f00 */ /*00b0*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*00c0*/ IMAD R21, R21, c[0x0][0x178], RZ ; /* 0x00005e0015157a24 */ /* 0x000fe200078e02ff */ /*00d0*/ MOV R34, RZ ; /* 0x000000ff00227202 */ /* 0x000fe40000000f00 */ /*00e0*/ ISETP.GE.AND P0, PT, R19, 0x1, PT ; /* 0x000000011300780c */ /* 0x000fda0003f06270 */ /*00f0*/ @!P0 BRA 0xc20 ; /* 0x00000b2000008947 */ /* 0x000fea0003800000 */ /*0100*/ IADD3 R2, R19.reuse, -0x1, RZ ; /* 0xffffffff13027810 */ /* 0x040fe40007ffe0ff */ /*0110*/ LOP3.LUT R20, R19, 0x3, RZ, 0xc0, !PT ; /* 0x0000000313147812 */ /* 0x000fe400078ec0ff */ /*0120*/ ISETP.GE.U32.AND P0, PT, R2, 0x3, PT ; /* 0x000000030200780c */ /* 0x000fe40003f06070 */ /*0130*/ MOV R34, RZ ; /* 0x000000ff00227202 */ /* 0x000fe40000000f00 */ /*0140*/ MOV R18, RZ ; /* 0x000000ff00127202 */ /* 0x000fd20000000f00 */ /*0150*/ @!P0 BRA 0xb00 ; /* 0x000009a000008947 */ /* 0x000fea0003800000 */ /*0160*/ IADD3 R22, -R20, c[0x0][0x178], RZ ; /* 0x00005e0014167a10 */ /* 0x000fe20007ffe1ff */ /*0170*/ ULDC.64 UR6, c[0x0][0x160] ; /* 0x0000580000067ab9 */ /* 0x000fe20000000a00 */ /*0180*/ MOV R7, 0x4 ; /* 0x0000000400077802 */ /* 0x000fe40000000f00 */ /*0190*/ ISETP.GT.AND P0, PT, R22, RZ, PT ; /* 0x000000ff1600720c */ /* 0x000fe40003f04270 */ /*01a0*/ MOV R34, RZ ; /* 0x000000ff00227202 */ /* 0x000fe20000000f00 */ /*01b0*/ IMAD.WIDE R6, R0, R7, c[0x0][0x168] ; /* 0x00005a0000067625 */ /* 0x000fe200078e0207 */ /*01c0*/ MOV R18, RZ ; /* 0x000000ff00127202 */ /* 0x000fd20000000f00 */ /*01d0*/ @!P0 BRA 0x970 ; /* 0x0000079000008947 */ /* 0x000fea0003800000 */ /*01e0*/ ISETP.GT.AND P1, PT, R22, 0xc, PT ; /* 0x0000000c1600780c */ /* 0x000fe40003f24270 */ /*01f0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fd60003f0f070 */ /*0200*/ @!P1 BRA 0x6b0 ; /* 0x000004a000009947 */ /* 0x000fea0003800000 */ /*0210*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0220*/ MOV R2, UR6 ; /* 0x0000000600027c02 */ /* 0x000fe20008000f00 */ /*0230*/ IMAD.WIDE R4, R19, 0x4, R6 ; /* 0x0000000413047825 */ /* 0x000fe200078e0206 */ /*0240*/ MOV R3, UR7 ; /* 0x0000000700037c02 */ /* 0x000fe20008000f00 */ /*0250*/ LDG.E R35, [R6.64] ; /* 0x0000000406237981 */ /* 0x0000a8000c1e1900 */ /*0260*/ IMAD.WIDE R2, R21, 0x4, R2 ; /* 0x0000000415027825 */ /* 0x000fe200078e0202 */ /*0270*/ LDG.E R27, [R4.64] ; /* 0x00000004041b7981 */ /* 0x0002e8000c1e1900 */ /*0280*/ LDG.E R36, [R2.64] ; /* 0x0000000402247981 */ /* 0x000ea2000c1e1900 */ /*0290*/ IMAD.WIDE R10, R19, 0x4, R4 ; /* 0x00000004130a7825 */ /* 0x000fc600078e0204 */ /*02a0*/ LDG.E R28, [R2.64+0x4] ; /* 0x00000404021c7981 */ /* 0x000ee6000c1e1900 */ /*02b0*/ IMAD.WIDE R12, R19.reuse, 0x4, R10 ; /* 0x00000004130c7825 */ /* 0x040fe200078e020a */ /*02c0*/ LDG.E R26, [R10.64] ; /* 0x000000040a1a7981 */ /* 0x000968000c1e1900 */ /*02d0*/ LDG.E R25, [R2.64+0x8] ; /* 0x0000080402197981 */ /* 0x000f68000c1e1900 */ /*02e0*/ LDG.E R24, [R12.64] ; /* 0x000000040c187981 */ /* 0x000168000c1e1900 */ /*02f0*/ LDG.E R23, [R2.64+0xc] ; /* 0x00000c0402177981 */ /* 0x000f62000c1e1900 */ /*0300*/ IMAD.WIDE R16, R19, 0x4, R12 ; /* 0x0000000413107825 */ /* 0x000fc600078e020c */ /*0310*/ LDG.E R30, [R2.64+0x10] ; /* 0x00001004021e7981 */ /* 0x000f66000c1e1900 */ /*0320*/ IMAD.WIDE R14, R19.reuse, 0x4, R16 ; /* 0x00000004130e7825 */ /* 0x040fe200078e0210 */ /*0330*/ LDG.E R29, [R16.64] ; /* 0x00000004101d7981 */ /* 0x000168000c1e1900 */ /*0340*/ LDG.E R31, [R2.64+0x14] ; /* 0x00001404021f7981 */ /* 0x000f62000c1e1900 */ /*0350*/ IMAD.WIDE R8, R19, 0x4, R14 ; /* 0x0000000413087825 */ /* 0x000fc600078e020e */ /*0360*/ LDG.E R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000966000c1e1900 */ /*0370*/ IMAD.WIDE R4, R19.reuse, 0x4, R8 ; /* 0x0000000413047825 */ /* 0x042fe200078e0208 */ /*0380*/ LDG.E R32, [R8.64] ; /* 0x0000000408207981 */ /* 0x000368000c1e1900 */ /*0390*/ LDG.E R33, [R2.64+0x18] ; /* 0x0000180402217981 */ /* 0x000f62000c1e1900 */ /*03a0*/ IMAD.WIDE R6, R19, 0x4, R4 ; /* 0x0000000413067825 */ /* 0x001fc600078e0204 */ /*03b0*/ LDG.E R15, [R4.64] ; /* 0x00000004040f7981 */ /* 0x010126000c1e1900 */ /*03c0*/ IMAD.WIDE R10, R19.reuse, 0x4, R6 ; /* 0x00000004130a7825 */ /* 0x040fe200078e0206 */ /*03d0*/ LDG.E R37, [R2.64+0x1c] ; /* 0x00001c0402257981 */ /* 0x000f28000c1e1900 */ /*03e0*/ LDG.E R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000122000c1e1900 */ /*03f0*/ IMAD.WIDE R12, R19, 0x4, R10 ; /* 0x00000004130c7825 */ /* 0x000fcc00078e020a */ /*0400*/ IMAD.WIDE R16, R19.reuse, 0x4, R12 ; /* 0x0000000413107825 */ /* 0x040fe400078e020c */ /*0410*/ LDG.E R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000528000c1e1900 */ /*0420*/ IMAD.WIDE R8, R19.reuse, 0x4, R16 ; /* 0x0000000413087825 */ /* 0x042fe200078e0210 */ /*0430*/ LDG.E R7, [R2.64+0x2c] ; /* 0x00002c0402077981 */ /* 0x001f28000c1e1900 */ /*0440*/ LDG.E R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000122000c1e1900 */ /*0450*/ IMAD.WIDE R4, R19, 0x4, R8 ; /* 0x0000000413047825 */ /* 0x000fc600078e0208 */ /*0460*/ LDG.E R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f28000c1e1900 */ /*0470*/ LDG.E R17, [R2.64+0x38] ; /* 0x0000380402117981 */ /* 0x001f22000c1e1900 */ /*0480*/ FFMA R36, R35, R36, R34 ; /* 0x0000002423247223 */ /* 0x004fc60000000022 */ /*0490*/ LDG.E R35, [R2.64+0x20] ; /* 0x0000200402237981 */ /* 0x000ea2000c1e1900 */ /*04a0*/ FFMA R36, R27, R28, R36 ; /* 0x0000001c1b247223 */ /* 0x008fc60000000024 */ /*04b0*/ LDG.E R34, [R10.64] ; /* 0x000000040a227981 */ /* 0x0000e8000c1e1900 */ /*04c0*/ LDG.E R27, [R2.64+0x24] ; /* 0x00002404021b7981 */ /* 0x000ee8000c1e1900 */ /*04d0*/ LDG.E R28, [R2.64+0x28] ; /* 0x00002804021c7981 */ /* 0x000ee2000c1e1900 */ /*04e0*/ FFMA R25, R26, R25, R36 ; /* 0x000000191a197223 */ /* 0x020fc60000000024 */ /*04f0*/ LDG.E R36, [R2.64+0x34] ; /* 0x0000340402247981 */ /* 0x000f62000c1e1900 */ /*0500*/ FFMA R26, R24, R23, R25 ; /* 0x00000017181a7223 */ /* 0x000fe20000000019 */ /*0510*/ IMAD.WIDE R24, R19.reuse, 0x4, R4 ; /* 0x0000000413187825 */ /* 0x040fe400078e0204 */ /*0520*/ LDG.E R23, [R2.64+0x30] ; /* 0x0000300402177981 */ /* 0x000f68000c1e1900 */ /*0530*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000362000c1e1900 */ /*0540*/ IMAD.WIDE R10, R19, 0x4, R24 ; /* 0x00000004130a7825 */ /* 0x001fc600078e0218 */ /*0550*/ LDG.E R13, [R24.64] ; /* 0x00000004180d7981 */ /* 0x000168000c1e1900 */ /*0560*/ LDG.E R5, [R10.64] ; /* 0x000000040a057981 */ /* 0x002f68000c1e1900 */ /*0570*/ LDG.E R24, [R2.64+0x3c] ; /* 0x00003c0402187981 */ /* 0x001f62000c1e1900 */ /*0580*/ FFMA R29, R29, R30, R26 ; /* 0x0000001e1d1d7223 */ /* 0x000fc8000000001a */ /*0590*/ FFMA R29, R14, R31, R29 ; /* 0x0000001f0e1d7223 */ /* 0x000fc8000000001d */ /*05a0*/ FFMA R32, R32, R33, R29 ; /* 0x0000002120207223 */ /* 0x000fc8000000001d */ /*05b0*/ FFMA R15, R15, R37, R32 ; /* 0x000000250f0f7223 */ /* 0x010fe20000000020 */ /*05c0*/ IADD3 R22, R22, -0x10, RZ ; /* 0xfffffff016167810 */ /* 0x000fc80007ffe0ff */ /*05d0*/ ISETP.GT.AND P1, PT, R22, 0xc, PT ; /* 0x0000000c1600780c */ /* 0x000fe20003f24270 */ /*05e0*/ UIADD3 UR6, UP0, UR6, 0x40, URZ ; /* 0x0000004006067890 */ /* 0x000fe2000ff1e03f */ /*05f0*/ IADD3 R18, R18, 0x10, RZ ; /* 0x0000001012127810 */ /* 0x000fc60007ffe0ff */ /*0600*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*0610*/ FFMA R15, R6, R35, R15 ; /* 0x00000023060f7223 */ /* 0x004fc8000000000f */ /*0620*/ FFMA R15, R34, R27, R15 ; /* 0x0000001b220f7223 */ /* 0x008fc8000000000f */ /*0630*/ FFMA R15, R12, R28, R15 ; /* 0x0000001c0c0f7223 */ /* 0x000fc8000000000f */ /*0640*/ FFMA R7, R16, R7, R15 ; /* 0x0000000710077223 */ /* 0x000fc8000000000f */ /*0650*/ FFMA R7, R8, R23, R7 ; /* 0x0000001708077223 */ /* 0x020fc80000000007 */ /*0660*/ FFMA R4, R4, R36, R7 ; /* 0x0000002404047223 */ /* 0x000fc80000000007 */ /*0670*/ FFMA R4, R13, R17, R4 ; /* 0x000000110d047223 */ /* 0x000fe20000000004 */ /*0680*/ IMAD.WIDE R6, R19, 0x4, R10 ; /* 0x0000000413067825 */ /* 0x000fc600078e020a */ /*0690*/ FFMA R34, R5, R24, R4 ; /* 0x0000001805227223 */ /* 0x000fe20000000004 */ /*06a0*/ @P1 BRA 0x220 ; /* 0xfffffb7000001947 */ /* 0x000fea000383ffff */ /*06b0*/ ISETP.GT.AND P1, PT, R22, 0x4, PT ; /* 0x000000041600780c */ /* 0x000fda0003f24270 */ /*06c0*/ @!P1 BRA 0x950 ; /* 0x0000028000009947 */ /* 0x000fea0003800000 */ /*06d0*/ IMAD.WIDE R16, R19, 0x4, R6 ; /* 0x0000000413107825 */ /* 0x000fe200078e0206 */ /*06e0*/ MOV R2, UR6 ; /* 0x0000000600027c02 */ /* 0x000fe20008000f00 */ /*06f0*/ LDG.E R13, [R6.64] ; /* 0x00000004060d7981 */ /* 0x0000a2000c1e1900 */ /*0700*/ MOV R3, UR7 ; /* 0x0000000700037c02 */ /* 0x000fc60008000f00 */ /*0710*/ IMAD.WIDE R24, R19, 0x4, R16 ; /* 0x0000000413187825 */ /* 0x000fe200078e0210 */ /*0720*/ LDG.E R14, [R16.64] ; /* 0x00000004100e7981 */ /* 0x0002e6000c1e1900 */ /*0730*/ IMAD.WIDE R2, R21, 0x4, R2 ; /* 0x0000000415027825 */ /* 0x000fc800078e0202 */ /*0740*/ IMAD.WIDE R26, R19.reuse, 0x4, R24 ; /* 0x00000004131a7825 */ /* 0x040fe200078e0218 */ /*0750*/ LDG.E R12, [R2.64] ; /* 0x00000004020c7981 */ /* 0x000ea8000c1e1900 */ /*0760*/ LDG.E R15, [R2.64+0x4] ; /* 0x00000404020f7981 */ /* 0x000ee2000c1e1900 */ /*0770*/ IMAD.WIDE R4, R19, 0x4, R26 ; /* 0x0000000413047825 */ /* 0x000fc600078e021a */ /*0780*/ LDG.E R24, [R24.64] ; /* 0x0000000418187981 */ /* 0x000968000c1e1900 */ /*0790*/ LDG.E R23, [R2.64+0x8] ; /* 0x0000080402177981 */ /* 0x000f62000c1e1900 */ /*07a0*/ IMAD.WIDE R8, R19, 0x4, R4 ; /* 0x0000000413087825 */ /* 0x000fc600078e0204 */ /*07b0*/ LDG.E R26, [R26.64] ; /* 0x000000041a1a7981 */ /* 0x000168000c1e1900 */ /*07c0*/ LDG.E R28, [R2.64+0xc] ; /* 0x00000c04021c7981 */ /* 0x000f62000c1e1900 */ /*07d0*/ IMAD.WIDE R10, R19, 0x4, R8 ; /* 0x00000004130a7825 */ /* 0x000fc600078e0208 */ /*07e0*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000f68000c1e1900 */ /*07f0*/ LDG.E R29, [R2.64+0x10] ; /* 0x00001004021d7981 */ /* 0x000f62000c1e1900 */ /*0800*/ IMAD.WIDE R6, R19, 0x4, R10 ; /* 0x0000000413067825 */ /* 0x001fc600078e020a */ /*0810*/ LDG.E R9, [R8.64] ; /* 0x0000000408097981 */ /* 0x000f68000c1e1900 */ /*0820*/ LDG.E R16, [R2.64+0x14] ; /* 0x0000140402107981 */ /* 0x002f68000c1e1900 */ /*0830*/ LDG.E R17, [R10.64] ; /* 0x000000040a117981 */ /* 0x000f68000c1e1900 */ /*0840*/ LDG.E R25, [R2.64+0x18] ; /* 0x0000180402197981 */ /* 0x010f28000c1e1900 */ /*0850*/ LDG.E R30, [R2.64+0x1c] ; /* 0x00001c04021e7981 */ /* 0x000f28000c1e1900 */ /*0860*/ LDG.E R27, [R6.64] ; /* 0x00000004061b7981 */ /* 0x000122000c1e1900 */ /*0870*/ UIADD3 UR6, UP0, UR6, 0x20, URZ ; /* 0x0000002006067890 */ /* 0x000fe2000ff1e03f */ /*0880*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40003f0e170 */ /*0890*/ IADD3 R18, R18, 0x8, RZ ; /* 0x0000000812127810 */ /* 0x000fe40007ffe0ff */ /*08a0*/ IADD3 R22, R22, -0x8, RZ ; /* 0xfffffff816167810 */ /* 0x000fe20007ffe0ff */ /*08b0*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*08c0*/ IMAD.WIDE R6, R19, 0x4, R6 ; /* 0x0000000413067825 */ /* 0x001fe200078e0206 */ /*08d0*/ FFMA R13, R13, R12, R34 ; /* 0x0000000c0d0d7223 */ /* 0x004fc80000000022 */ /*08e0*/ FFMA R13, R14, R15, R13 ; /* 0x0000000f0e0d7223 */ /* 0x008fc8000000000d */ /*08f0*/ FFMA R13, R24, R23, R13 ; /* 0x00000017180d7223 */ /* 0x020fc8000000000d */ /*0900*/ FFMA R13, R26, R28, R13 ; /* 0x0000001c1a0d7223 */ /* 0x000fc8000000000d */ /*0910*/ FFMA R4, R4, R29, R13 ; /* 0x0000001d04047223 */ /* 0x000fc8000000000d */ /*0920*/ FFMA R4, R9, R16, R4 ; /* 0x0000001009047223 */ /* 0x000fc80000000004 */ /*0930*/ FFMA R4, R17, R25, R4 ; /* 0x0000001911047223 */ /* 0x010fc80000000004 */ /*0940*/ FFMA R34, R27, R30, R4 ; /* 0x0000001e1b227223 */ /* 0x000fe20000000004 */ /*0950*/ ISETP.NE.OR P0, PT, R22, RZ, P0 ; /* 0x000000ff1600720c */ /* 0x000fda0000705670 */ /*0960*/ @!P0 BRA 0xb00 ; /* 0x0000019000008947 */ /* 0x000fea0003800000 */ /*0970*/ MOV R2, UR6 ; /* 0x0000000600027c02 */ /* 0x000fe20008000f00 */ /*0980*/ IMAD.WIDE R8, R19, 0x4, R6 ; /* 0x0000000413087825 */ /* 0x000fe200078e0206 */ /*0990*/ MOV R3, UR7 ; /* 0x0000000700037c02 */ /* 0x000fe20008000f00 */ /*09a0*/ LDG.E R7, [R6.64] ; /* 0x0000000406077981 */ /* 0x000ea8000c1e1900 */ /*09b0*/ IMAD.WIDE R4, R21, 0x4, R2 ; /* 0x0000000415047825 */ /* 0x000fc800078e0202 */ /*09c0*/ IMAD.WIDE R10, R19.reuse, 0x4, R8 ; /* 0x00000004130a7825 */ /* 0x040fe200078e0208 */ /*09d0*/ LDG.E R12, [R4.64] ; /* 0x00000004040c7981 */ /* 0x000ea8000c1e1900 */ /*09e0*/ LDG.E R9, [R8.64] ; /* 0x0000000408097981 */ /* 0x000ee2000c1e1900 */ /*09f0*/ IMAD.WIDE R2, R19, 0x4, R10 ; /* 0x0000000413027825 */ /* 0x000fc600078e020a */ /*0a00*/ LDG.E R13, [R4.64+0x4] ; /* 0x00000404040d7981 */ /* 0x000ee8000c1e1900 */ /*0a10*/ LDG.E R15, [R10.64] ; /* 0x000000040a0f7981 */ /* 0x000f28000c1e1900 */ /*0a20*/ LDG.E R14, [R4.64+0x8] ; /* 0x00000804040e7981 */ /* 0x000f28000c1e1900 */ /*0a30*/ LDG.E R16, [R4.64+0xc] ; /* 0x00000c0404107981 */ /* 0x000f68000c1e1900 */ /*0a40*/ LDG.E R17, [R2.64] ; /* 0x0000000402117981 */ /* 0x000f62000c1e1900 */ /*0a50*/ IADD3 R22, R22, -0x4, RZ ; /* 0xfffffffc16167810 */ /* 0x000fc80007ffe0ff */ /*0a60*/ ISETP.NE.AND P0, PT, R22, RZ, PT ; /* 0x000000ff1600720c */ /* 0x000fe20003f05270 */ /*0a70*/ UIADD3 UR6, UP0, UR6, 0x10, URZ ; /* 0x0000001006067890 */ /* 0x000fe2000ff1e03f */ /*0a80*/ IADD3 R18, R18, 0x4, RZ ; /* 0x0000000412127810 */ /* 0x000fc60007ffe0ff */ /*0a90*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*0aa0*/ FFMA R12, R7, R12, R34 ; /* 0x0000000c070c7223 */ /* 0x004fc80000000022 */ /*0ab0*/ FFMA R12, R9, R13, R12 ; /* 0x0000000d090c7223 */ /* 0x008fe2000000000c */ /*0ac0*/ IMAD.WIDE R6, R19, 0x4, R2 ; /* 0x0000000413067825 */ /* 0x000fc600078e0202 */ /*0ad0*/ FFMA R12, R15, R14, R12 ; /* 0x0000000e0f0c7223 */ /* 0x010fc8000000000c */ /*0ae0*/ FFMA R34, R17, R16, R12 ; /* 0x0000001011227223 */ /* 0x020fe2000000000c */ /*0af0*/ @P0 BRA 0x970 ; /* 0xfffffe7000000947 */ /* 0x000fea000383ffff */ /*0b00*/ ISETP.NE.AND P0, PT, R20, RZ, PT ; /* 0x000000ff1400720c */ /* 0x000fda0003f05270 */ /*0b10*/ @!P0 BRA 0xc20 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0b20*/ IADD3 R2, R21, R18, RZ ; /* 0x0000001215027210 */ /* 0x000fe20007ffe0ff */ /*0b30*/ IMAD R4, R18, c[0x0][0x178], R0 ; /* 0x00005e0012047a24 */ /* 0x000fe200078e0200 */ /*0b40*/ MOV R5, 0x4 ; /* 0x0000000400057802 */ /* 0x000fca0000000f00 */ /*0b50*/ IMAD.WIDE R2, R2, R5, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fc800078e0205 */ /*0b60*/ IMAD.WIDE R4, R4, R5, c[0x0][0x168] ; /* 0x00005a0004047625 */ /* 0x000fe200078e0205 */ /*0b70*/ MOV R6, R2 ; /* 0x0000000200067202 */ /* 0x000fc80000000f00 */ /*0b80*/ MOV R2, R6 ; /* 0x0000000600027202 */ /* 0x000fe20000000f00 */ /*0b90*/ LDG.E R7, [R4.64] ; /* 0x0000000404077981 */ /* 0x0000aa000c1e1900 */ /*0ba0*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x0002a2000c1e1900 */ /*0bb0*/ IADD3 R20, R20, -0x1, RZ ; /* 0xffffffff14147810 */ /* 0x000fe40007ffe0ff */ /*0bc0*/ IADD3 R6, P1, R6, 0x4, RZ ; /* 0x0000000406067810 */ /* 0x000fc40007f3e0ff */ /*0bd0*/ ISETP.NE.AND P0, PT, R20, RZ, PT ; /* 0x000000ff1400720c */ /* 0x000fe20003f05270 */ /*0be0*/ IMAD.WIDE R4, R19, 0x4, R4 ; /* 0x0000000413047825 */ /* 0x001fe200078e0204 */ /*0bf0*/ IADD3.X R3, RZ, R3, RZ, P1, !PT ; /* 0x00000003ff037210 */ /* 0x002fe20000ffe4ff */ /*0c00*/ FFMA R34, R7, R2, R34 ; /* 0x0000000207227223 */ /* 0x004fd40000000022 */ /*0c10*/ @P0 BRA 0xb80 ; /* 0xffffff6000000947 */ /* 0x000fea000383ffff */ /*0c20*/ IADD3 R2, R0, R21, RZ ; /* 0x0000001500027210 */ /* 0x000fe40007ffe0ff */ /*0c30*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fca0000000f00 */ /*0c40*/ IMAD.WIDE R2, R2, R3, c[0x0][0x170] ; /* 0x00005c0002027625 */ /* 0x000fca00078e0203 */ /*0c50*/ STG.E [R2.64], R34 ; /* 0x0000002202007986 */ /* 0x000fe2000c101904 */ /*0c60*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0c70*/ BRA 0xc70; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0c80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ca0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ce0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cf0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> #include <math.h> __global__ void multi(float *a, float *b, float *c, int width) { int col = threadIdx.x + blockIdx.x * blockDim.x; int row = threadIdx.y + blockIdx.y * blockDim.y; float result = 0; if (col < width && row < width) { for (int k = 0; k < width; k++) { result += a[row * width + k] * b[k * width + col]; } c[row * width + col] = result; } } int main(int arg0, char **arg1) { hipDeviceSynchronize(); int width = atoi(arg1[1]); int THREADS_PER_BLOCK = 256; if(arg0 == 3) THREADS_PER_BLOCK = atoi(arg1[2]); int sqrtThreads = sqrt(THREADS_PER_BLOCK); int nBlocks = width/sqrtThreads; if (width % sqrtThreads != 0) { nBlocks++; } dim3 grid(nBlocks, nBlocks, 1); dim3 block(sqrtThreads, sqrtThreads, 1); float *a_h; float *b_h; float *c_h; float *d_h; float *a_d; float *b_d; float *c_d; int size; hipEvent_t start; hipEvent_t stop; float elapsed1; size = width * width * sizeof(float); a_h = (float*) malloc(size); b_h = (float*) malloc(size); c_h = (float*) malloc(size); d_h = (float*) malloc(size); for (int i = 0; i < width; i++) { for (int j = 0; j < width; j++) { a_h[i * width + j] = i; b_h[i * width + j] = i; } } hipMalloc((void**)&a_d, size); hipMalloc((void**)&b_d, size); hipMalloc((void**)&c_d, size); hipMemcpy(a_d, a_h, size, hipMemcpyHostToDevice); hipMemcpy(b_d, b_h, size, hipMemcpyHostToDevice); hipMemcpy(c_d, c_h, size, hipMemcpyHostToDevice); hipEventCreate(&start); hipEventCreate(&stop); hipEventRecord(start, 0); multi<<<grid, block>>>(a_d, b_d, c_d, width); hipEventRecord(stop, 0); hipEventSynchronize(stop); hipEventElapsedTime(&elapsed1, start, stop); printf("%f\n", elapsed1/1000); hipMemcpy(c_h, c_d, size, hipMemcpyDeviceToHost); free(a_h); free(b_h); free(c_h); free(d_h); hipFree(a_d); hipFree(b_d); hipFree(c_d); hipEventDestroy(start); hipEventDestroy(stop); return 0; }
.text .file "MatrixGPUGlobal.hip" .globl _Z20__device_stub__multiPfS_S_i # -- Begin function _Z20__device_stub__multiPfS_S_i .type _Z20__device_stub__multiPfS_S_i,@function _Z20__device_stub__multiPfS_S_i: # @_Z20__device_stub__multiPfS_S_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z5multiPfS_S_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z20__device_stub__multiPfS_S_i, .Lfunc_end0-_Z20__device_stub__multiPfS_S_i .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function main .LCPI1_0: .quad 0x4070000000000000 # double 256 .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 .LCPI1_1: .long 0x447a0000 # float 1000 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $72, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %r14 movl %edi, %ebp callq hipDeviceSynchronize movq 8(%r14), %rdi callq atoi movl %eax, %ebx cmpl $3, %ebp jne .LBB1_1 # %bb.2: movq 16(%r14), %rdi callq atoi cvtsi2sd %eax, %xmm0 jmp .LBB1_3 .LBB1_1: movsd .LCPI1_0(%rip), %xmm0 # xmm0 = mem[0],zero .LBB1_3: movabsq $4294967297, %r14 # imm = 0x100000001 xorpd %xmm1, %xmm1 ucomisd %xmm1, %xmm0 jb .LBB1_5 # %bb.4: sqrtsd %xmm0, %xmm0 jmp .LBB1_6 .LBB1_5: # %call.sqrt callq sqrt .LBB1_6: # %.split cvttsd2si %xmm0, %ecx movl %ebx, %eax cltd idivl %ecx movl %eax, %r13d cmpl $1, %edx sbbl $-1, %r13d imulq %r14, %r13 imulq %r14, %rcx movq %rcx, 56(%rsp) # 8-byte Spill movl %ebx, %eax imull %ebx, %eax shll $2, %eax movslq %eax, %r14 movq %r14, %rdi callq malloc movq %rax, %r15 movq %r14, %rdi callq malloc movq %rax, %r12 movq %r14, %rdi callq malloc movq %rax, 32(%rsp) # 8-byte Spill testl %ebx, %ebx jle .LBB1_11 # %bb.7: # %.preheader.lr.ph movl %ebx, %eax xorl %ecx, %ecx xorl %edx, %edx .LBB1_8: # %.lr.ph # =>This Loop Header: Depth=1 # Child Loop BB1_9 Depth 2 movl %ecx, %edi leaq (%r12,%rdi,4), %rsi leaq (%r15,%rdi,4), %rdi xorps %xmm0, %xmm0 cvtsi2ss %edx, %xmm0 xorl %r8d, %r8d .LBB1_9: # Parent Loop BB1_8 Depth=1 # => This Inner Loop Header: Depth=2 movss %xmm0, (%rdi,%r8,4) movss %xmm0, (%rsi,%r8,4) incq %r8 cmpq %r8, %rax jne .LBB1_9 # %bb.10: # %._crit_edge # in Loop: Header=BB1_8 Depth=1 incq %rdx addl %ebx, %ecx cmpq %rax, %rdx jne .LBB1_8 .LBB1_11: # %._crit_edge66 leaq 48(%rsp), %rbp movq %rbp, %rdi movq %r14, %rsi callq hipMalloc leaq 24(%rsp), %rdi movq %r14, %rsi callq hipMalloc leaq 16(%rsp), %rdi movq %r14, %rsi callq hipMalloc movq (%rbp), %rdi movq %r15, %rsi movq %r14, %rdx movl $1, %ecx callq hipMemcpy leaq 24(%rsp), %rax movq (%rax), %rdi movq %r12, %rsi movq %r14, %rdx movl $1, %ecx callq hipMemcpy leaq 16(%rsp), %rax movq (%rax), %rdi movq 32(%rsp), %rsi # 8-byte Reload movq %r14, %rdx movl $1, %ecx callq hipMemcpy leaq 40(%rsp), %rbp movq %rbp, %rdi callq hipEventCreate leaq 8(%rsp), %rdi callq hipEventCreate movq (%rbp), %rdi xorl %esi, %esi callq hipEventRecord movq %r13, %rdi movl $1, %esi movq 56(%rsp), %rdx # 8-byte Reload movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_13 # %bb.12: movq 48(%rsp), %rdi movq 24(%rsp), %rsi movq 16(%rsp), %rdx movl %ebx, %ecx callq _Z20__device_stub__multiPfS_S_i .LBB1_13: movq 8(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movq 8(%rsp), %rdi callq hipEventSynchronize movq 40(%rsp), %rsi movq 8(%rsp), %rdx leaq 68(%rsp), %rbx movq %rbx, %rdi callq hipEventElapsedTime movss (%rbx), %xmm0 # xmm0 = mem[0],zero,zero,zero divss .LCPI1_1(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 movl $.L.str, %edi movb $1, %al callq printf movq 16(%rsp), %rsi movq 32(%rsp), %rbx # 8-byte Reload movq %rbx, %rdi movq %r14, %rdx movl $2, %ecx callq hipMemcpy movq %r15, %rdi callq free movq %r12, %rdi callq free movq %rbx, %rdi callq free movq 48(%rsp), %rdi callq hipFree movq 24(%rsp), %rdi callq hipFree movq 16(%rsp), %rdi callq hipFree movq 40(%rsp), %rdi callq hipEventDestroy movq 8(%rsp), %rdi callq hipEventDestroy xorl %eax, %eax addq $72, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z5multiPfS_S_i, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z5multiPfS_S_i,@object # @_Z5multiPfS_S_i .section .rodata,"a",@progbits .globl _Z5multiPfS_S_i .p2align 3, 0x0 _Z5multiPfS_S_i: .quad _Z20__device_stub__multiPfS_S_i .size _Z5multiPfS_S_i, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "%f\n" .size .L.str, 4 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z5multiPfS_S_i" .size .L__unnamed_1, 16 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z20__device_stub__multiPfS_S_i .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z5multiPfS_S_i .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z5multiPfS_S_i ; -- Begin function _Z5multiPfS_S_i .globl _Z5multiPfS_S_i .p2align 8 .type _Z5multiPfS_S_i,@function _Z5multiPfS_S_i: ; @_Z5multiPfS_S_i ; %bb.0: s_clause 0x1 s_load_b32 s3, s[0:1], 0x2c s_load_b32 s2, s[0:1], 0x18 v_and_b32_e32 v2, 0x3ff, v0 v_bfe_u32 v3, v0, 10, 10 s_waitcnt lgkmcnt(0) s_lshr_b32 s4, s3, 16 s_and_b32 s3, s3, 0xffff s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mad_u64_u32 v[0:1], null, s14, s3, v[2:3] v_mad_u64_u32 v[1:2], null, s15, s4, v[3:4] s_mov_b32 s3, exec_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_max_i32_e32 v2, v0, v1 v_cmpx_gt_i32_e64 s2, v2 s_cbranch_execz .LBB0_6 ; %bb.1: ; %.preheader s_clause 0x1 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[0:1], s[0:1], 0x10 v_mul_lo_u32 v1, v1, s2 s_cmp_lt_i32 s2, 1 s_cbranch_scc1 .LBB0_4 ; %bb.2: ; %.lr.ph.preheader s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_3) v_ashrrev_i32_e32 v2, 31, v1 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v4, v0 s_mov_b32 s3, s2 v_lshlrev_b64 v[2:3], 2, v[1:2] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, s4, v2 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo .LBB0_3: ; %.lr.ph ; =>This Inner Loop Header: Depth=1 v_ashrrev_i32_e32 v5, 31, v4 s_add_i32 s3, s3, -1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_cmp_eq_u32 s3, 0 v_lshlrev_b64 v[7:8], 2, v[4:5] v_add_nc_u32_e32 v4, s2, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v7, vcc_lo, s6, v7 v_add_co_ci_u32_e32 v8, vcc_lo, s7, v8, vcc_lo global_load_b32 v5, v[2:3], off global_load_b32 v7, v[7:8], off v_add_co_u32 v2, vcc_lo, v2, 4 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v3, vcc_lo s_waitcnt vmcnt(0) v_fmac_f32_e32 v6, v5, v7 s_cbranch_scc0 .LBB0_3 s_branch .LBB0_5 .LBB0_4: v_mov_b32_e32 v6, 0 .LBB0_5: ; %Flow46 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v0, v1, v0 v_ashrrev_i32_e32 v1, 31, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[0:1] s_waitcnt lgkmcnt(0) v_add_co_u32 v0, vcc_lo, s0, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo global_store_b32 v[0:1], v6, off .LBB0_6: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z5multiPfS_S_i .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 288 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 9 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z5multiPfS_S_i, .Lfunc_end0-_Z5multiPfS_S_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 336 ; NumSgprs: 18 ; NumVgprs: 9 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 9 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: hidden_block_count_x - .offset: 36 .size: 4 .value_kind: hidden_block_count_y - .offset: 40 .size: 4 .value_kind: hidden_block_count_z - .offset: 44 .size: 2 .value_kind: hidden_group_size_x - .offset: 46 .size: 2 .value_kind: hidden_group_size_y - .offset: 48 .size: 2 .value_kind: hidden_group_size_z - .offset: 50 .size: 2 .value_kind: hidden_remainder_x - .offset: 52 .size: 2 .value_kind: hidden_remainder_y - .offset: 54 .size: 2 .value_kind: hidden_remainder_z - .offset: 72 .size: 8 .value_kind: hidden_global_offset_x - .offset: 80 .size: 8 .value_kind: hidden_global_offset_y - .offset: 88 .size: 8 .value_kind: hidden_global_offset_z - .offset: 96 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 288 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z5multiPfS_S_i .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z5multiPfS_S_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 9 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
c3add9574dc863738da4e1fe92c755ad7a9b1c72
#include <stdio.h> __device__ float* hello; __global__ void TryHello(float* hello) { // float hi = *hello; // printf("%f\n", hi); printf("Hello from block %d, thread %d\n", blockIdx.x, threadIdx.x); } __global__ void setHello(float* hello, float num) { *hello = num; } // int main() { // TryHello<<<1, 5>>>(&hello); // cudaDeviceSynchronize(); // setHello<<<1, 5>>>(&hello, 99.0f); // cudaDeviceSynchronize(); // TryHello<<<1, 5>>>(&hello); // cudaDeviceSynchronize(); // } __global__ void helloCUDA(float f) { printf("Hello thread %d, f=%f\n", threadIdx.x, f); } int main() { helloCUDA<<<1, 5>>>(1.2345f); cudaDeviceSynchronize(); // setHello<<<1, 5>>>(hello, 99.0f); TryHello<<<1, 5>>>(hello); cudaDeviceSynchronize(); return 0; }
.file "tmpxft_002cdf41_00000000-6_device_memory.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z27__device_stub__Z8TryHelloPfPf .type _Z27__device_stub__Z8TryHelloPfPf, @function _Z27__device_stub__Z8TryHelloPfPf: .LFB2052: .cfi_startproc endbr64 subq $104, %rsp .cfi_def_cfa_offset 112 movq %rdi, 8(%rsp) leaq 24(%rsp), %rcx leaq 16(%rsp), %rdx leaq 44(%rsp), %rsi leaq 32(%rsp), %rdi movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 40(%rsp) movq %rax, 80(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 24(%rsp) .cfi_def_cfa_offset 120 leaq _Z8TryHelloPf(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 128 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 96(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 120 popq %rdx .cfi_def_cfa_offset 112 .L2: movq 88(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $104, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z27__device_stub__Z8TryHelloPfPf, .-_Z27__device_stub__Z8TryHelloPfPf .globl _Z8TryHelloPf .type _Z8TryHelloPf, @function _Z8TryHelloPf: .LFB2053: .cfi_startproc endbr64 jmp _Z27__device_stub__Z8TryHelloPfPf .cfi_endproc .LFE2053: .size _Z8TryHelloPf, .-_Z8TryHelloPf .globl _Z28__device_stub__Z8setHelloPffPff .type _Z28__device_stub__Z8setHelloPffPff, @function _Z28__device_stub__Z8setHelloPffPff: .LFB2054: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movss %xmm0, 4(%rsp) leaq 52(%rsp), %rsi leaq 40(%rsp), %rdi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) leaq 4(%rsp), %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L8 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z8setHelloPff(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L8: movq 104(%rsp), %rax subq %fs:40, %rax je .L10 call __stack_chk_fail@PLT .L10: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2054: .size _Z28__device_stub__Z8setHelloPffPff, .-_Z28__device_stub__Z8setHelloPffPff .globl _Z8setHelloPff .type _Z8setHelloPff, @function _Z8setHelloPff: .LFB2055: .cfi_startproc endbr64 jmp _Z28__device_stub__Z8setHelloPffPff .cfi_endproc .LFE2055: .size _Z8setHelloPff, .-_Z8setHelloPff .globl _Z27__device_stub__Z9helloCUDAff .type _Z27__device_stub__Z9helloCUDAff, @function _Z27__device_stub__Z9helloCUDAff: .LFB2056: .cfi_startproc endbr64 subq $104, %rsp .cfi_def_cfa_offset 112 movss %xmm0, 12(%rsp) leaq 24(%rsp), %rcx leaq 16(%rsp), %rdx movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax leaq 12(%rsp), %rax leaq 44(%rsp), %rsi movl $1, 40(%rsp) movq %rax, 80(%rsp) leaq 32(%rsp), %rdi movabsq $4294967297, %rax movq %rax, 32(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L13 pushq 24(%rsp) .cfi_def_cfa_offset 120 leaq _Z9helloCUDAf(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 128 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 96(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 120 popq %rdx .cfi_def_cfa_offset 112 .L13: movq 88(%rsp), %rax subq %fs:40, %rax je .L15 call __stack_chk_fail@PLT .L15: addq $104, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2056: .size _Z27__device_stub__Z9helloCUDAff, .-_Z27__device_stub__Z9helloCUDAff .globl _Z9helloCUDAf .type _Z9helloCUDAf, @function _Z9helloCUDAf: .LFB2057: .cfi_startproc endbr64 jmp _Z27__device_stub__Z9helloCUDAff .cfi_endproc .LFE2057: .size _Z9helloCUDAf, .-_Z9helloCUDAf .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 subq $40, %rsp .cfi_def_cfa_offset 48 xorl %r9d, %r9d xorl %r8d, %r8d movl $1, %ecx movabsq $4294967301, %rdx movl $1, %esi movabsq $4294967297, %rdi movl $1, 28(%rsp) movq %rdx, 20(%rsp) movq %rdi, 8(%rsp) movl $1, 16(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L19 movss .LC0(%rip), %xmm0 call _Z27__device_stub__Z9helloCUDAff .L19: call cudaDeviceSynchronize@PLT xorl %r9d, %r9d xorl %r8d, %r8d movl $1, %ecx movabsq $4294967301, %rdx movl $1, %esi movabsq $4294967297, %rdi movl $1, 28(%rsp) movq %rdx, 20(%rsp) movq %rdi, 8(%rsp) movl $1, 16(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L20 movq _ZL5hello(%rip), %rdi call _Z27__device_stub__Z8TryHelloPfPf .L20: call cudaDeviceSynchronize@PLT xorl %eax, %eax addq $40, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1,"aMS",@progbits,1 .LC1: .string "_Z9helloCUDAf" .LC2: .string "_Z8setHelloPff" .LC3: .string "_Z8TryHelloPf" .LC4: .string "hello" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2059: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC1(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z9helloCUDAf(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC2(%rip), %rdx orl $-1, %r8d leaq _Z8setHelloPff(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC3(%rip), %rdx orl $-1, %r8d leaq _Z8TryHelloPf(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r8d, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC4(%rip), %rdx movl $8, %r9d leaq _ZL5hello(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx call __cudaRegisterVar@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2059: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .local _ZL5hello .comm _ZL5hello,8,8 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC0: .long 1067320345 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z9helloCUDAf .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fc600078e00ff */ /*0010*/ S2R R10, SR_TID.X ; /* 0x00000000000a7919 */ /* 0x000e220000002100 */ /*0020*/ F2F.F64.F32 R2, c[0x0][0x160] ; /* 0x0000580000027b10 */ /* 0x000e620000201800 */ /*0030*/ IADD3 R1, R1, -0x10, RZ ; /* 0xfffffff001017810 */ /* 0x000fe20007ffe0ff */ /*0040*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x18] ; /* 0x01000600ff047624 */ /* 0x000fe200078e00ff */ /*0050*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*0060*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x1c] ; /* 0x01000700ff057624 */ /* 0x000fe200078e00ff */ /*0070*/ IADD3 R6, P0, R1, c[0x0][0x20], RZ ; /* 0x0000080001067a10 */ /* 0x000fe40007f1e0ff */ /*0080*/ LDC.64 R8, c[0x4][R0] ; /* 0x0100000000087b82 */ /* 0x0004e60000000a00 */ /*0090*/ IMAD.X R7, RZ, RZ, c[0x0][0x24], P0 ; /* 0x00000900ff077624 */ /* 0x000fe200000e06ff */ /*00a0*/ STL.64 [R1+0x8], R2 ; /* 0x0000080201007387 */ /* 0x0025e80000100a00 */ /*00b0*/ STL [R1], R10 ; /* 0x0000000a01007387 */ /* 0x0015e60000100800 */ /*00c0*/ LEPC R2 ; /* 0x000000000002734e */ /* 0x004fe40000000000 */ /*00d0*/ MOV R11, 0x140 ; /* 0x00000140000b7802 */ /* 0x000fe40000000f00 */ /*00e0*/ MOV R20, 0xc0 ; /* 0x000000c000147802 */ /* 0x000fc40000000f00 */ /*00f0*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0100*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0110*/ IADD3 R20, P0, P1, -R20, R11, R2 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e102 */ /*0120*/ IADD3.X R21, ~R0, R21, R3, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2503 */ /*0130*/ CALL.ABS.NOINC R8 ; /* 0x0000000008007343 */ /* 0x008fea0003c00000 */ /*0140*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0150*/ BRA 0x150; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z8setHelloPff .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff057624 */ /* 0x000fe200078e00ff */ /*0020*/ MOV R2, c[0x0][0x160] ; /* 0x0000580000027a02 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0040*/ MOV R3, c[0x0][0x164] ; /* 0x0000590000037a02 */ /* 0x000fca0000000f00 */ /*0050*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*0060*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0070*/ BRA 0x70; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0080*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0090*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z8TryHelloPf .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fc800078e00ff */ /*0010*/ S2R R9, SR_TID.X ; /* 0x0000000000097919 */ /* 0x000e220000002100 */ /*0020*/ IADD3 R1, R1, -0x8, RZ ; /* 0xfffffff801017810 */ /* 0x000fe20007ffe0ff */ /*0030*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x10] ; /* 0x01000400ff047624 */ /* 0x000fe200078e00ff */ /*0040*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*0050*/ S2R R8, SR_CTAID.X ; /* 0x0000000000087919 */ /* 0x000e220000002500 */ /*0060*/ IADD3 R6, P0, R1, c[0x0][0x20], RZ ; /* 0x0000080001067a10 */ /* 0x000fe20007f1e0ff */ /*0070*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x14] ; /* 0x01000500ff057624 */ /* 0x000fe200078e00ff */ /*0080*/ LDC.64 R2, c[0x4][R0] ; /* 0x0100000000027b82 */ /* 0x0002a60000000a00 */ /*0090*/ IMAD.X R7, RZ, RZ, c[0x0][0x24], P0 ; /* 0x00000900ff077624 */ /* 0x000fe200000e06ff */ /*00a0*/ STL.64 [R1], R8 ; /* 0x0000000801007387 */ /* 0x0013e80000100a00 */ /*00b0*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x002fc60000000000 */ /*00c0*/ MOV R11, 0x130 ; /* 0x00000130000b7802 */ /* 0x000fe40000000f00 */ /*00d0*/ MOV R20, 0xb0 ; /* 0x000000b000147802 */ /* 0x000fc40000000f00 */ /*00e0*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*00f0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0100*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*0110*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*0120*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x004fea0003c00000 */ /*0130*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0140*/ BRA 0x140; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> __device__ float* hello; __global__ void TryHello(float* hello) { // float hi = *hello; // printf("%f\n", hi); printf("Hello from block %d, thread %d\n", blockIdx.x, threadIdx.x); } __global__ void setHello(float* hello, float num) { *hello = num; } // int main() { // TryHello<<<1, 5>>>(&hello); // cudaDeviceSynchronize(); // setHello<<<1, 5>>>(&hello, 99.0f); // cudaDeviceSynchronize(); // TryHello<<<1, 5>>>(&hello); // cudaDeviceSynchronize(); // } __global__ void helloCUDA(float f) { printf("Hello thread %d, f=%f\n", threadIdx.x, f); } int main() { helloCUDA<<<1, 5>>>(1.2345f); hipDeviceSynchronize(); // setHello<<<1, 5>>>(hello, 99.0f); TryHello<<<1, 5>>>(hello); hipDeviceSynchronize(); return 0; }
.text .file "device_memory.hip" .globl _Z23__device_stub__TryHelloPf # -- Begin function _Z23__device_stub__TryHelloPf .type _Z23__device_stub__TryHelloPf,@function _Z23__device_stub__TryHelloPf: # @_Z23__device_stub__TryHelloPf .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $64, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) movq %rsp, %rbx movq %rax, (%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z8TryHelloPf, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $80, %rsp .cfi_adjust_cfa_offset -80 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z23__device_stub__TryHelloPf, .Lfunc_end0-_Z23__device_stub__TryHelloPf .cfi_endproc # -- End function .globl _Z23__device_stub__setHelloPff # -- Begin function _Z23__device_stub__setHelloPff .type _Z23__device_stub__setHelloPff,@function _Z23__device_stub__setHelloPff: # @_Z23__device_stub__setHelloPff .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 4(%rsp), %rcx movss %xmm0, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z8setHelloPff, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z23__device_stub__setHelloPff, .Lfunc_end1-_Z23__device_stub__setHelloPff .cfi_endproc # -- End function .globl _Z24__device_stub__helloCUDAf # -- Begin function _Z24__device_stub__helloCUDAf .type _Z24__device_stub__helloCUDAf,@function _Z24__device_stub__helloCUDAf: # @_Z24__device_stub__helloCUDAf .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 12(%rsp), %rax movss %xmm0, (%rax) leaq 16(%rsp), %rbx movq %rax, (%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 40(%rsp), %r12 leaq 32(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z9helloCUDAf, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size _Z24__device_stub__helloCUDAf, .Lfunc_end2-_Z24__device_stub__helloCUDAf .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function main .LCPI3_0: .long 0x3f9e0419 # float 1.23450005 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movabsq $4294967297, %rbx # imm = 0x100000001 leaq 4(%rbx), %rdx movq %rbx, %rdi movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB3_2 # %bb.1: movss .LCPI3_0(%rip), %xmm0 # xmm0 = mem[0],zero,zero,zero callq _Z24__device_stub__helloCUDAf .LBB3_2: callq hipDeviceSynchronize leaq 4(%rbx), %rdx movq %rbx, %rdi movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB3_4 # %bb.3: movq hello(%rip), %rdi callq _Z23__device_stub__TryHelloPf .LBB3_4: callq hipDeviceSynchronize xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 8 retq .Lfunc_end3: .size main, .Lfunc_end3-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB4_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB4_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z8TryHelloPf, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z8setHelloPff, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z9helloCUDAf, %esi movl $.L__unnamed_3, %edx movl $.L__unnamed_3, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $0, 8(%rsp) movl $0, (%rsp) movl $hello, %esi movl $.L__unnamed_4, %edx movl $.L__unnamed_4, %ecx movl $8, %r9d movq %rbx, %rdi xorl %r8d, %r8d callq __hipRegisterVar movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end4: .size __hip_module_ctor, .Lfunc_end4-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB5_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB5_2: retq .Lfunc_end5: .size __hip_module_dtor, .Lfunc_end5-__hip_module_dtor .cfi_endproc # -- End function .type hello,@object # @hello .local hello .comm hello,8,8 .type _Z8TryHelloPf,@object # @_Z8TryHelloPf .section .rodata,"a",@progbits .globl _Z8TryHelloPf .p2align 3, 0x0 _Z8TryHelloPf: .quad _Z23__device_stub__TryHelloPf .size _Z8TryHelloPf, 8 .type _Z8setHelloPff,@object # @_Z8setHelloPff .globl _Z8setHelloPff .p2align 3, 0x0 _Z8setHelloPff: .quad _Z23__device_stub__setHelloPff .size _Z8setHelloPff, 8 .type _Z9helloCUDAf,@object # @_Z9helloCUDAf .globl _Z9helloCUDAf .p2align 3, 0x0 _Z9helloCUDAf: .quad _Z24__device_stub__helloCUDAf .size _Z9helloCUDAf, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z8TryHelloPf" .size .L__unnamed_1, 14 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_Z8setHelloPff" .size .L__unnamed_2, 15 .type .L__unnamed_3,@object # @2 .L__unnamed_3: .asciz "_Z9helloCUDAf" .size .L__unnamed_3, 14 .type .L__unnamed_4,@object # @3 .L__unnamed_4: .asciz "hello" .size .L__unnamed_4, 6 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z23__device_stub__TryHelloPf .addrsig_sym _Z23__device_stub__setHelloPff .addrsig_sym _Z24__device_stub__helloCUDAf .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym hello .addrsig_sym _Z8TryHelloPf .addrsig_sym _Z8setHelloPff .addrsig_sym _Z9helloCUDAf .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .p2align 2 ; -- Begin function __ockl_printf_append_string_n .type __ockl_printf_append_string_n,@function __ockl_printf_append_string_n: ; @__ockl_printf_append_string_n ; %bb.0: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) v_dual_mov_b32 v7, v3 :: v_dual_mov_b32 v6, v2 v_mov_b32_e32 v8, v0 s_mov_b32 s0, exec_lo s_delay_alu instid0(VALU_DEP_2) v_cmpx_ne_u64_e32 0, v[6:7] s_xor_b32 s10, exec_lo, s0 s_cbranch_execz .LBB0_87 ; %bb.1: s_load_b64 s[2:3], s[8:9], 0x50 v_dual_mov_b32 v29, 0 :: v_dual_and_b32 v32, 2, v8 v_dual_mov_b32 v11, 1 :: v_dual_and_b32 v0, -3, v8 v_mbcnt_lo_u32_b32 v33, -1, 0 v_mov_b32_e32 v10, 2 s_mov_b32 s12, 0 s_mov_b32 s11, 0 .LBB0_2: ; =>This Loop Header: Depth=1 ; Child Loop BB0_5 Depth 2 ; Child Loop BB0_13 Depth 2 ; Child Loop BB0_21 Depth 2 ; Child Loop BB0_29 Depth 2 ; Child Loop BB0_37 Depth 2 ; Child Loop BB0_45 Depth 2 ; Child Loop BB0_53 Depth 2 ; Child Loop BB0_61 Depth 2 ; Child Loop BB0_69 Depth 2 ; Child Loop BB0_75 Depth 2 ; Child Loop BB0_84 Depth 2 v_cmp_gt_u64_e32 vcc_lo, 56, v[4:5] ; implicit-def: $vgpr2_vgpr3 ; implicit-def: $sgpr4 s_mov_b32 s0, exec_lo v_dual_cndmask_b32 v31, 0, v5 :: v_dual_cndmask_b32 v30, 56, v4 s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_u32_e32 8, v30 s_xor_b32 s1, exec_lo, s0 s_cbranch_execz .LBB0_8 ; %bb.3: ; in Loop: Header=BB0_2 Depth=1 s_waitcnt vmcnt(0) v_mov_b32_e32 v2, 0 v_mov_b32_e32 v3, 0 s_mov_b32 s6, exec_lo v_cmpx_ne_u32_e32 0, v30 s_cbranch_execz .LBB0_7 ; %bb.4: ; %.preheader31.preheader ; in Loop: Header=BB0_2 Depth=1 v_lshlrev_b64 v[8:9], 3, v[30:31] v_dual_mov_b32 v2, 0 :: v_dual_mov_b32 v13, v7 v_dual_mov_b32 v3, 0 :: v_dual_mov_b32 v12, v6 s_mov_b64 s[4:5], 0 s_mov_b32 s7, 0 .LBB0_5: ; %.preheader31 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 flat_load_u8 v9, v[12:13] v_mov_b32_e32 v15, s12 v_add_co_u32 v12, vcc_lo, v12, 1 v_add_co_ci_u32_e32 v13, vcc_lo, 0, v13, vcc_lo s_waitcnt vmcnt(0) lgkmcnt(0) v_and_b32_e32 v14, 0xffff, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_2) v_lshlrev_b64 v[14:15], s4, v[14:15] s_add_u32 s4, s4, 8 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e64 s0, s4, v8 v_or_b32_e32 v3, v15, v3 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_or_b32_e32 v2, v14, v2 s_or_b32 s7, s0, s7 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s7 s_cbranch_execnz .LBB0_5 ; %bb.6: ; %Flow172 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s7 .LBB0_7: ; %Flow174 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s6 s_mov_b32 s4, 0 .LBB0_8: ; %Flow176 ; in Loop: Header=BB0_2 Depth=1 s_or_saveexec_b32 s0, s1 v_dual_mov_b32 v14, s4 :: v_dual_mov_b32 v9, v7 v_mov_b32_e32 v8, v6 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB0_10 ; %bb.9: ; in Loop: Header=BB0_2 Depth=1 s_waitcnt vmcnt(0) s_clause 0x5 flat_load_u8 v2, v[6:7] flat_load_u8 v3, v[6:7] offset:1 flat_load_u8 v8, v[6:7] offset:2 flat_load_u8 v9, v[6:7] offset:3 flat_load_u8 v12, v[6:7] offset:5 flat_load_u8 v13, v[6:7] offset:4 s_waitcnt vmcnt(5) lgkmcnt(0) v_dual_mov_b32 v15, v29 :: v_dual_and_b32 v2, 0xffff, v2 s_clause 0x1 flat_load_u8 v14, v[6:7] offset:7 flat_load_d16_hi_u8 v15, v[6:7] offset:6 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v3, 8, v3 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v8, 16, v8 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v9, 24, v9 v_or_b32_e32 v2, v3, v2 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v3, 8, v12 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_or3_b32 v2, v2, v8, v9 s_waitcnt vmcnt(2) v_or3_b32 v3, 0, v13, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v2, v2, 0, 0 v_or3_b32 v2, v2, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v8, 24, v14 v_add_nc_u32_e32 v14, -8, v30 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_2) v_or3_b32 v3, v3, v15, v8 v_add_co_u32 v8, vcc_lo, v6, 8 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v7, vcc_lo .LBB0_10: ; %.loopexit32 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 ; implicit-def: $vgpr12_vgpr13 ; implicit-def: $sgpr1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v14 s_xor_b32 s6, exec_lo, s0 s_cbranch_execz .LBB0_16 ; %bb.11: ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v12, 0 v_mov_b32_e32 v13, 0 s_mov_b32 s7, exec_lo v_cmpx_ne_u32_e32 0, v14 s_cbranch_execz .LBB0_15 ; %bb.12: ; %.preheader29.preheader ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v12, 0 v_mov_b32_e32 v13, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s13, 0 s_mov_b64 s[4:5], 0 .LBB0_13: ; %.preheader29 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) v_add_co_u32 v15, vcc_lo, v8, s4 v_add_co_ci_u32_e32 v16, vcc_lo, s5, v9, vcc_lo s_add_u32 s4, s4, 1 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e32 vcc_lo, s4, v14 flat_load_u8 v15, v[15:16] s_waitcnt vmcnt(0) lgkmcnt(0) v_dual_mov_b32 v16, s12 :: v_dual_and_b32 v15, 0xffff, v15 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[15:16], s0, v[15:16] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s13, vcc_lo, s13 v_or_b32_e32 v13, v16, v13 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v12, v15, v12 s_and_not1_b32 exec_lo, exec_lo, s13 s_cbranch_execnz .LBB0_13 ; %bb.14: ; %Flow167 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s13 .LBB0_15: ; %Flow169 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 s_mov_b32 s1, 0 ; implicit-def: $vgpr14 .LBB0_16: ; %Flow171 ; in Loop: Header=BB0_2 Depth=1 s_or_saveexec_b32 s0, s6 v_mov_b32_e32 v16, s1 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB0_18 ; %bb.17: ; in Loop: Header=BB0_2 Depth=1 s_clause 0x5 flat_load_u8 v12, v[8:9] flat_load_u8 v13, v[8:9] offset:1 flat_load_u8 v15, v[8:9] offset:2 flat_load_u8 v16, v[8:9] offset:3 flat_load_u8 v17, v[8:9] offset:5 flat_load_u8 v18, v[8:9] offset:4 s_waitcnt vmcnt(5) lgkmcnt(0) v_dual_mov_b32 v19, v29 :: v_dual_and_b32 v12, 0xffff, v12 s_clause 0x1 flat_load_u8 v20, v[8:9] offset:7 flat_load_d16_hi_u8 v19, v[8:9] offset:6 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v13, 8, v13 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v15, 16, v15 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v16, 24, v16 v_add_co_u32 v8, vcc_lo, v8, 8 v_or_b32_e32 v12, v13, v12 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v13, 8, v17 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v9, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_or3_b32 v12, v12, v15, v16 s_waitcnt vmcnt(2) v_or3_b32 v13, 0, v18, v13 v_add_nc_u32_e32 v16, -8, v14 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v12, v12, 0, 0 v_or3_b32 v12, v12, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v15, 24, v20 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v13, v13, v19, v15 .LBB0_18: ; %.loopexit30 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 ; implicit-def: $sgpr1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v16 s_xor_b32 s6, exec_lo, s0 s_cbranch_execz .LBB0_24 ; %bb.19: ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v14, 0 v_mov_b32_e32 v15, 0 s_mov_b32 s7, exec_lo v_cmpx_ne_u32_e32 0, v16 s_cbranch_execz .LBB0_23 ; %bb.20: ; %.preheader27.preheader ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v14, 0 v_mov_b32_e32 v15, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s13, 0 s_mov_b64 s[4:5], 0 .LBB0_21: ; %.preheader27 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) v_add_co_u32 v17, vcc_lo, v8, s4 v_add_co_ci_u32_e32 v18, vcc_lo, s5, v9, vcc_lo s_add_u32 s4, s4, 1 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e32 vcc_lo, s4, v16 flat_load_u8 v17, v[17:18] s_waitcnt vmcnt(0) lgkmcnt(0) v_dual_mov_b32 v18, s12 :: v_dual_and_b32 v17, 0xffff, v17 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[17:18], s0, v[17:18] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s13, vcc_lo, s13 v_or_b32_e32 v15, v18, v15 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v14, v17, v14 s_and_not1_b32 exec_lo, exec_lo, s13 s_cbranch_execnz .LBB0_21 ; %bb.22: ; %Flow162 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s13 .LBB0_23: ; %Flow164 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 s_mov_b32 s1, 0 ; implicit-def: $vgpr16 .LBB0_24: ; %Flow166 ; in Loop: Header=BB0_2 Depth=1 s_or_saveexec_b32 s0, s6 v_mov_b32_e32 v18, s1 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB0_26 ; %bb.25: ; in Loop: Header=BB0_2 Depth=1 s_clause 0x5 flat_load_u8 v14, v[8:9] flat_load_u8 v15, v[8:9] offset:1 flat_load_u8 v17, v[8:9] offset:2 flat_load_u8 v18, v[8:9] offset:3 flat_load_u8 v19, v[8:9] offset:5 flat_load_u8 v20, v[8:9] offset:4 s_waitcnt vmcnt(5) lgkmcnt(0) v_dual_mov_b32 v21, v29 :: v_dual_and_b32 v14, 0xffff, v14 s_clause 0x1 flat_load_u8 v22, v[8:9] offset:7 flat_load_d16_hi_u8 v21, v[8:9] offset:6 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v15, 8, v15 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v17, 16, v17 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v18, 24, v18 v_add_co_u32 v8, vcc_lo, v8, 8 v_or_b32_e32 v14, v15, v14 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v15, 8, v19 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v9, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_or3_b32 v14, v14, v17, v18 s_waitcnt vmcnt(2) v_or3_b32 v15, 0, v20, v15 v_add_nc_u32_e32 v18, -8, v16 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v14, v14, 0, 0 v_or3_b32 v14, v14, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v17, 24, v22 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v15, v15, v21, v17 .LBB0_26: ; %.loopexit28 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 ; implicit-def: $vgpr16_vgpr17 ; implicit-def: $sgpr1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v18 s_xor_b32 s6, exec_lo, s0 s_cbranch_execz .LBB0_32 ; %bb.27: ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v16, 0 v_mov_b32_e32 v17, 0 s_mov_b32 s7, exec_lo v_cmpx_ne_u32_e32 0, v18 s_cbranch_execz .LBB0_31 ; %bb.28: ; %.preheader25.preheader ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v16, 0 v_mov_b32_e32 v17, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s13, 0 s_mov_b64 s[4:5], 0 .LBB0_29: ; %.preheader25 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) v_add_co_u32 v19, vcc_lo, v8, s4 v_add_co_ci_u32_e32 v20, vcc_lo, s5, v9, vcc_lo s_add_u32 s4, s4, 1 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e32 vcc_lo, s4, v18 flat_load_u8 v19, v[19:20] s_waitcnt vmcnt(0) lgkmcnt(0) v_dual_mov_b32 v20, s12 :: v_dual_and_b32 v19, 0xffff, v19 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[19:20], s0, v[19:20] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s13, vcc_lo, s13 v_or_b32_e32 v17, v20, v17 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v16, v19, v16 s_and_not1_b32 exec_lo, exec_lo, s13 s_cbranch_execnz .LBB0_29 ; %bb.30: ; %Flow157 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s13 .LBB0_31: ; %Flow159 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 s_mov_b32 s1, 0 ; implicit-def: $vgpr18 .LBB0_32: ; %Flow161 ; in Loop: Header=BB0_2 Depth=1 s_or_saveexec_b32 s0, s6 v_mov_b32_e32 v20, s1 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB0_34 ; %bb.33: ; in Loop: Header=BB0_2 Depth=1 s_clause 0x5 flat_load_u8 v16, v[8:9] flat_load_u8 v17, v[8:9] offset:1 flat_load_u8 v19, v[8:9] offset:2 flat_load_u8 v20, v[8:9] offset:3 flat_load_u8 v21, v[8:9] offset:5 flat_load_u8 v22, v[8:9] offset:4 s_waitcnt vmcnt(5) lgkmcnt(0) v_dual_mov_b32 v23, v29 :: v_dual_and_b32 v16, 0xffff, v16 s_clause 0x1 flat_load_u8 v24, v[8:9] offset:7 flat_load_d16_hi_u8 v23, v[8:9] offset:6 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v17, 8, v17 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v19, 16, v19 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v20, 24, v20 v_add_co_u32 v8, vcc_lo, v8, 8 v_or_b32_e32 v16, v17, v16 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v17, 8, v21 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v9, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_or3_b32 v16, v16, v19, v20 s_waitcnt vmcnt(2) v_or3_b32 v17, 0, v22, v17 v_add_nc_u32_e32 v20, -8, v18 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v16, v16, 0, 0 v_or3_b32 v16, v16, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v19, 24, v24 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v17, v17, v23, v19 .LBB0_34: ; %.loopexit26 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 ; implicit-def: $sgpr1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v20 s_xor_b32 s6, exec_lo, s0 s_cbranch_execz .LBB0_40 ; %bb.35: ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v18, 0 v_mov_b32_e32 v19, 0 s_mov_b32 s7, exec_lo v_cmpx_ne_u32_e32 0, v20 s_cbranch_execz .LBB0_39 ; %bb.36: ; %.preheader23.preheader ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v18, 0 v_mov_b32_e32 v19, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s13, 0 s_mov_b64 s[4:5], 0 .LBB0_37: ; %.preheader23 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) v_add_co_u32 v21, vcc_lo, v8, s4 v_add_co_ci_u32_e32 v22, vcc_lo, s5, v9, vcc_lo s_add_u32 s4, s4, 1 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e32 vcc_lo, s4, v20 flat_load_u8 v21, v[21:22] s_waitcnt vmcnt(0) lgkmcnt(0) v_dual_mov_b32 v22, s12 :: v_dual_and_b32 v21, 0xffff, v21 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[21:22], s0, v[21:22] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s13, vcc_lo, s13 v_or_b32_e32 v19, v22, v19 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v18, v21, v18 s_and_not1_b32 exec_lo, exec_lo, s13 s_cbranch_execnz .LBB0_37 ; %bb.38: ; %Flow152 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s13 .LBB0_39: ; %Flow154 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 s_mov_b32 s1, 0 ; implicit-def: $vgpr20 .LBB0_40: ; %Flow156 ; in Loop: Header=BB0_2 Depth=1 s_or_saveexec_b32 s0, s6 v_mov_b32_e32 v22, s1 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB0_42 ; %bb.41: ; in Loop: Header=BB0_2 Depth=1 s_clause 0x5 flat_load_u8 v18, v[8:9] flat_load_u8 v19, v[8:9] offset:1 flat_load_u8 v21, v[8:9] offset:2 flat_load_u8 v22, v[8:9] offset:3 flat_load_u8 v23, v[8:9] offset:5 flat_load_u8 v24, v[8:9] offset:4 s_waitcnt vmcnt(5) lgkmcnt(0) v_dual_mov_b32 v25, v29 :: v_dual_and_b32 v18, 0xffff, v18 s_clause 0x1 flat_load_u8 v26, v[8:9] offset:7 flat_load_d16_hi_u8 v25, v[8:9] offset:6 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v19, 8, v19 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v21, 16, v21 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v22, 24, v22 v_add_co_u32 v8, vcc_lo, v8, 8 v_or_b32_e32 v18, v19, v18 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v19, 8, v23 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v9, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_or3_b32 v18, v18, v21, v22 s_waitcnt vmcnt(2) v_or3_b32 v19, 0, v24, v19 v_add_nc_u32_e32 v22, -8, v20 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v18, v18, 0, 0 v_or3_b32 v18, v18, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v21, 24, v26 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v19, v19, v25, v21 .LBB0_42: ; %.loopexit24 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 ; implicit-def: $vgpr20_vgpr21 ; implicit-def: $sgpr1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v22 s_xor_b32 s6, exec_lo, s0 s_cbranch_execz .LBB0_48 ; %bb.43: ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v20, 0 v_mov_b32_e32 v21, 0 s_mov_b32 s7, exec_lo v_cmpx_ne_u32_e32 0, v22 s_cbranch_execz .LBB0_47 ; %bb.44: ; %.preheader21.preheader ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v20, 0 v_mov_b32_e32 v21, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s13, 0 s_mov_b64 s[4:5], 0 .LBB0_45: ; %.preheader21 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) v_add_co_u32 v23, vcc_lo, v8, s4 v_add_co_ci_u32_e32 v24, vcc_lo, s5, v9, vcc_lo s_add_u32 s4, s4, 1 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e32 vcc_lo, s4, v22 flat_load_u8 v23, v[23:24] s_waitcnt vmcnt(0) lgkmcnt(0) v_dual_mov_b32 v24, s12 :: v_dual_and_b32 v23, 0xffff, v23 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[23:24], s0, v[23:24] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s13, vcc_lo, s13 v_or_b32_e32 v21, v24, v21 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v20, v23, v20 s_and_not1_b32 exec_lo, exec_lo, s13 s_cbranch_execnz .LBB0_45 ; %bb.46: ; %Flow147 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s13 .LBB0_47: ; %Flow149 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 s_mov_b32 s1, 0 ; implicit-def: $vgpr22 .LBB0_48: ; %Flow151 ; in Loop: Header=BB0_2 Depth=1 s_or_saveexec_b32 s0, s6 v_mov_b32_e32 v24, s1 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB0_50 ; %bb.49: ; in Loop: Header=BB0_2 Depth=1 s_clause 0x5 flat_load_u8 v20, v[8:9] flat_load_u8 v21, v[8:9] offset:1 flat_load_u8 v23, v[8:9] offset:2 flat_load_u8 v24, v[8:9] offset:3 flat_load_u8 v25, v[8:9] offset:5 flat_load_u8 v26, v[8:9] offset:4 s_waitcnt vmcnt(5) lgkmcnt(0) v_dual_mov_b32 v27, v29 :: v_dual_and_b32 v20, 0xffff, v20 s_clause 0x1 flat_load_u8 v28, v[8:9] offset:7 flat_load_d16_hi_u8 v27, v[8:9] offset:6 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v21, 8, v21 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v23, 16, v23 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v24, 24, v24 v_add_co_u32 v8, vcc_lo, v8, 8 v_or_b32_e32 v20, v21, v20 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v21, 8, v25 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v9, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_or3_b32 v20, v20, v23, v24 s_waitcnt vmcnt(2) v_or3_b32 v21, 0, v26, v21 v_add_nc_u32_e32 v24, -8, v22 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v20, v20, 0, 0 v_or3_b32 v20, v20, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v23, 24, v28 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v21, v21, v27, v23 .LBB0_50: ; %.loopexit22 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v24 s_xor_b32 s4, exec_lo, s0 s_cbranch_execz .LBB0_56 ; %bb.51: ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v22, 0 v_mov_b32_e32 v23, 0 s_mov_b32 s5, exec_lo v_cmpx_ne_u32_e32 0, v24 s_cbranch_execz .LBB0_55 ; %bb.52: ; %.preheader.preheader ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v22, 0 v_mov_b32_e32 v23, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s6, 0 .LBB0_53: ; %.preheader ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 flat_load_u8 v25, v[8:9] v_mov_b32_e32 v26, s12 v_add_nc_u32_e32 v24, -1, v24 v_add_co_u32 v8, vcc_lo, v8, 1 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v9, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_eq_u32_e32 vcc_lo, 0, v24 s_waitcnt vmcnt(0) lgkmcnt(0) v_and_b32_e32 v25, 0xffff, v25 v_lshlrev_b64 v[25:26], s0, v[25:26] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s6, vcc_lo, s6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_or_b32_e32 v23, v26, v23 v_or_b32_e32 v22, v25, v22 s_and_not1_b32 exec_lo, exec_lo, s6 s_cbranch_execnz .LBB0_53 ; %bb.54: ; %Flow142 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s6 .LBB0_55: ; %Flow144 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s5 ; implicit-def: $vgpr8_vgpr9 .LBB0_56: ; %Flow146 ; in Loop: Header=BB0_2 Depth=1 s_and_not1_saveexec_b32 s0, s4 s_cbranch_execz .LBB0_58 ; %bb.57: ; in Loop: Header=BB0_2 Depth=1 s_clause 0x5 flat_load_u8 v22, v[8:9] flat_load_u8 v23, v[8:9] offset:1 flat_load_u8 v24, v[8:9] offset:2 flat_load_u8 v25, v[8:9] offset:3 flat_load_u8 v26, v[8:9] offset:5 flat_load_u8 v27, v[8:9] offset:4 v_mov_b32_e32 v28, v29 s_clause 0x1 flat_load_u8 v34, v[8:9] offset:7 flat_load_d16_hi_u8 v28, v[8:9] offset:6 s_waitcnt vmcnt(7) lgkmcnt(0) v_and_b32_e32 v8, 0xffff, v22 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v9, 8, v23 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v22, 16, v24 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v23, 8, v26 v_or_b32_e32 v8, v9, v8 v_lshlrev_b32_e32 v9, 24, v25 s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v8, v8, v22, v9 s_waitcnt vmcnt(2) v_or3_b32 v9, 0, v27, v23 s_waitcnt vmcnt(1) v_lshlrev_b32_e32 v22, 24, v34 v_or3_b32 v8, v8, 0, 0 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_or3_b32 v23, v9, v28, v22 v_or3_b32 v22, v8, 0, 0 .LBB0_58: ; %.loopexit ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 v_mov_b32_e32 v28, v33 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v28 v_cmp_eq_u32_e64 s0, s0, v28 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_64 ; %bb.59: ; in Loop: Header=BB0_2 Depth=1 s_waitcnt lgkmcnt(0) global_load_b64 v[26:27], v29, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[8:9], v29, s[2:3] offset:40 global_load_b64 v[24:25], v29, s[2:3] s_mov_b32 s4, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v9, v9, v27 v_and_b32_e32 v8, v8, v26 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v9, v9, 24 v_mul_hi_u32 v34, v8, 24 v_mul_lo_u32 v8, v8, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v9, v34, v9 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v24, v8 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v9, vcc_lo, v25, v9, vcc_lo global_load_b64 v[24:25], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v29, v[24:27], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[26:27] s_cbranch_execz .LBB0_63 ; %bb.60: ; %.preheader3.i.i19.preheader ; in Loop: Header=BB0_2 Depth=1 s_mov_b32 s5, 0 .LBB0_61: ; %.preheader3.i.i19 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 s_clause 0x1 global_load_b64 v[24:25], v29, s[2:3] offset:40 global_load_b64 v[34:35], v29, s[2:3] v_dual_mov_b32 v27, v9 :: v_dual_mov_b32 v26, v8 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v24, v24, v26 s_waitcnt vmcnt(0) v_mad_u64_u32 v[8:9], null, v24, 24, v[34:35] v_and_b32_e32 v34, v25, v27 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[24:25], null, v34, 24, v[9:10] v_mov_b32_e32 v9, v24 global_load_b64 v[24:25], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v29, v[24:27], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[26:27] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_61 ; %bb.62: ; %Flow139 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s5 .LBB0_63: ; %Flow141 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_64: ; %.loopexit4.i.i14 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[34:35], v29, s[2:3] offset:40 global_load_b128 v[24:27], v29, s[2:3] v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_mov_b32 s15, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v34 v_readfirstlane_b32 s7, v35 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s13, s6, 24 s_mul_i32 s14, s6, 24 s_and_saveexec_b32 s16, s0 s_cbranch_execz .LBB0_66 ; %bb.65: ; in Loop: Header=BB0_2 Depth=1 s_add_i32 s17, s13, s1 s_waitcnt vmcnt(0) v_add_co_u32 v34, vcc_lo, v24, s14 v_add_co_ci_u32_e32 v35, vcc_lo, s17, v25, vcc_lo v_dual_mov_b32 v8, s15 :: v_dual_mov_b32 v9, v29 global_store_b128 v[34:35], v[8:11], off offset:8 .LBB0_66: ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s16 v_cmp_lt_u64_e32 vcc_lo, 56, v[4:5] v_or_b32_e32 v8, 0, v1 v_or_b32_e32 v9, v0, v32 v_lshl_add_u32 v34, v30, 2, 28 s_lshl_b64 s[6:7], s[6:7], 12 s_delay_alu instid0(VALU_DEP_2) v_dual_cndmask_b32 v1, v8, v1 :: v_dual_cndmask_b32 v0, v9, v0 v_lshlrev_b64 v[8:9], 6, v[28:29] s_waitcnt vmcnt(0) v_add_co_u32 v26, vcc_lo, v26, s6 v_and_b32_e32 v34, 0x1e0, v34 v_add_co_ci_u32_e32 v27, vcc_lo, s7, v27, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v8, vcc_lo, v26, v8 v_and_or_b32 v0, 0xffffff1f, v0, v34 s_delay_alu instid0(VALU_DEP_3) v_add_co_ci_u32_e32 v9, vcc_lo, v27, v9, vcc_lo s_clause 0x3 global_store_b128 v[8:9], v[0:3], off global_store_b128 v[8:9], v[12:15], off offset:16 global_store_b128 v[8:9], v[16:19], off offset:32 global_store_b128 v[8:9], v[20:23], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_74 ; %bb.67: ; in Loop: Header=BB0_2 Depth=1 s_clause 0x1 global_load_b64 v[16:17], v29, s[2:3] offset:32 glc global_load_b64 v[0:1], v29, s[2:3] offset:40 v_dual_mov_b32 v14, s4 :: v_dual_mov_b32 v15, s5 s_waitcnt vmcnt(0) v_readfirstlane_b32 s16, v0 v_readfirstlane_b32 s17, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[16:17], s[16:17], s[4:5] s_mul_i32 s7, s17, 24 s_mul_hi_u32 s15, s16, 24 s_mul_i32 s16, s16, 24 s_add_i32 s15, s15, s7 v_add_co_u32 v12, vcc_lo, v24, s16 v_add_co_ci_u32_e32 v13, vcc_lo, s15, v25, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[12:13], v[16:17], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v29, v[14:17], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[16:17] s_cbranch_execz .LBB0_70 ; %bb.68: ; %.preheader1.i.i17.preheader ; in Loop: Header=BB0_2 Depth=1 s_mov_b32 s15, 0 .LBB0_69: ; %.preheader1.i.i17 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[12:13], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v29, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s15, vcc_lo, s15 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s15 s_cbranch_execnz .LBB0_69 .LBB0_70: ; %Flow137 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s7 global_load_b64 v[0:1], v29, s[2:3] offset:16 s_mov_b32 s15, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v2, s15, 0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_72 ; %bb.71: ; in Loop: Header=BB0_2 Depth=1 s_bcnt1_i32_b32 s15, s15 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v28, s15 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[28:29], off offset:8 .LBB0_72: ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_74 ; %bb.73: ; in Loop: Header=BB0_2 Depth=1 global_load_b32 v28, v[0:1], off offset:24 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v28 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[28:29], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_74: ; %Flow138 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s13, s13, s1 v_add_co_u32 v0, vcc_lo, v24, s14 v_add_co_ci_u32_e32 v1, vcc_lo, s13, v25, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_75: ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_77 ; %bb.76: ; in Loop: Header=BB0_75 Depth=2 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_77: ; in Loop: Header=BB0_75 Depth=2 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_79 ; %bb.78: ; in Loop: Header=BB0_75 Depth=2 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_80 .LBB0_79: ; in Loop: Header=BB0_75 Depth=2 s_mov_b32 s1, -1 .LBB0_80: ; %Flow132 ; in Loop: Header=BB0_75 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_75 ; %bb.81: ; in Loop: Header=BB0_2 Depth=1 global_load_b128 v[0:3], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_85 ; %bb.82: ; in Loop: Header=BB0_2 Depth=1 s_clause 0x2 global_load_b64 v[2:3], v29, s[2:3] offset:40 global_load_b64 v[8:9], v29, s[2:3] offset:24 glc global_load_b64 v[14:15], v29, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v16, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v17, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v12, vcc_lo, v16, s4 v_add_co_ci_u32_e32 v13, vcc_lo, s5, v17, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[12:13] v_dual_cndmask_b32 v13, v13, v17 :: v_dual_cndmask_b32 v12, v12, v16 v_and_b32_e32 v3, v13, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_and_b32_e32 v2, v12, v2 v_mul_hi_u32 v16, v2, 24 v_mul_lo_u32 v2, v2, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v2, vcc_lo, v14, v2 v_mov_b32_e32 v14, v8 v_mul_lo_u32 v3, v3, 24 v_add_nc_u32_e32 v3, v16, v3 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v3, vcc_lo, v15, v3, vcc_lo v_mov_b32_e32 v15, v9 global_store_b64 v[2:3], v[8:9], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[14:15], v29, v[12:15], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[14:15], v[8:9] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_85 ; %bb.83: ; %.preheader.i.i16.preheader ; in Loop: Header=BB0_2 Depth=1 s_mov_b32 s0, 0 .LBB0_84: ; %.preheader.i.i16 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_store_b64 v[2:3], v[14:15], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v29, v[12:15], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[14:15] v_dual_mov_b32 v15, v9 :: v_dual_mov_b32 v14, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_84 .LBB0_85: ; %__ockl_hostcall_preview.exit20 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s1 v_sub_co_u32 v4, vcc_lo, v4, v30 v_sub_co_ci_u32_e32 v5, vcc_lo, v5, v31, vcc_lo v_add_co_u32 v6, s0, v6, v30 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_ci_u32_e64 v7, s0, v7, v31, s0 v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_2 ; %bb.86: ; %Flow177 s_or_b32 exec_lo, exec_lo, s11 ; implicit-def: $vgpr8 .LBB0_87: ; %Flow193 s_and_not1_saveexec_b32 s1, s10 s_cbranch_execz .LBB0_116 ; %bb.88: s_load_b64 s[2:3], s[8:9], 0x50 s_waitcnt vmcnt(0) v_mbcnt_lo_u32_b32 v2, -1, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_readfirstlane_b32 s0, v2 v_mov_b32_e32 v9, 0 v_mov_b32_e32 v10, 0 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB0_94 ; %bb.89: v_mov_b32_e32 v0, 0 s_mov_b32 s5, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[5:6], v0, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[3:4], v0, s[2:3] offset:40 global_load_b64 v[9:10], v0, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v3, v3, v5 v_and_b32_e32 v4, v4, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v7, v3, 24 v_mul_lo_u32 v4, v4, 24 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v4, v7, v4 s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v9, v3 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, v10, v4, vcc_lo global_load_b64 v[3:4], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[9:10], v0, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[9:10], v[5:6] s_cbranch_execz .LBB0_93 ; %bb.90: ; %.preheader3.i.i.preheader s_mov_b32 s6, 0 .LBB0_91: ; %.preheader3.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[3:4], v0, s[2:3] offset:40 global_load_b64 v[11:12], v0, s[2:3] v_dual_mov_b32 v5, v9 :: v_dual_mov_b32 v6, v10 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v3, v3, v5 s_waitcnt vmcnt(0) v_mad_u64_u32 v[9:10], null, v3, 24, v[11:12] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v3, v10 :: v_dual_and_b32 v4, v4, v6 v_mad_u64_u32 v[10:11], null, v4, 24, v[3:4] global_load_b64 v[3:4], v[9:10], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[9:10], v0, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[5:6] s_or_b32 s6, vcc_lo, s6 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s6 s_cbranch_execnz .LBB0_91 ; %bb.92: ; %Flow189 s_or_b32 exec_lo, exec_lo, s6 .LBB0_93: ; %Flow191 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s5 .LBB0_94: ; %.loopexit4.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s4, v9 v_readfirstlane_b32 s5, v10 s_mov_b32 s11, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[11:12], v3, s[2:3] offset:40 global_load_b128 v[4:7], v3, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v11 v_readfirstlane_b32 s7, v12 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s8, s7, 24 s_mul_hi_u32 s9, s6, 24 s_mul_i32 s10, s6, 24 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_96 ; %bb.95: s_add_i32 s13, s9, s8 s_waitcnt vmcnt(0) v_add_co_u32 v13, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v14, vcc_lo, s13, v5, vcc_lo v_dual_mov_b32 v9, s11 :: v_dual_mov_b32 v10, v3 v_dual_mov_b32 v11, 2 :: v_dual_mov_b32 v12, 1 global_store_b128 v[13:14], v[9:12], off offset:8 .LBB0_96: s_or_b32 exec_lo, exec_lo, s12 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[9:10], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s6 v_add_co_ci_u32_e32 v7, vcc_lo, s7, v7, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v9 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v0, 0xffffff1f, v8, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v10, vcc_lo v_mov_b32_e32 v2, v3 v_dual_mov_b32 v8, s12 :: v_dual_mov_b32 v11, s15 v_dual_mov_b32 v9, s13 :: v_dual_mov_b32 v10, s14 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_104 ; %bb.97: v_mov_b32_e32 v10, 0 s_mov_b32 s7, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[2:3] offset:32 glc global_load_b64 v[0:1], v10, s[2:3] offset:40 v_dual_mov_b32 v11, s4 :: v_dual_mov_b32 v12, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v1, s5, v1 v_and_b32_e32 v0, s4, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v1, v1, 24 v_mul_hi_u32 v2, v0, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v2, v1 v_add_co_u32 v8, vcc_lo, v4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v9, vcc_lo, v5, v1, vcc_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB0_100 ; %bb.98: ; %.preheader1.i.i.preheader s_mov_b32 s11, 0 .LBB0_99: ; %.preheader1.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_99 .LBB0_100: ; %Flow187 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v3, 0 s_mov_b32 s11, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v2, s11, 0 global_load_b64 v[0:1], v3, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_102 ; %bb.101: s_bcnt1_i32_b32 s11, s11 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s11 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB0_102: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_104 ; %bb.103: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_104: ; %Flow188 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s9, s9, s8 v_add_co_u32 v0, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v1, vcc_lo, s9, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_105: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_107 ; %bb.106: ; in Loop: Header=BB0_105 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_107: ; in Loop: Header=BB0_105 Depth=1 s_or_b32 exec_lo, exec_lo, s6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s6, v2 s_cmp_eq_u32 s6, 0 s_cbranch_scc1 .LBB0_109 ; %bb.108: ; in Loop: Header=BB0_105 Depth=1 s_mov_b32 s6, 0 s_sleep 1 s_branch .LBB0_110 .LBB0_109: ; in Loop: Header=BB0_105 Depth=1 s_mov_b32 s6, -1 .LBB0_110: ; %Flow182 ; in Loop: Header=BB0_105 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s6 s_cbranch_vccnz .LBB0_105 ; %bb.111: global_load_b128 v[0:3], v[6:7], off s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_115 ; %bb.112: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[2:3] offset:40 global_load_b64 v[9:10], v8, s[2:3] offset:24 glc global_load_b64 v[6:7], v8, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_115 ; %bb.113: ; %.preheader.i.i.preheader s_mov_b32 s0, 0 .LBB0_114: ; %.preheader.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_114 .LBB0_115: ; %__ockl_hostcall_preview.exit s_or_b32 exec_lo, exec_lo, s6 .LBB0_116: ; %Flow194 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_waitcnt vmcnt(0) lgkmcnt(0) s_setpc_b64 s[30:31] .Lfunc_end0: .size __ockl_printf_append_string_n, .Lfunc_end0-__ockl_printf_append_string_n ; -- End function .section .AMDGPU.csdata,"",@progbits ; Function info: ; codeLenInByte = 5688 ; NumSgprs: 34 ; NumVgprs: 36 ; ScratchSize: 0 ; MemoryBound: 0 .text .protected _Z8TryHelloPf ; -- Begin function _Z8TryHelloPf .globl _Z8TryHelloPf .p2align 8 .type _Z8TryHelloPf,@function _Z8TryHelloPf: ; @_Z8TryHelloPf ; %bb.0: s_load_b64 s[20:21], s[0:1], 0x58 v_mbcnt_lo_u32_b32 v39, -1, 0 v_mov_b32_e32 v6, 0 v_dual_mov_b32 v38, v0 :: v_dual_mov_b32 v7, 0 s_mov_b32 s18, s15 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mov_b32_e32 v4, v39 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s2, v4 s_mov_b32 s32, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s2, s2, v4 s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB1_6 ; %bb.1: v_mov_b32_e32 v0, 0 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[5:6], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB1_5 ; %bb.2: ; %.preheader3.i.i.i.preheader s_mov_b32 s5, 0 .LBB1_3: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[10:11], v0, s[20:21] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB1_3 ; %bb.4: ; %Flow120 s_or_b32 exec_lo, exec_lo, s5 .LBB1_5: ; %Flow122 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB1_6: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_mov_b32 s10, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[20:21] offset:40 global_load_b128 v[0:3], v5, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v8 v_readfirstlane_b32 s7, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s3, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s2 s_cbranch_execz .LBB1_8 ; %bb.7: v_dual_mov_b32 v6, s10 :: v_dual_mov_b32 v7, v5 s_add_i32 s10, s8, s3 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v11, vcc_lo, s10, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB1_8: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s6 v_add_co_ci_u32_e32 v3, vcc_lo, s7, v3, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_mov_b32_e32 v6, v5 v_dual_mov_b32 v10, s12 :: v_dual_mov_b32 v13, s15 v_dual_mov_b32 v11, s13 :: v_dual_mov_b32 v12, s14 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s6, s2 s_cbranch_execz .LBB1_16 ; %bb.9: v_mov_b32_e32 v10, 0 s_mov_b32 s7, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[2:3], v10, s[20:21] offset:40 v_dual_mov_b32 v11, s4 :: v_dual_mov_b32 v12, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s5, v3 v_and_b32_e32 v2, s4, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB1_12 ; %bb.10: ; %.preheader1.i.i.i.preheader s_mov_b32 s10, 0 .LBB1_11: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s4 :: v_dual_mov_b32 v3, s5 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB1_11 .LBB1_12: ; %Flow118 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v5, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v4, s10, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB1_14 ; %bb.13: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB1_14: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB1_16 ; %bb.15: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB1_16: ; %Flow119 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s3 v_add_co_u32 v0, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB1_17: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB1_19 ; %bb.18: ; in Loop: Header=BB1_17 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB1_19: ; in Loop: Header=BB1_17 Depth=1 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s3, v2 s_cmp_eq_u32 s3, 0 s_cbranch_scc1 .LBB1_21 ; %bb.20: ; in Loop: Header=BB1_17 Depth=1 s_mov_b32 s3, 0 s_sleep 1 s_branch .LBB1_22 .LBB1_21: ; in Loop: Header=BB1_17 Depth=1 s_mov_b32 s3, -1 .LBB1_22: ; %Flow113 ; in Loop: Header=BB1_17 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s3 s_cbranch_vccnz .LBB1_17 ; %bb.23: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB1_27 ; %bb.24: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB1_27 ; %bb.25: ; %.preheader.i.i.i.preheader s_mov_b32 s2, 0 .LBB1_26: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s2, vcc_lo, s2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s2 s_cbranch_execnz .LBB1_26 .LBB1_27: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s3 s_getpc_b64 s[2:3] s_add_u32 s2, s2, .str@rel32@lo+4 s_addc_u32 s3, s3, .str@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) v_dual_mov_b32 v36, 0 :: v_dual_mov_b32 v3, s3 s_cmp_lg_u64 s[2:3], 0 v_mov_b32_e32 v5, 0 s_cselect_b32 s4, -1, 0 s_add_u32 s8, s0, 8 v_cndmask_b32_e64 v2, 0, 1, s4 s_addc_u32 s9, s1, 0 s_getpc_b64 s[0:1] s_add_u32 s0, s0, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s1, s1, __ockl_printf_append_string_n@rel32@hi+12 v_lshlrev_b32_e32 v4, 5, v2 v_mov_b32_e32 v2, s2 s_swappc_b64 s[30:31], s[0:1] v_mov_b32_e32 v2, v39 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_33 ; %bb.28: global_load_b64 v[5:6], v36, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[3:4], v36, s[20:21] offset:40 global_load_b64 v[7:8], v36, s[20:21] s_mov_b32 s2, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v3, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v4, v4, 24 v_mul_hi_u32 v9, v3, 24 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v4, v9, v4 s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v7, v3 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, v8, v4, vcc_lo global_load_b64 v[3:4], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v36, v[3:6], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[5:6] s_cbranch_execz .LBB1_32 ; %bb.29: ; %.preheader3.i.i.i6.preheader v_mov_b32_e32 v3, 0 s_mov_b32 s3, 0 .LBB1_30: ; %.preheader3.i.i.i6 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB1_30 ; %bb.31: ; %Flow106 s_or_b32 exec_lo, exec_lo, s3 .LBB1_32: ; %Flow108 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB1_33: ; %.loopexit4.i.i.i1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_clause 0x1 global_load_b64 v[10:11], v36, s[20:21] offset:40 global_load_b128 v[4:7], v36, s[20:21] v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB1_35 ; %bb.34: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, 0 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB1_35: s_or_b32 exec_lo, exec_lo, s9 v_mov_b32_e32 v3, 0 s_lshl_b64 s[4:5], s[4:5], 12 s_mov_b32 s8, 0 v_and_or_b32 v0, 0xffffff1f, v0, 32 s_mov_b32 s9, s8 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v6, vcc_lo, s5, v7, vcc_lo s_mov_b32 s10, s8 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v10, vcc_lo, v2, v8 v_mov_b32_e32 v2, s18 s_mov_b32 s11, s8 v_add_co_ci_u32_e32 v11, vcc_lo, v6, v9, vcc_lo v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, s9 v_dual_mov_b32 v8, s10 :: v_dual_mov_b32 v9, s11 s_clause 0x3 global_store_b128 v[10:11], v[0:3], off global_store_b128 v[10:11], v[6:9], off offset:16 global_store_b128 v[10:11], v[6:9], off offset:32 global_store_b128 v[10:11], v[6:9], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB1_43 ; %bb.36: s_clause 0x1 global_load_b64 v[14:15], v3, s[20:21] offset:32 glc global_load_b64 v[0:1], v3, s[20:21] offset:40 v_dual_mov_b32 v12, s2 :: v_dual_mov_b32 v13, s3 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v0, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v1, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[0:1], v[14:15], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v3, v[12:15], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[8:9], v[14:15] s_cbranch_execz .LBB1_39 ; %bb.37: ; %.preheader1.i.i.i4.preheader s_mov_b32 s8, 0 .LBB1_38: ; %.preheader1.i.i.i4 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v6, s2 :: v_dual_mov_b32 v7, s3 s_sleep 1 global_store_b64 v[0:1], v[8:9], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[6:7], v3, v[6:9], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB1_38 .LBB1_39: ; %Flow104 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB1_41 ; %bb.40: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB1_41: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB1_43 ; %bb.42: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB1_43: ; %Flow105 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB1_44: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_46 ; %bb.45: ; in Loop: Header=BB1_44 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB1_46: ; in Loop: Header=BB1_44 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB1_48 ; %bb.47: ; in Loop: Header=BB1_44 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB1_49 .LBB1_48: ; in Loop: Header=BB1_44 Depth=1 s_mov_b32 s1, -1 .LBB1_49: ; %Flow99 ; in Loop: Header=BB1_44 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB1_44 ; %bb.50: global_load_b64 v[36:37], v[10:11], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_54 ; %bb.51: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB1_54 ; %bb.52: ; %.preheader.i.i.i3.preheader s_mov_b32 s0, 0 .LBB1_53: ; %.preheader.i.i.i3 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB1_53 .LBB1_54: ; %__ockl_printf_append_args.exit s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v39 v_mov_b32_e32 v4, 0 v_mov_b32_e32 v5, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v39 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_60 ; %bb.55: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[3:4], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v6 v_and_b32_e32 v2, v2, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v5, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v5, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v3, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v4, v2, vcc_lo global_load_b64 v[4:5], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[6:7] s_cbranch_execz .LBB1_59 ; %bb.56: ; %.preheader3.i.i.i12.preheader s_mov_b32 s3, 0 .LBB1_57: ; %.preheader3.i.i.i12 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[8:9], v0, s[20:21] v_dual_mov_b32 v7, v5 :: v_dual_mov_b32 v6, v4 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v1, v1, v6 s_waitcnt vmcnt(0) v_mad_u64_u32 v[3:4], null, v1, 24, v[8:9] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v1, v4 :: v_dual_and_b32 v2, v2, v7 v_mad_u64_u32 v[4:5], null, v2, 24, v[1:2] global_load_b64 v[4:5], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB1_57 ; %bb.58: ; %Flow92 s_or_b32 exec_lo, exec_lo, s3 .LBB1_59: ; %Flow94 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB1_60: ; %.loopexit4.i.i.i7 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v40, 0 v_readfirstlane_b32 s2, v4 v_readfirstlane_b32 s3, v5 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[6:7], v40, s[20:21] offset:40 global_load_b128 v[0:3], v40, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB1_62 ; %bb.61: v_dual_mov_b32 v4, s8 :: v_dual_mov_b32 v5, v40 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v9, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v6, 2 :: v_dual_mov_b32 v7, 1 global_store_b128 v[8:9], v[4:7], off offset:8 .LBB1_62: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[4:5], 6, v[39:40] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v4 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v36, 0xffffff1d, v36, 34 v_add_co_ci_u32_e32 v7, vcc_lo, v3, v5, vcc_lo v_dual_mov_b32 v39, v40 :: v_dual_mov_b32 v2, s8 v_dual_mov_b32 v3, s9 :: v_dual_mov_b32 v4, s10 v_mov_b32_e32 v5, s11 s_clause 0x3 global_store_b128 v[6:7], v[36:39], off global_store_b128 v[6:7], v[2:5], off offset:16 global_store_b128 v[6:7], v[2:5], off offset:32 global_store_b128 v[6:7], v[2:5], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB1_70 ; %bb.63: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s2 v_mov_b32_e32 v10, s3 s_clause 0x1 global_load_b64 v[11:12], v8, s[20:21] offset:32 glc global_load_b64 v[2:3], v8, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[9:12], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[11:12] s_cbranch_execz .LBB1_66 ; %bb.64: ; %.preheader1.i.i.i10.preheader s_mov_b32 s8, 0 .LBB1_65: ; %.preheader1.i.i.i10 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB1_65 .LBB1_66: ; %Flow90 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB1_68 ; %bb.67: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB1_68: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB1_70 ; %bb.69: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB1_70: ; %Flow91 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB1_71: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_73 ; %bb.72: ; in Loop: Header=BB1_71 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB1_73: ; in Loop: Header=BB1_71 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB1_75 ; %bb.74: ; in Loop: Header=BB1_71 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB1_76 .LBB1_75: ; in Loop: Header=BB1_71 Depth=1 s_mov_b32 s1, -1 .LBB1_76: ; %Flow85 ; in Loop: Header=BB1_71 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB1_71 ; %bb.77: s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_81 ; %bb.78: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB1_81 ; %bb.79: ; %.preheader.i.i.i9.preheader s_mov_b32 s0, 0 .LBB1_80: ; %.preheader.i.i.i9 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB1_80 .LBB1_81: ; %__ockl_printf_append_args.exit13 s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z8TryHelloPf .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 264 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 41 .amdhsa_next_free_sgpr 33 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end1: .size _Z8TryHelloPf, .Lfunc_end1-_Z8TryHelloPf ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 4200 ; NumSgprs: 35 ; NumVgprs: 41 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 4 ; VGPRBlocks: 5 ; NumSGPRsForWavesPerEU: 35 ; NumVGPRsForWavesPerEU: 41 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z8setHelloPff ; -- Begin function _Z8setHelloPff .globl _Z8setHelloPff .p2align 8 .type _Z8setHelloPff,@function _Z8setHelloPff: ; @_Z8setHelloPff ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x8 s_load_b64 s[0:1], s[0:1], 0x0 s_waitcnt lgkmcnt(0) v_dual_mov_b32 v0, 0 :: v_dual_mov_b32 v1, s2 global_store_b32 v0, v1, s[0:1] s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z8setHelloPff .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 12 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 2 .amdhsa_next_free_sgpr 3 .amdhsa_reserve_vcc 0 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end2: .size _Z8setHelloPff, .Lfunc_end2-_Z8setHelloPff ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 52 ; NumSgprs: 3 ; NumVgprs: 2 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 0 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 3 ; NumVGPRsForWavesPerEU: 2 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z9helloCUDAf ; -- Begin function _Z9helloCUDAf .globl _Z9helloCUDAf .p2align 8 .type _Z9helloCUDAf,@function _Z9helloCUDAf: ; @_Z9helloCUDAf ; %bb.0: s_load_b64 s[20:21], s[0:1], 0x58 v_mbcnt_lo_u32_b32 v40, -1, 0 s_mov_b64 s[18:19], s[0:1] v_mov_b32_e32 v6, 0 v_dual_mov_b32 v38, v0 :: v_dual_mov_b32 v7, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mov_b32_e32 v4, v40 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_mov_b32 s32, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_6 ; %bb.1: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[5:6], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB3_5 ; %bb.2: ; %.preheader3.i.i.i.preheader s_mov_b32 s3, 0 .LBB3_3: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[10:11], v0, s[20:21] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB3_3 ; %bb.4: ; %Flow121 s_or_b32 exec_lo, exec_lo, s3 .LBB3_5: ; %Flow123 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB3_6: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[20:21] offset:40 global_load_b128 v[0:3], v5, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB3_8 ; %bb.7: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB3_8: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB3_15 ; %bb.9: v_mov_b32_e32 v10, 0 s_mov_b32 s5, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[2:3], v10, s[20:21] offset:40 v_dual_mov_b32 v11, s2 :: v_dual_mov_b32 v12, s3 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s3, v3 v_and_b32_e32 v2, s2, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB3_11 .LBB3_10: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB3_10 .LBB3_11: ; %Flow119 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB3_13 ; %bb.12: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB3_13: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB3_15 ; %bb.14: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB3_15: ; %Flow120 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB3_16: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_18 ; %bb.17: ; in Loop: Header=BB3_16 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB3_18: ; in Loop: Header=BB3_16 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB3_20 ; %bb.19: ; in Loop: Header=BB3_16 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB3_21 .LBB3_20: ; in Loop: Header=BB3_16 Depth=1 s_mov_b32 s1, -1 .LBB3_21: ; %Flow114 ; in Loop: Header=BB3_16 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB3_16 ; %bb.22: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_26 ; %bb.23: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB3_26 ; %bb.24: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB3_25: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB3_25 .LBB3_26: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.1@rel32@lo+4 s_addc_u32 s1, s1, .str.1@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v5, 0 s_cselect_b32 s4, 23, 0 s_add_u32 s8, s18, 8 v_mov_b32_e32 v4, s4 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v5, v40 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v5 v_mov_b32_e32 v7, 0 v_dual_mov_b32 v37, v1 :: v_dual_mov_b32 v8, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v5 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_32 ; %bb.27: v_mov_b32_e32 v1, 0 s_mov_b32 s2, exec_lo global_load_b64 v[9:10], v1, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[2:3], v1, s[20:21] offset:40 global_load_b64 v[6:7], v1, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v2, v2, v9 v_and_b32_e32 v3, v3, v10 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v3, v3, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, v7, v3, vcc_lo global_load_b64 v[7:8], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[7:8], v1, v[7:10], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[7:8], v[9:10] s_cbranch_execz .LBB3_31 ; %bb.28: ; %.preheader3.i.i.i6.preheader s_mov_b32 s3, 0 .LBB3_29: ; %.preheader3.i.i.i6 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[2:3], v1, s[20:21] offset:40 global_load_b64 v[11:12], v1, s[20:21] v_dual_mov_b32 v10, v8 :: v_dual_mov_b32 v9, v7 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v2, v9 v_and_b32_e32 v8, v3, v10 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[6:7], null, v2, 24, v[11:12] v_mov_b32_e32 v2, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[3:4], null, v8, 24, v[2:3] v_mov_b32_e32 v7, v3 global_load_b64 v[7:8], v[6:7], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[7:8], v1, v[7:10], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[9:10] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB3_29 ; %bb.30: ; %Flow107 s_or_b32 exec_lo, exec_lo, s3 .LBB3_31: ; %Flow109 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB3_32: ; %.loopexit4.i.i.i1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v6, 0 v_readfirstlane_b32 s2, v7 v_readfirstlane_b32 s3, v8 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[9:10], v6, s[20:21] offset:40 global_load_b128 v[1:4], v6, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v9 v_readfirstlane_b32 s5, v10 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB3_34 ; %bb.33: v_dual_mov_b32 v7, s8 :: v_dual_mov_b32 v8, v6 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v11, vcc_lo, v1, s7 v_add_co_ci_u32_e32 v12, vcc_lo, s8, v2, vcc_lo v_dual_mov_b32 v9, 2 :: v_dual_mov_b32 v10, 1 global_store_b128 v[11:12], v[7:10], off offset:8 .LBB3_34: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[7:8], 6, v[5:6] s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v3, s4 v_add_co_ci_u32_e32 v4, vcc_lo, s5, v4, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v7, vcc_lo, v3, v7 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v36, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v8, vcc_lo, v4, v8, vcc_lo v_mov_b32_e32 v39, v6 v_dual_mov_b32 v3, s8 :: v_dual_mov_b32 v6, s11 v_dual_mov_b32 v4, s9 :: v_dual_mov_b32 v5, s10 s_clause 0x3 global_store_b128 v[7:8], v[36:39], off global_store_b128 v[7:8], v[3:6], off offset:16 global_store_b128 v[7:8], v[3:6], off offset:32 global_store_b128 v[7:8], v[3:6], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB3_42 ; %bb.35: v_dual_mov_b32 v0, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v0, s[20:21] offset:32 glc global_load_b64 v[3:4], v0, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v3 v_readfirstlane_b32 s9, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v9, vcc_lo, v1, s8 v_add_co_ci_u32_e32 v10, vcc_lo, s9, v2, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[9:10], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v0, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[5:6], v[13:14] s_cbranch_execz .LBB3_38 ; %bb.36: ; %.preheader1.i.i.i4.preheader s_mov_b32 s8, 0 .LBB3_37: ; %.preheader1.i.i.i4 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v3, s2 :: v_dual_mov_b32 v4, s3 s_sleep 1 global_store_b64 v[9:10], v[5:6], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[3:4], v0, v[3:6], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[3:4], v[5:6] v_dual_mov_b32 v6, v4 :: v_dual_mov_b32 v5, v3 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB3_37 .LBB3_38: ; %Flow105 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v6, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v0, s8, 0 global_load_b64 v[3:4], v6, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB3_40 ; %bb.39: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v5, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[3:4], v[5:6], off offset:8 .LBB3_40: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[5:6], v[3:4], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[5:6] s_cbranch_vccnz .LBB3_42 ; %bb.41: global_load_b32 v3, v[3:4], off offset:24 v_mov_b32_e32 v4, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v3 s_waitcnt_vscnt null, 0x0 global_store_b64 v[5:6], v[3:4], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB3_42: ; %Flow106 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v1, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v2, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB3_43: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_45 ; %bb.44: ; in Loop: Header=BB3_43 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB3_45: ; in Loop: Header=BB3_43 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB3_47 ; %bb.46: ; in Loop: Header=BB3_43 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB3_48 .LBB3_47: ; in Loop: Header=BB3_43 Depth=1 s_mov_b32 s1, -1 .LBB3_48: ; %Flow100 ; in Loop: Header=BB3_43 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB3_43 ; %bb.49: global_load_b64 v[0:1], v[7:8], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_53 ; %bb.50: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB3_53 ; %bb.51: ; %.preheader.i.i.i3.preheader s_mov_b32 s0, 0 .LBB3_52: ; %.preheader.i.i.i3 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB3_52 .LBB3_53: ; %__ockl_printf_append_args.exit s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v40 v_mov_b32_e32 v2, 0 v_mov_b32_e32 v3, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v40 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_59 ; %bb.54: v_mov_b32_e32 v4, 0 s_mov_b32 s2, exec_lo global_load_b64 v[7:8], v4, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[2:3], v4, s[20:21] offset:40 global_load_b64 v[5:6], v4, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v3, v3, v8 v_and_b32_e32 v2, v2, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v5, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, v6, v3, vcc_lo global_load_b64 v[5:6], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[2:3], v4, v[5:8], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[2:3], v[7:8] s_cbranch_execz .LBB3_58 ; %bb.55: ; %.preheader3.i.i.i12.preheader s_mov_b32 s3, 0 .LBB3_56: ; %.preheader3.i.i.i12 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[5:6], v4, s[20:21] offset:40 global_load_b64 v[9:10], v4, s[20:21] v_dual_mov_b32 v8, v3 :: v_dual_mov_b32 v7, v2 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) v_mad_u64_u32 v[2:3], null, v5, 24, v[9:10] v_and_b32_e32 v9, v6, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v9, 24, v[3:4] v_mov_b32_e32 v3, v5 global_load_b64 v[5:6], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[2:3], v4, v[5:8], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[7:8] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB3_56 ; %bb.57: ; %Flow93 s_or_b32 exec_lo, exec_lo, s3 .LBB3_58: ; %Flow95 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB3_59: ; %.loopexit4.i.i.i7 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v41, 0 v_readfirstlane_b32 s2, v2 v_readfirstlane_b32 s3, v3 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[8:9], v41, s[20:21] offset:40 global_load_b128 v[4:7], v41, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB3_61 ; %bb.60: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v41 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v3, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[2:3], v[8:11], off offset:8 .LBB3_61: s_or_b32 exec_lo, exec_lo, s9 s_load_b32 s8, s[18:19], 0x0 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[40:41] s_waitcnt vmcnt(0) v_add_co_u32 v6, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo v_and_or_b32 v0, 0xffffff1d, v0, 34 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v10, vcc_lo, v6, v8 v_add_co_ci_u32_e32 v11, vcc_lo, v7, v9, vcc_lo s_waitcnt lgkmcnt(0) v_cvt_f64_f32_e32 v[2:3], s8 s_mov_b32 s8, 0 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, s9 v_dual_mov_b32 v8, s10 :: v_dual_mov_b32 v9, s11 s_clause 0x3 global_store_b128 v[10:11], v[0:3], off global_store_b128 v[10:11], v[6:9], off offset:16 global_store_b128 v[10:11], v[6:9], off offset:32 global_store_b128 v[10:11], v[6:9], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB3_69 ; %bb.62: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s2 v_mov_b32_e32 v10, s3 s_clause 0x1 global_load_b64 v[11:12], v8, s[20:21] offset:32 glc global_load_b64 v[0:1], v8, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[9:12], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[11:12] s_cbranch_execz .LBB3_65 ; %bb.63: ; %.preheader1.i.i.i10.preheader s_mov_b32 s8, 0 .LBB3_64: ; %.preheader1.i.i.i10 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[6:7], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v8, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB3_64 .LBB3_65: ; %Flow91 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB3_67 ; %bb.66: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB3_67: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB3_69 ; %bb.68: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB3_69: ; %Flow92 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB3_70: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_72 ; %bb.71: ; in Loop: Header=BB3_70 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB3_72: ; in Loop: Header=BB3_70 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB3_74 ; %bb.73: ; in Loop: Header=BB3_70 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB3_75 .LBB3_74: ; in Loop: Header=BB3_70 Depth=1 s_mov_b32 s1, -1 .LBB3_75: ; %Flow86 ; in Loop: Header=BB3_70 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB3_70 ; %bb.76: s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_80 ; %bb.77: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB3_80 ; %bb.78: ; %.preheader.i.i.i9.preheader s_mov_b32 s0, 0 .LBB3_79: ; %.preheader.i.i.i9 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB3_79 .LBB3_80: ; %__ockl_printf_append_args.exit13 s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z9helloCUDAf .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 264 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 42 .amdhsa_next_free_sgpr 33 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end3: .size _Z9helloCUDAf, .Lfunc_end3-_Z9helloCUDAf ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 4212 ; NumSgprs: 35 ; NumVgprs: 42 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 4 ; VGPRBlocks: 5 ; NumSGPRsForWavesPerEU: 35 ; NumVGPRsForWavesPerEU: 42 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .protected hello ; @hello .type hello,@object .section .bss,"aw",@nobits .globl hello .p2align 3, 0x0 hello: .quad 0 .size hello, 8 .type .str,@object ; @.str .section .rodata.str1.1,"aMS",@progbits,1 .str: .asciz "Hello from block %d, thread %d\n" .size .str, 32 .type .str.1,@object ; @.str.1 .str.1: .asciz "Hello thread %d, f=%f\n" .size .str.1, 23 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym hello .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: hidden_block_count_x - .offset: 12 .size: 4 .value_kind: hidden_block_count_y - .offset: 16 .size: 4 .value_kind: hidden_block_count_z - .offset: 20 .size: 2 .value_kind: hidden_group_size_x - .offset: 22 .size: 2 .value_kind: hidden_group_size_y - .offset: 24 .size: 2 .value_kind: hidden_group_size_z - .offset: 26 .size: 2 .value_kind: hidden_remainder_x - .offset: 28 .size: 2 .value_kind: hidden_remainder_y - .offset: 30 .size: 2 .value_kind: hidden_remainder_z - .offset: 48 .size: 8 .value_kind: hidden_global_offset_x - .offset: 56 .size: 8 .value_kind: hidden_global_offset_y - .offset: 64 .size: 8 .value_kind: hidden_global_offset_z - .offset: 72 .size: 2 .value_kind: hidden_grid_dims - .offset: 88 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 264 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z8TryHelloPf .private_segment_fixed_size: 0 .sgpr_count: 35 .sgpr_spill_count: 0 .symbol: _Z8TryHelloPf.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 41 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 12 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z8setHelloPff .private_segment_fixed_size: 0 .sgpr_count: 3 .sgpr_spill_count: 0 .symbol: _Z8setHelloPff.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 2 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .offset: 0 .size: 4 .value_kind: by_value - .offset: 8 .size: 4 .value_kind: hidden_block_count_x - .offset: 12 .size: 4 .value_kind: hidden_block_count_y - .offset: 16 .size: 4 .value_kind: hidden_block_count_z - .offset: 20 .size: 2 .value_kind: hidden_group_size_x - .offset: 22 .size: 2 .value_kind: hidden_group_size_y - .offset: 24 .size: 2 .value_kind: hidden_group_size_z - .offset: 26 .size: 2 .value_kind: hidden_remainder_x - .offset: 28 .size: 2 .value_kind: hidden_remainder_y - .offset: 30 .size: 2 .value_kind: hidden_remainder_z - .offset: 48 .size: 8 .value_kind: hidden_global_offset_x - .offset: 56 .size: 8 .value_kind: hidden_global_offset_y - .offset: 64 .size: 8 .value_kind: hidden_global_offset_z - .offset: 72 .size: 2 .value_kind: hidden_grid_dims - .offset: 88 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 264 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z9helloCUDAf .private_segment_fixed_size: 0 .sgpr_count: 35 .sgpr_spill_count: 0 .symbol: _Z9helloCUDAf.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 42 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
d40c6bb81db49771d3139a3e7eb72b47128ced5d
#include <stdio.h> #include <math.h> #include <cuda_runtime.h> const double pi = 3.14159265358979323846; void X_init(double *a, int numTicks, double delta) { for (int i = 0; i <= numTicks; ++i) for (int j = 0; j <= numTicks; ++j) a[i*(numTicks+1) + j] = (double)j * delta; } void Y_init(double *a, int numTicks, double delta) { for (int i = 0; i <= numTicks; ++i) for (int j = 0; j <= numTicks; ++j) a[i*(numTicks+1) + j] = (double)i * delta; } void array_show(double *a, int numTicks) { for (int i = 0; i <= numTicks; ++i) { for (int j = 0; j <= numTicks; ++j) printf("%3d ", (int)a[i*(numTicks+1) + j]); printf("\n"); } } __global__ void kernel(double *x, double *y, double *z, double mux, double muy, double b4, int size) { int tid = threadIdx.x + blockIdx.x * blockDim.x; if (tid >= size) return; // initial values double x0 = (double)x[tid]; double y0 = (double)y[tid]; double px0 = 0.0, py0 = 0.0; // проверка вхождение в круг, до первой итерации if (x0*x0 + y0*y0 >= 1.0) { z[tid] = 0.0; return; } int n; double x1, px1, px2, y1, py1, py2; for (n = 0; n <= 100001; n++) { if (x0*x0 + y0*y0 < 1.0) { x1 = x0 * cos(2.0*pi*mux) + px0 * sin(2.0*pi*mux); px1 = -x0 * sin(2.0*pi*mux) + px0 * cos(2.0*pi*mux); y1 = y0 * cos(2.0*pi*muy) + py0 * sin(2.0*pi*muy); py1 = -y0 * sin(2.0*pi*muy) + py0 * cos(2.0*pi*muy); px2 = px1 + b4 * (x1*x1*x1 - 3.0*x1*y1*y1); py2 = py1 - b4 * (y1*y1*y1 - 3.0*x1*x1*y1); x0 = x1; y0 = y1; px0 = px2; py0 = py2; } else { break; } } n--; z[tid] = (double)(n); } int main(void) { const double mux = 0.32; const double muy = 0.32; const double b4 = 0.50; int numTicks = 10; double delta = 1.0 / numTicks; int arraySize =(numTicks + 1) * (numTicks + 1); int numBytes = arraySize * sizeof(double); double *x, *y, *z, *x_dev, *y_dev, *z_dev; // allocate host memory x = (double *) malloc(numBytes); y = (double *) malloc(numBytes); z = (double *) malloc(numBytes); // allocate X, Y array X_init(x, numTicks, delta); Y_init(y, numTicks, delta); // allocate device memory cudaMalloc( (void**) &x_dev, numBytes ); cudaMalloc( (void**) &y_dev, numBytes ); cudaMalloc( (void**) &z_dev, numBytes ); // copy X, Y from host to device cudaMemcpy( x_dev, x, numBytes, cudaMemcpyHostToDevice); cudaMemcpy( y_dev, y, numBytes, cudaMemcpyHostToDevice); cudaMemcpy( z_dev, z, numBytes, cudaMemcpyHostToDevice); // GPU kernel int threadNum = 512; kernel <<< arraySize/threadNum + 1, threadNum >>> (x_dev, y_dev, z_dev, mux, muy, b4, arraySize); // copy Z from device to host cudaMemcpy( z, z_dev, numBytes, cudaMemcpyDeviceToHost); // show result array_show(z, numTicks); // memory free cudaFree(x_dev); free(x); cudaFree(y_dev); free(y); cudaFree(z_dev); free(z); return 0; }
.file "tmpxft_002270db_00000000-6_main.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2033: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2033: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z6X_initPdid .type _Z6X_initPdid, @function _Z6X_initPdid: .LFB2027: .cfi_startproc endbr64 movslq %esi, %rax xorl %edx, %edx leaq 8(,%rax,8), %rcx .L3: cmpl %esi, %edx jg .L8 xorl %eax, %eax .L4: cvtsi2sdl %eax, %xmm1 mulsd %xmm0, %xmm1 movsd %xmm1, (%rdi,%rax,8) incq %rax cmpl %eax, %esi jge .L4 incl %edx addq %rcx, %rdi jmp .L3 .L8: ret .cfi_endproc .LFE2027: .size _Z6X_initPdid, .-_Z6X_initPdid .globl _Z6Y_initPdid .type _Z6Y_initPdid, @function _Z6Y_initPdid: .LFB2028: .cfi_startproc endbr64 movslq %esi, %rax leaq 8(,%rax,8), %rcx xorl %eax, %eax .L10: cmpl %esi, %eax jg .L14 cvtsi2sdl %eax, %xmm1 xorl %edx, %edx mulsd %xmm0, %xmm1 .L11: movsd %xmm1, (%rdi,%rdx,8) incq %rdx cmpl %edx, %esi jge .L11 incl %eax addq %rcx, %rdi jmp .L10 .L14: ret .cfi_endproc .LFE2028: .size _Z6Y_initPdid, .-_Z6Y_initPdid .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "%3d " .LC1: .string "\n" .text .globl _Z10array_showPdi .type _Z10array_showPdi, @function _Z10array_showPdi: .LFB2029: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 movslq %esi, %rax leaq .LC0(%rip), %r15 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 leaq 8(,%rax,8), %r14 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 xorl %r13d, %r13d pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 movq %rdi, %rbp pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movq %rax, %rbx pushq %rdx .cfi_def_cfa_offset 64 .L16: cmpl %ebx, %r13d jg .L21 xorl %r12d, %r12d .L17: cvttsd2sil 0(%rbp,%r12,8), %edx movq %r15, %rsi movl $2, %edi xorl %eax, %eax incq %r12 call __printf_chk@PLT cmpl %r12d, %ebx jge .L17 leaq .LC1(%rip), %rsi xorl %eax, %eax incl %r13d addq %r14, %rbp movl $2, %edi call __printf_chk@PLT jmp .L16 .L21: popq %rax .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2029: .size _Z10array_showPdi, .-_Z10array_showPdi .globl _Z33__device_stub__Z6kernelPdS_S_dddiPdS_S_dddi .type _Z33__device_stub__Z6kernelPdS_S_dddiPdS_S_dddi, @function _Z33__device_stub__Z6kernelPdS_S_dddiPdS_S_dddi: .LFB2055: .cfi_startproc endbr64 subq $200, %rsp .cfi_def_cfa_offset 208 movq %rdi, 56(%rsp) leaq 80(%rsp), %rdi movq %rsi, 48(%rsp) leaq 92(%rsp), %rsi movq %rdx, 40(%rsp) leaq 64(%rsp), %rdx movl %ecx, 12(%rsp) leaq 72(%rsp), %rcx movsd %xmm0, 32(%rsp) movsd %xmm1, 24(%rsp) movsd %xmm2, 16(%rsp) movq %fs:40, %rax movq %rax, 184(%rsp) xorl %eax, %eax leaq 56(%rsp), %rax movl $1, 88(%rsp) movq %rax, 128(%rsp) leaq 48(%rsp), %rax movq %rax, 136(%rsp) leaq 40(%rsp), %rax movq %rax, 144(%rsp) leaq 32(%rsp), %rax movq %rax, 152(%rsp) leaq 24(%rsp), %rax movq %rax, 160(%rsp) leaq 16(%rsp), %rax movq %rax, 168(%rsp) leaq 12(%rsp), %rax movq %rax, 176(%rsp) movabsq $4294967297, %rax movq %rax, 80(%rsp) movq %rax, 92(%rsp) movl $1, 100(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L22 pushq 72(%rsp) .cfi_def_cfa_offset 216 leaq _Z6kernelPdS_S_dddi(%rip), %rdi pushq 72(%rsp) .cfi_def_cfa_offset 224 movq 108(%rsp), %rcx movl 116(%rsp), %r8d movq 96(%rsp), %rsi movl 104(%rsp), %edx leaq 144(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 216 popq %rdx .cfi_def_cfa_offset 208 .L22: movq 184(%rsp), %rax subq %fs:40, %rax je .L24 call __stack_chk_fail@PLT .L24: addq $200, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2055: .size _Z33__device_stub__Z6kernelPdS_S_dddiPdS_S_dddi, .-_Z33__device_stub__Z6kernelPdS_S_dddiPdS_S_dddi .globl _Z6kernelPdS_S_dddi .type _Z6kernelPdS_S_dddi, @function _Z6kernelPdS_S_dddi: .LFB2056: .cfi_startproc endbr64 jmp _Z33__device_stub__Z6kernelPdS_S_dddiPdS_S_dddi .cfi_endproc .LFE2056: .size _Z6kernelPdS_S_dddi, .-_Z6kernelPdS_S_dddi .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2030: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 movl $968, %edi pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $64, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 56(%rsp) xorl %eax, %eax call malloc@PLT movl $968, %edi movq %rax, %r12 call malloc@PLT movl $968, %edi movq %rax, %rbp call malloc@PLT movsd .LC2(%rip), %xmm0 movl $10, %esi movq %r12, %rdi movq %rax, %rbx call _Z6X_initPdid movq %rbp, %rdi call _Z6Y_initPdid leaq 8(%rsp), %rdi movl $968, %esi call cudaMalloc@PLT leaq 16(%rsp), %rdi movl $968, %esi call cudaMalloc@PLT leaq 24(%rsp), %rdi movl $968, %esi call cudaMalloc@PLT movq 8(%rsp), %rdi movl $1, %ecx movq %r12, %rsi movl $968, %edx call cudaMemcpy@PLT movq 16(%rsp), %rdi movl $1, %ecx movq %rbp, %rsi movl $968, %edx call cudaMemcpy@PLT movq 24(%rsp), %rdi movl $1, %ecx movq %rbx, %rsi movl $968, %edx call cudaMemcpy@PLT movl $8388609, %edx xorl %r9d, %r9d xorl %r8d, %r8d salq $9, %rdx movl $1, %ecx movl $1, %esi movabsq $4294967297, %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L28 movq 24(%rsp), %rdx movq 16(%rsp), %rsi movl $121, %ecx movsd .LC4(%rip), %xmm0 movsd .LC3(%rip), %xmm2 movq 8(%rsp), %rdi movaps %xmm0, %xmm1 call _Z33__device_stub__Z6kernelPdS_S_dddiPdS_S_dddi .L28: movq 24(%rsp), %rsi movl $2, %ecx movl $968, %edx movq %rbx, %rdi call cudaMemcpy@PLT movl $10, %esi movq %rbx, %rdi call _Z10array_showPdi movq 8(%rsp), %rdi call cudaFree@PLT movq %r12, %rdi call free@PLT movq 16(%rsp), %rdi call cudaFree@PLT movq %rbp, %rdi call free@PLT movq 24(%rsp), %rdi call cudaFree@PLT movq %rbx, %rdi call free@PLT movq 56(%rsp), %rax subq %fs:40, %rax je .L29 call __stack_chk_fail@PLT .L29: addq $64, %rsp .cfi_def_cfa_offset 32 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2030: .size main, .-main .section .rodata.str1.1 .LC5: .string "_Z6kernelPdS_S_dddi" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2058: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC5(%rip), %rdx movq %rax, %rdi leaq _Z6kernelPdS_S_dddi(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2058: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC2: .long -1717986918 .long 1069128089 .align 8 .LC3: .long 0 .long 1071644672 .align 8 .LC4: .long 1202590843 .long 1070889697 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z6kernelPdS_S_dddi .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fc800078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e220000002500 */ /*0020*/ IADD3 R1, R1, -0x30, RZ ; /* 0xffffffd001017810 */ /* 0x000fc60007ffe0ff */ /*0030*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e220000002100 */ /*0040*/ R2UR UR5, R1 ; /* 0x00000000010573c2 */ /* 0x0002a200000e0000 */ /*0050*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x001fca00078e0203 */ /*0060*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x190], PT ; /* 0x0000640000007a0c */ /* 0x000fda0003f06270 */ /*0070*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0080*/ IMAD.MOV.U32 R9, RZ, RZ, 0x8 ; /* 0x00000008ff097424 */ /* 0x006fe200078e00ff */ /*0090*/ ULDC.64 UR12, c[0x0][0x118] ; /* 0x00004600000c7ab9 */ /* 0x000fc60000000a00 */ /*00a0*/ IMAD.WIDE R4, R0, R9, c[0x0][0x168] ; /* 0x00005a0000047625 */ /* 0x000fc800078e0209 */ /*00b0*/ IMAD.WIDE R2, R0, R9, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fe200078e0209 */ /*00c0*/ LDG.E.64 R14, [R4.64] ; /* 0x0000000c040e7981 */ /* 0x000ea8000c1e1b00 */ /*00d0*/ LDG.E.64 R22, [R2.64] ; /* 0x0000000c02167981 */ /* 0x000ee2000c1e1b00 */ /*00e0*/ DMUL R6, R14, R14 ; /* 0x0000000e0e067228 */ /* 0x004ecc0000000000 */ /*00f0*/ DFMA R6, R22, R22, R6 ; /* 0x000000161606722b */ /* 0x008e0c0000000006 */ /*0100*/ DSETP.GE.AND P0, PT, R6, 1, PT ; /* 0x3ff000000600742a */ /* 0x0010640003f06000 */ /*0110*/ IMAD.WIDE R6, R0, R9, c[0x0][0x170] ; /* 0x00005c0000067625 */ /* 0x001fd800078e0209 */ /*0120*/ @P0 STG.E.64 [R6.64], RZ ; /* 0x000000ff06000986 */ /* 0x0021e2000c101b0c */ /*0130*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0140*/ IMAD.MOV.U32 R2, RZ, RZ, 0x54442d18 ; /* 0x54442d18ff027424 */ /* 0x000fe200078e00ff */ /*0150*/ BSSY B0, 0x1f10 ; /* 0x00001db000007945 */ /* 0x000fe20003800000 */ /*0160*/ IMAD.MOV.U32 R3, RZ, RZ, 0x401921fb ; /* 0x401921fbff037424 */ /* 0x000fe200078e00ff */ /*0170*/ CS2R R12, SRZ ; /* 0x00000000000c7805 */ /* 0x000fe2000001ff00 */ /*0180*/ CS2R R24, SRZ ; /* 0x0000000000187805 */ /* 0x000fe2000001ff00 */ /*0190*/ ULDC UR4, c[0x0][0x20] ; /* 0x0000080000047ab9 */ /* 0x000fe40000000800 */ /*01a0*/ UIADD3 UR5, UR5, UR4, URZ ; /* 0x0000000405057290 */ /* 0x000fe2000fffe03f */ /*01b0*/ DMUL R4, R2, c[0x0][0x178] ; /* 0x00005e0002047a28 */ /* 0x000e480000000000 */ /*01c0*/ DMUL R2, R2, c[0x0][0x180] ; /* 0x0000600002027a28 */ /* 0x000ea40000000000 */ /*01d0*/ R2UR UR6, R4 ; /* 0x00000000040673c2 */ /* 0x002e7000000e0000 */ /*01e0*/ R2UR UR7, R5 ; /* 0x00000000050773c2 */ /* 0x00073000000e0000 */ /*01f0*/ R2UR UR8, R2 ; /* 0x00000000020873c2 */ /* 0x004ea200000e0000 */ /*0200*/ IMAD.MOV.U32 R5, RZ, RZ, RZ ; /* 0x000000ffff057224 */ /* 0x008fce00078e00ff */ /*0210*/ R2UR UR9, R3 ; /* 0x00000000030973c2 */ /* 0x000ee200000e0000 */ /*0220*/ IMAD.U32 R18, RZ, RZ, UR6 ; /* 0x00000006ff127e24 */ /* 0x002fe4000f8e00ff */ /*0230*/ IMAD.U32 R19, RZ, RZ, UR7 ; /* 0x00000007ff137e24 */ /* 0x010fe2000f8e00ff */ /*0240*/ ULOP3.LUT UR10, UR7, 0x7fffffff, URZ, 0xc0, !UPT ; /* 0x7fffffff070a7892 */ /* 0x000fca000f8ec03f */ /*0250*/ DMUL R18, R18, c[0x2][0x0] ; /* 0x0080000012127a28 */ /* 0x000e620000000000 */ /*0260*/ MOV R16, UR8 ; /* 0x0000000800107c02 */ /* 0x004fe20008000f00 */ /*0270*/ IMAD.U32 R17, RZ, RZ, UR9 ; /* 0x00000009ff117e24 */ /* 0x008fcc000f8e00ff */ /*0280*/ DMUL R16, R16, c[0x2][0x0] ; /* 0x0080000010107a28 */ /* 0x002e880000000000 */ /*0290*/ DMUL R2, R14, R14 ; /* 0x0000000e0e027228 */ /* 0x001e4c0000000000 */ /*02a0*/ DFMA R2, R22, R22, R2 ; /* 0x000000161602722b */ /* 0x002e4c0000000002 */ /*02b0*/ DSETP.GEU.AND P0, PT, R2, 1, PT ; /* 0x3ff000000200742a */ /* 0x002e5c0003f0e000 */ /*02c0*/ @P0 BRA 0x1f00 ; /* 0x00001c3000000947 */ /* 0x006fea0003800000 */ /*02d0*/ UISETP.NE.AND UP0, UPT, UR10, 0x7ff00000, UPT ; /* 0x7ff000000a00788c */ /* 0x000fcc000bf05270 */ /*02e0*/ PLOP3.LUT P2, PT, PT, PT, UP0, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f4f008 */ /*02f0*/ ISETP.EQ.AND P2, PT, RZ, UR6, !P2 ; /* 0x00000006ff007c0c */ /* 0x000fda000d742270 */ /*0300*/ @P2 BRA 0x4b0 ; /* 0x000001a000002947 */ /* 0x000fea0003800000 */ /*0310*/ F2I.F64 R0, R18 ; /* 0x0000001200007311 */ /* 0x000e620000301100 */ /*0320*/ IMAD.U32 R6, RZ, RZ, UR6 ; /* 0x00000006ff067e24 */ /* 0x001fe4000f8e00ff */ /*0330*/ IMAD.U32 R7, RZ, RZ, UR7 ; /* 0x00000007ff077e24 */ /* 0x000fe4000f8e00ff */ /*0340*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x2][0x8] ; /* 0x00800200ff027624 */ /* 0x000fe400078e00ff */ /*0350*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x2][0xc] ; /* 0x00800300ff037624 */ /* 0x000fe400078e00ff */ /*0360*/ DSETP.GE.AND P0, PT, |R6|, 2.14748364800000000000e+09, PT ; /* 0x41e000000600742a */ /* 0x000fe20003f06200 */ /*0370*/ I2F.F64 R20, R0 ; /* 0x0000000000147312 */ /* 0x002e220000201c00 */ /*0380*/ STL [R1], R0 ; /* 0x0000000001007387 */ /* 0x0003e40000100800 */ /*0390*/ DFMA R2, -R20, R2, UR6 ; /* 0x0000000614027e2b */ /* 0x001e0c0008000102 */ /*03a0*/ DFMA R2, -R20, c[0x2][0x10], R2 ; /* 0x0080040014027a2b */ /* 0x001e0c0000000102 */ /*03b0*/ DFMA R20, -R20, c[0x2][0x18], R2 ; /* 0x0080060014147a2b */ /* 0x0012220000000102 */ /*03c0*/ @!P0 BRA 0x490 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*03d0*/ BSSY B1, 0x460 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*03e0*/ IMAD.U32 R6, RZ, RZ, UR6 ; /* 0x00000006ff067e24 */ /* 0x000fe2000f8e00ff */ /*03f0*/ MOV R28, UR6 ; /* 0x00000006001c7c02 */ /* 0x000fe20008000f00 */ /*0400*/ IMAD.U32 R29, RZ, RZ, UR7 ; /* 0x00000007ff1d7e24 */ /* 0x000fe2000f8e00ff */ /*0410*/ MOV R4, 0x450 ; /* 0x0000045000047802 */ /* 0x000fe20000000f00 */ /*0420*/ IMAD.U32 R7, RZ, RZ, UR7 ; /* 0x00000007ff077e24 */ /* 0x000fe4000f8e00ff */ /*0430*/ IMAD.U32 R6, RZ, RZ, UR5 ; /* 0x00000005ff067e24 */ /* 0x000fe4000f8e00ff */ /*0440*/ CALL.REL.NOINC 0x1fa0 ; /* 0x00001b5000007944 */ /* 0x007fea0003c00000 */ /*0450*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0460*/ LDL R0, [R1] ; /* 0x0000000001007983 */ /* 0x0001620000100800 */ /*0470*/ IMAD.MOV.U32 R20, RZ, RZ, R28 ; /* 0x000000ffff147224 */ /* 0x000fe400078e001c */ /*0480*/ IMAD.MOV.U32 R21, RZ, RZ, R29 ; /* 0x000000ffff157224 */ /* 0x000fc400078e001d */ /*0490*/ IADD3 R0, R0, 0x1, RZ ; /* 0x0000000100007810 */ /* 0x022fe20007ffe0ff */ /*04a0*/ BRA 0x4d0 ; /* 0x0000002000007947 */ /* 0x000fea0003800000 */ /*04b0*/ DMUL R20, RZ, UR6 ; /* 0x00000006ff147c28 */ /* 0x000e620008000000 */ /*04c0*/ MOV R0, 0x1 ; /* 0x0000000100007802 */ /* 0x000fca0000000f00 */ /*04d0*/ IMAD.SHL.U32 R2, R0, 0x8, RZ ; /* 0x0000000800027824 */ /* 0x000fe400078e00ff */ /*04e0*/ IMAD.MOV.U32 R33, RZ, RZ, 0x8 ; /* 0x00000008ff217424 */ /* 0x000fc600078e00ff */ /*04f0*/ LOP3.LUT R2, R2, 0x8, RZ, 0xc0, !PT ; /* 0x0000000802027812 */ /* 0x000fca00078ec0ff */ /*0500*/ IMAD.WIDE R32, R2, R33, c[0x4][0x0] ; /* 0x0100000002207625 */ /* 0x000fca00078e0221 */ /*0510*/ LDG.E.64.CONSTANT R30, [R32.64+0x8] ; /* 0x0000080c201e7981 */ /* 0x000ee8000c1e9b00 */ /*0520*/ LDG.E.64.CONSTANT R28, [R32.64+0x10] ; /* 0x0000100c201c7981 */ /* 0x000f28000c1e9b00 */ /*0530*/ LDG.E.64.CONSTANT R26, [R32.64+0x18] ; /* 0x0000180c201a7981 */ /* 0x000f68000c1e9b00 */ /*0540*/ LDG.E.64.CONSTANT R8, [R32.64+0x20] ; /* 0x0000200c20087981 */ /* 0x004ea8000c1e9b00 */ /*0550*/ LDG.E.64.CONSTANT R6, [R32.64+0x28] ; /* 0x0000280c20067981 */ /* 0x001ea8000c1e9b00 */ /*0560*/ LDG.E.64.CONSTANT R10, [R32.64+0x30] ; /* 0x0000300c200a7981 */ /* 0x000ea2000c1e9b00 */ /*0570*/ R2P PR, R0, 0x3 ; /* 0x0000000300007804 */ /* 0x000fe20000000000 */ /*0580*/ IMAD.MOV.U32 R34, RZ, RZ, 0x79785eba ; /* 0x79785ebaff227424 */ /* 0x000fe200078e00ff */ /*0590*/ DMUL R2, R20, R20 ; /* 0x0000001414027228 */ /* 0x002ee20000000000 */ /*05a0*/ IMAD.MOV.U32 R0, RZ, RZ, 0x3de5db65 ; /* 0x3de5db65ff007424 */ /* 0x000fc600078e00ff */ /*05b0*/ FSEL R34, -R34, 4.2945490664224492434e-19, !P0 ; /* 0x20fd816422227808 */ /* 0x000fe40004000100 */ /*05c0*/ FSEL R35, R0, -0.082518599927425384521, !P0 ; /* 0xbda8ff8300237808 */ /* 0x000fcc0004000000 */ /*05d0*/ DFMA R30, R2, R34, R30 ; /* 0x00000022021e722b */ /* 0x008f0c000000001e */ /*05e0*/ DFMA R28, R2, R30, R28 ; /* 0x0000001e021c722b */ /* 0x010f4c000000001c */ /*05f0*/ DFMA R26, R2, R28, R26 ; /* 0x0000001c021a722b */ /* 0x020e8c000000001a */ /*0600*/ DFMA R8, R2, R26, R8 ; /* 0x0000001a0208722b */ /* 0x004e0c0000000008 */ /*0610*/ DFMA R6, R2, R8, R6 ; /* 0x000000080206722b */ /* 0x001e0c0000000006 */ /*0620*/ DFMA R6, R2, R6, R10 ; /* 0x000000060206722b */ /* 0x001e0c000000000a */ /*0630*/ DFMA R20, R6, R20, R20 ; /* 0x000000140614722b */ /* 0x001fc80000000014 */ /*0640*/ @P0 DFMA R20, R2, R6, 1 ; /* 0x3ff000000214042b */ /* 0x000e0c0000000006 */ /*0650*/ @P1 DFMA R20, R20, -1, RZ ; /* 0xbff000001414182b */ /* 0x001e2200000000ff */ /*0660*/ @P2 BRA 0x7e0 ; /* 0x0000017000002947 */ /* 0x000fea0003800000 */ /*0670*/ F2I.F64 R0, R18 ; /* 0x0000001200007311 */ /* 0x000e620000301100 */ /*0680*/ MOV R6, UR6 ; /* 0x0000000600067c02 */ /* 0x000fe20008000f00 */ /*0690*/ IMAD.U32 R7, RZ, RZ, UR7 ; /* 0x00000007ff077e24 */ /* 0x000fe4000f8e00ff */ /*06a0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x2][0x8] ; /* 0x00800200ff027624 */ /* 0x000fe400078e00ff */ /*06b0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x2][0xc] ; /* 0x00800300ff037624 */ /* 0x000fe400078e00ff */ /*06c0*/ DSETP.GE.AND P0, PT, |R6|, 2.14748364800000000000e+09, PT ; /* 0x41e000000600742a */ /* 0x000fe20003f06200 */ /*06d0*/ I2F.F64 R28, R0 ; /* 0x00000000001c7312 */ /* 0x002e620000201c00 */ /*06e0*/ STL [R1], R0 ; /* 0x0000000001007387 */ /* 0x0005e40000100800 */ /*06f0*/ DFMA R2, -R28, R2, UR6 ; /* 0x000000061c027e2b */ /* 0x002e4c0008000102 */ /*0700*/ DFMA R2, -R28, c[0x2][0x10], R2 ; /* 0x008004001c027a2b */ /* 0x002e4c0000000102 */ /*0710*/ DFMA R28, -R28, c[0x2][0x18], R2 ; /* 0x008006001c1c7a2b */ /* 0x0024620000000102 */ /*0720*/ @!P0 BRA 0x800 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*0730*/ BSSY B1, 0x7c0 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*0740*/ IMAD.U32 R6, RZ, RZ, UR6 ; /* 0x00000006ff067e24 */ /* 0x000fe2000f8e00ff */ /*0750*/ MOV R4, 0x7b0 ; /* 0x000007b000047802 */ /* 0x000fe20000000f00 */ /*0760*/ IMAD.U32 R28, RZ, RZ, UR6 ; /* 0x00000006ff1c7e24 */ /* 0x002fe4000f8e00ff */ /*0770*/ IMAD.U32 R29, RZ, RZ, UR7 ; /* 0x00000007ff1d7e24 */ /* 0x000fe4000f8e00ff */ /*0780*/ IMAD.U32 R7, RZ, RZ, UR7 ; /* 0x00000007ff077e24 */ /* 0x000fe4000f8e00ff */ /*0790*/ IMAD.U32 R6, RZ, RZ, UR5 ; /* 0x00000005ff067e24 */ /* 0x000fc4000f8e00ff */ /*07a0*/ CALL.REL.NOINC 0x1fa0 ; /* 0x000017f000007944 */ /* 0x005fea0003c00000 */ /*07b0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*07c0*/ LDL R0, [R1] ; /* 0x0000000001007983 */ /* 0x0001620000100800 */ /*07d0*/ BRA 0x800 ; /* 0x0000002000007947 */ /* 0x000fea0003800000 */ /*07e0*/ DMUL R28, RZ, UR6 ; /* 0x00000006ff1c7c28 */ /* 0x000e620008000000 */ /*07f0*/ MOV R0, RZ ; /* 0x000000ff00007202 */ /* 0x000fca0000000f00 */ /*0800*/ IMAD.SHL.U32 R2, R0, 0x8, RZ ; /* 0x0000000800027824 */ /* 0x024fe400078e00ff */ /*0810*/ IMAD.MOV.U32 R35, RZ, RZ, 0x8 ; /* 0x00000008ff237424 */ /* 0x000fc600078e00ff */ /*0820*/ LOP3.LUT R2, R2, 0x8, RZ, 0xc0, !PT ; /* 0x0000000802027812 */ /* 0x000fca00078ec0ff */ /*0830*/ IMAD.WIDE R34, R2, R35, c[0x4][0x0] ; /* 0x0100000002227625 */ /* 0x000fca00078e0223 */ /*0840*/ LDG.E.64.CONSTANT R32, [R34.64+0x8] ; /* 0x0000080c22207981 */ /* 0x000ea8000c1e9b00 */ /*0850*/ LDG.E.64.CONSTANT R10, [R34.64+0x10] ; /* 0x0000100c220a7981 */ /* 0x000ee8000c1e9b00 */ /*0860*/ LDG.E.64.CONSTANT R8, [R34.64+0x18] ; /* 0x0000180c22087981 */ /* 0x000f28000c1e9b00 */ /*0870*/ LDG.E.64.CONSTANT R6, [R34.64+0x20] ; /* 0x0000200c22067981 */ /* 0x000f28000c1e9b00 */ /*0880*/ LDG.E.64.CONSTANT R2, [R34.64+0x28] ; /* 0x0000280c22027981 */ /* 0x000f28000c1e9b00 */ /*0890*/ LDG.E.64.CONSTANT R26, [R34.64+0x30] ; /* 0x0000300c221a7981 */ /* 0x000f22000c1e9b00 */ /*08a0*/ R2P PR, R0, 0x3 ; /* 0x0000000300007804 */ /* 0x000fe20000000000 */ /*08b0*/ IMAD.MOV.U32 R36, RZ, RZ, 0x79785eba ; /* 0x79785ebaff247424 */ /* 0x000fe200078e00ff */ /*08c0*/ DMUL R30, R28, R28 ; /* 0x0000001c1c1e7228 */ /* 0x002ea20000000000 */ /*08d0*/ IMAD.MOV.U32 R0, RZ, RZ, 0x3de5db65 ; /* 0x3de5db65ff007424 */ /* 0x000fc600078e00ff */ /*08e0*/ FSEL R36, -R36, 4.2945490664224492434e-19, !P0 ; /* 0x20fd816424247808 */ /* 0x000fe40004000100 */ /*08f0*/ FSEL R37, R0, -0.082518599927425384521, !P0 ; /* 0xbda8ff8300257808 */ /* 0x000fcc0004000000 */ /*0900*/ DFMA R32, R30, R36, R32 ; /* 0x000000241e20722b */ /* 0x004ecc0000000020 */ /*0910*/ DFMA R10, R30, R32, R10 ; /* 0x000000201e0a722b */ /* 0x008f0c000000000a */ /*0920*/ DFMA R8, R30, R10, R8 ; /* 0x0000000a1e08722b */ /* 0x010e4c0000000008 */ /*0930*/ DFMA R6, R30, R8, R6 ; /* 0x000000081e06722b */ /* 0x002e4c0000000006 */ /*0940*/ DFMA R2, R30, R6, R2 ; /* 0x000000061e02722b */ /* 0x002e4c0000000002 */ /*0950*/ DFMA R2, R30, R2, R26 ; /* 0x000000021e02722b */ /* 0x002e4c000000001a */ /*0960*/ DFMA R28, R2, R28, R28 ; /* 0x0000001c021c722b */ /* 0x002fc8000000001c */ /*0970*/ @P0 DFMA R28, R30, R2, 1 ; /* 0x3ff000001e1c042b */ /* 0x000e4c0000000002 */ /*0980*/ @P1 DFMA R28, R28, -1, RZ ; /* 0xbff000001c1c182b */ /* 0x002e4c00000000ff */ /*0990*/ DMUL R28, R28, R24 ; /* 0x000000181c1c7228 */ /* 0x002e4c0000000000 */ /*09a0*/ DFMA R20, R20, R22, R28 ; /* 0x000000161414722b */ /* 0x003062000000001c */ /*09b0*/ @P2 BRA 0xb30 ; /* 0x0000017000002947 */ /* 0x000fea0003800000 */ /*09c0*/ F2I.F64 R0, R18 ; /* 0x0000001200007311 */ /* 0x000ea20000301100 */ /*09d0*/ MOV R6, UR6 ; /* 0x0000000600067c02 */ /* 0x000fe20008000f00 */ /*09e0*/ IMAD.U32 R7, RZ, RZ, UR7 ; /* 0x00000007ff077e24 */ /* 0x000fe4000f8e00ff */ /*09f0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x2][0x8] ; /* 0x00800200ff027624 */ /* 0x000fe400078e00ff */ /*0a00*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x2][0xc] ; /* 0x00800300ff037624 */ /* 0x000fe400078e00ff */ /*0a10*/ DSETP.GE.AND P0, PT, |R6|, 2.14748364800000000000e+09, PT ; /* 0x41e000000600742a */ /* 0x000fe20003f06200 */ /*0a20*/ I2F.F64 R28, R0 ; /* 0x00000000001c7312 */ /* 0x005e220000201c00 */ /*0a30*/ STL [R1], R0 ; /* 0x0000000001007387 */ /* 0x0005e40000100800 */ /*0a40*/ DFMA R2, -R28, R2, UR6 ; /* 0x000000061c027e2b */ /* 0x001e0c0008000102 */ /*0a50*/ DFMA R2, -R28, c[0x2][0x10], R2 ; /* 0x008004001c027a2b */ /* 0x001e0c0000000102 */ /*0a60*/ DFMA R28, -R28, c[0x2][0x18], R2 ; /* 0x008006001c1c7a2b */ /* 0x0014220000000102 */ /*0a70*/ @!P0 BRA 0xb50 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*0a80*/ BSSY B1, 0xb10 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*0a90*/ IMAD.U32 R6, RZ, RZ, UR6 ; /* 0x00000006ff067e24 */ /* 0x000fe2000f8e00ff */ /*0aa0*/ MOV R4, 0xb00 ; /* 0x00000b0000047802 */ /* 0x000fe20000000f00 */ /*0ab0*/ IMAD.U32 R28, RZ, RZ, UR6 ; /* 0x00000006ff1c7e24 */ /* 0x001fe4000f8e00ff */ /*0ac0*/ IMAD.U32 R29, RZ, RZ, UR7 ; /* 0x00000007ff1d7e24 */ /* 0x000fe4000f8e00ff */ /*0ad0*/ IMAD.U32 R7, RZ, RZ, UR7 ; /* 0x00000007ff077e24 */ /* 0x000fe4000f8e00ff */ /*0ae0*/ IMAD.U32 R6, RZ, RZ, UR5 ; /* 0x00000005ff067e24 */ /* 0x000fc4000f8e00ff */ /*0af0*/ CALL.REL.NOINC 0x1fa0 ; /* 0x000014a000007944 */ /* 0x006fea0003c00000 */ /*0b00*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0b10*/ LDL R0, [R1] ; /* 0x0000000001007983 */ /* 0x0001620000100800 */ /*0b20*/ BRA 0xb50 ; /* 0x0000002000007947 */ /* 0x000fea0003800000 */ /*0b30*/ DMUL R28, RZ, UR6 ; /* 0x00000006ff1c7c28 */ /* 0x001e220008000000 */ /*0b40*/ MOV R0, RZ ; /* 0x000000ff00007202 */ /* 0x000fca0000000f00 */ /*0b50*/ IMAD.SHL.U32 R2, R0, 0x8, RZ ; /* 0x0000000800027824 */ /* 0x024fe400078e00ff */ /*0b60*/ IMAD.MOV.U32 R35, RZ, RZ, 0x8 ; /* 0x00000008ff237424 */ /* 0x000fc600078e00ff */ /*0b70*/ LOP3.LUT R2, R2, 0x8, RZ, 0xc0, !PT ; /* 0x0000000802027812 */ /* 0x000fca00078ec0ff */ /*0b80*/ IMAD.WIDE R34, R2, R35, c[0x4][0x0] ; /* 0x0100000002227625 */ /* 0x000fca00078e0223 */ /*0b90*/ LDG.E.64.CONSTANT R32, [R34.64+0x8] ; /* 0x0000080c22207981 */ /* 0x000ea8000c1e9b00 */ /*0ba0*/ LDG.E.64.CONSTANT R10, [R34.64+0x10] ; /* 0x0000100c220a7981 */ /* 0x000ee8000c1e9b00 */ /*0bb0*/ LDG.E.64.CONSTANT R8, [R34.64+0x18] ; /* 0x0000180c22087981 */ /* 0x000f28000c1e9b00 */ /*0bc0*/ LDG.E.64.CONSTANT R6, [R34.64+0x20] ; /* 0x0000200c22067981 */ /* 0x000f28000c1e9b00 */ /*0bd0*/ LDG.E.64.CONSTANT R2, [R34.64+0x28] ; /* 0x0000280c22027981 */ /* 0x000f28000c1e9b00 */ /*0be0*/ LDG.E.64.CONSTANT R26, [R34.64+0x30] ; /* 0x0000300c221a7981 */ /* 0x000f22000c1e9b00 */ /*0bf0*/ R2P PR, R0, 0x3 ; /* 0x0000000300007804 */ /* 0x000fe20000000000 */ /*0c00*/ IMAD.MOV.U32 R36, RZ, RZ, 0x79785eba ; /* 0x79785ebaff247424 */ /* 0x000fe200078e00ff */ /*0c10*/ DMUL R30, R28, R28 ; /* 0x0000001c1c1e7228 */ /* 0x001ea20000000000 */ /*0c20*/ IMAD.MOV.U32 R0, RZ, RZ, 0x3de5db65 ; /* 0x3de5db65ff007424 */ /* 0x000fc600078e00ff */ /*0c30*/ FSEL R36, -R36, 4.2945490664224492434e-19, !P0 ; /* 0x20fd816424247808 */ /* 0x000fe40004000100 */ /*0c40*/ FSEL R37, R0, -0.082518599927425384521, !P0 ; /* 0xbda8ff8300257808 */ /* 0x000fcc0004000000 */ /*0c50*/ DFMA R32, R30, R36, R32 ; /* 0x000000241e20722b */ /* 0x004ecc0000000020 */ /*0c60*/ DFMA R10, R30, R32, R10 ; /* 0x000000201e0a722b */ /* 0x008f0c000000000a */ /*0c70*/ DFMA R8, R30, R10, R8 ; /* 0x0000000a1e08722b */ /* 0x010e0c0000000008 */ /*0c80*/ DFMA R6, R30, R8, R6 ; /* 0x000000081e06722b */ /* 0x001e0c0000000006 */ /*0c90*/ DFMA R2, R30, R6, R2 ; /* 0x000000061e02722b */ /* 0x001e0c0000000002 */ /*0ca0*/ DFMA R2, R30, R2, R26 ; /* 0x000000021e02722b */ /* 0x001e0c000000001a */ /*0cb0*/ DFMA R28, R2, R28, R28 ; /* 0x0000001c021c722b */ /* 0x001fc8000000001c */ /*0cc0*/ @P0 DFMA R28, R30, R2, 1 ; /* 0x3ff000001e1c042b */ /* 0x000e0c0000000002 */ /*0cd0*/ @P1 DFMA R28, R28, -1, RZ ; /* 0xbff000001c1c182b */ /* 0x001e0c00000000ff */ /*0ce0*/ DMUL R22, R28, R22 ; /* 0x000000161c167228 */ /* 0x0010a20000000000 */ /*0cf0*/ @P2 BRA 0xe80 ; /* 0x0000018000002947 */ /* 0x000fea0003800000 */ /*0d00*/ F2I.F64 R0, R18 ; /* 0x0000001200007311 */ /* 0x000ee20000301100 */ /*0d10*/ MOV R6, UR6 ; /* 0x0000000600067c02 */ /* 0x000fe20008000f00 */ /*0d20*/ IMAD.U32 R7, RZ, RZ, UR7 ; /* 0x00000007ff077e24 */ /* 0x000fe4000f8e00ff */ /*0d30*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x2][0x8] ; /* 0x00800200ff027624 */ /* 0x000fe400078e00ff */ /*0d40*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x2][0xc] ; /* 0x00800300ff037624 */ /* 0x000fe400078e00ff */ /*0d50*/ DSETP.GE.AND P0, PT, |R6|, 2.14748364800000000000e+09, PT ; /* 0x41e000000600742a */ /* 0x000fe20003f06200 */ /*0d60*/ I2F.F64 R28, R0 ; /* 0x00000000001c7312 */ /* 0x009e220000201c00 */ /*0d70*/ STL [R1], R0 ; /* 0x0000000001007387 */ /* 0x0007e40000100800 */ /*0d80*/ DFMA R2, -R28, R2, UR6 ; /* 0x000000061c027e2b */ /* 0x001e0c0008000102 */ /*0d90*/ DFMA R2, -R28, c[0x2][0x10], R2 ; /* 0x008004001c027a2b */ /* 0x001e0c0000000102 */ /*0da0*/ DFMA R28, -R28, c[0x2][0x18], R2 ; /* 0x008006001c1c7a2b */ /* 0x0016220000000102 */ /*0db0*/ @!P0 BRA 0xe60 ; /* 0x000000a000008947 */ /* 0x000fea0003800000 */ /*0dc0*/ BSSY B1, 0xe50 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*0dd0*/ IMAD.U32 R6, RZ, RZ, UR6 ; /* 0x00000006ff067e24 */ /* 0x000fe2000f8e00ff */ /*0de0*/ MOV R6, UR5 ; /* 0x0000000500067c02 */ /* 0x000fe20008000f00 */ /*0df0*/ IMAD.U32 R28, RZ, RZ, UR6 ; /* 0x00000006ff1c7e24 */ /* 0x001fe2000f8e00ff */ /*0e00*/ MOV R4, 0xe40 ; /* 0x00000e4000047802 */ /* 0x000fe20000000f00 */ /*0e10*/ IMAD.U32 R29, RZ, RZ, UR7 ; /* 0x00000007ff1d7e24 */ /* 0x000fe4000f8e00ff */ /*0e20*/ IMAD.U32 R7, RZ, RZ, UR7 ; /* 0x00000007ff077e24 */ /* 0x000fe4000f8e00ff */ /*0e30*/ CALL.REL.NOINC 0x1fa0 ; /* 0x0000116000007944 */ /* 0x00efea0003c00000 */ /*0e40*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0e50*/ LDL R0, [R1] ; /* 0x0000000001007983 */ /* 0x0001640000100800 */ /*0e60*/ IADD3 R0, R0, 0x1, RZ ; /* 0x0000000100007810 */ /* 0x028fe20007ffe0ff */ /*0e70*/ BRA 0xea0 ; /* 0x0000002000007947 */ /* 0x000fea0003800000 */ /*0e80*/ DMUL R28, RZ, UR6 ; /* 0x00000006ff1c7c28 */ /* 0x001e220008000000 */ /*0e90*/ IMAD.MOV.U32 R0, RZ, RZ, 0x1 ; /* 0x00000001ff007424 */ /* 0x000fc800078e00ff */ /*0ea0*/ IMAD.SHL.U32 R2, R0, 0x8, RZ ; /* 0x0000000800027824 */ /* 0x000fe400078e00ff */ /*0eb0*/ IMAD.MOV.U32 R35, RZ, RZ, 0x8 ; /* 0x00000008ff237424 */ /* 0x000fc600078e00ff */ /*0ec0*/ LOP3.LUT R2, R2, 0x8, RZ, 0xc0, !PT ; /* 0x0000000802027812 */ /* 0x000fca00078ec0ff */ /*0ed0*/ IMAD.WIDE R34, R2, R35, c[0x4][0x0] ; /* 0x0100000002227625 */ /* 0x000fca00078e0223 */ /*0ee0*/ LDG.E.64.CONSTANT R32, [R34.64+0x8] ; /* 0x0000080c22207981 */ /* 0x000ee8000c1e9b00 */ /*0ef0*/ LDG.E.64.CONSTANT R30, [R34.64+0x10] ; /* 0x0000100c221e7981 */ /* 0x000f28000c1e9b00 */ /*0f00*/ LDG.E.64.CONSTANT R8, [R34.64+0x18] ; /* 0x0000180c22087981 */ /* 0x000f68000c1e9b00 */ /*0f10*/ LDG.E.64.CONSTANT R6, [R34.64+0x20] ; /* 0x0000200c22067981 */ /* 0x004ea8000c1e9b00 */ /*0f20*/ LDG.E.64.CONSTANT R2, [R34.64+0x28] ; /* 0x0000280c22027981 */ /* 0x000ea8000c1e9b00 */ /*0f30*/ LDG.E.64.CONSTANT R26, [R34.64+0x30] ; /* 0x0000300c221a7981 */ /* 0x000ea2000c1e9b00 */ /*0f40*/ R2P PR, R0, 0x3 ; /* 0x0000000300007804 */ /* 0x000fe20000000000 */ /*0f50*/ IMAD.MOV.U32 R36, RZ, RZ, 0x79785eba ; /* 0x79785ebaff247424 */ /* 0x000fe200078e00ff */ /*0f60*/ DMUL R10, R28, R28 ; /* 0x0000001c1c0a7228 */ /* 0x001ee20000000000 */ /*0f70*/ IMAD.MOV.U32 R0, RZ, RZ, 0x3de5db65 ; /* 0x3de5db65ff007424 */ /* 0x000fe200078e00ff */ /*0f80*/ ULOP3.LUT UR4, UR9, 0x7fffffff, URZ, 0xc0, !UPT ; /* 0x7fffffff09047892 */ /* 0x000fc4000f8ec03f */ /*0f90*/ FSEL R36, -R36, 4.2945490664224492434e-19, !P0 ; /* 0x20fd816424247808 */ /* 0x000fe40004000100 */ /*0fa0*/ FSEL R37, R0, -0.082518599927425384521, !P0 ; /* 0xbda8ff8300257808 */ /* 0x000fe20004000000 */ /*0fb0*/ UISETP.NE.AND UP0, UPT, UR4, 0x7ff00000, UPT ; /* 0x7ff000000400788c */ /* 0x000fcc000bf05270 */ /*0fc0*/ PLOP3.LUT P2, PT, PT, PT, UP0, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f4f008 */ /*0fd0*/ ISETP.EQ.AND P2, PT, RZ, UR8, !P2 ; /* 0x00000008ff007c0c */ /* 0x000fe2000d742270 */ /*0fe0*/ DFMA R32, R10, R36, R32 ; /* 0x000000240a20722b */ /* 0x008f0c0000000020 */ /*0ff0*/ DFMA R30, R10, R32, R30 ; /* 0x000000200a1e722b */ /* 0x010f4c000000001e */ /*1000*/ DFMA R8, R10, R30, R8 ; /* 0x0000001e0a08722b */ /* 0x020e8c0000000008 */ /*1010*/ DFMA R6, R10, R8, R6 ; /* 0x000000080a06722b */ /* 0x004e0c0000000006 */ /*1020*/ DFMA R2, R10, R6, R2 ; /* 0x000000060a02722b */ /* 0x001e0c0000000002 */ /*1030*/ DFMA R2, R10, R2, R26 ; /* 0x000000020a02722b */ /* 0x001e0c000000001a */ /*1040*/ DFMA R28, R2, R28, R28 ; /* 0x0000001c021c722b */ /* 0x001fc8000000001c */ /*1050*/ @P0 DFMA R28, R10, R2, 1 ; /* 0x3ff000000a1c042b */ /* 0x000e0c0000000002 */ /*1060*/ @P1 DFMA R28, R28, -1, RZ ; /* 0xbff000001c1c182b */ /* 0x001e0c00000000ff */ /*1070*/ DFMA R24, R28, R24, -R22 ; /* 0x000000181c18722b */ /* 0x0010a20000000816 */ /*1080*/ @P2 BRA 0x1230 ; /* 0x000001a000002947 */ /* 0x000fea0003800000 */ /*1090*/ F2I.F64 R0, R16 ; /* 0x0000001000007311 */ /* 0x000ee20000301100 */ /*10a0*/ IMAD.U32 R6, RZ, RZ, UR8 ; /* 0x00000008ff067e24 */ /* 0x000fe2000f8e00ff */ /*10b0*/ MOV R2, c[0x2][0x8] ; /* 0x0080020000027a02 */ /* 0x000fe20000000f00 */ /*10c0*/ IMAD.U32 R7, RZ, RZ, UR9 ; /* 0x00000009ff077e24 */ /* 0x000fe4000f8e00ff */ /*10d0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x2][0xc] ; /* 0x00800300ff037624 */ /* 0x000fc800078e00ff */ /*10e0*/ DSETP.GE.AND P0, PT, |R6|, 2.14748364800000000000e+09, PT ; /* 0x41e000000600742a */ /* 0x000fe20003f06200 */ /*10f0*/ I2F.F64 R22, R0 ; /* 0x0000000000167312 */ /* 0x009e220000201c00 */ /*1100*/ STL [R1], R0 ; /* 0x0000000001007387 */ /* 0x0007e40000100800 */ /*1110*/ DFMA R2, -R22, R2, UR8 ; /* 0x0000000816027e2b */ /* 0x001e0c0008000102 */ /*1120*/ DFMA R2, -R22, c[0x2][0x10], R2 ; /* 0x0080040016027a2b */ /* 0x001e0c0000000102 */ /*1130*/ DFMA R22, -R22, c[0x2][0x18], R2 ; /* 0x0080060016167a2b */ /* 0x0016220000000102 */ /*1140*/ @!P0 BRA 0x1210 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*1150*/ BSSY B1, 0x11e0 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*1160*/ MOV R6, UR8 ; /* 0x0000000800067c02 */ /* 0x000fe20008000f00 */ /*1170*/ IMAD.U32 R28, RZ, RZ, UR8 ; /* 0x00000008ff1c7e24 */ /* 0x000fe2000f8e00ff */ /*1180*/ MOV R4, 0x11d0 ; /* 0x000011d000047802 */ /* 0x000fe20000000f00 */ /*1190*/ IMAD.U32 R29, RZ, RZ, UR9 ; /* 0x00000009ff1d7e24 */ /* 0x000fe4000f8e00ff */ /*11a0*/ IMAD.U32 R7, RZ, RZ, UR9 ; /* 0x00000009ff077e24 */ /* 0x000fe4000f8e00ff */ /*11b0*/ IMAD.U32 R6, RZ, RZ, UR5 ; /* 0x00000005ff067e24 */ /* 0x000fe4000f8e00ff */ /*11c0*/ CALL.REL.NOINC 0x1fa0 ; /* 0x00000dd000007944 */ /* 0x00ffea0003c00000 */ /*11d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*11e0*/ LDL R0, [R1] ; /* 0x0000000001007983 */ /* 0x0001620000100800 */ /*11f0*/ IMAD.MOV.U32 R22, RZ, RZ, R28 ; /* 0x000000ffff167224 */ /* 0x000fc400078e001c */ /*1200*/ IMAD.MOV.U32 R23, RZ, RZ, R29 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001d */ /*1210*/ IADD3 R0, R0, 0x1, RZ ; /* 0x0000000100007810 */ /* 0x028fe20007ffe0ff */ /*1220*/ BRA 0x1250 ; /* 0x0000002000007947 */ /* 0x000fea0003800000 */ /*1230*/ DMUL R22, RZ, UR8 ; /* 0x00000008ff167c28 */ /* 0x001e220008000000 */ /*1240*/ IMAD.MOV.U32 R0, RZ, RZ, 0x1 ; /* 0x00000001ff007424 */ /* 0x000fca00078e00ff */ /*1250*/ SHF.L.U32 R2, R0, 0x3, RZ ; /* 0x0000000300027819 */ /* 0x000fe200000006ff */ /*1260*/ IMAD.MOV.U32 R33, RZ, RZ, 0x8 ; /* 0x00000008ff217424 */ /* 0x000fc600078e00ff */ /*1270*/ LOP3.LUT R2, R2, 0x8, RZ, 0xc0, !PT ; /* 0x0000000802027812 */ /* 0x000fca00078ec0ff */ /*1280*/ IMAD.WIDE R32, R2, R33, c[0x4][0x0] ; /* 0x0100000002207625 */ /* 0x000fca00078e0221 */ /*1290*/ LDG.E.64.CONSTANT R30, [R32.64+0x8] ; /* 0x0000080c201e7981 */ /* 0x000ee8000c1e9b00 */ /*12a0*/ LDG.E.64.CONSTANT R28, [R32.64+0x10] ; /* 0x0000100c201c7981 */ /* 0x000f28000c1e9b00 */ /*12b0*/ LDG.E.64.CONSTANT R26, [R32.64+0x18] ; /* 0x0000180c201a7981 */ /* 0x000f68000c1e9b00 */ /*12c0*/ LDG.E.64.CONSTANT R8, [R32.64+0x20] ; /* 0x0000200c20087981 */ /* 0x004ea8000c1e9b00 */ /*12d0*/ LDG.E.64.CONSTANT R6, [R32.64+0x28] ; /* 0x0000280c20067981 */ /* 0x000ea8000c1e9b00 */ /*12e0*/ LDG.E.64.CONSTANT R10, [R32.64+0x30] ; /* 0x0000300c200a7981 */ /* 0x000ea2000c1e9b00 */ /*12f0*/ R2P PR, R0, 0x3 ; /* 0x0000000300007804 */ /* 0x000fe20000000000 */ /*1300*/ IMAD.MOV.U32 R34, RZ, RZ, 0x79785eba ; /* 0x79785ebaff227424 */ /* 0x000fe200078e00ff */ /*1310*/ DMUL R2, R22, R22 ; /* 0x0000001616027228 */ /* 0x001ee20000000000 */ /*1320*/ IMAD.MOV.U32 R0, RZ, RZ, 0x3de5db65 ; /* 0x3de5db65ff007424 */ /* 0x000fc600078e00ff */ /*1330*/ FSEL R34, -R34, 4.2945490664224492434e-19, !P0 ; /* 0x20fd816422227808 */ /* 0x000fe40004000100 */ /*1340*/ FSEL R35, R0, -0.082518599927425384521, !P0 ; /* 0xbda8ff8300237808 */ /* 0x000fcc0004000000 */ /*1350*/ DFMA R30, R2, R34, R30 ; /* 0x00000022021e722b */ /* 0x008f0c000000001e */ /*1360*/ DFMA R28, R2, R30, R28 ; /* 0x0000001e021c722b */ /* 0x010f4c000000001c */ /*1370*/ DFMA R26, R2, R28, R26 ; /* 0x0000001c021a722b */ /* 0x020e8c000000001a */ /*1380*/ DFMA R8, R2, R26, R8 ; /* 0x0000001a0208722b */ /* 0x004e0c0000000008 */ /*1390*/ DFMA R6, R2, R8, R6 ; /* 0x000000080206722b */ /* 0x001e0c0000000006 */ /*13a0*/ DFMA R6, R2, R6, R10 ; /* 0x000000060206722b */ /* 0x001e0c000000000a */ /*13b0*/ DFMA R22, R6, R22, R22 ; /* 0x000000160616722b */ /* 0x001fc80000000016 */ /*13c0*/ @P0 DFMA R22, R2, R6, 1 ; /* 0x3ff000000216042b */ /* 0x000e0c0000000006 */ /*13d0*/ @P1 DFMA R22, R22, -1, RZ ; /* 0xbff000001616182b */ /* 0x001e2200000000ff */ /*13e0*/ @P2 BRA 0x1560 ; /* 0x0000017000002947 */ /* 0x000fea0003800000 */ /*13f0*/ F2I.F64 R0, R16 ; /* 0x0000001000007311 */ /* 0x000ea20000301100 */ /*1400*/ MOV R6, UR8 ; /* 0x0000000800067c02 */ /* 0x000fe20008000f00 */ /*1410*/ IMAD.U32 R7, RZ, RZ, UR9 ; /* 0x00000009ff077e24 */ /* 0x000fe4000f8e00ff */ /*1420*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x2][0x8] ; /* 0x00800200ff027624 */ /* 0x000fe400078e00ff */ /*1430*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x2][0xc] ; /* 0x00800300ff037624 */ /* 0x000fe400078e00ff */ /*1440*/ DSETP.GE.AND P0, PT, |R6|, 2.14748364800000000000e+09, PT ; /* 0x41e000000600742a */ /* 0x000fe20003f06200 */ /*1450*/ I2F.F64 R28, R0 ; /* 0x00000000001c7312 */ /* 0x004ea20000201c00 */ /*1460*/ STL [R1], R0 ; /* 0x0000000001007387 */ /* 0x0007e40000100800 */ /*1470*/ DFMA R2, -R28, R2, UR8 ; /* 0x000000081c027e2b */ /* 0x004e8c0008000102 */ /*1480*/ DFMA R2, -R28, c[0x2][0x10], R2 ; /* 0x008004001c027a2b */ /* 0x004e8c0000000102 */ /*1490*/ DFMA R28, -R28, c[0x2][0x18], R2 ; /* 0x008006001c1c7a2b */ /* 0x0046a20000000102 */ /*14a0*/ @!P0 BRA 0x1580 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*14b0*/ BSSY B1, 0x1540 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*14c0*/ IMAD.U32 R6, RZ, RZ, UR8 ; /* 0x00000008ff067e24 */ /* 0x000fe2000f8e00ff */ /*14d0*/ MOV R6, UR5 ; /* 0x0000000500067c02 */ /* 0x000fe20008000f00 */ /*14e0*/ IMAD.U32 R28, RZ, RZ, UR8 ; /* 0x00000008ff1c7e24 */ /* 0x004fe2000f8e00ff */ /*14f0*/ MOV R4, 0x1530 ; /* 0x0000153000047802 */ /* 0x000fe20000000f00 */ /*1500*/ IMAD.U32 R29, RZ, RZ, UR9 ; /* 0x00000009ff1d7e24 */ /* 0x000fe4000f8e00ff */ /*1510*/ IMAD.U32 R7, RZ, RZ, UR9 ; /* 0x00000009ff077e24 */ /* 0x000fe4000f8e00ff */ /*1520*/ CALL.REL.NOINC 0x1fa0 ; /* 0x00000a7000007944 */ /* 0x00bfea0003c00000 */ /*1530*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1540*/ LDL R0, [R1] ; /* 0x0000000001007983 */ /* 0x0001620000100800 */ /*1550*/ BRA 0x1580 ; /* 0x0000002000007947 */ /* 0x000fea0003800000 */ /*1560*/ DMUL R28, RZ, UR8 ; /* 0x00000008ff1c7c28 */ /* 0x000ea20008000000 */ /*1570*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc800078e00ff */ /*1580*/ IMAD.SHL.U32 R2, R0, 0x8, RZ ; /* 0x0000000800027824 */ /* 0x028fe400078e00ff */ /*1590*/ IMAD.MOV.U32 R35, RZ, RZ, 0x8 ; /* 0x00000008ff237424 */ /* 0x000fc600078e00ff */ /*15a0*/ LOP3.LUT R2, R2, 0x8, RZ, 0xc0, !PT ; /* 0x0000000802027812 */ /* 0x000fca00078ec0ff */ /*15b0*/ IMAD.WIDE R34, R2, R35, c[0x4][0x0] ; /* 0x0100000002227625 */ /* 0x000fca00078e0223 */ /*15c0*/ LDG.E.64.CONSTANT R32, [R34.64+0x8] ; /* 0x0000080c22207981 */ /* 0x000ee8000c1e9b00 */ /*15d0*/ LDG.E.64.CONSTANT R10, [R34.64+0x10] ; /* 0x0000100c220a7981 */ /* 0x000f28000c1e9b00 */ /*15e0*/ LDG.E.64.CONSTANT R8, [R34.64+0x18] ; /* 0x0000180c22087981 */ /* 0x004ea8000c1e9b00 */ /*15f0*/ LDG.E.64.CONSTANT R6, [R34.64+0x20] ; /* 0x0000200c22067981 */ /* 0x000ea8000c1e9b00 */ /*1600*/ LDG.E.64.CONSTANT R2, [R34.64+0x28] ; /* 0x0000280c22027981 */ /* 0x000ea8000c1e9b00 */ /*1610*/ LDG.E.64.CONSTANT R26, [R34.64+0x30] ; /* 0x0000300c221a7981 */ /* 0x000ea2000c1e9b00 */ /*1620*/ R2P PR, R0, 0x3 ; /* 0x0000000300007804 */ /* 0x000fe20000000000 */ /*1630*/ IMAD.MOV.U32 R36, RZ, RZ, 0x79785eba ; /* 0x79785ebaff247424 */ /* 0x000fe200078e00ff */ /*1640*/ DMUL R30, R28, R28 ; /* 0x0000001c1c1e7228 */ /* 0x000ee20000000000 */ /*1650*/ IMAD.MOV.U32 R0, RZ, RZ, 0x3de5db65 ; /* 0x3de5db65ff007424 */ /* 0x000fc600078e00ff */ /*1660*/ FSEL R36, -R36, 4.2945490664224492434e-19, !P0 ; /* 0x20fd816424247808 */ /* 0x000fe40004000100 */ /*1670*/ FSEL R37, R0, -0.082518599927425384521, !P0 ; /* 0xbda8ff8300257808 */ /* 0x000fcc0004000000 */ /*1680*/ DFMA R32, R30, R36, R32 ; /* 0x000000241e20722b */ /* 0x008f0c0000000020 */ /*1690*/ DFMA R10, R30, R32, R10 ; /* 0x000000201e0a722b */ /* 0x010e8c000000000a */ /*16a0*/ DFMA R8, R30, R10, R8 ; /* 0x0000000a1e08722b */ /* 0x004e8c0000000008 */ /*16b0*/ DFMA R6, R30, R8, R6 ; /* 0x000000081e06722b */ /* 0x004e8c0000000006 */ /*16c0*/ DFMA R2, R30, R6, R2 ; /* 0x000000061e02722b */ /* 0x004e8c0000000002 */ /*16d0*/ DFMA R2, R30, R2, R26 ; /* 0x000000021e02722b */ /* 0x004e8c000000001a */ /*16e0*/ DFMA R28, R2, R28, R28 ; /* 0x0000001c021c722b */ /* 0x004fc8000000001c */ /*16f0*/ @P0 DFMA R28, R30, R2, 1 ; /* 0x3ff000001e1c042b */ /* 0x000e8c0000000002 */ /*1700*/ @P1 DFMA R28, R28, -1, RZ ; /* 0xbff000001c1c182b */ /* 0x004e8c00000000ff */ /*1710*/ DMUL R28, R28, R12 ; /* 0x0000000c1c1c7228 */ /* 0x004e8c0000000000 */ /*1720*/ DFMA R22, R22, R14, R28 ; /* 0x0000000e1616722b */ /* 0x0050a2000000001c */ /*1730*/ @P2 BRA 0x18b0 ; /* 0x0000017000002947 */ /* 0x000fea0003800000 */ /*1740*/ F2I.F64 R0, R16 ; /* 0x0000001000007311 */ /* 0x000ee20000301100 */ /*1750*/ IMAD.U32 R6, RZ, RZ, UR8 ; /* 0x00000008ff067e24 */ /* 0x000fe2000f8e00ff */ /*1760*/ MOV R2, c[0x2][0x8] ; /* 0x0080020000027a02 */ /* 0x000fe20000000f00 */ /*1770*/ IMAD.U32 R7, RZ, RZ, UR9 ; /* 0x00000009ff077e24 */ /* 0x000fe4000f8e00ff */ /*1780*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x2][0xc] ; /* 0x00800300ff037624 */ /* 0x000fc800078e00ff */ /*1790*/ DSETP.GE.AND P0, PT, |R6|, 2.14748364800000000000e+09, PT ; /* 0x41e000000600742a */ /* 0x000fe20003f06200 */ /*17a0*/ I2F.F64 R28, R0 ; /* 0x00000000001c7312 */ /* 0x009e220000201c00 */ /*17b0*/ STL [R1], R0 ; /* 0x0000000001007387 */ /* 0x0007e40000100800 */ /*17c0*/ DFMA R2, -R28, R2, UR8 ; /* 0x000000081c027e2b */ /* 0x001e0c0008000102 */ /*17d0*/ DFMA R2, -R28, c[0x2][0x10], R2 ; /* 0x008004001c027a2b */ /* 0x001e0c0000000102 */ /*17e0*/ DFMA R28, -R28, c[0x2][0x18], R2 ; /* 0x008006001c1c7a2b */ /* 0x0016220000000102 */ /*17f0*/ @!P0 BRA 0x18d0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1800*/ BSSY B1, 0x1890 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*1810*/ MOV R6, UR8 ; /* 0x0000000800067c02 */ /* 0x000fe20008000f00 */ /*1820*/ IMAD.U32 R28, RZ, RZ, UR8 ; /* 0x00000008ff1c7e24 */ /* 0x001fe2000f8e00ff */ /*1830*/ MOV R4, 0x1880 ; /* 0x0000188000047802 */ /* 0x000fe20000000f00 */ /*1840*/ IMAD.U32 R29, RZ, RZ, UR9 ; /* 0x00000009ff1d7e24 */ /* 0x000fe4000f8e00ff */ /*1850*/ IMAD.U32 R7, RZ, RZ, UR9 ; /* 0x00000009ff077e24 */ /* 0x000fe4000f8e00ff */ /*1860*/ IMAD.U32 R6, RZ, RZ, UR5 ; /* 0x00000005ff067e24 */ /* 0x000fe4000f8e00ff */ /*1870*/ CALL.REL.NOINC 0x1fa0 ; /* 0x0000072000007944 */ /* 0x00efea0003c00000 */ /*1880*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1890*/ LDL R0, [R1] ; /* 0x0000000001007983 */ /* 0x0001620000100800 */ /*18a0*/ BRA 0x18d0 ; /* 0x0000002000007947 */ /* 0x000fea0003800000 */ /*18b0*/ DMUL R28, RZ, UR8 ; /* 0x00000008ff1c7c28 */ /* 0x001e220008000000 */ /*18c0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc800078e00ff */ /*18d0*/ IMAD.SHL.U32 R2, R0, 0x8, RZ ; /* 0x0000000800027824 */ /* 0x028fe400078e00ff */ /*18e0*/ IMAD.MOV.U32 R35, RZ, RZ, 0x8 ; /* 0x00000008ff237424 */ /* 0x000fc600078e00ff */ /*18f0*/ LOP3.LUT R2, R2, 0x8, RZ, 0xc0, !PT ; /* 0x0000000802027812 */ /* 0x000fca00078ec0ff */ /*1900*/ IMAD.WIDE R34, R2, R35, c[0x4][0x0] ; /* 0x0100000002227625 */ /* 0x000fca00078e0223 */ /*1910*/ LDG.E.64.CONSTANT R32, [R34.64+0x8] ; /* 0x0000080c22207981 */ /* 0x000ee8000c1e9b00 */ /*1920*/ LDG.E.64.CONSTANT R10, [R34.64+0x10] ; /* 0x0000100c220a7981 */ /* 0x000f28000c1e9b00 */ /*1930*/ LDG.E.64.CONSTANT R8, [R34.64+0x18] ; /* 0x0000180c22087981 */ /* 0x004ea8000c1e9b00 */ /*1940*/ LDG.E.64.CONSTANT R6, [R34.64+0x20] ; /* 0x0000200c22067981 */ /* 0x000ea8000c1e9b00 */ /*1950*/ LDG.E.64.CONSTANT R2, [R34.64+0x28] ; /* 0x0000280c22027981 */ /* 0x000ea8000c1e9b00 */ /*1960*/ LDG.E.64.CONSTANT R26, [R34.64+0x30] ; /* 0x0000300c221a7981 */ /* 0x000ea2000c1e9b00 */ /*1970*/ R2P PR, R0, 0x3 ; /* 0x0000000300007804 */ /* 0x000fe20000000000 */ /*1980*/ IMAD.MOV.U32 R0, RZ, RZ, 0x3de5db65 ; /* 0x3de5db65ff007424 */ /* 0x000fe200078e00ff */ /*1990*/ MOV R36, 0x79785eba ; /* 0x79785eba00247802 */ /* 0x000fe20000000f00 */ /*19a0*/ DMUL R30, R28, R28 ; /* 0x0000001c1c1e7228 */ /* 0x001ec60000000000 */ /*19b0*/ FSEL R36, -R36, 4.2945490664224492434e-19, !P0 ; /* 0x20fd816424247808 */ /* 0x000fe40004000100 */ /*19c0*/ FSEL R37, R0, -0.082518599927425384521, !P0 ; /* 0xbda8ff8300257808 */ /* 0x000fcc0004000000 */ /*19d0*/ DFMA R32, R30, R36, R32 ; /* 0x000000241e20722b */ /* 0x008f0c0000000020 */ /*19e0*/ DFMA R10, R30, R32, R10 ; /* 0x000000201e0a722b */ /* 0x010e8c000000000a */ /*19f0*/ DFMA R8, R30, R10, R8 ; /* 0x0000000a1e08722b */ /* 0x004e0c0000000008 */ /*1a00*/ DFMA R6, R30, R8, R6 ; /* 0x000000081e06722b */ /* 0x001e0c0000000006 */ /*1a10*/ DFMA R2, R30, R6, R2 ; /* 0x000000061e02722b */ /* 0x001e0c0000000002 */ /*1a20*/ DFMA R2, R30, R2, R26 ; /* 0x000000021e02722b */ /* 0x001e0c000000001a */ /*1a30*/ DFMA R28, R2, R28, R28 ; /* 0x0000001c021c722b */ /* 0x001fc8000000001c */ /*1a40*/ @P0 DFMA R28, R30, R2, 1 ; /* 0x3ff000001e1c042b */ /* 0x000e0c0000000002 */ /*1a50*/ @P1 DFMA R28, R28, -1, RZ ; /* 0xbff000001c1c182b */ /* 0x001e0c00000000ff */ /*1a60*/ DMUL R14, R28, R14 ; /* 0x0000000e1c0e7228 */ /* 0x0010a20000000000 */ /*1a70*/ @P2 BRA 0x1c00 ; /* 0x0000018000002947 */ /* 0x000fea0003800000 */ /*1a80*/ F2I.F64 R0, R16 ; /* 0x0000001000007311 */ /* 0x000ee20000301100 */ /*1a90*/ IMAD.U32 R6, RZ, RZ, UR8 ; /* 0x00000008ff067e24 */ /* 0x000fe4000f8e00ff */ /*1aa0*/ IMAD.U32 R7, RZ, RZ, UR9 ; /* 0x00000009ff077e24 */ /* 0x000fe4000f8e00ff */ /*1ab0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x2][0x8] ; /* 0x00800200ff027624 */ /* 0x000fe400078e00ff */ /*1ac0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x2][0xc] ; /* 0x00800300ff037624 */ /* 0x000fe400078e00ff */ /*1ad0*/ DSETP.GE.AND P0, PT, |R6|, 2.14748364800000000000e+09, PT ; /* 0x41e000000600742a */ /* 0x000fe20003f06200 */ /*1ae0*/ I2F.F64 R28, R0 ; /* 0x00000000001c7312 */ /* 0x009e220000201c00 */ /*1af0*/ STL [R1], R0 ; /* 0x0000000001007387 */ /* 0x0007e40000100800 */ /*1b00*/ DFMA R2, -R28, R2, UR8 ; /* 0x000000081c027e2b */ /* 0x001e0c0008000102 */ /*1b10*/ DFMA R2, -R28, c[0x2][0x10], R2 ; /* 0x008004001c027a2b */ /* 0x001e0c0000000102 */ /*1b20*/ DFMA R28, -R28, c[0x2][0x18], R2 ; /* 0x008006001c1c7a2b */ /* 0x0016220000000102 */ /*1b30*/ @!P0 BRA 0x1be0 ; /* 0x000000a000008947 */ /* 0x000fea0003800000 */ /*1b40*/ BSSY B1, 0x1bd0 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*1b50*/ IMAD.U32 R6, RZ, RZ, UR8 ; /* 0x00000008ff067e24 */ /* 0x000fe2000f8e00ff */ /*1b60*/ MOV R28, UR8 ; /* 0x00000008001c7c02 */ /* 0x001fe20008000f00 */ /*1b70*/ IMAD.U32 R29, RZ, RZ, UR9 ; /* 0x00000009ff1d7e24 */ /* 0x000fe2000f8e00ff */ /*1b80*/ MOV R4, 0x1bc0 ; /* 0x00001bc000047802 */ /* 0x000fe20000000f00 */ /*1b90*/ IMAD.U32 R7, RZ, RZ, UR9 ; /* 0x00000009ff077e24 */ /* 0x000fe4000f8e00ff */ /*1ba0*/ IMAD.U32 R6, RZ, RZ, UR5 ; /* 0x00000005ff067e24 */ /* 0x000fe4000f8e00ff */ /*1bb0*/ CALL.REL.NOINC 0x1fa0 ; /* 0x000003e000007944 */ /* 0x00efea0003c00000 */ /*1bc0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1bd0*/ LDL R0, [R1] ; /* 0x0000000001007983 */ /* 0x0001640000100800 */ /*1be0*/ IADD3 R0, R0, 0x1, RZ ; /* 0x0000000100007810 */ /* 0x028fe20007ffe0ff */ /*1bf0*/ BRA 0x1c20 ; /* 0x0000002000007947 */ /* 0x000fea0003800000 */ /*1c00*/ DMUL R28, RZ, UR8 ; /* 0x00000008ff1c7c28 */ /* 0x001e220008000000 */ /*1c10*/ IMAD.MOV.U32 R0, RZ, RZ, 0x1 ; /* 0x00000001ff007424 */ /* 0x000fca00078e00ff */ /*1c20*/ SHF.L.U32 R2, R0, 0x3, RZ ; /* 0x0000000300027819 */ /* 0x000fe200000006ff */ /*1c30*/ IMAD.MOV.U32 R35, RZ, RZ, 0x8 ; /* 0x00000008ff237424 */ /* 0x000fc600078e00ff */ /*1c40*/ LOP3.LUT R2, R2, 0x8, RZ, 0xc0, !PT ; /* 0x0000000802027812 */ /* 0x000fca00078ec0ff */ /*1c50*/ IMAD.WIDE R34, R2, R35, c[0x4][0x0] ; /* 0x0100000002227625 */ /* 0x000fca00078e0223 */ /*1c60*/ LDG.E.64.CONSTANT R32, [R34.64+0x8] ; /* 0x0000080c22207981 */ /* 0x000ee8000c1e9b00 */ /*1c70*/ LDG.E.64.CONSTANT R30, [R34.64+0x10] ; /* 0x0000100c221e7981 */ /* 0x000f28000c1e9b00 */ /*1c80*/ LDG.E.64.CONSTANT R10, [R34.64+0x18] ; /* 0x0000180c220a7981 */ /* 0x000f68000c1e9b00 */ /*1c90*/ LDG.E.64.CONSTANT R8, [R34.64+0x20] ; /* 0x0000200c22087981 */ /* 0x004ea8000c1e9b00 */ /*1ca0*/ LDG.E.64.CONSTANT R6, [R34.64+0x28] ; /* 0x0000280c22067981 */ /* 0x000ea8000c1e9b00 */ /*1cb0*/ LDG.E.64.CONSTANT R26, [R34.64+0x30] ; /* 0x0000300c221a7981 */ /* 0x000ea2000c1e9b00 */ /*1cc0*/ R2P PR, R0, 0x3 ; /* 0x0000000300007804 */ /* 0x000fe20000000000 */ /*1cd0*/ IMAD.MOV.U32 R36, RZ, RZ, 0x79785eba ; /* 0x79785ebaff247424 */ /* 0x000fe200078e00ff */ /*1ce0*/ DMUL R2, R28, R28 ; /* 0x0000001c1c027228 */ /* 0x001ee20000000000 */ /*1cf0*/ IMAD.MOV.U32 R0, RZ, RZ, 0x3de5db65 ; /* 0x3de5db65ff007424 */ /* 0x000fe200078e00ff */ /*1d00*/ IADD3 R5, R5, 0x1, RZ ; /* 0x0000000105057810 */ /* 0x000fc40007ffe0ff */ /*1d10*/ FSEL R36, -R36, 4.2945490664224492434e-19, !P0 ; /* 0x20fd816424247808 */ /* 0x000fe40004000100 */ /*1d20*/ FSEL R37, R0, -0.082518599927425384521, !P0 ; /* 0xbda8ff8300257808 */ /* 0x000fcc0004000000 */ /*1d30*/ DFMA R32, R2, R36, R32 ; /* 0x000000240220722b */ /* 0x008f0c0000000020 */ /*1d40*/ DFMA R30, R2, R32, R30 ; /* 0x00000020021e722b */ /* 0x010f4c000000001e */ /*1d50*/ DFMA R10, R2, R30, R10 ; /* 0x0000001e020a722b */ /* 0x020e8c000000000a */ /*1d60*/ DFMA R8, R2, R10, R8 ; /* 0x0000000a0208722b */ /* 0x004e0c0000000008 */ /*1d70*/ DFMA R6, R2, R8, R6 ; /* 0x000000080206722b */ /* 0x001e080000000006 */ /*1d80*/ DMUL R8, R20, 3 ; /* 0x4008000014087828 */ /* 0x002e480000000000 */ /*1d90*/ DFMA R26, R2, R6, R26 ; /* 0x00000006021a722b */ /* 0x001e08000000001a */ /*1da0*/ DMUL R10, R22, R8 ; /* 0x00000008160a7228 */ /* 0x002e480000000000 */ /*1db0*/ DFMA R28, R26, R28, R28 ; /* 0x0000001c1a1c722b */ /* 0x001fc8000000001c */ /*1dc0*/ @P0 DFMA R28, R2, R26, 1 ; /* 0x3ff00000021c042b */ /* 0x000fe2000000001a */ /*1dd0*/ ISETP.GE.U32.AND P0, PT, R5, 0x186a2, PT ; /* 0x000186a20500780c */ /* 0x000fc60003f06070 */ /*1de0*/ DMUL R8, R20, R8 ; /* 0x0000000814087228 */ /* 0x000e080000000000 */ /*1df0*/ DMUL R6, R20, R20 ; /* 0x0000001414067228 */ /* 0x000fc80000000000 */ /*1e00*/ DMUL R2, R22, R22 ; /* 0x0000001616027228 */ /* 0x000fc80000000000 */ /*1e10*/ DMUL R10, R22, R10 ; /* 0x0000000a160a7228 */ /* 0x002e480000000000 */ /*1e20*/ DMUL R8, R22, R8 ; /* 0x0000000816087228 */ /* 0x001e080000000000 */ /*1e30*/ @P1 DFMA R28, R28, -1, RZ ; /* 0xbff000001c1c182b */ /* 0x000e8800000000ff */ /*1e40*/ DFMA R6, R20, R6, -R10 ; /* 0x000000061406722b */ /* 0x002e48000000080a */ /*1e50*/ DFMA R2, R22, R2, -R8 ; /* 0x000000021602722b */ /* 0x001fc80000000808 */ /*1e60*/ DFMA R12, R28, R12, -R14 ; /* 0x0000000c1c0c722b */ /* 0x0040a4000000080e */ /*1e70*/ IMAD.MOV.U32 R14, RZ, RZ, R22 ; /* 0x000000ffff0e7224 */ /* 0x001fe200078e0016 */ /*1e80*/ MOV R22, R20 ; /* 0x0000001400167202 */ /* 0x000fe20000000f00 */ /*1e90*/ DFMA R24, R6, c[0x0][0x188], R24 ; /* 0x0000620006187a2b */ /* 0x0020620000000018 */ /*1ea0*/ IMAD.MOV.U32 R15, RZ, RZ, R23 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0017 */ /*1eb0*/ IMAD.MOV.U32 R23, RZ, RZ, R21 ; /* 0x000000ffff177224 */ /* 0x000fe200078e0015 */ /*1ec0*/ DFMA R12, -R2, c[0x0][0x188], R12 ; /* 0x00006200020c7a2b */ /* 0x0040a2000000010c */ /*1ed0*/ @P0 CALL.REL.NOINC 0x1ef0 ; /* 0x0000001000000944 */ /* 0x002fe20003c00000 */ /*1ee0*/ BRA 0x290 ; /* 0xffffe3a000007947 */ /* 0x000fea000383ffff */ /*1ef0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x186a2 ; /* 0x000186a2ff057424 */ /* 0x000fca00078e00ff */ /*1f00*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*1f10*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e620000002100 */ /*1f20*/ IADD3 R2, R5, -0x1, RZ ; /* 0xffffffff05027810 */ /* 0x001fe20007ffe0ff */ /*1f30*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc400078e00ff */ /*1f40*/ S2R R7, SR_CTAID.X ; /* 0x0000000000077919 */ /* 0x000e660000002500 */ /*1f50*/ I2F.F64 R2, R2 ; /* 0x0000000200027312 */ /* 0x000e220000201c00 */ /*1f60*/ IMAD R0, R7, c[0x0][0x0], R0 ; /* 0x0000000007007a24 */ /* 0x002fc800078e0200 */ /*1f70*/ IMAD.WIDE R4, R0, R5, c[0x0][0x170] ; /* 0x00005c0000047625 */ /* 0x000fca00078e0205 */ /*1f80*/ STG.E.64 [R4.64], R2 ; /* 0x0000000204007986 */ /* 0x001fe2000c101b0c */ /*1f90*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*1fa0*/ SHF.R.U32.HI R0, RZ, 0x14, R7 ; /* 0x00000014ff007819 */ /* 0x000fc80000011607 */ /*1fb0*/ LOP3.LUT R0, R0, 0x7ff, RZ, 0xc0, !PT ; /* 0x000007ff00007812 */ /* 0x000fc800078ec0ff */ /*1fc0*/ ISETP.NE.AND P0, PT, R0, 0x7ff, PT ; /* 0x000007ff0000780c */ /* 0x000fda0003f05270 */ /*1fd0*/ @!P0 BRA 0x28c0 ; /* 0x000008e000008947 */ /* 0x000fea0003800000 */ /*1fe0*/ IADD3 R0, R0, -0x400, RZ ; /* 0xfffffc0000007810 */ /* 0x000fe20007ffe0ff */ /*1ff0*/ BSSY B2, 0x22e0 ; /* 0x000002e000027945 */ /* 0x000fe20003800000 */ /*2000*/ IADD3 R11, R1, 0x8, RZ ; /* 0x00000008010b7810 */ /* 0x000fe20007ffe0ff */ /*2010*/ CS2R R30, SRZ ; /* 0x00000000001e7805 */ /* 0x000fe2000001ff00 */ /*2020*/ SHF.R.U32.HI R10, RZ, 0x6, R0 ; /* 0x00000006ff0a7819 */ /* 0x000fe40000011600 */ /*2030*/ LOP3.LUT P3, R9, R0, 0x3f, RZ, 0xc0, !PT ; /* 0x0000003f00097812 */ /* 0x000fe4000786c0ff */ /*2040*/ IADD3 R3, -R10.reuse, 0x10, RZ ; /* 0x000000100a037810 */ /* 0x040fe40007ffe1ff */ /*2050*/ IADD3 R8, -R10, 0x13, RZ ; /* 0x000000130a087810 */ /* 0x000fc40007ffe1ff */ /*2060*/ ISETP.GT.AND P0, PT, R3, 0xe, PT ; /* 0x0000000e0300780c */ /* 0x000fe40003f04270 */ /*2070*/ IADD3 R10, -R10, 0xf, RZ ; /* 0x0000000f0a0a7810 */ /* 0x000fe40007ffe1ff */ /*2080*/ SEL R8, R8, 0x12, !P0 ; /* 0x0000001208087807 */ /* 0x000fc60004000000 */ /*2090*/ IMAD.MOV.U32 R27, RZ, RZ, R10 ; /* 0x000000ffff1b7224 */ /* 0x000fe200078e000a */ /*20a0*/ ISETP.GT.AND P0, PT, R3, R8, PT ; /* 0x000000080300720c */ /* 0x000fda0003f04270 */ /*20b0*/ @P0 BRA 0x22d0 ; /* 0x0000021000000947 */ /* 0x000fea0003800000 */ /*20c0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x000fe200078e00ff */ /*20d0*/ SHF.L.U64.HI R26, R28.reuse, 0xb, R7 ; /* 0x0000000b1c1a7819 */ /* 0x040fe20000010207 */ /*20e0*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fe200078e000b */ /*20f0*/ SHF.L.U32 R28, R28, 0xb, RZ ; /* 0x0000000b1c1c7819 */ /* 0x000fe200000006ff */ /*2100*/ IMAD.WIDE R2, R10, R3, c[0x4][0x8] ; /* 0x010002000a027625 */ /* 0x000fe200078e0203 */ /*2110*/ CS2R R30, SRZ ; /* 0x00000000001e7805 */ /* 0x000fe2000001ff00 */ /*2120*/ LOP3.LUT R26, R26, 0x80000000, RZ, 0xfc, !PT ; /* 0x800000001a1a7812 */ /* 0x000fe400078efcff */ /*2130*/ IMAD.MOV.U32 R27, RZ, RZ, R10 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e000a */ /*2140*/ ULDC.64 UR14, c[0x0][0x118] ; /* 0x00004600000e7ab9 */ /* 0x000fe40000000a00 */ /*2150*/ LDG.E.64.CONSTANT R32, [R2.64] ; /* 0x0000000e02207981 */ /* 0x000ea2000c1e9b00 */ /*2160*/ IMAD.MOV.U32 R34, RZ, RZ, R30 ; /* 0x000000ffff227224 */ /* 0x000fe200078e001e */ /*2170*/ IADD3 R27, R27, 0x1, RZ ; /* 0x000000011b1b7810 */ /* 0x000fe20007ffe0ff */ /*2180*/ IMAD.MOV.U32 R35, RZ, RZ, R31 ; /* 0x000000ffff237224 */ /* 0x000fc800078e001f */ /*2190*/ IMAD.WIDE.U32 R34, P4, R32, R28, R34 ; /* 0x0000001c20227225 */ /* 0x004fc80007880022 */ /*21a0*/ IMAD R29, R32, R26, RZ ; /* 0x0000001a201d7224 */ /* 0x000fe400078e02ff */ /*21b0*/ IMAD R30, R33.reuse, R28, RZ ; /* 0x0000001c211e7224 */ /* 0x040fe400078e02ff */ /*21c0*/ IMAD R31, R33, R26, RZ ; /* 0x0000001a211f7224 */ /* 0x000fe200078e02ff */ /*21d0*/ IADD3 R29, P0, R29, R35, RZ ; /* 0x000000231d1d7210 */ /* 0x000fc80007f1e0ff */ /*21e0*/ IADD3 R35, P1, R30, R29, RZ ; /* 0x0000001d1e237210 */ /* 0x000fe20007f3e0ff */ /*21f0*/ IMAD.HI.U32 R29, R32, R26, RZ ; /* 0x0000001a201d7227 */ /* 0x000fc800078e00ff */ /*2200*/ IMAD.HI.U32 R30, R33, R28, RZ ; /* 0x0000001c211e7227 */ /* 0x000fe200078e00ff */ /*2210*/ STL.64 [R0], R34 ; /* 0x0000002200007387 */ /* 0x0001e60000100a00 */ /*2220*/ IMAD.X R29, RZ, RZ, R29, P4 ; /* 0x000000ffff1d7224 */ /* 0x000fe200020e061d */ /*2230*/ ISETP.GE.AND P4, PT, R27, R8, PT ; /* 0x000000081b00720c */ /* 0x000fc80003f86270 */ /*2240*/ IADD3.X R30, P0, R30, R29, RZ, P0, !PT ; /* 0x0000001d1e1e7210 */ /* 0x000fe2000071e4ff */ /*2250*/ IMAD.HI.U32 R29, R33, R26, RZ ; /* 0x0000001a211d7227 */ /* 0x000fc600078e00ff */ /*2260*/ IADD3.X R30, P1, R31, R30, RZ, P1, !PT ; /* 0x0000001e1f1e7210 */ /* 0x000fe40000f3e4ff */ /*2270*/ IADD3.X R29, R29, RZ, RZ, P0, !PT ; /* 0x000000ff1d1d7210 */ /* 0x000fe400007fe4ff */ /*2280*/ IADD3 R2, P0, R2, 0x8, RZ ; /* 0x0000000802027810 */ /* 0x000fe40007f1e0ff */ /*2290*/ IADD3 R0, R0, 0x8, RZ ; /* 0x0000000800007810 */ /* 0x001fe20007ffe0ff */ /*22a0*/ IMAD.X R31, RZ, RZ, R29, P1 ; /* 0x000000ffff1f7224 */ /* 0x000fe400008e061d */ /*22b0*/ IMAD.X R3, RZ, RZ, R3, P0 ; /* 0x000000ffff037224 */ /* 0x000fe200000e0603 */ /*22c0*/ @!P4 BRA 0x2140 ; /* 0xfffffe700000c947 */ /* 0x000fea000383ffff */ /*22d0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*22e0*/ IMAD.IADD R10, R27, 0x1, -R10 ; /* 0x000000011b0a7824 */ /* 0x000fc800078e0a0a */ /*22f0*/ IMAD R33, R10, 0x8, R11 ; /* 0x000000080a217824 */ /* 0x000fca00078e020b */ /*2300*/ STL.64 [R33], R30 ; /* 0x0000001e21007387 */ /* 0x0001e80000100a00 */ /*2310*/ LDL.64 R2, [R1+0x18] ; /* 0x0000180001027983 */ /* 0x000ea80000100a00 */ /*2320*/ @P3 LDL.64 R26, [R1+0x10] ; /* 0x00001000011a3983 */ /* 0x000ee80000100a00 */ /*2330*/ LDL.64 R10, [R1+0x20] ; /* 0x00002000010a7983 */ /* 0x000f220000100a00 */ /*2340*/ @P3 IADD3 R28, -R9, 0x40, RZ ; /* 0x00000040091c3810 */ /* 0x000fe20007ffe1ff */ /*2350*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fe20008000000 */ /*2360*/ @P3 SHF.L.U32 R0, R2, R9, RZ ; /* 0x0000000902003219 */ /* 0x004fc400000006ff */ /*2370*/ @P3 SHF.R.U64 R29, R26, R28.reuse, R27.reuse ; /* 0x0000001c1a1d3219 */ /* 0x188fe4000000121b */ /*2380*/ @P3 SHF.R.U32.HI R8, RZ, R28.reuse, R27 ; /* 0x0000001cff083219 */ /* 0x080fe4000001161b */ /*2390*/ @P3 SHF.R.U64 R26, R2.reuse, R28, R3.reuse ; /* 0x0000001c021a3219 */ /* 0x140fe40000001203 */ /*23a0*/ @P3 SHF.L.U64.HI R27, R2, R9.reuse, R3 ; /* 0x00000009021b3219 */ /* 0x080fe40000010203 */ /*23b0*/ @P3 LOP3.LUT R2, R29, R0, RZ, 0xfc, !PT ; /* 0x000000001d023212 */ /* 0x000fe400078efcff */ /*23c0*/ @P3 SHF.L.U32 R29, R10, R9, RZ ; /* 0x000000090a1d3219 */ /* 0x010fc400000006ff */ /*23d0*/ @P3 SHF.R.U32.HI R28, RZ, R28, R3 ; /* 0x0000001cff1c3219 */ /* 0x000fe40000011603 */ /*23e0*/ @P3 LOP3.LUT R3, R8, R27, RZ, 0xfc, !PT ; /* 0x0000001b08033212 */ /* 0x000fe400078efcff */ /*23f0*/ @P3 SHF.L.U64.HI R9, R10, R9, R11 ; /* 0x000000090a093219 */ /* 0x000fe4000001020b */ /*2400*/ @P3 LOP3.LUT R10, R29, R26, RZ, 0xfc, !PT ; /* 0x0000001a1d0a3212 */ /* 0x000fe400078efcff */ /*2410*/ SHF.L.U64.HI R0, R2.reuse, 0x2, R3.reuse ; /* 0x0000000202007819 */ /* 0x140fe20000010203 */ /*2420*/ IMAD.SHL.U32 R2, R2, 0x4, RZ ; /* 0x0000000402027824 */ /* 0x000fe200078e00ff */ /*2430*/ SHF.R.U32.HI R3, RZ, 0x1e, R3 ; /* 0x0000001eff037819 */ /* 0x000fc40000011603 */ /*2440*/ SHF.L.U32 R8, R10.reuse, 0x2, RZ ; /* 0x000000020a087819 */ /* 0x040fe400000006ff */ /*2450*/ @P3 LOP3.LUT R11, R9, R28, RZ, 0xfc, !PT ; /* 0x0000001c090b3212 */ /* 0x000fe400078efcff */ /*2460*/ IADD3 RZ, P0, RZ, -R2, RZ ; /* 0x80000002ffff7210 */ /* 0x000fe40007f1e0ff */ /*2470*/ LOP3.LUT R27, RZ, R0, RZ, 0x33, !PT ; /* 0x00000000ff1b7212 */ /* 0x000fe400078e33ff */ /*2480*/ LOP3.LUT R3, R3, R8, RZ, 0xfc, !PT ; /* 0x0000000803037212 */ /* 0x000fe400078efcff */ /*2490*/ SHF.L.U64.HI R10, R10, 0x2, R11 ; /* 0x000000020a0a7819 */ /* 0x000fc4000001020b */ /*24a0*/ IADD3.X R27, P0, RZ, R27, RZ, P0, !PT ; /* 0x0000001bff1b7210 */ /* 0x000fe4000071e4ff */ /*24b0*/ LOP3.LUT R8, RZ, R3, RZ, 0x33, !PT ; /* 0x00000003ff087212 */ /* 0x000fe400078e33ff */ /*24c0*/ LOP3.LUT R29, RZ, R10, RZ, 0x33, !PT ; /* 0x0000000aff1d7212 */ /* 0x000fe400078e33ff */ /*24d0*/ IADD3.X R8, P0, RZ, R8, RZ, P0, !PT ; /* 0x00000008ff087210 */ /* 0x000fe4000071e4ff */ /*24e0*/ SHF.R.U32.HI R9, RZ, 0x1d, R11 ; /* 0x0000001dff097819 */ /* 0x000fc6000001160b */ /*24f0*/ IMAD.X R29, RZ, RZ, R29, P0 ; /* 0x000000ffff1d7224 */ /* 0x000fe200000e061d */ /*2500*/ LOP3.LUT P1, RZ, R9, 0x1, RZ, 0xc0, !PT ; /* 0x0000000109ff7812 */ /* 0x000fc8000782c0ff */ /*2510*/ SEL R10, R10, R29, !P1 ; /* 0x0000001d0a0a7207 */ /* 0x000fe40004800000 */ /*2520*/ SEL R3, R3, R8, !P1 ; /* 0x0000000803037207 */ /* 0x000fe40004800000 */ /*2530*/ ISETP.NE.U32.AND P0, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fe40003f05070 */ /*2540*/ SEL R27, R0, R27, !P1 ; /* 0x0000001b001b7207 */ /* 0x000fe40004800000 */ /*2550*/ SEL R28, R3, R10, !P0 ; /* 0x0000000a031c7207 */ /* 0x000fe20004000000 */ /*2560*/ @P1 IMAD.MOV R2, RZ, RZ, -R2 ; /* 0x000000ffff021224 */ /* 0x000fc600078e0a02 */ /*2570*/ FLO.U32 R8, R28 ; /* 0x0000001c00087300 */ /* 0x000e6400000e0000 */ /*2580*/ IADD3 R26, -R8.reuse, 0x1f, RZ ; /* 0x0000001f081a7810 */ /* 0x042fe40007ffe1ff */ /*2590*/ IADD3 R8, -R8, 0x3f, RZ ; /* 0x0000003f08087810 */ /* 0x000fc60007ffe1ff */ /*25a0*/ @P0 IMAD.MOV R8, RZ, RZ, R26 ; /* 0x000000ffff080224 */ /* 0x000fca00078e021a */ /*25b0*/ ISETP.NE.U32.AND P0, PT, R8.reuse, RZ, PT ; /* 0x000000ff0800720c */ /* 0x040fe40003f05070 */ /*25c0*/ IADD3 R26, -R8, 0x40, RZ ; /* 0x00000040081a7810 */ /* 0x000fe40007ffe1ff */ /*25d0*/ ISETP.NE.AND.EX P0, PT, RZ, RZ, PT, P0 ; /* 0x000000ffff00720c */ /* 0x000fe40003f05300 */ /*25e0*/ SHF.L.U32 R0, R3.reuse, R8, RZ ; /* 0x0000000803007219 */ /* 0x040fe400000006ff */ /*25f0*/ SHF.R.U64 R29, R2, R26, R27 ; /* 0x0000001a021d7219 */ /* 0x000fe4000000121b */ /*2600*/ SHF.L.U64.HI R2, R3, R8, R10 ; /* 0x0000000803027219 */ /* 0x000fc4000001020a */ /*2610*/ SHF.R.U32.HI R27, RZ, R26, R27 ; /* 0x0000001aff1b7219 */ /* 0x000fca000001161b */ /*2620*/ @P0 LOP3.LUT R3, R29, R0, RZ, 0xfc, !PT ; /* 0x000000001d030212 */ /* 0x000fe400078efcff */ /*2630*/ @P0 LOP3.LUT R10, R27, R2, RZ, 0xfc, !PT ; /* 0x000000021b0a0212 */ /* 0x000fe200078efcff */ /*2640*/ IMAD.MOV.U32 R27, RZ, RZ, RZ ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e00ff */ /*2650*/ IMAD.WIDE.U32 R28, R3, 0x2168c235, RZ ; /* 0x2168c235031c7825 */ /* 0x000fc800078e00ff */ /*2660*/ IMAD.MOV.U32 R26, RZ, RZ, R29 ; /* 0x000000ffff1a7224 */ /* 0x000fe200078e001d */ /*2670*/ IADD3 RZ, P0, R28, R28, RZ ; /* 0x0000001c1cff7210 */ /* 0x000fe20007f1e0ff */ /*2680*/ IMAD.HI.U32 R0, R10, -0x36f0255e, RZ ; /* 0xc90fdaa20a007827 */ /* 0x000fc800078e00ff */ /*2690*/ IMAD.WIDE.U32 R2, R3, -0x36f0255e, R26 ; /* 0xc90fdaa203027825 */ /* 0x000fcc00078e001a */ /*26a0*/ IMAD.WIDE.U32 R2, P3, R10, 0x2168c235, R2 ; /* 0x2168c2350a027825 */ /* 0x000fc80007860002 */ /*26b0*/ IMAD R10, R10, -0x36f0255e, RZ ; /* 0xc90fdaa20a0a7824 */ /* 0x000fe200078e02ff */ /*26c0*/ IADD3.X R0, R0, RZ, RZ, P3, !PT ; /* 0x000000ff00007210 */ /* 0x000fe40001ffe4ff */ /*26d0*/ IADD3.X RZ, P0, R2, R2, RZ, P0, !PT ; /* 0x0000000202ff7210 */ /* 0x000fe4000071e4ff */ /*26e0*/ IADD3 R10, P3, R10, R3, RZ ; /* 0x000000030a0a7210 */ /* 0x000fe40007f7e0ff */ /*26f0*/ LOP3.LUT R2, R9, 0x1, RZ, 0xc0, !PT ; /* 0x0000000109027812 */ /* 0x000fe400078ec0ff */ /*2700*/ ISETP.GT.U32.AND P4, PT, R10.reuse, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x040fe20003f84070 */ /*2710*/ IMAD.X R0, RZ, RZ, R0, P3 ; /* 0x000000ffff007224 */ /* 0x000fe200018e0600 */ /*2720*/ IADD3.X R27, P3, R10, R10, RZ, P0, !PT ; /* 0x0000000a0a1b7210 */ /* 0x000fc4000077e4ff */ /*2730*/ LEA.HI R2, R11, R2, RZ, 0x2 ; /* 0x000000020b027211 */ /* 0x000fe400078f10ff */ /*2740*/ ISETP.GT.AND.EX P0, PT, R0.reuse, RZ, PT, P4 ; /* 0x000000ff0000720c */ /* 0x040fe20003f04340 */ /*2750*/ IMAD.X R3, R0, 0x1, R0, P3 ; /* 0x0000000100037824 */ /* 0x000fe200018e0600 */ /*2760*/ LOP3.LUT P3, RZ, R7, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000007ff7812 */ /* 0x000fe2000786c0ff */ /*2770*/ IMAD.MOV R9, RZ, RZ, -R2 ; /* 0x000000ffff097224 */ /* 0x000fe200078e0a02 */ /*2780*/ SEL R10, R27, R10, P0 ; /* 0x0000000a1b0a7207 */ /* 0x000fe40000000000 */ /*2790*/ SEL R0, R3, R0, P0 ; /* 0x0000000003007207 */ /* 0x000fe40000000000 */ /*27a0*/ IADD3 R3, P4, R10, 0x1, RZ ; /* 0x000000010a037810 */ /* 0x000fc40007f9e0ff */ /*27b0*/ IADD3 R11, R6, -c[0x0][0x20], RZ ; /* 0x80000800060b7a10 */ /* 0x000fe40007ffe0ff */ /*27c0*/ LOP3.LUT R7, R7, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000007077812 */ /* 0x000fe200078ec0ff */ /*27d0*/ IMAD.X R0, RZ, RZ, R0, P4 ; /* 0x000000ffff007224 */ /* 0x000fe400020e0600 */ /*27e0*/ @P3 IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff023224 */ /* 0x000fe200078e0009 */ /*27f0*/ SEL R9, RZ, 0x1, !P0 ; /* 0x00000001ff097807 */ /* 0x000fe40004000000 */ /*2800*/ SHF.R.U64 R3, R3, 0xa, R0 ; /* 0x0000000a03037819 */ /* 0x000fe40000001200 */ /*2810*/ STL [R11], R2 ; /* 0x000000020b007387 */ /* 0x0001e20000100800 */ /*2820*/ IADD3 R9, R9, R8, RZ ; /* 0x0000000809097210 */ /* 0x000fc40007ffe0ff */ /*2830*/ IADD3 R3, P3, R3, 0x1, RZ ; /* 0x0000000103037810 */ /* 0x000fe40007f7e0ff */ /*2840*/ @P1 LOP3.LUT R7, R7, 0x80000000, RZ, 0x3c, !PT ; /* 0x8000000007071812 */ /* 0x000fe200078e3cff */ /*2850*/ IMAD.SHL.U32 R9, R9, 0x100000, RZ ; /* 0x0010000009097824 */ /* 0x000fe200078e00ff */ /*2860*/ LEA.HI.X R0, R0, RZ, RZ, 0x16, P3 ; /* 0x000000ff00007211 */ /* 0x000fc800018fb4ff */ /*2870*/ SHF.R.U64 R3, R3, 0x1, R0.reuse ; /* 0x0000000103037819 */ /* 0x100fe40000001200 */ /*2880*/ SHF.R.U32.HI R0, RZ, 0x1, R0 ; /* 0x00000001ff007819 */ /* 0x000fe40000011600 */ /*2890*/ IADD3 R28, P0, P3, R3, -UR4, RZ ; /* 0x80000004031c7c10 */ /* 0x000fc8000fb1e0ff */ /*28a0*/ IADD3.X R0, R0, 0x3fe00000, ~R9, P0, P3 ; /* 0x3fe0000000007810 */ /* 0x000fc800007e6c09 */ /*28b0*/ LOP3.LUT R7, R0, R7, RZ, 0xfc, !PT ; /* 0x0000000700077212 */ /* 0x000fe400078efcff */ /*28c0*/ IMAD.MOV.U32 R2, RZ, RZ, R4 ; /* 0x000000ffff027224 */ /* 0x001fe400078e0004 */ /*28d0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x0 ; /* 0x00000000ff037424 */ /* 0x000fe400078e00ff */ /*28e0*/ IMAD.MOV.U32 R29, RZ, RZ, R7 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e0007 */ /*28f0*/ RET.REL.NODEC R2 0x0 ; /* 0xffffd70002007950 */ /* 0x000fea0003c3ffff */ /*2900*/ BRA 0x2900; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*2910*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2920*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2930*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2940*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2950*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2960*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2970*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2980*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2990*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*29a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*29b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*29c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*29d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*29e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*29f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <stdio.h> #include <math.h> #include <hip/hip_runtime.h> const double pi = 3.14159265358979323846; void X_init(double *a, int numTicks, double delta) { for (int i = 0; i <= numTicks; ++i) for (int j = 0; j <= numTicks; ++j) a[i*(numTicks+1) + j] = (double)j * delta; } void Y_init(double *a, int numTicks, double delta) { for (int i = 0; i <= numTicks; ++i) for (int j = 0; j <= numTicks; ++j) a[i*(numTicks+1) + j] = (double)i * delta; } void array_show(double *a, int numTicks) { for (int i = 0; i <= numTicks; ++i) { for (int j = 0; j <= numTicks; ++j) printf("%3d ", (int)a[i*(numTicks+1) + j]); printf("\n"); } } __global__ void kernel(double *x, double *y, double *z, double mux, double muy, double b4, int size) { int tid = threadIdx.x + blockIdx.x * blockDim.x; if (tid >= size) return; // initial values double x0 = (double)x[tid]; double y0 = (double)y[tid]; double px0 = 0.0, py0 = 0.0; // проверка вхождение в круг, до первой итерации if (x0*x0 + y0*y0 >= 1.0) { z[tid] = 0.0; return; } int n; double x1, px1, px2, y1, py1, py2; for (n = 0; n <= 100001; n++) { if (x0*x0 + y0*y0 < 1.0) { x1 = x0 * cos(2.0*pi*mux) + px0 * sin(2.0*pi*mux); px1 = -x0 * sin(2.0*pi*mux) + px0 * cos(2.0*pi*mux); y1 = y0 * cos(2.0*pi*muy) + py0 * sin(2.0*pi*muy); py1 = -y0 * sin(2.0*pi*muy) + py0 * cos(2.0*pi*muy); px2 = px1 + b4 * (x1*x1*x1 - 3.0*x1*y1*y1); py2 = py1 - b4 * (y1*y1*y1 - 3.0*x1*x1*y1); x0 = x1; y0 = y1; px0 = px2; py0 = py2; } else { break; } } n--; z[tid] = (double)(n); } int main(void) { const double mux = 0.32; const double muy = 0.32; const double b4 = 0.50; int numTicks = 10; double delta = 1.0 / numTicks; int arraySize =(numTicks + 1) * (numTicks + 1); int numBytes = arraySize * sizeof(double); double *x, *y, *z, *x_dev, *y_dev, *z_dev; // allocate host memory x = (double *) malloc(numBytes); y = (double *) malloc(numBytes); z = (double *) malloc(numBytes); // allocate X, Y array X_init(x, numTicks, delta); Y_init(y, numTicks, delta); // allocate device memory hipMalloc( (void**) &x_dev, numBytes ); hipMalloc( (void**) &y_dev, numBytes ); hipMalloc( (void**) &z_dev, numBytes ); // copy X, Y from host to device hipMemcpy( x_dev, x, numBytes, hipMemcpyHostToDevice); hipMemcpy( y_dev, y, numBytes, hipMemcpyHostToDevice); hipMemcpy( z_dev, z, numBytes, hipMemcpyHostToDevice); // GPU kernel int threadNum = 512; kernel <<< arraySize/threadNum + 1, threadNum >>> (x_dev, y_dev, z_dev, mux, muy, b4, arraySize); // copy Z from device to host hipMemcpy( z, z_dev, numBytes, hipMemcpyDeviceToHost); // show result array_show(z, numTicks); // memory free hipFree(x_dev); free(x); hipFree(y_dev); free(y); hipFree(z_dev); free(z); return 0; }
.text .file "main.hip" .globl _Z6X_initPdid # -- Begin function _Z6X_initPdid .type _Z6X_initPdid,@function _Z6X_initPdid: # @_Z6X_initPdid .cfi_startproc # %bb.0: # kill: def $esi killed $esi def $rsi testl %esi, %esi js .LBB0_5 # %bb.1: # %.preheader.lr.ph incl %esi xorl %eax, %eax xorl %ecx, %ecx .LBB0_2: # %.lr.ph # =>This Loop Header: Depth=1 # Child Loop BB0_3 Depth 2 movl %eax, %edx leaq (%rdi,%rdx,8), %rdx xorl %r8d, %r8d .LBB0_3: # Parent Loop BB0_2 Depth=1 # => This Inner Loop Header: Depth=2 xorps %xmm1, %xmm1 cvtsi2sd %r8d, %xmm1 mulsd %xmm0, %xmm1 movsd %xmm1, (%rdx,%r8,8) incq %r8 cmpq %r8, %rsi jne .LBB0_3 # %bb.4: # %._crit_edge # in Loop: Header=BB0_2 Depth=1 incq %rcx addl %esi, %eax cmpq %rsi, %rcx jne .LBB0_2 .LBB0_5: # %._crit_edge18 retq .Lfunc_end0: .size _Z6X_initPdid, .Lfunc_end0-_Z6X_initPdid .cfi_endproc # -- End function .globl _Z6Y_initPdid # -- Begin function _Z6Y_initPdid .type _Z6Y_initPdid,@function _Z6Y_initPdid: # @_Z6Y_initPdid .cfi_startproc # %bb.0: # kill: def $esi killed $esi def $rsi testl %esi, %esi js .LBB1_5 # %bb.1: # %.preheader.lr.ph incl %esi xorl %eax, %eax xorl %ecx, %ecx .LBB1_2: # %.lr.ph # =>This Loop Header: Depth=1 # Child Loop BB1_3 Depth 2 movl %eax, %edx leaq (%rdi,%rdx,8), %rdx xorps %xmm1, %xmm1 cvtsi2sd %ecx, %xmm1 mulsd %xmm0, %xmm1 xorl %r8d, %r8d .LBB1_3: # Parent Loop BB1_2 Depth=1 # => This Inner Loop Header: Depth=2 movsd %xmm1, (%rdx,%r8,8) incq %r8 cmpq %r8, %rsi jne .LBB1_3 # %bb.4: # %._crit_edge # in Loop: Header=BB1_2 Depth=1 incq %rcx addl %esi, %eax cmpq %rsi, %rcx jne .LBB1_2 .LBB1_5: # %._crit_edge18 retq .Lfunc_end1: .size _Z6Y_initPdid, .Lfunc_end1-_Z6Y_initPdid .cfi_endproc # -- End function .globl _Z10array_showPdi # -- Begin function _Z10array_showPdi .type _Z10array_showPdi,@function _Z10array_showPdi: # @_Z10array_showPdi .cfi_startproc # %bb.0: testl %esi, %esi js .LBB2_6 # %bb.1: # %.preheader.lr.ph pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 pushq %rax .cfi_def_cfa_offset 64 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %esi, %ebx movq %rdi, %r14 incl %ebx xorl %ebp, %ebp xorl %r15d, %r15d .LBB2_2: # %.lr.ph # =>This Loop Header: Depth=1 # Child Loop BB2_3 Depth 2 movl %ebp, %eax leaq (%r14,%rax,8), %r12 xorl %r13d, %r13d .LBB2_3: # Parent Loop BB2_2 Depth=1 # => This Inner Loop Header: Depth=2 cvttsd2si (%r12,%r13,8), %esi movl $.L.str, %edi xorl %eax, %eax callq printf incq %r13 cmpq %r13, %rbx jne .LBB2_3 # %bb.4: # %._crit_edge # in Loop: Header=BB2_2 Depth=1 movl $10, %edi callq putchar@PLT incq %r15 addl %ebx, %ebp cmpq %rbx, %r15 jne .LBB2_2 # %bb.5: addq $8, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 .cfi_restore %rbx .cfi_restore %r12 .cfi_restore %r13 .cfi_restore %r14 .cfi_restore %r15 .cfi_restore %rbp .LBB2_6: # %._crit_edge16 retq .Lfunc_end2: .size _Z10array_showPdi, .Lfunc_end2-_Z10array_showPdi .cfi_endproc # -- End function .globl _Z21__device_stub__kernelPdS_S_dddi # -- Begin function _Z21__device_stub__kernelPdS_S_dddi .type _Z21__device_stub__kernelPdS_S_dddi,@function _Z21__device_stub__kernelPdS_S_dddi: # @_Z21__device_stub__kernelPdS_S_dddi .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $176, %rsp .cfi_def_cfa_offset 224 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 72(%rsp), %rax movq %rdi, (%rax) leaq 64(%rsp), %rdi movq %rsi, (%rdi) leaq 56(%rsp), %rsi movq %rdx, (%rsi) leaq 48(%rsp), %rdx movsd %xmm0, (%rdx) leaq 40(%rsp), %r8 movsd %xmm1, (%r8) leaq 32(%rsp), %r9 movsd %xmm2, (%r9) leaq 12(%rsp), %r10 movl %ecx, (%r10) leaq 112(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %r8, 32(%rbx) movq %r9, 40(%rbx) movq %r10, 48(%rbx) leaq 96(%rsp), %r14 leaq 80(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z6kernelPdS_S_dddi, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $192, %rsp .cfi_adjust_cfa_offset -192 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end3: .size _Z21__device_stub__kernelPdS_S_dddi, .Lfunc_end3-_Z21__device_stub__kernelPdS_S_dddi .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function main .LCPI4_0: .quad 0x3fb999999999999a # double 0.10000000000000001 .LCPI4_1: .quad 0x3fd47ae147ae147b # double 0.32000000000000001 .LCPI4_2: .quad 0x3fe0000000000000 # double 0.5 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $24, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl $968, %edi # imm = 0x3C8 callq malloc movq %rax, %r15 movl $968, %edi # imm = 0x3C8 callq malloc movq %rax, %r14 movl $968, %edi # imm = 0x3C8 callq malloc movq %rax, %rbx xorl %eax, %eax movsd .LCPI4_0(%rip), %xmm0 # xmm0 = mem[0],zero movq %r15, %rcx .LBB4_1: # %.lr.ph.i # =>This Loop Header: Depth=1 # Child Loop BB4_2 Depth 2 xorl %edx, %edx .LBB4_2: # Parent Loop BB4_1 Depth=1 # => This Inner Loop Header: Depth=2 xorps %xmm1, %xmm1 cvtsi2sd %edx, %xmm1 mulsd %xmm0, %xmm1 movsd %xmm1, (%rcx,%rdx,8) incq %rdx cmpq $11, %rdx jne .LBB4_2 # %bb.3: # %._crit_edge.i # in Loop: Header=BB4_1 Depth=1 incq %rax addq $88, %rcx cmpq $11, %rax jne .LBB4_1 # %bb.4: # %.lr.ph.i34.preheader xorl %eax, %eax movq %r14, %rcx .LBB4_5: # %.lr.ph.i34 # =>This Loop Header: Depth=1 # Child Loop BB4_6 Depth 2 xorps %xmm1, %xmm1 cvtsi2sd %eax, %xmm1 mulsd %xmm0, %xmm1 xorl %edx, %edx .LBB4_6: # Parent Loop BB4_5 Depth=1 # => This Inner Loop Header: Depth=2 movsd %xmm1, (%rcx,%rdx,8) incq %rdx cmpq $11, %rdx jne .LBB4_6 # %bb.7: # %._crit_edge.i41 # in Loop: Header=BB4_5 Depth=1 incq %rax addq $88, %rcx cmpq $11, %rax jne .LBB4_5 # %bb.8: # %_Z6Y_initPdid.exit leaq 16(%rsp), %r12 movl $968, %esi # imm = 0x3C8 movq %r12, %rdi callq hipMalloc leaq 8(%rsp), %r13 movl $968, %esi # imm = 0x3C8 movq %r13, %rdi callq hipMalloc movq %rsp, %rbp movl $968, %esi # imm = 0x3C8 movq %rbp, %rdi callq hipMalloc movq (%r12), %rdi movl $968, %edx # imm = 0x3C8 movq %r15, %rsi movl $1, %ecx callq hipMemcpy movq (%r13), %rdi movl $968, %edx # imm = 0x3C8 movq %r14, %rsi movl $1, %ecx callq hipMemcpy movq (%rbp), %rdi movl $968, %edx # imm = 0x3C8 movq %rbx, %rsi movl $1, %ecx callq hipMemcpy movabsq $4294967297, %rdi # imm = 0x100000001 leaq 511(%rdi), %rdx movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB4_10 # %bb.9: movq 16(%rsp), %rdi movq 8(%rsp), %rsi movq (%rsp), %rdx movsd .LCPI4_1(%rip), %xmm0 # xmm0 = mem[0],zero movsd .LCPI4_2(%rip), %xmm2 # xmm2 = mem[0],zero movapd %xmm0, %xmm1 movl $121, %ecx callq _Z21__device_stub__kernelPdS_S_dddi .LBB4_10: movq (%rsp), %rsi movl $968, %edx # imm = 0x3C8 movq %rbx, %rdi movl $2, %ecx callq hipMemcpy movq %rbx, %rdi movl $10, %esi callq _Z10array_showPdi movq 16(%rsp), %rdi callq hipFree movq %r15, %rdi callq free movq 8(%rsp), %rdi callq hipFree movq %r14, %rdi callq free movq (%rsp), %rdi callq hipFree movq %rbx, %rdi callq free xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end4: .size main, .Lfunc_end4-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB5_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB5_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z6kernelPdS_S_dddi, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end5: .size __hip_module_ctor, .Lfunc_end5-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB6_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB6_2: retq .Lfunc_end6: .size __hip_module_dtor, .Lfunc_end6-__hip_module_dtor .cfi_endproc # -- End function .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "%3d " .size .L.str, 5 .type _Z6kernelPdS_S_dddi,@object # @_Z6kernelPdS_S_dddi .section .rodata,"a",@progbits .globl _Z6kernelPdS_S_dddi .p2align 3, 0x0 _Z6kernelPdS_S_dddi: .quad _Z21__device_stub__kernelPdS_S_dddi .size _Z6kernelPdS_S_dddi, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z6kernelPdS_S_dddi" .size .L__unnamed_1, 20 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z21__device_stub__kernelPdS_S_dddi .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z6kernelPdS_S_dddi .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z6kernelPdS_S_dddi ; -- Begin function _Z6kernelPdS_S_dddi .globl _Z6kernelPdS_S_dddi .p2align 8 .type _Z6kernelPdS_S_dddi,@function _Z6kernelPdS_S_dddi: ; @_Z6kernelPdS_S_dddi ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x44 s_load_b32 s3, s[0:1], 0x30 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] s_mov_b32 s2, exec_lo v_cmpx_gt_i32_e64 s3, v1 s_cbranch_execz .LBB0_8 ; %bb.1: s_load_b256 s[4:11], s[0:1], 0x0 v_ashrrev_i32_e32 v2, 31, v1 s_mov_b32 s12, exec_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 3, v[1:2] s_waitcnt lgkmcnt(0) v_add_co_u32 v2, vcc_lo, s6, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s7, v1, vcc_lo v_add_co_u32 v4, vcc_lo, s4, v0 v_add_co_ci_u32_e32 v5, vcc_lo, s5, v1, vcc_lo global_load_b64 v[2:3], v[2:3], off s_load_b128 s[4:7], s[0:1], 0x20 global_load_b64 v[4:5], v[4:5], off s_waitcnt vmcnt(1) v_mul_f64 v[6:7], v[2:3], v[2:3] s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_fma_f64 v[8:9], v[4:5], v[4:5], v[6:7] v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 v_cmpx_nle_f64_e32 1.0, v[8:9] s_cbranch_execz .LBB0_7 ; %bb.2: ; %.preheader v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0xbff00000 s_mov_b32 s13, exec_lo v_cmpx_gt_f64_e32 1.0, v[8:9] s_cbranch_execz .LBB0_6 ; %bb.3: ; %.lr.ph s_mov_b32 s2, 0x54442d18 s_mov_b32 s3, 0x401921fb s_mov_b32 s14, 0x33145c00 v_mul_f64 v[6:7], s[10:11], s[2:3] s_mov_b32 s10, 0x6dc9c883 s_mov_b32 s11, 0x3fe45f30 s_mov_b32 s15, 0xbc91a626 s_mov_b32 s16, 0x33145c07 s_mov_b32 s17, 0x3c91a626 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_4) | instid1(VALU_DEP_2) v_ldexp_f64 v[8:9], |v[6:7]|, 0xffffff80 v_cmp_le_f64_e64 vcc_lo, 0x7b000000, |v[6:7]| v_trig_preop_f64 v[10:11], |v[6:7]|, 0 v_and_b32_e32 v12, 0x7fffffff, v7 v_trig_preop_f64 v[22:23], |v[6:7]|, 2 v_dual_cndmask_b32 v13, v12, v9 :: v_dual_cndmask_b32 v12, v6, v8 v_trig_preop_f64 v[8:9], |v[6:7]|, 1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_4) v_mul_f64 v[14:15], v[10:11], v[12:13] v_mul_f64 v[28:29], v[22:23], v[12:13] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_mul_f64 v[16:17], v[8:9], v[12:13] v_fma_f64 v[10:11], v[10:11], v[12:13], -v[14:15] s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_4) | instid1(VALU_DEP_4) v_fma_f64 v[30:31], v[8:9], v[12:13], -v[16:17] s_waitcnt lgkmcnt(0) v_mul_f64 v[8:9], s[4:5], s[2:3] s_mov_b32 s4, 0 v_fma_f64 v[12:13], v[22:23], v[12:13], -v[28:29] v_add_f64 v[18:19], v[16:17], v[10:11] s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_2) | instid1(VALU_DEP_4) v_cmp_le_f64_e64 vcc_lo, 0x7b000000, |v[8:9]| v_and_b32_e32 v34, 0x7fffffff, v9 v_trig_preop_f64 v[44:45], |v[8:9]|, 2 v_add_f64 v[20:21], v[18:19], -v[16:17] v_add_f64 v[26:27], v[14:15], v[18:19] v_mul_f64 v[22:23], |v[8:9]|, s[10:11] s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_add_f64 v[24:25], v[18:19], -v[20:21] v_add_f64 v[10:11], v[10:11], -v[20:21] v_ldexp_f64 v[20:21], v[26:27], -2 v_add_f64 v[14:15], v[26:27], -v[14:15] v_trig_preop_f64 v[26:27], |v[8:9]|, 0 v_add_f64 v[16:17], v[16:17], -v[24:25] v_add_f64 v[24:25], v[28:29], v[30:31] v_fract_f64_e32 v[32:33], v[20:21] v_cmp_neq_f64_e64 s0, 0x7ff00000, |v[20:21]| v_add_f64 v[14:15], v[18:19], -v[14:15] v_trig_preop_f64 v[20:21], |v[8:9]|, 1 v_add_f64 v[10:11], v[10:11], v[16:17] v_ldexp_f64 v[16:17], |v[8:9]|, 0xffffff80 v_cndmask_b32_e64 v33, 0, v33, s0 v_cndmask_b32_e64 v32, 0, v32, s0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_ldexp_f64 v[32:33], v[32:33], 2 v_add_f64 v[18:19], v[24:25], v[10:11] v_dual_cndmask_b32 v17, v34, v17 :: v_dual_cndmask_b32 v16, v8, v16 v_mul_f64 v[34:35], v[26:27], v[16:17] v_mul_f64 v[38:39], v[20:21], v[16:17] v_mul_f64 v[52:53], v[44:45], v[16:17] v_add_f64 v[36:37], v[14:15], v[18:19] v_add_f64 v[56:57], v[18:19], -v[24:25] v_fma_f64 v[26:27], v[26:27], v[16:17], -v[34:35] v_fma_f64 v[20:21], v[20:21], v[16:17], -v[38:39] v_fma_f64 v[16:17], v[44:45], v[16:17], -v[52:53] v_add_f64 v[40:41], v[36:37], v[32:33] v_add_f64 v[66:67], v[18:19], -v[56:57] v_add_f64 v[10:11], v[10:11], -v[56:57] v_add_f64 v[14:15], v[36:37], -v[14:15] v_add_f64 v[42:43], v[38:39], v[26:27] v_cmp_gt_f64_e32 vcc_lo, 0, v[40:41] s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_add_f64 v[14:15], v[18:19], -v[14:15] v_rndne_f64_e32 v[18:19], v[22:23] v_add_f64 v[40:41], v[42:43], -v[38:39] v_add_f64 v[48:49], v[34:35], v[42:43] s_and_b32 s0, vcc_lo, exec_lo s_cselect_b32 s5, 0x40100000, 0 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[32:33], v[32:33], s[4:5] v_add_f64 v[46:47], v[42:43], -v[40:41] v_add_f64 v[26:27], v[26:27], -v[40:41] s_delay_alu instid0(VALU_DEP_4) v_ldexp_f64 v[40:41], v[48:49], -2 v_add_f64 v[34:35], v[48:49], -v[34:35] v_add_f64 v[50:51], v[36:37], v[32:33] v_add_f64 v[38:39], v[38:39], -v[46:47] v_add_f64 v[46:47], v[52:53], v[20:21] v_cmp_neq_f64_e64 vcc_lo, 0x7ff00000, |v[40:41]| v_add_f64 v[34:35], v[42:43], -v[34:35] v_cvt_i32_f64_e32 v54, v[50:51] v_add_f64 v[26:27], v[26:27], v[38:39] v_fract_f64_e32 v[38:39], v[40:41] v_add_f64 v[58:59], v[46:47], -v[52:53] s_delay_alu instid0(VALU_DEP_4) v_cvt_f64_i32_e32 v[40:41], v54 v_readfirstlane_b32 s1, v54 v_add_f64 v[54:55], v[24:25], -v[28:29] v_add_f64 v[42:43], v[46:47], v[26:27] v_dual_cndmask_b32 v39, 0, v39 :: v_dual_cndmask_b32 v38, 0, v38 v_add_f64 v[68:69], v[46:47], -v[58:59] v_add_f64 v[20:21], v[20:21], -v[58:59] s_delay_alu instid0(VALU_DEP_3) v_ldexp_f64 v[38:39], v[38:39], 2 v_add_f64 v[32:33], v[32:33], -v[40:41] v_add_f64 v[64:65], v[24:25], -v[54:55] v_add_f64 v[30:31], v[30:31], -v[54:55] v_add_f64 v[40:41], v[34:35], v[42:43] v_add_f64 v[60:61], v[42:43], -v[46:47] v_add_f64 v[24:25], v[24:25], -v[66:67] v_add_f64 v[56:57], v[52:53], -v[68:69] v_add_f64 v[48:49], v[36:37], v[32:33] v_add_f64 v[54:55], v[28:29], -v[64:65] v_add_f64 v[50:51], v[40:41], v[38:39] v_add_f64 v[70:71], v[42:43], -v[60:61] v_add_f64 v[26:27], v[26:27], -v[60:61] v_add_f64 v[10:11], v[10:11], v[24:25] v_add_f64 v[20:21], v[20:21], v[56:57] v_add_f64 v[28:29], v[40:41], -v[34:35] v_cmp_le_f64_e32 vcc_lo, 0.5, v[48:49] v_add_f64 v[30:31], v[30:31], v[54:55] v_cmp_gt_f64_e64 s0, 0, v[50:51] v_add_f64 v[46:47], v[46:47], -v[70:71] v_add_f64 v[22:23], v[42:43], -v[28:29] s_cmp_lg_u32 vcc_lo, 0 s_addc_u32 s1, s1, 0 s_and_b32 s3, vcc_lo, exec_lo s_cselect_b32 s5, 0x3ff00000, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_2) | instid1(VALU_DEP_3) s_and_b32 s0, s0, exec_lo v_add_f64 v[50:51], v[48:49], -s[4:5] s_cselect_b32 s5, 0x40100000, 0 v_add_f64 v[24:25], v[26:27], v[46:47] v_add_f64 v[38:39], v[38:39], s[4:5] v_add_f64 v[10:11], v[30:31], v[10:11] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[20:21], v[20:21], v[24:25] v_add_f64 v[62:63], v[40:41], v[38:39] s_delay_alu instid0(VALU_DEP_3) v_add_f64 v[10:11], v[12:13], v[10:11] v_add_f64 v[12:13], v[48:49], -v[32:33] v_mul_f64 v[32:33], v[18:19], s[14:15] v_add_f64 v[16:17], v[16:17], v[20:21] v_cvt_i32_f64_e32 v62, v[62:63] v_add_f64 v[10:11], v[14:15], v[10:11] v_add_f64 v[12:13], v[36:37], -v[12:13] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_f64 v[16:17], v[22:23], v[16:17] v_cvt_f64_i32_e32 v[58:59], v62 v_readfirstlane_b32 s0, v62 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[10:11], v[10:11], v[12:13] v_add_f64 v[26:27], v[38:39], -v[58:59] v_mul_f64 v[38:39], |v[6:7]|, s[10:11] s_mov_b32 s11, 0xbff921fb s_mov_b32 s10, s2 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_add_f64 v[34:35], v[50:51], v[10:11] v_fma_f64 v[14:15], v[18:19], s[10:11], |v[8:9]| v_add_f64 v[24:25], v[40:41], v[26:27] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_3) v_rndne_f64_e32 v[30:31], v[38:39] v_add_f64 v[12:13], v[14:15], v[32:33] v_fma_f64 v[36:37], v[18:19], s[14:15], v[14:15] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_f64 v[20:21], v[24:25], -v[26:27] v_fma_f64 v[26:27], v[30:31], s[10:11], |v[6:7]| v_mul_f64 v[28:29], v[30:31], s[14:15] v_cmp_le_f64_e32 vcc_lo, 0.5, v[24:25] s_mov_b32 s11, 0x3ff921fb v_add_f64 v[14:15], v[14:15], -v[12:13] v_add_f64 v[12:13], v[12:13], -v[36:37] v_add_f64 v[20:21], v[40:41], -v[20:21] v_mul_f64 v[40:41], v[34:35], s[10:11] v_add_f64 v[22:23], v[26:27], v[28:29] s_cmp_lg_u32 vcc_lo, 0 s_addc_u32 s3, s0, 0 s_and_b32 s0, vcc_lo, exec_lo s_cselect_b32 s5, 0x3ff00000, 0 v_add_f64 v[14:15], v[14:15], v[32:33] v_add_f64 v[24:25], v[24:25], -s[4:5] v_cmp_gt_f64_e64 s0, 0x41d00000, |v[6:7]| v_cmp_gt_f64_e64 vcc_lo, 0x41d00000, |v[8:9]| v_add_f64 v[16:17], v[16:17], v[20:21] v_fma_f64 v[20:21], v[30:31], s[14:15], v[26:27] v_add_f64 v[26:27], v[26:27], -v[22:23] s_mov_b32 s15, s17 v_fma_f64 v[44:45], v[34:35], s[10:11], -v[40:41] v_fma_f64 v[32:33], v[18:19], s[14:15], v[32:33] v_add_f64 v[12:13], v[12:13], v[14:15] v_add_f64 v[38:39], v[24:25], v[16:17] v_add_f64 v[22:23], v[22:23], -v[20:21] v_add_f64 v[26:27], v[26:27], v[28:29] v_fma_f64 v[28:29], v[30:31], s[14:15], v[28:29] s_mov_b32 s14, 0x252049c0 s_mov_b32 s15, 0xb97b839a v_add_f64 v[12:13], v[12:13], -v[32:33] v_mul_f64 v[42:43], v[38:39], s[10:11] v_add_f64 v[14:15], v[38:39], -v[24:25] v_add_f64 v[22:23], v[22:23], v[26:27] v_add_f64 v[26:27], v[34:35], -v[50:51] v_fma_f64 v[12:13], v[18:19], s[14:15], v[12:13] v_cvt_i32_f64_e32 v18, v[18:19] v_fma_f64 v[24:25], v[38:39], s[10:11], -v[42:43] v_add_f64 v[14:15], v[16:17], -v[14:15] v_add_f64 v[22:23], v[22:23], -v[28:29] v_add_f64 v[10:11], v[10:11], -v[26:27] v_fma_f64 v[26:27], v[34:35], s[16:17], v[44:45] v_fma_f64 v[16:17], v[38:39], s[16:17], v[24:25] s_mov_b32 s16, 0x796cde01 s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_fma_f64 v[22:23], v[30:31], s[14:15], v[22:23] s_mov_b32 s14, 0xf9a43bb8 v_fma_f64 v[10:11], v[10:11], s[10:11], v[26:27] v_add_f64 v[26:27], v[36:37], v[12:13] s_mov_b32 s15, 0x3de5e0b2 s_mov_b32 s17, 0x3ec71de3 s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_fma_f64 v[14:15], v[14:15], s[10:11], v[16:17] s_mov_b32 s10, 0xb42fdfa7 v_add_f64 v[16:17], v[20:21], v[22:23] s_mov_b32 s11, 0xbe5ae600 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_f64 v[24:25], v[40:41], v[10:11] v_add_f64 v[34:35], v[26:27], -v[36:37] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_f64 v[28:29], v[42:43], v[14:15] v_add_f64 v[20:21], v[16:17], -v[20:21] s_delay_alu instid0(VALU_DEP_4) v_add_f64 v[32:33], v[24:25], -v[40:41] v_cndmask_b32_e64 v17, v25, v17, s0 v_cndmask_b32_e64 v16, v24, v16, s0 v_add_f64 v[12:13], v[12:13], -v[34:35] v_cndmask_b32_e32 v24, v29, v27, vcc_lo v_add_f64 v[36:37], v[28:29], -v[42:43] v_add_f64 v[20:21], v[22:23], -v[20:21] v_cndmask_b32_e32 v23, v28, v26, vcc_lo v_add_f64 v[10:11], v[10:11], -v[32:33] s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_mul_f64 v[25:26], v[23:24], v[23:24] v_add_f64 v[14:15], v[14:15], -v[36:37] v_cndmask_b32_e64 v11, v11, v21, s0 v_mul_f64 v[21:22], v[16:17], v[16:17] v_cndmask_b32_e64 v10, v10, v20, s0 s_and_b32 s0, s0, exec_lo v_fma_f64 v[32:33], v[25:26], s[14:15], s[10:11] v_mul_f64 v[40:41], v[25:26], 0.5 v_mul_f64 v[52:53], v[23:24], -v[25:26] v_mul_f64 v[46:47], v[10:11], 0.5 v_dual_cndmask_b32 v13, v15, v13 :: v_dual_cndmask_b32 v12, v14, v12 v_fma_f64 v[27:28], v[21:22], s[14:15], s[10:11] v_mul_f64 v[36:37], v[21:22], 0.5 s_mov_b32 s10, 0x9037ab78 s_mov_b32 s14, 0x46cc5e42 s_mov_b32 s11, 0x3e21eeb6 s_mov_b32 s15, 0xbda907db v_fma_f64 v[32:33], v[25:26], v[32:33], s[16:17] v_fma_f64 v[34:35], v[21:22], s[14:15], s[10:11] v_fma_f64 v[38:39], v[25:26], s[14:15], s[10:11] s_mov_b32 s14, 0x19e83e5c s_mov_b32 s15, 0xbf2a01a0 s_mov_b32 s10, 0xa17f65f6 s_mov_b32 s11, 0xbe927e4f v_add_f64 v[44:45], -v[40:41], 1.0 v_mul_f64 v[48:49], v[16:17], -v[21:22] v_mul_f64 v[50:51], v[12:13], 0.5 v_fma_f64 v[27:28], v[21:22], v[27:28], s[16:17] v_add_f64 v[42:43], -v[36:37], 1.0 v_fma_f64 v[32:33], v[25:26], v[32:33], s[14:15] v_fma_f64 v[34:35], v[21:22], v[34:35], s[10:11] v_fma_f64 v[38:39], v[25:26], v[38:39], s[10:11] s_mov_b32 s10, 0x19f4ec90 s_mov_b32 s11, 0x3efa01a0 v_add_f64 v[54:55], -v[44:45], 1.0 v_fma_f64 v[27:28], v[21:22], v[27:28], s[14:15] s_mov_b32 s14, 0x11110bb3 s_mov_b32 s15, 0x3f811111 v_add_f64 v[14:15], -v[42:43], 1.0 v_fma_f64 v[32:33], v[25:26], v[32:33], s[14:15] v_fma_f64 v[34:35], v[21:22], v[34:35], s[10:11] v_fma_f64 v[38:39], v[25:26], v[38:39], s[10:11] s_mov_b32 s10, 0x16c16967 s_mov_b32 s11, 0xbf56c16c v_fma_f64 v[27:28], v[21:22], v[27:28], s[14:15] v_add_f64 v[14:15], v[14:15], -v[36:37] v_fma_f64 v[32:33], v[52:53], v[32:33], v[50:51] v_fma_f64 v[34:35], v[21:22], v[34:35], s[10:11] v_fma_f64 v[36:37], v[25:26], v[38:39], s[10:11] v_add_f64 v[38:39], v[54:55], -v[40:41] s_mov_b32 s10, 0x55555555 s_mov_b32 s11, 0x3fa55555 v_mul_f64 v[40:41], v[21:22], v[21:22] v_fma_f64 v[27:28], v[48:49], v[27:28], v[46:47] v_fma_f64 v[14:15], v[16:17], -v[10:11], v[14:15] v_fma_f64 v[34:35], v[21:22], v[34:35], s[10:11] s_delay_alu instid0(VALU_DEP_3) v_fma_f64 v[10:11], v[21:22], v[27:28], -v[10:11] v_fma_f64 v[27:28], v[25:26], v[36:37], s[10:11] v_fma_f64 v[36:37], v[23:24], -v[12:13], v[38:39] v_fma_f64 v[12:13], v[25:26], v[32:33], -v[12:13] v_mul_f64 v[20:21], v[25:26], v[25:26] s_mov_b32 s11, 0xbfc55555 v_cvt_i32_f64_e32 v22, v[30:31] v_fma_f64 v[14:15], v[40:41], v[34:35], v[14:15] v_fma_f64 v[10:11], v[48:49], s[10:11], v[10:11] v_fma_f64 v[12:13], v[52:53], s[10:11], v[12:13] v_fma_f64 v[20:21], v[20:21], v[27:28], v[36:37] v_readfirstlane_b32 s2, v22 v_add_f64 v[14:15], v[42:43], v[14:15] s_delay_alu instid0(VALU_DEP_2) s_cselect_b32 s0, s2, s1 v_readfirstlane_b32 s1, v18 s_lshl_b32 s5, s0, 30 s_and_b32 s0, s0, 1 s_and_b32 s10, s5, 0x80000000 s_cmp_eq_u32 s0, 0 s_cselect_b32 s0, -1, 0 s_and_b32 s2, vcc_lo, exec_lo v_cmp_class_f64_e64 vcc_lo, v[6:7], 0x1f8 v_cmp_class_f64_e64 s2, v[8:9], 0x1f8 s_cselect_b32 s1, s1, s3 v_xor_b32_e32 v8, s5, v7 s_lshl_b32 s3, s1, 30 s_and_b32 s1, s1, 1 v_xor_b32_e32 v9, s3, v9 s_and_b32 s11, s3, 0x80000000 v_mov_b32_e32 v6, 0 s_cmp_eq_u32 s1, 0 v_mov_b32_e32 v7, 0 s_cselect_b32 s1, -1, 0 v_add_f64 v[10:11], v[16:17], -v[10:11] v_add_f64 v[12:13], v[23:24], -v[12:13] v_add_f64 v[16:17], v[44:45], v[20:21] v_and_b32_e32 v21, 0x80000000, v8 s_delay_alu instid0(VALU_DEP_4) v_xor_b32_e32 v20, 0x80000000, v11 v_cndmask_b32_e64 v18, v10, v14, s0 v_cndmask_b32_e64 v11, v15, v11, s0 v_cndmask_b32_e64 v10, v14, v10, s0 v_cndmask_b32_e64 v19, v12, v16, s1 v_cndmask_b32_e64 v8, v20, v15, s0 v_and_b32_e32 v20, 0x80000000, v9 v_xor_b32_e32 v9, 0x80000000, v13 v_cndmask_b32_e64 v13, v17, v13, s1 v_xor_b32_e32 v11, v11, v21 v_xor_b32_e32 v14, s10, v8 v_cndmask_b32_e32 v8, 0, v18, vcc_lo v_cndmask_b32_e64 v15, v9, v17, s1 v_cndmask_b32_e32 v10, 0, v10, vcc_lo v_cndmask_b32_e32 v11, 0x7ff80000, v11, vcc_lo v_cndmask_b32_e32 v9, 0x7ff80000, v14, vcc_lo s_mov_b32 s0, -1 v_xor_b32_e32 v14, s11, v15 v_cndmask_b32_e64 v15, v16, v12, s1 v_xor_b32_e32 v16, v13, v20 v_cndmask_b32_e64 v12, 0, v19, s2 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_cndmask_b32_e64 v13, 0x7ff80000, v14, s2 v_cndmask_b32_e64 v14, 0, v15, s2 s_delay_alu instid0(VALU_DEP_4) v_cndmask_b32_e64 v15, 0x7ff80000, v16, s2 v_dual_mov_b32 v17, v7 :: v_dual_mov_b32 v16, v6 .LBB0_4: ; %_ZL3cosd.exit ; =>This Inner Loop Header: Depth=1 v_mul_f64 v[18:19], v[6:7], v[10:11] s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) v_mul_f64 v[20:21], v[16:17], v[14:15] s_add_i32 s0, s0, 1 s_cmp_gt_u32 s0, 0x186a0 s_cselect_b32 s1, -1, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[22:23], v[4:5], v[8:9], v[18:19] v_fma_f64 v[19:20], v[2:3], v[12:13], v[20:21] v_mul_f64 v[4:5], v[4:5], v[10:11] v_mul_f64 v[2:3], v[2:3], v[14:15] v_mov_b32_e32 v18, s0 v_mul_f64 v[24:25], 0x40080000, v[22:23] v_mul_f64 v[28:29], v[22:23], v[22:23] v_mul_f64 v[30:31], v[19:20], v[19:20] v_fma_f64 v[4:5], v[6:7], v[8:9], -v[4:5] v_fma_f64 v[2:3], v[16:17], v[12:13], -v[2:3] v_mul_f64 v[26:27], v[24:25], v[19:20] v_mul_f64 v[24:25], v[22:23], v[24:25] v_fma_f64 v[32:33], v[19:20], v[19:20], v[28:29] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_mul_f64 v[26:27], v[19:20], v[26:27] v_mul_f64 v[24:25], v[24:25], v[19:20] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_cmp_ngt_f64_e32 vcc_lo, 1.0, v[32:33] v_fma_f64 v[6:7], v[22:23], v[28:29], -v[26:27] s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) v_fma_f64 v[16:17], v[19:20], v[30:31], -v[24:25] s_or_b32 s1, s1, vcc_lo s_and_b32 s1, exec_lo, s1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_2) s_or_b32 s4, s1, s4 v_fma_f64 v[6:7], v[6:7], s[6:7], v[4:5] s_delay_alu instid0(VALU_DEP_2) v_fma_f64 v[16:17], -v[16:17], s[6:7], v[2:3] v_mov_b32_e32 v4, v22 v_dual_mov_b32 v2, v19 :: v_dual_mov_b32 v3, v20 v_mov_b32_e32 v5, v23 s_and_not1_b32 exec_lo, exec_lo, s4 s_cbranch_execnz .LBB0_4 ; %bb.5: ; %._crit_edge.loopexit s_or_b32 exec_lo, exec_lo, s4 v_cvt_f64_i32_e32 v[6:7], v18 .LBB0_6: ; %Flow s_or_b32 exec_lo, exec_lo, s13 .LBB0_7: ; %.sink.split s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s12 v_add_co_u32 v0, vcc_lo, s8, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s9, v1, vcc_lo global_store_b64 v[0:1], v[6:7], off .LBB0_8: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z6kernelPdS_S_dddi .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 312 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 72 .amdhsa_next_free_sgpr 18 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z6kernelPdS_S_dddi, .Lfunc_end0-_Z6kernelPdS_S_dddi ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 3120 ; NumSgprs: 20 ; NumVgprs: 72 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 8 ; NumSGPRsForWavesPerEU: 20 ; NumVGPRsForWavesPerEU: 72 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 8 .value_kind: by_value - .offset: 32 .size: 8 .value_kind: by_value - .offset: 40 .size: 8 .value_kind: by_value - .offset: 48 .size: 4 .value_kind: by_value - .offset: 56 .size: 4 .value_kind: hidden_block_count_x - .offset: 60 .size: 4 .value_kind: hidden_block_count_y - .offset: 64 .size: 4 .value_kind: hidden_block_count_z - .offset: 68 .size: 2 .value_kind: hidden_group_size_x - .offset: 70 .size: 2 .value_kind: hidden_group_size_y - .offset: 72 .size: 2 .value_kind: hidden_group_size_z - .offset: 74 .size: 2 .value_kind: hidden_remainder_x - .offset: 76 .size: 2 .value_kind: hidden_remainder_y - .offset: 78 .size: 2 .value_kind: hidden_remainder_z - .offset: 96 .size: 8 .value_kind: hidden_global_offset_x - .offset: 104 .size: 8 .value_kind: hidden_global_offset_y - .offset: 112 .size: 8 .value_kind: hidden_global_offset_z - .offset: 120 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 312 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z6kernelPdS_S_dddi .private_segment_fixed_size: 0 .sgpr_count: 20 .sgpr_spill_count: 0 .symbol: _Z6kernelPdS_S_dddi.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 72 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
1836cbf90b4cdc0e528f1bbe2348c80d92ac641b
#include "includes.h" __global__ void reset_states_u_after_spikes_kernel(float *d_states_u, float * d_param_d, float* d_last_spike_time_of_each_neuron, float current_time_in_seconds, size_t total_number_of_neurons) { int idx = threadIdx.x + blockIdx.x * blockDim.x; while (idx < total_number_of_neurons) { if (d_last_spike_time_of_each_neuron[idx] == current_time_in_seconds) { d_states_u[idx] += d_param_d[idx]; } idx += blockDim.x * gridDim.x; } __syncthreads(); }
.file "tmpxft_002bb916_00000000-6_reset_states_u_after_spikes_kernel.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z60__device_stub__Z34reset_states_u_after_spikes_kernelPfS_S_fmPfS_S_fm .type _Z60__device_stub__Z34reset_states_u_after_spikes_kernelPfS_S_fmPfS_S_fm, @function _Z60__device_stub__Z34reset_states_u_after_spikes_kernelPfS_S_fmPfS_S_fm: .LFB2032: .cfi_startproc endbr64 subq $168, %rsp .cfi_def_cfa_offset 176 movq %rdi, 40(%rsp) leaq 64(%rsp), %rdi movq %rsi, 32(%rsp) leaq 76(%rsp), %rsi movq %rdx, 24(%rsp) leaq 48(%rsp), %rdx movq %rcx, 8(%rsp) leaq 56(%rsp), %rcx movss %xmm0, 20(%rsp) movq %fs:40, %rax movq %rax, 152(%rsp) xorl %eax, %eax leaq 40(%rsp), %rax movl $1, 72(%rsp) movq %rax, 112(%rsp) leaq 32(%rsp), %rax movq %rax, 120(%rsp) leaq 24(%rsp), %rax movq %rax, 128(%rsp) leaq 20(%rsp), %rax movq %rax, 136(%rsp) leaq 8(%rsp), %rax movq %rax, 144(%rsp) movabsq $4294967297, %rax movq %rax, 64(%rsp) movq %rax, 76(%rsp) movl $1, 84(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 56(%rsp) .cfi_def_cfa_offset 184 leaq _Z34reset_states_u_after_spikes_kernelPfS_S_fm(%rip), %rdi pushq 56(%rsp) .cfi_def_cfa_offset 192 movq 92(%rsp), %rcx movl 100(%rsp), %r8d movq 80(%rsp), %rsi movl 88(%rsp), %edx leaq 128(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 184 popq %rdx .cfi_def_cfa_offset 176 .L2: movq 152(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $168, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z60__device_stub__Z34reset_states_u_after_spikes_kernelPfS_S_fmPfS_S_fm, .-_Z60__device_stub__Z34reset_states_u_after_spikes_kernelPfS_S_fmPfS_S_fm .globl _Z34reset_states_u_after_spikes_kernelPfS_S_fm .type _Z34reset_states_u_after_spikes_kernelPfS_S_fm, @function _Z34reset_states_u_after_spikes_kernelPfS_S_fm: .LFB2033: .cfi_startproc endbr64 jmp _Z60__device_stub__Z34reset_states_u_after_spikes_kernelPfS_S_fmPfS_S_fm .cfi_endproc .LFE2033: .size _Z34reset_states_u_after_spikes_kernelPfS_S_fm, .-_Z34reset_states_u_after_spikes_kernelPfS_S_fm .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z34reset_states_u_after_spikes_kernelPfS_S_fm" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z34reset_states_u_after_spikes_kernelPfS_S_fm(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z34reset_states_u_after_spikes_kernelPfS_S_fm .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e220000002500 */ /*0020*/ BSSY B0, 0x220 ; /* 0x000001f000007945 */ /* 0x000fe60003800000 */ /*0030*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0040*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x001fca00078e0203 */ /*0050*/ ISETP.GE.U32.AND P0, PT, R0, c[0x0][0x180], PT ; /* 0x0000600000007a0c */ /* 0x000fe40003f06070 */ /*0060*/ SHF.R.S32.HI R2, RZ, 0x1f, R0 ; /* 0x0000001fff027819 */ /* 0x000fc80000011400 */ /*0070*/ ISETP.GE.U32.AND.EX P0, PT, R2, c[0x0][0x184], PT, P0 ; /* 0x0000610002007a0c */ /* 0x000fda0003f06100 */ /*0080*/ @P0 BRA 0x210 ; /* 0x0000018000000947 */ /* 0x000fea0003800000 */ /*0090*/ IMAD.MOV.U32 R5, RZ, RZ, R2 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0002 */ /*00a0*/ IMAD.MOV.U32 R4, RZ, RZ, R0 ; /* 0x000000ffff047224 */ /* 0x000fc800078e0000 */ /*00b0*/ IMAD.SHL.U32 R2, R4.reuse, 0x4, RZ ; /* 0x0000000404027824 */ /* 0x040fe200078e00ff */ /*00c0*/ SHF.L.U64.HI R3, R4, 0x2, R5 ; /* 0x0000000204037819 */ /* 0x000fe20000010205 */ /*00d0*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*00e0*/ IADD3 R4, P0, R2, c[0x0][0x170], RZ ; /* 0x00005c0002047a10 */ /* 0x000fc80007f1e0ff */ /*00f0*/ IADD3.X R5, R3, c[0x0][0x174], RZ, P0, !PT ; /* 0x00005d0003057a10 */ /* 0x000fca00007fe4ff */ /*0100*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea4000c1e1900 */ /*0110*/ FSETP.NEU.AND P0, PT, R4, c[0x0][0x178], PT ; /* 0x00005e0004007a0b */ /* 0x004fda0003f0d000 */ /*0120*/ @!P0 IADD3 R6, P1, R2.reuse, c[0x0][0x168], RZ ; /* 0x00005a0002068a10 */ /* 0x040fe40007f3e0ff */ /*0130*/ @!P0 IADD3 R2, P2, R2, c[0x0][0x160], RZ ; /* 0x0000580002028a10 */ /* 0x000fe40007f5e0ff */ /*0140*/ @!P0 IADD3.X R7, R3.reuse, c[0x0][0x16c], RZ, P1, !PT ; /* 0x00005b0003078a10 */ /* 0x040fe40000ffe4ff */ /*0150*/ @!P0 IADD3.X R3, R3, c[0x0][0x164], RZ, P2, !PT ; /* 0x0000590003038a10 */ /* 0x000fc800017fe4ff */ /*0160*/ @!P0 LDG.E R7, [R6.64] ; /* 0x0000000406078981 */ /* 0x000ea8000c1e1900 */ /*0170*/ @!P0 LDG.E R8, [R2.64] ; /* 0x0000000402088981 */ /* 0x000ea2000c1e1900 */ /*0180*/ IMAD.MOV.U32 R11, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff0b7624 */ /* 0x000fc800078e00ff */ /*0190*/ IMAD R4, R11, c[0x0][0xc], R0 ; /* 0x000003000b047a24 */ /* 0x000fc800078e0200 */ /*01a0*/ IMAD.MOV.U32 R0, RZ, RZ, R4.reuse ; /* 0x000000ffff007224 */ /* 0x100fe200078e0004 */ /*01b0*/ SHF.R.S32.HI R5, RZ, 0x1f, R4 ; /* 0x0000001fff057819 */ /* 0x000fe20000011404 */ /*01c0*/ @!P0 FADD R9, R8, R7 ; /* 0x0000000708098221 */ /* 0x004fca0000000000 */ /*01d0*/ @!P0 STG.E [R2.64], R9 ; /* 0x0000000902008986 */ /* 0x0001e2000c101904 */ /*01e0*/ ISETP.GE.U32.AND P0, PT, R4, c[0x0][0x180], PT ; /* 0x0000600004007a0c */ /* 0x000fc80003f06070 */ /*01f0*/ ISETP.GE.U32.AND.EX P0, PT, R5, c[0x0][0x184], PT, P0 ; /* 0x0000610005007a0c */ /* 0x000fda0003f06100 */ /*0200*/ @!P0 BRA 0xb0 ; /* 0xfffffea000008947 */ /* 0x001fea000383ffff */ /*0210*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0220*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0230*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0240*/ BRA 0x240; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0280*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0290*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __global__ void reset_states_u_after_spikes_kernel(float *d_states_u, float * d_param_d, float* d_last_spike_time_of_each_neuron, float current_time_in_seconds, size_t total_number_of_neurons) { int idx = threadIdx.x + blockIdx.x * blockDim.x; while (idx < total_number_of_neurons) { if (d_last_spike_time_of_each_neuron[idx] == current_time_in_seconds) { d_states_u[idx] += d_param_d[idx]; } idx += blockDim.x * gridDim.x; } __syncthreads(); }
.text .file "reset_states_u_after_spikes_kernel.hip" .globl _Z49__device_stub__reset_states_u_after_spikes_kernelPfS_S_fm # -- Begin function _Z49__device_stub__reset_states_u_after_spikes_kernelPfS_S_fm .type _Z49__device_stub__reset_states_u_after_spikes_kernelPfS_S_fm,@function _Z49__device_stub__reset_states_u_after_spikes_kernelPfS_S_fm: # @_Z49__device_stub__reset_states_u_after_spikes_kernelPfS_S_fm .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $144, %rsp .cfi_def_cfa_offset 192 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 56(%rsp), %rax movq %rdi, (%rax) leaq 48(%rsp), %rdi movq %rsi, (%rdi) leaq 40(%rsp), %rsi movq %rdx, (%rsi) leaq 12(%rsp), %rdx movss %xmm0, (%rdx) leaq 32(%rsp), %r8 movq %rcx, (%r8) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %r8, 32(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z34reset_states_u_after_spikes_kernelPfS_S_fm, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $160, %rsp .cfi_adjust_cfa_offset -160 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z49__device_stub__reset_states_u_after_spikes_kernelPfS_S_fm, .Lfunc_end0-_Z49__device_stub__reset_states_u_after_spikes_kernelPfS_S_fm .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z34reset_states_u_after_spikes_kernelPfS_S_fm, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z34reset_states_u_after_spikes_kernelPfS_S_fm,@object # @_Z34reset_states_u_after_spikes_kernelPfS_S_fm .section .rodata,"a",@progbits .globl _Z34reset_states_u_after_spikes_kernelPfS_S_fm .p2align 3, 0x0 _Z34reset_states_u_after_spikes_kernelPfS_S_fm: .quad _Z49__device_stub__reset_states_u_after_spikes_kernelPfS_S_fm .size _Z34reset_states_u_after_spikes_kernelPfS_S_fm, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z34reset_states_u_after_spikes_kernelPfS_S_fm" .size .L__unnamed_1, 47 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z49__device_stub__reset_states_u_after_spikes_kernelPfS_S_fm .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z34reset_states_u_after_spikes_kernelPfS_S_fm .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z34reset_states_u_after_spikes_kernelPfS_S_fm ; -- Begin function _Z34reset_states_u_after_spikes_kernelPfS_S_fm .globl _Z34reset_states_u_after_spikes_kernelPfS_S_fm .p2align 8 .type _Z34reset_states_u_after_spikes_kernelPfS_S_fm,@function _Z34reset_states_u_after_spikes_kernelPfS_S_fm: ; @_Z34reset_states_u_after_spikes_kernelPfS_S_fm ; %bb.0: s_clause 0x1 s_load_b32 s6, s[0:1], 0x34 s_load_b64 s[2:3], s[0:1], 0x20 s_add_u32 s4, s0, 40 s_addc_u32 s5, s1, 0 s_mov_b32 s10, exec_lo s_waitcnt lgkmcnt(0) s_and_b32 s11, s6, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[3:4], null, s15, s11, v[0:1] v_ashrrev_i32_e32 v4, 31, v3 s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_u64_e64 s[2:3], v[3:4] s_cbranch_execz .LBB0_5 ; %bb.1: ; %.lr.ph s_load_b32 s12, s[4:5], 0x0 s_clause 0x2 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[8:9], s[0:1], 0x10 s_load_b32 s0, s[0:1], 0x18 s_waitcnt lgkmcnt(0) s_add_i32 s15, s15, s12 s_mul_i32 s1, s12, s11 v_mad_u64_u32 v[1:2], null, s15, s11, v[0:1] s_mov_b32 s11, 0 .LBB0_2: ; =>This Inner Loop Header: Depth=1 v_lshlrev_b64 v[2:3], 2, v[3:4] s_mov_b32 s12, exec_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v4, vcc_lo, s8, v2 v_add_co_ci_u32_e32 v5, vcc_lo, s9, v3, vcc_lo global_load_b32 v0, v[4:5], off s_waitcnt vmcnt(0) v_cmpx_eq_f32_e32 s0, v0 s_cbranch_execz .LBB0_4 ; %bb.3: ; in Loop: Header=BB0_2 Depth=1 v_add_co_u32 v4, vcc_lo, s6, v2 v_add_co_ci_u32_e32 v5, vcc_lo, s7, v3, vcc_lo v_add_co_u32 v2, vcc_lo, s4, v2 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo global_load_b32 v0, v[4:5], off global_load_b32 v4, v[2:3], off s_waitcnt vmcnt(0) v_add_f32_e32 v0, v0, v4 global_store_b32 v[2:3], v0, off .LBB0_4: ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s12 v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_cmp_le_u64_e32 vcc_lo, s[2:3], v[1:2] v_dual_mov_b32 v4, v2 :: v_dual_mov_b32 v3, v1 v_add_nc_u32_e32 v1, s1, v1 s_or_b32 s11, vcc_lo, s11 s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_2 .LBB0_5: ; %Flow26 s_or_b32 exec_lo, exec_lo, s10 s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z34reset_states_u_after_spikes_kernelPfS_S_fm .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 296 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 6 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z34reset_states_u_after_spikes_kernelPfS_S_fm, .Lfunc_end0-_Z34reset_states_u_after_spikes_kernelPfS_S_fm ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 304 ; NumSgprs: 18 ; NumVgprs: 6 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 6 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 32 .size: 8 .value_kind: by_value - .offset: 40 .size: 4 .value_kind: hidden_block_count_x - .offset: 44 .size: 4 .value_kind: hidden_block_count_y - .offset: 48 .size: 4 .value_kind: hidden_block_count_z - .offset: 52 .size: 2 .value_kind: hidden_group_size_x - .offset: 54 .size: 2 .value_kind: hidden_group_size_y - .offset: 56 .size: 2 .value_kind: hidden_group_size_z - .offset: 58 .size: 2 .value_kind: hidden_remainder_x - .offset: 60 .size: 2 .value_kind: hidden_remainder_y - .offset: 62 .size: 2 .value_kind: hidden_remainder_z - .offset: 80 .size: 8 .value_kind: hidden_global_offset_x - .offset: 88 .size: 8 .value_kind: hidden_global_offset_y - .offset: 96 .size: 8 .value_kind: hidden_global_offset_z - .offset: 104 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 296 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z34reset_states_u_after_spikes_kernelPfS_S_fm .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z34reset_states_u_after_spikes_kernelPfS_S_fm.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 6 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
594f22e90607c191aa7c2dafa2e84a7aad8e7c6b
#include "includes.h" __global__ void add_vector(int* a,int* b,int*c) { int i = blockIdx.x*blockDim.x+ threadIdx.x; c[i] = a[i] + b[i]; }
.file "tmpxft_00347e80_00000000-6_add_vector.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z34__device_stub__Z10add_vectorPiS_S_PiS_S_ .type _Z34__device_stub__Z10add_vectorPiS_S_PiS_S_, @function _Z34__device_stub__Z10add_vectorPiS_S_PiS_S_: .LFB2032: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rdx, 8(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 8(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z10add_vectorPiS_S_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L2: movq 120(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z34__device_stub__Z10add_vectorPiS_S_PiS_S_, .-_Z34__device_stub__Z10add_vectorPiS_S_PiS_S_ .globl _Z10add_vectorPiS_S_ .type _Z10add_vectorPiS_S_, @function _Z10add_vectorPiS_S_: .LFB2033: .cfi_startproc endbr64 jmp _Z34__device_stub__Z10add_vectorPiS_S_PiS_S_ .cfi_endproc .LFE2033: .size _Z10add_vectorPiS_S_, .-_Z10add_vectorPiS_S_ .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z10add_vectorPiS_S_" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z10add_vectorPiS_S_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z10add_vectorPiS_S_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */ /* 0x000e220000002500 */ /*0020*/ MOV R7, 0x4 ; /* 0x0000000400077802 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe40000000a00 */ /*0040*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0050*/ IMAD R6, R6, c[0x0][0x0], R3 ; /* 0x0000000006067a24 */ /* 0x001fc800078e0203 */ /*0060*/ IMAD.WIDE R2, R6, R7, c[0x0][0x160] ; /* 0x0000580006027625 */ /* 0x000fc800078e0207 */ /*0070*/ IMAD.WIDE R4, R6.reuse, R7.reuse, c[0x0][0x168] ; /* 0x00005a0006047625 */ /* 0x0c0fe400078e0207 */ /*0080*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea8000c1e1900 */ /*0090*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea2000c1e1900 */ /*00a0*/ IMAD.WIDE R6, R6, R7, c[0x0][0x170] ; /* 0x00005c0006067625 */ /* 0x000fe200078e0207 */ /*00b0*/ IADD3 R9, R2, R5, RZ ; /* 0x0000000502097210 */ /* 0x004fca0007ffe0ff */ /*00c0*/ STG.E [R6.64], R9 ; /* 0x0000000906007986 */ /* 0x000fe2000c101904 */ /*00d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00e0*/ BRA 0xe0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __global__ void add_vector(int* a,int* b,int*c) { int i = blockIdx.x*blockDim.x+ threadIdx.x; c[i] = a[i] + b[i]; }
.text .file "add_vector.hip" .globl _Z25__device_stub__add_vectorPiS_S_ # -- Begin function _Z25__device_stub__add_vectorPiS_S_ .type _Z25__device_stub__add_vectorPiS_S_,@function _Z25__device_stub__add_vectorPiS_S_: # @_Z25__device_stub__add_vectorPiS_S_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z10add_vectorPiS_S_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z25__device_stub__add_vectorPiS_S_, .Lfunc_end0-_Z25__device_stub__add_vectorPiS_S_ .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z10add_vectorPiS_S_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z10add_vectorPiS_S_,@object # @_Z10add_vectorPiS_S_ .section .rodata,"a",@progbits .globl _Z10add_vectorPiS_S_ .p2align 3, 0x0 _Z10add_vectorPiS_S_: .quad _Z25__device_stub__add_vectorPiS_S_ .size _Z10add_vectorPiS_S_, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z10add_vectorPiS_S_" .size .L__unnamed_1, 21 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z25__device_stub__add_vectorPiS_S_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z10add_vectorPiS_S_ .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z10add_vectorPiS_S_ ; -- Begin function _Z10add_vectorPiS_S_ .globl _Z10add_vectorPiS_S_ .p2align 8 .type _Z10add_vectorPiS_S_,@function _Z10add_vectorPiS_S_: ; @_Z10add_vectorPiS_S_ ; %bb.0: s_clause 0x2 s_load_b32 s2, s[0:1], 0x24 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[0:1], s[0:1], 0x10 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[1:2] v_add_co_u32 v2, vcc_lo, s4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s5, v1, vcc_lo v_add_co_u32 v4, vcc_lo, s6, v0 v_add_co_ci_u32_e32 v5, vcc_lo, s7, v1, vcc_lo v_add_co_u32 v0, vcc_lo, s0, v0 global_load_b32 v2, v[2:3], off global_load_b32 v3, v[4:5], off v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo s_waitcnt vmcnt(0) v_add_nc_u32_e32 v2, v3, v2 global_store_b32 v[0:1], v2, off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z10add_vectorPiS_S_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 6 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z10add_vectorPiS_S_, .Lfunc_end0-_Z10add_vectorPiS_S_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 152 ; NumSgprs: 18 ; NumVgprs: 6 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 6 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z10add_vectorPiS_S_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z10add_vectorPiS_S_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 6 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
74d8aee70f52e9a041756550594c90d8941a2e09
#include "includes.h" __global__ void OPT_1_HIST(int* lcm, int* hist, int n) { // int vertex = blockIdx.x; int vcomp = threadIdx.x; bool equal; // __shared__ int cval; // if(vcomp == 0) cval = 0; __syncthreads(); // if(vertex < n && vcomp < n) for(int i = vcomp; i < n; i += blockDim.x) { if(vertex == i) { atomicAdd(&cval, 1); continue; } equal = false; for(int j = 0; j < n; j++) { if(lcm[vertex*n + j] == lcm[i*n + j]) equal = true; else { equal = false; break; } } if(equal) atomicAdd(&cval, 1); } __syncthreads(); if(vertex < n && vcomp == 0 && cval > 0) { atomicAdd(&hist[cval], 1); //printf("\nv%d: %d\n", vertex, cval); } }
.file "tmpxft_0031e54e_00000000-6_OPT_1_HIST.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z33__device_stub__Z10OPT_1_HISTPiS_iPiS_i .type _Z33__device_stub__Z10OPT_1_HISTPiS_iPiS_i, @function _Z33__device_stub__Z10OPT_1_HISTPiS_iPiS_i: .LFB2032: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movl %edx, 12(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 12(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z10OPT_1_HISTPiS_i(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L2: movq 120(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z33__device_stub__Z10OPT_1_HISTPiS_iPiS_i, .-_Z33__device_stub__Z10OPT_1_HISTPiS_iPiS_i .globl _Z10OPT_1_HISTPiS_i .type _Z10OPT_1_HISTPiS_i, @function _Z10OPT_1_HISTPiS_i: .LFB2033: .cfi_startproc endbr64 jmp _Z33__device_stub__Z10OPT_1_HISTPiS_iPiS_i .cfi_endproc .LFE2033: .size _Z10OPT_1_HISTPiS_i, .-_Z10OPT_1_HISTPiS_i .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z10OPT_1_HISTPiS_i" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z10OPT_1_HISTPiS_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z10OPT_1_HISTPiS_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R6, SR_TID.X ; /* 0x0000000000067919 */ /* 0x000e220000002100 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*0030*/ S2R R9, SR_CTAID.X ; /* 0x0000000000097919 */ /* 0x000e620000002500 */ /*0040*/ ISETP.NE.AND P0, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x001fe20003f05270 */ /*0050*/ IMAD.MOV.U32 R0, RZ, RZ, R6 ; /* 0x000000ffff007224 */ /* 0x000fd800078e0006 */ /*0060*/ @!P0 STS [RZ], RZ ; /* 0x000000ffff008388 */ /* 0x000fe80000000800 */ /*0070*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0080*/ ISETP.GE.AND P0, PT, R9, c[0x0][0x170], PT ; /* 0x00005c0009007a0c */ /* 0x002fc80003f06270 */ /*0090*/ ISETP.GE.OR P1, PT, R0, c[0x0][0x170], P0 ; /* 0x00005c0000007a0c */ /* 0x000fda0000726670 */ /*00a0*/ @P1 BRA 0x320 ; /* 0x0000027000001947 */ /* 0x000fea0003800000 */ /*00b0*/ ISETP.LT.AND P1, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fda0003f21270 */ /*00c0*/ @P1 BRA 0x170 ; /* 0x000000a000001947 */ /* 0x000fea0003800000 */ /*00d0*/ ISETP.NE.AND P1, PT, R9, R0, PT ; /* 0x000000000900720c */ /* 0x000fe20003f25270 */ /*00e0*/ YIELD ; /* 0x0000000000007946 */ /* 0x000fe20003800000 */ /*00f0*/ IADD3 R0, R0, c[0x0][0x0], RZ ; /* 0x0000000000007a10 */ /* 0x000fe20007ffe0ff */ /*0100*/ BSSY B0, 0x150 ; /* 0x0000004000007945 */ /* 0x000fe60003800000 */ /*0110*/ ISETP.GE.AND P2, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fce0003f46270 */ /*0120*/ @P1 BRA 0x140 ; /* 0x0000001000001947 */ /* 0x000fea0003800000 */ /*0130*/ ATOMS.POPC.INC.32 RZ, [URZ] ; /* 0x00000000ffff7f8c */ /* 0x000fe4000d00003f */ /*0140*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0150*/ @!P2 BRA 0xd0 ; /* 0xffffff700000a947 */ /* 0x000fea000383ffff */ /*0160*/ BRA 0x320 ; /* 0x000001b000007947 */ /* 0x000fea0003800000 */ /*0170*/ ISETP.NE.AND P1, PT, R9, R0, PT ; /* 0x000000000900720c */ /* 0x000fe20003f25270 */ /*0180*/ YIELD ; /* 0x0000000000007946 */ /* 0x000fe20003800000 */ /*0190*/ BSSY B0, 0x2f0 ; /* 0x0000015000007945 */ /* 0x000ff60003800000 */ /*01a0*/ @!P1 BRA 0x2d0 ; /* 0x0000012000009947 */ /* 0x000fea0003800000 */ /*01b0*/ BSSY B1, 0x2b0 ; /* 0x000000f000017945 */ /* 0x000fe20003800000 */ /*01c0*/ IMAD.MOV.U32 R7, RZ, RZ, RZ ; /* 0x000000ffff077224 */ /* 0x000fc400078e00ff */ /*01d0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x4 ; /* 0x00000004ff057424 */ /* 0x000fe400078e00ff */ /*01e0*/ IMAD R2, R9, c[0x0][0x170], R7 ; /* 0x00005c0009027a24 */ /* 0x000fc400078e0207 */ /*01f0*/ IMAD R4, R0, c[0x0][0x170], R7 ; /* 0x00005c0000047a24 */ /* 0x000fe400078e0207 */ /*0200*/ IMAD.WIDE R2, R2, R5, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fc800078e0205 */ /*0210*/ IMAD.WIDE R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fe400078e0205 */ /*0220*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea8000c1e1900 */ /*0230*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea4000c1e1900 */ /*0240*/ ISETP.NE.AND P1, PT, R3, R4, PT ; /* 0x000000040300720c */ /* 0x004fda0003f25270 */ /*0250*/ @P1 BREAK B1 ; /* 0x0000000000011942 */ /* 0x000fe20003800000 */ /*0260*/ @P1 BRA 0x2e0 ; /* 0x0000007000001947 */ /* 0x000fea0003800000 */ /*0270*/ IADD3 R7, R7, 0x1, RZ ; /* 0x0000000107077810 */ /* 0x000fc80007ffe0ff */ /*0280*/ ISETP.GE.AND P1, PT, R7, c[0x0][0x170], PT ; /* 0x00005c0007007a0c */ /* 0x000fda0003f26270 */ /*0290*/ @!P1 BRA 0x1d0 ; /* 0xffffff3000009947 */ /* 0x000fea000383ffff */ /*02a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*02b0*/ ATOMS.POPC.INC.32 RZ, [URZ] ; /* 0x00000000ffff7f8c */ /* 0x000fe2000d00003f */ /*02c0*/ BRA 0x2e0 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*02d0*/ ATOMS.POPC.INC.32 RZ, [URZ] ; /* 0x00000000ffff7f8c */ /* 0x000fe4000d00003f */ /*02e0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*02f0*/ IADD3 R0, R0, c[0x0][0x0], RZ ; /* 0x0000000000007a10 */ /* 0x000fc80007ffe0ff */ /*0300*/ ISETP.GE.AND P1, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fda0003f26270 */ /*0310*/ @!P1 BRA 0x170 ; /* 0xfffffe5000009947 */ /* 0x000fea000383ffff */ /*0320*/ WARPSYNC 0xffffffff ; /* 0xffffffff00007948 */ /* 0x000fe40003800000 */ /*0330*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0340*/ ISETP.NE.OR P0, PT, R6, RZ, P0 ; /* 0x000000ff0600720c */ /* 0x000fca0000705670 */ /*0350*/ LDS R2, [RZ] ; /* 0x00000000ff027984 */ /* 0x000e240000000800 */ /*0360*/ ISETP.LT.OR P0, PT, R2, 0x1, P0 ; /* 0x000000010200780c */ /* 0x001fda0000701670 */ /*0370*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0380*/ S2R R0, SR_LANEID ; /* 0x0000000000007919 */ /* 0x000e220000000000 */ /*0390*/ VOTEU.ANY UR6, UPT, PT ; /* 0x0000000000067886 */ /* 0x000fe200038e0100 */ /*03a0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x4 ; /* 0x00000004ff037424 */ /* 0x000fe200078e00ff */ /*03b0*/ UFLO.U32 UR7, UR6 ; /* 0x00000006000772bd */ /* 0x000fe200080e0000 */ /*03c0*/ POPC R5, UR6 ; /* 0x0000000600057d09 */ /* 0x000e640008000000 */ /*03d0*/ IMAD.WIDE R2, R2, R3, c[0x0][0x168] ; /* 0x00005a0002027625 */ /* 0x000fc600078e0203 */ /*03e0*/ ISETP.EQ.U32.AND P0, PT, R0, UR7, PT ; /* 0x0000000700007c0c */ /* 0x001fda000bf02070 */ /*03f0*/ @P0 RED.E.ADD.STRONG.GPU [R2.64], R5 ; /* 0x000000050200098e */ /* 0x002fe2000c10e184 */ /*0400*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0410*/ BRA 0x410; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0420*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0430*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0440*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0450*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0460*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0470*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0480*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0490*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __global__ void OPT_1_HIST(int* lcm, int* hist, int n) { // int vertex = blockIdx.x; int vcomp = threadIdx.x; bool equal; // __shared__ int cval; // if(vcomp == 0) cval = 0; __syncthreads(); // if(vertex < n && vcomp < n) for(int i = vcomp; i < n; i += blockDim.x) { if(vertex == i) { atomicAdd(&cval, 1); continue; } equal = false; for(int j = 0; j < n; j++) { if(lcm[vertex*n + j] == lcm[i*n + j]) equal = true; else { equal = false; break; } } if(equal) atomicAdd(&cval, 1); } __syncthreads(); if(vertex < n && vcomp == 0 && cval > 0) { atomicAdd(&hist[cval], 1); //printf("\nv%d: %d\n", vertex, cval); } }
.text .file "OPT_1_HIST.hip" .globl _Z25__device_stub__OPT_1_HISTPiS_i # -- Begin function _Z25__device_stub__OPT_1_HISTPiS_i .type _Z25__device_stub__OPT_1_HISTPiS_i,@function _Z25__device_stub__OPT_1_HISTPiS_i: # @_Z25__device_stub__OPT_1_HISTPiS_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 12(%rsp), %rsi movl %edx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z10OPT_1_HISTPiS_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z25__device_stub__OPT_1_HISTPiS_i, .Lfunc_end0-_Z25__device_stub__OPT_1_HISTPiS_i .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z10OPT_1_HISTPiS_i, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z10OPT_1_HISTPiS_i,@object # @_Z10OPT_1_HISTPiS_i .section .rodata,"a",@progbits .globl _Z10OPT_1_HISTPiS_i .p2align 3, 0x0 _Z10OPT_1_HISTPiS_i: .quad _Z25__device_stub__OPT_1_HISTPiS_i .size _Z10OPT_1_HISTPiS_i, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z10OPT_1_HISTPiS_i" .size .L__unnamed_1, 20 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z25__device_stub__OPT_1_HISTPiS_i .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z10OPT_1_HISTPiS_i .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z10OPT_1_HISTPiS_i ; -- Begin function _Z10OPT_1_HISTPiS_i .globl _Z10OPT_1_HISTPiS_i .p2align 8 .type _Z10OPT_1_HISTPiS_i,@function _Z10OPT_1_HISTPiS_i: ; @_Z10OPT_1_HISTPiS_i ; %bb.0: v_cmp_eq_u32_e32 vcc_lo, 0, v0 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB0_2 ; %bb.1: v_mov_b32_e32 v1, 0 ds_store_b32 v1, v1 .LBB0_2: s_or_b32 exec_lo, exec_lo, s2 s_clause 0x1 s_load_b32 s11, s[0:1], 0x10 s_load_b128 s[4:7], s[0:1], 0x0 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmp_gt_i32_e64 s2, s11, v0 s_cmp_lt_i32 s15, s11 s_cselect_b32 s10, -1, 0 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) s_and_b32 s2, s10, s2 s_delay_alu instid0(SALU_CYCLE_1) s_and_saveexec_b32 s12, s2 s_cbranch_execz .LBB0_14 ; %bb.3: ; %.preheader38 s_load_b32 s8, s[0:1], 0x24 s_mul_i32 s0, s15, s11 v_mul_lo_u32 v1, v0, s11 s_ashr_i32 s1, s0, 31 v_mov_b32_e32 v4, 0 s_lshl_b64 s[2:3], s[0:1], 2 s_mov_b32 s14, 0 s_waitcnt lgkmcnt(0) s_and_b32 s1, s8, 0xffff s_add_u32 s2, s4, s2 s_mul_i32 s13, s11, s1 s_addc_u32 s3, s5, s3 .LBB0_4: ; =>This Loop Header: Depth=1 ; Child Loop BB0_6 Depth 2 s_mov_b32 s9, -1 s_mov_b32 s16, exec_lo v_cmpx_ne_u32_e64 s15, v0 s_cbranch_execz .LBB0_10 ; %bb.5: ; %.lr.ph ; in Loop: Header=BB0_4 Depth=1 v_ashrrev_i32_e32 v2, 31, v1 s_mov_b32 s17, 0 s_mov_b64 s[8:9], s[2:3] s_mov_b32 s18, s11 ; implicit-def: $sgpr19 ; implicit-def: $sgpr21 ; implicit-def: $sgpr20 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[2:3], 2, v[1:2] v_add_co_u32 v2, s0, s4, v2 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v3, s0, s5, v3, s0 .LBB0_6: ; Parent Loop BB0_4 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_b32 v5, v[2:3], off s_load_b32 s0, s[8:9], 0x0 s_or_b32 s20, s20, exec_lo s_or_b32 s21, s21, exec_lo s_mov_b32 s22, exec_lo s_waitcnt vmcnt(0) lgkmcnt(0) v_cmpx_eq_u32_e64 s0, v5 ; %bb.7: ; in Loop: Header=BB0_6 Depth=2 s_add_i32 s18, s18, -1 s_add_u32 s8, s8, 4 s_addc_u32 s9, s9, 0 v_add_co_u32 v2, s0, v2, 4 s_cmp_eq_u32 s18, 0 v_add_co_ci_u32_e64 v3, s0, 0, v3, s0 s_cselect_b32 s0, -1, 0 s_and_not1_b32 s21, s21, exec_lo s_and_b32 s0, s0, exec_lo s_and_not1_b32 s20, s20, exec_lo s_or_b32 s21, s21, s0 ; %bb.8: ; %Flow57 ; in Loop: Header=BB0_6 Depth=2 s_or_b32 exec_lo, exec_lo, s22 s_xor_b32 s0, s20, -1 s_and_b32 s22, exec_lo, s21 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1) s_or_b32 s17, s22, s17 s_and_not1_b32 s19, s19, exec_lo s_and_b32 s0, s0, exec_lo s_or_b32 s19, s19, s0 s_and_not1_b32 exec_lo, exec_lo, s17 s_cbranch_execnz .LBB0_6 ; %bb.9: ; %loop.exit.guard ; in Loop: Header=BB0_4 Depth=1 s_or_b32 exec_lo, exec_lo, s17 s_delay_alu instid0(SALU_CYCLE_1) s_or_not1_b32 s9, s19, exec_lo .LBB0_10: ; %Flow60 ; in Loop: Header=BB0_4 Depth=1 s_or_b32 exec_lo, exec_lo, s16 s_and_saveexec_b32 s8, s9 s_cbranch_execz .LBB0_13 ; %bb.11: ; %.critedge.sink.split ; in Loop: Header=BB0_4 Depth=1 s_mov_b32 s9, exec_lo s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mbcnt_lo_u32_b32 v2, s9, 0 v_cmp_eq_u32_e64 s0, 0, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s0, exec_lo, s0 s_mov_b32 exec_lo, s0 s_cbranch_execz .LBB0_13 ; %bb.12: ; in Loop: Header=BB0_4 Depth=1 s_bcnt1_i32_b32 s0, s9 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s0 ds_add_u32 v4, v2 .LBB0_13: ; %.critedge ; in Loop: Header=BB0_4 Depth=1 s_or_b32 exec_lo, exec_lo, s8 v_add_nc_u32_e32 v0, s1, v0 v_add_nc_u32_e32 v1, s13, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_le_i32_e64 s0, s11, v0 s_or_b32 s14, s0, s14 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s14 s_cbranch_execnz .LBB0_4 .LBB0_14: ; %Flow62 s_or_b32 exec_lo, exec_lo, s12 v_mov_b32_e32 v0, 0 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_and_b32 s1, vcc_lo, s10 ds_load_b32 v0, v0 s_waitcnt lgkmcnt(0) v_readfirstlane_b32 s0, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) s_cmp_gt_i32 s0, 0 s_cselect_b32 s0, -1, 0 s_and_b32 s0, s1, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_17 ; %bb.15: s_mov_b32 s0, exec_lo s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mbcnt_lo_u32_b32 v1, s0, 0 v_cmp_eq_u32_e32 vcc_lo, 0, v1 s_and_b32 s1, exec_lo, vcc_lo s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 exec_lo, s1 s_cbranch_execz .LBB0_17 ; %bb.16: s_bcnt1_i32_b32 s0, s0 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v1, 0 :: v_dual_mov_b32 v2, s0 v_lshlrev_b64 v[0:1], 2, v[0:1] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, s6, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s7, v1, vcc_lo global_atomic_add_u32 v[0:1], v2, off .LBB0_17: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z10OPT_1_HISTPiS_i .amdhsa_group_segment_fixed_size 4 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 6 .amdhsa_next_free_sgpr 23 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z10OPT_1_HISTPiS_i, .Lfunc_end0-_Z10OPT_1_HISTPiS_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 652 ; NumSgprs: 25 ; NumVgprs: 6 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 4 bytes/workgroup (compile time only) ; SGPRBlocks: 3 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 25 ; NumVGPRsForWavesPerEU: 6 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: by_value - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 4 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z10OPT_1_HISTPiS_i .private_segment_fixed_size: 0 .sgpr_count: 25 .sgpr_spill_count: 0 .symbol: _Z10OPT_1_HISTPiS_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 6 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
430bf2c773fe423da83a76f2bf6a1b5d9eb7181a
#include "includes.h" __global__ void boxFilter(unsigned char *srcImage, unsigned char *dstImage, unsigned int width, unsigned int height, int channel) { int x = blockIdx.x*blockDim.x + threadIdx.x; int y = blockIdx.y*blockDim.y + threadIdx.y; // only threads inside image will write results if((x>=FILTER_WIDTH/2) && (x<(width-FILTER_WIDTH/2)) && (y>=FILTER_HEIGHT/2) && (y<(height-FILTER_HEIGHT/2))) { for(int c=0 ; c<channel ; c++) { // Sum of pixel values float sum = 0; // Number of filter pixels float kS = 0; // Loop inside the filter to average pixel values for(int ky=-FILTER_HEIGHT/2; ky<=FILTER_HEIGHT/2; ky++) { for(int kx=-FILTER_WIDTH/2; kx<=FILTER_WIDTH/2; kx++) { float fl = srcImage[((y+ky)*width + (x+kx))*channel+c]; sum += fl; kS += 1; } } dstImage[(y*width+x)*channel+c] = sum / kS; } } }
.file "tmpxft_00398362_00000000-6_boxFilter.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z33__device_stub__Z9boxFilterPhS_jjiPhS_jji .type _Z33__device_stub__Z9boxFilterPhS_jjiPhS_jji, @function _Z33__device_stub__Z9boxFilterPhS_jjiPhS_jji: .LFB2032: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movl %edx, 12(%rsp) leaq 32(%rsp), %rdx movl %ecx, 8(%rsp) leaq 40(%rsp), %rcx movl %r8d, 4(%rsp) movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 12(%rsp), %rax movq %rax, 112(%rsp) leaq 8(%rsp), %rax movq %rax, 120(%rsp) leaq 4(%rsp), %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 40(%rsp) .cfi_def_cfa_offset 168 leaq _Z9boxFilterPhS_jji(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 176 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L2: movq 136(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z33__device_stub__Z9boxFilterPhS_jjiPhS_jji, .-_Z33__device_stub__Z9boxFilterPhS_jjiPhS_jji .globl _Z9boxFilterPhS_jji .type _Z9boxFilterPhS_jji, @function _Z9boxFilterPhS_jji: .LFB2033: .cfi_startproc endbr64 jmp _Z33__device_stub__Z9boxFilterPhS_jjiPhS_jji .cfi_endproc .LFE2033: .size _Z9boxFilterPhS_jji, .-_Z9boxFilterPhS_jji .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z9boxFilterPhS_jji" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z9boxFilterPhS_jji(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z9boxFilterPhS_jji .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R10, SR_CTAID.X ; /* 0x00000000000a7919 */ /* 0x000e220000002500 */ /*0020*/ UMOV UR5, 0x1 ; /* 0x0000000100057882 */ /* 0x000fe20000000000 */ /*0030*/ IMAD.MOV.U32 R12, RZ, RZ, 0x1 ; /* 0x00000001ff0c7424 */ /* 0x000fe200078e00ff */ /*0040*/ ULDC.64 UR6, c[0x0][0x170] ; /* 0x00005c0000067ab9 */ /* 0x000fe20000000a00 */ /*0050*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e220000002100 */ /*0060*/ UIADD3 UR4, -UR5, UR6, URZ ; /* 0x0000000605047290 */ /* 0x000fc6000fffe13f */ /*0070*/ S2R R0, SR_CTAID.Y ; /* 0x0000000000007919 */ /* 0x000e680000002600 */ /*0080*/ S2R R5, SR_TID.Y ; /* 0x0000000000057919 */ /* 0x000e620000002200 */ /*0090*/ IMAD R10, R10, c[0x0][0x0], R3 ; /* 0x000000000a0a7a24 */ /* 0x001fca00078e0203 */ /*00a0*/ ISETP.GE.U32.AND P0, PT, R10, UR4, PT ; /* 0x000000040a007c0c */ /* 0x000fe2000bf06070 */ /*00b0*/ UIADD3 UR4, -UR5, UR7, URZ ; /* 0x0000000705047290 */ /* 0x000fe2000fffe13f */ /*00c0*/ IMAD R3, R0, c[0x0][0x4], R5 ; /* 0x0000010000037a24 */ /* 0x002fe400078e0205 */ /*00d0*/ ISETP.LT.OR P0, PT, R10, 0x1, P0 ; /* 0x000000010a00780c */ /* 0x000fc80000701670 */ /*00e0*/ ISETP.LT.OR P0, PT, R3, 0x1, P0 ; /* 0x000000010300780c */ /* 0x000fc80000701670 */ /*00f0*/ ISETP.GE.U32.OR P0, PT, R3, UR4, P0 ; /* 0x0000000403007c0c */ /* 0x000fc80008706470 */ /*0100*/ ISETP.GT.OR P0, PT, R12, c[0x0][0x178], P0 ; /* 0x00005e000c007a0c */ /* 0x000fda0000704670 */ /*0110*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0120*/ ISETP.NE.AND P0, PT, R12.reuse, c[0x0][0x178], PT ; /* 0x00005e000c007a0c */ /* 0x040fe20003f05270 */ /*0130*/ IMAD.MOV.U32 R0, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff007624 */ /* 0x000fe200078e00ff */ /*0140*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0150*/ LOP3.LUT R12, R12, c[0x0][0x178], RZ, 0xc0, !PT ; /* 0x00005e000c0c7a12 */ /* 0x000fe200078ec0ff */ /*0160*/ IMAD R14, R3.reuse, c[0x0][0x170], R10 ; /* 0x00005c00030e7a24 */ /* 0x040fe400078e020a */ /*0170*/ IMAD R11, R3, R0, c[0x0][0x170] ; /* 0x00005c00030b7624 */ /* 0x000fe400078e0200 */ /*0180*/ IMAD.MOV.U32 R15, RZ, RZ, RZ ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e00ff */ /*0190*/ IMAD.MOV.U32 R16, RZ, RZ, 0x41100000 ; /* 0x41100000ff107424 */ /* 0x000fe200078e00ff */ /*01a0*/ IADD3 R13, R10, R11, RZ ; /* 0x0000000b0a0d7210 */ /* 0x000fc80007ffe0ff */ /*01b0*/ IADD3 R18, R13, -0x1, RZ ; /* 0xffffffff0d127810 */ /* 0x000fe20007ffe0ff */ /*01c0*/ @!P0 BRA 0xb80 ; /* 0x000009b000008947 */ /* 0x000fea0003800000 */ /*01d0*/ IADD3 R3, R3, -0x1, RZ ; /* 0xffffffff03037810 */ /* 0x000fe20007ffe0ff */ /*01e0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff057624 */ /* 0x000fe200078e00ff */ /*01f0*/ IADD3 R22, R14, -0x1, RZ ; /* 0xffffffff0e167810 */ /* 0x000fe40007ffe0ff */ /*0200*/ IADD3 R17, -R12, c[0x0][0x178], RZ ; /* 0x00005e000c117a10 */ /* 0x000fe20007ffe1ff */ /*0210*/ IMAD R20, R3, c[0x0][0x170], R10 ; /* 0x00005c0003147a24 */ /* 0x000fe200078e020a */ /*0220*/ MOV R15, RZ ; /* 0x000000ff000f7202 */ /* 0x000fe20000000f00 */ /*0230*/ IMAD R22, R22, c[0x0][0x178], RZ ; /* 0x00005e0016167a24 */ /* 0x000fe400078e02ff */ /*0240*/ IMAD R24, R13, R5.reuse, c[0x0][0x178] ; /* 0x00005e000d187624 */ /* 0x080fe200078e0205 */ /*0250*/ IADD3 R30, R20.reuse, -0x1, RZ ; /* 0xffffffff141e7810 */ /* 0x040fe20007ffe0ff */ /*0260*/ IMAD R26, R20, R5, c[0x0][0x178] ; /* 0x00005e00141a7624 */ /* 0x000fc400078e0205 */ /*0270*/ IMAD R28, R5, 0x2, R22 ; /* 0x00000002051c7824 */ /* 0x000fe400078e0216 */ /*0280*/ IMAD R6, R30, c[0x0][0x178], R15.reuse ; /* 0x00005e001e067a24 */ /* 0x100fe400078e020f */ /*0290*/ IMAD R34, R20, c[0x0][0x178], R15.reuse ; /* 0x00005e0014227a24 */ /* 0x100fe400078e020f */ /*02a0*/ IMAD.IADD R32, R26, 0x1, R15.reuse ; /* 0x000000011a207824 */ /* 0x100fe200078e020f */ /*02b0*/ IADD3 R6, P0, R6, c[0x0][0x160], RZ ; /* 0x0000580006067a10 */ /* 0x000fe40007f1e0ff */ /*02c0*/ IADD3 R34, P1, R34, c[0x0][0x160], RZ ; /* 0x0000580022227a10 */ /* 0x000fe20007f3e0ff */ /*02d0*/ IMAD.IADD R2, R22, 0x1, R15 ; /* 0x0000000116027824 */ /* 0x001fe400078e020f */ /*02e0*/ IMAD.X R7, RZ, RZ, c[0x0][0x164], P0 ; /* 0x00005900ff077624 */ /* 0x000fe200000e06ff */ /*02f0*/ IADD3 R32, P0, R32, c[0x0][0x160], RZ ; /* 0x0000580020207a10 */ /* 0x000fc40007f1e0ff */ /*0300*/ IADD3.X R35, RZ, c[0x0][0x164], RZ, P1, !PT ; /* 0x00005900ff237a10 */ /* 0x000fe20000ffe4ff */ /*0310*/ IMAD R19, R14, c[0x0][0x178], R15 ; /* 0x00005e000e137a24 */ /* 0x000fe200078e020f */ /*0320*/ IADD3 R2, P1, R2, c[0x0][0x160], RZ ; /* 0x0000580002027a10 */ /* 0x000fe20007f3e0ff */ /*0330*/ IMAD.X R33, RZ, RZ, c[0x0][0x164], P0 ; /* 0x00005900ff217624 */ /* 0x000fe200000e06ff */ /*0340*/ LDG.E.U8 R0, [R6.64] ; /* 0x0000000406007981 */ /* 0x0000a2000c1e1100 */ /*0350*/ IADD3 R5, R28, R15, RZ ; /* 0x0000000f1c057210 */ /* 0x000fc60007ffe0ff */ /*0360*/ LDG.E.U8 R21, [R34.64] ; /* 0x0000000422157981 */ /* 0x0002e2000c1e1100 */ /*0370*/ IADD3 R4, P0, R19, c[0x0][0x160], RZ ; /* 0x0000580013047a10 */ /* 0x000fe20007f1e0ff */ /*0380*/ IMAD.X R3, RZ, RZ, c[0x0][0x164], P1 ; /* 0x00005900ff037624 */ /* 0x000fe400008e06ff */ /*0390*/ LDG.E.U8 R23, [R32.64] ; /* 0x0000000420177981 */ /* 0x000962000c1e1100 */ /*03a0*/ IMAD R8, R18, c[0x0][0x178], R15.reuse ; /* 0x00005e0012087a24 */ /* 0x100fe200078e020f */ /*03b0*/ IADD3 R6, P1, R5, c[0x0][0x160], RZ ; /* 0x0000580005067a10 */ /* 0x001fe20007f3e0ff */ /*03c0*/ IMAD.X R5, RZ, RZ, c[0x0][0x164], P0 ; /* 0x00005900ff057624 */ /* 0x000fe200000e06ff */ /*03d0*/ LDG.E.U8 R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e1100 */ /*03e0*/ IMAD R34, R13, c[0x0][0x178], R15 ; /* 0x00005e000d227a24 */ /* 0x002fe200078e020f */ /*03f0*/ IADD3 R8, P2, R8, c[0x0][0x160], RZ ; /* 0x0000580008087a10 */ /* 0x000fc40007f5e0ff */ /*0400*/ LDG.E.U8 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000162000c1e1100 */ /*0410*/ IADD3.X R7, RZ, c[0x0][0x164], RZ, P1, !PT ; /* 0x00005900ff077a10 */ /* 0x000fe20000ffe4ff */ /*0420*/ IMAD.IADD R32, R24, 0x1, R15 ; /* 0x0000000118207824 */ /* 0x010fe200078e020f */ /*0430*/ IADD3 R34, P0, R34, c[0x0][0x160], RZ ; /* 0x0000580022227a10 */ /* 0x000fe20007f1e0ff */ /*0440*/ IMAD.X R9, RZ, RZ, c[0x0][0x164], P2 ; /* 0x00005900ff097624 */ /* 0x000fe400010e06ff */ /*0450*/ LDG.E.U8 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000f22000c1e1100 */ /*0460*/ IADD3.X R35, RZ, c[0x0][0x164], RZ, P0, !PT ; /* 0x00005900ff237a10 */ /* 0x000fe400007fe4ff */ /*0470*/ IADD3 R32, P0, R32, c[0x0][0x160], RZ ; /* 0x0000580020207a10 */ /* 0x000fe20007f1e0ff */ /*0480*/ LDG.E.U8 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f28000c1e1100 */ /*0490*/ IMAD.X R33, RZ, RZ, c[0x0][0x164], P0 ; /* 0x00005900ff217624 */ /* 0x000fe200000e06ff */ /*04a0*/ LDG.E.U8 R34, [R34.64] ; /* 0x0000000422227981 */ /* 0x000f28000c1e1100 */ /*04b0*/ LDG.E.U8 R32, [R32.64] ; /* 0x0000000420207981 */ /* 0x000f22000c1e1100 */ /*04c0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x3de38e39 ; /* 0x3de38e39ff057424 */ /* 0x001fe200078e00ff */ /*04d0*/ IADD3 R17, R17, -0x2, RZ ; /* 0xfffffffe11117810 */ /* 0x000fe20007ffe0ff */ /*04e0*/ BSSY B0, 0x6b0 ; /* 0x000001c000007945 */ /* 0x000fe60003800000 */ /*04f0*/ ISETP.NE.AND P2, PT, R17, RZ, PT ; /* 0x000000ff1100720c */ /* 0x000fe20003f45270 */ /*0500*/ I2F.U16 R0, R0 ; /* 0x0000000000007306 */ /* 0x004ff00000101000 */ /*0510*/ I2F.U16 R21, R21 ; /* 0x0000001500157306 */ /* 0x008e300000101000 */ /*0520*/ I2F.U16 R36, R23 ; /* 0x0000001700247306 */ /* 0x020e700000101000 */ /*0530*/ I2F.U16 R2, R2 ; /* 0x0000000200027306 */ /* 0x000ea20000101000 */ /*0540*/ FADD R3, R0, R21 ; /* 0x0000001500037221 */ /* 0x001fce0000000000 */ /*0550*/ I2F.U16 R4, R4 ; /* 0x0000000400047306 */ /* 0x000e220000101000 */ /*0560*/ FADD R3, R3, R36 ; /* 0x0000002403037221 */ /* 0x002fce0000000000 */ /*0570*/ I2F.U16 R6, R6 ; /* 0x0000000600067306 */ /* 0x010e620000101000 */ /*0580*/ FADD R3, R3, R2 ; /* 0x0000000203037221 */ /* 0x004fce0000000000 */ /*0590*/ I2F.U16 R8, R8 ; /* 0x0000000800087306 */ /* 0x000ea20000101000 */ /*05a0*/ FADD R3, R3, R4 ; /* 0x0000000403037221 */ /* 0x001fce0000000000 */ /*05b0*/ I2F.U16 R34, R34 ; /* 0x0000002200227306 */ /* 0x000e220000101000 */ /*05c0*/ FADD R3, R3, R6 ; /* 0x0000000603037221 */ /* 0x002fce0000000000 */ /*05d0*/ I2F.U16 R32, R32 ; /* 0x0000002000207306 */ /* 0x000e620000101000 */ /*05e0*/ FADD R3, R3, R8 ; /* 0x0000000803037221 */ /* 0x004fc80000000000 */ /*05f0*/ FADD R3, R3, R34 ; /* 0x0000002203037221 */ /* 0x001fe20000000000 */ /*0600*/ FFMA R0, R5, -R16, 1 ; /* 0x3f80000005007423 */ /* 0x000fc60000000810 */ /*0610*/ FADD R3, R3, R32 ; /* 0x0000002003037221 */ /* 0x002fc80000000000 */ /*0620*/ FCHK P0, R3, 9 ; /* 0x4110000003007902 */ /* 0x000e220000000000 */ /*0630*/ FFMA R0, R0, R5, 0.11111111193895339966 ; /* 0x3de38e3900007423 */ /* 0x000fc80000000005 */ /*0640*/ FFMA R2, R3, R0, RZ ; /* 0x0000000003027223 */ /* 0x000fc800000000ff */ /*0650*/ FFMA R5, R2, -9, R3 ; /* 0xc110000002057823 */ /* 0x000fc80000000003 */ /*0660*/ FFMA R0, R0, R5, R2 ; /* 0x0000000500007223 */ /* 0x000fe20000000002 */ /*0670*/ @!P0 BRA 0x6a0 ; /* 0x0000002000008947 */ /* 0x001fea0003800000 */ /*0680*/ MOV R2, 0x6a0 ; /* 0x000006a000027802 */ /* 0x000fe40000000f00 */ /*0690*/ CALL.REL.NOINC 0x1070 ; /* 0x000009d000007944 */ /* 0x000fea0003c00000 */ /*06a0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*06b0*/ IADD3 R21, R15, 0x1, RZ ; /* 0x000000010f157810 */ /* 0x000fe20007ffe0ff */ /*06c0*/ F2I.U32.TRUNC.NTZ R9, R0 ; /* 0x0000000000097305 */ /* 0x001e22000020f000 */ /*06d0*/ IADD3 R4, P0, R19, c[0x0][0x168], RZ ; /* 0x00005a0013047a10 */ /* 0x000fc60007f1e0ff */ /*06e0*/ IMAD R6, R30, c[0x0][0x178], R21.reuse ; /* 0x00005e001e067a24 */ /* 0x100fe200078e0215 */ /*06f0*/ IADD3.X R5, RZ, c[0x0][0x16c], RZ, P0, !PT ; /* 0x00005b00ff057a10 */ /* 0x000fe200007fe4ff */ /*0700*/ IMAD R34, R20, c[0x0][0x178], R21.reuse ; /* 0x00005e0014227a24 */ /* 0x100fe400078e0215 */ /*0710*/ IMAD.IADD R32, R26, 0x1, R21.reuse ; /* 0x000000011a207824 */ /* 0x100fe200078e0215 */ /*0720*/ IADD3 R6, P0, R6, c[0x0][0x160], RZ ; /* 0x0000580006067a10 */ /* 0x000fe40007f1e0ff */ /*0730*/ IADD3 R34, P1, R34, c[0x0][0x160], RZ ; /* 0x0000580022227a10 */ /* 0x000fe20007f3e0ff */ /*0740*/ IMAD.IADD R2, R22, 0x1, R21.reuse ; /* 0x0000000116027824 */ /* 0x100fe400078e0215 */ /*0750*/ IMAD.X R7, RZ, RZ, c[0x0][0x164], P0 ; /* 0x00005900ff077624 */ /* 0x000fe200000e06ff */ /*0760*/ IADD3 R32, P0, R32, c[0x0][0x160], RZ ; /* 0x0000580020207a10 */ /* 0x000fe20007f1e0ff */ /*0770*/ IMAD R19, R14, c[0x0][0x178], R21 ; /* 0x00005e000e137a24 */ /* 0x000fe200078e0215 */ /*0780*/ IADD3.X R35, RZ, c[0x0][0x164], RZ, P1, !PT ; /* 0x00005900ff237a10 */ /* 0x000fe20000ffe4ff */ /*0790*/ STG.E.U8 [R4.64], R9 ; /* 0x0000000904007986 */ /* 0x0011e2000c101104 */ /*07a0*/ IADD3 R2, P1, R2, c[0x0][0x160], RZ ; /* 0x0000580002027a10 */ /* 0x000fe20007f3e0ff */ /*07b0*/ IMAD.X R33, RZ, RZ, c[0x0][0x164], P0 ; /* 0x00005900ff217624 */ /* 0x000fc400000e06ff */ /*07c0*/ LDG.E.U8 R0, [R6.64] ; /* 0x0000000406007981 */ /* 0x0002a2000c1e1100 */ /*07d0*/ IADD3 R8, R28, R21, RZ ; /* 0x000000151c087210 */ /* 0x000fc60007ffe0ff */ /*07e0*/ LDG.E.U8 R23, [R34.64] ; /* 0x0000000422177981 */ /* 0x000722000c1e1100 */ /*07f0*/ IMAD.X R3, RZ, RZ, c[0x0][0x164], P1 ; /* 0x00005900ff037624 */ /* 0x000fe200008e06ff */ /*0800*/ IADD3 R4, P0, R19, c[0x0][0x160], RZ ; /* 0x0000580013047a10 */ /* 0x001fe40007f1e0ff */ /*0810*/ LDG.E.U8 R25, [R32.64] ; /* 0x0000000420197981 */ /* 0x000162000c1e1100 */ /*0820*/ IMAD R9, R18, c[0x0][0x178], R21.reuse ; /* 0x00005e0012097a24 */ /* 0x100fe200078e0215 */ /*0830*/ IADD3 R6, P1, R8, c[0x0][0x160], RZ ; /* 0x0000580008067a10 */ /* 0x002fe20007f3e0ff */ /*0840*/ IMAD.X R5, RZ, RZ, c[0x0][0x164], P0 ; /* 0x00005900ff057624 */ /* 0x000fe200000e06ff */ /*0850*/ LDG.E.U8 R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e1100 */ /*0860*/ IMAD R34, R13, c[0x0][0x178], R21 ; /* 0x00005e000d227a24 */ /* 0x008fe200078e0215 */ /*0870*/ IADD3 R8, P3, R9, c[0x0][0x160], RZ ; /* 0x0000580009087a10 */ /* 0x000fc40007f7e0ff */ /*0880*/ IADD3.X R7, RZ, c[0x0][0x164], RZ, P1, !PT ; /* 0x00005900ff077a10 */ /* 0x000fe20000ffe4ff */ /*0890*/ LDG.E.U8 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x0002e2000c1e1100 */ /*08a0*/ IADD3 R34, P0, R34, c[0x0][0x160], RZ ; /* 0x0000580022227a10 */ /* 0x000fe20007f1e0ff */ /*08b0*/ IMAD.IADD R21, R24, 0x1, R21 ; /* 0x0000000118157824 */ /* 0x000fe400078e0215 */ /*08c0*/ IMAD.X R9, RZ, RZ, c[0x0][0x164], P3 ; /* 0x00005900ff097624 */ /* 0x000fe200018e06ff */ /*08d0*/ LDG.E.U8 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ee2000c1e1100 */ /*08e0*/ IADD3.X R35, RZ, c[0x0][0x164], RZ, P0, !PT ; /* 0x00005900ff237a10 */ /* 0x000fe400007fe4ff */ /*08f0*/ IADD3 R32, P0, R21, c[0x0][0x160], RZ ; /* 0x0000580015207a10 */ /* 0x001fe20007f1e0ff */ /*0900*/ LDG.E.U8 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000ee8000c1e1100 */ /*0910*/ IMAD.X R33, RZ, RZ, c[0x0][0x164], P0 ; /* 0x00005900ff217624 */ /* 0x000fe200000e06ff */ /*0920*/ LDG.E.U8 R34, [R34.64] ; /* 0x0000000422227981 */ /* 0x000ee8000c1e1100 */ /*0930*/ LDG.E.U8 R32, [R32.64] ; /* 0x0000000420207981 */ /* 0x000ee2000c1e1100 */ /*0940*/ IMAD.MOV.U32 R5, RZ, RZ, 0x3de38e39 ; /* 0x3de38e39ff057424 */ /* 0x002fe200078e00ff */ /*0950*/ BSSY B0, 0xb20 ; /* 0x000001c000007945 */ /* 0x000fe20003800000 */ /*0960*/ I2F.U16 R0, R0 ; /* 0x0000000000007306 */ /* 0x004ff00000101000 */ /*0970*/ I2F.U16 R23, R23 ; /* 0x0000001700177306 */ /* 0x010e300000101000 */ /*0980*/ I2F.U16 R36, R25 ; /* 0x0000001900247306 */ /* 0x020e700000101000 */ /*0990*/ I2F.U16 R2, R2 ; /* 0x0000000200027306 */ /* 0x000ea20000101000 */ /*09a0*/ FADD R3, R0, R23 ; /* 0x0000001700037221 */ /* 0x001fce0000000000 */ /*09b0*/ I2F.U16 R4, R4 ; /* 0x0000000400047306 */ /* 0x008e220000101000 */ /*09c0*/ FADD R3, R3, R36 ; /* 0x0000002403037221 */ /* 0x002fce0000000000 */ /*09d0*/ I2F.U16 R6, R6 ; /* 0x0000000600067306 */ /* 0x000e620000101000 */ /*09e0*/ FADD R3, R3, R2 ; /* 0x0000000203037221 */ /* 0x004fce0000000000 */ /*09f0*/ I2F.U16 R8, R8 ; /* 0x0000000800087306 */ /* 0x000ea20000101000 */ /*0a00*/ FADD R3, R3, R4 ; /* 0x0000000403037221 */ /* 0x001fce0000000000 */ /*0a10*/ I2F.U16 R34, R34 ; /* 0x0000002200227306 */ /* 0x000e220000101000 */ /*0a20*/ FADD R3, R3, R6 ; /* 0x0000000603037221 */ /* 0x002fce0000000000 */ /*0a30*/ I2F.U16 R32, R32 ; /* 0x0000002000207306 */ /* 0x000e620000101000 */ /*0a40*/ FADD R3, R3, R8 ; /* 0x0000000803037221 */ /* 0x004fc80000000000 */ /*0a50*/ FADD R3, R3, R34 ; /* 0x0000002203037221 */ /* 0x001fe20000000000 */ /*0a60*/ FFMA R0, R5, -R16, 1 ; /* 0x3f80000005007423 */ /* 0x000fc60000000810 */ /*0a70*/ FADD R4, R3, R32 ; /* 0x0000002003047221 */ /* 0x002fc80000000000 */ /*0a80*/ FCHK P0, R4, 9 ; /* 0x4110000004007902 */ /* 0x000e220000000000 */ /*0a90*/ FFMA R0, R0, R5, 0.11111111193895339966 ; /* 0x3de38e3900007423 */ /* 0x000fc80000000005 */ /*0aa0*/ FFMA R3, R0, R4, RZ ; /* 0x0000000400037223 */ /* 0x000fc800000000ff */ /*0ab0*/ FFMA R2, R3, -9, R4 ; /* 0xc110000003027823 */ /* 0x000fc80000000004 */ /*0ac0*/ FFMA R0, R0, R2, R3 ; /* 0x0000000200007223 */ /* 0x000fe20000000003 */ /*0ad0*/ @!P0 BRA 0xb10 ; /* 0x0000003000008947 */ /* 0x001fea0003800000 */ /*0ae0*/ MOV R3, R4 ; /* 0x0000000400037202 */ /* 0x000fe40000000f00 */ /*0af0*/ MOV R2, 0xb10 ; /* 0x00000b1000027802 */ /* 0x000fe40000000f00 */ /*0b00*/ CALL.REL.NOINC 0x1070 ; /* 0x0000056000007944 */ /* 0x000fea0003c00000 */ /*0b10*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0b20*/ F2I.U32.TRUNC.NTZ R5, R0 ; /* 0x0000000000057305 */ /* 0x001e22000020f000 */ /*0b30*/ IADD3 R2, P0, R19, c[0x0][0x168], RZ ; /* 0x00005a0013027a10 */ /* 0x000fe40007f1e0ff */ /*0b40*/ IADD3 R15, R15, 0x2, RZ ; /* 0x000000020f0f7810 */ /* 0x000fc60007ffe0ff */ /*0b50*/ IMAD.X R3, RZ, RZ, c[0x0][0x16c], P0 ; /* 0x00005b00ff037624 */ /* 0x000fca00000e06ff */ /*0b60*/ STG.E.U8 [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x0011e2000c101104 */ /*0b70*/ @P2 BRA 0x280 ; /* 0xfffff70000002947 */ /* 0x000fea000383ffff */ /*0b80*/ ISETP.NE.AND P0, PT, R12, RZ, PT ; /* 0x000000ff0c00720c */ /* 0x000fda0003f05270 */ /*0b90*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*0ba0*/ IMAD.MOV R0, RZ, RZ, -c[0x0][0x170] ; /* 0x80005c00ff007624 */ /* 0x000fe200078e02ff */ /*0bb0*/ MOV R3, c[0x0][0x178] ; /* 0x00005e0000037a02 */ /* 0x001fe20000000f00 */ /*0bc0*/ IMAD R4, R14, c[0x0][0x178], R15.reuse ; /* 0x00005e000e047a24 */ /* 0x100fe400078e020f */ /*0bd0*/ IMAD R18, R18, c[0x0][0x178], R15 ; /* 0x00005e0012127a24 */ /* 0x000fe200078e020f */ /*0be0*/ LEA R11, R0, R11, 0x1 ; /* 0x0000000b000b7211 */ /* 0x000fe400078e08ff */ /*0bf0*/ IADD3 R8, P0, R4, c[0x0][0x160], RZ ; /* 0x0000580004087a10 */ /* 0x000fe40007f1e0ff */ /*0c00*/ IADD3 R18, P1, R18, c[0x0][0x160], RZ ; /* 0x0000580012127a10 */ /* 0x000fe20007f3e0ff */ /*0c10*/ IMAD.IADD R10, R10, 0x1, R11 ; /* 0x000000010a0a7824 */ /* 0x000fc400078e020b */ /*0c20*/ IMAD R14, R14, R3, -c[0x0][0x178] ; /* 0x80005e000e0e7624 */ /* 0x000fe400078e0203 */ /*0c30*/ IMAD.X R9, RZ, RZ, c[0x0][0x164], P0 ; /* 0x00005900ff097624 */ /* 0x000fe200000e06ff */ /*0c40*/ IADD3 R2, R10.reuse, -0x1, RZ ; /* 0xffffffff0a027810 */ /* 0x040fe20007ffe0ff */ /*0c50*/ IMAD R10, R10, c[0x0][0x178], R15.reuse ; /* 0x00005e000a0a7a24 */ /* 0x100fe400078e020f */ /*0c60*/ IMAD.X R19, RZ, RZ, c[0x0][0x164], P1 ; /* 0x00005900ff137624 */ /* 0x000fe200008e06ff */ /*0c70*/ LDG.E.U8 R0, [R8.64] ; /* 0x0000000408007981 */ /* 0x0000a2000c1e1100 */ /*0c80*/ IMAD R2, R2, c[0x0][0x178], R15.reuse ; /* 0x00005e0002027a24 */ /* 0x100fe200078e020f */ /*0c90*/ IADD3 R6, P1, R10, c[0x0][0x160], RZ ; /* 0x000058000a067a10 */ /* 0x000fe20007f3e0ff */ /*0ca0*/ IMAD.IADD R14, R14, 0x1, R15 ; /* 0x000000010e0e7824 */ /* 0x000fe200078e020f */ /*0cb0*/ IADD3 R10, R10, c[0x0][0x178], RZ ; /* 0x00005e000a0a7a10 */ /* 0x000fe20007ffe0ff */ /*0cc0*/ LDG.E.U8 R18, [R18.64] ; /* 0x0000000412127981 */ /* 0x000ee2000c1e1100 */ /*0cd0*/ IADD3 R2, P0, R2, c[0x0][0x160], RZ ; /* 0x0000580002027a10 */ /* 0x000fe20007f1e0ff */ /*0ce0*/ IMAD R12, R3, 0x2, R14 ; /* 0x00000002030c7824 */ /* 0x000fe200078e020e */ /*0cf0*/ IADD3.X R7, RZ, c[0x0][0x164], RZ, P1, !PT ; /* 0x00005900ff077a10 */ /* 0x000fc40000ffe4ff */ /*0d00*/ IADD3 R8, P1, R10, c[0x0][0x160], RZ ; /* 0x000058000a087a10 */ /* 0x001fe20007f3e0ff */ /*0d10*/ IMAD.X R3, RZ, RZ, c[0x0][0x164], P0 ; /* 0x00005900ff037624 */ /* 0x000fe200000e06ff */ /*0d20*/ IADD3 R10, P0, R14, c[0x0][0x160], RZ ; /* 0x000058000e0a7a10 */ /* 0x000fe20007f1e0ff */ /*0d30*/ LDG.E.U8 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000f22000c1e1100 */ /*0d40*/ IADD3.X R9, RZ, c[0x0][0x164], RZ, P1, !PT ; /* 0x00005900ff097a10 */ /* 0x000fc60000ffe4ff */ /*0d50*/ LDG.E.U8 R5, [R2.64] ; /* 0x0000000402057981 */ /* 0x000162000c1e1100 */ /*0d60*/ IMAD.X R11, RZ, RZ, c[0x0][0x164], P0 ; /* 0x00005900ff0b7624 */ /* 0x000fe200000e06ff */ /*0d70*/ IADD3 R12, P0, R12, c[0x0][0x160], RZ ; /* 0x000058000c0c7a10 */ /* 0x000fe40007f1e0ff */ /*0d80*/ LDG.E.U8 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000ee2000c1e1100 */ /*0d90*/ IMAD R15, R13, c[0x0][0x178], R15 ; /* 0x00005e000d0f7a24 */ /* 0x000fc600078e020f */ /*0da0*/ LDG.E.U8 R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000ee2000c1e1100 */ /*0db0*/ IMAD.X R13, RZ, RZ, c[0x0][0x164], P0 ; /* 0x00005900ff0d7624 */ /* 0x000fe200000e06ff */ /*0dc0*/ IADD3 R14, P0, R15.reuse, c[0x0][0x160], RZ ; /* 0x000058000f0e7a10 */ /* 0x040fe40007f1e0ff */ /*0dd0*/ IADD3 R17, R15, c[0x0][0x178], RZ ; /* 0x00005e000f117a10 */ /* 0x000fe40007ffe0ff */ /*0de0*/ LDG.E.U8 R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000ee2000c1e1100 */ /*0df0*/ IADD3.X R15, RZ, c[0x0][0x164], RZ, P0, !PT ; /* 0x00005900ff0f7a10 */ /* 0x000fe400007fe4ff */ /*0e00*/ IADD3 R2, P0, R17, c[0x0][0x160], RZ ; /* 0x0000580011027a10 */ /* 0x001fc60007f1e0ff */ /*0e10*/ LDG.E.U8 R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000ee4000c1e1100 */ /*0e20*/ IMAD.X R3, RZ, RZ, c[0x0][0x164], P0 ; /* 0x00005900ff037624 */ /* 0x000fca00000e06ff */ /*0e30*/ LDG.E.U8 R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ee2000c1e1100 */ /*0e40*/ BSSY B0, 0x1020 ; /* 0x000001d000007945 */ /* 0x000fe20003800000 */ /*0e50*/ I2F.U16 R0, R0 ; /* 0x0000000000007306 */ /* 0x004ff00000101000 */ /*0e60*/ I2F.U16 R6, R6 ; /* 0x0000000600067306 */ /* 0x010ff00000101000 */ /*0e70*/ I2F.U16 R5, R5 ; /* 0x0000000500057306 */ /* 0x020e300000101000 */ /*0e80*/ I2F.U16 R8, R8 ; /* 0x0000000800087306 */ /* 0x008e700000101000 */ /*0e90*/ I2F.U16 R10, R10 ; /* 0x0000000a000a7306 */ /* 0x000ea20000101000 */ /*0ea0*/ FADD R7, R5, R6 ; /* 0x0000000605077221 */ /* 0x001fce0000000000 */ /*0eb0*/ I2F.U16 R9, R12 ; /* 0x0000000c00097306 */ /* 0x000e220000101000 */ /*0ec0*/ FADD R7, R7, R8 ; /* 0x0000000807077221 */ /* 0x002fce0000000000 */ /*0ed0*/ I2F.U16 R11, R18 ; /* 0x00000012000b7306 */ /* 0x000e620000101000 */ /*0ee0*/ FADD R7, R7, R10 ; /* 0x0000000a07077221 */ /* 0x004fce0000000000 */ /*0ef0*/ I2F.U16 R13, R14 ; /* 0x0000000e000d7306 */ /* 0x000ea20000101000 */ /*0f00*/ FADD R0, R7, R0 ; /* 0x0000000007007221 */ /* 0x000fce0000000000 */ /*0f10*/ I2F.U16 R3, R2 ; /* 0x0000000200037306 */ /* 0x000ee20000101000 */ /*0f20*/ FADD R0, R0, R9 ; /* 0x0000000900007221 */ /* 0x001fc80000000000 */ /*0f30*/ FADD R0, R0, R11 ; /* 0x0000000b00007221 */ /* 0x002fc80000000000 */ /*0f40*/ FADD R0, R0, R13 ; /* 0x0000000d00007221 */ /* 0x004fe20000000000 */ /*0f50*/ IMAD.MOV.U32 R5, RZ, RZ, 0x3de38e39 ; /* 0x3de38e39ff057424 */ /* 0x000fc600078e00ff */ /*0f60*/ FADD R8, R0, R3 ; /* 0x0000000300087221 */ /* 0x008fe20000000000 */ /*0f70*/ FFMA R6, R5, -R16, 1 ; /* 0x3f80000005067423 */ /* 0x000fc60000000810 */ /*0f80*/ FCHK P0, R8, 9 ; /* 0x4110000008007902 */ /* 0x000e220000000000 */ /*0f90*/ FFMA R0, R6, R5, 0.11111111193895339966 ; /* 0x3de38e3906007423 */ /* 0x000fc80000000005 */ /*0fa0*/ FFMA R3, R0, R8, RZ ; /* 0x0000000800037223 */ /* 0x000fc800000000ff */ /*0fb0*/ FFMA R6, R3, -9, R8 ; /* 0xc110000003067823 */ /* 0x000fc80000000008 */ /*0fc0*/ FFMA R0, R0, R6, R3 ; /* 0x0000000600007223 */ /* 0x000fe20000000003 */ /*0fd0*/ @!P0 BRA 0x1010 ; /* 0x0000003000008947 */ /* 0x001fea0003800000 */ /*0fe0*/ MOV R3, R8 ; /* 0x0000000800037202 */ /* 0x000fe40000000f00 */ /*0ff0*/ MOV R2, 0x1010 ; /* 0x0000101000027802 */ /* 0x000fe40000000f00 */ /*1000*/ CALL.REL.NOINC 0x1070 ; /* 0x0000006000007944 */ /* 0x000fea0003c00000 */ /*1010*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*1020*/ F2I.U32.TRUNC.NTZ R3, R0 ; /* 0x0000000000037305 */ /* 0x001e22000020f000 */ /*1030*/ IADD3 R4, P0, R4, c[0x0][0x168], RZ ; /* 0x00005a0004047a10 */ /* 0x000fca0007f1e0ff */ /*1040*/ IMAD.X R5, RZ, RZ, c[0x0][0x16c], P0 ; /* 0x00005b00ff057624 */ /* 0x000fca00000e06ff */ /*1050*/ STG.E.U8 [R4.64], R3 ; /* 0x0000000304007986 */ /* 0x001fe2000c101104 */ /*1060*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*1070*/ SHF.R.U32.HI R6, RZ, 0x17, R16 ; /* 0x00000017ff067819 */ /* 0x000fe20000011610 */ /*1080*/ BSSY B1, 0x16d0 ; /* 0x0000064000017945 */ /* 0x000fe20003800000 */ /*1090*/ SHF.R.U32.HI R0, RZ, 0x17, R3 ; /* 0x00000017ff007819 */ /* 0x000fe20000011603 */ /*10a0*/ IMAD.MOV.U32 R8, RZ, RZ, 0x41100000 ; /* 0x41100000ff087424 */ /* 0x000fe200078e00ff */ /*10b0*/ LOP3.LUT R6, R6, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff06067812 */ /* 0x000fe400078ec0ff */ /*10c0*/ LOP3.LUT R23, R0, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff00177812 */ /* 0x000fe400078ec0ff */ /*10d0*/ IADD3 R7, R6, -0x1, RZ ; /* 0xffffffff06077810 */ /* 0x000fe40007ffe0ff */ /*10e0*/ IADD3 R9, R23, -0x1, RZ ; /* 0xffffffff17097810 */ /* 0x000fc40007ffe0ff */ /*10f0*/ ISETP.GT.U32.AND P0, PT, R7, 0xfd, PT ; /* 0x000000fd0700780c */ /* 0x000fc80003f04070 */ /*1100*/ ISETP.GT.U32.OR P0, PT, R9, 0xfd, P0 ; /* 0x000000fd0900780c */ /* 0x000fda0000704470 */ /*1110*/ @!P0 MOV R5, RZ ; /* 0x000000ff00058202 */ /* 0x000fe20000000f00 */ /*1120*/ @!P0 BRA 0x12b0 ; /* 0x0000018000008947 */ /* 0x000fea0003800000 */ /*1130*/ IMAD.MOV.U32 R0, RZ, RZ, 0x41100000 ; /* 0x41100000ff007424 */ /* 0x000fe200078e00ff */ /*1140*/ FSETP.GTU.FTZ.AND P0, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fc80003f1c200 */ /*1150*/ FSETP.GTU.FTZ.AND P1, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fc80003f3c200 */ /*1160*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000703570 */ /*1170*/ @P0 BRA 0x16b0 ; /* 0x0000053000000947 */ /* 0x000fea0003800000 */ /*1180*/ LOP3.LUT P0, RZ, R8, 0x7fffffff, R3, 0xc8, !PT ; /* 0x7fffffff08ff7812 */ /* 0x000fda000780c803 */ /*1190*/ @!P0 BRA 0x1690 ; /* 0x000004f000008947 */ /* 0x000fea0003800000 */ /*11a0*/ FSETP.NEU.FTZ.AND P3, PT, |R3|.reuse, +INF , PT ; /* 0x7f8000000300780b */ /* 0x040fe40003f7d200 */ /*11b0*/ FSETP.NEU.FTZ.AND P1, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fe40003f3d200 */ /*11c0*/ FSETP.NEU.FTZ.AND P0, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fd60003f1d200 */ /*11d0*/ @!P1 BRA !P3, 0x1690 ; /* 0x000004b000009947 */ /* 0x000fea0005800000 */ /*11e0*/ LOP3.LUT P3, RZ, R3, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff03ff7812 */ /* 0x000fc8000786c0ff */ /*11f0*/ PLOP3.LUT P1, PT, P1, P3, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000f26572 */ /*1200*/ @P1 BRA 0x1670 ; /* 0x0000046000001947 */ /* 0x000fea0003800000 */ /*1210*/ LOP3.LUT P1, RZ, R8, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff08ff7812 */ /* 0x000fc8000782c0ff */ /*1220*/ PLOP3.LUT P0, PT, P0, P1, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000702572 */ /*1230*/ @P0 BRA 0x1640 ; /* 0x0000040000000947 */ /* 0x000fea0003800000 */ /*1240*/ ISETP.GE.AND P0, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x000fe40003f06270 */ /*1250*/ ISETP.GE.AND P1, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fd60003f26270 */ /*1260*/ @P0 IMAD.MOV.U32 R5, RZ, RZ, RZ ; /* 0x000000ffff050224 */ /* 0x000fe200078e00ff */ /*1270*/ @!P0 MOV R5, 0xffffffc0 ; /* 0xffffffc000058802 */ /* 0x000fe20000000f00 */ /*1280*/ @!P0 FFMA R3, R3, 1.84467440737095516160e+19, RZ ; /* 0x5f80000003038823 */ /* 0x000fe200000000ff */ /*1290*/ @!P1 FFMA R8, R0, 1.84467440737095516160e+19, RZ ; /* 0x5f80000000089823 */ /* 0x000fe400000000ff */ /*12a0*/ @!P1 IADD3 R5, R5, 0x40, RZ ; /* 0x0000004005059810 */ /* 0x000fe40007ffe0ff */ /*12b0*/ LEA R7, R6, 0xc0800000, 0x17 ; /* 0xc080000006077811 */ /* 0x000fe200078eb8ff */ /*12c0*/ BSSY B2, 0x1630 ; /* 0x0000036000027945 */ /* 0x000fe80003800000 */ /*12d0*/ IMAD.IADD R8, R8, 0x1, -R7 ; /* 0x0000000108087824 */ /* 0x000fe200078e0a07 */ /*12e0*/ IADD3 R7, R23, -0x7f, RZ ; /* 0xffffff8117077810 */ /* 0x000fc60007ffe0ff */ /*12f0*/ MUFU.RCP R9, R8 ; /* 0x0000000800097308 */ /* 0x0000620000001000 */ /*1300*/ FADD.FTZ R21, -R8, -RZ ; /* 0x800000ff08157221 */ /* 0x000fe20000010100 */ /*1310*/ IMAD R0, R7.reuse, -0x800000, R3 ; /* 0xff80000007007824 */ /* 0x040fe200078e0203 */ /*1320*/ IADD3 R8, R7, 0x7f, -R6 ; /* 0x0000007f07087810 */ /* 0x001fca0007ffe806 */ /*1330*/ IMAD.IADD R5, R8, 0x1, R5 ; /* 0x0000000108057824 */ /* 0x000fe200078e0205 */ /*1340*/ FFMA R32, R9, R21, 1 ; /* 0x3f80000009207423 */ /* 0x002fc80000000015 */ /*1350*/ FFMA R3, R9, R32, R9 ; /* 0x0000002009037223 */ /* 0x000fc80000000009 */ /*1360*/ FFMA R32, R0, R3, RZ ; /* 0x0000000300207223 */ /* 0x000fc800000000ff */ /*1370*/ FFMA R9, R21, R32, R0 ; /* 0x0000002015097223 */ /* 0x000fc80000000000 */ /*1380*/ FFMA R32, R3, R9, R32 ; /* 0x0000000903207223 */ /* 0x000fc80000000020 */ /*1390*/ FFMA R21, R21, R32, R0 ; /* 0x0000002015157223 */ /* 0x000fc80000000000 */ /*13a0*/ FFMA R0, R3, R21, R32 ; /* 0x0000001503007223 */ /* 0x000fca0000000020 */ /*13b0*/ SHF.R.U32.HI R6, RZ, 0x17, R0 ; /* 0x00000017ff067819 */ /* 0x000fc80000011600 */ /*13c0*/ LOP3.LUT R6, R6, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff06067812 */ /* 0x000fc800078ec0ff */ /*13d0*/ IADD3 R9, R6, R5, RZ ; /* 0x0000000506097210 */ /* 0x000fc80007ffe0ff */ /*13e0*/ IADD3 R6, R9, -0x1, RZ ; /* 0xffffffff09067810 */ /* 0x000fc80007ffe0ff */ /*13f0*/ ISETP.GE.U32.AND P0, PT, R6, 0xfe, PT ; /* 0x000000fe0600780c */ /* 0x000fda0003f06070 */ /*1400*/ @!P0 BRA 0x1610 ; /* 0x0000020000008947 */ /* 0x000fea0003800000 */ /*1410*/ ISETP.GT.AND P0, PT, R9, 0xfe, PT ; /* 0x000000fe0900780c */ /* 0x000fda0003f04270 */ /*1420*/ @P0 BRA 0x15e0 ; /* 0x000001b000000947 */ /* 0x000fea0003800000 */ /*1430*/ ISETP.GE.AND P0, PT, R9, 0x1, PT ; /* 0x000000010900780c */ /* 0x000fda0003f06270 */ /*1440*/ @P0 BRA 0x1620 ; /* 0x000001d000000947 */ /* 0x000fea0003800000 */ /*1450*/ ISETP.GE.AND P0, PT, R9, -0x18, PT ; /* 0xffffffe80900780c */ /* 0x000fe40003f06270 */ /*1460*/ LOP3.LUT R0, R0, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000000007812 */ /* 0x000fd600078ec0ff */ /*1470*/ @!P0 BRA 0x1620 ; /* 0x000001a000008947 */ /* 0x000fea0003800000 */ /*1480*/ FFMA.RZ R5, R3, R21.reuse, R32.reuse ; /* 0x0000001503057223 */ /* 0x180fe2000000c020 */ /*1490*/ IADD3 R8, R9, 0x20, RZ ; /* 0x0000002009087810 */ /* 0x000fe20007ffe0ff */ /*14a0*/ FFMA.RM R6, R3, R21.reuse, R32.reuse ; /* 0x0000001503067223 */ /* 0x180fe20000004020 */ /*14b0*/ ISETP.NE.AND P3, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x000fe40003f65270 */ /*14c0*/ LOP3.LUT R7, R5, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff05077812 */ /* 0x000fe200078ec0ff */ /*14d0*/ FFMA.RP R5, R3, R21, R32 ; /* 0x0000001503057223 */ /* 0x000fe20000008020 */ /*14e0*/ IMAD.MOV R3, RZ, RZ, -R9 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0a09 */ /*14f0*/ ISETP.NE.AND P1, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x000fe40003f25270 */ /*1500*/ LOP3.LUT R7, R7, 0x800000, RZ, 0xfc, !PT ; /* 0x0080000007077812 */ /* 0x000fc400078efcff */ /*1510*/ FSETP.NEU.FTZ.AND P0, PT, R5, R6, PT ; /* 0x000000060500720b */ /* 0x000fe40003f1d000 */ /*1520*/ SHF.L.U32 R8, R7, R8, RZ ; /* 0x0000000807087219 */ /* 0x000fe400000006ff */ /*1530*/ SEL R6, R3, RZ, P3 ; /* 0x000000ff03067207 */ /* 0x000fe40001800000 */ /*1540*/ ISETP.NE.AND P1, PT, R8, RZ, P1 ; /* 0x000000ff0800720c */ /* 0x000fe40000f25270 */ /*1550*/ SHF.R.U32.HI R6, RZ, R6, R7 ; /* 0x00000006ff067219 */ /* 0x000fe40000011607 */ /*1560*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40000703570 */ /*1570*/ SHF.R.U32.HI R8, RZ, 0x1, R6 ; /* 0x00000001ff087819 */ /* 0x000fe40000011606 */ /*1580*/ SEL R3, RZ, 0x1, !P0 ; /* 0x00000001ff037807 */ /* 0x000fc80004000000 */ /*1590*/ LOP3.LUT R3, R3, 0x1, R8, 0xf8, !PT ; /* 0x0000000103037812 */ /* 0x000fc800078ef808 */ /*15a0*/ LOP3.LUT R3, R3, R6, RZ, 0xc0, !PT ; /* 0x0000000603037212 */ /* 0x000fca00078ec0ff */ /*15b0*/ IMAD.IADD R3, R8, 0x1, R3 ; /* 0x0000000108037824 */ /* 0x000fca00078e0203 */ /*15c0*/ LOP3.LUT R0, R3, R0, RZ, 0xfc, !PT ; /* 0x0000000003007212 */ /* 0x000fe200078efcff */ /*15d0*/ BRA 0x1620 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*15e0*/ LOP3.LUT R0, R0, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000000007812 */ /* 0x000fc800078ec0ff */ /*15f0*/ LOP3.LUT R0, R0, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000000007812 */ /* 0x000fe200078efcff */ /*1600*/ BRA 0x1620 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*1610*/ LEA R0, R5, R0, 0x17 ; /* 0x0000000005007211 */ /* 0x000fe400078eb8ff */ /*1620*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1630*/ BRA 0x16c0 ; /* 0x0000008000007947 */ /* 0x000fea0003800000 */ /*1640*/ LOP3.LUT R0, R8, 0x80000000, R3, 0x48, !PT ; /* 0x8000000008007812 */ /* 0x000fc800078e4803 */ /*1650*/ LOP3.LUT R0, R0, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000000007812 */ /* 0x000fe200078efcff */ /*1660*/ BRA 0x16c0 ; /* 0x0000005000007947 */ /* 0x000fea0003800000 */ /*1670*/ LOP3.LUT R0, R8, 0x80000000, R3, 0x48, !PT ; /* 0x8000000008007812 */ /* 0x000fe200078e4803 */ /*1680*/ BRA 0x16c0 ; /* 0x0000003000007947 */ /* 0x000fea0003800000 */ /*1690*/ MUFU.RSQ R0, -QNAN ; /* 0xffc0000000007908 */ /* 0x000e220000001400 */ /*16a0*/ BRA 0x16c0 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*16b0*/ FADD.FTZ R0, R3, R0 ; /* 0x0000000003007221 */ /* 0x000fe40000010000 */ /*16c0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*16d0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x0 ; /* 0x00000000ff037424 */ /* 0x000fc800078e00ff */ /*16e0*/ RET.REL.NODEC R2 0x0 ; /* 0xffffe91002007950 */ /* 0x000fea0003c3ffff */ /*16f0*/ BRA 0x16f0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*1700*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1710*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1720*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1730*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1740*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1750*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1760*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1770*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __global__ void boxFilter(unsigned char *srcImage, unsigned char *dstImage, unsigned int width, unsigned int height, int channel) { int x = blockIdx.x*blockDim.x + threadIdx.x; int y = blockIdx.y*blockDim.y + threadIdx.y; // only threads inside image will write results if((x>=FILTER_WIDTH/2) && (x<(width-FILTER_WIDTH/2)) && (y>=FILTER_HEIGHT/2) && (y<(height-FILTER_HEIGHT/2))) { for(int c=0 ; c<channel ; c++) { // Sum of pixel values float sum = 0; // Number of filter pixels float kS = 0; // Loop inside the filter to average pixel values for(int ky=-FILTER_HEIGHT/2; ky<=FILTER_HEIGHT/2; ky++) { for(int kx=-FILTER_WIDTH/2; kx<=FILTER_WIDTH/2; kx++) { float fl = srcImage[((y+ky)*width + (x+kx))*channel+c]; sum += fl; kS += 1; } } dstImage[(y*width+x)*channel+c] = sum / kS; } } }
.text .file "boxFilter.hip" .globl _Z24__device_stub__boxFilterPhS_jji # -- Begin function _Z24__device_stub__boxFilterPhS_jji .type _Z24__device_stub__boxFilterPhS_jji,@function _Z24__device_stub__boxFilterPhS_jji: # @_Z24__device_stub__boxFilterPhS_jji .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 12(%rsp), %rsi movl %edx, (%rsi) leaq 8(%rsp), %rdx movl %ecx, (%rdx) leaq 4(%rsp), %rcx movl %r8d, (%rcx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z9boxFilterPhS_jji, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z24__device_stub__boxFilterPhS_jji, .Lfunc_end0-_Z24__device_stub__boxFilterPhS_jji .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z9boxFilterPhS_jji, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z9boxFilterPhS_jji,@object # @_Z9boxFilterPhS_jji .section .rodata,"a",@progbits .globl _Z9boxFilterPhS_jji .p2align 3, 0x0 _Z9boxFilterPhS_jji: .quad _Z24__device_stub__boxFilterPhS_jji .size _Z9boxFilterPhS_jji, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z9boxFilterPhS_jji" .size .L__unnamed_1, 20 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z24__device_stub__boxFilterPhS_jji .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z9boxFilterPhS_jji .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z9boxFilterPhS_jji ; -- Begin function _Z9boxFilterPhS_jji .globl _Z9boxFilterPhS_jji .p2align 8 .type _Z9boxFilterPhS_jji,@function _Z9boxFilterPhS_jji: ; @_Z9boxFilterPhS_jji ; %bb.0: s_load_b32 s2, s[0:1], 0x2c v_and_b32_e32 v1, 0x3ff, v0 s_waitcnt lgkmcnt(0) s_and_b32 s3, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) s_mul_i32 s14, s14, s3 s_mov_b32 s3, exec_lo v_add_nc_u32_e32 v2, s14, v1 v_cmpx_lt_i32_e32 0, v2 s_cbranch_execz .LBB0_8 ; %bb.1: s_load_b128 s[4:7], s[0:1], 0x10 v_bfe_u32 v0, v0, 10, 10 s_lshr_b32 s2, s2, 16 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mad_u64_u32 v[3:4], null, s15, s2, v[0:1] s_waitcnt lgkmcnt(0) s_add_i32 s2, s4, -1 s_add_i32 s3, s5, -1 v_cmp_gt_u32_e32 vcc_lo, s2, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cmp_gt_u32_e64 s2, s3, v3 v_cmp_lt_i32_e64 s3, 0, v3 s_and_b32 s2, vcc_lo, s2 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) s_and_b32 s2, s2, s3 s_cmp_gt_i32 s6, 0 s_cselect_b32 s3, -1, 0 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s2, s2, s3 s_and_b32 exec_lo, exec_lo, s2 s_cbranch_execz .LBB0_8 ; %bb.2: ; %.preheader45.lr.ph v_add_nc_u32_e32 v0, -1, v3 s_load_b128 s[0:3], s[0:1], 0x0 s_mov_b32 s5, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_mad_u64_u32 v[4:5], null, s4, v0, v[1:2] v_mad_u64_u32 v[0:1], null, v3, s4, v[2:3] s_mul_i32 s4, s6, s4 v_add3_u32 v1, v4, s14, -1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v0, v0, s6 v_mul_lo_u32 v1, s6, v1 .LBB0_3: ; %.preheader45 ; =>This Loop Header: Depth=1 ; Child Loop BB0_4 Depth 2 ; Child Loop BB0_5 Depth 3 v_dual_mov_b32 v2, 0 :: v_dual_mov_b32 v3, 0 s_delay_alu instid0(VALU_DEP_2) v_mov_b32_e32 v4, v1 s_mov_b32 s7, -1 .LBB0_4: ; %.preheader ; Parent Loop BB0_3 Depth=1 ; => This Loop Header: Depth=2 ; Child Loop BB0_5 Depth 3 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v5, v4 s_mov_b32 s8, 3 .LBB0_5: ; Parent Loop BB0_3 Depth=1 ; Parent Loop BB0_4 Depth=2 ; => This Inner Loop Header: Depth=3 s_waitcnt lgkmcnt(0) global_load_u8 v6, v5, s[0:1] v_dual_add_f32 v2, 1.0, v2 :: v_dual_add_nc_u32 v5, s6, v5 s_add_i32 s8, s8, -1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) s_cmp_eq_u32 s8, 0 s_waitcnt vmcnt(0) v_cvt_f32_ubyte0_e32 v6, v6 v_add_f32_e32 v3, v3, v6 s_cbranch_scc0 .LBB0_5 ; %bb.6: ; in Loop: Header=BB0_4 Depth=2 v_add_nc_u32_e32 v4, s4, v4 s_add_i32 s7, s7, 1 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_eq_u32 s7, 2 s_cbranch_scc0 .LBB0_4 ; %bb.7: ; in Loop: Header=BB0_3 Depth=1 v_div_scale_f32 v4, null, v2, v2, v3 v_div_scale_f32 v7, vcc_lo, v3, v2, v3 v_add_nc_u32_e32 v1, 1, v1 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_rcp_f32_e32 v5, v4 s_waitcnt_depctr 0xfff v_fma_f32 v6, -v4, v5, 1.0 v_fmac_f32_e32 v5, v6, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v6, v7, v5 v_fma_f32 v8, -v4, v6, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmac_f32_e32 v6, v8, v5 v_fma_f32 v4, -v4, v6, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_div_fmas_f32 v4, v4, v5, v6 v_div_fixup_f32 v2, v4, v2, v3 v_add_nc_u32_e32 v3, s5, v0 s_add_i32 s5, s5, 1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_2) s_cmp_eq_u32 s5, s6 v_cvt_i32_f32_e32 v2, v2 global_store_b8 v3, v2, s[2:3] s_cbranch_scc0 .LBB0_3 .LBB0_8: ; %.loopexit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z9boxFilterPhS_jji .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 288 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 9 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z9boxFilterPhS_jji, .Lfunc_end0-_Z9boxFilterPhS_jji ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 464 ; NumSgprs: 18 ; NumVgprs: 9 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 9 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: by_value - .offset: 20 .size: 4 .value_kind: by_value - .offset: 24 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: hidden_block_count_x - .offset: 36 .size: 4 .value_kind: hidden_block_count_y - .offset: 40 .size: 4 .value_kind: hidden_block_count_z - .offset: 44 .size: 2 .value_kind: hidden_group_size_x - .offset: 46 .size: 2 .value_kind: hidden_group_size_y - .offset: 48 .size: 2 .value_kind: hidden_group_size_z - .offset: 50 .size: 2 .value_kind: hidden_remainder_x - .offset: 52 .size: 2 .value_kind: hidden_remainder_y - .offset: 54 .size: 2 .value_kind: hidden_remainder_z - .offset: 72 .size: 8 .value_kind: hidden_global_offset_x - .offset: 80 .size: 8 .value_kind: hidden_global_offset_y - .offset: 88 .size: 8 .value_kind: hidden_global_offset_z - .offset: 96 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 288 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z9boxFilterPhS_jji .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z9boxFilterPhS_jji.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 9 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
b26da4d26733b3eea71ca7c51988f8ad162ba0cb
//60070501054 //60070501064 #include <stdio.h> #include <stdlib.h> #include <cuda.h> #include <curand.h> #include <curand_kernel.h> #define blocksize 1024 #define gridsize 1 #define threadsize 1024 __global__ void piEstimate(long long int *countStore, int *iterations) { int rank = (blockIdx.x * blockDim.x) + threadIdx.x; int i = 0; long long int count = 0; int itr = iterations[0]; double x, y; curandState state; curand_init(rank, 0, 0, &state); while(i < itr) { x = curand_uniform_double(&state); y = curand_uniform_double(&state); if(((x * x) + (y * y)) <= 1.0) count++; i++; } countStore[rank] +=count; } int main(int argc, char **argv) { cudaEvent_t start, stop; cudaEventCreate(&start); cudaEventCreate(&stop); int iterationsHost, *iterationsDev; long long int *countStoreHost, *countStoreDev; printf("Enter iterations: "); scanf("%d", &iterationsHost); countStoreHost = (long long int *)calloc(blocksize, sizeof(long long int)); cudaMalloc((void **)&countStoreDev, sizeof(long long int) * blocksize); cudaMalloc((void **)&iterationsDev, sizeof(int)); int i; cudaMemcpy(countStoreDev, countStoreHost, sizeof(long long int) * blocksize, cudaMemcpyHostToDevice); cudaMemcpy(iterationsDev, &iterationsHost, sizeof(int), cudaMemcpyHostToDevice); cudaEventRecord(start); piEstimate<<<gridsize, blocksize, threadsize>>>(countStoreDev, iterationsDev); cudaEventRecord(stop); cudaMemcpy(countStoreHost, countStoreDev, sizeof(long long int) * blocksize, cudaMemcpyDeviceToHost); float runningTime = 0; cudaEventElapsedTime(&runningTime, start, stop); printf("CUDA done, took %f ms\n", runningTime); /*int max = max_per_round; roundHost = iterationsHost / max; int rem = iterationsHost % max; for(i = 0; i < roundHost; i++) { //printf("Start round %d\n", i); cudaMemcpy(countStoreDev, countStoreHost, sizeof(long long int) * blocksize, cudaMemcpyHostToDevice); cudaMemcpy(roundDev, &i, sizeof(int), cudaMemcpyHostToDevice); cudaMemcpy(iterationsDev, &max, sizeof(int), cudaMemcpyHostToDevice); piEstimate<<<gridsize, blocksize>>>(countStoreDev, roundDev, iterationsDev); cudaMemcpy(countStoreHost, countStoreDev, sizeof(long long int) * blocksize, cudaMemcpyDeviceToHost); } if(rem != 0) { //printf("Start rem round with %d iterations\n", rem); cudaMemcpy(countStoreDev, countStoreHost, sizeof(long long int) * blocksize, cudaMemcpyHostToDevice); cudaMemcpy(roundDev, &i, sizeof(int), cudaMemcpyHostToDevice); cudaMemcpy(iterationsDev, &rem, sizeof(int), cudaMemcpyHostToDevice); piEstimate<<<gridsize, blocksize>>>(countStoreDev, roundDev, iterationsDev); cudaMemcpy(countStoreHost, countStoreDev, sizeof(long long int) * blocksize, cudaMemcpyDeviceToHost); }*/ double pi = 0.0; for(i = 0; i < blocksize; i++) pi += countStoreHost[i]; long long int totalPlot = blocksize * iterationsHost; pi = (pi / totalPlot) * 4; printf("Pi estimate for %d iterations = %.10lf\n", iterationsHost, pi); free(countStoreHost); cudaFree(countStoreDev); cudaFree(iterationsDev); return 0; }
.file "tmpxft_002670f9_00000000-6_lab7pi.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2244: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2244: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z32__device_stub__Z10piEstimatePxPiPxPi .type _Z32__device_stub__Z10piEstimatePxPiPxPi, @function _Z32__device_stub__Z10piEstimatePxPiPxPi: .LFB2266: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movq %rsi, (%rsp) leaq 40(%rsp), %rdi leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z10piEstimatePxPi(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L2: movq 104(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2266: .size _Z32__device_stub__Z10piEstimatePxPiPxPi, .-_Z32__device_stub__Z10piEstimatePxPiPxPi .globl _Z10piEstimatePxPi .type _Z10piEstimatePxPi, @function _Z10piEstimatePxPi: .LFB2267: .cfi_startproc endbr64 jmp _Z32__device_stub__Z10piEstimatePxPiPxPi .cfi_endproc .LFE2267: .size _Z10piEstimatePxPi, .-_Z10piEstimatePxPi .section .rodata.str1.1,"aMS",@progbits,1 .LC1: .string "Enter iterations: " .LC2: .string "%d" .LC4: .string "CUDA done, took %f ms\n" .LC6: .string "Pi estimate for %d iterations = %.10lf\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2241: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 subq $88, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 72(%rsp) xorl %eax, %eax leaq 16(%rsp), %rdi leaq 12(%rsp), %rbp call cudaEventCreate@PLT leaq 24(%rsp), %rdi call cudaEventCreate@PLT leaq .LC1(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movq %rbp, %rsi leaq .LC2(%rip), %rdi xorl %eax, %eax call __isoc23_scanf@PLT movl $8, %esi movl $1024, %edi call calloc@PLT leaq 40(%rsp), %rdi movl $8192, %esi movq %rax, %rbx call cudaMalloc@PLT leaq 32(%rsp), %rdi movl $4, %esi call cudaMalloc@PLT movq 40(%rsp), %rdi movl $1, %ecx movq %rbx, %rsi movl $8192, %edx call cudaMemcpy@PLT movq 32(%rsp), %rdi movl $1, %ecx movq %rbp, %rsi movl $4, %edx call cudaMemcpy@PLT movq 16(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl $4194305, %edx xorl %r9d, %r9d movl $1024, %r8d salq $10, %rdx movl $1, %ecx movabsq $4294967297, %rdi movl $1, %esi movq %rdx, 60(%rsp) movl $1, 68(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L9 movq 32(%rsp), %rsi movq 40(%rsp), %rdi call _Z32__device_stub__Z10piEstimatePxPiPxPi .L9: movq 24(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movq 40(%rsp), %rsi movl $2, %ecx movq %rbx, %rdi movl $8192, %edx call cudaMemcpy@PLT movq 24(%rsp), %rdx movq 16(%rsp), %rsi leaq 60(%rsp), %rdi movl $0x00000000, 60(%rsp) call cudaEventElapsedTime@PLT leaq .LC4(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd 60(%rsp), %xmm0 call __printf_chk@PLT xorl %eax, %eax xorps %xmm0, %xmm0 .L10: cvtsi2sdq (%rbx,%rax,8), %xmm1 incq %rax addsd %xmm1, %xmm0 cmpq $1024, %rax jne .L10 movl 12(%rsp), %edx leaq .LC6(%rip), %rsi movl $2, %edi movl %edx, %eax sall $10, %eax cvtsi2sdl %eax, %xmm1 movb $1, %al divsd %xmm1, %xmm0 mulsd .LC5(%rip), %xmm0 call __printf_chk@PLT movq %rbx, %rdi call free@PLT movq 40(%rsp), %rdi call cudaFree@PLT movq 32(%rsp), %rdi call cudaFree@PLT movq 72(%rsp), %rax subq %fs:40, %rax je .L11 call __stack_chk_fail@PLT .L11: addq $88, %rsp .cfi_def_cfa_offset 24 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2241: .size main, .-main .section .rodata.str1.1 .LC7: .string "_Z10piEstimatePxPi" .LC8: .string "precalc_xorwow_matrix" .LC9: .string "precalc_xorwow_offset_matrix" .LC10: .string "mrg32k3aM1" .LC11: .string "mrg32k3aM2" .LC12: .string "mrg32k3aM1SubSeq" .LC13: .string "mrg32k3aM2SubSeq" .LC14: .string "mrg32k3aM1Seq" .LC15: .string "mrg32k3aM2Seq" .LC16: .string "__cr_lgamma_table" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2269: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC7(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z10piEstimatePxPi(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r8d, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC8(%rip), %rdx movl $102400, %r9d leaq _ZL21precalc_xorwow_matrix(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC9(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $102400, %r9d leaq _ZL28precalc_xorwow_offset_matrix(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC10(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $2304, %r9d leaq _ZL10mrg32k3aM1(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC11(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $2304, %r9d leaq _ZL10mrg32k3aM2(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC12(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $2016, %r9d leaq _ZL16mrg32k3aM1SubSeq(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC13(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $2016, %r9d leaq _ZL16mrg32k3aM2SubSeq(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC14(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $2304, %r9d leaq _ZL13mrg32k3aM1Seq(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC15(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $2304, %r9d leaq _ZL13mrg32k3aM2Seq(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $1 .cfi_def_cfa_offset 32 leaq .LC16(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movl $72, %r9d movq %rdx, %rcx leaq _ZL17__cr_lgamma_table(%rip), %rsi call __cudaRegisterVar@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2269: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .local _ZL17__cr_lgamma_table .comm _ZL17__cr_lgamma_table,72,32 .local _ZL13mrg32k3aM2Seq .comm _ZL13mrg32k3aM2Seq,2304,32 .local _ZL13mrg32k3aM1Seq .comm _ZL13mrg32k3aM1Seq,2304,32 .local _ZL16mrg32k3aM2SubSeq .comm _ZL16mrg32k3aM2SubSeq,2016,32 .local _ZL16mrg32k3aM1SubSeq .comm _ZL16mrg32k3aM1SubSeq,2016,32 .local _ZL10mrg32k3aM2 .comm _ZL10mrg32k3aM2,2304,32 .local _ZL10mrg32k3aM1 .comm _ZL10mrg32k3aM1,2304,32 .local _ZL28precalc_xorwow_offset_matrix .comm _ZL28precalc_xorwow_offset_matrix,102400,32 .local _ZL21precalc_xorwow_matrix .comm _ZL21precalc_xorwow_matrix,102400,32 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC5: .long 0 .long 1074790400 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z10piEstimatePxPi .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff047624 */ /* 0x000fe200078e00ff */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0030*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff057624 */ /* 0x000fca00078e00ff */ /*0040*/ LDG.E R11, [R4.64] ; /* 0x00000004040b7981 */ /* 0x000ea2000c1e1900 */ /*0050*/ IMAD.MOV.U32 R10, RZ, RZ, RZ ; /* 0x000000ffff0a7224 */ /* 0x000fc600078e00ff */ /*0060*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */ /* 0x000e280000002500 */ /*0070*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0080*/ IMAD R2, R2, c[0x0][0x0], R3 ; /* 0x0000000002027a24 */ /* 0x001fe400078e0203 */ /*0090*/ IMAD.MOV.U32 R3, RZ, RZ, RZ ; /* 0x000000ffff037224 */ /* 0x000fe200078e00ff */ /*00a0*/ ISETP.GE.AND P0, PT, R11, 0x1, PT ; /* 0x000000010b00780c */ /* 0x004fda0003f06270 */ /*00b0*/ @!P0 BRA 0xad0 ; /* 0x00000a1000008947 */ /* 0x000fea0003800000 */ /*00c0*/ SHF.R.S32.HI R0, RZ, 0x1f, R2 ; /* 0x0000001fff007819 */ /* 0x000fe20000011402 */ /*00d0*/ IMAD.MOV.U32 R10, RZ, RZ, RZ ; /* 0x000000ffff0a7224 */ /* 0x000fe200078e00ff */ /*00e0*/ ISETP.NE.AND P1, PT, R11.reuse, 0x1, PT ; /* 0x000000010b00780c */ /* 0x040fe40003f25270 */ /*00f0*/ LOP3.LUT R3, R2, 0xaad26b49, RZ, 0x3c, !PT ; /* 0xaad26b4902037812 */ /* 0x000fe400078e3cff */ /*0100*/ LOP3.LUT R0, R0, 0xf7dcefdd, RZ, 0x3c, !PT ; /* 0xf7dcefdd00007812 */ /* 0x000fe400078e3cff */ /*0110*/ LOP3.LUT R14, R11, 0x1, RZ, 0xc0, !PT ; /* 0x000000010b0e7812 */ /* 0x000fe200078ec0ff */ /*0120*/ IMAD R7, R3, 0x4182bed5, RZ ; /* 0x4182bed503077824 */ /* 0x000fe400078e02ff */ /*0130*/ IMAD R0, R0, -0x658354e5, RZ ; /* 0x9a7cab1b00007824 */ /* 0x000fe200078e02ff */ /*0140*/ ISETP.NE.AND P0, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x000fe20003f05270 */ /*0150*/ IMAD.MOV.U32 R3, RZ, RZ, RZ ; /* 0x000000ffff037224 */ /* 0x000fe200078e00ff */ /*0160*/ IADD3 R4, R7.reuse, 0x583f19, RZ ; /* 0x00583f1907047810 */ /* 0x040fe20007ffe0ff */ /*0170*/ IMAD.IADD R12, R7.reuse, 0x1, R0 ; /* 0x00000001070c7824 */ /* 0x040fe200078e0200 */ /*0180*/ LOP3.LUT R5, R7, 0x159a55e5, RZ, 0x3c, !PT ; /* 0x159a55e507057812 */ /* 0x000fc400078e3cff */ /*0190*/ IADD3 R7, R7, 0x75bcd15, RZ ; /* 0x075bcd1507077810 */ /* 0x000fe40007ffe0ff */ /*01a0*/ LOP3.LUT R6, R0.reuse, 0x5491333, RZ, 0x3c, !PT ; /* 0x0549133300067812 */ /* 0x040fe400078e3cff */ /*01b0*/ IADD3 R8, R0, 0x1f123bb5, RZ ; /* 0x1f123bb500087810 */ /* 0x000fe40007ffe0ff */ /*01c0*/ IADD3 R9, R12, 0x64f0c9, RZ ; /* 0x0064f0c90c097810 */ /* 0x000fe20007ffe0ff */ /*01d0*/ @!P1 BRA 0x7e0 ; /* 0x0000060000009947 */ /* 0x000fea0003800000 */ /*01e0*/ IMAD.IADD R11, R14, 0x1, -R11 ; /* 0x000000010e0b7824 */ /* 0x000fe200078e0a0b */ /*01f0*/ IADD3 R0, R12, 0x7b0fdd, RZ ; /* 0x007b0fdd0c007810 */ /* 0x000fe20007ffe0ff */ /*0200*/ IMAD.MOV.U32 R10, RZ, RZ, RZ ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e00ff */ /*0210*/ IMAD.MOV.U32 R3, RZ, RZ, RZ ; /* 0x000000ffff037224 */ /* 0x000fc400078e00ff */ /*0220*/ SHF.R.U32.HI R12, RZ, 0x2, R7 ; /* 0x00000002ff0c7819 */ /* 0x000fe20000011607 */ /*0230*/ IMAD.SHL.U32 R13, R4, 0x10, RZ ; /* 0x00000010040d7824 */ /* 0x000fe200078e00ff */ /*0240*/ SHF.R.U32.HI R14, RZ, 0x2, R5 ; /* 0x00000002ff0e7819 */ /* 0x000fe20000011605 */ /*0250*/ IMAD.MOV.U32 R20, RZ, RZ, 0x0 ; /* 0x00000000ff147424 */ /* 0x000fe200078e00ff */ /*0260*/ LOP3.LUT R7, R12, R7, RZ, 0x3c, !PT ; /* 0x000000070c077212 */ /* 0x000fe200078e3cff */ /*0270*/ IMAD.MOV.U32 R21, RZ, RZ, 0x3ca00000 ; /* 0x3ca00000ff157424 */ /* 0x000fe200078e00ff */ /*0280*/ LOP3.LUT R5, R14, R5, RZ, 0x3c, !PT ; /* 0x000000050e057212 */ /* 0x000fc400078e3cff */ /*0290*/ LOP3.LUT R13, R7.reuse, R13, R4, 0x96, !PT ; /* 0x0000000d070d7212 */ /* 0x040fe200078e9604 */ /*02a0*/ IMAD.SHL.U32 R14, R7, 0x2, RZ ; /* 0x00000002070e7824 */ /* 0x000fe200078e00ff */ /*02b0*/ SHF.R.U32.HI R15, RZ, 0x2, R8 ; /* 0x00000002ff0f7819 */ /* 0x000fe20000011608 */ /*02c0*/ IMAD.SHL.U32 R7, R5, 0x2, RZ ; /* 0x0000000205077824 */ /* 0x000fe200078e00ff */ /*02d0*/ IADD3 R11, R11, 0x2, RZ ; /* 0x000000020b0b7810 */ /* 0x000fe40007ffe0ff */ /*02e0*/ LOP3.LUT R14, R13, R14, RZ, 0x3c, !PT ; /* 0x0000000e0d0e7212 */ /* 0x000fe400078e3cff */ /*02f0*/ LOP3.LUT R15, R15, R8, RZ, 0x3c, !PT ; /* 0x000000080f0f7212 */ /* 0x000fe400078e3cff */ /*0300*/ LOP3.LUT R7, R14.reuse, R7, R5, 0x96, !PT ; /* 0x000000070e077212 */ /* 0x040fe200078e9605 */ /*0310*/ IMAD.SHL.U32 R12, R14, 0x10, RZ ; /* 0x000000100e0c7824 */ /* 0x000fe200078e00ff */ /*0320*/ SHF.R.U32.HI R13, RZ, 0x2, R6 ; /* 0x00000002ff0d7819 */ /* 0x000fe20000011606 */ /*0330*/ IMAD.SHL.U32 R5, R15, 0x2, RZ ; /* 0x000000020f057824 */ /* 0x000fc600078e00ff */ /*0340*/ LOP3.LUT R12, R7, R12, RZ, 0x3c, !PT ; /* 0x0000000c070c7212 */ /* 0x000fe400078e3cff */ /*0350*/ LOP3.LUT R13, R13, R6, RZ, 0x3c, !PT ; /* 0x000000060d0d7212 */ /* 0x000fe400078e3cff */ /*0360*/ LOP3.LUT R5, R12.reuse, R5, R15, 0x96, !PT ; /* 0x000000050c057212 */ /* 0x040fe200078e960f */ /*0370*/ IMAD.SHL.U32 R16, R12, 0x10, RZ ; /* 0x000000100c107824 */ /* 0x000fe400078e00ff */ /*0380*/ IMAD.SHL.U32 R6, R13, 0x2, RZ ; /* 0x000000020d067824 */ /* 0x000fc600078e00ff */ /*0390*/ LOP3.LUT R16, R5, R16, RZ, 0x3c, !PT ; /* 0x0000001005107212 */ /* 0x000fe400078e3cff */ /*03a0*/ SHF.R.U32.HI R5, RZ, 0x2, R4 ; /* 0x00000002ff057819 */ /* 0x000fe40000011604 */ /*03b0*/ LOP3.LUT R6, R16.reuse, R6, R13, 0x96, !PT ; /* 0x0000000610067212 */ /* 0x040fe200078e960d */ /*03c0*/ IMAD.SHL.U32 R7, R16, 0x10, RZ ; /* 0x0000001010077824 */ /* 0x000fe200078e00ff */ /*03d0*/ SHF.R.U32.HI R13, RZ, 0x2, R14 ; /* 0x00000002ff0d7819 */ /* 0x000fe4000001160e */ /*03e0*/ LOP3.LUT R4, R5, R4, RZ, 0x3c, !PT ; /* 0x0000000405047212 */ /* 0x000fe400078e3cff */ /*03f0*/ LOP3.LUT R7, R6, R7, RZ, 0x3c, !PT ; /* 0x0000000706077212 */ /* 0x000fc400078e3cff */ /*0400*/ LOP3.LUT R8, R13, R14, RZ, 0x3c, !PT ; /* 0x0000000e0d087212 */ /* 0x000fe200078e3cff */ /*0410*/ IMAD.SHL.U32 R6, R4.reuse, 0x2, RZ ; /* 0x0000000204067824 */ /* 0x040fe200078e00ff */ /*0420*/ SHF.R.U32.HI R13, RZ, 0x2, R12 ; /* 0x00000002ff0d7819 */ /* 0x000fe2000001160c */ /*0430*/ IMAD.SHL.U32 R5, R7, 0x10, RZ ; /* 0x0000001007057824 */ /* 0x000fe200078e00ff */ /*0440*/ SHF.R.U32.HI R17, RZ, 0x2, R16 ; /* 0x00000002ff117819 */ /* 0x000fe40000011610 */ /*0450*/ LOP3.LUT R15, R13, R12, RZ, 0x3c, !PT ; /* 0x0000000c0d0f7212 */ /* 0x000fe400078e3cff */ /*0460*/ LOP3.LUT R5, R4, R5, R7, 0x96, !PT ; /* 0x0000000504057212 */ /* 0x000fe200078e9607 */ /*0470*/ IMAD.SHL.U32 R4, R8, 0x2, RZ ; /* 0x0000000208047824 */ /* 0x000fe200078e00ff */ /*0480*/ LOP3.LUT R17, R17, R16, RZ, 0x3c, !PT ; /* 0x0000001011117212 */ /* 0x000fc400078e3cff */ /*0490*/ LOP3.LUT R5, R5, R6, RZ, 0x3c, !PT ; /* 0x0000000605057212 */ /* 0x000fe400078e3cff */ /*04a0*/ IADD3 R12, R9, 0xb0f8a, R12 ; /* 0x000b0f8a090c7810 */ /* 0x000fe40007ffe00c */ /*04b0*/ LOP3.LUT R13, R5.reuse, R4, R8, 0x96, !PT ; /* 0x00000004050d7212 */ /* 0x040fe200078e9608 */ /*04c0*/ IMAD.SHL.U32 R8, R5, 0x10, RZ ; /* 0x0000001005087824 */ /* 0x000fe200078e00ff */ /*04d0*/ IADD3 R23, R9, 0x10974f, R16 ; /* 0x0010974f09177810 */ /* 0x000fe20007ffe010 */ /*04e0*/ IMAD.SHL.U32 R4, R15, 0x2, RZ ; /* 0x000000020f047824 */ /* 0x000fe200078e00ff */ /*04f0*/ IADD3 R25, R9, 0x1ba6d9, R5 ; /* 0x001ba6d909197810 */ /* 0x000fe40007ffe005 */ /*0500*/ LOP3.LUT R8, R13, R8, RZ, 0x3c, !PT ; /* 0x000000080d087212 */ /* 0x000fe200078e3cff */ /*0510*/ IMAD.WIDE.U32 R12, R12, 0x200000, RZ ; /* 0x002000000c0c7825 */ /* 0x000fc600078e00ff */ /*0520*/ LOP3.LUT R15, R8.reuse, R4, R15, 0x96, !PT ; /* 0x00000004080f7212 */ /* 0x040fe200078e960f */ /*0530*/ IMAD.SHL.U32 R6, R8, 0x10, RZ ; /* 0x0000001008067824 */ /* 0x000fe200078e00ff */ /*0540*/ IADD3 R18, R9, 0x212e9e, R8 ; /* 0x00212e9e09127810 */ /* 0x000fe20007ffe008 */ /*0550*/ IMAD.SHL.U32 R4, R17, 0x2, RZ ; /* 0x0000000211047824 */ /* 0x000fc600078e00ff */ /*0560*/ LOP3.LUT R6, R15, R6, RZ, 0x3c, !PT ; /* 0x000000060f067212 */ /* 0x000fe200078e3cff */ /*0570*/ IMAD.WIDE.U32 R18, R18, 0x200000, RZ ; /* 0x0020000012127825 */ /* 0x000fe200078e00ff */ /*0580*/ IADD3 R15, R9.reuse, 0x587c5, R14 ; /* 0x000587c5090f7810 */ /* 0x040fe40007ffe00e */ /*0590*/ LOP3.LUT R17, R6.reuse, R4, R17, 0x96, !PT ; /* 0x0000000406117212 */ /* 0x040fe200078e9611 */ /*05a0*/ IMAD.SHL.U32 R4, R6, 0x10, RZ ; /* 0x0000001006047824 */ /* 0x000fe200078e00ff */ /*05b0*/ IADD3 R27, R9, 0x26b663, R6 ; /* 0x0026b663091b7810 */ /* 0x000fe20007ffe006 */ /*05c0*/ IMAD.IADD R14, R7, 0x1, R0 ; /* 0x00000001070e7824 */ /* 0x000fe200078e0200 */ /*05d0*/ LOP3.LUT R12, R12, R15, RZ, 0x3c, !PT ; /* 0x0000000f0c0c7212 */ /* 0x000fe400078e3cff */ /*05e0*/ LOP3.LUT R4, R17, R4, RZ, 0x3c, !PT ; /* 0x0000000411047212 */ /* 0x000fe200078e3cff */ /*05f0*/ IMAD.WIDE.U32 R14, R14, 0x200000, RZ ; /* 0x002000000e0e7825 */ /* 0x000fe200078e00ff */ /*0600*/ IADD3 R9, R9, 0x2c3e28, RZ ; /* 0x002c3e2809097810 */ /* 0x000fc40007ffe0ff */ /*0610*/ I2F.F64.U64 R12, R12 ; /* 0x0000000c000c7312 */ /* 0x000e220000301800 */ /*0620*/ LOP3.LUT R24, R18, R25, RZ, 0x3c, !PT ; /* 0x0000001912187212 */ /* 0x000fe200078e3cff */ /*0630*/ IMAD.MOV.U32 R25, RZ, RZ, R19 ; /* 0x000000ffff197224 */ /* 0x000fe200078e0013 */ /*0640*/ LOP3.LUT R22, R14, R23, RZ, 0x3c, !PT ; /* 0x000000170e167212 */ /* 0x000fe200078e3cff */ /*0650*/ IMAD.IADD R16, R4, 0x1, R9 ; /* 0x0000000104107824 */ /* 0x000fe200078e0209 */ /*0660*/ IADD3 R0, R0, 0x2c3e28, RZ ; /* 0x002c3e2800007810 */ /* 0x000fe20007ffe0ff */ /*0670*/ IMAD.MOV.U32 R23, RZ, RZ, R15 ; /* 0x000000ffff177224 */ /* 0x000fe400078e000f */ /*0680*/ IMAD.WIDE.U32 R16, R16, 0x200000, RZ ; /* 0x0020000010107825 */ /* 0x000fe200078e00ff */ /*0690*/ I2F.F64.U64 R18, R24 ; /* 0x0000001800127312 */ /* 0x000e680000301800 */ /*06a0*/ LOP3.LUT R26, R16, R27, RZ, 0x3c, !PT ; /* 0x0000001b101a7212 */ /* 0x000fe200078e3cff */ /*06b0*/ IMAD.MOV.U32 R27, RZ, RZ, R17 ; /* 0x000000ffff1b7224 */ /* 0x000fe200078e0011 */ /*06c0*/ DFMA R12, R12, R20, 5.5511151231257827021e-17 ; /* 0x3c9000000c0c742b */ /* 0x001fc40000000014 */ /*06d0*/ I2F.F64.U64 R14, R22 ; /* 0x00000016000e7312 */ /* 0x000e300000301800 */ /*06e0*/ I2F.F64.U64 R16, R26 ; /* 0x0000001a00107312 */ /* 0x000ea20000301800 */ /*06f0*/ DFMA R18, R18, R20, 5.5511151231257827021e-17 ; /* 0x3c9000001212742b */ /* 0x002fc80000000014 */ /*0700*/ DFMA R14, R14, R20, 5.5511151231257827021e-17 ; /* 0x3c9000000e0e742b */ /* 0x001e0c0000000014 */ /*0710*/ DMUL R14, R14, R14 ; /* 0x0000000e0e0e7228 */ /* 0x001e080000000000 */ /*0720*/ DFMA R16, R16, R20, 5.5511151231257827021e-17 ; /* 0x3c9000001010742b */ /* 0x004e480000000014 */ /*0730*/ DFMA R14, R12, R12, R14 ; /* 0x0000000c0c0e722b */ /* 0x001e08000000000e */ /*0740*/ DMUL R16, R16, R16 ; /* 0x0000001010107228 */ /* 0x002e480000000000 */ /*0750*/ DSETP.GTU.AND P1, PT, R14, 1, PT ; /* 0x3ff000000e00742a */ /* 0x001e080003f2c000 */ /*0760*/ DFMA R16, R18, R18, R16 ; /* 0x000000121210722b */ /* 0x002e640000000010 */ /*0770*/ SEL R12, RZ, 0x1, P1 ; /* 0x00000001ff0c7807 */ /* 0x001fe40000800000 */ /*0780*/ ISETP.NE.AND P1, PT, R11, RZ, PT ; /* 0x000000ff0b00720c */ /* 0x000fe40003f25270 */ /*0790*/ DSETP.GTU.AND P2, PT, R16, 1, PT ; /* 0x3ff000001000742a */ /* 0x002e0c0003f4c000 */ /*07a0*/ SEL R13, RZ, 0x1, P2 ; /* 0x00000001ff0d7807 */ /* 0x001fc80001000000 */ /*07b0*/ IADD3 R10, P2, P3, R13, R10, R12 ; /* 0x0000000a0d0a7210 */ /* 0x000fc80007b5e00c */ /*07c0*/ IADD3.X R3, RZ, R3, RZ, P2, P3 ; /* 0x00000003ff037210 */ /* 0x000fe200017e64ff */ /*07d0*/ @P1 BRA 0x220 ; /* 0xfffffa4000001947 */ /* 0x000fea000383ffff */ /*07e0*/ @!P0 BRA 0xad0 ; /* 0x000002e000008947 */ /* 0x000fea0003800000 */ /*07f0*/ SHF.R.U32.HI R0, RZ, 0x2, R7 ; /* 0x00000002ff007819 */ /* 0x000fe20000011607 */ /*0800*/ IMAD.SHL.U32 R11, R4, 0x10, RZ ; /* 0x00000010040b7824 */ /* 0x000fe200078e00ff */ /*0810*/ SHF.R.U32.HI R12, RZ, 0x2, R5 ; /* 0x00000002ff0c7819 */ /* 0x000fe20000011605 */ /*0820*/ IMAD.MOV.U32 R14, RZ, RZ, 0x0 ; /* 0x00000000ff0e7424 */ /* 0x000fe200078e00ff */ /*0830*/ LOP3.LUT R7, R0, R7, RZ, 0x3c, !PT ; /* 0x0000000700077212 */ /* 0x000fe200078e3cff */ /*0840*/ IMAD.MOV.U32 R15, RZ, RZ, 0x3ca00000 ; /* 0x3ca00000ff0f7424 */ /* 0x000fe200078e00ff */ /*0850*/ LOP3.LUT R5, R12, R5, RZ, 0x3c, !PT ; /* 0x000000050c057212 */ /* 0x000fe400078e3cff */ /*0860*/ LOP3.LUT R4, R7.reuse, R11, R4, 0x96, !PT ; /* 0x0000000b07047212 */ /* 0x040fe200078e9604 */ /*0870*/ IMAD.SHL.U32 R7, R7, 0x2, RZ ; /* 0x0000000207077824 */ /* 0x000fe200078e00ff */ /*0880*/ SHF.R.U32.HI R13, RZ, 0x2, R8 ; /* 0x00000002ff0d7819 */ /* 0x000fe20000011608 */ /*0890*/ IMAD.SHL.U32 R11, R5, 0x2, RZ ; /* 0x00000002050b7824 */ /* 0x000fc600078e00ff */ /*08a0*/ LOP3.LUT R0, R4, R7, RZ, 0x3c, !PT ; /* 0x0000000704007212 */ /* 0x000fe400078e3cff */ /*08b0*/ LOP3.LUT R13, R13, R8, RZ, 0x3c, !PT ; /* 0x000000080d0d7212 */ /* 0x000fe400078e3cff */ /*08c0*/ LOP3.LUT R11, R0.reuse, R11, R5, 0x96, !PT ; /* 0x0000000b000b7212 */ /* 0x040fe200078e9605 */ /*08d0*/ IMAD.SHL.U32 R4, R0, 0x10, RZ ; /* 0x0000001000047824 */ /* 0x000fe200078e00ff */ /*08e0*/ SHF.R.U32.HI R7, RZ, 0x2, R6 ; /* 0x00000002ff077819 */ /* 0x000fe20000011606 */ /*08f0*/ IMAD.SHL.U32 R5, R13, 0x2, RZ ; /* 0x000000020d057824 */ /* 0x000fc600078e00ff */ /*0900*/ LOP3.LUT R4, R11, R4, RZ, 0x3c, !PT ; /* 0x000000040b047212 */ /* 0x000fe400078e3cff */ /*0910*/ LOP3.LUT R7, R7, R6, RZ, 0x3c, !PT ; /* 0x0000000607077212 */ /* 0x000fe400078e3cff */ /*0920*/ LOP3.LUT R6, R4.reuse, R5, R13, 0x96, !PT ; /* 0x0000000504067212 */ /* 0x040fe200078e960d */ /*0930*/ IMAD.SHL.U32 R5, R4, 0x10, RZ ; /* 0x0000001004057824 */ /* 0x000fe200078e00ff */ /*0940*/ IADD3 R4, R9, 0xb0f8a, R4 ; /* 0x000b0f8a09047810 */ /* 0x000fe20007ffe004 */ /*0950*/ IMAD.SHL.U32 R11, R7, 0x2, RZ ; /* 0x00000002070b7824 */ /* 0x000fc600078e00ff */ /*0960*/ LOP3.LUT R8, R6, R5, RZ, 0x3c, !PT ; /* 0x0000000506087212 */ /* 0x000fc800078e3cff */ /*0970*/ LOP3.LUT R6, R8.reuse, R11, R7, 0x96, !PT ; /* 0x0000000b08067212 */ /* 0x040fe200078e9607 */ /*0980*/ IMAD.SHL.U32 R5, R8, 0x10, RZ ; /* 0x0000001008057824 */ /* 0x000fe200078e00ff */ /*0990*/ IADD3 R13, R9, 0x10974f, R8 ; /* 0x0010974f090d7810 */ /* 0x000fc80007ffe008 */ /*09a0*/ LOP3.LUT R6, R6, R5, RZ, 0x3c, !PT ; /* 0x0000000506067212 */ /* 0x000fe200078e3cff */ /*09b0*/ IMAD.WIDE.U32 R4, R4, 0x200000, RZ ; /* 0x0020000004047825 */ /* 0x000fc600078e00ff */ /*09c0*/ IADD3 R6, R6, 0x161f14, R9 ; /* 0x00161f1406067810 */ /* 0x000fe40007ffe009 */ /*09d0*/ IADD3 R9, R9, 0x587c5, R0 ; /* 0x000587c509097810 */ /* 0x000fc60007ffe000 */ /*09e0*/ IMAD.WIDE.U32 R6, R6, 0x200000, RZ ; /* 0x0020000006067825 */ /* 0x000fe200078e00ff */ /*09f0*/ LOP3.LUT R8, R4, R9, RZ, 0x3c, !PT ; /* 0x0000000904087212 */ /* 0x000fc600078e3cff */ /*0a00*/ IMAD.MOV.U32 R9, RZ, RZ, R5 ; /* 0x000000ffff097224 */ /* 0x000fe200078e0005 */ /*0a10*/ LOP3.LUT R12, R6, R13, RZ, 0x3c, !PT ; /* 0x0000000d060c7212 */ /* 0x000fe200078e3cff */ /*0a20*/ IMAD.MOV.U32 R13, RZ, RZ, R7 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0007 */ /*0a30*/ I2F.F64.U64 R4, R8 ; /* 0x0000000800047312 */ /* 0x000e300000301800 */ /*0a40*/ I2F.F64.U64 R6, R12 ; /* 0x0000000c00067312 */ /* 0x000e620000301800 */ /*0a50*/ DFMA R4, R4, R14, 5.5511151231257827021e-17 ; /* 0x3c9000000404742b */ /* 0x001fc8000000000e */ /*0a60*/ DFMA R6, R6, R14, 5.5511151231257827021e-17 ; /* 0x3c9000000606742b */ /* 0x002e0c000000000e */ /*0a70*/ DMUL R6, R6, R6 ; /* 0x0000000606067228 */ /* 0x001e0c0000000000 */ /*0a80*/ DFMA R6, R4, R4, R6 ; /* 0x000000040406722b */ /* 0x001e0c0000000006 */ /*0a90*/ DSETP.GTU.AND P0, PT, R6, 1, PT ; /* 0x3ff000000600742a */ /* 0x001e0c0003f0c000 */ /*0aa0*/ SEL R5, RZ, 0x1, P0 ; /* 0x00000001ff057807 */ /* 0x001fc80000000000 */ /*0ab0*/ IADD3 R10, P0, R5, R10, RZ ; /* 0x0000000a050a7210 */ /* 0x000fca0007f1e0ff */ /*0ac0*/ IMAD.X R3, RZ, RZ, R3, P0 ; /* 0x000000ffff037224 */ /* 0x000fe400000e0603 */ /*0ad0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*0ae0*/ IMAD.WIDE R4, R2, R5, c[0x0][0x160] ; /* 0x0000580002047625 */ /* 0x000fca00078e0205 */ /*0af0*/ LDG.E.64 R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x000ea4000c1e1b00 */ /*0b00*/ IADD3 R10, P0, R6, R10, RZ ; /* 0x0000000a060a7210 */ /* 0x004fca0007f1e0ff */ /*0b10*/ IMAD.X R11, R7, 0x1, R3, P0 ; /* 0x00000001070b7824 */ /* 0x000fca00000e0603 */ /*0b20*/ STG.E.64 [R4.64], R10 ; /* 0x0000000a04007986 */ /* 0x000fe2000c101b04 */ /*0b30*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0b40*/ BRA 0xb40; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0b50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ba0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0bb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0bc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0bd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0be0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0bf0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
//60070501054 //60070501064 #include <stdio.h> #include <stdlib.h> #include <hip/hip_runtime.h> #include <hiprand/hiprand.h> #include <hiprand/hiprand_kernel.h> #define blocksize 1024 #define gridsize 1 #define threadsize 1024 __global__ void piEstimate(long long int *countStore, int *iterations) { int rank = (blockIdx.x * blockDim.x) + threadIdx.x; int i = 0; long long int count = 0; int itr = iterations[0]; double x, y; hiprandState state; hiprand_init(rank, 0, 0, &state); while(i < itr) { x = hiprand_uniform_double(&state); y = hiprand_uniform_double(&state); if(((x * x) + (y * y)) <= 1.0) count++; i++; } countStore[rank] +=count; } int main(int argc, char **argv) { hipEvent_t start, stop; hipEventCreate(&start); hipEventCreate(&stop); int iterationsHost, *iterationsDev; long long int *countStoreHost, *countStoreDev; printf("Enter iterations: "); scanf("%d", &iterationsHost); countStoreHost = (long long int *)calloc(blocksize, sizeof(long long int)); hipMalloc((void **)&countStoreDev, sizeof(long long int) * blocksize); hipMalloc((void **)&iterationsDev, sizeof(int)); int i; hipMemcpy(countStoreDev, countStoreHost, sizeof(long long int) * blocksize, hipMemcpyHostToDevice); hipMemcpy(iterationsDev, &iterationsHost, sizeof(int), hipMemcpyHostToDevice); hipEventRecord(start); piEstimate<<<gridsize, blocksize, threadsize>>>(countStoreDev, iterationsDev); hipEventRecord(stop); hipMemcpy(countStoreHost, countStoreDev, sizeof(long long int) * blocksize, hipMemcpyDeviceToHost); float runningTime = 0; hipEventElapsedTime(&runningTime, start, stop); printf("CUDA done, took %f ms\n", runningTime); /*int max = max_per_round; roundHost = iterationsHost / max; int rem = iterationsHost % max; for(i = 0; i < roundHost; i++) { //printf("Start round %d\n", i); cudaMemcpy(countStoreDev, countStoreHost, sizeof(long long int) * blocksize, cudaMemcpyHostToDevice); cudaMemcpy(roundDev, &i, sizeof(int), cudaMemcpyHostToDevice); cudaMemcpy(iterationsDev, &max, sizeof(int), cudaMemcpyHostToDevice); piEstimate<<<gridsize, blocksize>>>(countStoreDev, roundDev, iterationsDev); cudaMemcpy(countStoreHost, countStoreDev, sizeof(long long int) * blocksize, cudaMemcpyDeviceToHost); } if(rem != 0) { //printf("Start rem round with %d iterations\n", rem); cudaMemcpy(countStoreDev, countStoreHost, sizeof(long long int) * blocksize, cudaMemcpyHostToDevice); cudaMemcpy(roundDev, &i, sizeof(int), cudaMemcpyHostToDevice); cudaMemcpy(iterationsDev, &rem, sizeof(int), cudaMemcpyHostToDevice); piEstimate<<<gridsize, blocksize>>>(countStoreDev, roundDev, iterationsDev); cudaMemcpy(countStoreHost, countStoreDev, sizeof(long long int) * blocksize, cudaMemcpyDeviceToHost); }*/ double pi = 0.0; for(i = 0; i < blocksize; i++) pi += countStoreHost[i]; long long int totalPlot = blocksize * iterationsHost; pi = (pi / totalPlot) * 4; printf("Pi estimate for %d iterations = %.10lf\n", iterationsHost, pi); free(countStoreHost); hipFree(countStoreDev); hipFree(iterationsDev); return 0; }
.text .file "lab7pi.hip" .globl _Z25__device_stub__piEstimatePxPi # -- Begin function _Z25__device_stub__piEstimatePxPi .type _Z25__device_stub__piEstimatePxPi,@function _Z25__device_stub__piEstimatePxPi: # @_Z25__device_stub__piEstimatePxPi .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z10piEstimatePxPi, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z25__device_stub__piEstimatePxPi, .Lfunc_end0-_Z25__device_stub__piEstimatePxPi .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function main .LCPI1_0: .quad 0x4010000000000000 # double 4 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $48, %rsp .cfi_def_cfa_offset 96 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 32(%rsp), %r14 movq %r14, %rdi callq hipEventCreate leaq 24(%rsp), %rdi callq hipEventCreate movl $.L.str, %edi xorl %eax, %eax callq printf leaq 12(%rsp), %r15 movl $.L.str.1, %edi movq %r15, %rsi xorl %eax, %eax callq __isoc23_scanf movl $1024, %edi # imm = 0x400 movl $8, %esi callq calloc movq %rax, %rbx movq %rsp, %r12 movl $8192, %esi # imm = 0x2000 movq %r12, %rdi callq hipMalloc leaq 16(%rsp), %r13 movl $4, %esi movq %r13, %rdi callq hipMalloc movq (%r12), %rdi movl $8192, %edx # imm = 0x2000 movq %rbx, %rsi movl $1, %ecx callq hipMemcpy movq (%r13), %rdi movl $4, %edx movq %r15, %rsi movl $1, %ecx callq hipMemcpy movq (%r14), %rdi xorl %esi, %esi callq hipEventRecord movabsq $4294967297, %rdi # imm = 0x100000001 leaq 1023(%rdi), %rdx movl $1024, %r8d # imm = 0x400 movl $1, %esi movl $1, %ecx xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_2 # %bb.1: movq (%rsp), %rdi movq 16(%rsp), %rsi callq _Z25__device_stub__piEstimatePxPi .LBB1_2: movq 24(%rsp), %rdi xorl %r15d, %r15d xorl %esi, %esi callq hipEventRecord movq (%rsp), %rsi movl $8192, %edx # imm = 0x2000 movq %rbx, %rdi movl $2, %ecx callq hipMemcpy leaq 44(%rsp), %r14 movl $0, (%r14) movq 32(%rsp), %rsi movq 24(%rsp), %rdx movq %r14, %rdi callq hipEventElapsedTime cvtss2sd (%r14), %xmm0 movl $.L.str.2, %edi movb $1, %al callq printf xorps %xmm0, %xmm0 .LBB1_3: # =>This Inner Loop Header: Depth=1 xorps %xmm1, %xmm1 cvtsi2sdq (%rbx,%r15,8), %xmm1 addsd %xmm1, %xmm0 incq %r15 cmpq $1024, %r15 # imm = 0x400 jne .LBB1_3 # %bb.4: movl 12(%rsp), %esi movl %esi, %eax shll $10, %eax xorps %xmm1, %xmm1 cvtsi2sd %eax, %xmm1 divsd %xmm1, %xmm0 mulsd .LCPI1_0(%rip), %xmm0 movl $.L.str.3, %edi movb $1, %al callq printf movq %rbx, %rdi callq free movq (%rsp), %rdi callq hipFree movq 16(%rsp), %rdi callq hipFree xorl %eax, %eax addq $48, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z10piEstimatePxPi, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z10piEstimatePxPi,@object # @_Z10piEstimatePxPi .section .rodata,"a",@progbits .globl _Z10piEstimatePxPi .p2align 3, 0x0 _Z10piEstimatePxPi: .quad _Z25__device_stub__piEstimatePxPi .size _Z10piEstimatePxPi, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "Enter iterations: " .size .L.str, 19 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "%d" .size .L.str.1, 3 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "CUDA done, took %f ms\n" .size .L.str.2, 23 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "Pi estimate for %d iterations = %.10lf\n" .size .L.str.3, 40 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z10piEstimatePxPi" .size .L__unnamed_1, 19 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z25__device_stub__piEstimatePxPi .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z10piEstimatePxPi .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z10piEstimatePxPi ; -- Begin function _Z10piEstimatePxPi .globl _Z10piEstimatePxPi .p2align 8 .type _Z10piEstimatePxPi,@function _Z10piEstimatePxPi: ; @_Z10piEstimatePxPi ; %bb.0: s_clause 0x1 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b32 s1, s[0:1], 0x1c s_waitcnt lgkmcnt(0) s_load_b32 s0, s[6:7], 0x0 s_and_b32 s1, s1, 0xffff s_delay_alu instid0(SALU_CYCLE_1) v_mad_u64_u32 v[1:2], null, s15, s1, v[0:1] s_waitcnt lgkmcnt(0) s_cmp_lt_i32 s0, 1 s_cbranch_scc1 .LBB0_3 ; %bb.1: ; %.lr.ph.preheader s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_4) v_xor_b32_e32 v0, 0x2c7f967f, v1 v_dual_mov_b32 v2, 0x8a5d614f :: v_dual_mov_b32 v3, 0 v_cmp_lt_i32_e32 vcc_lo, -1, v1 v_mov_b32_e32 v4, 0 v_mul_lo_u32 v0, 0x493c4aa1, v0 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e32 v9, 0xfa091aa4, v2, vcc_lo v_xor_b32_e32 v5, 0x5491333, v9 v_add_nc_u32_e32 v6, 0x1f123bb5, v9 s_delay_alu instid0(VALU_DEP_4) v_add_nc_u32_e32 v2, 0x583f19, v0 v_xor_b32_e32 v7, 0x159a55e5, v0 v_add_nc_u32_e32 v8, 0x75bcd15, v0 v_add3_u32 v0, v9, v0, 0x6a788e .LBB0_2: ; %.lr.ph ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_4) v_lshrrev_b32_e32 v9, 2, v8 v_lshrrev_b32_e32 v10, 2, v7 s_add_i32 s0, s0, -1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_cmp_lg_u32 s0, 0 v_xor_b32_e32 v7, v10, v7 v_mov_b32_e32 v13, v2 v_xor_b32_e32 v2, v9, v8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b32_e32 v8, 4, v13 v_lshlrev_b32_e32 v9, 1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_xor_b32_e32 v8, v9, v8 v_lshrrev_b32_e32 v9, 2, v6 v_xor3_b32 v14, v8, v2, v13 v_lshlrev_b32_e32 v2, 1, v7 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_xor_b32_e32 v6, v9, v6 v_lshlrev_b32_e32 v8, 4, v14 v_add_nc_u32_e32 v11, v0, v14 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_xor_b32_e32 v2, v2, v8 v_lshrrev_b32_e32 v8, 2, v5 v_cvt_f64_u32_e32 v[11:12], v11 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_xor3_b32 v15, v2, v7, v14 v_lshlrev_b32_e32 v2, 1, v6 v_xor_b32_e32 v5, v8, v5 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v7, 4, v15 v_xor_b32_e32 v2, v2, v7 v_add3_u32 v7, v0, v15, 0x587c5 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_xor3_b32 v16, v2, v6, v15 v_lshlrev_b32_e32 v2, 1, v5 v_lshrrev_b32_e32 v7, 11, v7 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_lshlrev_b32_e32 v6, 4, v16 v_add3_u32 v9, v0, v16, 0xb0f8a v_cvt_f64_u32_e32 v[7:8], v7 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_xor_b32_e32 v2, v2, v6 v_cvt_f64_u32_e32 v[9:10], v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_xor3_b32 v2, v2, v5, v16 v_add3_u32 v5, v0, v2, 0x10974f v_add_nc_u32_e32 v0, 0x161f14, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshrrev_b32_e32 v5, 11, v5 v_cvt_f64_u32_e32 v[5:6], v5 v_ldexp_f64 v[7:8], v[7:8], 32 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_ldexp_f64 v[5:6], v[5:6], 32 v_add_f64 v[7:8], v[7:8], v[11:12] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[5:6], v[5:6], v[9:10] v_fma_f64 v[7:8], 0x3ca00000, v[7:8], 0x3ca00000 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[5:6], 0x3ca00000, v[5:6], 0x3ca00000 v_mul_f64 v[5:6], v[5:6], v[5:6] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_4) v_fma_f64 v[9:10], v[7:8], v[7:8], v[5:6] v_mov_b32_e32 v6, v15 v_dual_mov_b32 v8, v13 :: v_dual_mov_b32 v7, v14 v_mov_b32_e32 v5, v16 v_cmp_ge_f64_e32 vcc_lo, 1.0, v[9:10] v_cndmask_b32_e64 v9, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_add_co_u32 v3, vcc_lo, v3, v9 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v4, vcc_lo s_cbranch_scc1 .LBB0_2 s_branch .LBB0_4 .LBB0_3: v_mov_b32_e32 v3, 0 v_mov_b32_e32 v4, 0 .LBB0_4: ; %._crit_edge s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v2, 31, v1 v_lshlrev_b64 v[0:1], 3, v[1:2] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, s4, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s5, v1, vcc_lo global_load_b64 v[5:6], v[0:1], off s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v5, v3 v_add_co_ci_u32_e32 v3, vcc_lo, v6, v4, vcc_lo global_store_b64 v[0:1], v[2:3], off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z10piEstimatePxPi .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 17 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z10piEstimatePxPi, .Lfunc_end0-_Z10piEstimatePxPi ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 648 ; NumSgprs: 18 ; NumVgprs: 17 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 17 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z10piEstimatePxPi .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z10piEstimatePxPi.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 17 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
f2038828edf9dc155335260e1ee02de823272782
#include "includes.h" __global__ void init_i32 (int* vector, int value, int len) { int idx = blockIdx.x * blockDim.x + threadIdx.x; if (idx < len) { vector[idx] = value; } }
.file "tmpxft_0023376e_00000000-6_init_i32.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z29__device_stub__Z8init_i32PiiiPiii .type _Z29__device_stub__Z8init_i32PiiiPiii, @function _Z29__device_stub__Z8init_i32PiiiPiii: .LFB2032: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 24(%rsp), %rcx leaq 32(%rsp), %rdi movl %esi, 4(%rsp) leaq 44(%rsp), %rsi movl %edx, (%rsp) leaq 16(%rsp), %rdx movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 40(%rsp) movq %rax, 80(%rsp) leaq 4(%rsp), %rax movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 24(%rsp) .cfi_def_cfa_offset 136 leaq _Z8init_i32Piii(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 144 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 96(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L2: movq 104(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z29__device_stub__Z8init_i32PiiiPiii, .-_Z29__device_stub__Z8init_i32PiiiPiii .globl _Z8init_i32Piii .type _Z8init_i32Piii, @function _Z8init_i32Piii: .LFB2033: .cfi_startproc endbr64 jmp _Z29__device_stub__Z8init_i32PiiiPiii .cfi_endproc .LFE2033: .size _Z8init_i32Piii, .-_Z8init_i32Piii .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z8init_i32Piii" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z8init_i32Piii(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z8init_i32Piii .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0030*/ IMAD R2, R2, c[0x0][0x0], R3 ; /* 0x0000000002027a24 */ /* 0x001fca00078e0203 */ /*0040*/ ISETP.GE.AND P0, PT, R2, c[0x0][0x16c], PT ; /* 0x00005b0002007a0c */ /* 0x000fda0003f06270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fe20000000f00 */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0080*/ MOV R5, c[0x0][0x168] ; /* 0x00005a0000057a02 */ /* 0x000fc60000000f00 */ /*0090*/ IMAD.WIDE R2, R2, R3, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fca00078e0203 */ /*00a0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*00b0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00c0*/ BRA 0xc0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __global__ void init_i32 (int* vector, int value, int len) { int idx = blockIdx.x * blockDim.x + threadIdx.x; if (idx < len) { vector[idx] = value; } }
.text .file "init_i32.hip" .globl _Z23__device_stub__init_i32Piii # -- Begin function _Z23__device_stub__init_i32Piii .type _Z23__device_stub__init_i32Piii,@function _Z23__device_stub__init_i32Piii: # @_Z23__device_stub__init_i32Piii .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $96, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 4(%rsp), %rcx movl %esi, (%rcx) movq %rsp, %rsi movl %edx, (%rsi) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z8init_i32Piii, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $112, %rsp .cfi_adjust_cfa_offset -112 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z23__device_stub__init_i32Piii, .Lfunc_end0-_Z23__device_stub__init_i32Piii .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z8init_i32Piii, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z8init_i32Piii,@object # @_Z8init_i32Piii .section .rodata,"a",@progbits .globl _Z8init_i32Piii .p2align 3, 0x0 _Z8init_i32Piii: .quad _Z23__device_stub__init_i32Piii .size _Z8init_i32Piii, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z8init_i32Piii" .size .L__unnamed_1, 16 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z23__device_stub__init_i32Piii .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z8init_i32Piii .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z8init_i32Piii ; -- Begin function _Z8init_i32Piii .globl _Z8init_i32Piii .p2align 8 .type _Z8init_i32Piii,@function _Z8init_i32Piii: ; @_Z8init_i32Piii ; %bb.0: s_clause 0x1 s_load_b32 s4, s[0:1], 0x1c s_load_b64 s[2:3], s[0:1], 0x8 s_waitcnt lgkmcnt(0) s_and_b32 s4, s4, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s4, v[0:1] v_cmp_gt_i32_e32 vcc_lo, s3, v1 s_and_saveexec_b32 s3, vcc_lo s_cbranch_execz .LBB0_2 ; %bb.1: s_load_b64 s[0:1], s[0:1], 0x0 v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_lshlrev_b64 v[0:1], 2, v[1:2] v_mov_b32_e32 v2, s2 s_waitcnt lgkmcnt(0) v_add_co_u32 v0, vcc_lo, s0, v0 s_delay_alu instid0(VALU_DEP_3) v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo global_store_b32 v[0:1], v2, off .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z8init_i32Piii .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 3 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z8init_i32Piii, .Lfunc_end0-_Z8init_i32Piii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 124 ; NumSgprs: 18 ; NumVgprs: 3 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 3 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value - .offset: 12 .size: 4 .value_kind: by_value - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z8init_i32Piii .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z8init_i32Piii.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 3 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
4a20d1f46d14b3fe5b78f8c279cb313251dea3c2
//xfail:TIMEOUT //--gridDim=64 --blockDim=128 --warp-sync=32 #include "common.h" template <unsigned int blockSize, bool nIsPow2> __global__ void reduceMultiPass(const float *g_idata, float *g_odata, unsigned int n); template __global__ void reduceMultiPass<128, true>(const float *g_idata, float *g_odata, unsigned int n); template <unsigned int blockSize, bool nIsPow2> __global__ void reduceMultiPass(const float *g_idata, float *g_odata, unsigned int n) { reduceBlocks<blockSize, nIsPow2>(g_idata, g_odata, n); }
.file "tmpxft_0036fd0e_00000000-6_kernel.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2014: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2014: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .section .text._Z15reduceMultiPassILj128ELb1EEvPKfPfj,"axG",@progbits,_Z15reduceMultiPassILj128ELb1EEvPKfPfj,comdat .weak _Z15reduceMultiPassILj128ELb1EEvPKfPfj .type _Z15reduceMultiPassILj128ELb1EEvPKfPfj, @function _Z15reduceMultiPassILj128ELb1EEvPKfPfj: .LFB2085: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 16(%rsp), %rax movl %edx, 12(%rsp) leaq 40(%rsp), %rcx movq %rax, 96(%rsp) leaq 24(%rsp), %rax leaq 32(%rsp), %rdx movq %rax, 104(%rsp) leaq 12(%rsp), %rax movq %rdi, 16(%rsp) leaq 48(%rsp), %rdi movq %rsi, 24(%rsp) leaq 60(%rsp), %rsi movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movl $1, 56(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z15reduceMultiPassILj128ELb1EEvPKfPfj(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L2: movq 120(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2085: .size _Z15reduceMultiPassILj128ELb1EEvPKfPfj, .-_Z15reduceMultiPassILj128ELb1EEvPKfPfj .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z15reduceMultiPassILj128ELb1EEvPKfPfj" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2039: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z15reduceMultiPassILj128ELb1EEvPKfPfj(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2039: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z15reduceMultiPassILj128ELb1EEvPKfPfj .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R8, SR_CTAID.X ; /* 0x0000000000087919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0030*/ BSSY B0, 0x180 ; /* 0x0000014000007945 */ /* 0x000fe20003800000 */ /*0040*/ MOV R6, RZ ; /* 0x000000ff00067202 */ /* 0x000fe20000000f00 */ /*0050*/ S2R R9, SR_TID.X ; /* 0x0000000000097919 */ /* 0x000e240000002100 */ /*0060*/ LEA R0, R8, R9, 0x8 ; /* 0x0000000908007211 */ /* 0x001fe400078e40ff */ /*0070*/ ISETP.GT.U32.AND P0, PT, R9, 0x3f, PT ; /* 0x0000003f0900780c */ /* 0x000fe40003f04070 */ /*0080*/ ISETP.GE.U32.AND P1, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fda0003f26070 */ /*0090*/ @P1 BRA 0x170 ; /* 0x000000d000001947 */ /* 0x000fea0003800000 */ /*00a0*/ MOV R6, RZ ; /* 0x000000ff00067202 */ /* 0x000fe40000000f00 */ /*00b0*/ MOV R5, 0x4 ; /* 0x0000000400057802 */ /* 0x000fe40000000f00 */ /*00c0*/ IADD3 R4, R0, 0x80, RZ ; /* 0x0000008000047810 */ /* 0x000fc60007ffe0ff */ /*00d0*/ IMAD.WIDE.U32 R2, R0, R5, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fc800078e0005 */ /*00e0*/ IMAD.WIDE.U32 R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fe400078e0005 */ /*00f0*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea8000c1e1900 */ /*0100*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ee2000c1e1900 */ /*0110*/ MOV R7, c[0x0][0xc] ; /* 0x0000030000077a02 */ /* 0x000fc80000000f00 */ /*0120*/ LEA R0, R7, R0, 0x8 ; /* 0x0000000007007211 */ /* 0x000fc800078e40ff */ /*0130*/ ISETP.GE.U32.AND P1, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fe20003f26070 */ /*0140*/ FADD R6, R3, R6 ; /* 0x0000000603067221 */ /* 0x004fc80000000000 */ /*0150*/ FADD R6, R6, R5 ; /* 0x0000000506067221 */ /* 0x008fd00000000000 */ /*0160*/ @!P1 BRA 0xb0 ; /* 0xffffff4000009947 */ /* 0x000fea000383ffff */ /*0170*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0180*/ STS [R9.X4], R6 ; /* 0x0000000609007388 */ /* 0x000fe80000004800 */ /*0190*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*01a0*/ ISETP.GT.U32.AND P1, PT, R9.reuse, 0x1f, PT ; /* 0x0000001f0900780c */ /* 0x040fe40003f24070 */ /*01b0*/ ISETP.NE.AND P2, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x000fc60003f45270 */ /*01c0*/ BSSY B0, 0x350 ; /* 0x0000018000007945 */ /* 0x000fe20003800000 */ /*01d0*/ @!P0 LDS R3, [R9.X4+0x100] ; /* 0x0001000009038984 */ /* 0x000e240000004800 */ /*01e0*/ @!P0 FADD R6, R6, R3 ; /* 0x0000000306068221 */ /* 0x001fca0000000000 */ /*01f0*/ @!P0 STS [R9.X4], R6 ; /* 0x0000000609008388 */ /* 0x0001e80000004800 */ /*0200*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0210*/ @P1 BRA 0x340 ; /* 0x0000012000001947 */ /* 0x000fea0003800000 */ /*0220*/ LDS R3, [R9.X4+0x80] ; /* 0x0000800009037984 */ /* 0x001e240000004800 */ /*0230*/ FADD R3, R3, R6 ; /* 0x0000000603037221 */ /* 0x001fca0000000000 */ /*0240*/ STS [R9.X4], R3 ; /* 0x0000000309007388 */ /* 0x000fe80000004800 */ /*0250*/ LDS R0, [R9.X4+0x40] ; /* 0x0000400009007984 */ /* 0x000e240000004800 */ /*0260*/ FADD R0, R3, R0 ; /* 0x0000000003007221 */ /* 0x001fca0000000000 */ /*0270*/ STS [R9.X4], R0 ; /* 0x0000000009007388 */ /* 0x000fe80000004800 */ /*0280*/ LDS R5, [R9.X4+0x20] ; /* 0x0000200009057984 */ /* 0x000e240000004800 */ /*0290*/ FADD R5, R0, R5 ; /* 0x0000000500057221 */ /* 0x001fca0000000000 */ /*02a0*/ STS [R9.X4], R5 ; /* 0x0000000509007388 */ /* 0x000fe80000004800 */ /*02b0*/ LDS R2, [R9.X4+0x10] ; /* 0x0000100009027984 */ /* 0x000e240000004800 */ /*02c0*/ FADD R2, R5, R2 ; /* 0x0000000205027221 */ /* 0x001fca0000000000 */ /*02d0*/ STS [R9.X4], R2 ; /* 0x0000000209007388 */ /* 0x000fe80000004800 */ /*02e0*/ LDS R7, [R9.X4+0x8] ; /* 0x0000080009077984 */ /* 0x000e240000004800 */ /*02f0*/ FADD R7, R2, R7 ; /* 0x0000000702077221 */ /* 0x001fca0000000000 */ /*0300*/ STS [R9.X4], R7 ; /* 0x0000000709007388 */ /* 0x000fe80000004800 */ /*0310*/ LDS R4, [R9.X4+0x4] ; /* 0x0000040009047984 */ /* 0x000e240000004800 */ /*0320*/ FADD R4, R7, R4 ; /* 0x0000000407047221 */ /* 0x001fca0000000000 */ /*0330*/ STS [R9.X4], R4 ; /* 0x0000000409007388 */ /* 0x0001e40000004800 */ /*0340*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x001fea0003800000 */ /*0350*/ @P2 EXIT ; /* 0x000000000000294d */ /* 0x000fea0003800000 */ /*0360*/ LDS R5, [RZ] ; /* 0x00000000ff057984 */ /* 0x000e220000000800 */ /*0370*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fca0000000f00 */ /*0380*/ IMAD.WIDE.U32 R2, R8, R3, c[0x0][0x168] ; /* 0x00005a0008027625 */ /* 0x000fca00078e0003 */ /*0390*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*03a0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*03b0*/ BRA 0x3b0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*03c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0400*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0410*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0420*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0430*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0440*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0450*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0460*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0470*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
//xfail:TIMEOUT //--gridDim=64 --blockDim=128 --warp-sync=32 #include <hip/hip_runtime.h> #include "common.h" template <unsigned int blockSize, bool nIsPow2> __global__ void reduceMultiPass(const float *g_idata, float *g_odata, unsigned int n); template __global__ void reduceMultiPass<128, true>(const float *g_idata, float *g_odata, unsigned int n); template <unsigned int blockSize, bool nIsPow2> __global__ void reduceMultiPass(const float *g_idata, float *g_odata, unsigned int n) { reduceBlocks<blockSize, nIsPow2>(g_idata, g_odata, n); }
.text .file "kernel.hip" .section .text._Z30__device_stub__reduceMultiPassILj128ELb1EEvPKfPfj,"axG",@progbits,_Z30__device_stub__reduceMultiPassILj128ELb1EEvPKfPfj,comdat .weak _Z30__device_stub__reduceMultiPassILj128ELb1EEvPKfPfj # -- Begin function _Z30__device_stub__reduceMultiPassILj128ELb1EEvPKfPfj .type _Z30__device_stub__reduceMultiPassILj128ELb1EEvPKfPfj,@function _Z30__device_stub__reduceMultiPassILj128ELb1EEvPKfPfj: # @_Z30__device_stub__reduceMultiPassILj128ELb1EEvPKfPfj .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 12(%rsp), %rsi movl %edx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z15reduceMultiPassILj128ELb1EEvPKfPfj, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z30__device_stub__reduceMultiPassILj128ELb1EEvPKfPfj, .Lfunc_end0-_Z30__device_stub__reduceMultiPassILj128ELb1EEvPKfPfj .cfi_endproc # -- End function .text .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z15reduceMultiPassILj128ELb1EEvPKfPfj, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z15reduceMultiPassILj128ELb1EEvPKfPfj,@object # @_Z15reduceMultiPassILj128ELb1EEvPKfPfj .section .rodata,"a",@progbits .weak _Z15reduceMultiPassILj128ELb1EEvPKfPfj .p2align 3, 0x0 _Z15reduceMultiPassILj128ELb1EEvPKfPfj: .quad _Z30__device_stub__reduceMultiPassILj128ELb1EEvPKfPfj .size _Z15reduceMultiPassILj128ELb1EEvPKfPfj, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z15reduceMultiPassILj128ELb1EEvPKfPfj" .size .L__unnamed_1, 39 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z30__device_stub__reduceMultiPassILj128ELb1EEvPKfPfj .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z15reduceMultiPassILj128ELb1EEvPKfPfj .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .section .text._Z15reduceMultiPassILj128ELb1EEvPKfPfj,"axG",@progbits,_Z15reduceMultiPassILj128ELb1EEvPKfPfj,comdat .protected _Z15reduceMultiPassILj128ELb1EEvPKfPfj ; -- Begin function _Z15reduceMultiPassILj128ELb1EEvPKfPfj .globl _Z15reduceMultiPassILj128ELb1EEvPKfPfj .p2align 8 .type _Z15reduceMultiPassILj128ELb1EEvPKfPfj,@function _Z15reduceMultiPassILj128ELb1EEvPKfPfj: ; @_Z15reduceMultiPassILj128ELb1EEvPKfPfj ; %bb.0: s_clause 0x1 s_load_b32 s3, s[0:1], 0x10 s_load_b128 s[4:7], s[0:1], 0x0 s_mov_b32 s2, s15 v_mov_b32_e32 v3, 0 v_lshl_add_u32 v1, s2, 8, v0 s_mov_b32 s8, exec_lo s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_u32_e64 s3, v1 s_cbranch_execz .LBB0_4 ; %bb.1: ; %.lr.ph.i.preheader s_load_b32 s0, s[0:1], 0x18 v_dual_mov_b32 v2, 0 :: v_dual_mov_b32 v3, 0 s_waitcnt lgkmcnt(0) s_lshl_b32 s1, s0, 8 s_mov_b32 s0, 0 .LBB0_2: ; %.lr.ph.i ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_dual_mov_b32 v5, v2 :: v_dual_add_nc_u32 v4, 0x80, v1 v_lshlrev_b64 v[6:7], 2, v[1:2] v_add_nc_u32_e32 v1, s1, v1 v_lshlrev_b64 v[4:5], 2, v[4:5] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v6, vcc_lo, s4, v6 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v4, vcc_lo, s4, v4 v_add_co_ci_u32_e32 v5, vcc_lo, s5, v5, vcc_lo v_cmp_le_u32_e32 vcc_lo, s3, v1 s_clause 0x1 global_load_b32 v6, v[6:7], off global_load_b32 v4, v[4:5], off s_or_b32 s0, vcc_lo, s0 s_waitcnt vmcnt(1) v_add_f32_e32 v3, v3, v6 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_add_f32_e32 v3, v3, v4 s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_2 ; %bb.3: ; %Flow s_or_b32 exec_lo, exec_lo, s0 .LBB0_4: ; %Flow11 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_2) s_or_b32 exec_lo, exec_lo, s8 v_lshl_add_u32 v4, v0, 2, 0 s_mov_b64 s[0:1], src_shared_base v_lshlrev_b32_e32 v5, 2, v0 s_mov_b32 s0, exec_lo v_cmp_ne_u32_e32 vcc_lo, -1, v4 v_cndmask_b32_e32 v1, 0, v4, vcc_lo v_cndmask_b32_e64 v2, 0, s1, vcc_lo flat_store_b32 v[1:2], v3 dlc s_waitcnt_vscnt null, 0x0 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 64, v0 s_cbranch_execz .LBB0_6 ; %bb.5: v_add3_u32 v6, 0, v5, 0x100 s_delay_alu instid0(VALU_DEP_1) v_cmp_ne_u32_e32 vcc_lo, -1, v6 v_cndmask_b32_e32 v6, 0, v6, vcc_lo v_cndmask_b32_e64 v7, 0, s1, vcc_lo flat_load_b32 v6, v[6:7] glc dlc s_waitcnt vmcnt(0) lgkmcnt(0) v_add_f32_e32 v3, v3, v6 flat_store_b32 v[1:2], v3 dlc s_waitcnt_vscnt null, 0x0 .LBB0_6: s_or_b32 exec_lo, exec_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 32, v0 s_cbranch_execz .LBB0_8 ; %bb.7: v_add3_u32 v5, 0, v5, 0x80 s_mov_b64 s[4:5], src_shared_base s_delay_alu instid0(VALU_DEP_1) v_cmp_ne_u32_e32 vcc_lo, -1, v5 v_cndmask_b32_e32 v5, 0, v5, vcc_lo v_cndmask_b32_e64 v6, 0, s5, vcc_lo flat_load_b32 v6, v[5:6] glc dlc s_waitcnt vmcnt(0) v_add_nc_u32_e32 v5, 64, v4 s_delay_alu instid0(VALU_DEP_1) v_cmp_ne_u32_e32 vcc_lo, -1, v5 v_cndmask_b32_e32 v5, 0, v5, vcc_lo s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v3, v6 v_cndmask_b32_e64 v6, 0, s5, vcc_lo flat_store_b32 v[1:2], v3 dlc s_waitcnt_vscnt null, 0x0 flat_load_b32 v6, v[5:6] glc dlc s_waitcnt vmcnt(0) v_add_nc_u32_e32 v5, 32, v4 s_delay_alu instid0(VALU_DEP_1) v_cmp_ne_u32_e32 vcc_lo, -1, v5 v_cndmask_b32_e32 v5, 0, v5, vcc_lo s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v3, v6 v_cndmask_b32_e64 v6, 0, s5, vcc_lo flat_store_b32 v[1:2], v3 dlc s_waitcnt_vscnt null, 0x0 flat_load_b32 v6, v[5:6] glc dlc s_waitcnt vmcnt(0) v_add_nc_u32_e32 v5, 16, v4 s_delay_alu instid0(VALU_DEP_1) v_cmp_ne_u32_e32 vcc_lo, -1, v5 v_cndmask_b32_e32 v5, 0, v5, vcc_lo s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v3, v6 v_cndmask_b32_e64 v6, 0, s5, vcc_lo flat_store_b32 v[1:2], v3 dlc s_waitcnt_vscnt null, 0x0 flat_load_b32 v6, v[5:6] glc dlc s_waitcnt vmcnt(0) v_add_nc_u32_e32 v5, 8, v4 v_add_nc_u32_e32 v4, 4, v4 s_delay_alu instid0(VALU_DEP_2) v_cmp_ne_u32_e32 vcc_lo, -1, v5 v_cndmask_b32_e32 v5, 0, v5, vcc_lo s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v3, v6 v_cndmask_b32_e64 v6, 0, s5, vcc_lo v_cmp_ne_u32_e32 vcc_lo, -1, v4 flat_store_b32 v[1:2], v3 dlc s_waitcnt_vscnt null, 0x0 flat_load_b32 v5, v[5:6] glc dlc s_waitcnt vmcnt(0) lgkmcnt(0) v_add_f32_e32 v5, v3, v5 v_cndmask_b32_e32 v3, 0, v4, vcc_lo v_cndmask_b32_e64 v4, 0, s5, vcc_lo flat_store_b32 v[1:2], v5 dlc s_waitcnt_vscnt null, 0x0 flat_load_b32 v3, v[3:4] glc dlc s_waitcnt vmcnt(0) lgkmcnt(0) v_add_f32_e32 v3, v5, v3 flat_store_b32 v[1:2], v3 dlc s_waitcnt_vscnt null, 0x0 .LBB0_8: ; %_ZL11reduceBlockILj128EEvPVffj.exit.i s_or_b32 exec_lo, exec_lo, s0 s_mov_b32 s3, 0 s_mov_b32 s0, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB0_10 ; %bb.9: v_mov_b32_e32 v0, 0 s_lshl_b64 s[0:1], s[2:3], 2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s0, s6, s0 s_addc_u32 s1, s7, s1 ds_load_b32 v1, v0 s_waitcnt lgkmcnt(0) global_store_b32 v0, v1, s[0:1] .LBB0_10: ; %_ZL12reduceBlocksILj128ELb1EEvPKfPfj.exit s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z15reduceMultiPassILj128ELb1EEvPKfPfj .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 8 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._Z15reduceMultiPassILj128ELb1EEvPKfPfj,"axG",@progbits,_Z15reduceMultiPassILj128ELb1EEvPKfPfj,comdat .Lfunc_end0: .size _Z15reduceMultiPassILj128ELb1EEvPKfPfj, .Lfunc_end0-_Z15reduceMultiPassILj128ELb1EEvPKfPfj ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 796 ; NumSgprs: 18 ; NumVgprs: 8 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 8 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym sdata .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: by_value - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims - .offset: 144 .size: 4 .value_kind: hidden_dynamic_lds_size .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z15reduceMultiPassILj128ELb1EEvPKfPfj .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z15reduceMultiPassILj128ELb1EEvPKfPfj.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 8 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
fa5278648fecc804a24ce03c5af500b81763ac1e
/** * Copyright 1993-2012 NVIDIA Corporation. All rights reserved. * * Please refer to the NVIDIA end user license agreement (EULA) associated * with this source code for terms and conditions that govern your use of * this software. Any use, reproduction, disclosure, or distribution of * this software and related documentation outside the terms of the EULA * is strictly prohibited. */ #include <stdio.h> #include <stdlib.h> #include <cuda.h> /** * This macro checks return value of the CUDA runtime call and exits * the application if the call failed. * * See cuda.h for error code descriptions. */ #define CHECK_CUDA_RESULT(N) { \ CUresult result = N; \ if (result != 0) { \ printf("CUDA call on line %d returned error %d\n", __LINE__, \ result); \ exit(1); \ } } /*Thread - take in a number and square it*/ __global__ void square(float * d_in, float * d_out) { /*threadIdx is actually a C struct with three members * x, y, z - we only need x right now*/ int threadId = threadIdx.x; float data = d_in[threadId]; d_out[threadId] = data * data; } int main(int argc, char **argv) { const int ARRAY_SIZE = 64; const int ARRAY_BYTES = 64 * sizeof(float); /*Allocate CPU memory*/ float * h_in = (float *) malloc(ARRAY_BYTES); float * h_out = (float *) malloc(ARRAY_BYTES); /*Declare GPU pointers*/ float * d_in; float * d_out; for (int index = 0; index < ARRAY_SIZE; index++) { /*Fill in host array*/ h_in[index] = float(index); } /*Allocate memory on the GPU*/ cudaMalloc((void **) &d_in, ARRAY_BYTES); cudaMalloc((void **) &d_out, ARRAY_BYTES); /*Now memory is allocated and filled on CPU side, and allocated on GPU side * Next step is to copy the input array from the CPU to the GPU*/ cudaMemcpy(d_in, h_in, ARRAY_BYTES, cudaMemcpyHostToDevice); //Host is CPU, device is GPU /*Launch the GPU kernel * 1 block * ARRAY_SIZE threads in the block*/ square<<<1, ARRAY_SIZE>>>(d_in, d_out); /*the kernel call is blocking? * Anyways copy from d_out to h_out*/ cudaMemcpy(h_out, d_out, ARRAY_BYTES, cudaMemcpyDeviceToHost); /*On CPU, print results to ensure correctness*/ for (int index = 0; index < ARRAY_SIZE; index++) { printf("Num: %f \t Num Squared: %f\n", h_in[index], h_out[index]); } /*Never forget to free the memory when you are done*/ free(h_out); free(h_in); cudaFree(d_out); cudaFree(d_in); return 0; }
.file "tmpxft_0020a629_00000000-6_square.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z27__device_stub__Z6squarePfS_PfS_ .type _Z27__device_stub__Z6squarePfS_PfS_, @function _Z27__device_stub__Z6squarePfS_PfS_: .LFB2052: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movq %rsi, (%rsp) leaq 40(%rsp), %rdi leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z6squarePfS_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L2: movq 104(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z27__device_stub__Z6squarePfS_PfS_, .-_Z27__device_stub__Z6squarePfS_PfS_ .globl _Z6squarePfS_ .type _Z6squarePfS_, @function _Z6squarePfS_: .LFB2053: .cfi_startproc endbr64 jmp _Z27__device_stub__Z6squarePfS_PfS_ .cfi_endproc .LFE2053: .size _Z6squarePfS_, .-_Z6squarePfS_ .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "Num: %f \t Num Squared: %f\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 movl $256, %edi pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 subq $56, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax call malloc@PLT movl $256, %edi movq %rax, %rbx call malloc@PLT movq %rax, %rbp xorl %eax, %eax .L9: cvtsi2ssl %eax, %xmm0 movss %xmm0, (%rbx,%rax,4) incq %rax cmpq $64, %rax jne .L9 movq %rsp, %rdi movl $256, %esi call cudaMalloc@PLT leaq 8(%rsp), %rdi movl $256, %esi call cudaMalloc@PLT movq (%rsp), %rdi movl $1, %ecx movq %rbx, %rsi movl $256, %edx call cudaMemcpy@PLT movl $67108865, %edx xorl %r9d, %r9d xorl %r8d, %r8d salq $6, %rdx movl $1, %ecx movl $1, %esi movabsq $4294967297, %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L10 movq 8(%rsp), %rsi movq (%rsp), %rdi call _Z27__device_stub__Z6squarePfS_PfS_ .L10: movq 8(%rsp), %rsi movl $2, %ecx movq %rbp, %rdi xorl %r12d, %r12d movl $256, %edx leaq .LC0(%rip), %r13 call cudaMemcpy@PLT .L11: cvtss2sd (%rbx,%r12), %xmm0 movq %r13, %rsi cvtss2sd 0(%rbp,%r12), %xmm1 movl $2, %edi movb $2, %al addq $4, %r12 call __printf_chk@PLT cmpq $256, %r12 jne .L11 movq %rbp, %rdi call free@PLT movq %rbx, %rdi call free@PLT movq 8(%rsp), %rdi call cudaFree@PLT movq (%rsp), %rdi call cudaFree@PLT movq 40(%rsp), %rax subq %fs:40, %rax je .L12 call __stack_chk_fail@PLT .L12: addq $56, %rsp .cfi_def_cfa_offset 40 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC1: .string "_Z6squarePfS_" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC1(%rip), %rdx movq %rax, %rdi leaq _Z6squarePfS_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z6squarePfS_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000e220000002100 */ /*0020*/ MOV R5, 0x4 ; /* 0x0000000400057802 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0040*/ IMAD.WIDE R2, R4, R5, c[0x0][0x160] ; /* 0x0000580004027625 */ /* 0x001fcc00078e0205 */ /*0050*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea2000c1e1900 */ /*0060*/ IMAD.WIDE R4, R4, R5, c[0x0][0x168] ; /* 0x00005a0004047625 */ /* 0x000fe200078e0205 */ /*0070*/ FMUL R7, R2, R2 ; /* 0x0000000202077220 */ /* 0x004fca0000400000 */ /*0080*/ STG.E [R4.64], R7 ; /* 0x0000000704007986 */ /* 0x000fe2000c101904 */ /*0090*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00a0*/ BRA 0xa0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
/** * Copyright 1993-2012 NVIDIA Corporation. All rights reserved. * * Please refer to the NVIDIA end user license agreement (EULA) associated * with this source code for terms and conditions that govern your use of * this software. Any use, reproduction, disclosure, or distribution of * this software and related documentation outside the terms of the EULA * is strictly prohibited. */ #include <stdio.h> #include <stdlib.h> #include <hip/hip_runtime.h> /** * This macro checks return value of the CUDA runtime call and exits * the application if the call failed. * * See cuda.h for error code descriptions. */ #define CHECK_CUDA_RESULT(N) { \ hipError_t result = N; \ if (result != 0) { \ printf("CUDA call on line %d returned error %d\n", __LINE__, \ result); \ exit(1); \ } } /*Thread - take in a number and square it*/ __global__ void square(float * d_in, float * d_out) { /*threadIdx is actually a C struct with three members * x, y, z - we only need x right now*/ int threadId = threadIdx.x; float data = d_in[threadId]; d_out[threadId] = data * data; } int main(int argc, char **argv) { const int ARRAY_SIZE = 64; const int ARRAY_BYTES = 64 * sizeof(float); /*Allocate CPU memory*/ float * h_in = (float *) malloc(ARRAY_BYTES); float * h_out = (float *) malloc(ARRAY_BYTES); /*Declare GPU pointers*/ float * d_in; float * d_out; for (int index = 0; index < ARRAY_SIZE; index++) { /*Fill in host array*/ h_in[index] = float(index); } /*Allocate memory on the GPU*/ hipMalloc((void **) &d_in, ARRAY_BYTES); hipMalloc((void **) &d_out, ARRAY_BYTES); /*Now memory is allocated and filled on CPU side, and allocated on GPU side * Next step is to copy the input array from the CPU to the GPU*/ hipMemcpy(d_in, h_in, ARRAY_BYTES, hipMemcpyHostToDevice); //Host is CPU, device is GPU /*Launch the GPU kernel * 1 block * ARRAY_SIZE threads in the block*/ square<<<1, ARRAY_SIZE>>>(d_in, d_out); /*the kernel call is blocking? * Anyways copy from d_out to h_out*/ hipMemcpy(h_out, d_out, ARRAY_BYTES, hipMemcpyDeviceToHost); /*On CPU, print results to ensure correctness*/ for (int index = 0; index < ARRAY_SIZE; index++) { printf("Num: %f \t Num Squared: %f\n", h_in[index], h_out[index]); } /*Never forget to free the memory when you are done*/ free(h_out); free(h_in); hipFree(d_out); hipFree(d_in); return 0; }
.text .file "square.hip" .globl _Z21__device_stub__squarePfS_ # -- Begin function _Z21__device_stub__squarePfS_ .type _Z21__device_stub__squarePfS_,@function _Z21__device_stub__squarePfS_: # @_Z21__device_stub__squarePfS_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z6squarePfS_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z21__device_stub__squarePfS_, .Lfunc_end0-_Z21__device_stub__squarePfS_ .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 subq $16, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movl $256, %edi # imm = 0x100 callq malloc movq %rax, %rbx movl $256, %edi # imm = 0x100 callq malloc movq %rax, %r14 xorl %eax, %eax .LBB1_1: # =>This Inner Loop Header: Depth=1 xorps %xmm0, %xmm0 cvtsi2ss %eax, %xmm0 movss %xmm0, (%rbx,%rax,4) incq %rax cmpq $64, %rax jne .LBB1_1 # %bb.2: leaq 8(%rsp), %r15 movl $256, %esi # imm = 0x100 movq %r15, %rdi callq hipMalloc movq %rsp, %rdi movl $256, %esi # imm = 0x100 callq hipMalloc movq (%r15), %rdi movl $256, %edx # imm = 0x100 movq %rbx, %rsi movl $1, %ecx callq hipMemcpy movabsq $4294967297, %rdi # imm = 0x100000001 leaq 63(%rdi), %rdx movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_4 # %bb.3: movq 8(%rsp), %rdi movq (%rsp), %rsi callq _Z21__device_stub__squarePfS_ .LBB1_4: movq (%rsp), %rsi movl $256, %edx # imm = 0x100 movq %r14, %rdi movl $2, %ecx callq hipMemcpy xorl %r15d, %r15d .LBB1_5: # =>This Inner Loop Header: Depth=1 xorps %xmm0, %xmm0 cvtss2sd (%rbx,%r15,4), %xmm0 xorps %xmm1, %xmm1 cvtss2sd (%r14,%r15,4), %xmm1 movl $.L.str, %edi movb $2, %al callq printf incq %r15 cmpq $64, %r15 jne .LBB1_5 # %bb.6: movq %r14, %rdi callq free movq %rbx, %rdi callq free movq (%rsp), %rdi callq hipFree movq 8(%rsp), %rdi callq hipFree xorl %eax, %eax addq $16, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z6squarePfS_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z6squarePfS_,@object # @_Z6squarePfS_ .section .rodata,"a",@progbits .globl _Z6squarePfS_ .p2align 3, 0x0 _Z6squarePfS_: .quad _Z21__device_stub__squarePfS_ .size _Z6squarePfS_, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "Num: %f \t Num Squared: %f\n" .size .L.str, 27 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z6squarePfS_" .size .L__unnamed_1, 14 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z21__device_stub__squarePfS_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z6squarePfS_ .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z6squarePfS_ ; -- Begin function _Z6squarePfS_ .globl _Z6squarePfS_ .p2align 8 .type _Z6squarePfS_,@function _Z6squarePfS_: ; @_Z6squarePfS_ ; %bb.0: s_load_b128 s[0:3], s[0:1], 0x0 v_lshlrev_b32_e32 v0, 2, v0 s_waitcnt lgkmcnt(0) global_load_b32 v1, v0, s[0:1] s_waitcnt vmcnt(0) v_mul_f32_e32 v1, v1, v1 global_store_b32 v0, v1, s[2:3] s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z6squarePfS_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 16 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 2 .amdhsa_next_free_sgpr 4 .amdhsa_reserve_vcc 0 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z6squarePfS_, .Lfunc_end0-_Z6squarePfS_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 52 ; NumSgprs: 4 ; NumVgprs: 2 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 0 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 4 ; NumVGPRsForWavesPerEU: 2 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 16 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z6squarePfS_ .private_segment_fixed_size: 0 .sgpr_count: 4 .sgpr_spill_count: 0 .symbol: _Z6squarePfS_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 2 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
c4d7bfb630ef5add2a647e966f3930665abd46ff
#define THREAD_BLOCK_SIZE 512 #define NUM_BLOCKS 320 // Define the size of a tile /* This function uses a compare and swap technique to acquire a mutex/lock. */ __device__ void lock(int *mutex) { while(atomicCAS(mutex, 0, 1) != 0); } /* This function uses an atomic exchange operation to release the mutex/lock. */ __device__ void unlock(int *mutex) { atomicExch(mutex, 0); } __global__ void vector_dot_product_kernel_atomics(float *A, float *B, float *C, unsigned int num_elements,int *mutex) { __shared__ float sum_per_thread[THREAD_BLOCK_SIZE]; unsigned int thread_id = blockIdx.x * blockDim.x + threadIdx.x; // Obtain the index of the thread unsigned int stride = blockDim.x * gridDim.x; float sum = 0.0f; unsigned int i = thread_id; while(i < num_elements){ sum += A[i] * B[i]; i += stride; } sum_per_thread[threadIdx.x] = sum; // Copy sum to shared memory __syncthreads(); i = blockDim.x/2; while(i != 0){ if(threadIdx.x < i) sum_per_thread[threadIdx.x] += sum_per_thread[threadIdx.x + i]; __syncthreads(); i /= 2; } if(threadIdx.x == 0){ lock(mutex); *C += sum_per_thread[0]; unlock(mutex); } }
.file "tmpxft_00208d46_00000000-6_vector_dot_product_kernel.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2012: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2012: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z4lockPi .type _Z4lockPi, @function _Z4lockPi: .LFB2008: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE2008: .size _Z4lockPi, .-_Z4lockPi .globl _Z6unlockPi .type _Z6unlockPi, @function _Z6unlockPi: .LFB2154: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 pushq %rax .cfi_def_cfa_offset 16 call _Z4lockPi .cfi_endproc .LFE2154: .size _Z6unlockPi, .-_Z6unlockPi .globl _Z60__device_stub__Z33vector_dot_product_kernel_atomicsPfS_S_jPiPfS_S_jPi .type _Z60__device_stub__Z33vector_dot_product_kernel_atomicsPfS_S_jPiPfS_S_jPi, @function _Z60__device_stub__Z33vector_dot_product_kernel_atomicsPfS_S_jPiPfS_S_jPi: .LFB2034: .cfi_startproc endbr64 subq $168, %rsp .cfi_def_cfa_offset 176 movq %rdi, 40(%rsp) leaq 64(%rsp), %rdi movq %rsi, 32(%rsp) leaq 76(%rsp), %rsi movq %rdx, 24(%rsp) leaq 48(%rsp), %rdx movl %ecx, 20(%rsp) leaq 56(%rsp), %rcx movq %r8, 8(%rsp) movq %fs:40, %rax movq %rax, 152(%rsp) xorl %eax, %eax leaq 40(%rsp), %rax movl $1, 72(%rsp) movq %rax, 112(%rsp) leaq 32(%rsp), %rax movq %rax, 120(%rsp) leaq 24(%rsp), %rax movq %rax, 128(%rsp) leaq 20(%rsp), %rax movq %rax, 136(%rsp) leaq 8(%rsp), %rax movq %rax, 144(%rsp) movabsq $4294967297, %rax movq %rax, 64(%rsp) movq %rax, 76(%rsp) movl $1, 84(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L6 pushq 56(%rsp) .cfi_def_cfa_offset 184 leaq _Z33vector_dot_product_kernel_atomicsPfS_S_jPi(%rip), %rdi pushq 56(%rsp) .cfi_def_cfa_offset 192 movq 92(%rsp), %rcx movl 100(%rsp), %r8d movq 80(%rsp), %rsi movl 88(%rsp), %edx leaq 128(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 184 popq %rdx .cfi_def_cfa_offset 176 .L6: movq 152(%rsp), %rax subq %fs:40, %rax je .L8 call __stack_chk_fail@PLT .L8: addq $168, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2034: .size _Z60__device_stub__Z33vector_dot_product_kernel_atomicsPfS_S_jPiPfS_S_jPi, .-_Z60__device_stub__Z33vector_dot_product_kernel_atomicsPfS_S_jPiPfS_S_jPi .globl _Z33vector_dot_product_kernel_atomicsPfS_S_jPi .type _Z33vector_dot_product_kernel_atomicsPfS_S_jPi, @function _Z33vector_dot_product_kernel_atomicsPfS_S_jPi: .LFB2035: .cfi_startproc endbr64 jmp _Z60__device_stub__Z33vector_dot_product_kernel_atomicsPfS_S_jPiPfS_S_jPi .cfi_endproc .LFE2035: .size _Z33vector_dot_product_kernel_atomicsPfS_S_jPi, .-_Z33vector_dot_product_kernel_atomicsPfS_S_jPi .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z33vector_dot_product_kernel_atomicsPfS_S_jPi" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2037: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z33vector_dot_product_kernel_atomicsPfS_S_jPi(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2037: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z33vector_dot_product_kernel_atomicsPfS_S_jPi .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fe20000000a00 */ /*0030*/ BSSY B0, 0x150 ; /* 0x0000011000007945 */ /* 0x000fe20003800000 */ /*0040*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe200078e00ff */ /*0050*/ S2R R7, SR_TID.X ; /* 0x0000000000077919 */ /* 0x000e240000002100 */ /*0060*/ IMAD R0, R0, c[0x0][0x0], R7 ; /* 0x0000000000007a24 */ /* 0x001fca00078e0207 */ /*0070*/ ISETP.GE.U32.AND P0, PT, R0, c[0x0][0x178], PT ; /* 0x00005e0000007a0c */ /* 0x000fda0003f06070 */ /*0080*/ @P0 BRA 0x140 ; /* 0x000000b000000947 */ /* 0x000fea0003800000 */ /*0090*/ MOV R6, RZ ; /* 0x000000ff00067202 */ /* 0x000fe40000000f00 */ /*00a0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x4 ; /* 0x00000004ff057424 */ /* 0x000fc800078e00ff */ /*00b0*/ IMAD.WIDE.U32 R2, R0, R5, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fc800078e0005 */ /*00c0*/ IMAD.WIDE.U32 R4, R0, R5, c[0x0][0x168] ; /* 0x00005a0000047625 */ /* 0x000fe400078e0005 */ /*00d0*/ LDG.E R2, [R2.64] ; /* 0x0000000602027981 */ /* 0x000ea8000c1e1900 */ /*00e0*/ LDG.E R5, [R4.64] ; /* 0x0000000604057981 */ /* 0x000ea2000c1e1900 */ /*00f0*/ MOV R9, c[0x0][0x0] ; /* 0x0000000000097a02 */ /* 0x000fca0000000f00 */ /*0100*/ IMAD R0, R9, c[0x0][0xc], R0 ; /* 0x0000030009007a24 */ /* 0x000fca00078e0200 */ /*0110*/ ISETP.GE.U32.AND P0, PT, R0, c[0x0][0x178], PT ; /* 0x00005e0000007a0c */ /* 0x000fe20003f06070 */ /*0120*/ FFMA R6, R5, R2, R6 ; /* 0x0000000205067223 */ /* 0x004fd80000000006 */ /*0130*/ @!P0 BRA 0xa0 ; /* 0xffffff6000008947 */ /* 0x000fea000383ffff */ /*0140*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0150*/ ULDC UR4, c[0x0][0x0] ; /* 0x0000000000047ab9 */ /* 0x000fe20000000800 */ /*0160*/ STS [R7.X4], R6 ; /* 0x0000000607007388 */ /* 0x0001e20000004800 */ /*0170*/ USHF.R.U32.HI UR4, URZ, 0x1, UR4 ; /* 0x000000013f047899 */ /* 0x000fc60008011604 */ /*0180*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0190*/ ISETP.NE.AND P0, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f05270 */ /*01a0*/ ISETP.NE.AND P1, PT, RZ, UR4, PT ; /* 0x00000004ff007c0c */ /* 0x000fda000bf25270 */ /*01b0*/ @!P1 BRA 0x280 ; /* 0x000000c000009947 */ /* 0x000fea0003800000 */ /*01c0*/ IMAD.SHL.U32 R0, R7, 0x4, RZ ; /* 0x0000000407007824 */ /* 0x001fe200078e00ff */ /*01d0*/ MOV R3, UR4 ; /* 0x0000000400037c02 */ /* 0x000fc80008000f00 */ /*01e0*/ ISETP.GE.U32.AND P1, PT, R7, R3, PT ; /* 0x000000030700720c */ /* 0x000fda0003f26070 */ /*01f0*/ @!P1 IMAD R2, R3, 0x4, R0 ; /* 0x0000000403029824 */ /* 0x000fe200078e0200 */ /*0200*/ @!P1 LDS R4, [R7.X4] ; /* 0x0000000007049984 */ /* 0x000fe20000004800 */ /*0210*/ SHF.R.U32.HI R3, RZ, 0x1, R3 ; /* 0x00000001ff037819 */ /* 0x000fc60000011603 */ /*0220*/ @!P1 LDS R5, [R2] ; /* 0x0000000002059984 */ /* 0x000e240000000800 */ /*0230*/ @!P1 FADD R4, R4, R5 ; /* 0x0000000504049221 */ /* 0x001fca0000000000 */ /*0240*/ @!P1 STS [R7.X4], R4 ; /* 0x0000000407009388 */ /* 0x0001e80000004800 */ /*0250*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0260*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fda0003f25270 */ /*0270*/ @P1 BRA 0x1e0 ; /* 0xffffff6000001947 */ /* 0x001fea000383ffff */ /*0280*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x001fea0003800000 */ /*0290*/ BSSY B0, 0x330 ; /* 0x0000009000007945 */ /* 0x000fe20003800000 */ /*02a0*/ MOV R2, c[0x0][0x180] ; /* 0x0000600000027a02 */ /* 0x000fe20000000f00 */ /*02b0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x184] ; /* 0x00006100ff037624 */ /* 0x000fe200078e00ff */ /*02c0*/ MOV R5, 0x1 ; /* 0x0000000100057802 */ /* 0x000fe40000000f00 */ /*02d0*/ IMAD.MOV.U32 R4, RZ, RZ, RZ ; /* 0x000000ffff047224 */ /* 0x000fe200078e00ff */ /*02e0*/ YIELD ; /* 0x0000000000007946 */ /* 0x000fe80003800000 */ /*02f0*/ ATOMG.E.CAS.STRONG.GPU PT, R0, [R2], R4, R5 ; /* 0x00000004020073a9 */ /* 0x000ea400001ee105 */ /*0300*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*0310*/ @P0 BRA 0x2d0 ; /* 0xffffffb000000947 */ /* 0x000fea000383ffff */ /*0320*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0330*/ MOV R4, c[0x0][0x170] ; /* 0x00005c0000047a02 */ /* 0x000fe20000000f00 */ /*0340*/ LDS R0, [RZ] ; /* 0x00000000ff007984 */ /* 0x000e220000000800 */ /*0350*/ MOV R5, c[0x0][0x174] ; /* 0x00005d0000057a02 */ /* 0x000fca0000000f00 */ /*0360*/ LDG.E R7, [R4.64] ; /* 0x0000000604077981 */ /* 0x000e24000c1e1900 */ /*0370*/ FADD R7, R0, R7 ; /* 0x0000000700077221 */ /* 0x001fca0000000000 */ /*0380*/ STG.E [R4.64], R7 ; /* 0x0000000704007986 */ /* 0x000fe8000c101906 */ /*0390*/ ATOMG.E.EXCH.STRONG.GPU PT, RZ, [R2.64], RZ ; /* 0x000000ff02ff79a8 */ /* 0x000fe2000c1ee1c6 */ /*03a0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*03b0*/ BRA 0x3b0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*03c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0400*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0410*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0420*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0430*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0440*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0450*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0460*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0470*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #define THREAD_BLOCK_SIZE 512 #define NUM_BLOCKS 320 // Define the size of a tile /* This function uses a compare and swap technique to acquire a mutex/lock. */ __device__ void lock(int *mutex) { while(atomicCAS(mutex, 0, 1) != 0); } /* This function uses an atomic exchange operation to release the mutex/lock. */ __device__ void unlock(int *mutex) { atomicExch(mutex, 0); } __global__ void vector_dot_product_kernel_atomics(float *A, float *B, float *C, unsigned int num_elements,int *mutex) { __shared__ float sum_per_thread[THREAD_BLOCK_SIZE]; unsigned int thread_id = blockIdx.x * blockDim.x + threadIdx.x; // Obtain the index of the thread unsigned int stride = blockDim.x * gridDim.x; float sum = 0.0f; unsigned int i = thread_id; while(i < num_elements){ sum += A[i] * B[i]; i += stride; } sum_per_thread[threadIdx.x] = sum; // Copy sum to shared memory __syncthreads(); i = blockDim.x/2; while(i != 0){ if(threadIdx.x < i) sum_per_thread[threadIdx.x] += sum_per_thread[threadIdx.x + i]; __syncthreads(); i /= 2; } if(threadIdx.x == 0){ lock(mutex); *C += sum_per_thread[0]; unlock(mutex); } }
.text .file "vector_dot_product_kernel.hip" .globl _Z48__device_stub__vector_dot_product_kernel_atomicsPfS_S_jPi # -- Begin function _Z48__device_stub__vector_dot_product_kernel_atomicsPfS_S_jPi .type _Z48__device_stub__vector_dot_product_kernel_atomicsPfS_S_jPi,@function _Z48__device_stub__vector_dot_product_kernel_atomicsPfS_S_jPi: # @_Z48__device_stub__vector_dot_product_kernel_atomicsPfS_S_jPi .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $144, %rsp .cfi_def_cfa_offset 192 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 56(%rsp), %rax movq %rdi, (%rax) leaq 48(%rsp), %rdi movq %rsi, (%rdi) leaq 40(%rsp), %rsi movq %rdx, (%rsi) leaq 12(%rsp), %rdx movl %ecx, (%rdx) leaq 32(%rsp), %rcx movq %r8, (%rcx) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z33vector_dot_product_kernel_atomicsPfS_S_jPi, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $160, %rsp .cfi_adjust_cfa_offset -160 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z48__device_stub__vector_dot_product_kernel_atomicsPfS_S_jPi, .Lfunc_end0-_Z48__device_stub__vector_dot_product_kernel_atomicsPfS_S_jPi .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z33vector_dot_product_kernel_atomicsPfS_S_jPi, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z33vector_dot_product_kernel_atomicsPfS_S_jPi,@object # @_Z33vector_dot_product_kernel_atomicsPfS_S_jPi .section .rodata,"a",@progbits .globl _Z33vector_dot_product_kernel_atomicsPfS_S_jPi .p2align 3, 0x0 _Z33vector_dot_product_kernel_atomicsPfS_S_jPi: .quad _Z48__device_stub__vector_dot_product_kernel_atomicsPfS_S_jPi .size _Z33vector_dot_product_kernel_atomicsPfS_S_jPi, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z33vector_dot_product_kernel_atomicsPfS_S_jPi" .size .L__unnamed_1, 47 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z48__device_stub__vector_dot_product_kernel_atomicsPfS_S_jPi .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z33vector_dot_product_kernel_atomicsPfS_S_jPi .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z33vector_dot_product_kernel_atomicsPfS_S_jPi ; -- Begin function _Z33vector_dot_product_kernel_atomicsPfS_S_jPi .globl _Z33vector_dot_product_kernel_atomicsPfS_S_jPi .p2align 8 .type _Z33vector_dot_product_kernel_atomicsPfS_S_jPi,@function _Z33vector_dot_product_kernel_atomicsPfS_S_jPi: ; @_Z33vector_dot_product_kernel_atomicsPfS_S_jPi ; %bb.0: s_clause 0x3 s_load_b32 s10, s[0:1], 0x34 s_load_b32 s11, s[0:1], 0x18 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[2:3], s[0:1], 0x10 s_add_u32 s8, s0, 40 s_addc_u32 s9, s1, 0 v_mov_b32_e32 v3, 0 s_mov_b32 s12, exec_lo s_waitcnt lgkmcnt(0) s_and_b32 s10, s10, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s10, v[0:1] v_cmpx_gt_u32_e64 s11, v1 s_cbranch_execz .LBB0_4 ; %bb.1: ; %.lr.ph.preheader s_load_b32 s9, s[8:9], 0x0 v_mov_b32_e32 v2, 0 s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v3, v2 s_waitcnt lgkmcnt(0) s_mul_i32 s9, s9, s10 .LBB0_2: ; %.lr.ph ; =>This Inner Loop Header: Depth=1 v_lshlrev_b64 v[4:5], 2, v[1:2] v_add_nc_u32_e32 v1, s9, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, s4, v4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v5, vcc_lo v_add_co_u32 v4, vcc_lo, s6, v4 v_add_co_ci_u32_e32 v5, vcc_lo, s7, v5, vcc_lo v_cmp_le_u32_e32 vcc_lo, s11, v1 global_load_b32 v6, v[6:7], off global_load_b32 v4, v[4:5], off s_or_b32 s8, vcc_lo, s8 s_waitcnt vmcnt(0) v_fmac_f32_e32 v3, v6, v4 s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB0_2 ; %bb.3: ; %Flow44 s_or_b32 exec_lo, exec_lo, s8 .LBB0_4: ; %Flow45 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s12 v_lshlrev_b32_e32 v1, 2, v0 s_cmp_lt_u32 s10, 2 ds_store_b32 v1, v3 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_cbranch_scc1 .LBB0_8 .LBB0_5: ; %.lr.ph28 ; =>This Inner Loop Header: Depth=1 s_lshr_b32 s4, s10, 1 s_mov_b32 s5, exec_lo v_cmpx_gt_u32_e64 s4, v0 s_cbranch_execz .LBB0_7 ; %bb.6: ; in Loop: Header=BB0_5 Depth=1 v_lshl_add_u32 v2, s4, 2, v1 ds_load_b32 v2, v2 ds_load_b32 v3, v1 s_waitcnt lgkmcnt(0) v_add_f32_e32 v2, v2, v3 ds_store_b32 v1, v2 .LBB0_7: ; in Loop: Header=BB0_5 Depth=1 s_or_b32 exec_lo, exec_lo, s5 s_cmp_gt_u32 s10, 3 s_mov_b32 s10, s4 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_cbranch_scc1 .LBB0_5 .LBB0_8: ; %._crit_edge29 s_mov_b32 s4, 0 s_mov_b32 s5, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB0_12 ; %bb.9: ; %.preheader.preheader s_load_b64 s[0:1], s[0:1], 0x20 v_dual_mov_b32 v0, 1 :: v_dual_mov_b32 v1, 0 .LBB0_10: ; %.preheader ; =>This Inner Loop Header: Depth=1 s_waitcnt lgkmcnt(0) global_atomic_cmpswap_b32 v2, v1, v[0:1], s[0:1] glc s_waitcnt vmcnt(0) v_cmp_eq_u32_e32 vcc_lo, 0, v2 s_or_b32 s4, vcc_lo, s4 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s4 s_cbranch_execnz .LBB0_10 ; %bb.11: ; %_Z4lockPi.exit s_or_b32 exec_lo, exec_lo, s4 v_mov_b32_e32 v0, 0 global_load_b32 v1, v0, s[2:3] ds_load_b32 v2, v0 s_waitcnt vmcnt(0) lgkmcnt(0) v_add_f32_e32 v1, v2, v1 global_store_b32 v0, v1, s[2:3] global_atomic_swap_b32 v0, v0, s[0:1] .LBB0_12: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z33vector_dot_product_kernel_atomicsPfS_S_jPi .amdhsa_group_segment_fixed_size 2048 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 296 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 8 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z33vector_dot_product_kernel_atomicsPfS_S_jPi, .Lfunc_end0-_Z33vector_dot_product_kernel_atomicsPfS_S_jPi ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 468 ; NumSgprs: 18 ; NumVgprs: 8 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 2048 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 8 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .address_space: global .offset: 32 .size: 8 .value_kind: global_buffer - .offset: 40 .size: 4 .value_kind: hidden_block_count_x - .offset: 44 .size: 4 .value_kind: hidden_block_count_y - .offset: 48 .size: 4 .value_kind: hidden_block_count_z - .offset: 52 .size: 2 .value_kind: hidden_group_size_x - .offset: 54 .size: 2 .value_kind: hidden_group_size_y - .offset: 56 .size: 2 .value_kind: hidden_group_size_z - .offset: 58 .size: 2 .value_kind: hidden_remainder_x - .offset: 60 .size: 2 .value_kind: hidden_remainder_y - .offset: 62 .size: 2 .value_kind: hidden_remainder_z - .offset: 80 .size: 8 .value_kind: hidden_global_offset_x - .offset: 88 .size: 8 .value_kind: hidden_global_offset_y - .offset: 96 .size: 8 .value_kind: hidden_global_offset_z - .offset: 104 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 2048 .kernarg_segment_align: 8 .kernarg_segment_size: 296 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z33vector_dot_product_kernel_atomicsPfS_S_jPi .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z33vector_dot_product_kernel_atomicsPfS_S_jPi.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 8 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
e596a3e5c926ed0b41ff4ea9be223779bb0087b6
#include <stdio.h> // __device__ float lerp1d(int a, int b, float w) // { // if(b>a){ // return a + w*(b-a); // } // else{ // return b + w*(a-b); // } // } __device__ double lerp1d(int a, int b, float w) { return fma(w, (float)b, fma(-w,(float)a,(float)a)); } __device__ double lerp2d(int f00, int f01, int f10, int f11, float centroid_h, float centroid_w ) { centroid_w = (1 + lroundf(centroid_w) - centroid_w)/2; centroid_h = (1 + lroundf(centroid_h) - centroid_h)/2; double r0, r1, r; r0 = lerp1d(f00,f01,centroid_w); r1 = lerp1d(f10,f11,centroid_w); r = lerp1d(r0, r1, centroid_h); //+ 0.00001 // printf("%f, %f | %f, %f | %f | %d, %d, %d, %d \n", centroid_h , centroid_w, r0, r1, r, f00, f01, f10, f11); return r; } __global__ void GPU_validation(void) { printf("GPU has been activated \n"); } __global__ void cuRESIZE(unsigned char* src_img, unsigned char* dst_img, const int src_h, const int src_w, const int dst_h, const int dst_w, const float scale_h, const float scale_w) { /* Input: src_img - NHWC channel C, default = 3 Output: dst_img - NHWC */ // int const N = gridDim.y; // batch size int const n = blockIdx.y; // batch number int const C = gridDim.z; // channel int const c = blockIdx.z; // channel number long idx = n * blockDim.x * gridDim.x * C + threadIdx.x * gridDim.x * C + blockIdx.x * C + c; // some overhead threads in each image process // when thread idx in one image exceed one image size return; if (idx%(blockDim.x * gridDim.x * C) >= dst_h* dst_w * C){return;} /* Now implementation : ( (1024 * int(DST_SIZE/3/1024)+1) - (src_h * src_w) )* N = overhead * N times to do: put the batch into gridDim.x dim3 dimGrid(int(DST_SIZE*batch/3/1024)+1,1,3); */ int H = dst_h; int W = dst_w; int img_coor = idx % (dst_h*dst_w*C); //coordinate of one image, not idx of batch image int h = img_coor / (W*C); // dst idx int w = img_coor % (W*C)/C; // dst idx float centroid_h, centroid_w; centroid_h = scale_h * (h + 0.5); // h w c -> x, y, z : 1080 , 1920 , 3 centroid_w = scale_w * (w + 0.5); // // unsigned long = 4,294,967,295 , up to (1080p,RGB)*600 imgs long f00,f01,f10,f11; int src_h_idx = lroundf(centroid_h)-1; int src_w_idx = lroundf(centroid_w)-1; if (src_h_idx<0){src_h_idx=0;} if (src_w_idx<0){src_w_idx=0;} // printf("h:%d w:%d\n",src_h_idx,src_w_idx); // printf("src_h_idx:%d , h: %d | src_w_idx:%d , w: %d\n",src_h_idx,h,src_w_idx,w); // idx = NHWC = n*(HWC) + h*(WC) + w*C + c; f00 = n * src_h * src_w * C + src_h_idx * src_w * C + src_w_idx * C + c; f01 = n * src_h * src_w * C + src_h_idx * src_w * C + (src_w_idx+1) * C + c; f10 = n * src_h * src_w * C + (src_h_idx+1) * src_w * C + src_w_idx * C + c; f11 = n * src_h * src_w * C + (src_h_idx+1) * src_w * C + (src_w_idx+1) * C + c; int rs; if (int(f10/ (src_h * src_w * C)) > n ){ centroid_w = (1 + lroundf(centroid_w) - centroid_w)/2; rs = lroundf(lerp1d(f00,f01,centroid_w)); }else{ rs = lroundf(lerp2d(src_img[f00], src_img[f01], src_img[f10], src_img[f11], centroid_h, centroid_w)); } long dst_idx = n * (H * W * C) + h * (W * C) + w * C + c; dst_img[dst_idx] = (unsigned char)rs; } int main(){ int SRC_HEIGHT = 20; int SRC_WIDTH = 20; int SRC_SIZE = SRC_HEIGHT * SRC_WIDTH * 3; int DST_HEIGHT = 40; int DST_WIDTH = 40; int DST_SIZE = DST_HEIGHT * DST_WIDTH * 3; int batch = 1; // cudaStream_t stream1, stream2, stream3, stream4 ; cudaStream_t stream1; cudaStreamCreate ( &stream1) ; dim3 dimBlock(1024, 1,1); // maximum threads: 1024 dim3 dimGrid(int(DST_SIZE/3/1024)+1,batch,3); unsigned char host_src[SRC_SIZE]; // unsigned char host_dst[1108992]; unsigned char host_dst[DST_SIZE]; // init src image for(int i = 0; i < SRC_SIZE; i++){ host_src[i] = i+1; // host_src[i] = (i%3); } float scale_h = (float)SRC_HEIGHT / DST_HEIGHT; float scale_w = (float)SRC_WIDTH / DST_WIDTH; unsigned char *device_src, *device_dst; cudaMalloc((unsigned char **)&device_src, SRC_SIZE* sizeof(unsigned char)); cudaMalloc((unsigned char **)&device_dst, DST_SIZE* sizeof(unsigned char)); cudaMemcpy(device_src , host_src , SRC_SIZE * sizeof(unsigned char), cudaMemcpyHostToDevice); GPU_validation<<<1,1>>>(); cudaDeviceSynchronize(); cuRESIZE<<<dimGrid, dimBlock, 0, stream1>>>(device_src, device_dst, SRC_HEIGHT, SRC_WIDTH, DST_HEIGHT, DST_WIDTH, scale_h, scale_w); cudaDeviceSynchronize(); // for(int i = 0; i<10; i++){ // tester<<<dimGrid, dimBlock>>>(device_src, device_dst, // SRC_HEIGHT, SRC_WIDTH, // scale_h, scale_w); // cudaDeviceSynchronize(); // } cudaMemcpy(host_dst, device_dst, DST_SIZE * sizeof(unsigned char), cudaMemcpyDeviceToHost); // DEBUG : print first image in batch , first 30 pixel in 3 channels. // for(int i = 0; i < 30*3; i+=3){ // NHWC // printf("%d\n",host_src[i]); // } printf("============================\n"); for(int c = 0; c<3*DST_HEIGHT*DST_WIDTH ; c+=DST_HEIGHT*DST_WIDTH){ // if NCHW for(int i = 0 ; i < 30; i++){ printf("%d %d %d\n", c+i, i, host_dst[c+i]); } printf("------------------------------\n"); } // print first 30 elements from each chanel // for(int c = 0; c<3; c++){ // NHWC // for(int i = 0 ; i < 30; i++){ // int idx = i*3 +c; // printf("%d %d %d\n", c+i*3, i, host_dst[idx]); // } // printf("------------------------------\n"); // } // int count_0=0; // int count_1=0; // int count_2=0; // for(int idx = 0; idx<sizeof(host_dst)/sizeof(unsigned char); idx++){ // NHWC // printf("%d %d\n", idx, host_dst[idx]); // if (host_dst[idx]==0){count_0++;} // if (host_dst[idx]==1){count_1++;} // if (host_dst[idx]==2){count_2++;} // } // printf("%d, %d, %d\n",count_0,count_1,count_2); // printf("%ld \n",sizeof(host_dst)/sizeof(unsigned char)); cudaFree(device_src); cudaFree(device_dst); return 0; } // clear && nvcc resize_free.cu -o resize_free.o && ./resize_free.o
.file "tmpxft_0036e23a_00000000-6_resize_free.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2032: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2032: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z6lerp1diif .type _Z6lerp1diif, @function _Z6lerp1diif: .LFB2027: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE2027: .size _Z6lerp1diif, .-_Z6lerp1diif .globl _Z6lerp2diiiiff .type _Z6lerp2diiiiff, @function _Z6lerp2diiiiff: .LFB2028: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE2028: .size _Z6lerp2diiiiff, .-_Z6lerp2diiiiff .globl _Z33__device_stub__Z14GPU_validationvv .type _Z33__device_stub__Z14GPU_validationvv, @function _Z33__device_stub__Z14GPU_validationvv: .LFB2054: .cfi_startproc endbr64 subq $88, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 72(%rsp) movabsq $4294967297, %rax leaq 8(%rsp), %rcx movq %rsp, %rdx leaq 28(%rsp), %rsi leaq 16(%rsp), %rdi movl $1, 24(%rsp) movl $1, 36(%rsp) movq %rax, 16(%rsp) movq %rax, 28(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L6 pushq 8(%rsp) .cfi_def_cfa_offset 104 leaq _Z14GPU_validationv(%rip), %rdi pushq 8(%rsp) .cfi_def_cfa_offset 112 movq 44(%rsp), %rcx movl 52(%rsp), %r8d movq 32(%rsp), %rsi movl 40(%rsp), %edx leaq 80(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 104 popq %rdx .cfi_def_cfa_offset 96 .L6: movq 72(%rsp), %rax subq %fs:40, %rax je .L8 call __stack_chk_fail@PLT .L8: addq $88, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2054: .size _Z33__device_stub__Z14GPU_validationvv, .-_Z33__device_stub__Z14GPU_validationvv .globl _Z14GPU_validationv .type _Z14GPU_validationv, @function _Z14GPU_validationv: .LFB2055: .cfi_startproc endbr64 jmp _Z33__device_stub__Z14GPU_validationvv .cfi_endproc .LFE2055: .size _Z14GPU_validationv, .-_Z14GPU_validationv .globl _Z35__device_stub__Z8cuRESIZEPhS_iiiiffPhS_iiiiff .type _Z35__device_stub__Z8cuRESIZEPhS_iiiiffPhS_iiiiff, @function _Z35__device_stub__Z8cuRESIZEPhS_iiiiffPhS_iiiiff: .LFB2056: .cfi_startproc endbr64 subq $200, %rsp .cfi_def_cfa_offset 208 movq %rdi, 40(%rsp) leaq 72(%rsp), %rdi movq %rsi, 32(%rsp) leaq 84(%rsp), %rsi movl %edx, 28(%rsp) leaq 56(%rsp), %rdx movl %ecx, 24(%rsp) leaq 64(%rsp), %rcx movl %r8d, 20(%rsp) movl %r9d, 16(%rsp) movss %xmm0, 12(%rsp) movss %xmm1, 8(%rsp) movq %fs:40, %rax movq %rax, 184(%rsp) xorl %eax, %eax leaq 40(%rsp), %rax movl $1, 80(%rsp) movq %rax, 120(%rsp) leaq 32(%rsp), %rax movq %rax, 128(%rsp) leaq 28(%rsp), %rax movq %rax, 136(%rsp) leaq 24(%rsp), %rax movq %rax, 144(%rsp) leaq 20(%rsp), %rax movq %rax, 152(%rsp) leaq 16(%rsp), %rax movq %rax, 160(%rsp) leaq 12(%rsp), %rax movq %rax, 168(%rsp) leaq 8(%rsp), %rax movq %rax, 176(%rsp) movabsq $4294967297, %rax movq %rax, 72(%rsp) movq %rax, 84(%rsp) movl $1, 92(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L12 pushq 64(%rsp) .cfi_def_cfa_offset 216 leaq _Z8cuRESIZEPhS_iiiiff(%rip), %rdi pushq 64(%rsp) .cfi_def_cfa_offset 224 movq 100(%rsp), %rcx movl 108(%rsp), %r8d movq 88(%rsp), %rsi movl 96(%rsp), %edx leaq 136(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 216 popq %rdx .cfi_def_cfa_offset 208 .L12: movq 184(%rsp), %rax subq %fs:40, %rax je .L14 call __stack_chk_fail@PLT .L14: addq $200, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2056: .size _Z35__device_stub__Z8cuRESIZEPhS_iiiiffPhS_iiiiff, .-_Z35__device_stub__Z8cuRESIZEPhS_iiiiffPhS_iiiiff .globl _Z8cuRESIZEPhS_iiiiff .type _Z8cuRESIZEPhS_iiiiff, @function _Z8cuRESIZEPhS_iiiiff: .LFB2057: .cfi_startproc endbr64 jmp _Z35__device_stub__Z8cuRESIZEPhS_iiiiffPhS_iiiiff .cfi_endproc .LFE2057: .size _Z8cuRESIZEPhS_iiiiff, .-_Z8cuRESIZEPhS_iiiiff .section .rodata.str1.1,"aMS",@progbits,1 .LC1: .string "============================\n" .LC2: .string "%d %d %d\n" .LC3: .string "------------------------------\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2029: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movq %rsp, %rbp .cfi_def_cfa_register 6 pushq %r14 pushq %r13 leaq -112(%rbp), %rdi pushq %r12 pushq %rbx subq $80, %rsp .cfi_offset 14, -24 .cfi_offset 13, -32 .cfi_offset 12, -40 .cfi_offset 3, -48 movq %fs:40, %rax movq %rax, -40(%rbp) xorl %eax, %eax call cudaStreamCreate@PLT movl $4194305, %eax movl $1, -80(%rbp) salq $10, %rax movl $3, -68(%rbp) movq %rax, -88(%rbp) subq $1022, %rax movq %rax, -76(%rbp) movq %rsp, %rax .L18: cmpq %rax, %rsp je .L19 subq $4096, %rsp orq $0, 4088(%rsp) jmp .L18 .L19: subq $1200, %rsp orq $0, 1192(%rsp) movq %rsp, %rbx leaq -4096(%rsp), %rax .L21: cmpq %rax, %rsp je .L22 subq $4096, %rsp orq $0, 4088(%rsp) jmp .L21 .L22: subq $704, %rsp orq $0, 696(%rsp) movl $1, %eax movq %rsp, %r12 .L24: movb %al, -1(%rbx,%rax) incq %rax cmpq $1201, %rax jne .L24 leaq -104(%rbp), %rdi movl $1200, %esi call cudaMalloc@PLT leaq -96(%rbp), %rdi movl $4800, %esi call cudaMalloc@PLT movq -104(%rbp), %rdi movl $1, %ecx movq %rbx, %rsi movl $1200, %edx call cudaMemcpy@PLT xorl %r9d, %r9d xorl %r8d, %r8d movl $1, %ecx movabsq $4294967297, %rdi movl $1, %esi movq %rdi, %rdx call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L25 call _Z33__device_stub__Z14GPU_validationvv .L25: call cudaDeviceSynchronize@PLT movl -80(%rbp), %ecx movq -112(%rbp), %r9 xorl %r8d, %r8d movq -88(%rbp), %rdx movq -76(%rbp), %rdi movl -68(%rbp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L26 movq -96(%rbp), %rsi movq -104(%rbp), %rdi movl $40, %r9d movl $40, %r8d movss .LC0(%rip), %xmm1 movl $20, %ecx movl $20, %edx movaps %xmm1, %xmm0 call _Z35__device_stub__Z8cuRESIZEPhS_iiiiffPhS_iiiiff .L26: call cudaDeviceSynchronize@PLT movq -96(%rbp), %rsi movq %r12, %rdi xorl %r13d, %r13d movl $2, %ecx movl $4800, %edx leaq .LC2(%rip), %r14 call cudaMemcpy@PLT leaq .LC1(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L27: xorl %ebx, %ebx .L28: movzbl (%r12,%rbx), %r8d leal 0(%r13,%rbx), %edx movl %ebx, %ecx movq %r14, %rsi movl $2, %edi xorl %eax, %eax incq %rbx call __printf_chk@PLT cmpq $30, %rbx jne .L28 leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax addl $1600, %r13d call __printf_chk@PLT addq $1600, %r12 cmpl $4800, %r13d jne .L27 movq -104(%rbp), %rdi call cudaFree@PLT movq -96(%rbp), %rdi call cudaFree@PLT movq -40(%rbp), %rax subq %fs:40, %rax je .L30 call __stack_chk_fail@PLT .L30: leaq -32(%rbp), %rsp xorl %eax, %eax popq %rbx popq %r12 popq %r13 popq %r14 popq %rbp .cfi_def_cfa 7, 8 ret .cfi_endproc .LFE2029: .size main, .-main .section .rodata.str1.1 .LC4: .string "_Z8cuRESIZEPhS_iiiiff" .LC5: .string "_Z14GPU_validationv" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2059: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC4(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z8cuRESIZEPhS_iiiiff(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC5(%rip), %rdx orl $-1, %r8d leaq _Z14GPU_validationv(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2059: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC0: .long 1056964608 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z8cuRESIZEPhS_iiiiff .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ ULDC UR4, c[0x0][0x0] ; /* 0x0000000000047ab9 */ /* 0x000fe20000000800 */ /*0020*/ S2R R0, SR_CTAID.Y ; /* 0x0000000000007919 */ /* 0x000e220000002600 */ /*0030*/ ULDC UR5, c[0x0][0xc] ; /* 0x0000030000057ab9 */ /* 0x000fe40000000800 */ /*0040*/ UIMAD UR4, UR4, UR5, URZ ; /* 0x00000005040472a4 */ /* 0x000fe2000f8e023f */ /*0050*/ S2R R7, SR_TID.X ; /* 0x0000000000077919 */ /* 0x000e220000002100 */ /*0060*/ ULDC.64 UR6, c[0x0][0x178] ; /* 0x00005e0000067ab9 */ /* 0x000fe40000000a00 */ /*0070*/ ULDC UR5, c[0x0][0x14] ; /* 0x0000050000057ab9 */ /* 0x000fe20000000800 */ /*0080*/ S2R R9, SR_CTAID.X ; /* 0x0000000000097919 */ /* 0x000e620000002500 */ /*0090*/ UIMAD UR4, UR4, UR5, URZ ; /* 0x00000005040472a4 */ /* 0x000fc4000f8e023f */ /*00a0*/ UIMAD UR5, UR5, UR6, URZ ; /* 0x00000006050572a4 */ /* 0x000fe2000f8e023f */ /*00b0*/ S2R R3, SR_CTAID.Z ; /* 0x0000000000037919 */ /* 0x000ea60000002700 */ /*00c0*/ IMAD R11, RZ, RZ, -UR4 ; /* 0x80000004ff0b7e24 */ /* 0x000fe2000f8e02ff */ /*00d0*/ ISETP.NE.U32.AND P1, PT, RZ, UR4, PT ; /* 0x00000004ff007c0c */ /* 0x000fe2000bf25070 */ /*00e0*/ UIMAD UR6, UR5, UR7, URZ ; /* 0x00000007050672a4 */ /* 0x000fe2000f8e023f */ /*00f0*/ I2F.U32.RP R6, UR4 ; /* 0x0000000400067d06 */ /* 0x000ee60008209000 */ /*0100*/ USHF.R.S32.HI UR7, URZ, 0x1f, UR6 ; /* 0x0000001f3f077899 */ /* 0x000fe20008011406 */ /*0110*/ IMAD R2, R0, c[0x0][0x0], R7 ; /* 0x0000000000027a24 */ /* 0x001fc800078e0207 */ /*0120*/ IMAD R2, R2, c[0x0][0xc], R9 ; /* 0x0000030002027a24 */ /* 0x002fe200078e0209 */ /*0130*/ MUFU.RCP R6, R6 ; /* 0x0000000600067308 */ /* 0x008e260000001000 */ /*0140*/ IMAD R2, R2, c[0x0][0x14], R3 ; /* 0x0000050002027a24 */ /* 0x004fe200078e0203 */ /*0150*/ IADD3 R4, R6, 0xffffffe, RZ ; /* 0x0ffffffe06047810 */ /* 0x001fc80007ffe0ff */ /*0160*/ F2I.FTZ.U32.TRUNC.NTZ R5, R4 ; /* 0x0000000400057305 */ /* 0x000064000021f000 */ /*0170*/ IMAD.MOV.U32 R4, RZ, RZ, RZ ; /* 0x000000ffff047224 */ /* 0x001fe400078e00ff */ /*0180*/ IMAD R7, R11, R5, RZ ; /* 0x000000050b077224 */ /* 0x002fc800078e02ff */ /*0190*/ IMAD.HI.U32 R5, R5, R7, R4 ; /* 0x0000000705057227 */ /* 0x000fcc00078e0004 */ /*01a0*/ IMAD.HI.U32 R5, R5, R2, RZ ; /* 0x0000000205057227 */ /* 0x000fc800078e00ff */ /*01b0*/ IMAD.MOV R5, RZ, RZ, -R5 ; /* 0x000000ffff057224 */ /* 0x000fc800078e0a05 */ /*01c0*/ IMAD R4, R5, UR4, R2 ; /* 0x0000000405047c24 */ /* 0x000fca000f8e0202 */ /*01d0*/ ISETP.GE.U32.AND P0, PT, R4, UR4, PT ; /* 0x0000000404007c0c */ /* 0x000fda000bf06070 */ /*01e0*/ @P0 IADD3 R4, R4, -UR4, RZ ; /* 0x8000000404040c10 */ /* 0x000fc8000fffe0ff */ /*01f0*/ ISETP.GE.U32.AND P0, PT, R4, UR4, PT ; /* 0x0000000404007c0c */ /* 0x000fda000bf06070 */ /*0200*/ @P0 IADD3 R4, R4, -UR4, RZ ; /* 0x8000000404040c10 */ /* 0x000fe4000fffe0ff */ /*0210*/ @!P1 LOP3.LUT R4, RZ, UR4, RZ, 0x33, !PT ; /* 0x00000004ff049c12 */ /* 0x000fc8000f8e33ff */ /*0220*/ ISETP.GE.U32.AND P0, PT, R4, UR6, PT ; /* 0x0000000604007c0c */ /* 0x000fc8000bf06070 */ /*0230*/ ISETP.GE.AND.EX P0, PT, RZ, UR7, PT, P0 ; /* 0x00000007ff007c0c */ /* 0x000fda000bf06300 */ /*0240*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0250*/ ISETP.NE.U32.AND P0, PT, RZ, UR7, PT ; /* 0x00000007ff007c0c */ /* 0x000fda000bf05070 */ /*0260*/ @!P0 BRA 0x2a0 ; /* 0x0000003000008947 */ /* 0x000fea0003800000 */ /*0270*/ MOV R4, 0x290 ; /* 0x0000029000047802 */ /* 0x000fe40000000f00 */ /*0280*/ CALL.REL.NOINC 0x1ef0 ; /* 0x00001c6000007944 */ /* 0x000fea0003c00000 */ /*0290*/ BRA 0x3b0 ; /* 0x0000011000007947 */ /* 0x000fea0003800000 */ /*02a0*/ I2F.U32.RP R6, UR6 ; /* 0x0000000600067d06 */ /* 0x000e220008209000 */ /*02b0*/ IMAD R7, RZ, RZ, -UR6 ; /* 0x80000006ff077e24 */ /* 0x000fe2000f8e02ff */ /*02c0*/ ISETP.NE.U32.AND P1, PT, RZ, UR6, PT ; /* 0x00000006ff007c0c */ /* 0x000fcc000bf25070 */ /*02d0*/ MUFU.RCP R6, R6 ; /* 0x0000000600067308 */ /* 0x001e240000001000 */ /*02e0*/ IADD3 R4, R6, 0xffffffe, RZ ; /* 0x0ffffffe06047810 */ /* 0x001fcc0007ffe0ff */ /*02f0*/ F2I.FTZ.U32.TRUNC.NTZ R5, R4 ; /* 0x0000000400057305 */ /* 0x000064000021f000 */ /*0300*/ IMAD.MOV.U32 R4, RZ, RZ, RZ ; /* 0x000000ffff047224 */ /* 0x001fe400078e00ff */ /*0310*/ IMAD R7, R7, R5, RZ ; /* 0x0000000507077224 */ /* 0x002fc800078e02ff */ /*0320*/ IMAD.HI.U32 R5, R5, R7, R4 ; /* 0x0000000705057227 */ /* 0x000fcc00078e0004 */ /*0330*/ IMAD.HI.U32 R5, R5, R2, RZ ; /* 0x0000000205057227 */ /* 0x000fc800078e00ff */ /*0340*/ IMAD.MOV R5, RZ, RZ, -R5 ; /* 0x000000ffff057224 */ /* 0x000fc800078e0a05 */ /*0350*/ IMAD R9, R5, UR6, R2 ; /* 0x0000000605097c24 */ /* 0x000fca000f8e0202 */ /*0360*/ ISETP.GE.U32.AND P0, PT, R9, UR6, PT ; /* 0x0000000609007c0c */ /* 0x000fda000bf06070 */ /*0370*/ @P0 IADD3 R9, R9, -UR6, RZ ; /* 0x8000000609090c10 */ /* 0x000fc8000fffe0ff */ /*0380*/ ISETP.GE.U32.AND P0, PT, R9, UR6, PT ; /* 0x0000000609007c0c */ /* 0x000fda000bf06070 */ /*0390*/ @P0 IADD3 R9, R9, -UR6, RZ ; /* 0x8000000609090c10 */ /* 0x000fe4000fffe0ff */ /*03a0*/ @!P1 LOP3.LUT R9, RZ, UR6, RZ, 0x33, !PT ; /* 0x00000006ff099c12 */ /* 0x000fe4000f8e33ff */ /*03b0*/ IMAD.MOV.U32 R11, RZ, RZ, c[0x0][0x14] ; /* 0x00000500ff0b7624 */ /* 0x000fe200078e00ff */ /*03c0*/ BSSY B0, 0x990 ; /* 0x000005c000007945 */ /* 0x000fe20003800000 */ /*03d0*/ IMAD.MOV.U32 R10, RZ, RZ, -0x1 ; /* 0xffffffffff0a7424 */ /* 0x000fe400078e00ff */ /*03e0*/ IMAD R2, R11, c[0x0][0x17c], RZ ; /* 0x00005f000b027a24 */ /* 0x000fca00078e02ff */ /*03f0*/ IABS R7, R2 ; /* 0x0000000200077213 */ /* 0x000fc80000000000 */ /*0400*/ I2F.RP R6, R7 ; /* 0x0000000700067306 */ /* 0x000e300000209400 */ /*0410*/ MUFU.RCP R6, R6 ; /* 0x0000000600067308 */ /* 0x001e240000001000 */ /*0420*/ IADD3 R4, R6, 0xffffffe, RZ ; /* 0x0ffffffe06047810 */ /* 0x001fc40007ffe0ff */ /*0430*/ IABS R6, R9 ; /* 0x0000000900067213 */ /* 0x000fc80000000000 */ /*0440*/ F2I.FTZ.U32.TRUNC.NTZ R5, R4 ; /* 0x0000000400057305 */ /* 0x000064000021f000 */ /*0450*/ IMAD.MOV.U32 R4, RZ, RZ, RZ ; /* 0x000000ffff047224 */ /* 0x001fe400078e00ff */ /*0460*/ IMAD.MOV R8, RZ, RZ, -R5 ; /* 0x000000ffff087224 */ /* 0x002fc800078e0a05 */ /*0470*/ IMAD R13, R8, R7, RZ ; /* 0x00000007080d7224 */ /* 0x000fe200078e02ff */ /*0480*/ IABS R8, R2 ; /* 0x0000000200087213 */ /* 0x000fc60000000000 */ /*0490*/ IMAD.HI.U32 R5, R5, R13, R4 ; /* 0x0000000d05057227 */ /* 0x000fe200078e0004 */ /*04a0*/ IABS R13, c[0x0][0x14] ; /* 0x00000500000d7a13 */ /* 0x000fc60000000000 */ /*04b0*/ IMAD.MOV R4, RZ, RZ, -R8 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0a08 */ /*04c0*/ IMAD.HI.U32 R5, R5, R6, RZ ; /* 0x0000000605057227 */ /* 0x000fe200078e00ff */ /*04d0*/ I2F.RP R8, R13 ; /* 0x0000000d00087306 */ /* 0x000e260000209400 */ /*04e0*/ IMAD R4, R5, R4, R6 ; /* 0x0000000405047224 */ /* 0x000fca00078e0206 */ /*04f0*/ ISETP.GT.U32.AND P1, PT, R7, R4, PT ; /* 0x000000040700720c */ /* 0x000fe20003f24070 */ /*0500*/ MUFU.RCP R8, R8 ; /* 0x0000000800087308 */ /* 0x001e180000001000 */ /*0510*/ @!P1 IMAD.IADD R4, R4, 0x1, -R7 ; /* 0x0000000104049824 */ /* 0x000fe200078e0a07 */ /*0520*/ @!P1 IADD3 R5, R5, 0x1, RZ ; /* 0x0000000105059810 */ /* 0x000fe40007ffe0ff */ /*0530*/ ISETP.NE.AND P1, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fe40003f25270 */ /*0540*/ ISETP.GE.U32.AND P0, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x000fe40003f06070 */ /*0550*/ LOP3.LUT R4, R9, R2, RZ, 0x3c, !PT ; /* 0x0000000209047212 */ /* 0x000fc800078e3cff */ /*0560*/ ISETP.GE.AND P2, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f46270 */ /*0570*/ IADD3 R6, R8, 0xffffffe, RZ ; /* 0x0ffffffe08067810 */ /* 0x001fc80007ffe0ff */ /*0580*/ F2I.FTZ.U32.TRUNC.NTZ R7, R6 ; /* 0x0000000600077305 */ /* 0x000062000021f000 */ /*0590*/ @P0 IADD3 R5, R5, 0x1, RZ ; /* 0x0000000105050810 */ /* 0x000fcc0007ffe0ff */ /*05a0*/ @!P2 IMAD.MOV R5, RZ, RZ, -R5 ; /* 0x000000ffff05a224 */ /* 0x000fe200078e0a05 */ /*05b0*/ @!P1 LOP3.LUT R5, RZ, R2, RZ, 0x33, !PT ; /* 0x00000002ff059212 */ /* 0x000fe200078e33ff */ /*05c0*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x001fc800078e00ff */ /*05d0*/ IMAD.MOV R4, RZ, RZ, -R5 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0a05 */ /*05e0*/ IMAD.MOV R8, RZ, RZ, -R7 ; /* 0x000000ffff087224 */ /* 0x002fe400078e0a07 */ /*05f0*/ IMAD R9, R2, R4, R9 ; /* 0x0000000402097224 */ /* 0x000fe400078e0209 */ /*0600*/ IMAD R15, R8, R13, RZ ; /* 0x0000000d080f7224 */ /* 0x000fc600078e02ff */ /*0610*/ IABS R4, R9 ; /* 0x0000000900047213 */ /* 0x000fe20000000000 */ /*0620*/ IMAD.HI.U32 R6, R7, R15, R6 ; /* 0x0000000f07067227 */ /* 0x000fe200078e0006 */ /*0630*/ LOP3.LUT R9, R9, c[0x0][0x14], RZ, 0x3c, !PT ; /* 0x0000050009097a12 */ /* 0x000fe200078e3cff */ /*0640*/ F2F.F64.F32 R14, c[0x0][0x184] ; /* 0x00006100000e7b10 */ /* 0x000fe40000201800 */ /*0650*/ IMAD.MOV.U32 R7, RZ, RZ, R4 ; /* 0x000000ffff077224 */ /* 0x000fe200078e0004 */ /*0660*/ ISETP.GE.AND P2, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x000fc60003f46270 */ /*0670*/ IMAD.HI.U32 R4, R6, R7, RZ ; /* 0x0000000706047227 */ /* 0x000fe400078e00ff */ /*0680*/ F2F.F64.F32 R8, c[0x0][0x180] ; /* 0x0000600000087b10 */ /* 0x000fe40000201800 */ /*0690*/ IMAD.MOV R6, RZ, RZ, -R4 ; /* 0x000000ffff067224 */ /* 0x000fc800078e0a04 */ /*06a0*/ IMAD R6, R13, R6, R7 ; /* 0x000000060d067224 */ /* 0x000fca00078e0207 */ /*06b0*/ ISETP.GT.U32.AND P1, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x000fda0003f24070 */ /*06c0*/ @!P1 IMAD.IADD R6, R6, 0x1, -R13 ; /* 0x0000000106069824 */ /* 0x000fe200078e0a0d */ /*06d0*/ @!P1 IADD3 R4, R4, 0x1, RZ ; /* 0x0000000104049810 */ /* 0x000fe40007ffe0ff */ /*06e0*/ ISETP.NE.AND P1, PT, RZ, c[0x0][0x14], PT ; /* 0x00000500ff007a0c */ /* 0x000fe40003f25270 */ /*06f0*/ ISETP.GE.U32.AND P0, PT, R6, R13, PT ; /* 0x0000000d0600720c */ /* 0x000fe40003f06070 */ /*0700*/ I2F.F64 R6, R5 ; /* 0x0000000500067312 */ /* 0x000e360000201c00 */ /*0710*/ @P0 IADD3 R4, R4, 0x1, RZ ; /* 0x0000000104040810 */ /* 0x000fca0007ffe0ff */ /*0720*/ @!P2 IMAD.MOV R4, RZ, RZ, -R4 ; /* 0x000000ffff04a224 */ /* 0x000fe200078e0a04 */ /*0730*/ @!P1 LOP3.LUT R4, RZ, c[0x0][0x14], RZ, 0x33, !PT ; /* 0x00000500ff049a12 */ /* 0x000fe200078e33ff */ /*0740*/ DADD R6, R6, 0.5 ; /* 0x3fe0000006067429 */ /* 0x001e060000000000 */ /*0750*/ I2F.F64 R12, R4 ; /* 0x00000004000c7312 */ /* 0x000e660000201c00 */ /*0760*/ DMUL R8, R6, R8 ; /* 0x0000000806087228 */ /* 0x001e0c0000000000 */ /*0770*/ F2F.F32.F64 R6, R8 ; /* 0x0000000800067310 */ /* 0x001e220000301000 */ /*0780*/ DADD R12, R12, 0.5 ; /* 0x3fe000000c0c7429 */ /* 0x002e4c0000000000 */ /*0790*/ DMUL R12, R12, R14 ; /* 0x0000000e0c0c7228 */ /* 0x002e620000000000 */ /*07a0*/ FSETP.GTU.AND P0, PT, |R6|, +INF , PT ; /* 0x7f8000000600780b */ /* 0x001fca0003f0c200 */ /*07b0*/ F2F.F32.F64 R7, R12 ; /* 0x0000000c00077310 */ /* 0x0020700000301000 */ /*07c0*/ @P0 BRA 0x980 ; /* 0x000001b000000947 */ /* 0x000fea0003800000 */ /*07d0*/ FSETP.GE.AND P1, PT, R6, 9.22337203685477580800e+18, PT ; /* 0x5f0000000600780b */ /* 0x001fe20003f26000 */ /*07e0*/ IMAD.MOV.U32 R10, RZ, RZ, -0x2 ; /* 0xfffffffeff0a7424 */ /* 0x000fd800078e00ff */ /*07f0*/ @P1 BRA 0x980 ; /* 0x0000018000001947 */ /* 0x000fea0003800000 */ /*0800*/ FSETP.GTU.AND P1, PT, R6, -9.22337203685477580800e+18, PT ; /* 0xdf0000000600780b */ /* 0x000fe20003f2c000 */ /*0810*/ IMAD.MOV.U32 R10, RZ, RZ, -0x1 ; /* 0xffffffffff0a7424 */ /* 0x000fd800078e00ff */ /*0820*/ @!P1 BRA 0x980 ; /* 0x0000015000009947 */ /* 0x000fea0003800000 */ /*0830*/ SHF.R.U32.HI R8, RZ, 0x17, R6 ; /* 0x00000017ff087819 */ /* 0x000fe20000011606 */ /*0840*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fe20008000000 */ /*0850*/ IMAD.MOV.U32 R10, RZ, RZ, RZ ; /* 0x000000ffff0a7224 */ /* 0x000fe200078e00ff */ /*0860*/ ISETP.GE.AND P3, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f66270 */ /*0870*/ IMAD.U32 R13, RZ, RZ, UR4 ; /* 0x00000004ff0d7e24 */ /* 0x000fe2000f8e00ff */ /*0880*/ LOP3.LUT R8, R8, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff08087812 */ /* 0x000fe200078ec0ff */ /*0890*/ IMAD.U32 R14, RZ, RZ, UR4 ; /* 0x00000004ff0e7e24 */ /* 0x000fc6000f8e00ff */ /*08a0*/ IADD3 R12, -R8, 0xbd, RZ ; /* 0x000000bd080c7810 */ /* 0x000fe20007ffe1ff */ /*08b0*/ IMAD.SHL.U32 R8, R6, 0x100, RZ ; /* 0x0000010006087824 */ /* 0x000fc600078e00ff */ /*08c0*/ ISETP.GT.AND P1, PT, R12, 0x3f, PT ; /* 0x0000003f0c00780c */ /* 0x000fe40003f24270 */ /*08d0*/ SHF.R.U32.HI R8, RZ, 0x1, R8 ; /* 0x00000001ff087819 */ /* 0x000fc80000011608 */ /*08e0*/ LOP3.LUT R9, R8, 0x40000000, RZ, 0xfc, !PT ; /* 0x4000000008097812 */ /* 0x000fce00078efcff */ /*08f0*/ @!P1 IADD3 R8, -R12.reuse, 0x40, RZ ; /* 0x000000400c089810 */ /* 0x040fe40007ffe1ff */ /*0900*/ @!P1 ISETP.NE.AND P2, PT, R12, RZ, PT ; /* 0x000000ff0c00920c */ /* 0x000fe40003f45270 */ /*0910*/ @!P1 SHF.L.U64.HI R8, R13, R8, R9.reuse ; /* 0x000000080d089219 */ /* 0x100fe40000010209 */ /*0920*/ @!P1 SHF.R.U64 R10, R14, R12, R9 ; /* 0x0000000c0e0a9219 */ /* 0x000fe40000001209 */ /*0930*/ @!P1 SEL R9, R8, RZ, P2 ; /* 0x000000ff08099207 */ /* 0x000fc80001000000 */ /*0940*/ LEA.HI R10, R9, R10, RZ, 0x1 ; /* 0x0000000a090a7211 */ /* 0x000fca00078f08ff */ /*0950*/ IMAD.MOV R8, RZ, RZ, -R10 ; /* 0x000000ffff087224 */ /* 0x000fc800078e0a0a */ /*0960*/ @!P3 IMAD.MOV.U32 R10, RZ, RZ, R8 ; /* 0x000000ffff0ab224 */ /* 0x000fca00078e0008 */ /*0970*/ IADD3 R10, R10, -0x1, RZ ; /* 0xffffffff0a0a7810 */ /* 0x000fe40007ffe0ff */ /*0980*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x001fea0003800000 */ /*0990*/ FSETP.GTU.AND P1, PT, |R7|, +INF , PT ; /* 0x7f8000000700780b */ /* 0x002fe20003f2c200 */ /*09a0*/ BSSY B0, 0xc00 ; /* 0x0000025000007945 */ /* 0x000fe20003800000 */ /*09b0*/ IMAD.MOV.U32 R8, RZ, RZ, RZ ; /* 0x000000ffff087224 */ /* 0x000fe400078e00ff */ /*09c0*/ IMAD.MOV.U32 R9, RZ, RZ, -0x80000000 ; /* 0x80000000ff097424 */ /* 0x000fd200078e00ff */ /*09d0*/ @P1 BRA 0xbf0 ; /* 0x0000021000001947 */ /* 0x000fea0003800000 */ /*09e0*/ FSETP.GE.AND P2, PT, R7, 9.22337203685477580800e+18, PT ; /* 0x5f0000000700780b */ /* 0x000fe20003f46000 */ /*09f0*/ IMAD.MOV.U32 R8, RZ, RZ, -0x1 ; /* 0xffffffffff087424 */ /* 0x000fe400078e00ff */ /*0a00*/ IMAD.MOV.U32 R9, RZ, RZ, 0x7fffffff ; /* 0x7fffffffff097424 */ /* 0x000fd400078e00ff */ /*0a10*/ @P2 BRA 0xbf0 ; /* 0x000001d000002947 */ /* 0x000fea0003800000 */ /*0a20*/ FSETP.GTU.AND P2, PT, R7, -9.22337203685477580800e+18, PT ; /* 0xdf0000000700780b */ /* 0x000fe20003f4c000 */ /*0a30*/ IMAD.MOV.U32 R8, RZ, RZ, RZ ; /* 0x000000ffff087224 */ /* 0x000fe400078e00ff */ /*0a40*/ IMAD.MOV.U32 R9, RZ, RZ, -0x80000000 ; /* 0x80000000ff097424 */ /* 0x000fd400078e00ff */ /*0a50*/ @!P2 BRA 0xbf0 ; /* 0x000001900000a947 */ /* 0x000fea0003800000 */ /*0a60*/ SHF.R.U32.HI R8, RZ, 0x17, R7 ; /* 0x00000017ff087819 */ /* 0x000fe20000011607 */ /*0a70*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fe20008000000 */ /*0a80*/ IMAD.MOV.U32 R9, RZ, RZ, RZ ; /* 0x000000ffff097224 */ /* 0x000fe400078e00ff */ /*0a90*/ LOP3.LUT R8, R8, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff08087812 */ /* 0x000fe200078ec0ff */ /*0aa0*/ IMAD.U32 R12, RZ, RZ, UR4 ; /* 0x00000004ff0c7e24 */ /* 0x000fe4000f8e00ff */ /*0ab0*/ IMAD.U32 R15, RZ, RZ, UR4 ; /* 0x00000004ff0f7e24 */ /* 0x000fe2000f8e00ff */ /*0ac0*/ IADD3 R14, -R8, 0xbd, RZ ; /* 0x000000bd080e7810 */ /* 0x000fe20007ffe1ff */ /*0ad0*/ IMAD.SHL.U32 R8, R7, 0x100, RZ ; /* 0x0000010007087824 */ /* 0x000fc600078e00ff */ /*0ae0*/ ISETP.GT.AND P2, PT, R14, 0x3f, PT ; /* 0x0000003f0e00780c */ /* 0x000fe40003f44270 */ /*0af0*/ SHF.R.U32.HI R8, RZ, 0x1, R8 ; /* 0x00000001ff087819 */ /* 0x000fc80000011608 */ /*0b00*/ LOP3.LUT R13, R8, 0x40000000, RZ, 0xfc, !PT ; /* 0x40000000080d7812 */ /* 0x000fce00078efcff */ /*0b10*/ @!P2 IADD3 R8, -R14.reuse, 0x40, RZ ; /* 0x000000400e08a810 */ /* 0x040fe40007ffe1ff */ /*0b20*/ @!P2 ISETP.NE.AND P3, PT, R14, RZ, PT ; /* 0x000000ff0e00a20c */ /* 0x000fe40003f65270 */ /*0b30*/ @!P2 SHF.L.U64.HI R8, R12, R8, R13.reuse ; /* 0x000000080c08a219 */ /* 0x100fe2000001020d */ /*0b40*/ IMAD.MOV.U32 R12, RZ, RZ, RZ ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e00ff */ /*0b50*/ @!P2 SHF.R.U64 R9, R15, R14.reuse, R13.reuse ; /* 0x0000000e0f09a219 */ /* 0x180fe4000000120d */ /*0b60*/ @!P2 SHF.R.U32.HI R12, RZ, R14, R13 ; /* 0x0000000eff0ca219 */ /* 0x000fe4000001160d */ /*0b70*/ @!P2 SEL R13, R8, RZ, P3 ; /* 0x000000ff080da207 */ /* 0x000fc80001800000 */ /*0b80*/ LEA.HI R8, P2, R13, R9, RZ, 0x1 ; /* 0x000000090d087211 */ /* 0x000fc800078508ff */ /*0b90*/ IADD3 R13, P3, RZ, -R8, RZ ; /* 0x80000008ff0d7210 */ /* 0x000fe20007f7e0ff */ /*0ba0*/ IMAD.X R9, RZ, RZ, R12, P2 ; /* 0x000000ffff097224 */ /* 0x000fe200010e060c */ /*0bb0*/ ISETP.GE.AND P2, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fc60003f46270 */ /*0bc0*/ IMAD.X R12, RZ, RZ, ~R9, P3 ; /* 0x000000ffff0c7224 */ /* 0x000fe200018e0e09 */ /*0bd0*/ SEL R8, R13, R8, !P2 ; /* 0x000000080d087207 */ /* 0x000fc80005000000 */ /*0be0*/ SEL R9, R12, R9, !P2 ; /* 0x000000090c097207 */ /* 0x000fe40005000000 */ /*0bf0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0c00*/ IMNMX R13, RZ, R10, !PT ; /* 0x0000000aff0d7217 */ /* 0x000fe20007800200 */ /*0c10*/ IMAD R26, R11, c[0x0][0x170], RZ ; /* 0x00005c000b1a7a24 */ /* 0x000fe200078e02ff */ /*0c20*/ IADD3 R10, R8, -0x1, RZ ; /* 0xffffffff080a7810 */ /* 0x000fe20007ffe0ff */ /*0c30*/ BSSY B0, 0xeb0 ; /* 0x0000027000007945 */ /* 0x000fe40003800000 */ /*0c40*/ IMAD R12, R0, c[0x0][0x170], R13 ; /* 0x00005c00000c7a24 */ /* 0x000fe200078e020d */ /*0c50*/ IMNMX R15, RZ, R10, !PT ; /* 0x0000000aff0f7217 */ /* 0x000fe20007800200 */ /*0c60*/ IMAD R26, R26, c[0x0][0x174], RZ ; /* 0x00005d001a1a7a24 */ /* 0x000fc600078e02ff */ /*0c70*/ IADD3 R10, R12, 0x1, RZ ; /* 0x000000010c0a7810 */ /* 0x000fe40007ffe0ff */ /*0c80*/ IADD3 R13, R15, 0x1, RZ ; /* 0x000000010f0d7810 */ /* 0x000fc60007ffe0ff */ /*0c90*/ IMAD R14, R10, c[0x0][0x174], R15 ; /* 0x00005d000a0e7a24 */ /* 0x000fc800078e020f */ /*0ca0*/ IMAD R11, R14, c[0x0][0x14], R3 ; /* 0x000005000e0b7a24 */ /* 0x000fca00078e0203 */ /*0cb0*/ LOP3.LUT R14, R11, R26, RZ, 0xfc, !PT ; /* 0x0000001a0b0e7212 */ /* 0x000fc800078efcff */ /*0cc0*/ SHF.R.S32.HI R16, RZ, 0x1f, R14 ; /* 0x0000001fff107819 */ /* 0x000fe2000001140e */ /*0cd0*/ IMAD R14, R12, c[0x0][0x174], R15 ; /* 0x00005d000c0e7a24 */ /* 0x000fe200078e020f */ /*0ce0*/ SHF.R.S32.HI R15, RZ, 0x1f, R11 ; /* 0x0000001fff0f7819 */ /* 0x000fe4000001140b */ /*0cf0*/ ISETP.NE.U32.AND P2, PT, R16, RZ, PT ; /* 0x000000ff1000720c */ /* 0x000fe20003f45070 */ /*0d00*/ IMAD R16, R12, c[0x0][0x174], R13 ; /* 0x00005d000c107a24 */ /* 0x000fe400078e020d */ /*0d10*/ IMAD R12, R14, c[0x0][0x14], R3.reuse ; /* 0x000005000e0c7a24 */ /* 0x100fe400078e0203 */ /*0d20*/ IMAD R14, R16, c[0x0][0x14], R3 ; /* 0x00000500100e7a24 */ /* 0x000fd000078e0203 */ /*0d30*/ @!P2 BRA 0xd80 ; /* 0x000000400000a947 */ /* 0x000fea0003800000 */ /*0d40*/ SHF.R.S32.HI R24, RZ, 0x1f, R26 ; /* 0x0000001fff187819 */ /* 0x000fe4000001141a */ /*0d50*/ MOV R22, 0xd70 ; /* 0x00000d7000167802 */ /* 0x000fe40000000f00 */ /*0d60*/ CALL.REL.NOINC 0x1a30 ; /* 0x00000cc000007944 */ /* 0x000fea0003c00000 */ /*0d70*/ BRA 0xea0 ; /* 0x0000012000007947 */ /* 0x000fea0003800000 */ /*0d80*/ I2F.U32.RP R18, R26 ; /* 0x0000001a00127306 */ /* 0x000e220000209000 */ /*0d90*/ IMAD.MOV R19, RZ, RZ, -R26 ; /* 0x000000ffff137224 */ /* 0x000fe200078e0a1a */ /*0da0*/ ISETP.NE.U32.AND P4, PT, R26, RZ, PT ; /* 0x000000ff1a00720c */ /* 0x000fcc0003f85070 */ /*0db0*/ MUFU.RCP R18, R18 ; /* 0x0000001200127308 */ /* 0x001e240000001000 */ /*0dc0*/ IADD3 R16, R18, 0xffffffe, RZ ; /* 0x0ffffffe12107810 */ /* 0x001fcc0007ffe0ff */ /*0dd0*/ F2I.FTZ.U32.TRUNC.NTZ R17, R16 ; /* 0x0000001000117305 */ /* 0x000064000021f000 */ /*0de0*/ IMAD.MOV.U32 R16, RZ, RZ, RZ ; /* 0x000000ffff107224 */ /* 0x001fe400078e00ff */ /*0df0*/ IMAD R19, R19, R17, RZ ; /* 0x0000001113137224 */ /* 0x002fc800078e02ff */ /*0e00*/ IMAD.HI.U32 R20, R17, R19, R16 ; /* 0x0000001311147227 */ /* 0x000fcc00078e0010 */ /*0e10*/ IMAD.HI.U32 R17, R20, R11, RZ ; /* 0x0000000b14117227 */ /* 0x000fc800078e00ff */ /*0e20*/ IMAD.MOV R19, RZ, RZ, -R17 ; /* 0x000000ffff137224 */ /* 0x000fc800078e0a11 */ /*0e30*/ IMAD R19, R26, R19, R11 ; /* 0x000000131a137224 */ /* 0x000fca00078e020b */ /*0e40*/ ISETP.GE.U32.AND P2, PT, R19, R26, PT ; /* 0x0000001a1300720c */ /* 0x000fda0003f46070 */ /*0e50*/ @P2 IMAD.IADD R19, R19, 0x1, -R26 ; /* 0x0000000113132824 */ /* 0x000fe200078e0a1a */ /*0e60*/ @P2 IADD3 R17, R17, 0x1, RZ ; /* 0x0000000111112810 */ /* 0x000fc80007ffe0ff */ /*0e70*/ ISETP.GE.U32.AND P3, PT, R19, R26, PT ; /* 0x0000001a1300720c */ /* 0x000fda0003f66070 */ /*0e80*/ @P3 IADD3 R17, R17, 0x1, RZ ; /* 0x0000000111113810 */ /* 0x000fe40007ffe0ff */ /*0e90*/ @!P4 LOP3.LUT R17, RZ, R26, RZ, 0x33, !PT ; /* 0x0000001aff11c212 */ /* 0x000fe400078e33ff */ /*0ea0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0eb0*/ ISETP.GE.AND P2, PT, R0, R17, PT ; /* 0x000000110000720c */ /* 0x000fe20003f46270 */ /*0ec0*/ ULDC.64 UR8, c[0x0][0x118] ; /* 0x0000460000087ab9 */ /* 0x000fe20000000a00 */ /*0ed0*/ BSSY B0, 0x19c0 ; /* 0x00000ae000007945 */ /* 0x000fe20003800000 */ /*0ee0*/ IMAD R10, R10, c[0x0][0x174], R13 ; /* 0x00005d000a0a7a24 */ /* 0x000fd400078e020d */ /*0ef0*/ @!P2 BRA 0x1740 ; /* 0x000008400000a947 */ /* 0x000fea0003800000 */ /*0f00*/ IADD3 R20, P4, R11, c[0x0][0x160], RZ ; /* 0x000058000b147a10 */ /* 0x000fe40007f9e0ff */ /*0f10*/ IADD3 R16, P2, R12, c[0x0][0x160], RZ ; /* 0x000058000c107a10 */ /* 0x000fe40007f5e0ff */ /*0f20*/ IADD3 R18, P3, R14, c[0x0][0x160], RZ ; /* 0x000058000e127a10 */ /* 0x000fe40007f7e0ff */ /*0f30*/ IADD3.X R21, R15, c[0x0][0x164], RZ, P4, !PT ; /* 0x000059000f157a10 */ /* 0x000fe400027fe4ff */ /*0f40*/ LEA.HI.X.SX32 R17, R12, c[0x0][0x164], 0x1, P2 ; /* 0x000059000c117a11 */ /* 0x000fe400010f0eff */ /*0f50*/ LEA.HI.X.SX32 R19, R14, c[0x0][0x164], 0x1, P3 ; /* 0x000059000e137a11 */ /* 0x000fe200018f0eff */ /*0f60*/ LDG.E.U8 R20, [R20.64] ; /* 0x0000000814147981 */ /* 0x000ea2000c1e1100 */ /*0f70*/ IMAD R8, R10, c[0x0][0x14], R3 ; /* 0x000005000a087a24 */ /* 0x000fc600078e0203 */ /*0f80*/ LDG.E.U8 R16, [R16.64] ; /* 0x0000000810107981 */ /* 0x000ee8000c1e1100 */ /*0f90*/ LDG.E.U8 R11, [R18.64] ; /* 0x00000008120b7981 */ /* 0x000f22000c1e1100 */ /*0fa0*/ IADD3 R12, P2, R8, c[0x0][0x160], RZ ; /* 0x00005800080c7a10 */ /* 0x000fc80007f5e0ff */ /*0fb0*/ LEA.HI.X.SX32 R13, R8, c[0x0][0x164], 0x1, P2 ; /* 0x00005900080d7a11 */ /* 0x000fca00010f0eff */ /*0fc0*/ LDG.E.U8 R22, [R12.64] ; /* 0x000000080c167981 */ /* 0x000162000c1e1100 */ /*0fd0*/ FSETP.GE.OR P1, PT, R7.reuse, 9.22337203685477580800e+18, P1 ; /* 0x5f0000000700780b */ /* 0x040fe20000f26400 */ /*0fe0*/ BSSY B1, 0x1230 ; /* 0x0000024000017945 */ /* 0x000fe20003800000 */ /*0ff0*/ IMAD.MOV.U32 R9, RZ, RZ, -0x21000000 ; /* 0xdf000000ff097424 */ /* 0x000fe400078e00ff */ /*1000*/ FSETP.LE.OR P1, PT, R7, -9.22337203685477580800e+18, P1 ; /* 0xdf0000000700780b */ /* 0x000fe20000f23400 */ /*1010*/ IMAD.MOV.U32 R14, RZ, RZ, -0x21000000 ; /* 0xdf000000ff0e7424 */ /* 0x000fe200078e00ff */ /*1020*/ I2F.U16 R8, R20 ; /* 0x0000001400087306 */ /* 0x0040700000101000 */ /*1030*/ I2F.U16 R10, R16 ; /* 0x00000010000a7306 */ /* 0x0080b00000101000 */ /*1040*/ I2F.U16 R11, R11 ; /* 0x0000000b000b7306 */ /* 0x010ee20000101000 */ /*1050*/ @P1 BRA 0x1220 ; /* 0x000001c000001947 */ /* 0x000fea0003800000 */ /*1060*/ SHF.R.U32.HI R12, RZ, 0x17, R7 ; /* 0x00000017ff0c7819 */ /* 0x003fe20000011607 */ /*1070*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fe20008000000 */ /*1080*/ IMAD.MOV.U32 R13, RZ, RZ, RZ ; /* 0x000000ffff0d7224 */ /* 0x000fc400078e00ff */ /*1090*/ LOP3.LUT R12, R12, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff0c0c7812 */ /* 0x000fe200078ec0ff */ /*10a0*/ IMAD.U32 R14, RZ, RZ, UR4 ; /* 0x00000004ff0e7e24 */ /* 0x000fe4000f8e00ff */ /*10b0*/ IMAD.U32 R17, RZ, RZ, UR4 ; /* 0x00000004ff117e24 */ /* 0x000fe2000f8e00ff */ /*10c0*/ IADD3 R16, -R12, 0xbd, RZ ; /* 0x000000bd0c107810 */ /* 0x000fe20007ffe1ff */ /*10d0*/ IMAD.SHL.U32 R12, R7, 0x100, RZ ; /* 0x00000100070c7824 */ /* 0x000fc600078e00ff */ /*10e0*/ ISETP.GT.AND P1, PT, R16, 0x3f, PT ; /* 0x0000003f1000780c */ /* 0x000fe40003f24270 */ /*10f0*/ SHF.R.U32.HI R12, RZ, 0x1, R12 ; /* 0x00000001ff0c7819 */ /* 0x000fc8000001160c */ /*1100*/ LOP3.LUT R15, R12, 0x40000000, RZ, 0xfc, !PT ; /* 0x400000000c0f7812 */ /* 0x000fce00078efcff */ /*1110*/ @!P1 IADD3 R12, -R16.reuse, 0x40, RZ ; /* 0x00000040100c9810 */ /* 0x040fe40007ffe1ff */ /*1120*/ @!P1 ISETP.NE.AND P2, PT, R16, RZ, PT ; /* 0x000000ff1000920c */ /* 0x000fe40003f45270 */ /*1130*/ @!P1 SHF.L.U64.HI R12, R14, R12, R15.reuse ; /* 0x0000000c0e0c9219 */ /* 0x100fe2000001020f */ /*1140*/ IMAD.MOV.U32 R14, RZ, RZ, RZ ; /* 0x000000ffff0e7224 */ /* 0x000fe200078e00ff */ /*1150*/ @!P1 SHF.R.U64 R13, R17, R16.reuse, R15.reuse ; /* 0x00000010110d9219 */ /* 0x180fe4000000120f */ /*1160*/ @!P1 SHF.R.U32.HI R14, RZ, R16, R15 ; /* 0x00000010ff0e9219 */ /* 0x000fe4000001160f */ /*1170*/ @!P1 SEL R15, R12, RZ, P2 ; /* 0x000000ff0c0f9207 */ /* 0x000fc40001000000 */ /*1180*/ ISETP.GE.AND P2, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f46270 */ /*1190*/ LEA.HI R12, P1, R15, R13, RZ, 0x1 ; /* 0x0000000d0f0c7211 */ /* 0x000fca00078308ff */ /*11a0*/ IMAD.X R13, RZ, RZ, R14, P1 ; /* 0x000000ffff0d7224 */ /* 0x000fe200008e060e */ /*11b0*/ IADD3 R15, P1, RZ, -R12, RZ ; /* 0x8000000cff0f7210 */ /* 0x000fc80007f3e0ff */ /*11c0*/ SEL R12, R15, R12, !P2 ; /* 0x0000000c0f0c7207 */ /* 0x000fe20005000000 */ /*11d0*/ IMAD.X R14, RZ, RZ, ~R13, P1 ; /* 0x000000ffff0e7224 */ /* 0x000fc600008e0e0d */ /*11e0*/ IADD3 R12, P1, R12, 0x1, RZ ; /* 0x000000010c0c7810 */ /* 0x000fe40007f3e0ff */ /*11f0*/ SEL R13, R14, R13, !P2 ; /* 0x0000000d0e0d7207 */ /* 0x000fca0005000000 */ /*1200*/ IMAD.X R13, RZ, RZ, R13, P1 ; /* 0x000000ffff0d7224 */ /* 0x000fc800008e060d */ /*1210*/ I2F.S64 R14, R12 ; /* 0x0000000c000e7312 */ /* 0x0000660000301400 */ /*1220*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x003fea0003800000 */ /*1230*/ FADD R12, -R7, R14 ; /* 0x0000000e070c7221 */ /* 0x000fe20000000100 */ /*1240*/ FSETP.GE.OR P0, PT, R6, 9.22337203685477580800e+18, P0 ; /* 0x5f0000000600780b */ /* 0x000fe20000706400 */ /*1250*/ I2F.U16 R14, R22 ; /* 0x00000016000e7306 */ /* 0x020e220000101000 */ /*1260*/ BSSY B1, 0x14f0 ; /* 0x0000028000017945 */ /* 0x000fe20003800000 */ /*1270*/ FMUL R7, R12.reuse, -0.5 ; /* 0xbf0000000c077820 */ /* 0x040fe20000400000 */ /*1280*/ FMUL R12, R12, 0.5 ; /* 0x3f0000000c0c7820 */ /* 0x000fe20000400000 */ /*1290*/ FSETP.LE.OR P0, PT, R6, -9.22337203685477580800e+18, P0 ; /* 0xdf0000000600780b */ /* 0x000fe40000703400 */ /*12a0*/ FFMA R13, R10, R7, R10 ; /* 0x000000070a0d7223 */ /* 0x004fe2000000000a */ /*12b0*/ FFMA R7, R7, R8, R8 ; /* 0x0000000807077223 */ /* 0x000fc60000000008 */ /*12c0*/ FFMA R11, R12.reuse, R11, R13 ; /* 0x0000000b0c0b7223 */ /* 0x048fe2000000000d */ /*12d0*/ FFMA R12, R12, R14, R7 ; /* 0x0000000e0c0c7223 */ /* 0x001fca0000000007 */ /*12e0*/ F2F.F64.F32 R10, R11 ; /* 0x0000000b000a7310 */ /* 0x000e300000201800 */ /*12f0*/ F2F.F64.F32 R12, R12 ; /* 0x0000000c000c7310 */ /* 0x000e700000201800 */ /*1300*/ F2I.F64.TRUNC R10, R10 ; /* 0x0000000a000a7311 */ /* 0x0010b0000030d100 */ /*1310*/ F2I.F64.TRUNC R13, R12 ; /* 0x0000000c000d7311 */ /* 0x002062000030d100 */ /*1320*/ @P0 BRA 0x14e0 ; /* 0x000001b000000947 */ /* 0x000fea0003800000 */ /*1330*/ SHF.R.U32.HI R7, RZ, 0x17, R6 ; /* 0x00000017ff077819 */ /* 0x000fe20000011606 */ /*1340*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fe20008000000 */ /*1350*/ CS2R R8, SRZ ; /* 0x0000000000087805 */ /* 0x000fe2000001ff00 */ /*1360*/ IMAD.U32 R14, RZ, RZ, UR4 ; /* 0x00000004ff0e7e24 */ /* 0x000fe2000f8e00ff */ /*1370*/ LOP3.LUT R7, R7, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff07077812 */ /* 0x000fe200078ec0ff */ /*1380*/ IMAD.U32 R15, RZ, RZ, UR4 ; /* 0x00000004ff0f7e24 */ /* 0x000fc6000f8e00ff */ /*1390*/ IADD3 R12, -R7, 0xbd, RZ ; /* 0x000000bd070c7810 */ /* 0x001fe20007ffe1ff */ /*13a0*/ IMAD.SHL.U32 R7, R6, 0x100, RZ ; /* 0x0000010006077824 */ /* 0x000fc600078e00ff */ /*13b0*/ ISETP.GT.AND P0, PT, R12, 0x3f, PT ; /* 0x0000003f0c00780c */ /* 0x000fe40003f04270 */ /*13c0*/ SHF.R.U32.HI R7, RZ, 0x1, R7 ; /* 0x00000001ff077819 */ /* 0x000fc80000011607 */ /*13d0*/ LOP3.LUT R11, R7, 0x40000000, RZ, 0xfc, !PT ; /* 0x40000000070b7812 */ /* 0x000fce00078efcff */ /*13e0*/ @!P0 IADD3 R7, -R12.reuse, 0x40, RZ ; /* 0x000000400c078810 */ /* 0x040fe40007ffe1ff */ /*13f0*/ @!P0 ISETP.NE.AND P1, PT, R12, RZ, PT ; /* 0x000000ff0c00820c */ /* 0x000fe40003f25270 */ /*1400*/ @!P0 SHF.L.U64.HI R7, R14, R7, R11.reuse ; /* 0x000000070e078219 */ /* 0x100fe4000001020b */ /*1410*/ @!P0 SHF.R.U64 R8, R15, R12.reuse, R11.reuse ; /* 0x0000000c0f088219 */ /* 0x180fe4000000120b */ /*1420*/ @!P0 SHF.R.U32.HI R9, RZ, R12, R11 ; /* 0x0000000cff098219 */ /* 0x000fe4000001160b */ /*1430*/ @!P0 SEL R11, R7, RZ, P1 ; /* 0x000000ff070b8207 */ /* 0x000fc40000800000 */ /*1440*/ ISETP.GE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f26270 */ /*1450*/ LEA.HI R8, P0, R11, R8, RZ, 0x1 ; /* 0x000000080b087211 */ /* 0x000fca00078108ff */ /*1460*/ IMAD.X R7, RZ, RZ, R9, P0 ; /* 0x000000ffff077224 */ /* 0x000fe200000e0609 */ /*1470*/ IADD3 R9, P0, RZ, -R8, RZ ; /* 0x80000008ff097210 */ /* 0x000fc80007f1e0ff */ /*1480*/ SEL R8, R9, R8, !P1 ; /* 0x0000000809087207 */ /* 0x000fe20004800000 */ /*1490*/ IMAD.X R12, RZ, RZ, ~R7, P0 ; /* 0x000000ffff0c7224 */ /* 0x000fc600000e0e07 */ /*14a0*/ IADD3 R8, P0, R8, 0x1, RZ ; /* 0x0000000108087810 */ /* 0x000fe40007f1e0ff */ /*14b0*/ SEL R7, R12, R7, !P1 ; /* 0x000000070c077207 */ /* 0x000fca0004800000 */ /*14c0*/ IMAD.X R9, RZ, RZ, R7, P0 ; /* 0x000000ffff097224 */ /* 0x000fcc00000e0607 */ /*14d0*/ I2F.S64 R9, R8 ; /* 0x0000000800097312 */ /* 0x0000e40000301400 */ /*14e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*14f0*/ FADD R9, -R6, R9 ; /* 0x0000000906097221 */ /* 0x008fe20000000100 */ /*1500*/ I2FP.F32.S32 R10, R10 ; /* 0x0000000a000a7245 */ /* 0x004fe40000201400 */ /*1510*/ I2FP.F32.S32 R6, R13 ; /* 0x0000000d00067245 */ /* 0x002fe20000201400 */ /*1520*/ FMUL R7, R9.reuse, -0.5 ; /* 0xbf00000009077820 */ /* 0x040fe20000400000 */ /*1530*/ FMUL R9, R9, 0.5 ; /* 0x3f00000009097820 */ /* 0x000fc60000400000 */ /*1540*/ FFMA R10, R7, R10, R10 ; /* 0x0000000a070a7223 */ /* 0x000fc8000000000a */ /*1550*/ FFMA R9, R9, R6, R10 ; /* 0x0000000609097223 */ /* 0x000fe2000000000a */ /*1560*/ PRMT R6, RZ, 0x7610, R6 ; /* 0x00007610ff067816 */ /* 0x000fc80000000006 */ /*1570*/ FSETP.GTU.AND P0, PT, |R9|, +INF , PT ; /* 0x7f8000000900780b */ /* 0x000fda0003f0c200 */ /*1580*/ @P0 BRA 0x19b0 ; /* 0x0000042000000947 */ /* 0x000fea0003800000 */ /*1590*/ FSETP.GE.AND P0, PT, R9, 9.22337203685477580800e+18, PT ; /* 0x5f0000000900780b */ /* 0x000fe20003f06000 */ /*15a0*/ IMAD.MOV.U32 R6, RZ, RZ, 0xffff ; /* 0x0000ffffff067424 */ /* 0x000fd800078e00ff */ /*15b0*/ @P0 BRA 0x19b0 ; /* 0x000003f000000947 */ /* 0x000fea0003800000 */ /*15c0*/ FSETP.GTU.AND P0, PT, R9, -9.22337203685477580800e+18, PT ; /* 0xdf0000000900780b */ /* 0x000fe40003f0c000 */ /*15d0*/ PRMT R6, RZ, 0x7610, R6 ; /* 0x00007610ff067816 */ /* 0x000fd60000000006 */ /*15e0*/ @!P0 BRA 0x19b0 ; /* 0x000003c000008947 */ /* 0x000fea0003800000 */ /*15f0*/ SHF.R.U32.HI R6, RZ, 0x17, R9 ; /* 0x00000017ff067819 */ /* 0x000fe20000011609 */ /*1600*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fe20008000000 */ /*1610*/ IMAD.MOV.U32 R7, RZ, RZ, RZ ; /* 0x000000ffff077224 */ /* 0x000fe200078e00ff */ /*1620*/ ISETP.GE.AND P2, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x000fe20003f46270 */ /*1630*/ IMAD.U32 R13, RZ, RZ, UR4 ; /* 0x00000004ff0d7e24 */ /* 0x000fe2000f8e00ff */ /*1640*/ LOP3.LUT R6, R6, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff06067812 */ /* 0x000fe200078ec0ff */ /*1650*/ IMAD.U32 R10, RZ, RZ, UR4 ; /* 0x00000004ff0a7e24 */ /* 0x000fc6000f8e00ff */ /*1660*/ IADD3 R11, -R6, 0xbd, RZ ; /* 0x000000bd060b7810 */ /* 0x001fe20007ffe1ff */ /*1670*/ IMAD.SHL.U32 R6, R9, 0x100, RZ ; /* 0x0000010009067824 */ /* 0x000fc600078e00ff */ /*1680*/ ISETP.GT.AND P0, PT, R11, 0x3f, PT ; /* 0x0000003f0b00780c */ /* 0x000fe40003f04270 */ /*1690*/ SHF.R.U32.HI R6, RZ, 0x1, R6 ; /* 0x00000001ff067819 */ /* 0x000fc80000011606 */ /*16a0*/ LOP3.LUT R8, R6, 0x40000000, RZ, 0xfc, !PT ; /* 0x4000000006087812 */ /* 0x000fce00078efcff */ /*16b0*/ @!P0 IADD3 R6, -R11.reuse, 0x40, RZ ; /* 0x000000400b068810 */ /* 0x040fe40007ffe1ff */ /*16c0*/ @!P0 ISETP.NE.AND P1, PT, R11, RZ, PT ; /* 0x000000ff0b00820c */ /* 0x000fe40003f25270 */ /*16d0*/ @!P0 SHF.L.U64.HI R6, R13, R6, R8.reuse ; /* 0x000000060d068219 */ /* 0x100fe40000010208 */ /*16e0*/ @!P0 SHF.R.U64 R7, R10, R11, R8 ; /* 0x0000000b0a078219 */ /* 0x000fe40000001208 */ /*16f0*/ @!P0 SEL R8, R6, RZ, P1 ; /* 0x000000ff06088207 */ /* 0x000fc80000800000 */ /*1700*/ LEA.HI R6, R8, R7, RZ, 0x1 ; /* 0x0000000708067211 */ /* 0x000fca00078f08ff */ /*1710*/ IMAD.MOV R7, RZ, RZ, -R6 ; /* 0x000000ffff077224 */ /* 0x000fc800078e0a06 */ /*1720*/ @!P2 IMAD.MOV.U32 R6, RZ, RZ, R7 ; /* 0x000000ffff06a224 */ /* 0x000fe200078e0007 */ /*1730*/ BRA 0x19b0 ; /* 0x0000027000007947 */ /* 0x000fea0003800000 */ /*1740*/ IADD3 R8, P0, R8, 0x1, RZ ; /* 0x0000000108087810 */ /* 0x000fe40007f1e0ff */ /*1750*/ I2FP.F32.S32 R11, R12 ; /* 0x0000000c000b7245 */ /* 0x000fe40000201400 */ /*1760*/ I2FP.F32.S32 R14, R14 ; /* 0x0000000e000e7245 */ /* 0x000fe20000201400 */ /*1770*/ IMAD.X R9, RZ, RZ, R9, P0 ; /* 0x000000ffff097224 */ /* 0x000fc800000e0609 */ /*1780*/ I2F.S64 R8, R8 ; /* 0x0000000800087312 */ /* 0x000e240000301400 */ /*1790*/ FADD R7, -R7, R8 ; /* 0x0000000807077221 */ /* 0x001fc80000000100 */ /*17a0*/ FMUL R6, R7.reuse, -0.5 ; /* 0xbf00000007067820 */ /* 0x040fe20000400000 */ /*17b0*/ FMUL R7, R7, 0.5 ; /* 0x3f00000007077820 */ /* 0x000fc60000400000 */ /*17c0*/ FFMA R6, R6, R11, R11 ; /* 0x0000000b06067223 */ /* 0x000fc8000000000b */ /*17d0*/ FFMA R14, R7, R14, R6.reuse ; /* 0x0000000e070e7223 */ /* 0x100fe20000000006 */ /*17e0*/ PRMT R6, RZ, 0x7610, R6 ; /* 0x00007610ff067816 */ /* 0x000fc80000000006 */ /*17f0*/ FSETP.GTU.AND P0, PT, |R14|, +INF , PT ; /* 0x7f8000000e00780b */ /* 0x000fda0003f0c200 */ /*1800*/ @P0 BRA 0x19b0 ; /* 0x000001a000000947 */ /* 0x000fea0003800000 */ /*1810*/ FSETP.GE.AND P0, PT, R14, 9.22337203685477580800e+18, PT ; /* 0x5f0000000e00780b */ /* 0x000fe20003f06000 */ /*1820*/ IMAD.MOV.U32 R6, RZ, RZ, 0xffff ; /* 0x0000ffffff067424 */ /* 0x000fd800078e00ff */ /*1830*/ @P0 BRA 0x19b0 ; /* 0x0000017000000947 */ /* 0x000fea0003800000 */ /*1840*/ FSETP.GTU.AND P0, PT, R14, -9.22337203685477580800e+18, PT ; /* 0xdf0000000e00780b */ /* 0x000fe40003f0c000 */ /*1850*/ PRMT R6, RZ, 0x7610, R6 ; /* 0x00007610ff067816 */ /* 0x000fd60000000006 */ /*1860*/ @!P0 BRA 0x19b0 ; /* 0x0000014000008947 */ /* 0x000fea0003800000 */ /*1870*/ SHF.R.U32.HI R6, RZ, 0x17, R14 ; /* 0x00000017ff067819 */ /* 0x000fe2000001160e */ /*1880*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fe20008000000 */ /*1890*/ IMAD.MOV.U32 R7, RZ, RZ, RZ ; /* 0x000000ffff077224 */ /* 0x000fe200078e00ff */ /*18a0*/ ISETP.GE.AND P2, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x000fe20003f46270 */ /*18b0*/ IMAD.U32 R11, RZ, RZ, UR4 ; /* 0x00000004ff0b7e24 */ /* 0x000fe2000f8e00ff */ /*18c0*/ LOP3.LUT R6, R6, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff06067812 */ /* 0x000fe200078ec0ff */ /*18d0*/ IMAD.U32 R10, RZ, RZ, UR4 ; /* 0x00000004ff0a7e24 */ /* 0x000fc6000f8e00ff */ /*18e0*/ IADD3 R9, -R6, 0xbd, RZ ; /* 0x000000bd06097810 */ /* 0x000fe20007ffe1ff */ /*18f0*/ IMAD.SHL.U32 R6, R14, 0x100, RZ ; /* 0x000001000e067824 */ /* 0x000fc600078e00ff */ /*1900*/ ISETP.GT.AND P0, PT, R9, 0x3f, PT ; /* 0x0000003f0900780c */ /* 0x000fe40003f04270 */ /*1910*/ SHF.R.U32.HI R6, RZ, 0x1, R6 ; /* 0x00000001ff067819 */ /* 0x000fc80000011606 */ /*1920*/ LOP3.LUT R8, R6, 0x40000000, RZ, 0xfc, !PT ; /* 0x4000000006087812 */ /* 0x000fce00078efcff */ /*1930*/ @!P0 IADD3 R6, -R9.reuse, 0x40, RZ ; /* 0x0000004009068810 */ /* 0x040fe40007ffe1ff */ /*1940*/ @!P0 ISETP.NE.AND P1, PT, R9, RZ, PT ; /* 0x000000ff0900820c */ /* 0x000fe40003f25270 */ /*1950*/ @!P0 SHF.L.U64.HI R6, R11, R6, R8.reuse ; /* 0x000000060b068219 */ /* 0x100fe40000010208 */ /*1960*/ @!P0 SHF.R.U64 R7, R10, R9, R8 ; /* 0x000000090a078219 */ /* 0x000fe40000001208 */ /*1970*/ @!P0 SEL R8, R6, RZ, P1 ; /* 0x000000ff06088207 */ /* 0x000fc80000800000 */ /*1980*/ LEA.HI R6, R8, R7, RZ, 0x1 ; /* 0x0000000708067211 */ /* 0x000fca00078f08ff */ /*1990*/ IMAD.MOV R7, RZ, RZ, -R6 ; /* 0x000000ffff077224 */ /* 0x000fc800078e0a06 */ /*19a0*/ @!P2 IMAD.MOV.U32 R6, RZ, RZ, R7 ; /* 0x000000ffff06a224 */ /* 0x000fe400078e0007 */ /*19b0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*19c0*/ IMAD R0, R0, UR6, R3 ; /* 0x0000000600007c24 */ /* 0x000fc8000f8e0203 */ /*19d0*/ IMAD R5, R2, R5, R0 ; /* 0x0000000502057224 */ /* 0x000fc800078e0200 */ /*19e0*/ IMAD R5, R4, c[0x0][0x14], R5 ; /* 0x0000050004057a24 */ /* 0x000fca00078e0205 */ /*19f0*/ IADD3 R2, P0, R5, c[0x0][0x168], RZ ; /* 0x00005a0005027a10 */ /* 0x000fc80007f1e0ff */ /*1a00*/ LEA.HI.X.SX32 R3, R5, c[0x0][0x16c], 0x1, P0 ; /* 0x00005b0005037a11 */ /* 0x000fca00000f0eff */ /*1a10*/ STG.E.U8 [R2.64], R6 ; /* 0x0000000602007986 */ /* 0x000fe2000c101108 */ /*1a20*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*1a30*/ IADD3 R19, P3, RZ, -R26.reuse, RZ ; /* 0x8000001aff137210 */ /* 0x080fe40007f7e0ff */ /*1a40*/ ISETP.GE.AND P2, PT, R24, RZ, PT ; /* 0x000000ff1800720c */ /* 0x000fe40003f46270 */ /*1a50*/ ISETP.GE.AND P5, PT, R15, RZ, PT ; /* 0x000000ff0f00720c */ /* 0x000fe20003fa6270 */ /*1a60*/ IMAD.X R17, RZ, RZ, ~R24, P3 ; /* 0x000000ffff117224 */ /* 0x000fe200018e0e18 */ /*1a70*/ SEL R18, R19, R26, !P2 ; /* 0x0000001a13127207 */ /* 0x000fc80005000000 */ /*1a80*/ SEL R19, R17, R24, !P2 ; /* 0x0000001811137207 */ /* 0x000fc80005000000 */ /*1a90*/ I2F.U64.RP R23, R18 ; /* 0x0000001200177312 */ /* 0x000e300000309000 */ /*1aa0*/ MUFU.RCP R23, R23 ; /* 0x0000001700177308 */ /* 0x001e240000001000 */ /*1ab0*/ IADD3 R16, R23, 0x1ffffffe, RZ ; /* 0x1ffffffe17107810 */ /* 0x001fcc0007ffe0ff */ /*1ac0*/ F2I.U64.TRUNC R16, R16 ; /* 0x0000001000107311 */ /* 0x000e24000020d800 */ /*1ad0*/ IMAD.WIDE.U32 R20, R16, R18, RZ ; /* 0x0000001210147225 */ /* 0x001fc800078e00ff */ /*1ae0*/ IMAD R21, R16, R19, R21 ; /* 0x0000001310157224 */ /* 0x000fe200078e0215 */ /*1af0*/ IADD3 R25, P2, RZ, -R20, RZ ; /* 0x80000014ff197210 */ /* 0x000fc60007f5e0ff */ /*1b00*/ IMAD R21, R17, R18, R21 ; /* 0x0000001211157224 */ /* 0x000fe400078e0215 */ /*1b10*/ IMAD.HI.U32 R20, R16, R25, RZ ; /* 0x0000001910147227 */ /* 0x000fc800078e00ff */ /*1b20*/ IMAD.X R27, RZ, RZ, ~R21, P2 ; /* 0x000000ffff1b7224 */ /* 0x000fe400010e0e15 */ /*1b30*/ IMAD.MOV.U32 R21, RZ, RZ, R16 ; /* 0x000000ffff157224 */ /* 0x000fe400078e0010 */ /*1b40*/ IMAD R29, R17, R27.reuse, RZ ; /* 0x0000001b111d7224 */ /* 0x080fe400078e02ff */ /*1b50*/ IMAD.WIDE.U32 R20, P2, R16, R27, R20 ; /* 0x0000001b10147225 */ /* 0x000fc80007840014 */ /*1b60*/ IMAD.HI.U32 R23, R17, R27, RZ ; /* 0x0000001b11177227 */ /* 0x000fc800078e00ff */ /*1b70*/ IMAD.HI.U32 R20, P3, R17, R25, R20 ; /* 0x0000001911147227 */ /* 0x000fc80007860014 */ /*1b80*/ IMAD.X R23, R23, 0x1, R17, P2 ; /* 0x0000000117177824 */ /* 0x000fe200010e0611 */ /*1b90*/ IADD3 R21, P4, R29, R20, RZ ; /* 0x000000141d157210 */ /* 0x000fc80007f9e0ff */ /*1ba0*/ IADD3.X R23, RZ, RZ, R23, P4, P3 ; /* 0x000000ffff177210 */ /* 0x000fe200027e6417 */ /*1bb0*/ IMAD.WIDE.U32 R16, R21, R18, RZ ; /* 0x0000001215107225 */ /* 0x000fc800078e00ff */ /*1bc0*/ IMAD R17, R21, R19, R17 ; /* 0x0000001315117224 */ /* 0x000fe200078e0211 */ /*1bd0*/ IADD3 R25, P2, RZ, -R16, RZ ; /* 0x80000010ff197210 */ /* 0x000fe40007f5e0ff */ /*1be0*/ IADD3 R16, P6, RZ, -R11, RZ ; /* 0x8000000bff107210 */ /* 0x000fe20007fde0ff */ /*1bf0*/ IMAD R17, R23, R18, R17 ; /* 0x0000001217117224 */ /* 0x000fe400078e0211 */ /*1c00*/ IMAD.HI.U32 R20, R21, R25, RZ ; /* 0x0000001915147227 */ /* 0x000fc800078e00ff */ /*1c10*/ IMAD.X R28, RZ, RZ, ~R17, P2 ; /* 0x000000ffff1c7224 */ /* 0x000fc800010e0e11 */ /*1c20*/ IMAD.WIDE.U32 R20, P2, R21, R28, R20 ; /* 0x0000001c15147225 */ /* 0x000fc80007840014 */ /*1c30*/ IMAD R17, R23.reuse, R28, RZ ; /* 0x0000001c17117224 */ /* 0x040fe400078e02ff */ /*1c40*/ IMAD.HI.U32 R20, P3, R23, R25, R20 ; /* 0x0000001917147227 */ /* 0x000fe20007860014 */ /*1c50*/ SEL R21, R16, R11, !P5 ; /* 0x0000000b10157207 */ /* 0x000fc60006800000 */ /*1c60*/ IMAD.HI.U32 R16, R23, R28, RZ ; /* 0x0000001c17107227 */ /* 0x000fe200078e00ff */ /*1c70*/ IADD3 R20, P4, R17, R20, RZ ; /* 0x0000001411147210 */ /* 0x000fc60007f9e0ff */ /*1c80*/ IMAD.X R28, RZ, RZ, ~R15, P6 ; /* 0x000000ffff1c7224 */ /* 0x000fe400030e0e0f */ /*1c90*/ IMAD.X R17, R16, 0x1, R23, P2 ; /* 0x0000000110117824 */ /* 0x000fe400010e0617 */ /*1ca0*/ IMAD.HI.U32 R16, R20, R21, RZ ; /* 0x0000001514107227 */ /* 0x000fe200078e00ff */ /*1cb0*/ SEL R23, R28, R15, !P5 ; /* 0x0000000f1c177207 */ /* 0x000fe40006800000 */ /*1cc0*/ IADD3.X R28, RZ, RZ, R17, P4, P3 ; /* 0x000000ffff1c7210 */ /* 0x000fe200027e6411 */ /*1cd0*/ IMAD.MOV.U32 R17, RZ, RZ, RZ ; /* 0x000000ffff117224 */ /* 0x000fc800078e00ff */ /*1ce0*/ IMAD.WIDE.U32 R16, R20, R23, R16 ; /* 0x0000001714107225 */ /* 0x000fc800078e0010 */ /*1cf0*/ IMAD R25, R28.reuse, R23, RZ ; /* 0x000000171c197224 */ /* 0x040fe400078e02ff */ /*1d00*/ IMAD.HI.U32 R16, P2, R28, R21, R16 ; /* 0x000000151c107227 */ /* 0x000fc80007840010 */ /*1d10*/ IMAD.HI.U32 R20, R28, R23, RZ ; /* 0x000000171c147227 */ /* 0x000fe200078e00ff */ /*1d20*/ IADD3 R25, P3, R25, R16, RZ ; /* 0x0000001019197210 */ /* 0x000fc60007f7e0ff */ /*1d30*/ IMAD.X R20, RZ, RZ, R20, P2 ; /* 0x000000ffff147224 */ /* 0x000fe400010e0614 */ /*1d40*/ IMAD.WIDE.U32 R16, R25, R18, RZ ; /* 0x0000001219107225 */ /* 0x000fc800078e00ff */ /*1d50*/ IMAD.X R27, RZ, RZ, R20, P3 ; /* 0x000000ffff1b7224 */ /* 0x000fe200018e0614 */ /*1d60*/ IADD3 R29, P3, -R16, R21, RZ ; /* 0x00000015101d7210 */ /* 0x000fe20007f7e1ff */ /*1d70*/ IMAD R17, R25, R19, R17 ; /* 0x0000001319117224 */ /* 0x000fc600078e0211 */ /*1d80*/ ISETP.GE.U32.AND P2, PT, R29, R18.reuse, PT ; /* 0x000000121d00720c */ /* 0x080fe20003f46070 */ /*1d90*/ IMAD R16, R27, R18, R17 ; /* 0x000000121b107224 */ /* 0x000fc800078e0211 */ /*1da0*/ IMAD.X R23, R23, 0x1, ~R16, P3 ; /* 0x0000000117177824 */ /* 0x000fe200018e0e10 */ /*1db0*/ IADD3 R17, P3, R29, -R18, RZ ; /* 0x800000121d117210 */ /* 0x000fe40007f7e0ff */ /*1dc0*/ IADD3 R16, R25, 0x1, RZ ; /* 0x0000000119107810 */ /* 0x000fe40007ffe0ff */ /*1dd0*/ ISETP.GE.U32.AND.EX P2, PT, R23.reuse, R19, PT, P2 ; /* 0x000000131700720c */ /* 0x040fe20003f46120 */ /*1de0*/ IMAD.X R21, R23, 0x1, ~R19, P3 ; /* 0x0000000117157824 */ /* 0x000fc600018e0e13 */ /*1df0*/ SEL R17, R17, R29, P2 ; /* 0x0000001d11117207 */ /* 0x000fe40001000000 */ /*1e00*/ SEL R21, R21, R23, P2 ; /* 0x0000001715157207 */ /* 0x000fe20001000000 */ /*1e10*/ IMAD.MOV.U32 R23, RZ, RZ, 0x0 ; /* 0x00000000ff177424 */ /* 0x000fe200078e00ff */ /*1e20*/ SEL R16, R16, R25, P2 ; /* 0x0000001910107207 */ /* 0x000fe40001000000 */ /*1e30*/ ISETP.GE.U32.AND P2, PT, R17, R18, PT ; /* 0x000000121100720c */ /* 0x000fe40003f46070 */ /*1e40*/ IADD3 R17, R16, 0x1, RZ ; /* 0x0000000110117810 */ /* 0x000fe40007ffe0ff */ /*1e50*/ ISETP.GE.U32.AND.EX P2, PT, R21, R19, PT, P2 ; /* 0x000000131500720c */ /* 0x000fc40003f46120 */ /*1e60*/ LOP3.LUT R18, R24, R15, RZ, 0x3c, !PT ; /* 0x0000000f18127212 */ /* 0x000fe400078e3cff */ /*1e70*/ SEL R17, R17, R16, P2 ; /* 0x0000001011117207 */ /* 0x000fe40001000000 */ /*1e80*/ ISETP.NE.U32.AND P2, PT, R26, RZ, PT ; /* 0x000000ff1a00720c */ /* 0x000fe40003f45070 */ /*1e90*/ ISETP.GE.AND P3, PT, R18, RZ, PT ; /* 0x000000ff1200720c */ /* 0x000fe20003f66270 */ /*1ea0*/ IMAD.MOV R16, RZ, RZ, -R17 ; /* 0x000000ffff107224 */ /* 0x000fe200078e0a11 */ /*1eb0*/ ISETP.NE.AND.EX P2, PT, R24, RZ, PT, P2 ; /* 0x000000ff1800720c */ /* 0x000fc80003f45320 */ /*1ec0*/ SEL R17, R16, R17, !P3 ; /* 0x0000001110117207 */ /* 0x000fc80005800000 */ /*1ed0*/ SEL R17, R17, 0xffffffff, P2 ; /* 0xffffffff11117807 */ /* 0x000fe20001000000 */ /*1ee0*/ RET.REL.NODEC R22 0x0 ; /* 0xffffe11016007950 */ /* 0x000fec0003c3ffff */ /*1ef0*/ UIADD3 UR4, UP1, URZ, -UR6, URZ ; /* 0x800000063f047290 */ /* 0x000fe4000ff3e03f */ /*1f00*/ UISETP.GE.AND UP0, UPT, UR7, URZ, UPT ; /* 0x0000003f0700728c */ /* 0x000fe4000bf06270 */ /*1f10*/ UIADD3.X UR5, URZ, ~UR7, URZ, UP1, !UPT ; /* 0x800000073f057290 */ /* 0x000fe40008ffe43f */ /*1f20*/ USEL UR4, UR4, UR6, !UP0 ; /* 0x0000000604047287 */ /* 0x000fe4000c000000 */ /*1f30*/ USEL UR5, UR5, UR7, !UP0 ; /* 0x0000000705057287 */ /* 0x000fd2000c000000 */ /*1f40*/ I2F.U64.RP R5, UR4 ; /* 0x0000000400057d12 */ /* 0x000e300008309000 */ /*1f50*/ MUFU.RCP R5, R5 ; /* 0x0000000500057308 */ /* 0x001e240000001000 */ /*1f60*/ IADD3 R6, R5, 0x1ffffffe, RZ ; /* 0x1ffffffe05067810 */ /* 0x001fcc0007ffe0ff */ /*1f70*/ F2I.U64.TRUNC R6, R6 ; /* 0x0000000600067311 */ /* 0x000e24000020d800 */ /*1f80*/ IMAD.WIDE.U32 R8, R6, UR4, RZ ; /* 0x0000000406087c25 */ /* 0x001fc8000f8e00ff */ /*1f90*/ IMAD R9, R6, UR5, R9 ; /* 0x0000000506097c24 */ /* 0x000fe2000f8e0209 */ /*1fa0*/ IADD3 R11, P0, RZ, -R8, RZ ; /* 0x80000008ff0b7210 */ /* 0x000fc60007f1e0ff */ /*1fb0*/ IMAD R9, R7, UR4, R9 ; /* 0x0000000407097c24 */ /* 0x000fe4000f8e0209 */ /*1fc0*/ IMAD.HI.U32 R8, R6, R11, RZ ; /* 0x0000000b06087227 */ /* 0x000fc800078e00ff */ /*1fd0*/ IMAD.X R13, RZ, RZ, ~R9, P0 ; /* 0x000000ffff0d7224 */ /* 0x000fe400000e0e09 */ /*1fe0*/ IMAD.MOV.U32 R9, RZ, RZ, R6 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0006 */ /*1ff0*/ IMAD R15, R7, R13.reuse, RZ ; /* 0x0000000d070f7224 */ /* 0x080fe400078e02ff */ /*2000*/ IMAD.WIDE.U32 R8, P0, R6, R13, R8 ; /* 0x0000000d06087225 */ /* 0x000fc80007800008 */ /*2010*/ IMAD.HI.U32 R5, R7, R13, RZ ; /* 0x0000000d07057227 */ /* 0x000fc800078e00ff */ /*2020*/ IMAD.HI.U32 R8, P1, R7, R11, R8 ; /* 0x0000000b07087227 */ /* 0x000fc80007820008 */ /*2030*/ IMAD.X R5, R5, 0x1, R7, P0 ; /* 0x0000000105057824 */ /* 0x000fe200000e0607 */ /*2040*/ IADD3 R9, P2, R15, R8, RZ ; /* 0x000000080f097210 */ /* 0x000fc80007f5e0ff */ /*2050*/ IADD3.X R5, RZ, RZ, R5, P2, P1 ; /* 0x000000ffff057210 */ /* 0x000fe200017e2405 */ /*2060*/ IMAD.WIDE.U32 R6, R9, UR4, RZ ; /* 0x0000000409067c25 */ /* 0x000fc8000f8e00ff */ /*2070*/ IMAD R8, R9, UR5, R7 ; /* 0x0000000509087c24 */ /* 0x000fe2000f8e0207 */ /*2080*/ IADD3 R7, P0, RZ, -R6, RZ ; /* 0x80000006ff077210 */ /* 0x000fc60007f1e0ff */ /*2090*/ IMAD R6, R5, UR4, R8 ; /* 0x0000000405067c24 */ /* 0x000fe4000f8e0208 */ /*20a0*/ IMAD.HI.U32 R8, R9, R7, RZ ; /* 0x0000000709087227 */ /* 0x000fc800078e00ff */ /*20b0*/ IMAD.X R6, RZ, RZ, ~R6, P0 ; /* 0x000000ffff067224 */ /* 0x000fc800000e0e06 */ /*20c0*/ IMAD.WIDE.U32 R8, P0, R9, R6, R8 ; /* 0x0000000609087225 */ /* 0x000fc80007800008 */ /*20d0*/ IMAD R10, R5.reuse, R6, RZ ; /* 0x00000006050a7224 */ /* 0x040fe400078e02ff */ /*20e0*/ IMAD.HI.U32 R9, P1, R5, R7, R8 ; /* 0x0000000705097227 */ /* 0x000fc80007820008 */ /*20f0*/ IMAD.HI.U32 R8, R5, R6, RZ ; /* 0x0000000605087227 */ /* 0x000fe200078e00ff */ /*2100*/ IADD3 R9, P2, R10, R9, RZ ; /* 0x000000090a097210 */ /* 0x000fc60007f5e0ff */ /*2110*/ IMAD.X R5, R8, 0x1, R5, P0 ; /* 0x0000000108057824 */ /* 0x000fe400000e0605 */ /*2120*/ IMAD.HI.U32 R6, R9, R2, RZ ; /* 0x0000000209067227 */ /* 0x000fc600078e00ff */ /*2130*/ IADD3.X R5, RZ, RZ, R5, P2, P1 ; /* 0x000000ffff057210 */ /* 0x000fe200017e2405 */ /*2140*/ IMAD.MOV.U32 R7, RZ, RZ, RZ ; /* 0x000000ffff077224 */ /* 0x000fc800078e00ff */ /*2150*/ IMAD.WIDE.U32 R6, RZ, R9, R6 ; /* 0x00000009ff067225 */ /* 0x000fcc00078e0006 */ /*2160*/ IMAD.HI.U32 R5, P0, R5, R2, R6 ; /* 0x0000000205057227 */ /* 0x000fca0007800006 */ /*2170*/ IADD3 R9, P1, RZ, R5, RZ ; /* 0x00000005ff097210 */ /* 0x000fe20007f3e0ff */ /*2180*/ IMAD.X R5, RZ, RZ, RZ, P0 ; /* 0x000000ffff057224 */ /* 0x000fc800000e06ff */ /*2190*/ IMAD.WIDE.U32 R6, R9, UR4, RZ ; /* 0x0000000409067c25 */ /* 0x000fc8000f8e00ff */ /*21a0*/ IMAD.X R5, RZ, RZ, R5, P1 ; /* 0x000000ffff057224 */ /* 0x000fe400008e0605 */ /*21b0*/ IMAD R8, R9, UR5, R7 ; /* 0x0000000509087c24 */ /* 0x000fe2000f8e0207 */ /*21c0*/ IADD3 R7, P1, -R6, R2, RZ ; /* 0x0000000206077210 */ /* 0x000fc60007f3e1ff */ /*21d0*/ IMAD R5, R5, UR4, R8 ; /* 0x0000000405057c24 */ /* 0x000fe2000f8e0208 */ /*21e0*/ ISETP.GE.U32.AND P0, PT, R7, UR4, PT ; /* 0x0000000407007c0c */ /* 0x000fc6000bf06070 */ /*21f0*/ IMAD.X R6, RZ, RZ, ~R5, P1 ; /* 0x000000ffff067224 */ /* 0x000fe200008e0e05 */ /*2200*/ IADD3 R2, P1, R7, -UR4, RZ ; /* 0x8000000407027c10 */ /* 0x000fc8000ff3e0ff */ /*2210*/ ISETP.GE.U32.AND.EX P0, PT, R6.reuse, UR5, PT, P0 ; /* 0x0000000506007c0c */ /* 0x040fe4000bf06100 */ /*2220*/ IADD3.X R5, R6, ~UR5, RZ, P1, !PT ; /* 0x8000000506057c10 */ /* 0x000fe40008ffe4ff */ /*2230*/ SEL R2, R2, R7, P0 ; /* 0x0000000702027207 */ /* 0x000fe40000000000 */ /*2240*/ SEL R5, R5, R6, P0 ; /* 0x0000000605057207 */ /* 0x000fe40000000000 */ /*2250*/ ISETP.GE.U32.AND P0, PT, R2, UR4, PT ; /* 0x0000000402007c0c */ /* 0x000fe4000bf06070 */ /*2260*/ ISETP.NE.U32.AND P1, PT, RZ, UR6, PT ; /* 0x00000006ff007c0c */ /* 0x000fc4000bf25070 */ /*2270*/ IADD3 R9, R2, -UR4, RZ ; /* 0x8000000402097c10 */ /* 0x000fe4000fffe0ff */ /*2280*/ ISETP.GE.U32.AND.EX P0, PT, R5, UR5, PT, P0 ; /* 0x0000000505007c0c */ /* 0x000fe2000bf06100 */ /*2290*/ IMAD.MOV.U32 R5, RZ, RZ, 0x0 ; /* 0x00000000ff057424 */ /* 0x000fe200078e00ff */ /*22a0*/ ISETP.NE.AND.EX P1, PT, RZ, UR7, PT, P1 ; /* 0x00000007ff007c0c */ /* 0x000fe4000bf25310 */ /*22b0*/ SEL R9, R9, R2, P0 ; /* 0x0000000209097207 */ /* 0x000fc80000000000 */ /*22c0*/ SEL R9, R9, 0xffffffff, P1 ; /* 0xffffffff09097807 */ /* 0x000fe20000800000 */ /*22d0*/ RET.REL.NODEC R4 0x0 ; /* 0xffffdd2004007950 */ /* 0x000fec0003c3ffff */ /*22e0*/ BRA 0x22e0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*22f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2300*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2310*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2320*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2330*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2340*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2350*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2360*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2370*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z14GPU_validationv .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ MOV R0, 0x8 ; /* 0x0000000800007802 */ /* 0x000fe20000000f00 */ /*0020*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x0] ; /* 0x01000000ff047624 */ /* 0x000fe200078e00ff */ /*0030*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*0040*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x4] ; /* 0x01000100ff057624 */ /* 0x000fe200078e00ff */ /*0050*/ LDC.64 R2, c[0x4][R0] ; /* 0x0100000000027b82 */ /* 0x00006c0000000a00 */ /*0060*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fe40000000000 */ /*0070*/ MOV R11, 0xe0 ; /* 0x000000e0000b7802 */ /* 0x000fe40000000f00 */ /*0080*/ MOV R20, 0x60 ; /* 0x0000006000147802 */ /* 0x000fe40000000f00 */ /*0090*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*00a0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x001fc40000000f00 */ /*00b0*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*00c0*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*00d0*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x002fea0003c00000 */ /*00e0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00f0*/ BRA 0xf0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> // __device__ float lerp1d(int a, int b, float w) // { // if(b>a){ // return a + w*(b-a); // } // else{ // return b + w*(a-b); // } // } __device__ double lerp1d(int a, int b, float w) { return fma(w, (float)b, fma(-w,(float)a,(float)a)); } __device__ double lerp2d(int f00, int f01, int f10, int f11, float centroid_h, float centroid_w ) { centroid_w = (1 + lroundf(centroid_w) - centroid_w)/2; centroid_h = (1 + lroundf(centroid_h) - centroid_h)/2; double r0, r1, r; r0 = lerp1d(f00,f01,centroid_w); r1 = lerp1d(f10,f11,centroid_w); r = lerp1d(r0, r1, centroid_h); //+ 0.00001 // printf("%f, %f | %f, %f | %f | %d, %d, %d, %d \n", centroid_h , centroid_w, r0, r1, r, f00, f01, f10, f11); return r; } __global__ void GPU_validation(void) { printf("GPU has been activated \n"); } __global__ void cuRESIZE(unsigned char* src_img, unsigned char* dst_img, const int src_h, const int src_w, const int dst_h, const int dst_w, const float scale_h, const float scale_w) { /* Input: src_img - NHWC channel C, default = 3 Output: dst_img - NHWC */ // int const N = gridDim.y; // batch size int const n = blockIdx.y; // batch number int const C = gridDim.z; // channel int const c = blockIdx.z; // channel number long idx = n * blockDim.x * gridDim.x * C + threadIdx.x * gridDim.x * C + blockIdx.x * C + c; // some overhead threads in each image process // when thread idx in one image exceed one image size return; if (idx%(blockDim.x * gridDim.x * C) >= dst_h* dst_w * C){return;} /* Now implementation : ( (1024 * int(DST_SIZE/3/1024)+1) - (src_h * src_w) )* N = overhead * N times to do: put the batch into gridDim.x dim3 dimGrid(int(DST_SIZE*batch/3/1024)+1,1,3); */ int H = dst_h; int W = dst_w; int img_coor = idx % (dst_h*dst_w*C); //coordinate of one image, not idx of batch image int h = img_coor / (W*C); // dst idx int w = img_coor % (W*C)/C; // dst idx float centroid_h, centroid_w; centroid_h = scale_h * (h + 0.5); // h w c -> x, y, z : 1080 , 1920 , 3 centroid_w = scale_w * (w + 0.5); // // unsigned long = 4,294,967,295 , up to (1080p,RGB)*600 imgs long f00,f01,f10,f11; int src_h_idx = lroundf(centroid_h)-1; int src_w_idx = lroundf(centroid_w)-1; if (src_h_idx<0){src_h_idx=0;} if (src_w_idx<0){src_w_idx=0;} // printf("h:%d w:%d\n",src_h_idx,src_w_idx); // printf("src_h_idx:%d , h: %d | src_w_idx:%d , w: %d\n",src_h_idx,h,src_w_idx,w); // idx = NHWC = n*(HWC) + h*(WC) + w*C + c; f00 = n * src_h * src_w * C + src_h_idx * src_w * C + src_w_idx * C + c; f01 = n * src_h * src_w * C + src_h_idx * src_w * C + (src_w_idx+1) * C + c; f10 = n * src_h * src_w * C + (src_h_idx+1) * src_w * C + src_w_idx * C + c; f11 = n * src_h * src_w * C + (src_h_idx+1) * src_w * C + (src_w_idx+1) * C + c; int rs; if (int(f10/ (src_h * src_w * C)) > n ){ centroid_w = (1 + lroundf(centroid_w) - centroid_w)/2; rs = lroundf(lerp1d(f00,f01,centroid_w)); }else{ rs = lroundf(lerp2d(src_img[f00], src_img[f01], src_img[f10], src_img[f11], centroid_h, centroid_w)); } long dst_idx = n * (H * W * C) + h * (W * C) + w * C + c; dst_img[dst_idx] = (unsigned char)rs; } int main(){ int SRC_HEIGHT = 20; int SRC_WIDTH = 20; int SRC_SIZE = SRC_HEIGHT * SRC_WIDTH * 3; int DST_HEIGHT = 40; int DST_WIDTH = 40; int DST_SIZE = DST_HEIGHT * DST_WIDTH * 3; int batch = 1; // cudaStream_t stream1, stream2, stream3, stream4 ; hipStream_t stream1; hipStreamCreate ( &stream1) ; dim3 dimBlock(1024, 1,1); // maximum threads: 1024 dim3 dimGrid(int(DST_SIZE/3/1024)+1,batch,3); unsigned char host_src[SRC_SIZE]; // unsigned char host_dst[1108992]; unsigned char host_dst[DST_SIZE]; // init src image for(int i = 0; i < SRC_SIZE; i++){ host_src[i] = i+1; // host_src[i] = (i%3); } float scale_h = (float)SRC_HEIGHT / DST_HEIGHT; float scale_w = (float)SRC_WIDTH / DST_WIDTH; unsigned char *device_src, *device_dst; hipMalloc((unsigned char **)&device_src, SRC_SIZE* sizeof(unsigned char)); hipMalloc((unsigned char **)&device_dst, DST_SIZE* sizeof(unsigned char)); hipMemcpy(device_src , host_src , SRC_SIZE * sizeof(unsigned char), hipMemcpyHostToDevice); GPU_validation<<<1,1>>>(); hipDeviceSynchronize(); cuRESIZE<<<dimGrid, dimBlock, 0, stream1>>>(device_src, device_dst, SRC_HEIGHT, SRC_WIDTH, DST_HEIGHT, DST_WIDTH, scale_h, scale_w); hipDeviceSynchronize(); // for(int i = 0; i<10; i++){ // tester<<<dimGrid, dimBlock>>>(device_src, device_dst, // SRC_HEIGHT, SRC_WIDTH, // scale_h, scale_w); // cudaDeviceSynchronize(); // } hipMemcpy(host_dst, device_dst, DST_SIZE * sizeof(unsigned char), hipMemcpyDeviceToHost); // DEBUG : print first image in batch , first 30 pixel in 3 channels. // for(int i = 0; i < 30*3; i+=3){ // NHWC // printf("%d\n",host_src[i]); // } printf("============================\n"); for(int c = 0; c<3*DST_HEIGHT*DST_WIDTH ; c+=DST_HEIGHT*DST_WIDTH){ // if NCHW for(int i = 0 ; i < 30; i++){ printf("%d %d %d\n", c+i, i, host_dst[c+i]); } printf("------------------------------\n"); } // print first 30 elements from each chanel // for(int c = 0; c<3; c++){ // NHWC // for(int i = 0 ; i < 30; i++){ // int idx = i*3 +c; // printf("%d %d %d\n", c+i*3, i, host_dst[idx]); // } // printf("------------------------------\n"); // } // int count_0=0; // int count_1=0; // int count_2=0; // for(int idx = 0; idx<sizeof(host_dst)/sizeof(unsigned char); idx++){ // NHWC // printf("%d %d\n", idx, host_dst[idx]); // if (host_dst[idx]==0){count_0++;} // if (host_dst[idx]==1){count_1++;} // if (host_dst[idx]==2){count_2++;} // } // printf("%d, %d, %d\n",count_0,count_1,count_2); // printf("%ld \n",sizeof(host_dst)/sizeof(unsigned char)); hipFree(device_src); hipFree(device_dst); return 0; } // clear && nvcc resize_free.cu -o resize_free.o && ./resize_free.o
.text .file "resize_free.hip" .globl _Z29__device_stub__GPU_validationv # -- Begin function _Z29__device_stub__GPU_validationv .type _Z29__device_stub__GPU_validationv,@function _Z29__device_stub__GPU_validationv: # @_Z29__device_stub__GPU_validationv .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $56, %rsp .cfi_def_cfa_offset 96 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rbx leaq 24(%rsp), %r14 leaq 16(%rsp), %r15 leaq 8(%rsp), %r12 movq %rbx, %rdi movq %r14, %rsi movq %r15, %rdx movq %r12, %rcx callq __hipPopCallConfiguration movq (%rbx), %rsi movl 8(%rbx), %edx movq (%r14), %rcx movl 8(%r14), %r8d movq %rsp, %r9 movl $_Z14GPU_validationv, %edi pushq (%r12) .cfi_adjust_cfa_offset 8 pushq (%r15) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $72, %rsp .cfi_adjust_cfa_offset -72 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z29__device_stub__GPU_validationv, .Lfunc_end0-_Z29__device_stub__GPU_validationv .cfi_endproc # -- End function .globl _Z23__device_stub__cuRESIZEPhS_iiiiff # -- Begin function _Z23__device_stub__cuRESIZEPhS_iiiiff .type _Z23__device_stub__cuRESIZEPhS_iiiiff,@function _Z23__device_stub__cuRESIZEPhS_iiiiff: # @_Z23__device_stub__cuRESIZEPhS_iiiiff .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $160, %rsp .cfi_def_cfa_offset 208 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 56(%rsp), %rax movq %rdi, (%rax) leaq 48(%rsp), %rdi movq %rsi, (%rdi) leaq 28(%rsp), %rsi movl %edx, (%rsi) leaq 24(%rsp), %rdx movl %ecx, (%rdx) leaq 20(%rsp), %rcx movl %r8d, (%rcx) leaq 16(%rsp), %r8 movl %r9d, (%r8) leaq 12(%rsp), %r9 movss %xmm0, (%r9) leaq 8(%rsp), %r10 movss %xmm1, (%r10) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) movq %r8, 40(%rbx) movq %r9, 48(%rbx) movq %r10, 56(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 40(%rsp), %r12 leaq 32(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z8cuRESIZEPhS_iiiiff, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $176, %rsp .cfi_adjust_cfa_offset -176 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z23__device_stub__cuRESIZEPhS_iiiiff, .Lfunc_end1-_Z23__device_stub__cuRESIZEPhS_iiiiff .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function main .LCPI2_0: .long 0x3f000000 # float 0.5 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $6032, %rsp # imm = 0x1790 .cfi_def_cfa_offset 6080 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rdi callq hipStreamCreate movq %rsp, %r15 xorl %eax, %eax .LBB2_1: # =>This Inner Loop Header: Depth=1 leaq 1(%rax), %rcx movb %cl, 32(%rsp,%rax) movq %rcx, %rax cmpq $1200, %rcx # imm = 0x4B0 jne .LBB2_1 # %bb.2: movabsq $4294967297, %rbx # imm = 0x100000001 leaq 16(%rsp), %r14 movl $1200, %esi # imm = 0x4B0 movq %r14, %rdi callq hipMalloc leaq 8(%rsp), %rdi movl $4800, %esi # imm = 0x12C0 callq hipMalloc movq (%r14), %rdi leaq 32(%rsp), %rsi movl $1200, %edx # imm = 0x4B0 movl $1, %ecx callq hipMemcpy movq %rbx, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_4 # %bb.3: callq _Z29__device_stub__GPU_validationv .LBB2_4: callq hipDeviceSynchronize movq 24(%rsp), %r9 leaq 1(%rbx), %rdi addq $1023, %rbx # imm = 0x3FF movl $3, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_6 # %bb.5: movq 16(%rsp), %rdi movq 8(%rsp), %rsi movss .LCPI2_0(%rip), %xmm0 # xmm0 = mem[0],zero,zero,zero movl $20, %edx movl $20, %ecx movl $40, %r8d movl $40, %r9d movaps %xmm0, %xmm1 callq _Z23__device_stub__cuRESIZEPhS_iiiiff .LBB2_6: callq hipDeviceSynchronize movq 8(%rsp), %rsi leaq 1232(%rsp), %rbx movl $4800, %edx # imm = 0x12C0 movq %rbx, %rdi movl $2, %ecx callq hipMemcpy movl $.Lstr, %edi callq puts@PLT movl $1600, %r12d # imm = 0x640 xorl %r13d, %r13d .LBB2_7: # %.preheader # =>This Loop Header: Depth=1 # Child Loop BB2_8 Depth 2 xorl %r14d, %r14d .LBB2_8: # Parent Loop BB2_7 Depth=1 # => This Inner Loop Header: Depth=2 movl %r14d, %esi orl %r13d, %esi movzbl (%rbx,%r14), %ecx movl $.L.str.1, %edi movl %r14d, %edx xorl %eax, %eax callq printf incq %r14 cmpq $30, %r14 jne .LBB2_8 # %bb.9: # in Loop: Header=BB2_7 Depth=1 movl $.Lstr.1, %edi callq puts@PLT leaq (%r12,%r13), %rax addq %r12, %rbx cmpq $3200, %r13 # imm = 0xC80 movq %rax, %r13 jb .LBB2_7 # %bb.10: movq 16(%rsp), %rdi callq hipFree movq 8(%rsp), %rdi callq hipFree movq %r15, %rsp xorl %eax, %eax addq $6032, %rsp # imm = 0x1790 .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size main, .Lfunc_end2-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB3_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB3_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z14GPU_validationv, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z8cuRESIZEPhS_iiiiff, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end3: .size __hip_module_ctor, .Lfunc_end3-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB4_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB4_2: retq .Lfunc_end4: .size __hip_module_dtor, .Lfunc_end4-__hip_module_dtor .cfi_endproc # -- End function .type _Z14GPU_validationv,@object # @_Z14GPU_validationv .section .rodata,"a",@progbits .globl _Z14GPU_validationv .p2align 3, 0x0 _Z14GPU_validationv: .quad _Z29__device_stub__GPU_validationv .size _Z14GPU_validationv, 8 .type _Z8cuRESIZEPhS_iiiiff,@object # @_Z8cuRESIZEPhS_iiiiff .globl _Z8cuRESIZEPhS_iiiiff .p2align 3, 0x0 _Z8cuRESIZEPhS_iiiiff: .quad _Z23__device_stub__cuRESIZEPhS_iiiiff .size _Z8cuRESIZEPhS_iiiiff, 8 .type .L.str.1,@object # @.str.1 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.1: .asciz "%d %d %d\n" .size .L.str.1, 10 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z14GPU_validationv" .size .L__unnamed_1, 20 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_Z8cuRESIZEPhS_iiiiff" .size .L__unnamed_2, 22 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "============================" .size .Lstr, 29 .type .Lstr.1,@object # @str.1 .Lstr.1: .asciz "------------------------------" .size .Lstr.1, 31 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z29__device_stub__GPU_validationv .addrsig_sym _Z23__device_stub__cuRESIZEPhS_iiiiff .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z14GPU_validationv .addrsig_sym _Z8cuRESIZEPhS_iiiiff .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z14GPU_validationv ; -- Begin function _Z14GPU_validationv .globl _Z14GPU_validationv .p2align 8 .type _Z14GPU_validationv,@function _Z14GPU_validationv: ; @_Z14GPU_validationv ; %bb.0: s_load_b64 s[2:3], s[0:1], 0x50 v_mbcnt_lo_u32_b32 v2, -1, 0 v_mov_b32_e32 v0, 0 v_mov_b32_e32 v1, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mov_b32_e32 v7, v2 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v7 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_6 ; %bb.1: v_mov_b32_e32 v3, 0 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[10:11], v3, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[0:1], v3, s[2:3] offset:40 global_load_b64 v[4:5], v3, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v0, v0, v10 v_and_b32_e32 v1, v1, v11 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v6, v0, 24 v_mul_lo_u32 v1, v1, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v6, v1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, v5, v1, vcc_lo global_load_b64 v[8:9], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v3, v[8:11], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[0:1], v[10:11] s_cbranch_execz .LBB0_5 ; %bb.2: ; %.preheader3.i.i.i.preheader s_mov_b32 s5, 0 .LBB0_3: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[2:3] offset:40 global_load_b64 v[8:9], v3, s[2:3] v_dual_mov_b32 v11, v1 :: v_dual_mov_b32 v10, v0 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v10 v_and_b32_e32 v6, v5, v11 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[0:1], null, v4, 24, v[8:9] v_mad_u64_u32 v[4:5], null, v6, 24, v[1:2] s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v1, v4 global_load_b64 v[8:9], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v3, v[8:11], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[10:11] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_3 ; %bb.4: ; %Flow258 s_or_b32 exec_lo, exec_lo, s5 .LBB0_5: ; %Flow260 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_6: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v8, 0 v_readfirstlane_b32 s4, v0 v_readfirstlane_b32 s5, v1 s_mov_b32 s10, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[9:10], v8, s[2:3] offset:40 global_load_b128 v[3:6], v8, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v9 v_readfirstlane_b32 s7, v10 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_8 ; %bb.7: v_dual_mov_b32 v9, s10 :: v_dual_mov_b32 v10, v8 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v3, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s10, v4, vcc_lo v_dual_mov_b32 v11, 2 :: v_dual_mov_b32 v12, 1 global_store_b128 v[0:1], v[9:12], off offset:8 .LBB0_8: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[0:1], 6, v[7:8] s_waitcnt vmcnt(0) v_add_co_u32 v5, vcc_lo, v5, s6 v_add_co_ci_u32_e32 v6, vcc_lo, s7, v6, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v5, v0 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_add_co_ci_u32_e32 v1, vcc_lo, v6, v1, vcc_lo v_dual_mov_b32 v7, 33 :: v_dual_mov_b32 v10, v8 v_mov_b32_e32 v9, v8 v_dual_mov_b32 v11, s12 :: v_dual_mov_b32 v14, s15 v_dual_mov_b32 v12, s13 :: v_dual_mov_b32 v13, s14 s_clause 0x3 global_store_b128 v[0:1], v[7:10], off global_store_b128 v[0:1], v[11:14], off offset:16 global_store_b128 v[0:1], v[11:14], off offset:32 global_store_b128 v[0:1], v[11:14], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_16 ; %bb.9: v_mov_b32_e32 v11, 0 s_mov_b32 s7, exec_lo s_clause 0x1 global_load_b64 v[14:15], v11, s[2:3] offset:32 glc global_load_b64 v[5:6], v11, s[2:3] offset:40 v_dual_mov_b32 v12, s4 :: v_dual_mov_b32 v13, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v6, s5, v6 v_and_b32_e32 v5, s4, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v6, v6, 24 v_mul_hi_u32 v7, v5, 24 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v6, v7, v6 v_add_co_u32 v9, vcc_lo, v3, v5 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v10, vcc_lo, v4, v6, vcc_lo global_store_b64 v[9:10], v[14:15], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v11, v[12:15], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[7:8], v[14:15] s_cbranch_execz .LBB0_12 ; %bb.10: ; %.preheader1.i.i.i.preheader s_mov_b32 s10, 0 .LBB0_11: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v5, s4 :: v_dual_mov_b32 v6, s5 s_sleep 1 global_store_b64 v[9:10], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v11, v[5:8], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[5:6], v[7:8] v_dual_mov_b32 v8, v6 :: v_dual_mov_b32 v7, v5 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_11 .LBB0_12: ; %Flow256 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v8, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v7, s10, 0 global_load_b64 v[5:6], v8, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v7 s_cbranch_execz .LBB0_14 ; %bb.13: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v7, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[5:6], v[7:8], off offset:8 .LBB0_14: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[7:8], v[5:6], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[7:8] s_cbranch_vccnz .LBB0_16 ; %bb.15: global_load_b32 v5, v[5:6], off offset:24 v_mov_b32_e32 v6, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v5 s_waitcnt_vscnt null, 0x0 global_store_b64 v[7:8], v[5:6], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_16: ; %Flow257 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v3, vcc_lo, v3, s9 v_add_co_ci_u32_e32 v4, vcc_lo, s8, v4, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v3, 20 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v4, vcc_lo .LBB0_17: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v5, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_19 ; %bb.18: ; in Loop: Header=BB0_17 Depth=1 global_load_b32 v5, v[3:4], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v5, 1, v5 .LBB0_19: ; in Loop: Header=BB0_17 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v5 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_21 ; %bb.20: ; in Loop: Header=BB0_17 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_22 .LBB0_21: ; in Loop: Header=BB0_17 Depth=1 s_mov_b32 s1, -1 .LBB0_22: ; %Flow251 ; in Loop: Header=BB0_17 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_17 ; %bb.23: global_load_b64 v[0:1], v[0:1], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_27 ; %bb.24: v_mov_b32_e32 v9, 0 s_clause 0x2 global_load_b64 v[5:6], v9, s[2:3] offset:40 global_load_b64 v[10:11], v9, s[2:3] offset:24 glc global_load_b64 v[7:8], v9, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v12, vcc_lo, v5, 1 v_add_co_ci_u32_e32 v13, vcc_lo, 0, v6, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v12, s4 v_add_co_ci_u32_e32 v4, vcc_lo, s5, v13, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[3:4] v_dual_cndmask_b32 v4, v4, v13 :: v_dual_cndmask_b32 v3, v3, v12 v_and_b32_e32 v6, v4, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v5, v3, v5 v_mul_lo_u32 v6, v6, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v12, v5, 24 v_mul_lo_u32 v5, v5, 24 v_add_nc_u32_e32 v6, v12, v6 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v7, vcc_lo, v7, v5 v_mov_b32_e32 v5, v10 v_add_co_ci_u32_e32 v8, vcc_lo, v8, v6, vcc_lo v_mov_b32_e32 v6, v11 global_store_b64 v[7:8], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v9, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[5:6], v[10:11] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_27 ; %bb.25: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB0_26: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[7:8], v[5:6], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v9, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[10:11], v[5:6] v_dual_mov_b32 v5, v10 :: v_dual_mov_b32 v6, v11 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_26 .LBB0_27: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[4:5] s_add_u32 s4, s4, .str@rel32@lo+4 s_addc_u32 s5, s5, .str@rel32@hi+12 s_mov_b32 s0, -1 s_cmp_lg_u64 s[4:5], 0 s_cbranch_scc0 .LBB0_113 ; %bb.28: s_waitcnt vmcnt(0) v_dual_mov_b32 v8, v1 :: v_dual_and_b32 v7, -3, v0 v_dual_mov_b32 v28, 0 :: v_dual_mov_b32 v5, 2 v_mov_b32_e32 v6, 1 s_mov_b64 s[6:7], 25 .LBB0_29: ; =>This Loop Header: Depth=1 ; Child Loop BB0_32 Depth 2 ; Child Loop BB0_39 Depth 2 ; Child Loop BB0_47 Depth 2 ; Child Loop BB0_55 Depth 2 ; Child Loop BB0_63 Depth 2 ; Child Loop BB0_71 Depth 2 ; Child Loop BB0_79 Depth 2 ; Child Loop BB0_87 Depth 2 ; Child Loop BB0_95 Depth 2 ; Child Loop BB0_101 Depth 2 ; Child Loop BB0_110 Depth 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u64_e64 s0, s[6:7], 56 ; implicit-def: $sgpr15 s_and_b32 s0, s0, exec_lo s_cselect_b32 s8, s6, 56 s_cselect_b32 s9, s7, 0 s_cmp_gt_u32 s8, 7 s_mov_b32 s0, -1 s_cbranch_scc1 .LBB0_34 ; %bb.30: ; in Loop: Header=BB0_29 Depth=1 s_waitcnt vmcnt(0) v_mov_b32_e32 v9, 0 v_mov_b32_e32 v10, 0 s_cmp_eq_u32 s8, 0 s_cbranch_scc1 .LBB0_33 ; %bb.31: ; %.preheader31.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_lshl_b64 s[0:1], s[8:9], 3 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], s[4:5] .LBB0_32: ; %.preheader31.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v3, v28, s[12:13] s_waitcnt vmcnt(0) v_and_b32_e32 v27, 0xffff, v3 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[27:28] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_add_u32 s12, s12, 1 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s0, s10 v_or_b32_e32 v9, v3, v9 v_or_b32_e32 v10, v4, v10 s_cbranch_scc1 .LBB0_32 .LBB0_33: ; %Flow226 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s0, 0 s_mov_b32 s15, 0 .LBB0_34: ; %Flow228 ; in Loop: Header=BB0_29 Depth=1 s_and_not1_b32 vcc_lo, exec_lo, s0 s_mov_b64 s[0:1], s[4:5] s_cbranch_vccnz .LBB0_36 ; %bb.35: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[9:10], v28, s[4:5] s_add_i32 s15, s8, -8 s_add_u32 s0, s4, 8 s_addc_u32 s1, s5, 0 .LBB0_36: ; %.loopexit32.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_41 ; %bb.37: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v11, 0 v_mov_b32_e32 v12, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_40 ; %bb.38: ; %.preheader29.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_39: ; %.preheader29.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v3, v28, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v27, 0xffff, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[27:28] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v11, v3, v11 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v12, v4, v12 s_cbranch_scc1 .LBB0_39 .LBB0_40: ; %Flow221 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_42 .LBB0_41: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr11_vgpr12 ; implicit-def: $sgpr14 .LBB0_42: ; %Flow223 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_44 ; %bb.43: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[11:12], v28, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_44: ; %.loopexit30.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_49 ; %bb.45: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v13, 0 v_mov_b32_e32 v14, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_48 ; %bb.46: ; %.preheader27.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_47: ; %.preheader27.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v3, v28, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v27, 0xffff, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[27:28] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s14, s12 v_or_b32_e32 v13, v3, v13 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v14, v4, v14 s_cbranch_scc1 .LBB0_47 .LBB0_48: ; %Flow216 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s15, 0 s_branch .LBB0_50 .LBB0_49: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $sgpr15 .LBB0_50: ; %Flow218 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_52 ; %bb.51: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[13:14], v28, s[0:1] s_add_i32 s15, s14, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_52: ; %.loopexit28.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_57 ; %bb.53: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v15, 0 v_mov_b32_e32 v16, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_56 ; %bb.54: ; %.preheader25.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_55: ; %.preheader25.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v3, v28, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v27, 0xffff, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[27:28] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v15, v3, v15 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v16, v4, v16 s_cbranch_scc1 .LBB0_55 .LBB0_56: ; %Flow211 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_58 .LBB0_57: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr15_vgpr16 ; implicit-def: $sgpr14 .LBB0_58: ; %Flow213 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_60 ; %bb.59: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[15:16], v28, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_60: ; %.loopexit26.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_65 ; %bb.61: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v17, 0 v_mov_b32_e32 v18, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_64 ; %bb.62: ; %.preheader23.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_63: ; %.preheader23.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v3, v28, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v27, 0xffff, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[27:28] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s14, s12 v_or_b32_e32 v17, v3, v17 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v18, v4, v18 s_cbranch_scc1 .LBB0_63 .LBB0_64: ; %Flow206 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s15, 0 s_branch .LBB0_66 .LBB0_65: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $sgpr15 .LBB0_66: ; %Flow208 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_68 ; %bb.67: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[17:18], v28, s[0:1] s_add_i32 s15, s14, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_68: ; %.loopexit24.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_73 ; %bb.69: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v19, 0 v_mov_b32_e32 v20, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_72 ; %bb.70: ; %.preheader21.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_71: ; %.preheader21.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v3, v28, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v27, 0xffff, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[27:28] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v19, v3, v19 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v20, v4, v20 s_cbranch_scc1 .LBB0_71 .LBB0_72: ; %Flow201 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_74 .LBB0_73: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr19_vgpr20 ; implicit-def: $sgpr14 .LBB0_74: ; %Flow203 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_76 ; %bb.75: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[19:20], v28, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_76: ; %.loopexit22.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_81 ; %bb.77: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v21, 0 v_mov_b32_e32 v22, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_80 ; %bb.78: ; %.preheader.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], s[0:1] .LBB0_79: ; %.preheader.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v3, v28, s[12:13] s_add_i32 s14, s14, -1 s_waitcnt vmcnt(0) v_and_b32_e32 v27, 0xffff, v3 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[27:28] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_add_u32 s12, s12, 1 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s14, 0 v_or_b32_e32 v21, v3, v21 v_or_b32_e32 v22, v4, v22 s_cbranch_scc1 .LBB0_79 .LBB0_80: ; %Flow196 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_branch .LBB0_82 .LBB0_81: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 .LBB0_82: ; %Flow198 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_84 ; %bb.83: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[21:22], v28, s[0:1] .LBB0_84: ; %.loopexit.i ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v27, v2 v_mov_b32_e32 v3, 0 v_mov_b32_e32 v4, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v27 v_cmp_eq_u32_e64 s0, s0, v27 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_90 ; %bb.85: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[25:26], v28, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[3:4], v28, s[2:3] offset:40 global_load_b64 v[23:24], v28, s[2:3] s_mov_b32 s10, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v26 v_and_b32_e32 v3, v3, v25 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v4, v4, 24 v_mul_hi_u32 v29, v3, 24 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v4, v29, v4 s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v23, v3 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, v24, v4, vcc_lo global_load_b64 v[23:24], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[3:4], v28, v[23:26], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[3:4], v[25:26] s_cbranch_execz .LBB0_89 ; %bb.86: ; %.preheader3.i.i19.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s11, 0 .LBB0_87: ; %.preheader3.i.i19.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 s_clause 0x1 global_load_b64 v[23:24], v28, s[2:3] offset:40 global_load_b64 v[29:30], v28, s[2:3] v_dual_mov_b32 v26, v4 :: v_dual_mov_b32 v25, v3 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v23, v23, v25 s_waitcnt vmcnt(0) v_mad_u64_u32 v[3:4], null, v23, 24, v[29:30] v_and_b32_e32 v29, v24, v26 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[23:24], null, v29, 24, v[4:5] v_mov_b32_e32 v4, v23 global_load_b64 v[23:24], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[3:4], v28, v[23:26], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[3:4], v[25:26] s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_87 ; %bb.88: ; %Flow191 ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s11 .LBB0_89: ; %Flow193 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s10 .LBB0_90: ; %.loopexit4.i.i14.i ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_clause 0x1 global_load_b64 v[29:30], v28, s[2:3] offset:40 global_load_b128 v[23:26], v28, s[2:3] v_readfirstlane_b32 s10, v3 v_readfirstlane_b32 s11, v4 s_mov_b32 s16, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s12, v29 v_readfirstlane_b32 s13, v30 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[12:13], s[10:11], s[12:13] s_mul_i32 s1, s13, 24 s_mul_hi_u32 s14, s12, 24 s_mul_i32 s15, s12, 24 s_and_saveexec_b32 s17, s0 s_cbranch_execz .LBB0_92 ; %bb.91: ; in Loop: Header=BB0_29 Depth=1 v_dual_mov_b32 v3, s16 :: v_dual_mov_b32 v4, v28 s_add_i32 s16, s14, s1 s_waitcnt vmcnt(0) v_add_co_u32 v29, vcc_lo, v23, s15 v_add_co_ci_u32_e32 v30, vcc_lo, s16, v24, vcc_lo global_store_b128 v[29:30], v[3:6], off offset:8 .LBB0_92: ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s17 v_cmp_gt_u64_e64 vcc_lo, s[6:7], 56 v_or_b32_e32 v3, 2, v7 s_lshl_b64 s[12:13], s[12:13], 12 s_lshl_b32 s16, s8, 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_add_i32 s16, s16, 28 v_cndmask_b32_e32 v7, v3, v7, vcc_lo v_lshlrev_b64 v[3:4], 6, v[27:28] s_waitcnt vmcnt(0) v_add_co_u32 v25, vcc_lo, v25, s12 v_add_co_ci_u32_e32 v26, vcc_lo, s13, v26, vcc_lo s_and_b32 s16, s16, 0x1e0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v3, vcc_lo, v25, v3 v_and_or_b32 v7, 0xffffff1f, v7, s16 v_add_co_ci_u32_e32 v4, vcc_lo, v26, v4, vcc_lo s_clause 0x3 global_store_b128 v[3:4], v[7:10], off global_store_b128 v[3:4], v[11:14], off offset:16 global_store_b128 v[3:4], v[15:18], off offset:32 global_store_b128 v[3:4], v[19:22], off offset:48 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_100 ; %bb.93: ; in Loop: Header=BB0_29 Depth=1 s_clause 0x1 global_load_b64 v[15:16], v28, s[2:3] offset:32 glc global_load_b64 v[7:8], v28, s[2:3] offset:40 v_dual_mov_b32 v13, s10 :: v_dual_mov_b32 v14, s11 s_waitcnt vmcnt(0) v_readfirstlane_b32 s16, v7 v_readfirstlane_b32 s17, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[16:17], s[16:17], s[10:11] s_mul_i32 s13, s17, 24 s_mul_hi_u32 s17, s16, 24 s_mul_i32 s16, s16, 24 s_add_i32 s17, s17, s13 v_add_co_u32 v11, vcc_lo, v23, s16 v_add_co_ci_u32_e32 v12, vcc_lo, s17, v24, vcc_lo s_mov_b32 s13, exec_lo global_store_b64 v[11:12], v[15:16], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v28, v[13:16], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[9:10], v[15:16] s_cbranch_execz .LBB0_96 ; %bb.94: ; %.preheader1.i.i17.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s16, 0 .LBB0_95: ; %.preheader1.i.i17.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 v_dual_mov_b32 v7, s10 :: v_dual_mov_b32 v8, s11 s_sleep 1 global_store_b64 v[11:12], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v28, v[7:10], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[9:10] v_dual_mov_b32 v10, v8 :: v_dual_mov_b32 v9, v7 s_or_b32 s16, vcc_lo, s16 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s16 s_cbranch_execnz .LBB0_95 .LBB0_96: ; %Flow189 ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s13 global_load_b64 v[7:8], v28, s[2:3] offset:16 s_mov_b32 s16, exec_lo s_mov_b32 s13, exec_lo v_mbcnt_lo_u32_b32 v9, s16, 0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v9 s_cbranch_execz .LBB0_98 ; %bb.97: ; in Loop: Header=BB0_29 Depth=1 s_bcnt1_i32_b32 s16, s16 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v27, s16 s_waitcnt vmcnt(0) global_atomic_add_u64 v[7:8], v[27:28], off offset:8 .LBB0_98: ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s13 s_waitcnt vmcnt(0) global_load_b64 v[9:10], v[7:8], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[9:10] s_cbranch_vccnz .LBB0_100 ; %bb.99: ; in Loop: Header=BB0_29 Depth=1 global_load_b32 v27, v[7:8], off offset:24 s_waitcnt vmcnt(0) v_readfirstlane_b32 s13, v27 s_waitcnt_vscnt null, 0x0 global_store_b64 v[9:10], v[27:28], off s_and_b32 m0, s13, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_100: ; %Flow190 ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s12 s_add_i32 s14, s14, s1 v_add_co_u32 v7, vcc_lo, v23, s15 v_add_co_ci_u32_e32 v8, vcc_lo, s14, v24, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v7, vcc_lo, v7, 20 v_add_co_ci_u32_e32 v8, vcc_lo, 0, v8, vcc_lo .LBB0_101: ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 v_mov_b32_e32 v9, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_103 ; %bb.102: ; in Loop: Header=BB0_101 Depth=2 global_load_b32 v9, v[7:8], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v9, 1, v9 .LBB0_103: ; in Loop: Header=BB0_101 Depth=2 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v9 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_105 ; %bb.104: ; in Loop: Header=BB0_101 Depth=2 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_106 .LBB0_105: ; in Loop: Header=BB0_101 Depth=2 s_mov_b32 s1, -1 .LBB0_106: ; %Flow184 ; in Loop: Header=BB0_101 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_101 ; %bb.107: ; in Loop: Header=BB0_29 Depth=1 global_load_b128 v[7:10], v[3:4], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_111 ; %bb.108: ; in Loop: Header=BB0_29 Depth=1 s_clause 0x2 global_load_b64 v[3:4], v28, s[2:3] offset:40 global_load_b64 v[13:14], v28, s[2:3] offset:24 glc global_load_b64 v[11:12], v28, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v15, vcc_lo, v3, 1 v_add_co_ci_u32_e32 v16, vcc_lo, 0, v4, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v9, vcc_lo, v15, s10 v_add_co_ci_u32_e32 v10, vcc_lo, s11, v16, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[9:10] v_dual_cndmask_b32 v10, v10, v16 :: v_dual_cndmask_b32 v9, v9, v15 v_and_b32_e32 v4, v10, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_and_b32_e32 v3, v9, v3 v_mul_hi_u32 v15, v3, 24 v_mul_lo_u32 v3, v3, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v3, vcc_lo, v11, v3 v_mov_b32_e32 v11, v13 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v4, v15, v4 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v4, vcc_lo, v12, v4, vcc_lo v_mov_b32_e32 v12, v14 global_store_b64 v[3:4], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[11:12], v28, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[11:12], v[13:14] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_111 ; %bb.109: ; %.preheader.i.i16.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s0, 0 .LBB0_110: ; %.preheader.i.i16.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_store_b64 v[3:4], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[13:14], v28, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[13:14], v[11:12] v_dual_mov_b32 v11, v13 :: v_dual_mov_b32 v12, v14 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_110 .LBB0_111: ; %__ockl_hostcall_preview.exit20.i ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_sub_u32 s6, s6, s8 s_subb_u32 s7, s7, s9 s_add_u32 s4, s4, s8 s_addc_u32 s5, s5, s9 s_cmp_lg_u64 s[6:7], 0 s_cbranch_scc1 .LBB0_29 ; %bb.112: ; %Flow229 s_mov_b32 s0, 0 .LBB0_113: ; %Flow245 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s0 s_cbranch_vccz .LBB0_141 ; %bb.114: ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v2 s_waitcnt vmcnt(0) v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_120 ; %bb.115: v_mov_b32_e32 v3, 0 s_mov_b32 s4, exec_lo global_load_b64 v[6:7], v3, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[2:3] offset:40 global_load_b64 v[8:9], v3, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB0_119 ; %bb.116: ; %.preheader3.i.i.i6.preheader s_mov_b32 s5, 0 .LBB0_117: ; %.preheader3.i.i.i6 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[2:3] offset:40 global_load_b64 v[10:11], v3, s[2:3] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_117 ; %bb.118: ; %Flow242 s_or_b32 exec_lo, exec_lo, s5 .LBB0_119: ; %Flow244 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_120: ; %.loopexit4.i.i.i1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[2:3] offset:40 global_load_b128 v[4:7], v3, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v10 v_readfirstlane_b32 s7, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_122 ; %bb.121: v_dual_mov_b32 v8, s10 :: v_dual_mov_b32 v9, v3 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s9 v_add_co_ci_u32_e32 v13, vcc_lo, s10, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB0_122: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s6 v_add_co_ci_u32_e32 v6, vcc_lo, s7, v7, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v10, vcc_lo, v2, v8 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v0, 0xffffff1d, v0, 34 v_add_co_ci_u32_e32 v11, vcc_lo, v6, v9, vcc_lo v_mov_b32_e32 v2, v3 v_dual_mov_b32 v6, s12 :: v_dual_mov_b32 v9, s15 v_dual_mov_b32 v7, s13 :: v_dual_mov_b32 v8, s14 s_clause 0x3 global_store_b128 v[10:11], v[0:3], off global_store_b128 v[10:11], v[6:9], off offset:16 global_store_b128 v[10:11], v[6:9], off offset:32 global_store_b128 v[10:11], v[6:9], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_130 ; %bb.123: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s4 v_mov_b32_e32 v10, s5 s_clause 0x1 global_load_b64 v[11:12], v8, s[2:3] offset:32 glc global_load_b64 v[0:1], v8, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v0 v_readfirstlane_b32 s11, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v6, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v7, vcc_lo, s11, v5, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[9:12], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[11:12] s_cbranch_execz .LBB0_126 ; %bb.124: ; %.preheader1.i.i.i4.preheader s_mov_b32 s10, 0 .LBB0_125: ; %.preheader1.i.i.i4 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[6:7], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v8, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_125 .LBB0_126: ; %Flow240 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v3, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v2, s10, 0 global_load_b64 v[0:1], v3, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_128 ; %bb.127: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB0_128: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_130 ; %bb.129: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_130: ; %Flow241 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v4, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_131: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_133 ; %bb.132: ; in Loop: Header=BB0_131 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_133: ; in Loop: Header=BB0_131 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_135 ; %bb.134: ; in Loop: Header=BB0_131 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_136 .LBB0_135: ; in Loop: Header=BB0_131 Depth=1 s_mov_b32 s1, -1 .LBB0_136: ; %Flow235 ; in Loop: Header=BB0_131 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_131 ; %bb.137: s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_141 ; %bb.138: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[2:3] offset:40 global_load_b64 v[7:8], v6, s[2:3] offset:24 glc global_load_b64 v[4:5], v6, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s4 v_add_co_ci_u32_e32 v1, vcc_lo, s5, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_141 ; %bb.139: ; %.preheader.i.i.i3.preheader s_mov_b32 s0, 0 .LBB0_140: ; %.preheader.i.i.i3 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_140 .LBB0_141: ; %__ockl_printf_append_string_n.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z14GPU_validationv .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 256 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 31 .amdhsa_next_free_sgpr 18 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z14GPU_validationv, .Lfunc_end0-_Z14GPU_validationv ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 5284 ; NumSgprs: 20 ; NumVgprs: 31 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 3 ; NumSGPRsForWavesPerEU: 20 ; NumVGPRsForWavesPerEU: 31 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z8cuRESIZEPhS_iiiiff ; -- Begin function _Z8cuRESIZEPhS_iiiiff .globl _Z8cuRESIZEPhS_iiiiff .p2align 8 .type _Z8cuRESIZEPhS_iiiiff,@function _Z8cuRESIZEPhS_iiiiff: ; @_Z8cuRESIZEPhS_iiiiff ; %bb.0: s_clause 0x1 s_load_b64 s[10:11], s[0:1], 0x30 s_load_b32 s3, s[0:1], 0x28 s_mov_b32 s2, s13 s_mov_b32 s8, s15 s_waitcnt lgkmcnt(0) s_and_b32 s4, s11, 0xffff s_mul_i32 s5, s3, s10 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_i32 s9, s5, s4 v_cvt_f32_u32_e32 v1, s9 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_rcp_iflag_f32_e32 v1, v1 s_waitcnt_depctr 0xfff v_mul_f32_e32 v1, 0x4f7ffffe, v1 v_cvt_u32_f32_e32 v4, v1 v_mad_u64_u32 v[1:2], null, s14, s4, v[0:1] s_sub_i32 s4, 0, s9 s_delay_alu instid0(VALU_DEP_2) | instid1(SALU_CYCLE_1) v_mul_lo_u32 v0, s4, v4 s_load_b128 s[4:7], s[0:1], 0x10 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mad_u64_u32 v[2:3], null, v1, s3, s[2:3] s_mov_b32 s3, exec_lo v_mul_hi_u32 v3, v4, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mad_u64_u32 v[0:1], null, v2, s10, s[8:9] v_add_nc_u32_e32 v1, v4, v3 s_waitcnt lgkmcnt(0) s_mul_i32 s2, s10, s7 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) v_mul_hi_u32 v1, v0, v1 s_mul_i32 s6, s2, s6 s_ashr_i32 s7, s6, 31 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_lo_u32 v1, v1, s9 v_sub_nc_u32_e32 v1, v0, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_subrev_nc_u32_e32 v2, s9, v1 v_cmp_le_u32_e32 vcc_lo, s9, v1 v_dual_cndmask_b32 v1, v1, v2 :: v_dual_mov_b32 v2, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_subrev_nc_u32_e32 v3, s9, v1 v_cmp_le_u32_e32 vcc_lo, s9, v1 v_cndmask_b32_e32 v1, v1, v3, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_i64_e64 s[6:7], v[1:2] s_cbranch_execz .LBB1_6 ; %bb.1: v_cvt_f32_u32_e32 v1, s6 s_sub_i32 s3, 0, s6 s_mul_i32 s5, s10, s5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_rcp_iflag_f32_e32 v1, v1 s_waitcnt_depctr 0xfff v_mul_f32_e32 v1, 0x4f7ffffe, v1 v_cvt_u32_f32_e32 v1, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) v_mul_lo_u32 v2, s3, v1 s_ashr_i32 s3, s2, 31 s_add_i32 s7, s2, s3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_xor_b32 s7, s7, s3 s_sub_i32 s9, 0, s7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_hi_u32 v2, v1, v2 v_add_nc_u32_e32 v1, v1, v2 v_cvt_f32_u32_e32 v2, s7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v1, v0, v1 v_rcp_iflag_f32_e32 v2, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_mul_lo_u32 v1, v1, s6 s_waitcnt_depctr 0xfff v_mul_f32_e32 v2, 0x4f7ffffe, v2 v_sub_nc_u32_e32 v0, v0, v1 v_subrev_nc_u32_e32 v1, s6, v0 v_cmp_le_u32_e32 vcc_lo, s6, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cndmask_b32_e32 v0, v0, v1, vcc_lo v_cvt_u32_f32_e32 v1, v2 v_mul_lo_u32 v3, s9, v1 s_ashr_i32 s9, s10, 31 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_add_i32 s11, s10, s9 s_xor_b32 s11, s11, s9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_hi_u32 v3, v1, v3 v_add_nc_u32_e32 v1, v1, v3 v_subrev_nc_u32_e32 v2, s6, v0 v_cmp_le_u32_e32 vcc_lo, s6, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e32 v2, v0, v2, vcc_lo v_ashrrev_i32_e32 v0, 31, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v4, v2, v0 v_xor_b32_e32 v3, v4, v0 v_xor_b32_e32 v0, s3, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_hi_u32 v1, v3, v1 v_mul_lo_u32 v4, v1, s7 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_sub_nc_u32_e32 v3, v3, v4 v_add_nc_u32_e32 v4, 1, v1 v_subrev_nc_u32_e32 v5, s7, v3 v_cmp_le_u32_e32 vcc_lo, s7, v3 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_cndmask_b32_e32 v1, v1, v4, vcc_lo v_cndmask_b32_e32 v3, v3, v5, vcc_lo v_cvt_f32_u32_e32 v5, s11 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_nc_u32_e32 v4, 1, v1 v_cmp_le_u32_e32 vcc_lo, s7, v3 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_rcp_iflag_f32_e32 v3, v5 v_cndmask_b32_e32 v1, v1, v4, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_2) v_xor_b32_e32 v1, v1, v0 s_waitcnt_depctr 0xfff v_mul_f32_e32 v3, 0x4f7ffffe, v3 v_sub_nc_u32_e32 v1, v1, v0 v_cvt_u32_f32_e32 v3, v3 s_delay_alu instid0(VALU_DEP_2) v_mul_lo_u32 v0, v1, s2 s_sub_i32 s2, 0, s11 s_delay_alu instid0(VALU_DEP_2) | instid1(SALU_CYCLE_1) v_mul_lo_u32 v4, s2, v3 s_clause 0x1 s_load_b64 s[12:13], s[0:1], 0x20 s_load_b128 s[0:3], s[0:1], 0x0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_sub_nc_u32_e32 v2, v2, v0 v_mul_hi_u32 v4, v3, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v5, 31, v2 v_add_nc_u32_e32 v2, v2, v5 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v3, v4 v_xor_b32_e32 v2, v2, v5 v_xor_b32_e32 v5, s9, v5 s_waitcnt lgkmcnt(0) v_cvt_f64_f32_e32 v[8:9], s13 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_hi_u32 v3, v2, v3 v_mul_lo_u32 v4, v3, s11 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_sub_nc_u32_e32 v2, v2, v4 v_add_nc_u32_e32 v4, 1, v3 v_subrev_nc_u32_e32 v6, s11, v2 v_cmp_le_u32_e32 vcc_lo, s11, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_dual_cndmask_b32 v3, v3, v4 :: v_dual_cndmask_b32 v2, v2, v6 v_cvt_f64_f32_e32 v[6:7], s12 v_add_nc_u32_e32 v4, 1, v3 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_le_u32_e32 vcc_lo, s11, v2 v_cndmask_b32_e32 v2, v3, v4, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_xor_b32_e32 v4, v2, v5 v_cvt_f64_i32_e32 v[2:3], v1 v_sub_nc_u32_e32 v1, v4, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_cvt_f64_i32_e32 v[4:5], v1 v_add_f64 v[2:3], v[2:3], 0.5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[4:5], v[4:5], 0.5 v_mul_f64 v[6:7], v[2:3], v[6:7] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_f64 v[4:5], v[4:5], v[8:9] v_cvt_f32_f64_e32 v3, v[6:7] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cvt_f32_f64_e32 v2, v[4:5] v_trunc_f32_e32 v4, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_sub_f32_e32 v6, v3, v4 v_trunc_f32_e32 v8, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_ge_f32_e64 s7, |v6|, 0.5 v_sub_f32_e32 v9, v2, v8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v6, 0, 1.0, s7 v_cmp_ge_f32_e64 s7, |v9|, 0.5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_bfi_b32 v6, 0x7fffffff, v6, v7 v_cndmask_b32_e64 v7, 0, 1.0, s7 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) v_add_f32_e32 v4, v4, v6 s_mul_i32 s7, s5, s4 s_ashr_i32 s9, s7, 31 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_bfi_b32 v5, 0x7fffffff, v7, v5 v_trunc_f32_e32 v4, v4 s_add_i32 s7, s7, s9 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_2) s_xor_b32 s7, s7, s9 v_add_f32_e32 v5, v8, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_mul_f32_e64 v6, 0x2f800000, |v4| v_cvt_f32_u32_e32 v10, s7 v_trunc_f32_e32 v5, v5 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_floor_f32_e32 v6, v6 v_rcp_iflag_f32_e32 v13, v10 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_f32_e64 v7, 0x2f800000, |v5| v_fma_f32 v8, 0xcf800000, v6, |v4| v_ashrrev_i32_e32 v4, 31, v4 v_cvt_u32_f32_e32 v6, v6 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_floor_f32_e32 v7, v7 v_cvt_u32_f32_e32 v8, v8 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_xor_b32_e32 v11, v6, v4 v_fma_f32 v9, 0xcf800000, v7, |v5| s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_xor_b32_e32 v8, v8, v4 v_ashrrev_i32_e32 v5, 31, v5 v_cvt_u32_f32_e32 v9, v9 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_2) | instid1(VALU_DEP_4) v_sub_co_u32 v6, vcc_lo, v8, v4 v_cvt_u32_f32_e32 v8, v7 v_sub_co_ci_u32_e32 v7, vcc_lo, v11, v4, vcc_lo v_xor_b32_e32 v9, v9, v5 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_nc_u32_e32 v11, -1, v6 v_xor_b32_e32 v12, v8, v5 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_sub_co_u32 v4, vcc_lo, v9, v5 v_max_i32_e32 v8, 0, v11 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_sub_co_ci_u32_e32 v5, vcc_lo, v12, v5, vcc_lo v_add_nc_u32_e32 v11, -1, v4 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_mad_u64_u32 v[9:10], null, s14, s4, v[8:9] v_mul_f32_e32 v10, 0x4f7ffffe, v13 v_max_i32_e32 v8, 0, v11 s_sub_i32 s4, 0, s7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_4) v_cvt_u32_f32_e32 v12, v10 v_mul_lo_u32 v9, s5, v9 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_mul_lo_u32 v8, v8, s10 v_mul_lo_u32 v14, s4, v12 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_nc_u32_e32 v13, s5, v9 v_add_nc_u32_e32 v15, s8, v8 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v14, v12, v14 v_add_nc_u32_e32 v10, v15, v13 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_ashrrev_i32_e32 v11, 31, v10 v_add_nc_u32_e32 v12, v12, v14 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v16, v10, v11 v_xor_b32_e32 v14, v16, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_hi_u32 v12, v14, v12 v_mul_lo_u32 v16, v12, s7 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_sub_nc_u32_e32 v14, v14, v16 v_add_nc_u32_e32 v16, 1, v12 v_subrev_nc_u32_e32 v17, s7, v14 v_cmp_le_u32_e32 vcc_lo, s7, v14 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_4) v_cndmask_b32_e32 v14, v14, v17, vcc_lo v_cndmask_b32_e32 v12, v12, v16, vcc_lo v_xor_b32_e32 v17, s9, v11 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_cmp_le_u32_e32 vcc_lo, s7, v14 v_add_nc_u32_e32 v16, 1, v12 v_add_nc_u32_e32 v14, s10, v8 v_add_nc_u32_e32 v8, v15, v9 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_cndmask_b32_e32 v12, v12, v16, vcc_lo v_add3_u32 v9, v9, s8, v14 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_xor_b32_e32 v12, v12, v17 v_sub_nc_u32_e32 v12, v12, v17 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) v_cmp_ge_i32_e32 vcc_lo, s14, v12 ; implicit-def: $vgpr12 s_and_saveexec_b32 s4, vcc_lo s_xor_b32 s4, exec_lo, s4 s_cbranch_execz .LBB1_3 ; %bb.2: v_add3_u32 v16, v14, s8, v13 v_ashrrev_i32_e32 v13, 31, v9 v_add_co_u32 v12, vcc_lo, s0, v9 v_ashrrev_i32_e32 v15, 31, v8 s_delay_alu instid0(VALU_DEP_3) v_add_co_ci_u32_e32 v13, vcc_lo, s1, v13, vcc_lo v_add_co_u32 v9, vcc_lo, s0, v10 v_add_co_ci_u32_e32 v10, vcc_lo, s1, v11, vcc_lo v_add_co_u32 v14, vcc_lo, s0, v8 v_add_co_ci_u32_e32 v15, vcc_lo, s1, v15, vcc_lo v_ashrrev_i32_e32 v11, 31, v16 s_clause 0x2 global_load_u8 v10, v[9:10], off global_load_u8 v12, v[12:13], off global_load_u8 v13, v[14:15], off v_add_co_u32 v8, vcc_lo, s0, v16 v_add_co_ci_u32_e32 v9, vcc_lo, s1, v11, vcc_lo v_add_co_u32 v4, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v5, vcc_lo, 0, v5, vcc_lo global_load_u8 v8, v[8:9], off v_add_co_u32 v6, vcc_lo, v6, 1 v_xor_b32_e32 v9, v4, v5 v_cls_i32_e32 v11, v5 v_add_co_ci_u32_e32 v7, vcc_lo, 0, v7, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_ashrrev_i32_e32 v9, 31, v9 v_add_nc_u32_e32 v11, -1, v11 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_cls_i32_e32 v14, v7 v_add_nc_u32_e32 v9, 32, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v14, -1, v14 v_min_u32_e32 v9, v11, v9 v_xor_b32_e32 v11, v6, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b64 v[4:5], v9, v[4:5] v_ashrrev_i32_e32 v11, 31, v11 v_sub_nc_u32_e32 v9, 32, v9 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_min_u32_e32 v4, 1, v4 v_add_nc_u32_e32 v11, 32, v11 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_or_b32_e32 v4, v5, v4 v_min_u32_e32 v11, v14, v11 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cvt_f32_i32_e32 v14, v4 v_lshlrev_b64 v[4:5], v11, v[6:7] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_ldexp_f32 v6, v14, v9 v_min_u32_e32 v4, 1, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_sub_f32_e32 v2, v6, v2 v_sub_nc_u32_e32 v6, 32, v11 v_or_b32_e32 v4, v5, v4 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_f32_e32 v2, 0.5, v2 v_cvt_f32_i32_e32 v4, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ldexp_f32 v4, v4, v6 v_sub_f32_e32 v3, v4, v3 s_delay_alu instid0(VALU_DEP_1) v_mul_f32_e32 v3, 0.5, v3 s_waitcnt vmcnt(3) v_cvt_f32_ubyte0_e32 v9, v10 s_waitcnt vmcnt(2) v_cvt_f32_ubyte0_e32 v7, v12 s_waitcnt vmcnt(1) v_cvt_f32_ubyte0_e32 v5, v13 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_3) v_fma_f32 v5, -v2, v5, v5 s_waitcnt vmcnt(0) v_cvt_f32_ubyte0_e32 v6, v8 v_fma_f32 v8, -v2, v9, v9 v_fmac_f32_e32 v5, v2, v7 ; implicit-def: $vgpr9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fmac_f32_e32 v8, v2, v6 v_cvt_i32_f32_e32 v2, v5 ; implicit-def: $vgpr5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cvt_i32_f32_e32 v4, v8 v_cvt_f32_i32_e32 v2, v2 ; implicit-def: $vgpr8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cvt_f32_i32_e32 v4, v4 v_fma_f32 v12, -v3, v2, v2 ; implicit-def: $vgpr2 s_delay_alu instid0(VALU_DEP_1) v_fmac_f32_e32 v12, v3, v4 ; implicit-def: $vgpr4 .LBB1_3: ; %Flow s_and_not1_saveexec_b32 s0, s4 s_cbranch_execz .LBB1_5 ; %bb.4: v_add_co_u32 v3, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_xor_b32_e32 v5, v3, v4 v_cls_i32_e32 v6, v4 v_ashrrev_i32_e32 v5, 31, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v6, -1, v6 v_add_nc_u32_e32 v5, 32, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_min_u32_e32 v5, v6, v5 v_lshlrev_b64 v[3:4], v5, v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_min_u32_e32 v3, 1, v3 v_or_b32_e32 v3, v4, v3 v_sub_nc_u32_e32 v4, 32, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cvt_f32_i32_e32 v3, v3 v_ldexp_f32 v3, v3, v4 v_cvt_f32_i32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_sub_f32_e32 v2, v3, v2 v_cvt_f32_i32_e32 v3, v8 v_mul_f32_e32 v2, 0.5, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v12, -v2, v3, v3 v_fmac_f32_e32 v12, v2, v4 .LBB1_5: s_or_b32 exec_lo, exec_lo, s0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_trunc_f32_e32 v2, v12 v_mul_lo_u32 v1, v1, s10 v_sub_f32_e32 v3, v12, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_ge_f32_e64 s0, |v3|, 0.5 v_cndmask_b32_e64 v3, 0, 1.0, s0 s_mul_i32 s0, s6, s14 s_delay_alu instid0(SALU_CYCLE_1) s_add_i32 s0, s0, s8 s_delay_alu instid0(VALU_DEP_4) | instid1(SALU_CYCLE_1) v_add3_u32 v0, s0, v0, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_bfi_b32 v3, 0x7fffffff, v3, v12 v_add_f32_e32 v2, v2, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_trunc_f32_e32 v2, v2 v_mul_f32_e64 v3, 0x2f800000, |v2| s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_floor_f32_e32 v3, v3 v_fma_f32 v3, 0xcf800000, v3, |v2| v_ashrrev_i32_e32 v2, 31, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cvt_u32_f32_e32 v3, v3 v_xor_b32_e32 v1, v3, v2 v_ashrrev_i32_e32 v3, 31, v0 v_add_co_u32 v0, vcc_lo, s2, v0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_sub_nc_u32_e32 v2, v1, v2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v3, vcc_lo global_store_b8 v[0:1], v2, off .LBB1_6: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z8cuRESIZEPhS_iiiiff .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 296 .amdhsa_user_sgpr_count 13 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 1 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 18 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end1: .size _Z8cuRESIZEPhS_iiiiff, .Lfunc_end1-_Z8cuRESIZEPhS_iiiiff ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2116 ; NumSgprs: 18 ; NumVgprs: 18 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 18 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 13 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type .str,@object ; @.str .section .rodata.str1.1,"aMS",@progbits,1 .str: .asciz "GPU has been activated \n" .size .str, 25 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 4 .value_kind: hidden_block_count_x - .offset: 4 .size: 4 .value_kind: hidden_block_count_y - .offset: 8 .size: 4 .value_kind: hidden_block_count_z - .offset: 12 .size: 2 .value_kind: hidden_group_size_x - .offset: 14 .size: 2 .value_kind: hidden_group_size_y - .offset: 16 .size: 2 .value_kind: hidden_group_size_z - .offset: 18 .size: 2 .value_kind: hidden_remainder_x - .offset: 20 .size: 2 .value_kind: hidden_remainder_y - .offset: 22 .size: 2 .value_kind: hidden_remainder_z - .offset: 40 .size: 8 .value_kind: hidden_global_offset_x - .offset: 48 .size: 8 .value_kind: hidden_global_offset_y - .offset: 56 .size: 8 .value_kind: hidden_global_offset_z - .offset: 64 .size: 2 .value_kind: hidden_grid_dims - .offset: 80 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 256 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z14GPU_validationv .private_segment_fixed_size: 0 .sgpr_count: 20 .sgpr_spill_count: 0 .symbol: _Z14GPU_validationv.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 31 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: by_value - .offset: 20 .size: 4 .value_kind: by_value - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: by_value - .offset: 36 .size: 4 .value_kind: by_value - .offset: 40 .size: 4 .value_kind: hidden_block_count_x - .offset: 44 .size: 4 .value_kind: hidden_block_count_y - .offset: 48 .size: 4 .value_kind: hidden_block_count_z - .offset: 52 .size: 2 .value_kind: hidden_group_size_x - .offset: 54 .size: 2 .value_kind: hidden_group_size_y - .offset: 56 .size: 2 .value_kind: hidden_group_size_z - .offset: 58 .size: 2 .value_kind: hidden_remainder_x - .offset: 60 .size: 2 .value_kind: hidden_remainder_y - .offset: 62 .size: 2 .value_kind: hidden_remainder_z - .offset: 80 .size: 8 .value_kind: hidden_global_offset_x - .offset: 88 .size: 8 .value_kind: hidden_global_offset_y - .offset: 96 .size: 8 .value_kind: hidden_global_offset_z - .offset: 104 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 296 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z8cuRESIZEPhS_iiiiff .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z8cuRESIZEPhS_iiiiff.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 18 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
56b0b9298a938689b9177fefcd16bb0654bb2eb6
/* This is a automatically generated test. Do not modify */ #include <stdio.h> #include <stdlib.h> #include <math.h> __global__ void compute(float comp, int var_1,int var_2,float var_3,float var_4,float var_5,float var_6,float var_7,float var_8,float var_9,float* var_10,float var_11,float var_12,float var_13,float var_14,float var_15,float var_16,float var_17,float var_18,float var_19,float var_20,float var_21,float var_22,float var_23,float var_24,float var_25) { comp += (var_3 + var_4 + (-1.6873E36f + var_5)); for (int i=0; i < var_1; ++i) { comp = (var_6 - (var_7 * (var_8 * var_9))); } for (int i=0; i < var_2; ++i) { comp += var_11 - +0.0f / var_12; var_10[i] = (+1.6916E34f * (var_13 * -1.6072E-44f + fabsf(+1.4933E-41f))); comp = var_10[i] / -1.3024E21f / (-1.7461E35f - asinf(var_14 * -1.1414E26f)); } if (comp <= atan2f(asinf((+1.2823E5f * var_15 * atanf((var_16 - var_17 + log10f((-1.4652E7f - -0.0f / +0.0f)))))), (var_18 - cosf((-1.5060E-26f + logf((var_19 - +1.3599E34f * (-0.0f * var_20)))))))) { float tmp_1 = var_21 * var_22 - (+0.0f + var_23); comp += tmp_1 * (-1.4849E-15f / var_24 - (-0.0f - var_25 / -1.3768E36f)); } printf("%.17g\n", comp); } float* initPointer(float v) { float *ret = (float*) malloc(sizeof(float)*10); for(int i=0; i < 10; ++i) ret[i] = v; return ret; } int main(int argc, char** argv) { /* Program variables */ float tmp_1 = atof(argv[1]); int tmp_2 = atoi(argv[2]); int tmp_3 = atoi(argv[3]); float tmp_4 = atof(argv[4]); float tmp_5 = atof(argv[5]); float tmp_6 = atof(argv[6]); float tmp_7 = atof(argv[7]); float tmp_8 = atof(argv[8]); float tmp_9 = atof(argv[9]); float tmp_10 = atof(argv[10]); float* tmp_11 = initPointer( atof(argv[11]) ); float tmp_12 = atof(argv[12]); float tmp_13 = atof(argv[13]); float tmp_14 = atof(argv[14]); float tmp_15 = atof(argv[15]); float tmp_16 = atof(argv[16]); float tmp_17 = atof(argv[17]); float tmp_18 = atof(argv[18]); float tmp_19 = atof(argv[19]); float tmp_20 = atof(argv[20]); float tmp_21 = atof(argv[21]); float tmp_22 = atof(argv[22]); float tmp_23 = atof(argv[23]); float tmp_24 = atof(argv[24]); float tmp_25 = atof(argv[25]); float tmp_26 = atof(argv[26]); compute<<<1,1>>>(tmp_1,tmp_2,tmp_3,tmp_4,tmp_5,tmp_6,tmp_7,tmp_8,tmp_9,tmp_10,tmp_11,tmp_12,tmp_13,tmp_14,tmp_15,tmp_16,tmp_17,tmp_18,tmp_19,tmp_20,tmp_21,tmp_22,tmp_23,tmp_24,tmp_25,tmp_26); cudaDeviceSynchronize(); return 0; }
.file "tmpxft_002b9037_00000000-6_test.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2031: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2031: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z11initPointerf .type _Z11initPointerf, @function _Z11initPointerf: .LFB2027: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl $40, %edi movss %xmm0, 12(%rsp) call malloc@PLT movss 12(%rsp), %xmm0 xorl %edx, %edx .L3: movss %xmm0, (%rax,%rdx,4) incq %rdx cmpq $10, %rdx jne .L3 addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size _Z11initPointerf, .-_Z11initPointerf .globl _Z51__device_stub__Z7computefiifffffffPfffffffffffffffffiifffffffPffffffffffffffff .type _Z51__device_stub__Z7computefiifffffffPfffffffffffffffffiifffffffPffffffffffffffff, @function _Z51__device_stub__Z7computefiifffffffPfffffffffffffffffiifffffffPffffffffffffffff: .LFB2053: .cfi_startproc endbr64 subq $344, %rsp .cfi_def_cfa_offset 352 movl %edi, 40(%rsp) leaq 64(%rsp), %rcx leaq 72(%rsp), %rdi movl %esi, 36(%rsp) leaq 84(%rsp), %rsi movq %rdx, (%rsp) leaq 56(%rsp), %rdx movss %xmm0, 44(%rsp) movss %xmm1, 32(%rsp) movss %xmm2, 28(%rsp) movss %xmm3, 24(%rsp) movss %xmm4, 20(%rsp) movss %xmm5, 16(%rsp) movss %xmm6, 12(%rsp) movss %xmm7, 8(%rsp) movq %fs:40, %rax movq %rax, 328(%rsp) xorl %eax, %eax leaq 44(%rsp), %rax movq %rax, 120(%rsp) leaq 40(%rsp), %rax movq %rax, 128(%rsp) leaq 36(%rsp), %rax movq %rax, 136(%rsp) leaq 32(%rsp), %rax movq %rax, 144(%rsp) leaq 28(%rsp), %rax movq %rax, 152(%rsp) leaq 24(%rsp), %rax movq %rax, 160(%rsp) leaq 20(%rsp), %rax movq %rax, 168(%rsp) leaq 16(%rsp), %rax movq %rax, 176(%rsp) leaq 12(%rsp), %rax movq %rax, 184(%rsp) leaq 8(%rsp), %rax movq %rax, 192(%rsp) movq %rsp, %rax movq %rax, 200(%rsp) leaq 352(%rsp), %rax movq %rax, 208(%rsp) leaq 360(%rsp), %rax movq %rax, 216(%rsp) leaq 368(%rsp), %rax movq %rax, 224(%rsp) leaq 376(%rsp), %rax movq %rax, 232(%rsp) leaq 384(%rsp), %rax movq %rax, 240(%rsp) leaq 392(%rsp), %rax movq %rax, 248(%rsp) leaq 400(%rsp), %rax movq %rax, 256(%rsp) leaq 408(%rsp), %rax movq %rax, 264(%rsp) leaq 416(%rsp), %rax movq %rax, 272(%rsp) leaq 424(%rsp), %rax movq %rax, 280(%rsp) leaq 432(%rsp), %rax movq %rax, 288(%rsp) leaq 440(%rsp), %rax movq %rax, 296(%rsp) leaq 448(%rsp), %rax movq %rax, 304(%rsp) leaq 456(%rsp), %rax movq %rax, 312(%rsp) leaq 464(%rsp), %rax movq %rax, 320(%rsp) movabsq $4294967297, %rax movq %rax, 72(%rsp) movl $1, 80(%rsp) movq %rax, 84(%rsp) movl $1, 92(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L7 pushq 64(%rsp) .cfi_def_cfa_offset 360 leaq _Z7computefiifffffffPffffffffffffffff(%rip), %rdi pushq 64(%rsp) .cfi_def_cfa_offset 368 movq 100(%rsp), %rcx movl 108(%rsp), %r8d movq 88(%rsp), %rsi movl 96(%rsp), %edx leaq 136(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 360 popq %rdx .cfi_def_cfa_offset 352 .L7: movq 328(%rsp), %rax subq %fs:40, %rax je .L9 call __stack_chk_fail@PLT .L9: addq $344, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2053: .size _Z51__device_stub__Z7computefiifffffffPfffffffffffffffffiifffffffPffffffffffffffff, .-_Z51__device_stub__Z7computefiifffffffPfffffffffffffffffiifffffffPffffffffffffffff .globl _Z7computefiifffffffPffffffffffffffff .type _Z7computefiifffffffPffffffffffffffff, @function _Z7computefiifffffffPffffffffffffffff: .LFB2054: .cfi_startproc endbr64 jmp _Z51__device_stub__Z7computefiifffffffPfffffffffffffffffiifffffffPffffffffffffffff .cfi_endproc .LFE2054: .size _Z7computefiifffffffPffffffffffffffff, .-_Z7computefiifffffffPffffffffffffffff .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2028: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movq %rsi, %rbx subq $200, %rsp .cfi_def_cfa_offset 256 movq 8(%rsi), %rdi call atof@PLT movq 16(%rbx), %rdi movsd %xmm0, 152(%rsp) call atoi@PLT movq 24(%rbx), %rdi movl %eax, %ebp call atoi@PLT movq 32(%rbx), %rdi movl %eax, %r12d call atof@PLT movq 40(%rbx), %rdi movsd %xmm0, 144(%rsp) call atof@PLT movq 48(%rbx), %rdi movsd %xmm0, 136(%rsp) call atof@PLT movq 56(%rbx), %rdi movsd %xmm0, 128(%rsp) call atof@PLT movq 64(%rbx), %rdi movsd %xmm0, 120(%rsp) call atof@PLT movq 72(%rbx), %rdi movsd %xmm0, 112(%rsp) call atof@PLT movq 80(%rbx), %rdi movsd %xmm0, 104(%rsp) call atof@PLT movq 88(%rbx), %rdi movsd %xmm0, 96(%rsp) call atof@PLT cvtsd2ss %xmm0, %xmm0 call _Z11initPointerf movq 96(%rbx), %rdi movq %rax, %r13 call atof@PLT movq 104(%rbx), %rdi movq %xmm0, %r14 call atof@PLT movq 112(%rbx), %rdi movq %xmm0, %r15 call atof@PLT movq 120(%rbx), %rdi movsd %xmm0, (%rsp) call atof@PLT movq 128(%rbx), %rdi movsd %xmm0, 8(%rsp) call atof@PLT movq 136(%rbx), %rdi movsd %xmm0, 16(%rsp) call atof@PLT movq 144(%rbx), %rdi movsd %xmm0, 24(%rsp) call atof@PLT movq 152(%rbx), %rdi movsd %xmm0, 32(%rsp) call atof@PLT movq 160(%rbx), %rdi movsd %xmm0, 88(%rsp) call atof@PLT movq 168(%rbx), %rdi movsd %xmm0, 80(%rsp) call atof@PLT movq 176(%rbx), %rdi movsd %xmm0, 72(%rsp) call atof@PLT movq 184(%rbx), %rdi movsd %xmm0, 64(%rsp) call atof@PLT movq 192(%rbx), %rdi movsd %xmm0, 56(%rsp) call atof@PLT movq 200(%rbx), %rdi movsd %xmm0, 48(%rsp) call atof@PLT movq 208(%rbx), %rdi movsd %xmm0, 40(%rsp) call atof@PLT xorl %r9d, %r9d xorl %r8d, %r8d movl $1, %ecx movabsq $4294967297, %rdi movl $1, %esi movq %xmm0, %rbx movq %rdi, %rdx call __cudaPushCallConfiguration@PLT movsd 40(%rsp), %xmm15 movsd 48(%rsp), %xmm14 testl %eax, %eax movsd 56(%rsp), %xmm13 movsd 64(%rsp), %xmm12 movsd 72(%rsp), %xmm11 movsd 80(%rsp), %xmm10 movsd 88(%rsp), %xmm9 movsd 96(%rsp), %xmm7 movsd 104(%rsp), %xmm6 movsd 112(%rsp), %xmm5 movsd 128(%rsp), %xmm3 movsd 120(%rsp), %xmm4 movsd 136(%rsp), %xmm2 movsd 144(%rsp), %xmm1 movsd 152(%rsp), %xmm8 jne .L13 addq $-128, %rsp .cfi_def_cfa_offset 384 cvtsd2ss %xmm8, %xmm0 movq %r13, %rdx movl %r12d, %esi cvtsd2ss %xmm10, %xmm10 cvtsd2ss %xmm9, %xmm9 movq %rbx, %xmm8 movss %xmm10, 64(%rsp) movl %ebp, %edi movss %xmm9, 56(%rsp) movq %r15, %xmm10 movq %r14, %xmm9 cvtsd2ss %xmm8, %xmm8 cvtsd2ss %xmm15, %xmm15 cvtsd2ss %xmm14, %xmm14 movss %xmm8, 112(%rsp) movss %xmm15, 104(%rsp) cvtsd2ss %xmm13, %xmm13 cvtsd2ss %xmm12, %xmm12 cvtsd2ss 160(%rsp), %xmm8 movss %xmm14, 96(%rsp) cvtsd2ss %xmm11, %xmm11 cvtsd2ss %xmm7, %xmm7 cvtsd2ss %xmm6, %xmm6 movss %xmm8, 48(%rsp) cvtsd2ss %xmm5, %xmm5 cvtsd2ss %xmm4, %xmm4 cvtsd2ss 152(%rsp), %xmm8 movss %xmm13, 88(%rsp) cvtsd2ss %xmm3, %xmm3 cvtsd2ss %xmm2, %xmm2 cvtsd2ss %xmm1, %xmm1 movss %xmm8, 40(%rsp) cvtsd2ss 144(%rsp), %xmm8 movss %xmm12, 80(%rsp) movss %xmm8, 32(%rsp) cvtsd2ss 136(%rsp), %xmm8 movss %xmm11, 72(%rsp) movss %xmm8, 24(%rsp) cvtsd2ss 128(%rsp), %xmm8 movss %xmm8, 16(%rsp) cvtsd2ss %xmm10, %xmm8 movss %xmm8, 8(%rsp) cvtsd2ss %xmm9, %xmm8 movss %xmm8, (%rsp) call _Z51__device_stub__Z7computefiifffffffPfffffffffffffffffiifffffffPffffffffffffffff subq $-128, %rsp .cfi_def_cfa_offset 256 .L13: call cudaDeviceSynchronize@PLT addq $200, %rsp .cfi_def_cfa_offset 56 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2028: .size main, .-main .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z7computefiifffffffPffffffffffffffff" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2056: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z7computefiifffffffPffffffffffffffff(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2056: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z7computefiifffffffPffffffffffffffff .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff047624 */ /* 0x000fe200078e00ff */ /*0020*/ MOV R3, c[0x0][0x16c] ; /* 0x00005b0000037a02 */ /* 0x000fe20000000f00 */ /*0030*/ IMAD.MOV.U32 R0, RZ, RZ, c[0x0][0x174] ; /* 0x00005d00ff007624 */ /* 0x000fe200078e00ff */ /*0040*/ ISETP.LT.AND P0, PT, RZ, c[0x0][0x164], PT ; /* 0x00005900ff007a0c */ /* 0x000fe20003f01270 */ /*0050*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x180] ; /* 0x00006000ff027624 */ /* 0x000fe200078e00ff */ /*0060*/ ISETP.GE.AND P1, PT, R4, 0x1, PT ; /* 0x000000010400780c */ /* 0x000fe20003f26270 */ /*0070*/ FADD R0, R0, -1.68729999318078360372e+36 ; /* 0xfba27b2800007421 */ /* 0x000fe20000000000 */ /*0080*/ FADD R3, R3, c[0x0][0x170] ; /* 0x00005c0003037621 */ /* 0x000fe20000000000 */ /*0090*/ FMUL R2, R2, c[0x0][0x184] ; /* 0x0000610002027a20 */ /* 0x000fe20000400000 */ /*00a0*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*00b0*/ IADD3 R1, R1, -0x28, RZ ; /* 0xffffffd801017810 */ /* 0x000fe20007ffe0ff */ /*00c0*/ FADD R0, R0, R3 ; /* 0x0000000300007221 */ /* 0x000fe20000000000 */ /*00d0*/ MOV R3, c[0x0][0x17c] ; /* 0x00005f0000037a02 */ /* 0x000fc60000000f00 */ /*00e0*/ FADD R0, R0, c[0x0][0x160] ; /* 0x0000580000007621 */ /* 0x000fe40000000000 */ /*00f0*/ @P0 FFMA R0, -R2, R3, c[0x0][0x178] ; /* 0x00005e0002000623 */ /* 0x000fe20000000103 */ /*0100*/ @!P1 BRA 0x9c0 ; /* 0x000008b000009947 */ /* 0x000fea0003800000 */ /*0110*/ IADD3 R2, R4, -0x1, RZ ; /* 0xffffffff04027810 */ /* 0x000fe20007ffe0ff */ /*0120*/ IMAD.MOV.U32 R0, RZ, RZ, c[0x0][0x198] ; /* 0x00006600ff007624 */ /* 0x000fe400078e00ff */ /*0130*/ IMAD.MOV.U32 R3, RZ, RZ, 0xb ; /* 0x0000000bff037424 */ /* 0x000fe200078e00ff */ /*0140*/ ISETP.GE.U32.AND P0, PT, R2, 0x3, PT ; /* 0x000000030200780c */ /* 0x000fe40003f06070 */ /*0150*/ LOP3.LUT R2, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304027812 */ /* 0x000fe200078ec0ff */ /*0160*/ FFMA R0, R0, -R3, 1.4933637734309575525e-41 ; /* 0x000029a100007423 */ /* 0x000fe20000000803 */ /*0170*/ MOV R3, RZ ; /* 0x000000ff00037202 */ /* 0x000fc60000000f00 */ /*0180*/ FMUL R0, R0, 1.69160000266604215781e+34 ; /* 0x7850817c00007820 */ /* 0x000fcc0000400000 */ /*0190*/ @!P0 BRA 0x5b0 ; /* 0x0000041000008947 */ /* 0x000fea0003800000 */ /*01a0*/ IADD3 R12, -R2, c[0x0][0x168], RZ ; /* 0x00005a00020c7a10 */ /* 0x000fe20007ffe1ff */ /*01b0*/ IMAD.MOV.U32 R3, RZ, RZ, RZ ; /* 0x000000ffff037224 */ /* 0x000fc600078e00ff */ /*01c0*/ ISETP.GT.AND P0, PT, R12, RZ, PT ; /* 0x000000ff0c00720c */ /* 0x000fda0003f04270 */ /*01d0*/ @!P0 BRA 0x510 ; /* 0x0000033000008947 */ /* 0x000fea0003800000 */ /*01e0*/ ISETP.GT.AND P1, PT, R12, 0xc, PT ; /* 0x0000000c0c00780c */ /* 0x000fe40003f24270 */ /*01f0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fd60003f0f070 */ /*0200*/ @!P1 BRA 0x3e0 ; /* 0x000001d000009947 */ /* 0x000fea0003800000 */ /*0210*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0220*/ IMAD.MOV.U32 R11, RZ, RZ, 0x4 ; /* 0x00000004ff0b7424 */ /* 0x001fe200078e00ff */ /*0230*/ IADD3 R6, R3.reuse, 0x4, RZ ; /* 0x0000000403067810 */ /* 0x040fe40007ffe0ff */ /*0240*/ IADD3 R8, R3.reuse, 0x8, RZ ; /* 0x0000000803087810 */ /* 0x040fe20007ffe0ff */ /*0250*/ IMAD.WIDE R4, R3.reuse, R11.reuse, c[0x0][0x188] ; /* 0x0000620003047625 */ /* 0x0c0fe200078e020b */ /*0260*/ IADD3 R10, R3.reuse, 0xc, RZ ; /* 0x0000000c030a7810 */ /* 0x040fe40007ffe0ff */ /*0270*/ IADD3 R12, R12, -0x10, RZ ; /* 0xfffffff00c0c7810 */ /* 0x000fe20007ffe0ff */ /*0280*/ IMAD.WIDE R6, R6, R11, c[0x0][0x188] ; /* 0x0000620006067625 */ /* 0x000fe200078e020b */ /*0290*/ STG.E [R4.64], R0 ; /* 0x0000000004007986 */ /* 0x0001e2000c101904 */ /*02a0*/ IADD3 R3, R3, 0x10, RZ ; /* 0x0000001003037810 */ /* 0x000fc40007ffe0ff */ /*02b0*/ IMAD.WIDE R8, R8, R11.reuse, c[0x0][0x188] ; /* 0x0000620008087625 */ /* 0x080fe200078e020b */ /*02c0*/ STG.E [R4.64+0x4], R0 ; /* 0x0000040004007986 */ /* 0x0001e2000c101904 */ /*02d0*/ ISETP.GT.AND P1, PT, R12, 0xc, PT ; /* 0x0000000c0c00780c */ /* 0x000fe40003f24270 */ /*02e0*/ IMAD.WIDE R10, R10, R11, c[0x0][0x188] ; /* 0x000062000a0a7625 */ /* 0x000fe200078e020b */ /*02f0*/ STG.E [R4.64+0x8], R0 ; /* 0x0000080004007986 */ /* 0x0001e8000c101904 */ /*0300*/ STG.E [R4.64+0xc], R0 ; /* 0x00000c0004007986 */ /* 0x0001e8000c101904 */ /*0310*/ STG.E [R6.64], R0 ; /* 0x0000000006007986 */ /* 0x0001e8000c101904 */ /*0320*/ STG.E [R6.64+0x4], R0 ; /* 0x0000040006007986 */ /* 0x0001e8000c101904 */ /*0330*/ STG.E [R6.64+0x8], R0 ; /* 0x0000080006007986 */ /* 0x0001e8000c101904 */ /*0340*/ STG.E [R6.64+0xc], R0 ; /* 0x00000c0006007986 */ /* 0x0001e8000c101904 */ /*0350*/ STG.E [R8.64], R0 ; /* 0x0000000008007986 */ /* 0x0001e8000c101904 */ /*0360*/ STG.E [R8.64+0x4], R0 ; /* 0x0000040008007986 */ /* 0x0001e8000c101904 */ /*0370*/ STG.E [R8.64+0x8], R0 ; /* 0x0000080008007986 */ /* 0x0001e8000c101904 */ /*0380*/ STG.E [R8.64+0xc], R0 ; /* 0x00000c0008007986 */ /* 0x0001e8000c101904 */ /*0390*/ STG.E [R10.64], R0 ; /* 0x000000000a007986 */ /* 0x0001e8000c101904 */ /*03a0*/ STG.E [R10.64+0x4], R0 ; /* 0x000004000a007986 */ /* 0x0001e8000c101904 */ /*03b0*/ STG.E [R10.64+0x8], R0 ; /* 0x000008000a007986 */ /* 0x0001e8000c101904 */ /*03c0*/ STG.E [R10.64+0xc], R0 ; /* 0x00000c000a007986 */ /* 0x0001e2000c101904 */ /*03d0*/ @P1 BRA 0x220 ; /* 0xfffffe4000001947 */ /* 0x000fea000383ffff */ /*03e0*/ ISETP.GT.AND P1, PT, R12, 0x4, PT ; /* 0x000000040c00780c */ /* 0x000fda0003f24270 */ /*03f0*/ @!P1 BRA 0x4f0 ; /* 0x000000f000009947 */ /* 0x000fea0003800000 */ /*0400*/ MOV R7, 0x4 ; /* 0x0000000400077802 */ /* 0x001fe40000000f00 */ /*0410*/ IADD3 R6, R3.reuse, 0x4, RZ ; /* 0x0000000403067810 */ /* 0x040fe40007ffe0ff */ /*0420*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0e170 */ /*0430*/ IMAD.WIDE R4, R3.reuse, R7.reuse, c[0x0][0x188] ; /* 0x0000620003047625 */ /* 0x0c0fe200078e0207 */ /*0440*/ IADD3 R12, R12, -0x8, RZ ; /* 0xfffffff80c0c7810 */ /* 0x000fe40007ffe0ff */ /*0450*/ IADD3 R3, R3, 0x8, RZ ; /* 0x0000000803037810 */ /* 0x000fe20007ffe0ff */ /*0460*/ IMAD.WIDE R6, R6, R7, c[0x0][0x188] ; /* 0x0000620006067625 */ /* 0x000fe200078e0207 */ /*0470*/ STG.E [R4.64], R0 ; /* 0x0000000004007986 */ /* 0x0001e8000c101904 */ /*0480*/ STG.E [R4.64+0x4], R0 ; /* 0x0000040004007986 */ /* 0x0001e8000c101904 */ /*0490*/ STG.E [R4.64+0x8], R0 ; /* 0x0000080004007986 */ /* 0x0001e8000c101904 */ /*04a0*/ STG.E [R4.64+0xc], R0 ; /* 0x00000c0004007986 */ /* 0x0001e8000c101904 */ /*04b0*/ STG.E [R6.64], R0 ; /* 0x0000000006007986 */ /* 0x0001e8000c101904 */ /*04c0*/ STG.E [R6.64+0x4], R0 ; /* 0x0000040006007986 */ /* 0x0001e8000c101904 */ /*04d0*/ STG.E [R6.64+0x8], R0 ; /* 0x0000080006007986 */ /* 0x0001e8000c101904 */ /*04e0*/ STG.E [R6.64+0xc], R0 ; /* 0x00000c0006007986 */ /* 0x0001e4000c101904 */ /*04f0*/ ISETP.NE.OR P0, PT, R12, RZ, P0 ; /* 0x000000ff0c00720c */ /* 0x000fda0000705670 */ /*0500*/ @!P0 BRA 0x5b0 ; /* 0x000000a000008947 */ /* 0x000fea0003800000 */ /*0510*/ IMAD.MOV.U32 R6, RZ, RZ, 0x4 ; /* 0x00000004ff067424 */ /* 0x001fc800078e00ff */ /*0520*/ IMAD.WIDE R4, R3.reuse, R6, c[0x0][0x188] ; /* 0x0000620003047625 */ /* 0x041fe200078e0206 */ /*0530*/ IADD3 R12, R12, -0x4, RZ ; /* 0xfffffffc0c0c7810 */ /* 0x000fe40007ffe0ff */ /*0540*/ IADD3 R3, R3, 0x4, RZ ; /* 0x0000000403037810 */ /* 0x000fe40007ffe0ff */ /*0550*/ STG.E [R4.64], R0 ; /* 0x0000000004007986 */ /* 0x0001e2000c101904 */ /*0560*/ ISETP.NE.AND P0, PT, R12, RZ, PT ; /* 0x000000ff0c00720c */ /* 0x000fc60003f05270 */ /*0570*/ STG.E [R4.64+0x4], R0 ; /* 0x0000040004007986 */ /* 0x0001e8000c101904 */ /*0580*/ STG.E [R4.64+0x8], R0 ; /* 0x0000080004007986 */ /* 0x0001e8000c101904 */ /*0590*/ STG.E [R4.64+0xc], R0 ; /* 0x00000c0004007986 */ /* 0x0001e4000c101904 */ /*05a0*/ @P0 BRA 0x520 ; /* 0xffffff7000000947 */ /* 0x000fea000383ffff */ /*05b0*/ MOV R4, 0x628d34dd ; /* 0x628d34dd00047802 */ /* 0x001fe20000000f00 */ /*05c0*/ IMAD.MOV.U32 R7, RZ, RZ, 0x1c680eac ; /* 0x1c680eacff077424 */ /* 0x000fe200078e00ff */ /*05d0*/ ISETP.NE.AND P1, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fe20003f25270 */ /*05e0*/ FCHK P0, R0, -1.30240005762643604275e+21 ; /* 0xe28d34dd00007902 */ /* 0x0000640000000000 */ /*05f0*/ FFMA R4, -R7, R4, 1 ; /* 0x3f80000007047423 */ /* 0x000fc80000000104 */ /*0600*/ FFMA R7, R4, -R7, -7.6781323798905032998e-22 ; /* 0x9c680eac04077423 */ /* 0x000fc80000000807 */ /*0610*/ FFMA R6, R0, R7, RZ ; /* 0x0000000700067223 */ /* 0x000fc800000000ff */ /*0620*/ FFMA R8, R6, 1.30240005762643604275e+21, R0 ; /* 0x628d34dd06087823 */ /* 0x000fe20000000000 */ /*0630*/ @!P1 BRA 0x6c0 ; /* 0x0000008000009947 */ /* 0x000fea0003800000 */ /*0640*/ IMAD.MOV.U32 R4, RZ, RZ, 0x4 ; /* 0x00000004ff047424 */ /* 0x001fc800078e00ff */ /*0650*/ IMAD.WIDE R4, R3, R4, c[0x0][0x188] ; /* 0x0000620003047625 */ /* 0x000fc800078e0204 */ /*0660*/ IADD3 R2, R2, -0x1, RZ ; /* 0xffffffff02027810 */ /* 0x000fe20007ffe0ff */ /*0670*/ STG.E [R4.64], R0 ; /* 0x0000000004007986 */ /* 0x0001e6000c101904 */ /*0680*/ ISETP.NE.AND P1, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fe40003f25270 */ /*0690*/ IADD3 R4, P2, R4, 0x4, RZ ; /* 0x0000000404047810 */ /* 0x001fca0007f5e0ff */ /*06a0*/ IMAD.X R5, RZ, RZ, R5, P2 ; /* 0x000000ffff057224 */ /* 0x000fcc00010e0605 */ /*06b0*/ @P1 BRA 0x660 ; /* 0xffffffa000001947 */ /* 0x000fea000383ffff */ /*06c0*/ FFMA R2, R7, R8, R6 ; /* 0x0000000807027223 */ /* 0x001fe20000000006 */ /*06d0*/ @!P0 BRA 0x730 ; /* 0x0000005000008947 */ /* 0x002fea0003800000 */ /*06e0*/ MOV R2, R0 ; /* 0x0000000000027202 */ /* 0x000fe20000000f00 */ /*06f0*/ IMAD.MOV.U32 R3, RZ, RZ, -0x1d72cb23 ; /* 0xe28d34ddff037424 */ /* 0x000fe200078e00ff */ /*0700*/ MOV R8, 0x720 ; /* 0x0000072000087802 */ /* 0x000fe40000000f00 */ /*0710*/ CALL.REL.NOINC 0x21b0 ; /* 0x00001a9000007944 */ /* 0x000fea0003c00000 */ /*0720*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x001fe400078e000b */ /*0730*/ MOV R0, c[0x0][0x19c] ; /* 0x0000670000007a02 */ /* 0x000fe20000000f00 */ /*0740*/ IMAD.MOV.U32 R3, RZ, RZ, 0x3f000000 ; /* 0x3f000000ff037424 */ /* 0x000fe200078e00ff */ /*0750*/ MOV R6, 0x3fd774eb ; /* 0x3fd774eb00067802 */ /* 0x000fe20000000f00 */ /*0760*/ IMAD.MOV.U32 R7, RZ, RZ, 0x3d4dd2f7 ; /* 0x3d4dd2f7ff077424 */ /* 0x000fe200078e00ff */ /*0770*/ BSSY B0, 0x9c0 ; /* 0x0000024000007945 */ /* 0x000fe20003800000 */ /*0780*/ FMUL R0, R0, -1.14140003719328946425e+26 ; /* 0xeabcd42c00007820 */ /* 0x000fc80000400000 */ /*0790*/ FFMA R3, -|R0|.reuse, R3, 0.5 ; /* 0x3f00000000037423 */ /* 0x040fe20000000303 */ /*07a0*/ FSETP.NEU.AND P1, PT, |R0|.reuse, 1, PT ; /* 0x3f8000000000780b */ /* 0x040fe40003f2d200 */ /*07b0*/ FSETP.GT.AND P0, PT, |R0|, 0.56000000238418579102, PT ; /* 0x3f0f5c290000780b */ /* 0x000fe20003f04200 */ /*07c0*/ MUFU.RSQ R4, R3 ; /* 0x0000000300047308 */ /* 0x000e240000001400 */ /*07d0*/ FMUL R5, R3, R4 ; /* 0x0000000403057220 */ /* 0x001fe20000400000 */ /*07e0*/ FMUL R4, R4, 0.5 ; /* 0x3f00000004047820 */ /* 0x000fc80000400000 */ /*07f0*/ FFMA R4, -R5, R4, 0.5 ; /* 0x3f00000005047423 */ /* 0x000fc80000000104 */ /*0800*/ FFMA R4, R5, R4, R5 ; /* 0x0000000405047223 */ /* 0x000fca0000000005 */ /*0810*/ FSEL R5, R4, RZ, P1 ; /* 0x000000ff04057208 */ /* 0x000fc80000800000 */ /*0820*/ FSEL R5, R5, |R0|, P0 ; /* 0x4000000005057208 */ /* 0x000fca0000000000 */ /*0830*/ FMUL R4, R5, R5 ; /* 0x0000000505047220 */ /* 0x000fc80000400000 */ /*0840*/ FFMA R3, R4, R7, 0.018773360177874565125 ; /* 0x3c99ca9704037423 */ /* 0x000fc80000000007 */ /*0850*/ FFMA R3, R4, R3, 0.046769052743911743164 ; /* 0x3d3f90e804037423 */ /* 0x000fc80000000003 */ /*0860*/ FFMA R3, R4, R3, 0.074823014438152313232 ; /* 0x3d993ccf04037423 */ /* 0x000fc80000000003 */ /*0870*/ FFMA R3, R4, R3, 0.16667181253433227539 ; /* 0x3e2aac0404037423 */ /* 0x000fc80000000003 */ /*0880*/ FMUL R4, R4, R3 ; /* 0x0000000304047220 */ /* 0x000fc80000400000 */ /*0890*/ FFMA R4, R5, R4, R5 ; /* 0x0000000405047223 */ /* 0x000fc80000000005 */ /*08a0*/ FMUL R3, R4, -2 ; /* 0xc000000004037820 */ /* 0x000fc80000400000 */ /*08b0*/ @P0 FFMA R4, R6, 0.93318945169448852539, R3 ; /* 0x3f6ee58106040823 */ /* 0x000fe20000000003 */ /*08c0*/ LOP3.LUT R3, R0, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000000037812 */ /* 0x000fc800078ec0ff */ /*08d0*/ FSETP.GTU.AND P0, PT, R4, +INF , PT ; /* 0x7f8000000400780b */ /* 0x000fda0003f0c000 */ /*08e0*/ @!P0 LOP3.LUT R4, R3, R4, RZ, 0xfc, !PT ; /* 0x0000000403048212 */ /* 0x000fca00078efcff */ /*08f0*/ FADD R3, -R4, -1.74609996627237002450e+35 ; /* 0xfa0683c004037421 */ /* 0x000fc80000000100 */ /*0900*/ MUFU.RCP R0, R3 ; /* 0x0000000300007308 */ /* 0x000e300000001000 */ /*0910*/ FCHK P0, R2, R3 ; /* 0x0000000302007302 */ /* 0x000e620000000000 */ /*0920*/ FFMA R5, -R3, R0, 1 ; /* 0x3f80000003057423 */ /* 0x001fc80000000100 */ /*0930*/ FFMA R0, R0, R5, R0 ; /* 0x0000000500007223 */ /* 0x000fc80000000000 */ /*0940*/ FFMA R5, R0, R2, RZ ; /* 0x0000000200057223 */ /* 0x000fc800000000ff */ /*0950*/ FFMA R4, -R3, R5, R2 ; /* 0x0000000503047223 */ /* 0x000fc80000000102 */ /*0960*/ FFMA R0, R0, R4, R5 ; /* 0x0000000400007223 */ /* 0x000fe20000000005 */ /*0970*/ @!P0 BRA 0x9b0 ; /* 0x0000003000008947 */ /* 0x002fea0003800000 */ /*0980*/ MOV R8, 0x9a0 ; /* 0x000009a000087802 */ /* 0x000fe40000000f00 */ /*0990*/ CALL.REL.NOINC 0x21b0 ; /* 0x0000181000007944 */ /* 0x000fea0003c00000 */ /*09a0*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x001fe400078e000b */ /*09b0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*09c0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x7f800000 ; /* 0x7f800000ff037424 */ /* 0x000fe200078e00ff */ /*09d0*/ FCHK P0, RZ, RZ ; /* 0x000000ffff007302 */ /* 0x000e260000000000 */ /*09e0*/ FFMA R2, -RZ, R3, 1 ; /* 0x3f800000ff027423 */ /* 0x000fc80000000103 */ /*09f0*/ FFMA R2, R2, R3, +INF ; /* 0x7f80000002027423 */ /* 0x000fc80000000003 */ /*0a00*/ FFMA R3, RZ, R2, RZ ; /* 0x00000002ff037223 */ /* 0x000fc800000000ff */ /*0a10*/ FFMA R4, -RZ, R3, RZ ; /* 0x00000003ff047223 */ /* 0x000fc800000001ff */ /*0a20*/ FFMA R2, R2, R4, R3 ; /* 0x0000000402027223 */ /* 0x000fe20000000003 */ /*0a30*/ @!P0 BRA 0xa80 ; /* 0x0000004000008947 */ /* 0x001fea0003800000 */ /*0a40*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fe2000001ff00 */ /*0a50*/ MOV R8, 0xa70 ; /* 0x00000a7000087802 */ /* 0x000fe40000000f00 */ /*0a60*/ CALL.REL.NOINC 0x21b0 ; /* 0x0000174000007944 */ /* 0x000fea0003c00000 */ /*0a70*/ MOV R2, R11 ; /* 0x0000000b00027202 */ /* 0x001fca0000000f00 */ /*0a80*/ FADD R3, R2, -14652000 ; /* 0xcb5f926002037421 */ /* 0x000fe20000000000 */ /*0a90*/ MOV R8, 0x78279ee1 ; /* 0x78279ee100087802 */ /* 0x000fc80000000f00 */ /*0aa0*/ FSETP.GEU.AND P0, PT, R3, 1.175494350822287508e-38, PT ; /* 0x008000000300780b */ /* 0x000fc80003f0e000 */ /*0ab0*/ FSEL R7, RZ, -23, P0 ; /* 0xc1b80000ff077808 */ /* 0x000fd20000000000 */ /*0ac0*/ @!P0 FMUL R3, R3, 8388608 ; /* 0x4b00000003038820 */ /* 0x000fca0000400000 */ /*0ad0*/ IADD3 R2, R3.reuse, -0x3f2aaaab, RZ ; /* 0xc0d5555503027810 */ /* 0x040fe40007ffe0ff */ /*0ae0*/ ISETP.GE.U32.AND P1, PT, R3.reuse, 0x7f800000, PT ; /* 0x7f8000000300780c */ /* 0x040fe40003f26070 */ /*0af0*/ LOP3.LUT R4, R2, 0xff800000, RZ, 0xc0, !PT ; /* 0xff80000002047812 */ /* 0x000fe200078ec0ff */ /*0b00*/ IMAD.MOV.U32 R2, RZ, RZ, 0x3e055027 ; /* 0x3e055027ff027424 */ /* 0x000fe200078e00ff */ /*0b10*/ FSETP.NEU.AND P0, PT, R3, RZ, PT ; /* 0x000000ff0300720b */ /* 0x000fc60003f0d000 */ /*0b20*/ IMAD.IADD R5, R3, 0x1, -R4 ; /* 0x0000000103057824 */ /* 0x000fe200078e0a04 */ /*0b30*/ I2FP.F32.S32 R4, R4 ; /* 0x0000000400047245 */ /* 0x000fc60000201400 */ /*0b40*/ FADD R5, R5, -1 ; /* 0xbf80000005057421 */ /* 0x000fe40000000000 */ /*0b50*/ FFMA R7, R4, 1.1920928955078125e-07, R7 ; /* 0x3400000004077823 */ /* 0x000fe20000000007 */ /*0b60*/ @P1 MOV R4, 0x7f800000 ; /* 0x7f80000000041802 */ /* 0x000fe20000000f00 */ /*0b70*/ FFMA R6, R5, -R2, 0.14084610342979431152 ; /* 0x3e1039f605067423 */ /* 0x000fc80000000802 */ /*0b80*/ FFMA R6, R5, R6, -0.12148627638816833496 ; /* 0xbdf8cdcc05067423 */ /* 0x000fc80000000006 */ /*0b90*/ FFMA R6, R5, R6, 0.13980610668659210205 ; /* 0x3e0f295505067423 */ /* 0x000fc80000000006 */ /*0ba0*/ FFMA R6, R5, R6, -0.16684235632419586182 ; /* 0xbe2ad8b905067423 */ /* 0x000fc80000000006 */ /*0bb0*/ FFMA R6, R5, R6, 0.20012299716472625732 ; /* 0x3e4ced0b05067423 */ /* 0x000fc80000000006 */ /*0bc0*/ FFMA R6, R5, R6, -0.24999669194221496582 ; /* 0xbe7fff2205067423 */ /* 0x000fc80000000006 */ /*0bd0*/ FFMA R6, R5, R6, 0.33333182334899902344 ; /* 0x3eaaaa7805067423 */ /* 0x000fc80000000006 */ /*0be0*/ FFMA R6, R5, R6, -0.5 ; /* 0xbf00000005067423 */ /* 0x000fc80000000006 */ /*0bf0*/ FMUL R6, R5, R6 ; /* 0x0000000605067220 */ /* 0x000fc80000400000 */ /*0c00*/ FFMA R6, R5, R6, R5 ; /* 0x0000000605067223 */ /* 0x000fc80000000005 */ /*0c10*/ FFMA R6, R7, 0.69314718246459960938, R6 ; /* 0x3f31721807067823 */ /* 0x000fe20000000006 */ /*0c20*/ @P1 FFMA R6, R3, R4, +INF ; /* 0x7f80000003061423 */ /* 0x000fe20000000004 */ /*0c30*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x1a4] ; /* 0x00006900ff047624 */ /* 0x000fe200078e00ff */ /*0c40*/ FMUL R7, RZ, c[0x0][0x1b4] ; /* 0x00006d00ff077a20 */ /* 0x000fe40000400000 */ /*0c50*/ FMUL R6, R6, 0.43429449200630187988 ; /* 0x3ede5bd906067820 */ /* 0x000fe20000400000 */ /*0c60*/ FADD R3, R4, -c[0x0][0x1a8] ; /* 0x80006a0004037621 */ /* 0x000fe20000000000 */ /*0c70*/ IMAD.MOV.U32 R4, RZ, RZ, 0x3b2090aa ; /* 0x3b2090aaff047424 */ /* 0x000fc600078e00ff */ /*0c80*/ FSEL R6, R6, -INF , P0 ; /* 0xff80000006067808 */ /* 0x000fca0000000000 */ /*0c90*/ FADD R10, R6, R3 ; /* 0x00000003060a7221 */ /* 0x000fc80000000000 */ /*0ca0*/ MUFU.RCP R3, |R10| ; /* 0x4000000a00037308 */ /* 0x000e220000001000 */ /*0cb0*/ FSETP.GT.AND P0, PT, |R10|.reuse, 1, PT ; /* 0x3f8000000a00780b */ /* 0x040fe40003f04200 */ /*0cc0*/ FSETP.GTU.AND P1, PT, |R10|, +INF , PT ; /* 0x7f8000000a00780b */ /* 0x000fe40003f2c200 */ /*0cd0*/ FSEL R5, R3, |R10|, P0 ; /* 0x4000000a03057208 */ /* 0x001fca0000000000 */ /*0ce0*/ FMUL R3, R5, R5 ; /* 0x0000000505037220 */ /* 0x000fc80000400000 */ /*0cf0*/ FFMA R4, R3, R4, -0.014396979473531246185 ; /* 0xbc6be14f03047423 */ /* 0x000fc80000000004 */ /*0d00*/ FFMA R4, R3, R4, 0.039849750697612762451 ; /* 0x3d23397e03047423 */ /* 0x000fc80000000004 */ /*0d10*/ FFMA R6, R3, R4, -0.072529748082160949707 ; /* 0xbd948a7a03067423 */ /* 0x000fe20000000004 */ /*0d20*/ FFMA R4, R7, R8, c[0x0][0x1b0] ; /* 0x00006c0007047623 */ /* 0x000fe20000000008 */ /*0d30*/ IMAD.MOV.U32 R7, RZ, RZ, c[0x0][0x1a0] ; /* 0x00006800ff077624 */ /* 0x000fe400078e00ff */ /*0d40*/ FFMA R6, R3.reuse, R6, 0.10518480092287063599 ; /* 0x3dd76b2103067423 */ /* 0x040fe40000000006 */ /*0d50*/ FSETP.GEU.AND P2, PT, R4, 1.175494350822287508e-38, PT ; /* 0x008000000400780b */ /* 0x000fe40003f4e000 */ /*0d60*/ FFMA R6, R3, R6, -0.14171802997589111328 ; /* 0xbe111e8803067423 */ /* 0x000fc80000000006 */ /*0d70*/ FFMA R6, R3, R6, 0.19988775253295898438 ; /* 0x3e4caf6003067423 */ /* 0x000fc80000000006 */ /*0d80*/ FFMA R6, R3, R6, -0.33332940936088562012 ; /* 0xbeaaaa2703067423 */ /* 0x000fc60000000006 */ /*0d90*/ @!P2 FMUL R4, R4, 8388608 ; /* 0x4b0000000404a820 */ /* 0x000fe20000400000 */ /*0da0*/ FMUL R6, R3, R6 ; /* 0x0000000603067220 */ /* 0x000fe20000400000 */ /*0db0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x3f6ee581 ; /* 0x3f6ee581ff037424 */ /* 0x000fc600078e00ff */ /*0dc0*/ FFMA R8, R5, R6, R5 ; /* 0x0000000605087223 */ /* 0x000fe20000000005 */ /*0dd0*/ IADD3 R6, R4, -0x3f2aaaab, RZ ; /* 0xc0d5555504067810 */ /* 0x000fe40007ffe0ff */ /*0de0*/ LOP3.LUT R5, R10, 0x80000000, RZ, 0xc0, !PT ; /* 0x800000000a057812 */ /* 0x000fe200078ec0ff */ /*0df0*/ @P0 FFMA R8, R3, 1.6832555532455444336, -R8 ; /* 0x3fd774eb03080823 */ /* 0x000fe20000000808 */ /*0e00*/ LOP3.LUT R9, R6, 0xff800000, RZ, 0xc0, !PT ; /* 0xff80000006097812 */ /* 0x000fe200078ec0ff */ /*0e10*/ IMAD.MOV.U32 R10, RZ, RZ, 0x3f000000 ; /* 0x3f000000ff0a7424 */ /* 0x000fe200078e00ff */ /*0e20*/ ISETP.GE.U32.AND P3, PT, R4.reuse, 0x7f800000, PT ; /* 0x7f8000000400780c */ /* 0x040fe40003f66070 */ /*0e30*/ @!P1 LOP3.LUT R8, R5, R8, RZ, 0xfc, !PT ; /* 0x0000000805089212 */ /* 0x000fe200078efcff */ /*0e40*/ FMUL R5, R7, 128230 ; /* 0x47fa730007057820 */ /* 0x000fe20000400000 */ /*0e50*/ IADD3 R6, R4, -R9, RZ ; /* 0x8000000904067210 */ /* 0x000fc40007ffe0ff */ /*0e60*/ I2FP.F32.S32 R9, R9 ; /* 0x0000000900097245 */ /* 0x000fe20000201400 */ /*0e70*/ FMUL R5, R8, R5 ; /* 0x0000000508057220 */ /* 0x000fe40000400000 */ /*0e80*/ FADD R11, R6, -1 ; /* 0xbf800000060b7421 */ /* 0x000fe40000000000 */ /*0e90*/ FFMA R6, -|R5|.reuse, R10, 0.5 ; /* 0x3f00000005067423 */ /* 0x040fe2000000030a */ /*0ea0*/ FSETP.NEU.AND P1, PT, |R5|, 1, PT ; /* 0x3f8000000500780b */ /* 0x000fe20003f2d200 */ /*0eb0*/ FFMA R2, R11, -R2, 0.14084610342979431152 ; /* 0x3e1039f60b027423 */ /* 0x000fe20000000802 */ /*0ec0*/ FSETP.GT.AND P0, PT, |R5|, 0.56000000238418579102, PT ; /* 0x3f0f5c290500780b */ /* 0x000fe20003f04200 */ /*0ed0*/ MUFU.RSQ R7, R6 ; /* 0x0000000600077308 */ /* 0x000e240000001400 */ /*0ee0*/ FFMA R2, R11, R2, -0.12148627638816833496 ; /* 0xbdf8cdcc0b027423 */ /* 0x000fc80000000002 */ /*0ef0*/ FFMA R2, R11, R2, 0.13980610668659210205 ; /* 0x3e0f29550b027423 */ /* 0x000fc80000000002 */ /*0f00*/ FFMA R2, R11, R2, -0.16684235632419586182 ; /* 0xbe2ad8b90b027423 */ /* 0x000fc80000000002 */ /*0f10*/ FFMA R8, R11, R2, 0.20012299716472625732 ; /* 0x3e4ced0b0b087423 */ /* 0x000fe20000000002 */ /*0f20*/ FMUL R2, R6, R7 ; /* 0x0000000706027220 */ /* 0x001fe20000400000 */ /*0f30*/ FMUL R7, R7, 0.5 ; /* 0x3f00000007077820 */ /* 0x000fe40000400000 */ /*0f40*/ FFMA R8, R11.reuse, R8, -0.24999669194221496582 ; /* 0xbe7fff220b087423 */ /* 0x040fe20000000008 */ /*0f50*/ FSEL R6, RZ, -23, P2 ; /* 0xc1b80000ff067808 */ /* 0x000fe20001000000 */ /*0f60*/ FFMA R7, -R2.reuse, R7, 0.5 ; /* 0x3f00000002077423 */ /* 0x040fe40000000107 */ /*0f70*/ FFMA R8, R11, R8, 0.33333182334899902344 ; /* 0x3eaaaa780b087423 */ /* 0x000fe40000000008 */ /*0f80*/ FFMA R6, R9, 1.1920928955078125e-07, R6 ; /* 0x3400000009067823 */ /* 0x000fe20000000006 */ /*0f90*/ FFMA R7, R2, R7, R2 ; /* 0x0000000702077223 */ /* 0x000fe20000000002 */ /*0fa0*/ FFMA R8, R11, R8, -0.5 ; /* 0xbf0000000b087423 */ /* 0x000fe20000000008 */ /*0fb0*/ @P3 IMAD.MOV.U32 R9, RZ, RZ, 0x7f800000 ; /* 0x7f800000ff093424 */ /* 0x000fc600078e00ff */ /*0fc0*/ FMUL R8, R11, R8 ; /* 0x000000080b087220 */ /* 0x000fe20000400000 */ /*0fd0*/ FSEL R2, R7, RZ, P1 ; /* 0x000000ff07027208 */ /* 0x000fe40000800000 */ /*0fe0*/ MOV R7, 0x3d4dd2f7 ; /* 0x3d4dd2f700077802 */ /* 0x000fe20000000f00 */ /*0ff0*/ FFMA R11, R11, R8, R11 ; /* 0x000000080b0b7223 */ /* 0x000fe2000000000b */ /*1000*/ FSEL R2, R2, |R5|, P0 ; /* 0x4000000502027208 */ /* 0x000fe40000000000 */ /*1010*/ FSETP.NEU.AND P1, PT, R4, RZ, PT ; /* 0x000000ff0400720b */ /* 0x000fe20003f2d000 */ /*1020*/ FFMA R11, R6, 0.69314718246459960938, R11 ; /* 0x3f317218060b7823 */ /* 0x000fe2000000000b */ /*1030*/ @P3 FFMA R11, R4, R9, +INF ; /* 0x7f800000040b3423 */ /* 0x000fe20000000009 */ /*1040*/ FMUL R6, R2, R2 ; /* 0x0000000202067220 */ /* 0x000fc60000400000 */ /*1050*/ FADD R10, R11, -1.5060000252386473967e-26 ; /* 0x949525a30b0a7421 */ /* 0x000fe20000000000 */ /*1060*/ FFMA R7, R6, R7, 0.018773360177874565125 ; /* 0x3c99ca9706077423 */ /* 0x000fc80000000007 */ /*1070*/ FFMA R7, R6, R7, 0.046769052743911743164 ; /* 0x3d3f90e806077423 */ /* 0x000fe20000000007 */ /*1080*/ FSEL R10, R10, -INF , P1 ; /* 0xff8000000a0a7808 */ /* 0x000fc60000800000 */ /*1090*/ FFMA R7, R6, R7, 0.074823014438152313232 ; /* 0x3d993ccf06077423 */ /* 0x000fe20000000007 */ /*10a0*/ FSETP.GE.AND P1, PT, |R10|.reuse, 105615, PT ; /* 0x47ce47800a00780b */ /* 0x040fe20003f26200 */ /*10b0*/ FMUL R4, R10, 0.63661974668502807617 ; /* 0x3f22f9830a047820 */ /* 0x000fe40000400000 */ /*10c0*/ FFMA R7, R6.reuse, R7, 0.16667181253433227539 ; /* 0x3e2aac0406077423 */ /* 0x040fe40000000007 */ /*10d0*/ F2I.NTZ R8, R4 ; /* 0x0000000400087305 */ /* 0x000e240000203100 */ /*10e0*/ FMUL R7, R6, R7 ; /* 0x0000000706077220 */ /* 0x000fc80000400000 */ /*10f0*/ FFMA R9, R2, R7, R2 ; /* 0x0000000702097223 */ /* 0x000fc80000000002 */ /*1100*/ FMUL R2, R9, -2 ; /* 0xc000000009027820 */ /* 0x000fc80000400000 */ /*1110*/ @P0 FFMA R9, R3, 1.6832555532455444336, R2 ; /* 0x3fd774eb03090823 */ /* 0x000fe20000000002 */ /*1120*/ I2FP.F32.S32 R3, R8 ; /* 0x0000000800037245 */ /* 0x001fc80000201400 */ /*1130*/ FSETP.GTU.AND P0, PT, R9, +INF , PT ; /* 0x7f8000000900780b */ /* 0x000fe20003f0c000 */ /*1140*/ FFMA R2, R3, -1.5707962512969970703, R10 ; /* 0xbfc90fda03027823 */ /* 0x000fc8000000000a */ /*1150*/ FFMA R6, R3, -7.5497894158615963534e-08, R2 ; /* 0xb3a2216803067823 */ /* 0x000fe20000000002 */ /*1160*/ LOP3.LUT R2, R5, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000005027812 */ /* 0x000fc600078ec0ff */ /*1170*/ FFMA R3, R3, -5.3903029534742383927e-15, R6 ; /* 0xa7c234c503037823 */ /* 0x000fc80000000006 */ /*1180*/ @!P0 LOP3.LUT R9, R2, R9, RZ, 0xfc, !PT ; /* 0x0000000902098212 */ /* 0x000fe200078efcff */ /*1190*/ @!P1 BRA 0x1570 ; /* 0x000003d000009947 */ /* 0x000fea0003800000 */ /*11a0*/ FSETP.NEU.AND P0, PT, |R10|, +INF , PT ; /* 0x7f8000000a00780b */ /* 0x000fda0003f0d200 */ /*11b0*/ @!P0 BRA 0x1550 ; /* 0x0000039000008947 */ /* 0x000fea0003800000 */ /*11c0*/ SHF.R.U32.HI R2, RZ, 0x17, R10 ; /* 0x00000017ff027819 */ /* 0x000fe2000001160a */ /*11d0*/ IMAD.SHL.U32 R3, R10, 0x100, RZ ; /* 0x000001000a037824 */ /* 0x000fe200078e00ff */ /*11e0*/ MOV R13, RZ ; /* 0x000000ff000d7202 */ /* 0x000fe20000000f00 */ /*11f0*/ IMAD.MOV.U32 R8, RZ, RZ, RZ ; /* 0x000000ffff087224 */ /* 0x000fe200078e00ff */ /*1200*/ LOP3.LUT R2, R2, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff02027812 */ /* 0x000fe200078ec0ff */ /*1210*/ IMAD.MOV.U32 R11, RZ, RZ, RZ ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e00ff */ /*1220*/ LOP3.LUT R15, R3, 0x80000000, RZ, 0xfc, !PT ; /* 0x80000000030f7812 */ /* 0x000fe200078efcff */ /*1230*/ ULDC.64 UR6, c[0x4][0x10] ; /* 0x0100040000067ab9 */ /* 0x000fe20000000a00 */ /*1240*/ IADD3 R12, R2, -0x80, RZ ; /* 0xffffff80020c7810 */ /* 0x000fe20007ffe0ff */ /*1250*/ IMAD.MOV.U32 R2, RZ, RZ, R1 ; /* 0x000000ffff027224 */ /* 0x000fc600078e0001 */ /*1260*/ SHF.R.U32.HI R14, RZ, 0x5, R12 ; /* 0x00000005ff0e7819 */ /* 0x000fe4000001160c */ /*1270*/ MOV R6, UR6 ; /* 0x0000000600067c02 */ /* 0x000fe20008000f00 */ /*1280*/ IMAD.U32 R7, RZ, RZ, UR7 ; /* 0x00000007ff077e24 */ /* 0x000fca000f8e00ff */ /*1290*/ LDG.E.CONSTANT R4, [R6.64] ; /* 0x0000000406047981 */ /* 0x000ea2000c1e9900 */ /*12a0*/ IADD3 R11, R11, 0x1, RZ ; /* 0x000000010b0b7810 */ /* 0x000fe20007ffe0ff */ /*12b0*/ UIADD3 UR6, UP0, UR6, 0x4, URZ ; /* 0x0000000406067890 */ /* 0x000fc6000ff1e03f */ /*12c0*/ ISETP.NE.AND P0, PT, R11, 0x6, PT ; /* 0x000000060b00780c */ /* 0x000fe20003f05270 */ /*12d0*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*12e0*/ IMAD.WIDE.U32 R4, R4, R15, RZ ; /* 0x0000000f04047225 */ /* 0x004fca00078e00ff */ /*12f0*/ IADD3 R3, P1, R4, R8, RZ ; /* 0x0000000804037210 */ /* 0x000fca0007f3e0ff */ /*1300*/ STL [R2], R3 ; /* 0x0000000302007387 */ /* 0x0001e20000100800 */ /*1310*/ IMAD.X R8, R5, 0x1, R13, P1 ; /* 0x0000000105087824 */ /* 0x000fe200008e060d */ /*1320*/ IADD3 R2, R2, 0x4, RZ ; /* 0x0000000402027810 */ /* 0x001fe20007ffe0ff */ /*1330*/ @P0 BRA 0x1270 ; /* 0xffffff3000000947 */ /* 0x000fea000383ffff */ /*1340*/ LOP3.LUT P0, R7, R12, 0x1f, RZ, 0xc0, !PT ; /* 0x0000001f0c077812 */ /* 0x000fe2000780c0ff */ /*1350*/ STL [R1+0x18], R8 ; /* 0x0000180801007387 */ /* 0x0001e20000100800 */ /*1360*/ IADD3 R12, -R14.reuse, 0x4, RZ ; /* 0x000000040e0c7810 */ /* 0x040fe40007ffe1ff */ /*1370*/ IADD3 R2, -R14, 0x6, RZ ; /* 0x000000060e027810 */ /* 0x000fca0007ffe1ff */ /*1380*/ IMAD R11, R2, 0x4, R1 ; /* 0x00000004020b7824 */ /* 0x000fc800078e0201 */ /*1390*/ @P0 LEA R12, R12, R1, 0x2 ; /* 0x000000010c0c0211 */ /* 0x000fe200078e10ff */ /*13a0*/ LDL R2, [R11] ; /* 0x000000000b027983 */ /* 0x000ea80000100800 */ /*13b0*/ @P0 LDL R5, [R12] ; /* 0x000000000c050983 */ /* 0x000ee80000100800 */ /*13c0*/ LDL R3, [R11+-0x4] ; /* 0xfffffc000b037983 */ /* 0x000f220000100800 */ /*13d0*/ @P0 IADD3 R4, -R7, 0x20, RZ ; /* 0x0000002007040810 */ /* 0x000fc40007ffe1ff */ /*13e0*/ LOP3.LUT P1, R10, R10, 0x80000000, RZ, 0xc0, !PT ; /* 0x800000000a0a7812 */ /* 0x000fe4000782c0ff */ /*13f0*/ @P0 SHF.R.U32.HI R6, RZ, R4.reuse, R5 ; /* 0x00000004ff060219 */ /* 0x088fe40000011605 */ /*1400*/ @P0 SHF.L.U32 R5, R2, R7.reuse, RZ ; /* 0x0000000702050219 */ /* 0x084fe400000006ff */ /*1410*/ @P0 SHF.R.U32.HI R4, RZ, R4, R3 ; /* 0x00000004ff040219 */ /* 0x010fe40000011603 */ /*1420*/ @P0 SHF.L.U32 R7, R3, R7, RZ ; /* 0x0000000703070219 */ /* 0x000fc600000006ff */ /*1430*/ @P0 IMAD.IADD R2, R4, 0x1, R5 ; /* 0x0000000104020824 */ /* 0x000fe200078e0205 */ /*1440*/ @P0 IADD3 R3, R6, R7, RZ ; /* 0x0000000706030210 */ /* 0x000fc80007ffe0ff */ /*1450*/ SHF.L.U32.HI R7, R3, 0x2, R2 ; /* 0x0000000203077819 */ /* 0x000fc80000010602 */ /*1460*/ SHF.R.U32.HI R13, RZ, 0x1f, R7 ; /* 0x0000001fff0d7819 */ /* 0x000fc80000011607 */ /*1470*/ ISETP.NE.AND P0, PT, R13, RZ, PT ; /* 0x000000ff0d00720c */ /* 0x000fe20003f05270 */ /*1480*/ IMAD.SHL.U32 R6, R3, 0x4, RZ ; /* 0x0000000403067824 */ /* 0x000fd800078e00ff */ /*1490*/ @P0 LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff070212 */ /* 0x000fe400078e33ff */ /*14a0*/ @P0 LOP3.LUT R6, RZ, R6, RZ, 0x33, !PT ; /* 0x00000006ff060212 */ /* 0x000fc800078e33ff */ /*14b0*/ I2F.F64.S64 R4, R6 ; /* 0x0000000600047312 */ /* 0x000e640000301c00 */ /*14c0*/ DMUL R4, R4, c[0x2][0x0] ; /* 0x0080000004047a28 */ /* 0x002e620000000000 */ /*14d0*/ LEA.HI R8, R2, R13, RZ, 0x2 ; /* 0x0000000d02087211 */ /* 0x001fd200078f10ff */ /*14e0*/ F2F.F32.F64 R4, R4 ; /* 0x0000000400047310 */ /* 0x002e220000301000 */ /*14f0*/ @P0 LOP3.LUT R10, R10, 0x80000000, RZ, 0x3c, !PT ; /* 0x800000000a0a0812 */ /* 0x000fe200078e3cff */ /*1500*/ IMAD.MOV R2, RZ, RZ, -R8 ; /* 0x000000ffff027224 */ /* 0x000fc600078e0a08 */ /*1510*/ ISETP.NE.AND P0, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fe40003f05270 */ /*1520*/ @P1 MOV R8, R2 ; /* 0x0000000200081202 */ /* 0x000fe40000000f00 */ /*1530*/ FSEL R3, R4, -R4, !P0 ; /* 0x8000000404037208 */ /* 0x001fe20004000000 */ /*1540*/ BRA 0x1570 ; /* 0x0000002000007947 */ /* 0x000fea0003800000 */ /*1550*/ FMUL R3, RZ, R10 ; /* 0x0000000aff037220 */ /* 0x000fe20000400000 */ /*1560*/ IMAD.MOV.U32 R8, RZ, RZ, RZ ; /* 0x000000ffff087224 */ /* 0x000fca00078e00ff */ /*1570*/ IADD3 R8, R8, 0x1, RZ ; /* 0x0000000108087810 */ /* 0x000fe20007ffe0ff */ /*1580*/ FMUL R7, R3, R3 ; /* 0x0000000303077220 */ /* 0x000fe20000400000 */ /*1590*/ MOV R5, 0x3c0885e4 ; /* 0x3c0885e400057802 */ /* 0x000fe20000000f00 */ /*15a0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x3e2aaaa8 ; /* 0x3e2aaaa8ff067424 */ /* 0x000fe200078e00ff */ /*15b0*/ LOP3.LUT P1, RZ, R8.reuse, 0x1, RZ, 0xc0, !PT ; /* 0x0000000108ff7812 */ /* 0x040fe2000782c0ff */ /*15c0*/ IMAD.MOV.U32 R4, RZ, RZ, -0x46b2bead ; /* 0xb94d4153ff047424 */ /* 0x000fe200078e00ff */ /*15d0*/ LOP3.LUT P0, RZ, R8, 0x2, RZ, 0xc0, !PT ; /* 0x0000000208ff7812 */ /* 0x000fe2000780c0ff */ /*15e0*/ BSSY B0, 0x1aa0 ; /* 0x000004b000007945 */ /* 0x000fe20003800000 */ /*15f0*/ FSEL R5, R5, 0.041666727513074874878, !P1 ; /* 0x3d2aaabb05057808 */ /* 0x000fd20004800000 */ /*1600*/ @P1 IMAD.MOV.U32 R2, RZ, RZ, 0x37cbac00 ; /* 0x37cbac00ff021424 */ /* 0x000fc800078e00ff */ /*1610*/ @P1 FFMA R4, R7, R2, -0.0013887860113754868507 ; /* 0xbab607ed07041423 */ /* 0x000fe20000000002 */ /*1620*/ FSEL R2, R3, 1, !P1 ; /* 0x3f80000003027808 */ /* 0x000fe40004800000 */ /*1630*/ FSEL R3, -R6, -0.4999999701976776123, !P1 ; /* 0xbeffffff06037808 */ /* 0x000fe20004800100 */ /*1640*/ FFMA R4, R7.reuse, R4, R5 ; /* 0x0000000407047223 */ /* 0x040fe40000000005 */ /*1650*/ FFMA R5, R2, R7, RZ ; /* 0x0000000702057223 */ /* 0x000fe400000000ff */ /*1660*/ FFMA R3, R7, R4, R3 ; /* 0x0000000407037223 */ /* 0x000fc80000000003 */ /*1670*/ FFMA R2, R3, R5, R2 ; /* 0x0000000503027223 */ /* 0x000fc80000000002 */ /*1680*/ @P0 FFMA R2, R2, -1, RZ ; /* 0xbf80000002020823 */ /* 0x000fe200000000ff */ /*1690*/ FSETP.NEU.AND P0, PT, |R9|, RZ, PT ; /* 0x000000ff0900720b */ /* 0x000fc60003f0d200 */ /*16a0*/ FADD R4, -R2, c[0x0][0x1ac] ; /* 0x00006b0002047621 */ /* 0x000fca0000000100 */ /*16b0*/ FSETP.EQ.AND P1, PT, |R4|, RZ, PT ; /* 0x000000ff0400720b */ /* 0x000fda0003f22200 */ /*16c0*/ @!P0 BRA P1, 0x1a60 ; /* 0x0000039000008947 */ /* 0x000fea0000800000 */ /*16d0*/ FSETP.NEU.AND P0, PT, |R9|, +INF , PT ; /* 0x7f8000000900780b */ /* 0x000fe40003f0d200 */ /*16e0*/ FSETP.EQ.AND P1, PT, |R4|, +INF , PT ; /* 0x7f8000000400780b */ /* 0x000fda0003f22200 */ /*16f0*/ @!P0 BRA P1, 0x1a10 ; /* 0x0000031000008947 */ /* 0x000fea0000800000 */ /*1700*/ FMNMX R7, |R9|.reuse, |R4|.reuse, !PT ; /* 0x4000000409077209 */ /* 0x0c0fe20007800200 */ /*1710*/ BSSY B1, 0x1800 ; /* 0x000000e000017945 */ /* 0x000fe20003800000 */ /*1720*/ FMNMX R2, |R9|, |R4|, PT ; /* 0x4000000409027209 */ /* 0x000fe40003800200 */ /*1730*/ MUFU.RCP R3, R7 ; /* 0x0000000700037308 */ /* 0x000e300000001000 */ /*1740*/ FCHK P0, R2, R7 ; /* 0x0000000702007302 */ /* 0x000e620000000000 */ /*1750*/ FFMA R6, -R7, R3, 1 ; /* 0x3f80000007067423 */ /* 0x001fc80000000103 */ /*1760*/ FFMA R3, R3, R6, R3 ; /* 0x0000000603037223 */ /* 0x000fc80000000003 */ /*1770*/ FFMA R6, R2, R3, RZ ; /* 0x0000000302067223 */ /* 0x000fc800000000ff */ /*1780*/ FFMA R5, -R7, R6, R2 ; /* 0x0000000607057223 */ /* 0x000fc80000000102 */ /*1790*/ FFMA R5, R3, R5, R6 ; /* 0x0000000503057223 */ /* 0x000fe20000000006 */ /*17a0*/ @!P0 BRA 0x17f0 ; /* 0x0000004000008947 */ /* 0x002fea0003800000 */ /*17b0*/ MOV R3, R7 ; /* 0x0000000700037202 */ /* 0x000fe40000000f00 */ /*17c0*/ MOV R8, 0x17e0 ; /* 0x000017e000087802 */ /* 0x000fe40000000f00 */ /*17d0*/ CALL.REL.NOINC 0x21b0 ; /* 0x000009d000007944 */ /* 0x000fea0003c00000 */ /*17e0*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x001fe400078e000b */ /*17f0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1800*/ FMUL R2, R5, R5 ; /* 0x0000000505027220 */ /* 0x000fe20000400000 */ /*1810*/ BSSY B1, 0x1970 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*1820*/ FADD R3, R2, 11.33538818359375 ; /* 0x41355dc002037421 */ /* 0x000fc80000000000 */ /*1830*/ FFMA R3, R2, R3, 28.84246826171875 ; /* 0x41e6bd6002037423 */ /* 0x000fc80000000003 */ /*1840*/ FFMA R7, R2, R3, 19.6966705322265625 ; /* 0x419d92c802077423 */ /* 0x000fe20000000003 */ /*1850*/ IMAD.MOV.U32 R3, RZ, RZ, 0x3f52c7ea ; /* 0x3f52c7eaff037424 */ /* 0x000fc800078e00ff */ /*1860*/ IADD3 R6, R7, 0x1800000, RZ ; /* 0x0180000007067810 */ /* 0x000fe20007ffe0ff */ /*1870*/ FFMA R3, R2, -R3, -5.6748671531677246094 ; /* 0xc0b5988302037423 */ /* 0x000fc60000000803 */ /*1880*/ LOP3.LUT R6, R6, 0x7f800000, RZ, 0xc0, !PT ; /* 0x7f80000006067812 */ /* 0x000fe200078ec0ff */ /*1890*/ FFMA R3, R2, R3, -6.5655550956726074219 ; /* 0xc0d2190702037423 */ /* 0x000fc60000000003 */ /*18a0*/ ISETP.GT.U32.AND P0, PT, R6, 0x1ffffff, PT ; /* 0x01ffffff0600780c */ /* 0x000fe20003f04070 */ /*18b0*/ FMUL R6, R2, R3 ; /* 0x0000000302067220 */ /* 0x000fc80000400000 */ /*18c0*/ FMUL R6, R6, R5 ; /* 0x0000000506067220 */ /* 0x000fd00000400000 */ /*18d0*/ @P0 BRA 0x1920 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*18e0*/ MOV R8, 0x1900 ; /* 0x0000190000087802 */ /* 0x000fe40000000f00 */ /*18f0*/ CALL.REL.NOINC 0x1e50 ; /* 0x0000055000007944 */ /* 0x000fea0003c00000 */ /*1900*/ MOV R2, R7 ; /* 0x0000000700027202 */ /* 0x002fe20000000f00 */ /*1910*/ BRA 0x1960 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1920*/ MUFU.RCP R2, R7 ; /* 0x0000000700027308 */ /* 0x000e240000001000 */ /*1930*/ FFMA R3, R7, R2, -1 ; /* 0xbf80000007037423 */ /* 0x001fc80000000002 */ /*1940*/ FADD.FTZ R3, -R3, -RZ ; /* 0x800000ff03037221 */ /* 0x000fc80000010100 */ /*1950*/ FFMA R2, R2, R3, R2 ; /* 0x0000000302027223 */ /* 0x000fe40000000002 */ /*1960*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1970*/ FSETP.GT.AND P0, PT, |R9|.reuse, |R4|, PT ; /* 0x400000040900720b */ /* 0x040fe20003f04200 */ /*1980*/ FADD R3, |R9|.reuse, |R4| ; /* 0x4000000409037221 */ /* 0x040fe20000000200 */ /*1990*/ ISETP.GE.AND P1, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe20003f26270 */ /*19a0*/ FFMA R2, R6, R2, R5 ; /* 0x0000000206027223 */ /* 0x000fe20000000005 */ /*19b0*/ LOP3.LUT R9, R9, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000009097812 */ /* 0x000fe400078ec0ff */ /*19c0*/ FSETP.GTU.AND P2, PT, R3, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fce0003f4c000 */ /*19d0*/ @P0 FADD R2, -R2, 1.5707963705062866211 ; /* 0x3fc90fdb02020421 */ /* 0x000fc80000000100 */ /*19e0*/ @!P1 FADD R2, -R2, 3.1415927410125732422 ; /* 0x40490fdb02029421 */ /* 0x000fca0000000100 */ /*19f0*/ @!P2 LOP3.LUT R3, R9, R2, RZ, 0xfc, !PT ; /* 0x000000020903a212 */ /* 0x000fe200078efcff */ /*1a00*/ BRA 0x1a90 ; /* 0x0000008000007947 */ /* 0x000fea0003800000 */ /*1a10*/ IMAD.MOV.U32 R2, RZ, RZ, 0x4016cbe4 ; /* 0x4016cbe4ff027424 */ /* 0x000fe200078e00ff */ /*1a20*/ ISETP.GE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fc80003f06270 */ /*1a30*/ SEL R2, R2, 0x3f490fdb, !P0 ; /* 0x3f490fdb02027807 */ /* 0x000fc80004000000 */ /*1a40*/ LOP3.LUT R3, R2, 0x80000000, R9, 0xf8, !PT ; /* 0x8000000002037812 */ /* 0x000fe200078ef809 */ /*1a50*/ BRA 0x1a90 ; /* 0x0000003000007947 */ /* 0x000fea0003800000 */ /*1a60*/ SHF.R.S32.HI R4, RZ, 0x1f, R4 ; /* 0x0000001fff047819 */ /* 0x000fc80000011404 */ /*1a70*/ LOP3.LUT R4, R4, 0x40490fdb, RZ, 0xc0, !PT ; /* 0x40490fdb04047812 */ /* 0x000fc800078ec0ff */ /*1a80*/ LOP3.LUT R3, R4, 0x80000000, R9, 0xf8, !PT ; /* 0x8000000004037812 */ /* 0x000fe400078ef809 */ /*1a90*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*1aa0*/ FSETP.GTU.AND P0, PT, R0, R3, PT ; /* 0x000000030000720b */ /* 0x000fe20003f0c000 */ /*1ab0*/ BSSY B0, 0x1d40 ; /* 0x0000028000007945 */ /* 0x000fe20003800000 */ /*1ac0*/ IADD3 R6, P2, R1, c[0x0][0x20], RZ ; /* 0x0000080001067a10 */ /* 0x000fd60007f5e0ff */ /*1ad0*/ @P0 BRA 0x1d30 ; /* 0x0000025000000947 */ /* 0x000fea0003800000 */ /*1ae0*/ ULDC UR4, c[0x0][0x1c8] ; /* 0x0000720000047ab9 */ /* 0x000fe20000000800 */ /*1af0*/ MOV R4, 0x7b8494be ; /* 0x7b8494be00047802 */ /* 0x000fe20000000f00 */ /*1b00*/ IMAD.U32 R5, RZ, RZ, UR4 ; /* 0x00000004ff057e24 */ /* 0x000fe4000f8e00ff */ /*1b10*/ IMAD.MOV.U32 R3, RZ, RZ, 0x377278f ; /* 0x0377278fff037424 */ /* 0x000fe400078e00ff */ /*1b20*/ FCHK P0, R5, -1.37680007059763080883e+36 ; /* 0xfb8494be05007902 */ /* 0x000e240000000000 */ /*1b30*/ FFMA R2, -R3, R4, 1 ; /* 0x3f80000003027423 */ /* 0x000fc80000000104 */ /*1b40*/ FFMA R2, R2, -R3, -7.2632187201830549369e-37 ; /* 0x8377278f02027423 */ /* 0x000fc80000000803 */ /*1b50*/ FFMA R3, R2, c[0x0][0x1c8], RZ ; /* 0x0000720002037a23 */ /* 0x000fc800000000ff */ /*1b60*/ FFMA R4, R3, R4, c[0x0][0x1c8] ; /* 0x0000720003047623 */ /* 0x000fc80000000004 */ /*1b70*/ FFMA R4, R2, R4, R3 ; /* 0x0000000402047223 */ /* 0x000fe20000000003 */ /*1b80*/ @!P0 BRA 0x1be0 ; /* 0x0000005000008947 */ /* 0x001fea0003800000 */ /*1b90*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x1c8] ; /* 0x00007200ff027624 */ /* 0x000fe200078e00ff */ /*1ba0*/ MOV R3, 0xfb8494be ; /* 0xfb8494be00037802 */ /* 0x000fe40000000f00 */ /*1bb0*/ MOV R8, 0x1bd0 ; /* 0x00001bd000087802 */ /* 0x000fe40000000f00 */ /*1bc0*/ CALL.REL.NOINC 0x21b0 ; /* 0x000005e000007944 */ /* 0x000fea0003c00000 */ /*1bd0*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x001fe400078e000b */ /*1be0*/ MUFU.RCP R2, c[0x0][0x1c4] ; /* 0x0000710000027b08 */ /* 0x000e220000001000 */ /*1bf0*/ UMOV UR4, 0x26d5ff24 ; /* 0x26d5ff2400047882 */ /* 0x000fe20000000000 */ /*1c00*/ IMAD.MOV.U32 R7, RZ, RZ, c[0x0][0x1c4] ; /* 0x00007100ff077624 */ /* 0x000fe200078e00ff */ /*1c10*/ MOV R9, UR4 ; /* 0x0000000400097c02 */ /* 0x000fe20008000f00 */ /*1c20*/ IMAD.MOV.U32 R8, RZ, RZ, c[0x0][0x1b8] ; /* 0x00006e00ff087624 */ /* 0x000fe200078e00ff */ /*1c30*/ FADD R5, RZ, c[0x0][0x1c0] ; /* 0x00007000ff057621 */ /* 0x000fc60000000000 */ /*1c40*/ FCHK P0, -R9, c[0x0][0x1c4] ; /* 0x0000710009007b02 */ /* 0x000e620000000100 */ /*1c50*/ FFMA R5, R8, c[0x0][0x1bc], -R5 ; /* 0x00006f0008057a23 */ /* 0x000fe20000000805 */ /*1c60*/ FFMA R3, R2, -R7, 1 ; /* 0x3f80000002037423 */ /* 0x001fc80000000807 */ /*1c70*/ FFMA R2, R2, R3, R2 ; /* 0x0000000302027223 */ /* 0x000fc80000000002 */ /*1c80*/ FFMA R3, R2, -1.4849000020300973796e-15, RZ ; /* 0xa6d5ff2402037823 */ /* 0x000fc800000000ff */ /*1c90*/ FFMA R7, R3, -R7, -1.4849000020300973796e-15 ; /* 0xa6d5ff2403077423 */ /* 0x000fc80000000807 */ /*1ca0*/ FFMA R3, R2, R7, R3 ; /* 0x0000000702037223 */ /* 0x000fe20000000003 */ /*1cb0*/ @!P0 BRA 0x1d10 ; /* 0x0000005000008947 */ /* 0x002fea0003800000 */ /*1cc0*/ IMAD.MOV.U32 R2, RZ, RZ, -0x592a00dc ; /* 0xa6d5ff24ff027424 */ /* 0x000fe200078e00ff */ /*1cd0*/ MOV R3, c[0x0][0x1c4] ; /* 0x0000710000037a02 */ /* 0x000fe40000000f00 */ /*1ce0*/ MOV R8, 0x1d00 ; /* 0x00001d0000087802 */ /* 0x000fe40000000f00 */ /*1cf0*/ CALL.REL.NOINC 0x21b0 ; /* 0x000004b000007944 */ /* 0x000fea0003c00000 */ /*1d00*/ IMAD.MOV.U32 R3, RZ, RZ, R11 ; /* 0x000000ffff037224 */ /* 0x001fc800078e000b */ /*1d10*/ FADD R3, R3, R4 ; /* 0x0000000403037221 */ /* 0x000fc80000000000 */ /*1d20*/ FFMA R0, R3, R5, R0 ; /* 0x0000000503007223 */ /* 0x000fe40000000000 */ /*1d30*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*1d40*/ F2F.F64.F32 R2, R0 ; /* 0x0000000000027310 */ /* 0x000e220000201800 */ /*1d50*/ MOV R8, 0x0 ; /* 0x0000000000087802 */ /* 0x000fe20000000f00 */ /*1d60*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x8] ; /* 0x01000200ff047624 */ /* 0x000fe200078e00ff */ /*1d70*/ IADD3 R6, P0, R6, 0x20, RZ ; /* 0x0000002006067810 */ /* 0x000fe40007f1e0ff */ /*1d80*/ MOV R5, c[0x4][0xc] ; /* 0x0100030000057a02 */ /* 0x000fe40000000f00 */ /*1d90*/ LDC.64 R8, c[0x4][R8] ; /* 0x0100000008087b82 */ /* 0x000e620000000a00 */ /*1da0*/ IADD3.X R7, RZ, c[0x0][0x24], RZ, P0, P2 ; /* 0x00000900ff077a10 */ /* 0x000fe200007e44ff */ /*1db0*/ STL.64 [R1+0x20], R2 ; /* 0x0000200201007387 */ /* 0x0011ec0000100a00 */ /*1dc0*/ LEPC R2 ; /* 0x000000000002734e */ /* 0x001fe20000000000 */ /*1dd0*/ MOV R11, 0x1e40 ; /* 0x00001e40000b7802 */ /* 0x000fc40000000f00 */ /*1de0*/ MOV R20, 0x1dc0 ; /* 0x00001dc000147802 */ /* 0x000fe40000000f00 */ /*1df0*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*1e00*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*1e10*/ IADD3 R20, P0, P1, -R20, R11, R2 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e102 */ /*1e20*/ IADD3.X R21, ~R0, R21, R3, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2503 */ /*1e30*/ CALL.ABS.NOINC R8 ; /* 0x0000000008007343 */ /* 0x002fea0003c00000 */ /*1e40*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*1e50*/ IMAD.SHL.U32 R2, R7, 0x2, RZ ; /* 0x0000000207027824 */ /* 0x000fe200078e00ff */ /*1e60*/ BSSY B2, 0x2180 ; /* 0x0000031000027945 */ /* 0x000fe80003800000 */ /*1e70*/ SHF.R.U32.HI R13, RZ, 0x18, R2 ; /* 0x00000018ff0d7819 */ /* 0x000fe20000011602 */ /*1e80*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fc600078e0007 */ /*1e90*/ ISETP.NE.U32.AND P0, PT, R13, RZ, PT ; /* 0x000000ff0d00720c */ /* 0x000fda0003f05070 */ /*1ea0*/ @P0 BRA 0x1f50 ; /* 0x000000a000000947 */ /* 0x000fea0003800000 */ /*1eb0*/ SHF.L.U32 R3, R2, 0x1, RZ ; /* 0x0000000102037819 */ /* 0x000fc800000006ff */ /*1ec0*/ ISETP.NE.AND P0, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fda0003f05270 */ /*1ed0*/ @P0 FFMA R10, R2, 1.84467440737095516160e+19, RZ ; /* 0x5f800000020a0823 */ /* 0x000fe200000000ff */ /*1ee0*/ @!P0 MUFU.RCP R7, R2 ; /* 0x0000000200078308 */ /* 0x000ff00000001000 */ /*1ef0*/ @P0 MUFU.RCP R3, R10 ; /* 0x0000000a00030308 */ /* 0x000e240000001000 */ /*1f00*/ @P0 FFMA R11, R10, R3, -1 ; /* 0xbf8000000a0b0423 */ /* 0x001fc80000000003 */ /*1f10*/ @P0 FADD.FTZ R12, -R11, -RZ ; /* 0x800000ff0b0c0221 */ /* 0x000fc80000010100 */ /*1f20*/ @P0 FFMA R3, R3, R12, R3 ; /* 0x0000000c03030223 */ /* 0x000fc80000000003 */ /*1f30*/ @P0 FFMA R7, R3, 1.84467440737095516160e+19, RZ ; /* 0x5f80000003070823 */ /* 0x000fe200000000ff */ /*1f40*/ BRA 0x2170 ; /* 0x0000022000007947 */ /* 0x000fea0003800000 */ /*1f50*/ IADD3 R15, R13, -0xfd, RZ ; /* 0xffffff030d0f7810 */ /* 0x000fc80007ffe0ff */ /*1f60*/ ISETP.GT.U32.AND P0, PT, R15, 0x1, PT ; /* 0x000000010f00780c */ /* 0x000fda0003f04070 */ /*1f70*/ @P0 BRA 0x2160 ; /* 0x000001e000000947 */ /* 0x000fea0003800000 */ /*1f80*/ LOP3.LUT R3, R2, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff02037812 */ /* 0x000fe200078ec0ff */ /*1f90*/ IMAD.MOV.U32 R12, RZ, RZ, 0x3 ; /* 0x00000003ff0c7424 */ /* 0x000fc600078e00ff */ /*1fa0*/ LOP3.LUT R3, R3, 0x3f800000, RZ, 0xfc, !PT ; /* 0x3f80000003037812 */ /* 0x000fe400078efcff */ /*1fb0*/ SHF.L.U32 R12, R12, R15, RZ ; /* 0x0000000f0c0c7219 */ /* 0x000fe400000006ff */ /*1fc0*/ MUFU.RCP R10, R3 ; /* 0x00000003000a7308 */ /* 0x000e240000001000 */ /*1fd0*/ FFMA R7, R3, R10, -1 ; /* 0xbf80000003077423 */ /* 0x001fc8000000000a */ /*1fe0*/ FADD.FTZ R7, -R7, -RZ ; /* 0x800000ff07077221 */ /* 0x000fc80000010100 */ /*1ff0*/ FFMA.RM R11, R10.reuse, R7.reuse, R10.reuse ; /* 0x000000070a0b7223 */ /* 0x1c0fe2000000400a */ /*2000*/ FFMA.RP R10, R10, R7, R10 ; /* 0x000000070a0a7223 */ /* 0x000fc8000000800a */ /*2010*/ LOP3.LUT R7, R11.reuse, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff0b077812 */ /* 0x040fe400078ec0ff */ /*2020*/ FSETP.NEU.FTZ.AND P0, PT, R11, R10, PT ; /* 0x0000000a0b00720b */ /* 0x000fe40003f1d000 */ /*2030*/ LOP3.LUT R7, R7, 0x800000, RZ, 0xfc, !PT ; /* 0x0080000007077812 */ /* 0x000fe400078efcff */ /*2040*/ SEL R10, RZ, 0xffffffff, !P0 ; /* 0xffffffffff0a7807 */ /* 0x000fe40004000000 */ /*2050*/ LOP3.LUT R12, R12, R7, RZ, 0xc0, !PT ; /* 0x000000070c0c7212 */ /* 0x000fc600078ec0ff */ /*2060*/ IMAD.MOV R10, RZ, RZ, -R10 ; /* 0x000000ffff0a7224 */ /* 0x000fe200078e0a0a */ /*2070*/ SHF.R.U32.HI R12, RZ, R15, R12 ; /* 0x0000000fff0c7219 */ /* 0x000fc8000001160c */ /*2080*/ LOP3.LUT P1, RZ, R10, R15, R7, 0xf8, !PT ; /* 0x0000000f0aff7212 */ /* 0x000fe4000782f807 */ /*2090*/ LOP3.LUT P0, RZ, R12.reuse, 0x1, RZ, 0xc0, !PT ; /* 0x000000010cff7812 */ /* 0x040fe4000780c0ff */ /*20a0*/ LOP3.LUT P2, RZ, R12, 0x2, RZ, 0xc0, !PT ; /* 0x000000020cff7812 */ /* 0x000fe4000784c0ff */ /*20b0*/ IADD3 R10, R13, -0xfc, RZ ; /* 0xffffff040d0a7810 */ /* 0x000fe40007ffe0ff */ /*20c0*/ PLOP3.LUT P0, PT, P0, P1, P2, 0xe0, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40000703c20 */ /*20d0*/ LOP3.LUT P1, RZ, R2, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff02ff7812 */ /* 0x000fc4000782c0ff */ /*20e0*/ SEL R3, RZ, 0x1, !P0 ; /* 0x00000001ff037807 */ /* 0x000fe40004000000 */ /*20f0*/ SHF.R.U32.HI R7, RZ, R10, R7 ; /* 0x0000000aff077219 */ /* 0x000fe40000011607 */ /*2100*/ IADD3 R3, -R3, RZ, RZ ; /* 0x000000ff03037210 */ /* 0x000fc80007ffe1ff */ /*2110*/ ISETP.GE.AND P0, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fda0003f06270 */ /*2120*/ @!P0 IADD3 R7, R7, 0x1, RZ ; /* 0x0000000107078810 */ /* 0x000fca0007ffe0ff */ /*2130*/ @!P1 IMAD.SHL.U32 R7, R7, 0x2, RZ ; /* 0x0000000207079824 */ /* 0x000fca00078e00ff */ /*2140*/ LOP3.LUT R7, R7, 0x80000000, R2, 0xf8, !PT ; /* 0x8000000007077812 */ /* 0x000fe200078ef802 */ /*2150*/ BRA 0x2170 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*2160*/ MUFU.RCP R7, R2 ; /* 0x0000000200077308 */ /* 0x0000640000001000 */ /*2170*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2180*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x001fe200078e0008 */ /*2190*/ MOV R3, 0x0 ; /* 0x0000000000037802 */ /* 0x000fc80000000f00 */ /*21a0*/ RET.REL.NODEC R2 0x0 ; /* 0xffffde5002007950 */ /* 0x000fea0003c3ffff */ /*21b0*/ SHF.R.U32.HI R10, RZ, 0x17, R3 ; /* 0x00000017ff0a7819 */ /* 0x000fe20000011603 */ /*21c0*/ BSSY B2, 0x27f0 ; /* 0x0000062000027945 */ /* 0x000fe20003800000 */ /*21d0*/ SHF.R.U32.HI R7, RZ, 0x17, R2 ; /* 0x00000017ff077819 */ /* 0x000fe40000011602 */ /*21e0*/ LOP3.LUT R14, R10, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff0a0e7812 */ /* 0x000fe400078ec0ff */ /*21f0*/ LOP3.LUT R12, R7, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff070c7812 */ /* 0x000fe400078ec0ff */ /*2200*/ IADD3 R11, R14, -0x1, RZ ; /* 0xffffffff0e0b7810 */ /* 0x000fe40007ffe0ff */ /*2210*/ IADD3 R10, R12, -0x1, RZ ; /* 0xffffffff0c0a7810 */ /* 0x000fc40007ffe0ff */ /*2220*/ ISETP.GT.U32.AND P0, PT, R11, 0xfd, PT ; /* 0x000000fd0b00780c */ /* 0x000fc80003f04070 */ /*2230*/ ISETP.GT.U32.OR P0, PT, R10, 0xfd, P0 ; /* 0x000000fd0a00780c */ /* 0x000fda0000704470 */ /*2240*/ @!P0 IMAD.MOV.U32 R7, RZ, RZ, RZ ; /* 0x000000ffff078224 */ /* 0x000fe200078e00ff */ /*2250*/ @!P0 BRA 0x23d0 ; /* 0x0000017000008947 */ /* 0x000fea0003800000 */ /*2260*/ FSETP.GTU.FTZ.AND P0, PT, |R2|, +INF , PT ; /* 0x7f8000000200780b */ /* 0x000fe40003f1c200 */ /*2270*/ FSETP.GTU.FTZ.AND P1, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fc80003f3c200 */ /*2280*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000703570 */ /*2290*/ @P0 BRA 0x27d0 ; /* 0x0000053000000947 */ /* 0x000fea0003800000 */ /*22a0*/ LOP3.LUT P0, RZ, R3, 0x7fffffff, R2, 0xc8, !PT ; /* 0x7fffffff03ff7812 */ /* 0x000fda000780c802 */ /*22b0*/ @!P0 BRA 0x27b0 ; /* 0x000004f000008947 */ /* 0x000fea0003800000 */ /*22c0*/ FSETP.NEU.FTZ.AND P3, PT, |R2|.reuse, +INF , PT ; /* 0x7f8000000200780b */ /* 0x040fe40003f7d200 */ /*22d0*/ FSETP.NEU.FTZ.AND P1, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fe40003f3d200 */ /*22e0*/ FSETP.NEU.FTZ.AND P0, PT, |R2|, +INF , PT ; /* 0x7f8000000200780b */ /* 0x000fd60003f1d200 */ /*22f0*/ @!P1 BRA !P3, 0x27b0 ; /* 0x000004b000009947 */ /* 0x000fea0005800000 */ /*2300*/ LOP3.LUT P3, RZ, R2, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff02ff7812 */ /* 0x000fc8000786c0ff */ /*2310*/ PLOP3.LUT P1, PT, P1, P3, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000f26572 */ /*2320*/ @P1 BRA 0x2790 ; /* 0x0000046000001947 */ /* 0x000fea0003800000 */ /*2330*/ LOP3.LUT P1, RZ, R3, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff03ff7812 */ /* 0x000fc8000782c0ff */ /*2340*/ PLOP3.LUT P0, PT, P0, P1, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000702572 */ /*2350*/ @P0 BRA 0x2760 ; /* 0x0000040000000947 */ /* 0x000fea0003800000 */ /*2360*/ ISETP.GE.AND P0, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fe40003f06270 */ /*2370*/ ISETP.GE.AND P1, PT, R11, RZ, PT ; /* 0x000000ff0b00720c */ /* 0x000fd60003f26270 */ /*2380*/ @P0 IMAD.MOV.U32 R7, RZ, RZ, RZ ; /* 0x000000ffff070224 */ /* 0x000fe200078e00ff */ /*2390*/ @!P0 MOV R7, 0xffffffc0 ; /* 0xffffffc000078802 */ /* 0x000fe20000000f00 */ /*23a0*/ @!P0 FFMA R2, R2, 1.84467440737095516160e+19, RZ ; /* 0x5f80000002028823 */ /* 0x000fe200000000ff */ /*23b0*/ @!P1 FFMA R3, R3, 1.84467440737095516160e+19, RZ ; /* 0x5f80000003039823 */ /* 0x000fe400000000ff */ /*23c0*/ @!P1 IADD3 R7, R7, 0x40, RZ ; /* 0x0000004007079810 */ /* 0x000fe40007ffe0ff */ /*23d0*/ LEA R10, R14, 0xc0800000, 0x17 ; /* 0xc08000000e0a7811 */ /* 0x000fe200078eb8ff */ /*23e0*/ BSSY B3, 0x2750 ; /* 0x0000036000037945 */ /* 0x000fe80003800000 */ /*23f0*/ IMAD.IADD R10, R3, 0x1, -R10 ; /* 0x00000001030a7824 */ /* 0x000fe200078e0a0a */ /*2400*/ IADD3 R3, R12, -0x7f, RZ ; /* 0xffffff810c037810 */ /* 0x000fc60007ffe0ff */ /*2410*/ MUFU.RCP R11, R10 ; /* 0x0000000a000b7308 */ /* 0x0000620000001000 */ /*2420*/ FADD.FTZ R13, -R10, -RZ ; /* 0x800000ff0a0d7221 */ /* 0x000fe20000010100 */ /*2430*/ IMAD R2, R3.reuse, -0x800000, R2 ; /* 0xff80000003027824 */ /* 0x040fe200078e0202 */ /*2440*/ IADD3 R10, R3, 0x7f, -R14 ; /* 0x0000007f030a7810 */ /* 0x001fca0007ffe80e */ /*2450*/ IMAD.IADD R10, R10, 0x1, R7 ; /* 0x000000010a0a7824 */ /* 0x000fe200078e0207 */ /*2460*/ FFMA R12, R11, R13, 1 ; /* 0x3f8000000b0c7423 */ /* 0x002fc8000000000d */ /*2470*/ FFMA R16, R11, R12, R11 ; /* 0x0000000c0b107223 */ /* 0x000fc8000000000b */ /*2480*/ FFMA R11, R2, R16, RZ ; /* 0x00000010020b7223 */ /* 0x000fc800000000ff */ /*2490*/ FFMA R12, R13, R11, R2 ; /* 0x0000000b0d0c7223 */ /* 0x000fc80000000002 */ /*24a0*/ FFMA R15, R16, R12, R11 ; /* 0x0000000c100f7223 */ /* 0x000fc8000000000b */ /*24b0*/ FFMA R12, R13, R15, R2 ; /* 0x0000000f0d0c7223 */ /* 0x000fc80000000002 */ /*24c0*/ FFMA R11, R16, R12, R15 ; /* 0x0000000c100b7223 */ /* 0x000fca000000000f */ /*24d0*/ SHF.R.U32.HI R2, RZ, 0x17, R11 ; /* 0x00000017ff027819 */ /* 0x000fc8000001160b */ /*24e0*/ LOP3.LUT R2, R2, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff02027812 */ /* 0x000fc800078ec0ff */ /*24f0*/ IADD3 R13, R2, R10, RZ ; /* 0x0000000a020d7210 */ /* 0x000fc80007ffe0ff */ /*2500*/ IADD3 R2, R13, -0x1, RZ ; /* 0xffffffff0d027810 */ /* 0x000fc80007ffe0ff */ /*2510*/ ISETP.GE.U32.AND P0, PT, R2, 0xfe, PT ; /* 0x000000fe0200780c */ /* 0x000fda0003f06070 */ /*2520*/ @!P0 BRA 0x2730 ; /* 0x0000020000008947 */ /* 0x000fea0003800000 */ /*2530*/ ISETP.GT.AND P0, PT, R13, 0xfe, PT ; /* 0x000000fe0d00780c */ /* 0x000fda0003f04270 */ /*2540*/ @P0 BRA 0x2700 ; /* 0x000001b000000947 */ /* 0x000fea0003800000 */ /*2550*/ ISETP.GE.AND P0, PT, R13, 0x1, PT ; /* 0x000000010d00780c */ /* 0x000fda0003f06270 */ /*2560*/ @P0 BRA 0x2740 ; /* 0x000001d000000947 */ /* 0x000fea0003800000 */ /*2570*/ ISETP.GE.AND P0, PT, R13, -0x18, PT ; /* 0xffffffe80d00780c */ /* 0x000fe40003f06270 */ /*2580*/ LOP3.LUT R11, R11, 0x80000000, RZ, 0xc0, !PT ; /* 0x800000000b0b7812 */ /* 0x000fd600078ec0ff */ /*2590*/ @!P0 BRA 0x2740 ; /* 0x000001a000008947 */ /* 0x000fea0003800000 */ /*25a0*/ FFMA.RZ R2, R16.reuse, R12.reuse, R15.reuse ; /* 0x0000000c10027223 */ /* 0x1c0fe2000000c00f */ /*25b0*/ IADD3 R10, R13.reuse, 0x20, RZ ; /* 0x000000200d0a7810 */ /* 0x040fe20007ffe0ff */ /*25c0*/ FFMA.RM R3, R16, R12.reuse, R15.reuse ; /* 0x0000000c10037223 */ /* 0x180fe2000000400f */ /*25d0*/ ISETP.NE.AND P3, PT, R13.reuse, RZ, PT ; /* 0x000000ff0d00720c */ /* 0x040fe40003f65270 */ /*25e0*/ LOP3.LUT R7, R2, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff02077812 */ /* 0x000fe200078ec0ff */ /*25f0*/ FFMA.RP R2, R16, R12, R15 ; /* 0x0000000c10027223 */ /* 0x000fe2000000800f */ /*2600*/ IMAD.MOV R12, RZ, RZ, -R13 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e0a0d */ /*2610*/ ISETP.NE.AND P1, PT, R13, RZ, PT ; /* 0x000000ff0d00720c */ /* 0x000fe40003f25270 */ /*2620*/ LOP3.LUT R7, R7, 0x800000, RZ, 0xfc, !PT ; /* 0x0080000007077812 */ /* 0x000fc400078efcff */ /*2630*/ FSETP.NEU.FTZ.AND P0, PT, R2, R3, PT ; /* 0x000000030200720b */ /* 0x000fe40003f1d000 */ /*2640*/ SHF.L.U32 R10, R7, R10, RZ ; /* 0x0000000a070a7219 */ /* 0x000fe400000006ff */ /*2650*/ SEL R2, R12, RZ, P3 ; /* 0x000000ff0c027207 */ /* 0x000fe40001800000 */ /*2660*/ ISETP.NE.AND P1, PT, R10, RZ, P1 ; /* 0x000000ff0a00720c */ /* 0x000fe40000f25270 */ /*2670*/ SHF.R.U32.HI R2, RZ, R2, R7 ; /* 0x00000002ff027219 */ /* 0x000fe40000011607 */ /*2680*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40000703570 */ /*2690*/ SHF.R.U32.HI R10, RZ, 0x1, R2 ; /* 0x00000001ff0a7819 */ /* 0x000fe40000011602 */ /*26a0*/ SEL R3, RZ, 0x1, !P0 ; /* 0x00000001ff037807 */ /* 0x000fc80004000000 */ /*26b0*/ LOP3.LUT R3, R3, 0x1, R10, 0xf8, !PT ; /* 0x0000000103037812 */ /* 0x000fc800078ef80a */ /*26c0*/ LOP3.LUT R3, R3, R2, RZ, 0xc0, !PT ; /* 0x0000000203037212 */ /* 0x000fca00078ec0ff */ /*26d0*/ IMAD.IADD R10, R10, 0x1, R3 ; /* 0x000000010a0a7824 */ /* 0x000fca00078e0203 */ /*26e0*/ LOP3.LUT R11, R10, R11, RZ, 0xfc, !PT ; /* 0x0000000b0a0b7212 */ /* 0x000fe200078efcff */ /*26f0*/ BRA 0x2740 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*2700*/ LOP3.LUT R11, R11, 0x80000000, RZ, 0xc0, !PT ; /* 0x800000000b0b7812 */ /* 0x000fc800078ec0ff */ /*2710*/ LOP3.LUT R11, R11, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f8000000b0b7812 */ /* 0x000fe200078efcff */ /*2720*/ BRA 0x2740 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*2730*/ LEA R11, R10, R11, 0x17 ; /* 0x0000000b0a0b7211 */ /* 0x000fe400078eb8ff */ /*2740*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*2750*/ BRA 0x27e0 ; /* 0x0000008000007947 */ /* 0x000fea0003800000 */ /*2760*/ LOP3.LUT R2, R3, 0x80000000, R2, 0x48, !PT ; /* 0x8000000003027812 */ /* 0x000fc800078e4802 */ /*2770*/ LOP3.LUT R11, R2, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f800000020b7812 */ /* 0x000fe200078efcff */ /*2780*/ BRA 0x27e0 ; /* 0x0000005000007947 */ /* 0x000fea0003800000 */ /*2790*/ LOP3.LUT R11, R3, 0x80000000, R2, 0x48, !PT ; /* 0x80000000030b7812 */ /* 0x000fe200078e4802 */ /*27a0*/ BRA 0x27e0 ; /* 0x0000003000007947 */ /* 0x000fea0003800000 */ /*27b0*/ MUFU.RSQ R11, -QNAN ; /* 0xffc00000000b7908 */ /* 0x000e220000001400 */ /*27c0*/ BRA 0x27e0 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*27d0*/ FADD.FTZ R11, R2, R3 ; /* 0x00000003020b7221 */ /* 0x000fe40000010000 */ /*27e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*27f0*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fe200078e0008 */ /*2800*/ MOV R3, 0x0 ; /* 0x0000000000037802 */ /* 0x000fc80000000f00 */ /*2810*/ RET.REL.NODEC R2 0x0 ; /* 0xffffd7e002007950 */ /* 0x000fea0003c3ffff */ /*2820*/ BRA 0x2820; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*2830*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2840*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2850*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2860*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2870*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2880*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2890*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*28a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*28b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*28c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*28d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*28e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*28f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
/* This is a automatically generated test. Do not modify */ #include <hip/hip_runtime.h> #include <stdio.h> #include <stdlib.h> #include <math.h> __global__ void compute(float comp, int var_1,int var_2,float var_3,float var_4,float var_5,float var_6,float var_7,float var_8,float var_9,float* var_10,float var_11,float var_12,float var_13,float var_14,float var_15,float var_16,float var_17,float var_18,float var_19,float var_20,float var_21,float var_22,float var_23,float var_24,float var_25) { comp += (var_3 + var_4 + (-1.6873E36f + var_5)); for (int i=0; i < var_1; ++i) { comp = (var_6 - (var_7 * (var_8 * var_9))); } for (int i=0; i < var_2; ++i) { comp += var_11 - +0.0f / var_12; var_10[i] = (+1.6916E34f * (var_13 * -1.6072E-44f + fabsf(+1.4933E-41f))); comp = var_10[i] / -1.3024E21f / (-1.7461E35f - asinf(var_14 * -1.1414E26f)); } if (comp <= atan2f(asinf((+1.2823E5f * var_15 * atanf((var_16 - var_17 + log10f((-1.4652E7f - -0.0f / +0.0f)))))), (var_18 - cosf((-1.5060E-26f + logf((var_19 - +1.3599E34f * (-0.0f * var_20)))))))) { float tmp_1 = var_21 * var_22 - (+0.0f + var_23); comp += tmp_1 * (-1.4849E-15f / var_24 - (-0.0f - var_25 / -1.3768E36f)); } printf("%.17g\n", comp); } float* initPointer(float v) { float *ret = (float*) malloc(sizeof(float)*10); for(int i=0; i < 10; ++i) ret[i] = v; return ret; } int main(int argc, char** argv) { /* Program variables */ float tmp_1 = atof(argv[1]); int tmp_2 = atoi(argv[2]); int tmp_3 = atoi(argv[3]); float tmp_4 = atof(argv[4]); float tmp_5 = atof(argv[5]); float tmp_6 = atof(argv[6]); float tmp_7 = atof(argv[7]); float tmp_8 = atof(argv[8]); float tmp_9 = atof(argv[9]); float tmp_10 = atof(argv[10]); float* tmp_11 = initPointer( atof(argv[11]) ); float tmp_12 = atof(argv[12]); float tmp_13 = atof(argv[13]); float tmp_14 = atof(argv[14]); float tmp_15 = atof(argv[15]); float tmp_16 = atof(argv[16]); float tmp_17 = atof(argv[17]); float tmp_18 = atof(argv[18]); float tmp_19 = atof(argv[19]); float tmp_20 = atof(argv[20]); float tmp_21 = atof(argv[21]); float tmp_22 = atof(argv[22]); float tmp_23 = atof(argv[23]); float tmp_24 = atof(argv[24]); float tmp_25 = atof(argv[25]); float tmp_26 = atof(argv[26]); compute<<<1,1>>>(tmp_1,tmp_2,tmp_3,tmp_4,tmp_5,tmp_6,tmp_7,tmp_8,tmp_9,tmp_10,tmp_11,tmp_12,tmp_13,tmp_14,tmp_15,tmp_16,tmp_17,tmp_18,tmp_19,tmp_20,tmp_21,tmp_22,tmp_23,tmp_24,tmp_25,tmp_26); hipDeviceSynchronize(); return 0; }
.text .file "test.hip" .globl _Z22__device_stub__computefiifffffffPffffffffffffffff # -- Begin function _Z22__device_stub__computefiifffffffPffffffffffffffff .type _Z22__device_stub__computefiifffffffPffffffffffffffff,@function _Z22__device_stub__computefiifffffffPffffffffffffffff: # @_Z22__device_stub__computefiifffffffPffffffffffffffff .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $304, %rsp # imm = 0x130 .cfi_def_cfa_offset 352 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 36(%rsp), %rax movss %xmm0, (%rax) leaq 32(%rsp), %rcx movl %edi, (%rcx) leaq 28(%rsp), %rdi movl %esi, (%rdi) leaq 24(%rsp), %rsi movss %xmm1, (%rsi) leaq 20(%rsp), %r8 movss %xmm2, (%r8) leaq 16(%rsp), %r9 movss %xmm3, (%r9) leaq 12(%rsp), %r10 movss %xmm4, (%r10) leaq 8(%rsp), %r11 movss %xmm5, (%r11) leaq 4(%rsp), %r14 movss %xmm6, (%r14) movq %rsp, %r15 movss %xmm7, (%r15) leaq 56(%rsp), %r12 movq %rdx, (%r12) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rdi, 16(%rbx) movq %rsi, 24(%rbx) movq %r8, 32(%rbx) movq %r9, 40(%rbx) movq %r10, 48(%rbx) movq %r11, 56(%rbx) movq %r14, 64(%rbx) movq %r15, 72(%rbx) movq %r12, 80(%rbx) leaq 352(%rsp), %rax movq %rax, 88(%rbx) leaq 360(%rsp), %rax movq %rax, 96(%rbx) leaq 368(%rsp), %rax movq %rax, 104(%rbx) leaq 376(%rsp), %rax movq %rax, 112(%rbx) leaq 384(%rsp), %rax movq %rax, 120(%rbx) leaq 392(%rsp), %rax movq %rax, 128(%rbx) leaq 400(%rsp), %rax movq %rax, 136(%rbx) leaq 408(%rsp), %rax movq %rax, 144(%rbx) leaq 416(%rsp), %rax movq %rax, 152(%rbx) leaq 424(%rsp), %rax movq %rax, 160(%rbx) leaq 432(%rsp), %rax movq %rax, 168(%rbx) leaq 440(%rsp), %rax movq %rax, 176(%rbx) leaq 448(%rsp), %rax movq %rax, 184(%rbx) leaq 456(%rsp), %rax movq %rax, 192(%rbx) leaq 464(%rsp), %rax movq %rax, 200(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 48(%rsp), %r12 leaq 40(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z7computefiifffffffPffffffffffffffff, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $320, %rsp # imm = 0x140 .cfi_adjust_cfa_offset -320 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z22__device_stub__computefiifffffffPffffffffffffffff, .Lfunc_end0-_Z22__device_stub__computefiifffffffPffffffffffffffff .cfi_endproc # -- End function .globl _Z11initPointerf # -- Begin function _Z11initPointerf .type _Z11initPointerf,@function _Z11initPointerf: # @_Z11initPointerf .cfi_startproc # %bb.0: pushq %rax .cfi_def_cfa_offset 16 movss %xmm0, 4(%rsp) # 4-byte Spill movl $40, %edi callq malloc movss 4(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero xorl %ecx, %ecx .LBB1_1: # =>This Inner Loop Header: Depth=1 movss %xmm0, (%rax,%rcx,4) incq %rcx cmpq $10, %rcx jne .LBB1_1 # %bb.2: popq %rcx .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z11initPointerf, .Lfunc_end1-_Z11initPointerf .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $312, %rsp # imm = 0x138 .cfi_def_cfa_offset 352 .cfi_offset %rbx, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %r15 movq 8(%rsi), %rdi callq atof movsd %xmm0, 304(%rsp) # 8-byte Spill movq 16(%r15), %rdi callq atoi movl %eax, %ebx movq 24(%r15), %rdi callq atoi movl %eax, %ebp movq 32(%r15), %rdi callq atof movsd %xmm0, 296(%rsp) # 8-byte Spill movq 40(%r15), %rdi callq atof movsd %xmm0, 288(%rsp) # 8-byte Spill movq 48(%r15), %rdi callq atof movsd %xmm0, 176(%rsp) # 8-byte Spill movq 56(%r15), %rdi callq atof movsd %xmm0, 168(%rsp) # 8-byte Spill movq 64(%r15), %rdi callq atof movsd %xmm0, 160(%rsp) # 8-byte Spill movq 72(%r15), %rdi callq atof movsd %xmm0, 152(%rsp) # 8-byte Spill movq 80(%r15), %rdi callq atof movsd %xmm0, 280(%rsp) # 8-byte Spill movq 88(%r15), %rdi callq atof cvtsd2ss %xmm0, %xmm0 movss %xmm0, 128(%rsp) # 4-byte Spill movl $40, %edi callq malloc movss 128(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero movq %rax, %r14 xorl %eax, %eax .LBB2_1: # =>This Inner Loop Header: Depth=1 movss %xmm0, (%r14,%rax,4) incq %rax cmpq $10, %rax jne .LBB2_1 # %bb.2: # %_Z11initPointerf.exit movq 96(%r15), %rdi callq atof movsd %xmm0, 128(%rsp) # 8-byte Spill movq 104(%r15), %rdi callq atof movsd %xmm0, 144(%rsp) # 8-byte Spill movq 112(%r15), %rdi callq atof movsd %xmm0, 136(%rsp) # 8-byte Spill movq 120(%r15), %rdi callq atof movsd %xmm0, 272(%rsp) # 8-byte Spill movq 128(%r15), %rdi callq atof movsd %xmm0, 264(%rsp) # 8-byte Spill movq 136(%r15), %rdi callq atof movsd %xmm0, 256(%rsp) # 8-byte Spill movq 144(%r15), %rdi callq atof movsd %xmm0, 248(%rsp) # 8-byte Spill movq 152(%r15), %rdi callq atof movsd %xmm0, 240(%rsp) # 8-byte Spill movq 160(%r15), %rdi callq atof movsd %xmm0, 232(%rsp) # 8-byte Spill movq 168(%r15), %rdi callq atof movsd %xmm0, 224(%rsp) # 8-byte Spill movq 176(%r15), %rdi callq atof movsd %xmm0, 216(%rsp) # 8-byte Spill movq 184(%r15), %rdi callq atof movsd %xmm0, 208(%rsp) # 8-byte Spill movq 192(%r15), %rdi callq atof movsd %xmm0, 200(%rsp) # 8-byte Spill movq 200(%r15), %rdi callq atof movsd %xmm0, 192(%rsp) # 8-byte Spill movq 208(%r15), %rdi callq atof movsd %xmm0, 184(%rsp) # 8-byte Spill movabsq $4294967297, %rdi # imm = 0x100000001 movl $1, %esi movq %rdi, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_4 # %bb.3: cvtsd2ss 184(%rsp), %xmm8 # 8-byte Folded Reload cvtsd2ss 192(%rsp), %xmm9 # 8-byte Folded Reload cvtsd2ss 200(%rsp), %xmm10 # 8-byte Folded Reload cvtsd2ss 208(%rsp), %xmm11 # 8-byte Folded Reload cvtsd2ss 216(%rsp), %xmm12 # 8-byte Folded Reload cvtsd2ss 224(%rsp), %xmm13 # 8-byte Folded Reload cvtsd2ss 232(%rsp), %xmm14 # 8-byte Folded Reload cvtsd2ss 240(%rsp), %xmm15 # 8-byte Folded Reload cvtsd2ss 248(%rsp), %xmm3 # 8-byte Folded Reload cvtsd2ss 256(%rsp), %xmm4 # 8-byte Folded Reload cvtsd2ss 264(%rsp), %xmm5 # 8-byte Folded Reload cvtsd2ss 272(%rsp), %xmm6 # 8-byte Folded Reload cvtsd2ss 136(%rsp), %xmm7 # 8-byte Folded Reload xorps %xmm0, %xmm0 cvtsd2ss 144(%rsp), %xmm0 # 8-byte Folded Reload movss %xmm0, 144(%rsp) # 4-byte Spill xorps %xmm0, %xmm0 cvtsd2ss 128(%rsp), %xmm0 # 8-byte Folded Reload movss %xmm0, 136(%rsp) # 4-byte Spill xorps %xmm0, %xmm0 cvtsd2ss 280(%rsp), %xmm0 # 8-byte Folded Reload movss %xmm0, 128(%rsp) # 4-byte Spill xorps %xmm0, %xmm0 cvtsd2ss 152(%rsp), %xmm0 # 8-byte Folded Reload movss %xmm0, 152(%rsp) # 4-byte Spill xorps %xmm0, %xmm0 cvtsd2ss 160(%rsp), %xmm0 # 8-byte Folded Reload movss %xmm0, 160(%rsp) # 4-byte Spill xorps %xmm0, %xmm0 cvtsd2ss 168(%rsp), %xmm0 # 8-byte Folded Reload movss %xmm0, 168(%rsp) # 4-byte Spill xorps %xmm0, %xmm0 cvtsd2ss 176(%rsp), %xmm0 # 8-byte Folded Reload movss %xmm0, 176(%rsp) # 4-byte Spill cvtsd2ss 288(%rsp), %xmm2 # 8-byte Folded Reload cvtsd2ss 296(%rsp), %xmm1 # 8-byte Folded Reload xorps %xmm0, %xmm0 cvtsd2ss 304(%rsp), %xmm0 # 8-byte Folded Reload movss %xmm8, 112(%rsp) movss %xmm9, 104(%rsp) movss %xmm10, 96(%rsp) movss %xmm11, 88(%rsp) movss %xmm12, 80(%rsp) movss %xmm13, 72(%rsp) movss %xmm14, 64(%rsp) movss %xmm15, 56(%rsp) movss %xmm3, 48(%rsp) movss %xmm4, 40(%rsp) movss %xmm5, 32(%rsp) movss %xmm6, 24(%rsp) movss %xmm7, 16(%rsp) movss 144(%rsp), %xmm3 # 4-byte Reload # xmm3 = mem[0],zero,zero,zero movss %xmm3, 8(%rsp) movss 136(%rsp), %xmm3 # 4-byte Reload # xmm3 = mem[0],zero,zero,zero movss %xmm3, (%rsp) movl %ebx, %edi movl %ebp, %esi movss 176(%rsp), %xmm3 # 4-byte Reload # xmm3 = mem[0],zero,zero,zero movss 168(%rsp), %xmm4 # 4-byte Reload # xmm4 = mem[0],zero,zero,zero movss 160(%rsp), %xmm5 # 4-byte Reload # xmm5 = mem[0],zero,zero,zero movss 152(%rsp), %xmm6 # 4-byte Reload # xmm6 = mem[0],zero,zero,zero movss 128(%rsp), %xmm7 # 4-byte Reload # xmm7 = mem[0],zero,zero,zero movq %r14, %rdx callq _Z22__device_stub__computefiifffffffPffffffffffffffff .LBB2_4: callq hipDeviceSynchronize xorl %eax, %eax addq $312, %rsp # imm = 0x138 .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size main, .Lfunc_end2-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB3_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB3_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z7computefiifffffffPffffffffffffffff, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end3: .size __hip_module_ctor, .Lfunc_end3-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB4_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB4_2: retq .Lfunc_end4: .size __hip_module_dtor, .Lfunc_end4-__hip_module_dtor .cfi_endproc # -- End function .type _Z7computefiifffffffPffffffffffffffff,@object # @_Z7computefiifffffffPffffffffffffffff .section .rodata,"a",@progbits .globl _Z7computefiifffffffPffffffffffffffff .p2align 3, 0x0 _Z7computefiifffffffPffffffffffffffff: .quad _Z22__device_stub__computefiifffffffPffffffffffffffff .size _Z7computefiifffffffPffffffffffffffff, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z7computefiifffffffPffffffffffffffff" .size .L__unnamed_1, 38 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z22__device_stub__computefiifffffffPffffffffffffffff .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z7computefiifffffffPffffffffffffffff .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z7computefiifffffffPffffffffffffffff ; -- Begin function _Z7computefiifffffffPffffffffffffffff .globl _Z7computefiifffffffPffffffffffffffff .p2align 8 .type _Z7computefiifffffffPffffffffffffffff,@function _Z7computefiifffffffPffffffffffffffff: ; @_Z7computefiifffffffPffffffffffffffff ; %bb.0: ; %.preheader54 s_clause 0x3 s_load_b256 s[12:19], s[0:1], 0x0 s_load_b256 s[4:11], s[0:1], 0x38 s_load_b32 s24, s[0:1], 0x68 s_load_b128 s[20:23], s[0:1], 0x58 s_waitcnt lgkmcnt(0) s_cmp_gt_i32 s13, 0 s_cselect_b32 vcc_lo, -1, 0 s_cmp_lt_i32 s14, 1 s_cbranch_scc1 .LBB0_4 ; %bb.1: ; %.lr.ph71 s_load_b64 s[2:3], s[0:1], 0x28 v_dual_mov_b32 v0, 0x8000000b :: v_dual_mov_b32 v1, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmaak_f32 v0, s4, v0, 0x29a1 v_mul_f32_e32 v0, 0x7850817c, v0 .LBB0_2: ; =>This Inner Loop Header: Depth=1 s_add_i32 s14, s14, -1 s_waitcnt lgkmcnt(0) global_store_b32 v1, v0, s[2:3] s_add_u32 s2, s2, 4 s_addc_u32 s3, s3, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc0 .LBB0_2 ; %bb.3: ; %._crit_edge v_div_scale_f32 v4, null, 0xe28d34dd, 0xe28d34dd, v0 v_mul_f32_e64 v1, 0xeabcd42c, s5 s_mov_b32 s2, 0x3d1c21a7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_rcp_f32_e32 v5, v4 v_fma_f32 v2, |v1|, -0.5, 0.5 v_mul_f32_e32 v3, v1, v1 v_cmp_ge_f32_e64 vcc_lo, |v1|, 0.5 s_waitcnt_depctr 0xfff v_fma_f32 v6, -v4, v5, 1.0 v_cndmask_b32_e32 v2, v3, v2, vcc_lo v_div_scale_f32 v8, vcc_lo, v0, 0xe28d34dd, v0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_fmac_f32_e32 v5, v6, v5 v_fmaak_f32 v3, s2, v2, 0x3c5fc5da v_sqrt_f32_e32 v7, v2 v_cmp_lt_f32_e64 s2, |v1|, 0.5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmaak_f32 v3, v2, v3, 0x3d034c3c v_fmaak_f32 v3, v2, v3, 0x3d3641b1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmaak_f32 v3, v2, v3, 0x3d999bc8 v_fmaak_f32 v3, v2, v3, 0x3e2aaaac s_delay_alu instid0(VALU_DEP_1) v_dual_mul_f32 v2, v2, v3 :: v_dual_mul_f32 v3, v8, v5 s_delay_alu instid0(TRANS32_DEP_1) | instid1(VALU_DEP_1) v_fmac_f32_e32 v7, v7, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_fma_f32 v6, -v4, v3, v8 v_fma_f32 v2, |v1|, v2, |v1| v_add_f32_e32 v7, v7, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_fmac_f32 v3, v6, v5 :: v_dual_sub_f32 v6, 0x3fc90fdb, v7 v_fma_f32 v4, -v4, v3, v8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v6, v2, s2 v_div_fmas_f32 v3, v4, v5, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_bfi_b32 v1, 0x7fffffff, v2, v1 v_div_fixup_f32 v0, v3, 0xe28d34dd, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_sub_f32_e32 v1, 0xfa0683c0, v1 v_div_scale_f32 v2, null, v1, v1, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_rcp_f32_e32 v3, v2 s_waitcnt_depctr 0xfff v_fma_f32 v4, -v2, v3, 1.0 v_fmac_f32_e32 v3, v4, v3 v_div_scale_f32 v4, vcc_lo, v0, v1, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v5, v4, v3 v_fma_f32 v6, -v2, v5, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmac_f32_e32 v5, v6, v3 v_fma_f32 v2, -v2, v5, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_div_fmas_f32 v2, v2, v3, v5 v_div_fixup_f32 v31, v2, v1, v0 s_branch .LBB0_5 .LBB0_4: s_load_b64 s[2:3], s[0:1], 0x20 v_add_f32_e64 v0, s15, s16 v_add_f32_e64 v1, 0xfba27b28, s17 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v0, v0, v1 v_add_f32_e32 v0, s12, v0 s_waitcnt lgkmcnt(0) v_mul_f32_e64 v1, s2, s3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v1, -v1, s19, s18 v_cndmask_b32_e32 v31, v0, v1, vcc_lo .LBB0_5: v_mul_f32_e64 v0, s11, 0 v_mov_b32_e32 v1, s10 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmamk_f32 v0, v0, 0x78279ee1, v1 v_cmp_gt_f32_e32 vcc_lo, 0x800000, v0 v_cndmask_b32_e64 v1, 1.0, 0x4f800000, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v0, v0, v1 v_log_f32_e32 v0, v0 s_waitcnt_depctr 0xfff v_mul_f32_e32 v1, 0x3f317217, v0 v_cmp_gt_f32_e64 s2, 0x7f800000, |v0| s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v2, 0x3f317217, v0, -v1 v_fmamk_f32 v2, v0, 0x3377d1cf, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v1, v1, v2 v_cndmask_b32_e64 v0, v0, v1, s2 v_cndmask_b32_e64 v1, 0, 0x41b17218, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_sub_f32_e32 v0, v0, v1 v_add_f32_e32 v0, 0x949525a3, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cmp_ngt_f32_e64 s2, 0x48000000, |v0| v_readfirstlane_b32 s3, v0 s_and_b32 vcc_lo, exec_lo, s2 s_mov_b32 s2, 0 s_cbranch_vccz .LBB0_7 ; %bb.6: s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_bitset0_b32 s3, 31 s_and_b32 s4, s3, 0x7fffff s_lshr_b32 s3, s3, 23 s_bitset1_b32 s4, 23 s_addk_i32 s3, 0xff88 s_mul_hi_u32 s5, s4, 0xfe5163ab s_mul_i32 s10, s4, 0x3c439041 s_mul_hi_u32 s11, s4, 0x3c439041 s_add_u32 s5, s5, s10 s_addc_u32 s10, 0, s11 s_mul_i32 s11, s4, 0xdb629599 s_mul_hi_u32 s12, s4, 0xdb629599 s_add_u32 s10, s10, s11 s_addc_u32 s11, 0, s12 s_mul_i32 s12, s4, 0xf534ddc0 s_mul_hi_u32 s13, s4, 0xf534ddc0 s_add_u32 s11, s11, s12 s_addc_u32 s12, 0, s13 s_mul_i32 s13, s4, 0xfc2757d1 s_mul_hi_u32 s14, s4, 0xfc2757d1 s_add_u32 s12, s12, s13 s_addc_u32 s13, 0, s14 s_mul_i32 s14, s4, 0x4e441529 s_mul_hi_u32 s15, s4, 0x4e441529 s_add_u32 s13, s13, s14 s_addc_u32 s14, 0, s15 s_cmp_gt_u32 s3, 63 s_mul_i32 s15, s4, 0xfe5163ab s_mul_hi_u32 s16, s4, 0xa2f9836e s_mul_i32 s4, s4, 0xa2f9836e s_cselect_b32 s17, s10, s12 s_cselect_b32 s5, s5, s11 s_cselect_b32 s10, s15, s10 s_add_u32 s4, s14, s4 s_addc_u32 s14, 0, s16 s_cmp_gt_u32 s3, 63 s_cselect_b32 s15, 0xffffffc0, 0 s_cselect_b32 s11, s11, s13 s_cselect_b32 s4, s12, s4 s_cselect_b32 s12, s13, s14 s_add_i32 s15, s15, s3 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_gt_u32 s15, 31 s_cselect_b32 s3, 0xffffffe0, 0 s_cselect_b32 s13, s11, s4 s_cselect_b32 s4, s4, s12 s_cselect_b32 s11, s17, s11 s_cselect_b32 s12, s5, s17 s_cselect_b32 s5, s10, s5 s_add_i32 s3, s3, s15 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_gt_u32 s3, 31 s_cselect_b32 s10, 0xffffffe0, 0 s_cselect_b32 s4, s13, s4 s_cselect_b32 s13, s11, s13 s_cselect_b32 s11, s12, s11 s_cselect_b32 s5, s5, s12 s_add_i32 s10, s10, s3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) s_sub_i32 s3, 32, s10 s_cmp_eq_u32 s10, 0 v_mov_b32_e32 v1, s3 s_cselect_b32 s10, -1, 0 v_alignbit_b32 v2, s4, s13, v1 v_alignbit_b32 v3, s13, s11, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_readfirstlane_b32 s3, v2 v_cndmask_b32_e64 v2, v3, s13, s10 s_delay_alu instid0(VALU_DEP_2) s_cselect_b32 s3, s4, s3 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_alignbit_b32 v3, s3, v2, 30 s_bfe_u32 s4, s3, 0x1001d s_delay_alu instid0(SALU_CYCLE_1) s_sub_i32 s12, 0, s4 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_xor_b32_e32 v3, s12, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_clz_i32_u32_e32 v4, v3 v_min_u32_e32 v4, 32, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_lshlrev_b32_e32 v6, 23, v4 v_alignbit_b32 v1, s11, s5, v1 v_sub_nc_u32_e32 v5, 31, v4 v_cndmask_b32_e64 v1, v1, s11, s10 s_delay_alu instid0(VALU_DEP_1) v_alignbit_b32 v2, v2, v1, 30 v_alignbit_b32 v1, v1, s5, 30 s_lshr_b32 s5, s3, 29 s_lshr_b32 s3, s3, 30 s_lshl_b32 s5, s5, 31 v_xor_b32_e32 v2, s12, v2 v_xor_b32_e32 v1, s12, v1 s_or_b32 s10, s5, 0.5 s_add_i32 s3, s4, s3 v_sub_nc_u32_e32 v6, s10, v6 v_alignbit_b32 v3, v3, v2, v5 v_alignbit_b32 v1, v2, v1, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_alignbit_b32 v2, v3, v1, 9 v_clz_i32_u32_e32 v5, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_min_u32_e32 v5, 32, v5 v_sub_nc_u32_e32 v7, 31, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_alignbit_b32 v1, v2, v1, v7 v_lshrrev_b32_e32 v2, 9, v3 v_lshrrev_b32_e32 v1, 9, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_or_b32_e32 v2, v2, v6 v_add_nc_u32_e32 v4, v5, v4 v_lshlrev_b32_e32 v3, 23, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_4) v_sub_nc_u32_e32 v1, v1, v3 v_mul_f32_e32 v3, 0x3fc90fda, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, 0x33000000, v1 v_fma_f32 v4, 0x3fc90fda, v2, -v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_or_b32_e32 v1, s5, v1 v_fmamk_f32 v2, v2, 0x33a22168, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmac_f32_e32 v2, 0x3fc90fda, v1 v_add_f32_e32 v1, v3, v2 s_branch .LBB0_8 .LBB0_7: s_mov_b32 s2, -1 ; implicit-def: $sgpr3 ; implicit-def: $vgpr1 .LBB0_8: ; %Flow479 v_mov_b32_e32 v2, s3 s_and_not1_b32 vcc_lo, exec_lo, s2 s_cbranch_vccnz .LBB0_10 ; %bb.9: v_mul_f32_e64 v1, 0x3f22f983, |v0| s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_rndne_f32_e32 v2, v1 v_fma_f32 v1, 0xbfc90fda, v2, |v0| s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmamk_f32 v1, v2, 0xb3a22168, v1 v_fmamk_f32 v1, v2, 0xa7c234c4, v1 v_cvt_i32_f32_e32 v2, v2 .LBB0_10: ; %_ZL4cosff.exit v_log_f32_e32 v3, 0x7fc00000 v_sub_f32_e64 v5, s7, s8 s_mov_b32 s2, 0x3b2d2a58 s_mov_b32 s3, 0x3d1c21a7 s_mov_b32 s4, 0x37d75334 v_and_b32_e32 v9, 1, v2 v_lshlrev_b32_e32 v2, 30, v2 s_waitcnt_depctr 0xfff v_mul_f32_e32 v4, 0x3e9a209a, v3 v_cmp_gt_f32_e64 vcc_lo, 0x7f800000, |v3| v_and_b32_e32 v2, 0x80000000, v2 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v4, 0x3e9a209a, v3, -v4 v_fmamk_f32 v4, v3, 0x3284fbcf, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmac_f32_e32 v4, 0x3e9a209a, v3 v_cndmask_b32_e32 v3, v3, v4, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v3, v3, v5 v_rcp_f32_e64 v4, |v3| v_cmp_gt_f32_e64 vcc_lo, |v3|, 1.0 s_waitcnt_depctr 0xfff v_cndmask_b32_e64 v4, |v3|, v4, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v5, v4, v4 v_fmaak_f32 v6, s2, v5, 0xbc7a590c s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmaak_f32 v6, v5, v6, 0x3d29fb3f v_fmaak_f32 v6, v5, v6, 0xbd97d4d7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmaak_f32 v6, v5, v6, 0x3dd931b2 v_fmaak_f32 v6, v5, v6, 0xbe1160e6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmaak_f32 v6, v5, v6, 0x3e4cb8bf v_fmaak_f32 v6, v5, v6, 0xbeaaaa62 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_f32_e32 v5, v5, v6 v_mul_f32_e32 v6, v1, v1 v_fmac_f32_e32 v4, v4, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_sub_f32_e32 v5, 0x3fc90fdb, v4 v_cndmask_b32_e32 v4, v4, v5, vcc_lo v_mul_f32_e64 v5, 0x47fa7300, s6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_bfi_b32 v3, 0x7fffffff, v4, v3 v_mul_f32_e32 v3, v5, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_fma_f32 v4, |v3|, -0.5, 0.5 v_mul_f32_e32 v5, v3, v3 v_cmp_ge_f32_e64 vcc_lo, |v3|, 0.5 v_cndmask_b32_e32 v4, v5, v4, vcc_lo v_cmp_eq_u32_e32 vcc_lo, 0, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) v_fmaak_f32 v5, s3, v4, 0x3c5fc5da s_mov_b32 s3, 0xb94c1982 v_fmaak_f32 v7, s3, v6, 0x3c0881c4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmaak_f32 v7, v6, v7, 0xbe2aaa9d v_dual_mul_f32 v7, v6, v7 :: v_dual_fmaak_f32 v8, s4, v6, 0xbab64f3b v_sqrt_f32_e32 v10, v4 v_fmaak_f32 v5, v4, v5, 0x3d034c3c s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_fmac_f32 v1, v1, v7 :: v_dual_fmaak_f32 v8, v6, v8, 0x3d2aabf7 v_fmaak_f32 v8, v6, v8, 0xbf000004 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v6, v6, v8, 1.0 v_cndmask_b32_e64 v1, -v1, v6, vcc_lo v_cmp_class_f32_e64 vcc_lo, v0, 0x1f8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_xor_b32_e32 v1, v2, v1 v_cndmask_b32_e32 v0, 0x7fc00000, v1, vcc_lo v_fmaak_f32 v5, v4, v5, 0x3d3641b1 v_cmp_lt_f32_e64 vcc_lo, |v3|, 0.5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_sub_f32 v0, s9, v0 :: v_dual_fmaak_f32 v5, v4, v5, 0x3d999bc8 v_cmp_class_f32_e64 s3, v0, 0x204 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmaak_f32 v5, v4, v5, 0x3e2aaaac v_mul_f32_e32 v4, v4, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_fmac_f32_e32 v10, v10, v4 v_fma_f32 v1, |v3|, v4, |v3| v_add_f32_e32 v2, v10, v10 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_sub_f32_e32 v2, 0x3fc90fdb, v2 v_cndmask_b32_e32 v1, v2, v1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_4) v_max_f32_e64 v2, |v0|, |v1| v_min_f32_e64 v5, |v0|, |v1| v_cmp_gt_f32_e64 vcc_lo, |v1|, |v0| v_cmp_class_f32_e64 s4, v1, 0x204 v_frexp_mant_f32_e32 v4, v2 v_frexp_exp_i32_f32_e32 v2, v2 v_frexp_exp_i32_f32_e32 v6, v5 v_frexp_mant_f32_e32 v5, v5 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_2) v_rcp_f32_e32 v4, v4 v_sub_nc_u32_e32 v2, v6, v2 v_bfi_b32 v6, 0x7fffffff, v1, v3 s_waitcnt_depctr 0xfff v_mul_f32_e32 v4, v5, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ldexp_f32 v2, v4, v2 v_mul_f32_e32 v4, v2, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_fmaak_f32 v5, s2, v4, 0xbc7a590c v_cmp_eq_f32_e64 s2, 0, v6 v_fmaak_f32 v5, v4, v5, 0x3d29fb3f s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmaak_f32 v5, v4, v5, 0xbd97d4d7 v_fmaak_f32 v5, v4, v5, 0x3dd931b2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmaak_f32 v5, v4, v5, 0xbe1160e6 v_fmaak_f32 v5, v4, v5, 0x3e4cb8bf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmaak_f32 v5, v4, v5, 0xbeaaaa62 v_mul_f32_e32 v4, v4, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmac_f32_e32 v2, v2, v4 v_sub_f32_e32 v4, 0x3fc90fdb, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cndmask_b32_e32 v2, v2, v4, vcc_lo v_cmp_gt_i32_e32 vcc_lo, 0, v0 v_sub_f32_e32 v4, 0x40490fdb, v2 v_cndmask_b32_e64 v5, 0, 0x40490fdb, vcc_lo v_cmp_gt_f32_e32 vcc_lo, 0, v0 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cndmask_b32_e32 v2, v2, v4, vcc_lo v_mov_b32_e32 v4, 0x4016cbe4 v_cndmask_b32_e64 v1, v2, v5, s2 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cndmask_b32_e32 v2, 0x3f490fdb, v4, vcc_lo s_and_b32 vcc_lo, s4, s3 v_cndmask_b32_e32 v1, v1, v2, vcc_lo v_cmp_o_f32_e32 vcc_lo, v0, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e32 v0, 0x7fc00000, v1, vcc_lo v_bfi_b32 v0, 0x7fffffff, v0, v3 s_delay_alu instid0(VALU_DEP_1) v_cmp_le_f32_e32 vcc_lo, v31, v0 s_cbranch_vccz .LBB0_12 ; %bb.11: v_div_scale_f32 v0, null, s23, s23, 0xa6d5ff24 s_mov_b32 s2, 0xfb8494be s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_div_scale_f32 v1, null, s2, s2, s24 v_rcp_f32_e32 v2, v0 s_mov_b32 s2, 0xa6d5ff24 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_4) | instid1(VALU_DEP_2) v_rcp_f32_e32 v3, v1 v_div_scale_f32 v6, vcc_lo, s2, s23, s2 s_waitcnt_depctr 0xfff v_fma_f32 v4, -v0, v2, 1.0 v_fma_f32 v5, -v1, v3, 1.0 v_fmac_f32_e32 v2, v4, v2 v_div_scale_f32 v4, s2, s24, 0xfb8494be, s24 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_fmac_f32_e32 v3, v5, v3 v_mul_f32_e32 v5, v6, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_f32_e32 v7, v4, v3 v_fma_f32 v8, -v0, v5, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f32 v9, -v1, v7, v4 v_fmac_f32_e32 v5, v8, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fmac_f32_e32 v7, v9, v3 v_fma_f32 v0, -v0, v5, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f32 v1, -v1, v7, v4 v_div_fmas_f32 v0, v0, v2, v5 s_mov_b32 vcc_lo, s2 v_add_f32_e64 v2, s22, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_div_fmas_f32 v1, v1, v3, v7 v_div_fixup_f32 v0, v0, s23, 0xa6d5ff24 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_fma_f32 v2, s20, s21, -v2 v_div_fixup_f32 v1, v1, 0xfb8494be, s24 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v0, v0, v1 v_fmac_f32_e32 v31, v2, v0 .LBB0_12: s_load_b64 s[2:3], s[0:1], 0xc0 v_mbcnt_lo_u32_b32 v28, -1, 0 v_mov_b32_e32 v6, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_dual_mov_b32 v7, 0 :: v_dual_mov_b32 v4, v28 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_18 ; %bb.13: v_mov_b32_e32 v0, 0 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[2:3] offset:40 global_load_b64 v[5:6], v0, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB0_17 ; %bb.14: ; %.preheader3.i.i.i.preheader s_mov_b32 s5, 0 .LBB0_15: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[2:3] offset:40 global_load_b64 v[10:11], v0, s[2:3] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_15 ; %bb.16: ; %Flow474 s_or_b32 exec_lo, exec_lo, s5 .LBB0_17: ; %Flow476 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_18: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_mov_b32 s10, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[2:3] offset:40 global_load_b128 v[0:3], v5, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v8 v_readfirstlane_b32 s7, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_20 ; %bb.19: v_dual_mov_b32 v6, s10 :: v_dual_mov_b32 v7, v5 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v11, vcc_lo, s10, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB0_20: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s6 v_add_co_ci_u32_e32 v3, vcc_lo, s7, v3, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_mov_b32_e32 v6, v5 v_dual_mov_b32 v10, s12 :: v_dual_mov_b32 v13, s15 v_dual_mov_b32 v11, s13 :: v_dual_mov_b32 v12, s14 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_28 ; %bb.21: v_mov_b32_e32 v10, 0 s_mov_b32 s7, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[2:3] offset:32 glc global_load_b64 v[2:3], v10, s[2:3] offset:40 v_dual_mov_b32 v11, s4 :: v_dual_mov_b32 v12, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s5, v3 v_and_b32_e32 v2, s4, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB0_24 ; %bb.22: ; %.preheader1.i.i.i.preheader s_mov_b32 s10, 0 .LBB0_23: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s4 :: v_dual_mov_b32 v3, s5 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_23 .LBB0_24: ; %Flow472 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v5, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v4, s10, 0 global_load_b64 v[2:3], v5, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB0_26 ; %bb.25: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB0_26: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB0_28 ; %bb.27: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_28: ; %Flow473 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_29: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_31 ; %bb.30: ; in Loop: Header=BB0_29 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_31: ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_33 ; %bb.32: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_34 .LBB0_33: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s1, -1 .LBB0_34: ; %Flow467 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_29 ; %bb.35: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_39 ; %bb.36: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[2:3] offset:40 global_load_b64 v[9:10], v8, s[2:3] offset:24 glc global_load_b64 v[6:7], v8, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_39 ; %bb.37: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB0_38: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_38 .LBB0_39: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[4:5] s_add_u32 s4, s4, .str@rel32@lo+4 s_addc_u32 s5, s5, .str@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_lg_u64 s[4:5], 0 s_cbranch_scc0 .LBB0_125 ; %bb.40: s_waitcnt vmcnt(0) v_dual_mov_b32 v3, v1 :: v_dual_and_b32 v32, 2, v0 v_dual_mov_b32 v30, 0 :: v_dual_mov_b32 v7, 1 v_and_b32_e32 v2, -3, v0 v_mov_b32_e32 v6, 2 s_mov_b64 s[6:7], 7 .LBB0_41: ; =>This Loop Header: Depth=1 ; Child Loop BB0_44 Depth 2 ; Child Loop BB0_51 Depth 2 ; Child Loop BB0_59 Depth 2 ; Child Loop BB0_67 Depth 2 ; Child Loop BB0_75 Depth 2 ; Child Loop BB0_83 Depth 2 ; Child Loop BB0_91 Depth 2 ; Child Loop BB0_99 Depth 2 ; Child Loop BB0_107 Depth 2 ; Child Loop BB0_113 Depth 2 ; Child Loop BB0_122 Depth 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u64_e64 s0, s[6:7], 56 ; implicit-def: $vgpr10_vgpr11 ; implicit-def: $sgpr15 s_and_b32 s0, s0, exec_lo s_cselect_b32 s8, s6, 56 s_cselect_b32 s9, s7, 0 s_cmp_gt_u32 s8, 7 s_mov_b32 s0, -1 s_cbranch_scc1 .LBB0_46 ; %bb.42: ; in Loop: Header=BB0_41 Depth=1 v_mov_b32_e32 v10, 0 v_mov_b32_e32 v11, 0 s_cmp_eq_u32 s8, 0 s_cbranch_scc1 .LBB0_45 ; %bb.43: ; %.preheader31.i.preheader ; in Loop: Header=BB0_41 Depth=1 s_lshl_b64 s[0:1], s[8:9], 3 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], s[4:5] .LBB0_44: ; %.preheader31.i ; Parent Loop BB0_41 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v4, v30, s[12:13] s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[4:5], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_add_u32 s12, s12, 1 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s0, s10 v_or_b32_e32 v10, v4, v10 v_or_b32_e32 v11, v5, v11 s_cbranch_scc1 .LBB0_44 .LBB0_45: ; %Flow443 ; in Loop: Header=BB0_41 Depth=1 s_mov_b32 s0, 0 s_mov_b32 s15, 0 .LBB0_46: ; %Flow445 ; in Loop: Header=BB0_41 Depth=1 s_and_not1_b32 vcc_lo, exec_lo, s0 s_mov_b64 s[0:1], s[4:5] s_cbranch_vccnz .LBB0_48 ; %bb.47: ; in Loop: Header=BB0_41 Depth=1 global_load_b64 v[10:11], v30, s[4:5] s_add_i32 s15, s8, -8 s_add_u32 s0, s4, 8 s_addc_u32 s1, s5, 0 .LBB0_48: ; %.loopexit32.i ; in Loop: Header=BB0_41 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_53 ; %bb.49: ; in Loop: Header=BB0_41 Depth=1 v_mov_b32_e32 v12, 0 v_mov_b32_e32 v13, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_52 ; %bb.50: ; %.preheader29.i.preheader ; in Loop: Header=BB0_41 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_51: ; %.preheader29.i ; Parent Loop BB0_41 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v4, v30, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[4:5], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v12, v4, v12 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v13, v5, v13 s_cbranch_scc1 .LBB0_51 .LBB0_52: ; %Flow438 ; in Loop: Header=BB0_41 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_54 .LBB0_53: ; in Loop: Header=BB0_41 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr12_vgpr13 ; implicit-def: $sgpr14 .LBB0_54: ; %Flow440 ; in Loop: Header=BB0_41 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_56 ; %bb.55: ; in Loop: Header=BB0_41 Depth=1 global_load_b64 v[12:13], v30, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_56: ; %.loopexit30.i ; in Loop: Header=BB0_41 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_61 ; %bb.57: ; in Loop: Header=BB0_41 Depth=1 v_mov_b32_e32 v14, 0 v_mov_b32_e32 v15, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_60 ; %bb.58: ; %.preheader27.i.preheader ; in Loop: Header=BB0_41 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_59: ; %.preheader27.i ; Parent Loop BB0_41 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v4, v30, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[4:5], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s14, s12 v_or_b32_e32 v14, v4, v14 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v15, v5, v15 s_cbranch_scc1 .LBB0_59 .LBB0_60: ; %Flow433 ; in Loop: Header=BB0_41 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s15, 0 s_branch .LBB0_62 .LBB0_61: ; in Loop: Header=BB0_41 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $sgpr15 .LBB0_62: ; %Flow435 ; in Loop: Header=BB0_41 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_64 ; %bb.63: ; in Loop: Header=BB0_41 Depth=1 global_load_b64 v[14:15], v30, s[0:1] s_add_i32 s15, s14, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_64: ; %.loopexit28.i ; in Loop: Header=BB0_41 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_69 ; %bb.65: ; in Loop: Header=BB0_41 Depth=1 v_mov_b32_e32 v16, 0 v_mov_b32_e32 v17, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_68 ; %bb.66: ; %.preheader25.i.preheader ; in Loop: Header=BB0_41 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_67: ; %.preheader25.i ; Parent Loop BB0_41 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v4, v30, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[4:5], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v16, v4, v16 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v17, v5, v17 s_cbranch_scc1 .LBB0_67 .LBB0_68: ; %Flow428 ; in Loop: Header=BB0_41 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_70 .LBB0_69: ; in Loop: Header=BB0_41 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr16_vgpr17 ; implicit-def: $sgpr14 .LBB0_70: ; %Flow430 ; in Loop: Header=BB0_41 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_72 ; %bb.71: ; in Loop: Header=BB0_41 Depth=1 global_load_b64 v[16:17], v30, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_72: ; %.loopexit26.i ; in Loop: Header=BB0_41 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_77 ; %bb.73: ; in Loop: Header=BB0_41 Depth=1 v_mov_b32_e32 v18, 0 v_mov_b32_e32 v19, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_76 ; %bb.74: ; %.preheader23.i.preheader ; in Loop: Header=BB0_41 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_75: ; %.preheader23.i ; Parent Loop BB0_41 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v4, v30, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[4:5], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s14, s12 v_or_b32_e32 v18, v4, v18 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v19, v5, v19 s_cbranch_scc1 .LBB0_75 .LBB0_76: ; %Flow423 ; in Loop: Header=BB0_41 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s15, 0 s_branch .LBB0_78 .LBB0_77: ; in Loop: Header=BB0_41 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $sgpr15 .LBB0_78: ; %Flow425 ; in Loop: Header=BB0_41 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_80 ; %bb.79: ; in Loop: Header=BB0_41 Depth=1 global_load_b64 v[18:19], v30, s[0:1] s_add_i32 s15, s14, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_80: ; %.loopexit24.i ; in Loop: Header=BB0_41 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_85 ; %bb.81: ; in Loop: Header=BB0_41 Depth=1 v_mov_b32_e32 v20, 0 v_mov_b32_e32 v21, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_84 ; %bb.82: ; %.preheader21.i.preheader ; in Loop: Header=BB0_41 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_83: ; %.preheader21.i ; Parent Loop BB0_41 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v4, v30, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[4:5], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v20, v4, v20 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v21, v5, v21 s_cbranch_scc1 .LBB0_83 .LBB0_84: ; %Flow418 ; in Loop: Header=BB0_41 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_86 .LBB0_85: ; in Loop: Header=BB0_41 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr20_vgpr21 ; implicit-def: $sgpr14 .LBB0_86: ; %Flow420 ; in Loop: Header=BB0_41 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_88 ; %bb.87: ; in Loop: Header=BB0_41 Depth=1 global_load_b64 v[20:21], v30, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_88: ; %.loopexit22.i ; in Loop: Header=BB0_41 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_93 ; %bb.89: ; in Loop: Header=BB0_41 Depth=1 v_mov_b32_e32 v22, 0 v_mov_b32_e32 v23, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_92 ; %bb.90: ; %.preheader.i.preheader ; in Loop: Header=BB0_41 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], s[0:1] .LBB0_91: ; %.preheader.i ; Parent Loop BB0_41 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v4, v30, s[12:13] s_add_i32 s14, s14, -1 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[4:5], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_add_u32 s12, s12, 1 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s14, 0 v_or_b32_e32 v22, v4, v22 v_or_b32_e32 v23, v5, v23 s_cbranch_scc1 .LBB0_91 .LBB0_92: ; %Flow413 ; in Loop: Header=BB0_41 Depth=1 s_mov_b32 s10, 0 s_branch .LBB0_94 .LBB0_93: ; in Loop: Header=BB0_41 Depth=1 s_mov_b32 s10, -1 .LBB0_94: ; %Flow415 ; in Loop: Header=BB0_41 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_96 ; %bb.95: ; in Loop: Header=BB0_41 Depth=1 global_load_b64 v[22:23], v30, s[0:1] .LBB0_96: ; %.loopexit.i ; in Loop: Header=BB0_41 Depth=1 s_waitcnt vmcnt(0) v_dual_mov_b32 v29, v28 :: v_dual_mov_b32 v4, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_readfirstlane_b32 s0, v29 v_mov_b32_e32 v5, 0 v_cmp_eq_u32_e64 s0, s0, v29 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_102 ; %bb.97: ; in Loop: Header=BB0_41 Depth=1 global_load_b64 v[26:27], v30, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v30, s[2:3] offset:40 global_load_b64 v[8:9], v30, s[2:3] s_mov_b32 s10, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v5, v5, v27 v_and_b32_e32 v4, v4, v26 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v5, v5, 24 v_mul_hi_u32 v24, v4, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v24, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[24:25], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v30, v[24:27], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[26:27] s_cbranch_execz .LBB0_101 ; %bb.98: ; %.preheader3.i.i19.i.preheader ; in Loop: Header=BB0_41 Depth=1 s_mov_b32 s11, 0 .LBB0_99: ; %.preheader3.i.i19.i ; Parent Loop BB0_41 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 s_clause 0x1 global_load_b64 v[8:9], v30, s[2:3] offset:40 global_load_b64 v[24:25], v30, s[2:3] v_dual_mov_b32 v27, v5 :: v_dual_mov_b32 v26, v4 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v8, v8, v26 s_waitcnt vmcnt(0) v_mad_u64_u32 v[4:5], null, v8, 24, v[24:25] v_and_b32_e32 v24, v9, v27 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v24, 24, v[5:6] v_mov_b32_e32 v5, v8 global_load_b64 v[24:25], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v30, v[24:27], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[26:27] s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_99 ; %bb.100: ; %Flow408 ; in Loop: Header=BB0_41 Depth=1 s_or_b32 exec_lo, exec_lo, s11 .LBB0_101: ; %Flow410 ; in Loop: Header=BB0_41 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s10 .LBB0_102: ; %.loopexit4.i.i14.i ; in Loop: Header=BB0_41 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_clause 0x1 global_load_b64 v[8:9], v30, s[2:3] offset:40 global_load_b128 v[24:27], v30, s[2:3] v_readfirstlane_b32 s10, v4 v_readfirstlane_b32 s11, v5 s_mov_b32 s16, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s12, v8 v_readfirstlane_b32 s13, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[12:13], s[10:11], s[12:13] s_mul_i32 s1, s13, 24 s_mul_hi_u32 s14, s12, 24 s_mul_i32 s15, s12, 24 s_and_saveexec_b32 s17, s0 s_cbranch_execz .LBB0_104 ; %bb.103: ; in Loop: Header=BB0_41 Depth=1 v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, v30 s_add_i32 s16, s14, s1 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v24, s15 v_add_co_ci_u32_e32 v9, vcc_lo, s16, v25, vcc_lo global_store_b128 v[8:9], v[4:7], off offset:8 .LBB0_104: ; in Loop: Header=BB0_41 Depth=1 s_or_b32 exec_lo, exec_lo, s17 v_cmp_gt_u64_e64 vcc_lo, s[6:7], 56 v_or_b32_e32 v4, 0, v3 v_or_b32_e32 v5, v2, v32 s_lshl_b64 s[12:13], s[12:13], 12 s_lshl_b32 s16, s8, 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_add_i32 s16, s16, 28 v_dual_cndmask_b32 v9, v4, v3 :: v_dual_cndmask_b32 v4, v5, v2 v_lshlrev_b64 v[2:3], 6, v[29:30] s_waitcnt vmcnt(0) v_add_co_u32 v5, vcc_lo, v26, s12 v_add_co_ci_u32_e32 v27, vcc_lo, s13, v27, vcc_lo s_and_b32 s16, s16, 0x1e0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v26, vcc_lo, v5, v2 v_and_or_b32 v8, 0xffffff1f, v4, s16 v_add_co_ci_u32_e32 v27, vcc_lo, v27, v3, vcc_lo s_clause 0x3 global_store_b128 v[26:27], v[8:11], off global_store_b128 v[26:27], v[12:15], off offset:16 global_store_b128 v[26:27], v[16:19], off offset:32 global_store_b128 v[26:27], v[20:23], off offset:48 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_112 ; %bb.105: ; in Loop: Header=BB0_41 Depth=1 s_clause 0x1 global_load_b64 v[12:13], v30, s[2:3] offset:32 glc global_load_b64 v[2:3], v30, s[2:3] offset:40 v_dual_mov_b32 v10, s10 :: v_dual_mov_b32 v11, s11 s_waitcnt vmcnt(0) v_readfirstlane_b32 s16, v2 v_readfirstlane_b32 s17, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[16:17], s[16:17], s[10:11] s_mul_i32 s13, s17, 24 s_mul_hi_u32 s17, s16, 24 s_mul_i32 s16, s16, 24 s_add_i32 s17, s17, s13 v_add_co_u32 v8, vcc_lo, v24, s16 v_add_co_ci_u32_e32 v9, vcc_lo, s17, v25, vcc_lo s_mov_b32 s13, exec_lo global_store_b64 v[8:9], v[12:13], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v30, v[10:13], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[12:13] s_cbranch_execz .LBB0_108 ; %bb.106: ; %.preheader1.i.i17.i.preheader ; in Loop: Header=BB0_41 Depth=1 s_mov_b32 s16, 0 .LBB0_107: ; %.preheader1.i.i17.i ; Parent Loop BB0_41 Depth=1 ; => This Inner Loop Header: Depth=2 v_dual_mov_b32 v2, s10 :: v_dual_mov_b32 v3, s11 s_sleep 1 global_store_b64 v[8:9], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v30, v[2:5], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s16, vcc_lo, s16 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s16 s_cbranch_execnz .LBB0_107 .LBB0_108: ; %Flow406 ; in Loop: Header=BB0_41 Depth=1 s_or_b32 exec_lo, exec_lo, s13 global_load_b64 v[2:3], v30, s[2:3] offset:16 s_mov_b32 s16, exec_lo s_mov_b32 s13, exec_lo v_mbcnt_lo_u32_b32 v4, s16, 0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB0_110 ; %bb.109: ; in Loop: Header=BB0_41 Depth=1 s_bcnt1_i32_b32 s16, s16 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v29, s16 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[29:30], off offset:8 .LBB0_110: ; in Loop: Header=BB0_41 Depth=1 s_or_b32 exec_lo, exec_lo, s13 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB0_112 ; %bb.111: ; in Loop: Header=BB0_41 Depth=1 global_load_b32 v29, v[2:3], off offset:24 s_waitcnt vmcnt(0) v_readfirstlane_b32 s13, v29 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[29:30], off s_and_b32 m0, s13, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_112: ; %Flow407 ; in Loop: Header=BB0_41 Depth=1 s_or_b32 exec_lo, exec_lo, s12 s_add_i32 s14, s14, s1 v_add_co_u32 v2, vcc_lo, v24, s15 v_add_co_ci_u32_e32 v3, vcc_lo, s14, v25, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v2, 20 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v3, vcc_lo .LBB0_113: ; Parent Loop BB0_41 Depth=1 ; => This Inner Loop Header: Depth=2 v_mov_b32_e32 v4, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_115 ; %bb.114: ; in Loop: Header=BB0_113 Depth=2 global_load_b32 v4, v[2:3], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v4, 1, v4 .LBB0_115: ; in Loop: Header=BB0_113 Depth=2 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v4 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_117 ; %bb.116: ; in Loop: Header=BB0_113 Depth=2 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_118 .LBB0_117: ; in Loop: Header=BB0_113 Depth=2 s_mov_b32 s1, -1 .LBB0_118: ; %Flow401 ; in Loop: Header=BB0_113 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_113 ; %bb.119: ; in Loop: Header=BB0_41 Depth=1 global_load_b128 v[2:5], v[26:27], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_123 ; %bb.120: ; in Loop: Header=BB0_41 Depth=1 s_clause 0x2 global_load_b64 v[4:5], v30, s[2:3] offset:40 global_load_b64 v[12:13], v30, s[2:3] offset:24 glc global_load_b64 v[10:11], v30, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v14, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v15, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v14, s10 v_add_co_ci_u32_e32 v9, vcc_lo, s11, v15, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[8:9] v_dual_cndmask_b32 v9, v9, v15 :: v_dual_cndmask_b32 v8, v8, v14 v_and_b32_e32 v5, v9, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_and_b32_e32 v4, v8, v4 v_mul_hi_u32 v14, v4, 24 v_mul_lo_u32 v4, v4, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v4, vcc_lo, v10, v4 v_mov_b32_e32 v10, v12 v_mul_lo_u32 v5, v5, 24 v_add_nc_u32_e32 v5, v14, v5 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v5, vcc_lo, v11, v5, vcc_lo v_mov_b32_e32 v11, v13 global_store_b64 v[4:5], v[12:13], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v30, v[8:11], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[10:11], v[12:13] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_123 ; %bb.121: ; %.preheader.i.i16.i.preheader ; in Loop: Header=BB0_41 Depth=1 s_mov_b32 s0, 0 .LBB0_122: ; %.preheader.i.i16.i ; Parent Loop BB0_41 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_store_b64 v[4:5], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[12:13], v30, v[8:11], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[12:13], v[10:11] v_dual_mov_b32 v10, v12 :: v_dual_mov_b32 v11, v13 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_122 .LBB0_123: ; %__ockl_hostcall_preview.exit20.i ; in Loop: Header=BB0_41 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_sub_u32 s6, s6, s8 s_subb_u32 s7, s7, s9 s_add_u32 s4, s4, s8 s_addc_u32 s5, s5, s9 s_cmp_lg_u64 s[6:7], 0 s_cbranch_scc1 .LBB0_41 ; %bb.124: ; %Flow446 s_mov_b32 s0, 0 s_branch .LBB0_126 .LBB0_125: s_mov_b32 s0, -1 ; implicit-def: $vgpr2_vgpr3 .LBB0_126: ; %Flow461 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s0 s_cbranch_vccz .LBB0_155 ; %bb.127: s_waitcnt vmcnt(0) v_mov_b32_e32 v2, v28 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_133 ; %bb.128: v_mov_b32_e32 v3, 0 s_mov_b32 s4, exec_lo global_load_b64 v[6:7], v3, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[2:3] offset:40 global_load_b64 v[8:9], v3, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB0_132 ; %bb.129: ; %.preheader3.i.i.i45.preheader s_mov_b32 s5, 0 .LBB0_130: ; %.preheader3.i.i.i45 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[2:3] offset:40 global_load_b64 v[10:11], v3, s[2:3] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_130 ; %bb.131: ; %Flow458 s_or_b32 exec_lo, exec_lo, s5 .LBB0_132: ; %Flow460 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_133: ; %.loopexit4.i.i.i40 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[2:3] offset:40 global_load_b128 v[4:7], v3, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v10 v_readfirstlane_b32 s7, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_135 ; %bb.134: v_dual_mov_b32 v8, s10 :: v_dual_mov_b32 v9, v3 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s9 v_add_co_ci_u32_e32 v13, vcc_lo, s10, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB0_135: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s6 v_add_co_ci_u32_e32 v7, vcc_lo, s7, v7, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, v3 v_dual_mov_b32 v8, s12 :: v_dual_mov_b32 v11, s15 v_dual_mov_b32 v9, s13 :: v_dual_mov_b32 v10, s14 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_143 ; %bb.136: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s4 v_mov_b32_e32 v12, s5 s_clause 0x1 global_load_b64 v[13:14], v10, s[2:3] offset:32 glc global_load_b64 v[0:1], v10, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v0 v_readfirstlane_b32 s11, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v8, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v9, vcc_lo, s11, v5, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB0_139 ; %bb.137: ; %.preheader1.i.i.i43.preheader s_mov_b32 s10, 0 .LBB0_138: ; %.preheader1.i.i.i43 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_138 .LBB0_139: ; %Flow456 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v3, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v2, s10, 0 global_load_b64 v[0:1], v3, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_141 ; %bb.140: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB0_141: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_143 ; %bb.142: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_143: ; %Flow457 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v4, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_144: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_146 ; %bb.145: ; in Loop: Header=BB0_144 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_146: ; in Loop: Header=BB0_144 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_148 ; %bb.147: ; in Loop: Header=BB0_144 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_149 .LBB0_148: ; in Loop: Header=BB0_144 Depth=1 s_mov_b32 s1, -1 .LBB0_149: ; %Flow451 ; in Loop: Header=BB0_144 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_144 ; %bb.150: global_load_b128 v[2:5], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_154 ; %bb.151: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[0:1], v8, s[2:3] offset:40 global_load_b64 v[9:10], v8, s[2:3] offset:24 glc global_load_b64 v[6:7], v8, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v0, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v4, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v5, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] v_dual_cndmask_b32 v5, v5, v12 :: v_dual_cndmask_b32 v4, v4, v11 v_and_b32_e32 v1, v5, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v0, v4, v0 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v0, 24 v_mul_lo_u32 v0, v0, 24 v_add_nc_u32_e32 v1, v11, v1 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v0, vcc_lo, v6, v0 v_mov_b32_e32 v6, v9 v_add_co_ci_u32_e32 v1, vcc_lo, v7, v1, vcc_lo v_mov_b32_e32 v7, v10 global_store_b64 v[0:1], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[6:7], v8, v[4:7], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[6:7], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_154 ; %bb.152: ; %.preheader.i.i.i42.preheader s_mov_b32 s0, 0 .LBB0_153: ; %.preheader.i.i.i42 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[0:1], v[6:7], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[4:7], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[6:7] v_dual_mov_b32 v6, v9 :: v_dual_mov_b32 v7, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_153 .LBB0_154: ; %__ockl_hostcall_preview.exit.i s_or_b32 exec_lo, exec_lo, s1 .LBB0_155: ; %__ockl_printf_append_string_n.exit ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v28 s_waitcnt vmcnt(0) v_mov_b32_e32 v0, 0 v_mov_b32_e32 v1, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v28 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_161 ; %bb.156: v_mov_b32_e32 v4, 0 s_mov_b32 s4, exec_lo global_load_b64 v[7:8], v4, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[0:1], v4, s[2:3] offset:40 global_load_b64 v[5:6], v4, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v0, v0, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v1, v1, 24 v_mul_hi_u32 v9, v0, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v9, v1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v5, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, v6, v1, vcc_lo global_load_b64 v[5:6], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v4, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[0:1], v[7:8] s_cbranch_execz .LBB0_160 ; %bb.157: ; %.preheader3.i.i.i52.preheader s_mov_b32 s5, 0 .LBB0_158: ; %.preheader3.i.i.i52 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[5:6], v4, s[2:3] offset:40 global_load_b64 v[9:10], v4, s[2:3] v_dual_mov_b32 v8, v1 :: v_dual_mov_b32 v7, v0 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) v_mad_u64_u32 v[0:1], null, v5, 24, v[9:10] v_and_b32_e32 v9, v6, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v9, 24, v[1:2] v_mov_b32_e32 v1, v5 global_load_b64 v[5:6], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v4, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[7:8] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_158 ; %bb.159: ; %Flow394 s_or_b32 exec_lo, exec_lo, s5 .LBB0_160: ; %Flow396 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_161: ; %.loopexit4.i.i.i46 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v29, 0 v_readfirstlane_b32 s4, v0 v_readfirstlane_b32 s5, v1 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[4:5], v29, s[2:3] offset:40 global_load_b128 v[6:9], v29, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v4 v_readfirstlane_b32 s7, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_163 ; %bb.162: v_dual_mov_b32 v10, s10 :: v_dual_mov_b32 v11, v29 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v6, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s10, v7, vcc_lo v_dual_mov_b32 v12, 2 :: v_dual_mov_b32 v13, 1 global_store_b128 v[0:1], v[10:13], off offset:8 .LBB0_163: s_or_b32 exec_lo, exec_lo, s11 v_cvt_f64_f32_e32 v[4:5], v31 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[0:1], 6, v[28:29] s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v8, s6 v_add_co_ci_u32_e32 v9, vcc_lo, s7, v9, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v8, v0 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v2, 0xffffff1d, v2, 34 v_add_co_ci_u32_e32 v1, vcc_lo, v9, v1, vcc_lo v_dual_mov_b32 v8, s12 :: v_dual_mov_b32 v9, s13 v_dual_mov_b32 v10, s14 :: v_dual_mov_b32 v11, s15 s_clause 0x3 global_store_b128 v[0:1], v[2:5], off global_store_b128 v[0:1], v[8:11], off offset:16 global_store_b128 v[0:1], v[8:11], off offset:32 global_store_b128 v[0:1], v[8:11], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_171 ; %bb.164: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s4 v_mov_b32_e32 v10, s5 s_clause 0x1 global_load_b64 v[11:12], v8, s[2:3] offset:32 glc global_load_b64 v[0:1], v8, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v0 v_readfirstlane_b32 s11, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v4, vcc_lo, v6, s10 v_add_co_ci_u32_e32 v5, vcc_lo, s11, v7, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[4:5], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[9:12], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[11:12] s_cbranch_execz .LBB0_167 ; %bb.165: ; %.preheader1.i.i.i50.preheader s_mov_b32 s10, 0 .LBB0_166: ; %.preheader1.i.i.i50 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v8, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_166 .LBB0_167: ; %Flow392 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v3, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v2, s10, 0 global_load_b64 v[0:1], v3, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_169 ; %bb.168: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB0_169: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_171 ; %bb.170: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_171: ; %Flow393 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v6, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v7, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_172: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_174 ; %bb.173: ; in Loop: Header=BB0_172 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_174: ; in Loop: Header=BB0_172 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_176 ; %bb.175: ; in Loop: Header=BB0_172 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_177 .LBB0_176: ; in Loop: Header=BB0_172 Depth=1 s_mov_b32 s1, -1 .LBB0_177: ; %Flow387 ; in Loop: Header=BB0_172 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_172 ; %bb.178: s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_182 ; %bb.179: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[2:3] offset:40 global_load_b64 v[7:8], v6, s[2:3] offset:24 glc global_load_b64 v[4:5], v6, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s4 v_add_co_ci_u32_e32 v1, vcc_lo, s5, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_182 ; %bb.180: ; %.preheader.i.i.i49.preheader s_mov_b32 s0, 0 .LBB0_181: ; %.preheader.i.i.i49 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_181 .LBB0_182: ; %__ockl_printf_append_args.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z7computefiifffffffPffffffffffffffff .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 368 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 33 .amdhsa_next_free_sgpr 25 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z7computefiifffffffPffffffffffffffff, .Lfunc_end0-_Z7computefiifffffffPffffffffffffffff ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 9280 ; NumSgprs: 27 ; NumVgprs: 33 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 3 ; VGPRBlocks: 4 ; NumSGPRsForWavesPerEU: 27 ; NumVGPRsForWavesPerEU: 33 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type .str,@object ; @.str .section .rodata.str1.1,"aMS",@progbits,1 .str: .asciz "%.17g\n" .size .str, 7 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 4 .value_kind: by_value - .offset: 4 .size: 4 .value_kind: by_value - .offset: 8 .size: 4 .value_kind: by_value - .offset: 12 .size: 4 .value_kind: by_value - .offset: 16 .size: 4 .value_kind: by_value - .offset: 20 .size: 4 .value_kind: by_value - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: by_value - .offset: 36 .size: 4 .value_kind: by_value - .address_space: global .offset: 40 .size: 8 .value_kind: global_buffer - .offset: 48 .size: 4 .value_kind: by_value - .offset: 52 .size: 4 .value_kind: by_value - .offset: 56 .size: 4 .value_kind: by_value - .offset: 60 .size: 4 .value_kind: by_value - .offset: 64 .size: 4 .value_kind: by_value - .offset: 68 .size: 4 .value_kind: by_value - .offset: 72 .size: 4 .value_kind: by_value - .offset: 76 .size: 4 .value_kind: by_value - .offset: 80 .size: 4 .value_kind: by_value - .offset: 84 .size: 4 .value_kind: by_value - .offset: 88 .size: 4 .value_kind: by_value - .offset: 92 .size: 4 .value_kind: by_value - .offset: 96 .size: 4 .value_kind: by_value - .offset: 100 .size: 4 .value_kind: by_value - .offset: 104 .size: 4 .value_kind: by_value - .offset: 112 .size: 4 .value_kind: hidden_block_count_x - .offset: 116 .size: 4 .value_kind: hidden_block_count_y - .offset: 120 .size: 4 .value_kind: hidden_block_count_z - .offset: 124 .size: 2 .value_kind: hidden_group_size_x - .offset: 126 .size: 2 .value_kind: hidden_group_size_y - .offset: 128 .size: 2 .value_kind: hidden_group_size_z - .offset: 130 .size: 2 .value_kind: hidden_remainder_x - .offset: 132 .size: 2 .value_kind: hidden_remainder_y - .offset: 134 .size: 2 .value_kind: hidden_remainder_z - .offset: 152 .size: 8 .value_kind: hidden_global_offset_x - .offset: 160 .size: 8 .value_kind: hidden_global_offset_y - .offset: 168 .size: 8 .value_kind: hidden_global_offset_z - .offset: 176 .size: 2 .value_kind: hidden_grid_dims - .offset: 192 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 368 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z7computefiifffffffPffffffffffffffff .private_segment_fixed_size: 0 .sgpr_count: 27 .sgpr_spill_count: 0 .symbol: _Z7computefiifffffffPffffffffffffffff.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 33 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
de15fd9b95721ac50c0aaa907f21d766338241e1
#include<stdio.h> #include<stdlib.h> __global__ void arradd(int* md, int* nd, int* pd, int size) { int myid = blockIdx.x*blockDim.x + threadIdx.x; pd[myid] = md[myid] + nd[myid]; } int main() { int size = 2000 * sizeof(int); int m[2000], n[2000], p[2000],*md, *nd,*pd; int i=0; for(i=0; i<2000; i++ ) { m[i] = i; n[i] = i; p[i] = 0; } cudaMalloc(&md, size); cudaMemcpy(md, m, size, cudaMemcpyHostToDevice); cudaMalloc(&nd, size); cudaMemcpy(nd, n, size, cudaMemcpyHostToDevice); cudaMalloc(&pd, size); dim3 DimGrid(10, 1); dim3 DimBlock(200, 1); arradd<<< DimGrid,DimBlock >>>(md,nd,pd,size); cudaMemcpy(p, pd, size, cudaMemcpyDeviceToHost); cudaFree(md); cudaFree(nd); cudaFree (pd); for(i=0; i<2000; i++ ) { printf("\t%d",p[i]); } }
.file "tmpxft_003753e8_00000000-6_vector_add_1D_multi_block.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z30__device_stub__Z6arraddPiS_S_iPiS_S_i .type _Z30__device_stub__Z6arraddPiS_S_iPiS_S_i, @function _Z30__device_stub__Z6arraddPiS_S_iPiS_S_i: .LFB2052: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rsi, 16(%rsp) leaq 68(%rsp), %rsi movq %rdx, 8(%rsp) leaq 40(%rsp), %rdx movl %ecx, 4(%rsp) leaq 48(%rsp), %rcx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 64(%rsp) movq %rax, 104(%rsp) leaq 16(%rsp), %rax movq %rax, 112(%rsp) leaq 8(%rsp), %rax movq %rax, 120(%rsp) leaq 4(%rsp), %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _Z6arraddPiS_S_i(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L2: movq 136(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z30__device_stub__Z6arraddPiS_S_iPiS_S_i, .-_Z30__device_stub__Z6arraddPiS_S_iPiS_S_i .globl _Z6arraddPiS_S_i .type _Z6arraddPiS_S_i, @function _Z6arraddPiS_S_i: .LFB2053: .cfi_startproc endbr64 jmp _Z30__device_stub__Z6arraddPiS_S_iPiS_S_i .cfi_endproc .LFE2053: .size _Z6arraddPiS_S_i, .-_Z6arraddPiS_S_i .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "\t%d" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 leaq -20480(%rsp), %r11 .cfi_def_cfa 11, 20512 .LPSRL0: subq $4096, %rsp orq $0, (%rsp) cmpq %r11, %rsp jne .LPSRL0 .cfi_def_cfa_register 7 subq $3584, %rsp .cfi_def_cfa_offset 24096 xorl %ecx, %ecx movq %fs:40, %rax movq %rax, 24056(%rsp) xorl %eax, %eax .L9: leaq 56(%rsp), %r12 leaq 8056(%rsp), %rbx movl %ecx, (%r12,%rcx,4) movl %ecx, (%rbx,%rcx,4) incq %rcx cmpq $2000, %rcx jne .L9 leaq 16056(%rsp), %rbp xorl %eax, %eax movl $8000, %esi movq %rbp, %rdi rep stosl leaq 8(%rsp), %rdi call cudaMalloc@PLT movq 8(%rsp), %rdi movl $1, %ecx movq %r12, %rsi movl $8000, %edx call cudaMemcpy@PLT leaq 16(%rsp), %rdi movl $8000, %esi call cudaMalloc@PLT movq 16(%rsp), %rdi movl $1, %ecx movq %rbx, %rsi movl $8000, %edx call cudaMemcpy@PLT leaq 24(%rsp), %rdi movl $8000, %esi call cudaMalloc@PLT movl $2147483653, %edi xorl %r9d, %r9d xorl %r8d, %r8d movl $536870937, %edx addq %rdi, %rdi movl $1, %ecx movl $1, %esi salq $3, %rdx movq %rdi, 32(%rsp) movl $1, 40(%rsp) movq %rdx, 44(%rsp) movl $1, 52(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L10 movq 24(%rsp), %rdx movq 16(%rsp), %rsi movl $8000, %ecx movq 8(%rsp), %rdi call _Z30__device_stub__Z6arraddPiS_S_iPiS_S_i .L10: movq 24(%rsp), %rsi movl $2, %ecx movq %rbp, %rdi xorl %ebx, %ebx movl $8000, %edx leaq .LC0(%rip), %r12 call cudaMemcpy@PLT movq 8(%rsp), %rdi call cudaFree@PLT movq 16(%rsp), %rdi call cudaFree@PLT movq 24(%rsp), %rdi call cudaFree@PLT .L11: movl 0(%rbp,%rbx,4), %edx movq %r12, %rsi movl $2, %edi xorl %eax, %eax incq %rbx call __printf_chk@PLT cmpq $2000, %rbx jne .L11 movq 24056(%rsp), %rax subq %fs:40, %rax je .L12 call __stack_chk_fail@PLT .L12: addq $24064, %rsp .cfi_def_cfa_offset 32 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC1: .string "_Z6arraddPiS_S_i" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC1(%rip), %rdx movq %rax, %rdi leaq _Z6arraddPiS_S_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z6arraddPiS_S_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */ /* 0x000e220000002500 */ /*0020*/ MOV R7, 0x4 ; /* 0x0000000400077802 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe40000000a00 */ /*0040*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0050*/ IMAD R6, R6, c[0x0][0x0], R3 ; /* 0x0000000006067a24 */ /* 0x001fc800078e0203 */ /*0060*/ IMAD.WIDE R2, R6, R7, c[0x0][0x160] ; /* 0x0000580006027625 */ /* 0x000fc800078e0207 */ /*0070*/ IMAD.WIDE R4, R6.reuse, R7.reuse, c[0x0][0x168] ; /* 0x00005a0006047625 */ /* 0x0c0fe400078e0207 */ /*0080*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea8000c1e1900 */ /*0090*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea2000c1e1900 */ /*00a0*/ IMAD.WIDE R6, R6, R7, c[0x0][0x170] ; /* 0x00005c0006067625 */ /* 0x000fe200078e0207 */ /*00b0*/ IADD3 R9, R2, R5, RZ ; /* 0x0000000502097210 */ /* 0x004fca0007ffe0ff */ /*00c0*/ STG.E [R6.64], R9 ; /* 0x0000000906007986 */ /* 0x000fe2000c101904 */ /*00d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00e0*/ BRA 0xe0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include<stdio.h> #include<stdlib.h> __global__ void arradd(int* md, int* nd, int* pd, int size) { int myid = blockIdx.x*blockDim.x + threadIdx.x; pd[myid] = md[myid] + nd[myid]; } int main() { int size = 2000 * sizeof(int); int m[2000], n[2000], p[2000],*md, *nd,*pd; int i=0; for(i=0; i<2000; i++ ) { m[i] = i; n[i] = i; p[i] = 0; } hipMalloc(&md, size); hipMemcpy(md, m, size, hipMemcpyHostToDevice); hipMalloc(&nd, size); hipMemcpy(nd, n, size, hipMemcpyHostToDevice); hipMalloc(&pd, size); dim3 DimGrid(10, 1); dim3 DimBlock(200, 1); arradd<<< DimGrid,DimBlock >>>(md,nd,pd,size); hipMemcpy(p, pd, size, hipMemcpyDeviceToHost); hipFree(md); hipFree(nd); hipFree (pd); for(i=0; i<2000; i++ ) { printf("\t%d",p[i]); } }
.text .file "vector_add_1D_multi_block.hip" .globl _Z21__device_stub__arraddPiS_S_i # -- Begin function _Z21__device_stub__arraddPiS_S_i .type _Z21__device_stub__arraddPiS_S_i,@function _Z21__device_stub__arraddPiS_S_i: # @_Z21__device_stub__arraddPiS_S_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z6arraddPiS_S_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z21__device_stub__arraddPiS_S_i, .Lfunc_end0-_Z21__device_stub__arraddPiS_S_i .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $24032, %rsp # imm = 0x5DE0 .cfi_def_cfa_offset 24048 .cfi_offset %rbx, -16 leaq 32(%rsp), %rdi xorl %ebx, %ebx movl $8000, %edx # imm = 0x1F40 xorl %esi, %esi callq memset@PLT .LBB1_1: # =>This Inner Loop Header: Depth=1 movl %ebx, 16032(%rsp,%rbx,4) movl %ebx, 8032(%rsp,%rbx,4) incq %rbx cmpq $2000, %rbx # imm = 0x7D0 jne .LBB1_1 # %bb.2: leaq 24(%rsp), %rbx movl $8000, %esi # imm = 0x1F40 movq %rbx, %rdi callq hipMalloc movq (%rbx), %rdi leaq 16032(%rsp), %rsi movl $8000, %edx # imm = 0x1F40 movl $1, %ecx callq hipMemcpy leaq 16(%rsp), %rbx movl $8000, %esi # imm = 0x1F40 movq %rbx, %rdi callq hipMalloc movq (%rbx), %rdi leaq 8032(%rsp), %rsi movl $8000, %edx # imm = 0x1F40 movl $1, %ecx callq hipMemcpy leaq 8(%rsp), %rdi movl $8000, %esi # imm = 0x1F40 callq hipMalloc movabsq $4294967306, %rdi # imm = 0x10000000A leaq 190(%rdi), %rdx movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_4 # %bb.3: movq 24(%rsp), %rdi movq 16(%rsp), %rsi movq 8(%rsp), %rdx movl $8000, %ecx # imm = 0x1F40 callq _Z21__device_stub__arraddPiS_S_i .LBB1_4: movq 8(%rsp), %rsi leaq 32(%rsp), %rdi movl $8000, %edx # imm = 0x1F40 movl $2, %ecx callq hipMemcpy movq 24(%rsp), %rdi callq hipFree movq 16(%rsp), %rdi callq hipFree movq 8(%rsp), %rdi callq hipFree xorl %ebx, %ebx .LBB1_5: # =>This Inner Loop Header: Depth=1 movl 32(%rsp,%rbx,4), %esi movl $.L.str, %edi xorl %eax, %eax callq printf incq %rbx cmpq $2000, %rbx # imm = 0x7D0 jne .LBB1_5 # %bb.6: xorl %eax, %eax addq $24032, %rsp # imm = 0x5DE0 .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z6arraddPiS_S_i, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z6arraddPiS_S_i,@object # @_Z6arraddPiS_S_i .section .rodata,"a",@progbits .globl _Z6arraddPiS_S_i .p2align 3, 0x0 _Z6arraddPiS_S_i: .quad _Z21__device_stub__arraddPiS_S_i .size _Z6arraddPiS_S_i, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "\t%d" .size .L.str, 4 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z6arraddPiS_S_i" .size .L__unnamed_1, 17 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z21__device_stub__arraddPiS_S_i .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z6arraddPiS_S_i .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z6arraddPiS_S_i ; -- Begin function _Z6arraddPiS_S_i .globl _Z6arraddPiS_S_i .p2align 8 .type _Z6arraddPiS_S_i,@function _Z6arraddPiS_S_i: ; @_Z6arraddPiS_S_i ; %bb.0: s_clause 0x2 s_load_b32 s2, s[0:1], 0x2c s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[0:1], s[0:1], 0x10 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[1:2] v_add_co_u32 v2, vcc_lo, s4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s5, v1, vcc_lo v_add_co_u32 v4, vcc_lo, s6, v0 v_add_co_ci_u32_e32 v5, vcc_lo, s7, v1, vcc_lo v_add_co_u32 v0, vcc_lo, s0, v0 global_load_b32 v2, v[2:3], off global_load_b32 v3, v[4:5], off v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo s_waitcnt vmcnt(0) v_add_nc_u32_e32 v2, v3, v2 global_store_b32 v[0:1], v2, off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z6arraddPiS_S_i .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 288 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 6 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z6arraddPiS_S_i, .Lfunc_end0-_Z6arraddPiS_S_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 152 ; NumSgprs: 18 ; NumVgprs: 6 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 6 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: hidden_block_count_x - .offset: 36 .size: 4 .value_kind: hidden_block_count_y - .offset: 40 .size: 4 .value_kind: hidden_block_count_z - .offset: 44 .size: 2 .value_kind: hidden_group_size_x - .offset: 46 .size: 2 .value_kind: hidden_group_size_y - .offset: 48 .size: 2 .value_kind: hidden_group_size_z - .offset: 50 .size: 2 .value_kind: hidden_remainder_x - .offset: 52 .size: 2 .value_kind: hidden_remainder_y - .offset: 54 .size: 2 .value_kind: hidden_remainder_z - .offset: 72 .size: 8 .value_kind: hidden_global_offset_x - .offset: 80 .size: 8 .value_kind: hidden_global_offset_y - .offset: 88 .size: 8 .value_kind: hidden_global_offset_z - .offset: 96 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 288 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z6arraddPiS_S_i .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z6arraddPiS_S_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 6 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
24fc82f133f2406677185d4bd46b7f9c43656c84
// // Created by root on 2020/12/3. // #include "thrust/host_vector.h" #include "thrust/device_vector.h" #include "thrust/reduce.h" #include "thrust/generate.h" #include "thrust/transform.h" #include "math.h" #include "stdio.h" #define N (1 << 20) using namespace thrust::placeholders; int main() { thrust::host_vector<float> h_x(N); thrust::host_vector<float> h_y(N); thrust::generate(h_x.begin(), h_x.end(), rand); thrust::generate(h_y.begin(), h_y.end(), rand); thrust::device_vector<float> d_x = h_x; thrust::device_vector<float> d_y = h_y; thrust::transform(d_x.begin(), d_x.end(), d_x.begin(), _1 / RAND_MAX); // change data value to [0, 1] thrust::transform(d_y.begin(), d_y.end(), d_y.begin(), _1 / RAND_MAX); thrust::device_vector<float> d_inCircle(N); thrust::transform(d_x.begin(), d_x.end(), d_y.begin(), d_inCircle.begin(), (_1 * _1 + _2 * _2) < 1); // first1, last1, first2, result, operation(1 for true, 0 for false if op is judgement) float pi = thrust::reduce(d_inCircle.begin(), d_inCircle.end()) * 4.f / N; // reduce to get the sum of d_inCircle. printf("pi = %f\n", pi); return 0; }
.file "tmpxft_002a27a2_00000000-6_simple.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .section .text._ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi .type _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi, @function _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi: .LFB8225: .cfi_startproc endbr64 movq %rdi, %rdx movl %esi, %eax ret .cfi_endproc .LFE8225: .size _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi, .-_ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi .section .text._ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .type _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi, @function _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi: .LFB8227: .cfi_startproc endbr64 xorl %eax, %eax cmpq %rdi, 8(%rsi) jne .L2 cmpl %edx, (%rsi) sete %al .L2: ret .cfi_endproc .LFE8227: .size _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi, .-_ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv.str1.1,"aMS",@progbits,1 .LC1: .string "generic" .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv .type _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv: .LFB8237: .cfi_startproc endbr64 leaq .LC1(%rip), %rax ret .cfi_endproc .LFE8237: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv.str1.1,"aMS",@progbits,1 .LC2: .string "system" .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv .type _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv: .LFB8242: .cfi_startproc endbr64 leaq .LC2(%rip), %rax ret .cfi_endproc .LFE8242: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev: .LFB8247: .cfi_startproc endbr64 ret .cfi_endproc .LFE8247: .size _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD1Ev,_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev: .LFB8252: .cfi_startproc endbr64 ret .cfi_endproc .LFE8252: .size _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD1Ev,_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev .section .text._ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .type _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE, @function _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE: .LFB8226: .cfi_startproc endbr64 movq (%rdi), %rax pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdx, %rbx call *24(%rax) movq %rdx, %rcx xorl %edx, %edx cmpq %rcx, 8(%rbx) jne .L11 cmpl %eax, (%rbx) sete %dl .L11: movl %edx, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8226: .size _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE, .-_ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv.str1.1,"aMS",@progbits,1 .LC3: .string "cuda" .section .text._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv .type _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv, @function _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv: .LFB8302: .cfi_startproc endbr64 leaq .LC3(%rip), %rax ret .cfi_endproc .LFE8302: .size _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv, .-_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv .section .text._ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev: .LFB8307: .cfi_startproc endbr64 ret .cfi_endproc .LFE8307: .size _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD1Ev,_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev .text .type nvtxDomainRangePop, @function nvtxDomainRangePop: .LFB8459: .cfi_startproc movq 424+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L18 jmp *%rax .L18: movl $-2, %eax ret .cfi_endproc .LFE8459: .size nvtxDomainRangePop, .-nvtxDomainRangePop .section .text.nvtxEtiGetModuleFunctionTable_v3,"axG",@progbits,nvtxEtiGetModuleFunctionTable_v3,comdat .weak nvtxEtiGetModuleFunctionTable_v3 .hidden nvtxEtiGetModuleFunctionTable_v3 .type nvtxEtiGetModuleFunctionTable_v3, @function nvtxEtiGetModuleFunctionTable_v3: .LFB8470: .cfi_startproc endbr64 decl %edi xorl %eax, %eax cmpl $5, %edi ja .L19 leaq .L22(%rip), %rcx movslq (%rcx,%rdi,4), %rax addq %rcx, %rax notrack jmp *%rax .section .rodata.nvtxEtiGetModuleFunctionTable_v3,"aG",@progbits,nvtxEtiGetModuleFunctionTable_v3,comdat .align 4 .align 4 .L22: .long .L27-.L22 .long .L32-.L22 .long .L25-.L22 .long .L24-.L22 .long .L23-.L22 .long .L21-.L22 .section .text.nvtxEtiGetModuleFunctionTable_v3,"axG",@progbits,nvtxEtiGetModuleFunctionTable_v3,comdat .L27: leaq 560+nvtxGlobals_v3(%rip), %rcx jmp .L36 .L25: leaq 776+nvtxGlobals_v3(%rip), %rcx movl $128, %eax jmp .L26 .L24: leaq 904+nvtxGlobals_v3(%rip), %rcx jmp .L37 .L23: leaq 968+nvtxGlobals_v3(%rip), %rcx .L36: movl $136, %eax jmp .L26 .L21: leaq 1104+nvtxGlobals_v3(%rip), %rcx .L37: movl $64, %eax jmp .L26 .L32: leaq 696+nvtxGlobals_v3(%rip), %rcx movl $80, %eax .L26: testq %rdx, %rdx je .L28 shrl $3, %eax decl %eax movl %eax, (%rdx) .L28: testq %rsi, %rsi jne .L29 .L30: movl $1, %eax ret .L29: movq %rcx, (%rsi) jmp .L30 .L19: ret .cfi_endproc .LFE8470: .size nvtxEtiGetModuleFunctionTable_v3, .-nvtxEtiGetModuleFunctionTable_v3 .section .text.nvtxGetExportTable_v3,"axG",@progbits,nvtxGetExportTable_v3,comdat .weak nvtxGetExportTable_v3 .hidden nvtxGetExportTable_v3 .type nvtxGetExportTable_v3, @function nvtxGetExportTable_v3: .LFB8471: .cfi_startproc endbr64 leaq 8+nvtxGlobals_v3(%rip), %rax cmpl $1, %edi je .L38 cmpl $3, %edi leaq 16(%rax), %rax movl $0, %edx cmovne %rdx, %rax .L38: ret .cfi_endproc .LFE8471: .size nvtxGetExportTable_v3, .-nvtxGetExportTable_v3 .section .text.nvtxEtiSetInjectionNvtxVersion_v3,"axG",@progbits,nvtxEtiSetInjectionNvtxVersion_v3,comdat .weak nvtxEtiSetInjectionNvtxVersion_v3 .hidden nvtxEtiSetInjectionNvtxVersion_v3 .type nvtxEtiSetInjectionNvtxVersion_v3, @function nvtxEtiSetInjectionNvtxVersion_v3: .LFB8472: .cfi_startproc endbr64 ret .cfi_endproc .LFE8472: .size nvtxEtiSetInjectionNvtxVersion_v3, .-nvtxEtiSetInjectionNvtxVersion_v3 .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv .type _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv: .LFB9542: .cfi_startproc endbr64 movq 8(%rdi), %rax ret .cfi_endproc .LFE9542: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv .section .text._ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev .type _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev, @function _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev: .LFB12328: .cfi_startproc endbr64 ret .cfi_endproc .LFE12328: .size _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev, .-_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev .weak _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED1Ev .set _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED1Ev,_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev .type _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev: .LFB12445: .cfi_startproc endbr64 ret .cfi_endproc .LFE12445: .size _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED1Ev .set _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED1Ev,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev .section .text._ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_ .type _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_, @function _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_: .LFB12943: .cfi_startproc endbr64 cmpq %rdi, %rsi sete %al ret .cfi_endproc .LFE12943: .size _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_, .-_ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_ .section .text._ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_ .type _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_, @function _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_: .LFB12944: .cfi_startproc endbr64 cmpq %rdi, %rsi sete %al ret .cfi_endproc .LFE12944: .size _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_, .-_ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_ .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev: .LFB8249: .cfi_startproc endbr64 movl $8, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE8249: .size _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev: .LFB8254: .cfi_startproc endbr64 movl $8, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE8254: .size _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev: .LFB8309: .cfi_startproc endbr64 movl $8, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE8309: .size _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev .type _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev, @function _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev: .LFB12330: .cfi_startproc endbr64 movl $16, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE12330: .size _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev, .-_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev .type _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev: .LFB12447: .cfi_startproc endbr64 movl $8, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE12447: .size _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev .section .text._ZN4cuda3__410cuda_errorD2Ev,"axG",@progbits,_ZN4cuda3__410cuda_errorD5Ev,comdat .align 2 .weak _ZN4cuda3__410cuda_errorD2Ev .type _ZN4cuda3__410cuda_errorD2Ev, @function _ZN4cuda3__410cuda_errorD2Ev: .LFB6690: .cfi_startproc endbr64 leaq 16+_ZTVN4cuda3__410cuda_errorE(%rip), %rax movq %rax, (%rdi) jmp _ZNSt13runtime_errorD2Ev@PLT .cfi_endproc .LFE6690: .size _ZN4cuda3__410cuda_errorD2Ev, .-_ZN4cuda3__410cuda_errorD2Ev .weak _ZN4cuda3__410cuda_errorD1Ev .set _ZN4cuda3__410cuda_errorD1Ev,_ZN4cuda3__410cuda_errorD2Ev .section .text._ZN4cuda3__410cuda_errorD0Ev,"axG",@progbits,_ZN4cuda3__410cuda_errorD5Ev,comdat .align 2 .weak _ZN4cuda3__410cuda_errorD0Ev .type _ZN4cuda3__410cuda_errorD0Ev, @function _ZN4cuda3__410cuda_errorD0Ev: .LFB6692: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call _ZN4cuda3__410cuda_errorD1Ev movq 8(%rsp), %rdi movl $16, %esi addq $24, %rsp .cfi_def_cfa_offset 8 jmp _ZdlPvm@PLT .cfi_endproc .LFE6692: .size _ZN4cuda3__410cuda_errorD0Ev, .-_ZN4cuda3__410cuda_errorD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system12system_errorD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev: .LFB8311: .cfi_startproc endbr64 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE(%rip), %rax pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx leaq 32(%rdi), %rdi movq %rax, -32(%rdi) call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZNSt13runtime_errorD2Ev@PLT .cfi_endproc .LFE8311: .size _ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev,_ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system12system_errorD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev: .LFB8313: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev movq 8(%rsp), %rdi movl $64, %esi addq $24, %rsp .cfi_def_cfa_offset 8 jmp _ZdlPvm@PLT .cfi_endproc .LFE8313: .size _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev: .LFB9539: .cfi_startproc endbr64 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE(%rip), %rax pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx leaq 8(%rdi), %rdi movq %rax, -8(%rdi) call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZNSt9bad_allocD2Ev@PLT .cfi_endproc .LFE9539: .size _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev: .LFB9541: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev movq 8(%rsp), %rdi movl $40, %esi addq $24, %rsp .cfi_def_cfa_offset 8 jmp _ZdlPvm@PLT .cfi_endproc .LFE9541: .size _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev .text .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB11198: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE11198: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_4plusIfEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_4plusIfEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB12961: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r8, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %rcx, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rdx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %r9, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L67 subq $80, %rsp .cfi_def_cfa_offset 128 movl $18, %ecx movq %rbx, %rsi movq %rsp, %rdi rep movsl movq (%r14), %rdx movq 0(%r13), %rsi movq (%r12), %rdi call *%rbp addq $80, %rsp .cfi_def_cfa_offset 48 .L67: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE12961: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_4plusIfEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_4plusIfEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfyNS0_4plusIfEEfN4cuda3std3__410__identityEEJS9_SA_ySC_fSG_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfyNS0_4plusIfEEfN4cuda3std3__410__identityEEJS9_SA_ySC_fSG_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB12962: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r9, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %r8, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rcx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rdx, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %rsi, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L70 movss (%r14), %xmm0 movq 0(%r13), %rdx movq (%r12), %rsi movq 0(%rbp), %rdi call *%rbx .L70: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE12962: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfyNS0_4plusIfEEfN4cuda3std3__410__identityEEJS9_SA_ySC_fSG_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfyNS0_4plusIfEEfN4cuda3std3__410__identityEEJS9_SA_ySC_fSG_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPfS5_iNS0_4plusIfEEfN4cuda3std3__410__identityEEJS5_S5_iS7_fSB_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPfS5_iNS0_4plusIfEEfN4cuda3std3__410__identityEEJS5_S5_iS7_fSB_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB12963: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r9, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %r8, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rcx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rdx, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %rsi, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L73 movss (%r14), %xmm0 movl 0(%r13), %edx movq (%r12), %rsi movq 0(%rbp), %rdi call *%rbx .L73: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE12963: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPfS5_iNS0_4plusIfEEfN4cuda3std3__410__identityEEJS5_S5_iS7_fSB_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPfS5_iNS0_4plusIfEEfN4cuda3std3__410__identityEEJS5_S5_iS7_fSB_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_4plusIfEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_4plusIfEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB12964: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r8, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %rcx, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rdx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %r9, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L76 subq $48, %rsp .cfi_def_cfa_offset 96 movl $10, %ecx movq %rbx, %rsi movq %rsp, %rdi rep movsl movl (%r14), %edx movq 0(%r13), %rsi movq (%r12), %rdi call *%rbp addq $48, %rsp .cfi_def_cfa_offset 48 .L76: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE12964: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_4plusIfEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_4plusIfEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfjNS0_4plusIfEEfN4cuda3std3__410__identityEEJS9_SA_jSC_fSG_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfjNS0_4plusIfEEfN4cuda3std3__410__identityEEJS9_SA_jSC_fSG_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB12965: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r9, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %r8, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rcx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rdx, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %rsi, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L79 movss (%r14), %xmm0 movl 0(%r13), %edx movq (%r12), %rsi movq 0(%rbp), %rdi call *%rbx .L79: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE12965: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfjNS0_4plusIfEEfN4cuda3std3__410__identityEEJS9_SA_jSC_fSG_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfjNS0_4plusIfEEfN4cuda3std3__410__identityEEJS9_SA_jSC_fSG_EEE9cudaErrorT_DpRKT0_.isra.0 .section .text._ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfyS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfyS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,comdat .weak _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfyS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .hidden _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfyS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .type _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfyS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, @function _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfyS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_: .LFB11738: .cfi_startproc endbr64 subq $168, %rsp .cfi_def_cfa_offset 176 movq %rdi, 8(%rsp) leaq 48(%rsp), %rcx leaq 56(%rsp), %rdi movq %fs:40, %rax movq %rax, 152(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 24(%rsp) leaq 68(%rsp), %rsi movq %rax, 104(%rsp) leaq 24(%rsp), %rax movq %rax, 112(%rsp) leaq 32(%rsp), %rax movq %rax, 120(%rsp) leaq 7(%rsp), %rax movq %rax, 128(%rsp) leaq 20(%rsp), %rax movq %rax, 136(%rsp) leaq 6(%rsp), %rax movq %rdx, 32(%rsp) leaq 40(%rsp), %rdx movq %rax, 144(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movl $1, 64(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) movss %xmm0, 20(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L81 pushq 48(%rsp) .cfi_def_cfa_offset 184 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfyS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 192 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 184 popq %rdx .cfi_def_cfa_offset 176 .L81: movq 152(%rsp), %rax subq %fs:40, %rax je .L83 call __stack_chk_fail@PLT .L83: addq $168, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11738: .size _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfyS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, .-_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfyS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv.str1.1,"aMS",@progbits,1 .LC4: .string ": " .LC5: .string "basic_string::append" .section .text._ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv .type _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv, @function _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv: .LFB8334: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA8334 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movq %rdi, %rbx subq $56, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax cmpq $0, 40(%rdi) jne .L87 call _ZNKSt13runtime_error4whatEv@PLT leaq 32(%rbx), %r13 movq %rax, %rdi movq %rax, %rbp call strlen@PLT movq 40(%rbx), %rdx movq %rbp, %rcx xorl %esi, %esi movq %rax, %r8 movq %r13, %rdi .LEHB0: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm@PLT cmpl $0, 16(%rbx) je .L87 cmpq $0, 40(%rbx) jne .L89 .L91: movq 24(%rbx), %rsi leaq 8(%rsp), %r12 movl 16(%rbx), %edx movq %r12, %rdi movq (%rsi), %rax call *48(%rax) jmp .L103 .L89: leaq .LC4(%rip), %rsi movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc@PLT .LEHE0: jmp .L91 .L103: movq 16(%rsp), %rdx movq 8(%rsp), %rsi movabsq $4611686018427387903, %rax subq 40(%rbx), %rax cmpq %rdx, %rax jnb .L92 movq 40(%rsp), %rax subq %fs:40, %rax jne .L102 leaq .LC5(%rip), %rdi .LEHB1: call _ZSt20__throw_length_errorPKc@PLT .L92: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm@PLT .LEHE1: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT .L87: movq 32(%rbx), %rbx jmp .L85 .L99: endbr64 movq %rax, %rbp .L94: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbp, %rdi jmp .L95 .L98: endbr64 movq %rax, %rdi .L95: call __cxa_begin_catch@PLT movq %rbx, %rdi call _ZNKSt13runtime_error4whatEv@PLT movq %rax, %rbx call __cxa_end_catch@PLT .L85: movq 40(%rsp), %rax subq %fs:40, %rax je .L97 .L102: call __stack_chk_fail@PLT .L97: addq $56, %rsp .cfi_def_cfa_offset 40 movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8334: .globl __gxx_personality_v0 .section .gcc_except_table._ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,"aG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,comdat .align 4 .LLSDA8334: .byte 0xff .byte 0x9b .uleb128 .LLSDATT8334-.LLSDATTD8334 .LLSDATTD8334: .byte 0x1 .uleb128 .LLSDACSE8334-.LLSDACSB8334 .LLSDACSB8334: .uleb128 .LEHB0-.LFB8334 .uleb128 .LEHE0-.LEHB0 .uleb128 .L98-.LFB8334 .uleb128 0x1 .uleb128 .LEHB1-.LFB8334 .uleb128 .LEHE1-.LEHB1 .uleb128 .L99-.LFB8334 .uleb128 0x3 .LLSDACSE8334: .byte 0x1 .byte 0 .byte 0 .byte 0x7d .align 4 .long 0 .LLSDATT8334: .section .text._ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,comdat .size _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv, .-_ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv .section .text._ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv,"axG",@progbits,_ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv,comdat .weak _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv .hidden _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv .type _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv, @function _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv: .LFB11624: .cfi_startproc endbr64 subq $88, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 72(%rsp) movabsq $4294967297, %rax leaq 8(%rsp), %rcx movq %rsp, %rdx leaq 28(%rsp), %rsi leaq 16(%rsp), %rdi movl $1, 24(%rsp) movl $1, 36(%rsp) movq %rax, 16(%rsp) movq %rax, 28(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L104 pushq 8(%rsp) .cfi_def_cfa_offset 104 leaq _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv(%rip), %rdi pushq 8(%rsp) .cfi_def_cfa_offset 112 movq 44(%rsp), %rcx movl 52(%rsp), %r8d movq 32(%rsp), %rsi movl 40(%rsp), %edx leaq 80(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 104 popq %rdx .cfi_def_cfa_offset 96 .L104: movq 72(%rsp), %rax subq %fs:40, %rax je .L106 call __stack_chk_fail@PLT .L106: addq $88, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11624: .size _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv, .-_ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv .section .text._ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_7dividesIvEEEENSI_INSH_8argumentILj0EEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_7dividesIvEEEENSI_INSH_8argumentILj0EEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_,comdat .weak _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_7dividesIvEEEENSI_INSH_8argumentILj0EEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_ .hidden _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_7dividesIvEEEENSI_INSH_8argumentILj0EEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_ .type _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_7dividesIvEEEENSI_INSH_8argumentILj0EEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_, @function _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_7dividesIvEEEENSI_INSH_8argumentILj0EEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_: .LFB11728: .cfi_startproc endbr64 subq $104, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax movq %rsp, %rax movq %rdi, (%rsp) leaq 16(%rsp), %rcx movq %rax, 72(%rsp) leaq 112(%rsp), %rax leaq 8(%rsp), %rdx movq %rax, 80(%rsp) leaq 36(%rsp), %rsi movabsq $4294967297, %rax leaq 24(%rsp), %rdi movq %rax, 24(%rsp) movl $1, 32(%rsp) movq %rax, 36(%rsp) movl $1, 44(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L108 pushq 16(%rsp) .cfi_def_cfa_offset 120 leaq _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_7dividesIvEEEENSI_INSH_8argumentILj0EEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_(%rip), %rdi pushq 16(%rsp) .cfi_def_cfa_offset 128 movq 52(%rsp), %rcx movl 60(%rsp), %r8d movq 40(%rsp), %rsi movl 48(%rsp), %edx leaq 88(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 120 popq %rdx .cfi_def_cfa_offset 112 .L108: movq 88(%rsp), %rax subq %fs:40, %rax je .L110 call __stack_chk_fail@PLT .L110: addq $104, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11728: .size _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_7dividesIvEEEENSI_INSH_8argumentILj0EEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_, .-_ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_7dividesIvEEEENSI_INSH_8argumentILj0EEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_ .section .text._ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIfEEfEEEEvT0_T1_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIfEEfEEEEvT0_T1_,comdat .weak _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIfEEfEEEEvT0_T1_ .hidden _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIfEEfEEEEvT0_T1_ .type _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIfEEfEEEEvT0_T1_, @function _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIfEEfEEEEvT0_T1_: .LFB11725: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movd %xmm0, %eax movq %rsi, (%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movq %rax, 8(%rsp) leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 16(%rsp), %rax movq %rdi, 16(%rsp) leaq 40(%rsp), %rdi movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movl $1, 48(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L112 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIfEEfEEEEvT0_T1_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L112: movq 104(%rsp), %rax subq %fs:40, %rax je .L114 call __stack_chk_fail@PLT .L114: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11725: .size _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIfEEfEEEEvT0_T1_, .-_ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIfEEfEEEEvT0_T1_ .section .text._ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_SF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_4lessIvEEEENSI_INSJ_IJNSK_INS7_4plusIvEEEENSI_INSJ_IJNSK_INS7_10multipliesIvEEEENSI_INSH_8argumentILj0EEEEESW_EEEEENSI_INSJ_IJST_NSI_INSU_ILj1EEEEES10_EEEEEEEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_SF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_4lessIvEEEENSI_INSJ_IJNSK_INS7_4plusIvEEEENSI_INSJ_IJNSK_INS7_10multipliesIvEEEENSI_INSH_8argumentILj0EEEEESW_EEEEENSI_INSJ_IJST_NSI_INSU_ILj1EEEEES10_EEEEEEEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_,comdat .weak _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_SF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_4lessIvEEEENSI_INSJ_IJNSK_INS7_4plusIvEEEENSI_INSJ_IJNSK_INS7_10multipliesIvEEEENSI_INSH_8argumentILj0EEEEESW_EEEEENSI_INSJ_IJST_NSI_INSU_ILj1EEEEES10_EEEEEEEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_ .hidden _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_SF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_4lessIvEEEENSI_INSJ_IJNSK_INS7_4plusIvEEEENSI_INSJ_IJNSK_INS7_10multipliesIvEEEENSI_INSH_8argumentILj0EEEEESW_EEEEENSI_INSJ_IJST_NSI_INSU_ILj1EEEEES10_EEEEEEEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_ .type _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_SF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_4lessIvEEEENSI_INSJ_IJNSK_INS7_4plusIvEEEENSI_INSJ_IJNSK_INS7_10multipliesIvEEEENSI_INSH_8argumentILj0EEEEESW_EEEEENSI_INSJ_IJST_NSI_INSU_ILj1EEEEES10_EEEEEEEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_, @function _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_SF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_4lessIvEEEENSI_INSJ_IJNSK_INS7_4plusIvEEEENSI_INSJ_IJNSK_INS7_10multipliesIvEEEENSI_INSH_8argumentILj0EEEEESW_EEEEENSI_INSJ_IJST_NSI_INSU_ILj1EEEEES10_EEEEEEEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_: .LFB11730: .cfi_startproc endbr64 subq $104, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax movq %rsp, %rax movq %rdi, (%rsp) leaq 16(%rsp), %rcx movq %rax, 72(%rsp) leaq 112(%rsp), %rax leaq 8(%rsp), %rdx movq %rax, 80(%rsp) leaq 36(%rsp), %rsi movabsq $4294967297, %rax leaq 24(%rsp), %rdi movq %rax, 24(%rsp) movl $1, 32(%rsp) movq %rax, 36(%rsp) movl $1, 44(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L116 pushq 16(%rsp) .cfi_def_cfa_offset 120 leaq _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_SF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_4lessIvEEEENSI_INSJ_IJNSK_INS7_4plusIvEEEENSI_INSJ_IJNSK_INS7_10multipliesIvEEEENSI_INSH_8argumentILj0EEEEESW_EEEEENSI_INSJ_IJST_NSI_INSU_ILj1EEEEES10_EEEEEEEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_(%rip), %rdi pushq 16(%rsp) .cfi_def_cfa_offset 128 movq 52(%rsp), %rcx movl 60(%rsp), %r8d movq 40(%rsp), %rsi movl 48(%rsp), %edx leaq 88(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 120 popq %rdx .cfi_def_cfa_offset 112 .L116: movq 88(%rsp), %rax subq %fs:40, %rax je .L118 call __stack_chk_fail@PLT .L118: addq $104, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11730: .size _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_SF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_4lessIvEEEENSI_INSJ_IJNSK_INS7_4plusIvEEEENSI_INSJ_IJNSK_INS7_10multipliesIvEEEENSI_INSH_8argumentILj0EEEEESW_EEEEENSI_INSJ_IJST_NSI_INSU_ILj1EEEEES10_EEEEEEEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_, .-_ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_SF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_4lessIvEEEENSI_INSJ_IJNSK_INS7_4plusIvEEEENSI_INSJ_IJNSK_INS7_10multipliesIvEEEENSI_INSH_8argumentILj0EEEEESW_EEEEENSI_INSJ_IJST_NSI_INSU_ILj1EEEEES10_EEEEEEEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_ .section .text._ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,comdat .weak _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .hidden _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .type _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, @function _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_: .LFB11737: .cfi_startproc endbr64 subq $168, %rsp .cfi_def_cfa_offset 176 movq %fs:40, %rax movq %rax, 152(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl %edx, 16(%rsp) leaq 48(%rsp), %rcx movq %rax, 104(%rsp) leaq 32(%rsp), %rax leaq 40(%rsp), %rdx movq %rax, 112(%rsp) leaq 16(%rsp), %rax movq %rax, 120(%rsp) leaq 15(%rsp), %rax movq %rax, 128(%rsp) leaq 20(%rsp), %rax movq %rax, 136(%rsp) leaq 14(%rsp), %rax movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rsi, 32(%rsp) leaq 68(%rsp), %rsi movq %rax, 144(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movl $1, 64(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) movss %xmm0, 20(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L120 pushq 48(%rsp) .cfi_def_cfa_offset 184 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 192 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 184 popq %rdx .cfi_def_cfa_offset 176 .L120: movq 152(%rsp), %rax subq %fs:40, %rax je .L122 call __stack_chk_fail@PLT .L122: addq $168, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11737: .size _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, .-_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .section .text._ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_,comdat .weak _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .hidden _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .type _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_, @function _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_: .LFB11736: .cfi_startproc endbr64 subq $168, %rsp .cfi_def_cfa_offset 176 movq %rdi, 8(%rsp) leaq 48(%rsp), %rcx leaq 56(%rsp), %rdi movq %fs:40, %rax movq %rax, 152(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 32(%rsp) leaq 68(%rsp), %rsi movq %rax, 104(%rsp) leaq 32(%rsp), %rax movq %rax, 112(%rsp) leaq 28(%rsp), %rax movq %rax, 120(%rsp) leaq 176(%rsp), %rax movq %rax, 128(%rsp) leaq 7(%rsp), %rax movq %rax, 136(%rsp) leaq 6(%rsp), %rax movl %edx, 28(%rsp) leaq 40(%rsp), %rdx movq %rax, 144(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movl $1, 64(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L124 pushq 48(%rsp) .cfi_def_cfa_offset 184 leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 192 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 184 popq %rdx .cfi_def_cfa_offset 176 .L124: movq 152(%rsp), %rax subq %fs:40, %rax je .L126 call __stack_chk_fail@PLT .L126: addq $168, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11736: .size _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_, .-_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .section .text._ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfjS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfjS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,comdat .weak _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfjS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .hidden _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfjS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .type _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfjS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, @function _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfjS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_: .LFB11734: .cfi_startproc endbr64 subq $168, %rsp .cfi_def_cfa_offset 176 movq %rdi, 8(%rsp) leaq 48(%rsp), %rcx leaq 56(%rsp), %rdi movq %fs:40, %rax movq %rax, 152(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 32(%rsp) leaq 68(%rsp), %rsi movq %rax, 104(%rsp) leaq 32(%rsp), %rax movq %rax, 112(%rsp) leaq 24(%rsp), %rax movq %rax, 120(%rsp) leaq 7(%rsp), %rax movq %rax, 128(%rsp) leaq 28(%rsp), %rax movq %rax, 136(%rsp) leaq 6(%rsp), %rax movl %edx, 24(%rsp) leaq 40(%rsp), %rdx movq %rax, 144(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movl $1, 64(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) movss %xmm0, 28(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L128 pushq 48(%rsp) .cfi_def_cfa_offset 184 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfjS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 192 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 184 popq %rdx .cfi_def_cfa_offset 176 .L128: movq 152(%rsp), %rax subq %fs:40, %rax je .L130 call __stack_chk_fail@PLT .L130: addq $168, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11734: .size _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfjS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, .-_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfjS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .section .text._ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,comdat .weak _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .hidden _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .type _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, @function _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_: .LFB11741: .cfi_startproc endbr64 subq $168, %rsp .cfi_def_cfa_offset 176 movq %fs:40, %rax movq %rax, 152(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl %edx, 16(%rsp) leaq 48(%rsp), %rcx movq %rax, 104(%rsp) leaq 32(%rsp), %rax leaq 40(%rsp), %rdx movq %rax, 112(%rsp) leaq 16(%rsp), %rax movq %rax, 120(%rsp) leaq 15(%rsp), %rax movq %rax, 128(%rsp) leaq 20(%rsp), %rax movq %rax, 136(%rsp) leaq 14(%rsp), %rax movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rsi, 32(%rsp) leaq 68(%rsp), %rsi movq %rax, 144(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movl $1, 64(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) movss %xmm0, 20(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L132 pushq 48(%rsp) .cfi_def_cfa_offset 184 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 192 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 184 popq %rdx .cfi_def_cfa_offset 176 .L132: movq 152(%rsp), %rax subq %fs:40, %rax je .L134 call __stack_chk_fail@PLT .L134: addq $168, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11741: .size _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, .-_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .section .text._ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_,comdat .weak _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .hidden _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .type _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_, @function _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_: .LFB11740: .cfi_startproc endbr64 subq $168, %rsp .cfi_def_cfa_offset 176 movq %rdi, 8(%rsp) leaq 48(%rsp), %rcx leaq 56(%rsp), %rdi movq %fs:40, %rax movq %rax, 152(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 24(%rsp) leaq 68(%rsp), %rsi movq %rax, 104(%rsp) leaq 24(%rsp), %rax movq %rax, 112(%rsp) leaq 32(%rsp), %rax movq %rax, 120(%rsp) leaq 176(%rsp), %rax movq %rax, 128(%rsp) leaq 7(%rsp), %rax movq %rax, 136(%rsp) leaq 6(%rsp), %rax movq %rdx, 32(%rsp) leaq 40(%rsp), %rdx movq %rax, 144(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movl $1, 64(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L136 pushq 48(%rsp) .cfi_def_cfa_offset 184 leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 192 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 184 popq %rdx .cfi_def_cfa_offset 176 .L136: movq 152(%rsp), %rax subq %fs:40, %rax je .L138 call __stack_chk_fail@PLT .L138: addq $168, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11740: .size _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_, .-_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .section .rodata._ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc.str1.1,"aMS",@progbits,1 .LC6: .string "cudaError %d: %s" .section .text.unlikely._ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,"axG",@progbits,_ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,comdat .weak _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .hidden _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .type _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc, @function _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc: .LFB6688: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA6688 endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $288, %rsp .cfi_def_cfa_offset 320 movl %edi, 12(%rsp) movl $16, %edi leaq 24(%rsp), %r12 movq %fs:40, %rax movq %rax, 280(%rsp) xorl %eax, %eax call __cxa_allocate_exception@PLT leaq 24(%rsp), %rdi movl $64, %ecx leaq .LC6(%rip), %r8 movq %rax, %rbx xorl %eax, %eax movl $256, %esi rep stosl pushq %rdx .cfi_def_cfa_offset 328 movl $256, %ecx movl $2, %edx pushq %rbp .cfi_def_cfa_offset 336 movl 28(%rsp), %r9d movq %r12, %rdi call __snprintf_chk@PLT popq %rcx .cfi_def_cfa_offset 328 movq %rbx, %rdi popq %rsi .cfi_def_cfa_offset 320 movq %r12, %rsi call _ZNSt13runtime_errorC2EPKc@PLT leaq 16+_ZTVN4cuda3__410cuda_errorE(%rip), %rax movq %rax, (%rbx) movq 280(%rsp), %rax subq %fs:40, %rax je .L141 call __stack_chk_fail@PLT .L141: leaq _ZN4cuda3__410cuda_errorD1Ev(%rip), %rdx leaq _ZTIN4cuda3__410cuda_errorE(%rip), %rsi movq %rbx, %rdi .LEHB2: call __cxa_throw@PLT .LEHE2: .cfi_endproc .LFE6688: .section .gcc_except_table._ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,"aG",@progbits,_ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,comdat .LLSDA6688: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE6688-.LLSDACSB6688 .LLSDACSB6688: .uleb128 .LEHB2-.LFB6688 .uleb128 .LEHE2-.LEHB2 .uleb128 0 .uleb128 0 .LLSDACSE6688: .section .text.unlikely._ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,"axG",@progbits,_ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,comdat .size _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc, .-_ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .section .rodata._ZN4cuda3__423__ensure_current_deviceD2Ev.str1.1,"aMS",@progbits,1 .LC7: .string "Failed to set device" .section .text._ZN4cuda3__423__ensure_current_deviceD2Ev,"axG",@progbits,_ZN4cuda3__423__ensure_current_deviceD5Ev,comdat .align 2 .weak _ZN4cuda3__423__ensure_current_deviceD2Ev .type _ZN4cuda3__423__ensure_current_deviceD2Ev, @function _ZN4cuda3__423__ensure_current_deviceD2Ev: .LFB6697: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA6697 endbr64 movl 4(%rdi), %eax cmpl (%rdi), %eax je .L150 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl %eax, %edi call cudaSetDevice@PLT movl %eax, %ebx testl %eax, %eax je .L144 call cudaGetLastError@PLT leaq .LC7(%rip), %rsi movl %ebx, %edi call _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .L144: popq %rbx .cfi_def_cfa_offset 8 ret .L150: .cfi_restore 3 ret .cfi_endproc .LFE6697: .section .gcc_except_table._ZN4cuda3__423__ensure_current_deviceD2Ev,"aG",@progbits,_ZN4cuda3__423__ensure_current_deviceD5Ev,comdat .LLSDA6697: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE6697-.LLSDACSB6697 .LLSDACSB6697: .LLSDACSE6697: .section .text._ZN4cuda3__423__ensure_current_deviceD2Ev,"axG",@progbits,_ZN4cuda3__423__ensure_current_deviceD5Ev,comdat .size _ZN4cuda3__423__ensure_current_deviceD2Ev, .-_ZN4cuda3__423__ensure_current_deviceD2Ev .weak _ZN4cuda3__423__ensure_current_deviceD1Ev .set _ZN4cuda3__423__ensure_current_deviceD1Ev,_ZN4cuda3__423__ensure_current_deviceD2Ev .section .text._ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st,"axG",@progbits,_ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st,comdat .weak _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st .type _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st, @function _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st: .LFB6934: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 call cudaStreamSynchronize@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L156 testl %eax, %eax jne .L153 .L156: movl %ebx, %eax .L153: popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6934: .size _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st, .-_ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st .section .text._ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv,comdat .weak _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv .type _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv, @function _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv: .LFB8245: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 leaq _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result(%rip), %rbx pushq %rcx .cfi_def_cfa_offset 32 movb _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result(%rip), %al testb %al, %al jne .L163 leaq _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L163 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE(%rip), %rax leaq _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD1Ev(%rip), %rdi movq %rbx, %rsi leaq __dso_handle(%rip), %rdx movq %rax, _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result(%rip) call __cxa_atexit@PLT movq %rbp, %rdi call __cxa_guard_release@PLT .L163: movq %rbx, %rax popq %rdx .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8245: .size _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv, .-_ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei .type _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei: .LFB8243: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx subq $32, %rsp .cfi_def_cfa_offset 48 movl %edx, 12(%rsp) movq %fs:40, %rax movq %rax, 24(%rsp) xorl %eax, %eax call _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv movl 12(%rsp), %edx movq %rbx, %rdi movq %rax, %rsi movq (%rax), %rax call *48(%rax) movq 24(%rsp), %rax subq %fs:40, %rax je .L170 call __stack_chk_fail@PLT .L170: addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8243: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei .section .text._ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv,comdat .weak _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv .type _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv, @function _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv: .LFB8250: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 leaq _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result(%rip), %rbx pushq %rcx .cfi_def_cfa_offset 32 movb _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result(%rip), %al testb %al, %al jne .L174 leaq _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L174 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE(%rip), %rax leaq _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD1Ev(%rip), %rdi movq %rbx, %rsi leaq __dso_handle(%rip), %rdx movq %rax, _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result(%rip) call __cxa_atexit@PLT movq %rbp, %rdi call __cxa_guard_release@PLT .L174: movq %rbx, %rax popq %rdx .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8250: .size _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv, .-_ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv .section .text._ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE,comdat .weak _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE .type _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE, @function _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE: .LFB8295: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl %edi, %ebx call _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv movq %rax, %rdx movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8295: .size _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE, .-_ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi .type _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi: .LFB8244: .cfi_startproc endbr64 leal -9901(%rsi), %eax pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl %esi, %ebx cmpl $78, %eax ja .L183 leaq .L185(%rip), %rdx movslq (%rdx,%rax,4), %rax addq %rdx, %rax notrack jmp *%rax .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,"aG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,comdat .align 4 .align 4 .L185: .long .L262-.L185 .long .L261-.L185 .long .L260-.L185 .long .L259-.L185 .long .L258-.L185 .long .L257-.L185 .long .L256-.L185 .long .L255-.L185 .long .L254-.L185 .long .L253-.L185 .long .L252-.L185 .long .L251-.L185 .long .L250-.L185 .long .L249-.L185 .long .L248-.L185 .long .L247-.L185 .long .L246-.L185 .long .L245-.L185 .long .L244-.L185 .long .L243-.L185 .long .L242-.L185 .long .L241-.L185 .long .L240-.L185 .long .L239-.L185 .long .L238-.L185 .long .L237-.L185 .long .L236-.L185 .long .L235-.L185 .long .L234-.L185 .long .L233-.L185 .long .L232-.L185 .long .L231-.L185 .long .L230-.L185 .long .L229-.L185 .long .L228-.L185 .long .L227-.L185 .long .L183-.L185 .long .L226-.L185 .long .L225-.L185 .long .L224-.L185 .long .L223-.L185 .long .L222-.L185 .long .L221-.L185 .long .L220-.L185 .long .L219-.L185 .long .L218-.L185 .long .L217-.L185 .long .L216-.L185 .long .L215-.L185 .long .L214-.L185 .long .L213-.L185 .long .L212-.L185 .long .L211-.L185 .long .L210-.L185 .long .L209-.L185 .long .L208-.L185 .long .L207-.L185 .long .L206-.L185 .long .L205-.L185 .long .L204-.L185 .long .L203-.L185 .long .L202-.L185 .long .L201-.L185 .long .L200-.L185 .long .L199-.L185 .long .L198-.L185 .long .L197-.L185 .long .L196-.L185 .long .L195-.L185 .long .L194-.L185 .long .L193-.L185 .long .L192-.L185 .long .L191-.L185 .long .L190-.L185 .long .L189-.L185 .long .L188-.L185 .long .L187-.L185 .long .L186-.L185 .long .L184-.L185 .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,comdat .L262: movl $9901, %edi jmp .L264 .L261: movl $9902, %edi jmp .L264 .L260: movl $9903, %edi jmp .L264 .L259: movl $9904, %edi jmp .L264 .L218: movl $9946, %edi jmp .L264 .L217: movl $9947, %edi jmp .L264 .L216: movl $9948, %edi jmp .L264 .L215: movl $9949, %edi jmp .L264 .L258: movl $9905, %edi jmp .L264 .L214: movl $9950, %edi jmp .L264 .L257: movl $9906, %edi jmp .L264 .L256: movl $9907, %edi jmp .L264 .L255: movl $9908, %edi jmp .L264 .L254: movl $9909, %edi jmp .L264 .L213: movl $9951, %edi jmp .L264 .L253: movl $9910, %edi jmp .L264 .L212: movl $9952, %edi jmp .L264 .L211: movl $9953, %edi jmp .L264 .L210: movl $9954, %edi jmp .L264 .L209: movl $9955, %edi jmp .L264 .L208: movl $9956, %edi jmp .L264 .L207: movl $9957, %edi jmp .L264 .L222: movl $9942, %edi jmp .L264 .L252: movl $9911, %edi jmp .L264 .L251: movl $9912, %edi jmp .L264 .L219: movl $9945, %edi jmp .L264 .L206: movl $9958, %edi jmp .L264 .L205: movl $9959, %edi jmp .L264 .L221: movl $9943, %edi jmp .L264 .L204: movl $9960, %edi jmp .L264 .L203: movl $9961, %edi jmp .L264 .L202: movl $9962, %edi jmp .L264 .L250: movl $9913, %edi jmp .L264 .L249: movl $9914, %edi jmp .L264 .L248: movl $9915, %edi jmp .L264 .L247: movl $9916, %edi jmp .L264 .L246: movl $9917, %edi jmp .L264 .L201: movl $9963, %edi jmp .L264 .L245: movl $9918, %edi jmp .L264 .L200: movl $9964, %edi jmp .L264 .L244: movl $9919, %edi jmp .L264 .L243: movl $9920, %edi jmp .L264 .L242: movl $9921, %edi jmp .L264 .L199: movl $9965, %edi jmp .L264 .L241: movl $9922, %edi jmp .L264 .L198: movl $9966, %edi jmp .L264 .L197: movl $9967, %edi jmp .L264 .L196: movl $9968, %edi jmp .L264 .L195: movl $9969, %edi jmp .L264 .L194: movl $9970, %edi jmp .L264 .L240: movl $9923, %edi jmp .L264 .L239: movl $9924, %edi jmp .L264 .L238: movl $9925, %edi jmp .L264 .L193: movl $9971, %edi jmp .L264 .L237: movl $9926, %edi jmp .L264 .L236: movl $9927, %edi jmp .L264 .L235: movl $9928, %edi jmp .L264 .L192: movl $9972, %edi jmp .L264 .L234: movl $9929, %edi jmp .L264 .L233: movl $9930, %edi jmp .L264 .L232: movl $9931, %edi jmp .L264 .L191: movl $9973, %edi jmp .L264 .L231: movl $9932, %edi jmp .L264 .L230: movl $9933, %edi jmp .L264 .L190: movl $9974, %edi jmp .L264 .L189: movl $9975, %edi jmp .L264 .L188: movl $9976, %edi jmp .L264 .L220: movl $9944, %edi jmp .L264 .L229: movl $9934, %edi jmp .L264 .L228: movl $9935, %edi jmp .L264 .L227: movl $9936, %edi jmp .L264 .L226: movl $9938, %edi jmp .L264 .L187: movl $9977, %edi jmp .L264 .L186: movl $9978, %edi jmp .L264 .L184: movl $9979, %edi jmp .L264 .L225: movl $9939, %edi jmp .L264 .L224: movl $9940, %edi jmp .L264 .L223: movl $9941, %edi .L264: popq %rbx .cfi_remember_state .cfi_def_cfa_offset 8 jmp _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE .L183: .cfi_restore_state call _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv movq %rax, %rdx movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8244: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi .section .text._ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv,comdat .weak _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv .type _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv, @function _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv: .LFB8305: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 leaq _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result(%rip), %rbx pushq %rcx .cfi_def_cfa_offset 32 movb _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result(%rip), %al testb %al, %al jne .L267 leaq _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L267 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE(%rip), %rax leaq _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD1Ev(%rip), %rdi movq %rbx, %rsi leaq __dso_handle(%rip), %rdx movq %rax, _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result(%rip) call __cxa_atexit@PLT movq %rbp, %rdi call __cxa_guard_release@PLT .L267: movq %rbx, %rax popq %rdx .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8305: .size _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv, .-_ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv .section .text._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi .type _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi, @function _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi: .LFB8304: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl %esi, %ebx cmpl $998, %esi jg .L274 call _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv movq %rax, %rdx movl %ebx, %eax popq %rbx .cfi_remember_state .cfi_def_cfa_offset 8 ret .L274: .cfi_restore_state call _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv movl %ebx, %esi popq %rbx .cfi_def_cfa_offset 8 movq %rax, %rdi movq (%rax), %rax movq 24(%rax), %rax jmp *%rax .cfi_endproc .LFE8304: .size _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi, .-_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,comdat .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc: .LFB8349: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA8349 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 movq %rsi, %r13 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movl %edi, %ebp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 pushq %rcx .cfi_def_cfa_offset 48 .LEHB3: call cudaGetLastError@PLT .LEHE3: testl %ebp, %ebp je .L278 movl $64, %edi call __cxa_allocate_exception@PLT movq %rax, %rbx call _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv movq %r13, %rsi movq %rbx, %rdi movq %rax, %r12 .LEHB4: call _ZNSt13runtime_errorC2EPKc@PLT .LEHE4: leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE(%rip), %rax xorl %edx, %edx movl %ebp, 16(%rbx) movq %rbx, %rdi movq %rax, (%rbx) leaq 48(%rbx), %rax leaq _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE(%rip), %rsi movq %rdx, 40(%rbx) leaq _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev(%rip), %rdx movq %r12, 24(%rbx) movq %rax, 32(%rbx) movb $0, 48(%rbx) .LEHB5: call __cxa_throw@PLT .L281: endbr64 movq %rax, %rbp .L280: movq %rbx, %rdi call __cxa_free_exception@PLT movq %rbp, %rdi call _Unwind_Resume@PLT .LEHE5: .L278: popq %rax .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8349: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,comdat .LLSDA8349: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE8349-.LLSDACSB8349 .LLSDACSB8349: .uleb128 .LEHB3-.LFB8349 .uleb128 .LEHE3-.LEHB3 .uleb128 0 .uleb128 0 .uleb128 .LEHB4-.LFB8349 .uleb128 .LEHE4-.LEHB4 .uleb128 .L281-.LFB8349 .uleb128 0 .uleb128 .LEHB5-.LFB8349 .uleb128 .LEHE5-.LEHB5 .uleb128 0 .uleb128 0 .LLSDACSE8349: .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,comdat .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .section .rodata._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm.str1.1,"aMS",@progbits,1 .LC8: .string "CUDA free failed" .section .text._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm .type _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm, @function _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm: .LFB12533: .cfi_startproc endbr64 pushq %rcx .cfi_def_cfa_offset 16 movq %rsi, %rdi call cudaFree@PLT testl %eax, %eax je .L283 movl %eax, %edi leaq .LC8(%rip), %rsi popq %rdx .cfi_remember_state .cfi_def_cfa_offset 8 jmp _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .L283: .cfi_restore_state popq %rax .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12533: .size _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm, .-_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm .section .text._ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm .type _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm, @function _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm: .LFB12451: .cfi_startproc endbr64 movq 8(%rdi), %rdi jmp _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm .cfi_endproc .LFE12451: .size _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm, .-_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm .section .text.nvtxSetInitFunctionsToNoops_v3,"axG",@progbits,nvtxSetInitFunctionsToNoops_v3,comdat .weak nvtxSetInitFunctionsToNoops_v3 .hidden nvtxSetInitFunctionsToNoops_v3 .type nvtxSetInitFunctionsToNoops_v3, @function nvtxSetInitFunctionsToNoops_v3: .LFB8537: .cfi_startproc endbr64 testl %edi, %edi leaq nvtxMarkEx_impl_init_v3(%rip), %rdx setne %al cmpq %rdx, 48+nvtxGlobals_v3(%rip) je .L416 testb %al, %al je .L288 .L416: xorl %r10d, %r10d movq %r10, 48+nvtxGlobals_v3(%rip) .L288: leaq nvtxMarkA_impl_init_v3(%rip), %rdx cmpq %rdx, 56+nvtxGlobals_v3(%rip) je .L417 testb %al, %al je .L290 .L417: xorl %r9d, %r9d movq %r9, 56+nvtxGlobals_v3(%rip) .L290: leaq nvtxMarkW_impl_init_v3(%rip), %rdx cmpq %rdx, 64+nvtxGlobals_v3(%rip) je .L418 testb %al, %al je .L292 .L418: xorl %r8d, %r8d movq %r8, 64+nvtxGlobals_v3(%rip) .L292: leaq nvtxRangeStartEx_impl_init_v3(%rip), %rdx cmpq %rdx, 72+nvtxGlobals_v3(%rip) je .L419 testb %al, %al je .L294 .L419: xorl %edi, %edi movq %rdi, 72+nvtxGlobals_v3(%rip) .L294: leaq nvtxRangeStartA_impl_init_v3(%rip), %rdx cmpq %rdx, 80+nvtxGlobals_v3(%rip) je .L420 testb %al, %al je .L296 .L420: xorl %esi, %esi movq %rsi, 80+nvtxGlobals_v3(%rip) .L296: leaq nvtxRangeStartW_impl_init_v3(%rip), %rdx cmpq %rdx, 88+nvtxGlobals_v3(%rip) je .L421 testb %al, %al je .L298 .L421: xorl %ecx, %ecx movq %rcx, 88+nvtxGlobals_v3(%rip) .L298: leaq nvtxRangeEnd_impl_init_v3(%rip), %rdx cmpq %rdx, 96+nvtxGlobals_v3(%rip) je .L422 testb %al, %al je .L300 .L422: xorl %edx, %edx movq %rdx, 96+nvtxGlobals_v3(%rip) .L300: leaq nvtxRangePushEx_impl_init_v3(%rip), %rdx cmpq %rdx, 104+nvtxGlobals_v3(%rip) je .L423 testb %al, %al je .L302 .L423: xorl %r11d, %r11d movq %r11, 104+nvtxGlobals_v3(%rip) .L302: leaq nvtxRangePushA_impl_init_v3(%rip), %rdx cmpq %rdx, 112+nvtxGlobals_v3(%rip) je .L424 testb %al, %al je .L304 .L424: xorl %r10d, %r10d movq %r10, 112+nvtxGlobals_v3(%rip) .L304: leaq nvtxRangePushW_impl_init_v3(%rip), %rdx cmpq %rdx, 120+nvtxGlobals_v3(%rip) je .L425 testb %al, %al je .L306 .L425: xorl %r9d, %r9d movq %r9, 120+nvtxGlobals_v3(%rip) .L306: leaq nvtxRangePop_impl_init_v3(%rip), %rdx cmpq %rdx, 128+nvtxGlobals_v3(%rip) je .L426 testb %al, %al je .L308 .L426: xorl %r8d, %r8d movq %r8, 128+nvtxGlobals_v3(%rip) .L308: leaq nvtxNameCategoryA_impl_init_v3(%rip), %rdx cmpq %rdx, 136+nvtxGlobals_v3(%rip) je .L427 testb %al, %al je .L310 .L427: xorl %edi, %edi movq %rdi, 136+nvtxGlobals_v3(%rip) .L310: leaq nvtxNameCategoryW_impl_init_v3(%rip), %rdx cmpq %rdx, 144+nvtxGlobals_v3(%rip) je .L428 testb %al, %al je .L312 .L428: xorl %esi, %esi movq %rsi, 144+nvtxGlobals_v3(%rip) .L312: leaq nvtxNameOsThreadA_impl_init_v3(%rip), %rdx cmpq %rdx, 152+nvtxGlobals_v3(%rip) je .L429 testb %al, %al je .L314 .L429: xorl %ecx, %ecx movq %rcx, 152+nvtxGlobals_v3(%rip) .L314: leaq nvtxNameOsThreadW_impl_init_v3(%rip), %rdx cmpq %rdx, 160+nvtxGlobals_v3(%rip) je .L430 testb %al, %al je .L316 .L430: xorl %edx, %edx movq %rdx, 160+nvtxGlobals_v3(%rip) .L316: leaq nvtxNameCuDeviceA_impl_init_v3(%rip), %rdx cmpq %rdx, 168+nvtxGlobals_v3(%rip) je .L431 testb %al, %al je .L318 .L431: xorl %r11d, %r11d movq %r11, 168+nvtxGlobals_v3(%rip) .L318: leaq nvtxNameCuDeviceW_impl_init_v3(%rip), %rdx cmpq %rdx, 176+nvtxGlobals_v3(%rip) je .L432 testb %al, %al je .L320 .L432: xorl %r10d, %r10d movq %r10, 176+nvtxGlobals_v3(%rip) .L320: leaq nvtxNameCuContextA_impl_init_v3(%rip), %rdx cmpq %rdx, 184+nvtxGlobals_v3(%rip) je .L433 testb %al, %al je .L322 .L433: xorl %r9d, %r9d movq %r9, 184+nvtxGlobals_v3(%rip) .L322: leaq nvtxNameCuContextW_impl_init_v3(%rip), %rdx cmpq %rdx, 192+nvtxGlobals_v3(%rip) je .L434 testb %al, %al je .L324 .L434: xorl %r8d, %r8d movq %r8, 192+nvtxGlobals_v3(%rip) .L324: leaq nvtxNameCuStreamA_impl_init_v3(%rip), %rdx cmpq %rdx, 200+nvtxGlobals_v3(%rip) je .L435 testb %al, %al je .L326 .L435: xorl %edi, %edi movq %rdi, 200+nvtxGlobals_v3(%rip) .L326: leaq nvtxNameCuStreamW_impl_init_v3(%rip), %rdx cmpq %rdx, 208+nvtxGlobals_v3(%rip) je .L436 testb %al, %al je .L328 .L436: xorl %esi, %esi movq %rsi, 208+nvtxGlobals_v3(%rip) .L328: leaq nvtxNameCuEventA_impl_init_v3(%rip), %rdx cmpq %rdx, 216+nvtxGlobals_v3(%rip) je .L437 testb %al, %al je .L330 .L437: xorl %ecx, %ecx movq %rcx, 216+nvtxGlobals_v3(%rip) .L330: leaq nvtxNameCuEventW_impl_init_v3(%rip), %rdx cmpq %rdx, 224+nvtxGlobals_v3(%rip) je .L438 testb %al, %al je .L332 .L438: xorl %edx, %edx movq %rdx, 224+nvtxGlobals_v3(%rip) .L332: leaq nvtxNameClDeviceA_impl_init_v3(%rip), %rdx cmpq %rdx, 232+nvtxGlobals_v3(%rip) je .L439 testb %al, %al je .L334 .L439: xorl %r11d, %r11d movq %r11, 232+nvtxGlobals_v3(%rip) .L334: leaq nvtxNameClDeviceW_impl_init_v3(%rip), %rdx cmpq %rdx, 240+nvtxGlobals_v3(%rip) je .L440 testb %al, %al je .L336 .L440: xorl %r10d, %r10d movq %r10, 240+nvtxGlobals_v3(%rip) .L336: leaq nvtxNameClContextA_impl_init_v3(%rip), %rdx cmpq %rdx, 248+nvtxGlobals_v3(%rip) je .L441 testb %al, %al je .L338 .L441: xorl %r9d, %r9d movq %r9, 248+nvtxGlobals_v3(%rip) .L338: leaq nvtxNameClContextW_impl_init_v3(%rip), %rdx cmpq %rdx, 256+nvtxGlobals_v3(%rip) je .L442 testb %al, %al je .L340 .L442: xorl %r8d, %r8d movq %r8, 256+nvtxGlobals_v3(%rip) .L340: leaq nvtxNameClCommandQueueA_impl_init_v3(%rip), %rdx cmpq %rdx, 264+nvtxGlobals_v3(%rip) je .L443 testb %al, %al je .L342 .L443: xorl %edi, %edi movq %rdi, 264+nvtxGlobals_v3(%rip) .L342: leaq nvtxNameClCommandQueueW_impl_init_v3(%rip), %rdx cmpq %rdx, 272+nvtxGlobals_v3(%rip) je .L444 testb %al, %al je .L344 .L444: xorl %esi, %esi movq %rsi, 272+nvtxGlobals_v3(%rip) .L344: leaq nvtxNameClMemObjectA_impl_init_v3(%rip), %rdx cmpq %rdx, 280+nvtxGlobals_v3(%rip) je .L445 testb %al, %al je .L346 .L445: xorl %ecx, %ecx movq %rcx, 280+nvtxGlobals_v3(%rip) .L346: leaq nvtxNameClMemObjectW_impl_init_v3(%rip), %rdx cmpq %rdx, 288+nvtxGlobals_v3(%rip) je .L446 testb %al, %al je .L348 .L446: xorl %edx, %edx movq %rdx, 288+nvtxGlobals_v3(%rip) .L348: leaq nvtxNameClSamplerA_impl_init_v3(%rip), %rdx cmpq %rdx, 296+nvtxGlobals_v3(%rip) je .L447 testb %al, %al je .L350 .L447: xorl %r11d, %r11d movq %r11, 296+nvtxGlobals_v3(%rip) .L350: leaq nvtxNameClSamplerW_impl_init_v3(%rip), %rdx cmpq %rdx, 304+nvtxGlobals_v3(%rip) je .L448 testb %al, %al je .L352 .L448: xorl %r10d, %r10d movq %r10, 304+nvtxGlobals_v3(%rip) .L352: leaq nvtxNameClProgramA_impl_init_v3(%rip), %rdx cmpq %rdx, 312+nvtxGlobals_v3(%rip) je .L449 testb %al, %al je .L354 .L449: xorl %r9d, %r9d movq %r9, 312+nvtxGlobals_v3(%rip) .L354: leaq nvtxNameClProgramW_impl_init_v3(%rip), %rdx cmpq %rdx, 320+nvtxGlobals_v3(%rip) je .L450 testb %al, %al je .L356 .L450: xorl %r8d, %r8d movq %r8, 320+nvtxGlobals_v3(%rip) .L356: leaq nvtxNameClEventA_impl_init_v3(%rip), %rdx cmpq %rdx, 328+nvtxGlobals_v3(%rip) je .L451 testb %al, %al je .L358 .L451: xorl %edi, %edi movq %rdi, 328+nvtxGlobals_v3(%rip) .L358: leaq nvtxNameClEventW_impl_init_v3(%rip), %rdx cmpq %rdx, 336+nvtxGlobals_v3(%rip) je .L452 testb %al, %al je .L360 .L452: xorl %esi, %esi movq %rsi, 336+nvtxGlobals_v3(%rip) .L360: leaq nvtxNameCudaDeviceA_impl_init_v3(%rip), %rdx cmpq %rdx, 344+nvtxGlobals_v3(%rip) je .L453 testb %al, %al je .L362 .L453: xorl %ecx, %ecx movq %rcx, 344+nvtxGlobals_v3(%rip) .L362: leaq nvtxNameCudaDeviceW_impl_init_v3(%rip), %rdx cmpq %rdx, 352+nvtxGlobals_v3(%rip) je .L454 testb %al, %al je .L364 .L454: xorl %edx, %edx movq %rdx, 352+nvtxGlobals_v3(%rip) .L364: leaq nvtxNameCudaStreamA_impl_init_v3(%rip), %rdx cmpq %rdx, 360+nvtxGlobals_v3(%rip) je .L455 testb %al, %al je .L366 .L455: xorl %r11d, %r11d movq %r11, 360+nvtxGlobals_v3(%rip) .L366: leaq nvtxNameCudaStreamW_impl_init_v3(%rip), %rdx cmpq %rdx, 368+nvtxGlobals_v3(%rip) je .L456 testb %al, %al je .L368 .L456: xorl %r10d, %r10d movq %r10, 368+nvtxGlobals_v3(%rip) .L368: leaq nvtxNameCudaEventA_impl_init_v3(%rip), %rdx cmpq %rdx, 376+nvtxGlobals_v3(%rip) je .L457 testb %al, %al je .L370 .L457: xorl %r9d, %r9d movq %r9, 376+nvtxGlobals_v3(%rip) .L370: leaq nvtxNameCudaEventW_impl_init_v3(%rip), %rdx cmpq %rdx, 384+nvtxGlobals_v3(%rip) je .L458 testb %al, %al je .L372 .L458: xorl %r8d, %r8d movq %r8, 384+nvtxGlobals_v3(%rip) .L372: leaq nvtxDomainMarkEx_impl_init_v3(%rip), %rdx cmpq %rdx, 392+nvtxGlobals_v3(%rip) je .L459 testb %al, %al je .L374 .L459: xorl %edi, %edi movq %rdi, 392+nvtxGlobals_v3(%rip) .L374: leaq nvtxDomainRangeStartEx_impl_init_v3(%rip), %rdx cmpq %rdx, 400+nvtxGlobals_v3(%rip) je .L460 testb %al, %al je .L376 .L460: xorl %esi, %esi movq %rsi, 400+nvtxGlobals_v3(%rip) .L376: leaq nvtxDomainRangeEnd_impl_init_v3(%rip), %rdx cmpq %rdx, 408+nvtxGlobals_v3(%rip) je .L461 testb %al, %al je .L378 .L461: xorl %ecx, %ecx movq %rcx, 408+nvtxGlobals_v3(%rip) .L378: leaq nvtxDomainRangePushEx_impl_init_v3(%rip), %rdx cmpq %rdx, 416+nvtxGlobals_v3(%rip) je .L462 testb %al, %al je .L380 .L462: xorl %edx, %edx movq %rdx, 416+nvtxGlobals_v3(%rip) .L380: leaq nvtxDomainRangePop_impl_init_v3(%rip), %rdx cmpq %rdx, 424+nvtxGlobals_v3(%rip) je .L463 testb %al, %al je .L382 .L463: xorl %r11d, %r11d movq %r11, 424+nvtxGlobals_v3(%rip) .L382: leaq nvtxDomainResourceCreate_impl_init_v3(%rip), %rdx cmpq %rdx, 432+nvtxGlobals_v3(%rip) je .L464 testb %al, %al je .L384 .L464: xorl %r10d, %r10d movq %r10, 432+nvtxGlobals_v3(%rip) .L384: leaq nvtxDomainResourceDestroy_impl_init_v3(%rip), %rdx cmpq %rdx, 440+nvtxGlobals_v3(%rip) je .L465 testb %al, %al je .L386 .L465: xorl %r9d, %r9d movq %r9, 440+nvtxGlobals_v3(%rip) .L386: leaq nvtxDomainNameCategoryA_impl_init_v3(%rip), %rdx cmpq %rdx, 448+nvtxGlobals_v3(%rip) je .L466 testb %al, %al je .L388 .L466: xorl %r8d, %r8d movq %r8, 448+nvtxGlobals_v3(%rip) .L388: leaq nvtxDomainNameCategoryW_impl_init_v3(%rip), %rdx cmpq %rdx, 456+nvtxGlobals_v3(%rip) je .L467 testb %al, %al je .L390 .L467: xorl %edi, %edi movq %rdi, 456+nvtxGlobals_v3(%rip) .L390: leaq nvtxDomainRegisterStringA_impl_init_v3(%rip), %rdx cmpq %rdx, 464+nvtxGlobals_v3(%rip) je .L468 testb %al, %al je .L392 .L468: xorl %esi, %esi movq %rsi, 464+nvtxGlobals_v3(%rip) .L392: leaq nvtxDomainRegisterStringW_impl_init_v3(%rip), %rdx cmpq %rdx, 472+nvtxGlobals_v3(%rip) je .L469 testb %al, %al je .L394 .L469: xorl %ecx, %ecx movq %rcx, 472+nvtxGlobals_v3(%rip) .L394: leaq nvtxDomainCreateA_impl_init_v3(%rip), %rdx cmpq %rdx, 480+nvtxGlobals_v3(%rip) je .L470 testb %al, %al je .L396 .L470: xorl %edx, %edx movq %rdx, 480+nvtxGlobals_v3(%rip) .L396: leaq nvtxDomainCreateW_impl_init_v3(%rip), %rdx cmpq %rdx, 488+nvtxGlobals_v3(%rip) je .L471 testb %al, %al je .L398 .L471: xorl %r11d, %r11d movq %r11, 488+nvtxGlobals_v3(%rip) .L398: leaq nvtxDomainDestroy_impl_init_v3(%rip), %rdx cmpq %rdx, 496+nvtxGlobals_v3(%rip) je .L472 testb %al, %al je .L400 .L472: xorl %r10d, %r10d movq %r10, 496+nvtxGlobals_v3(%rip) .L400: leaq nvtxInitialize_impl_init_v3(%rip), %rdx cmpq %rdx, 504+nvtxGlobals_v3(%rip) je .L473 testb %al, %al je .L402 .L473: xorl %r9d, %r9d movq %r9, 504+nvtxGlobals_v3(%rip) .L402: leaq nvtxDomainSyncUserCreate_impl_init_v3(%rip), %rdx cmpq %rdx, 512+nvtxGlobals_v3(%rip) je .L474 testb %al, %al je .L404 .L474: xorl %r8d, %r8d movq %r8, 512+nvtxGlobals_v3(%rip) .L404: leaq nvtxDomainSyncUserDestroy_impl_init_v3(%rip), %rdx cmpq %rdx, 520+nvtxGlobals_v3(%rip) je .L475 testb %al, %al je .L406 .L475: xorl %edi, %edi movq %rdi, 520+nvtxGlobals_v3(%rip) .L406: leaq nvtxDomainSyncUserAcquireStart_impl_init_v3(%rip), %rdx cmpq %rdx, 528+nvtxGlobals_v3(%rip) je .L476 testb %al, %al je .L408 .L476: xorl %esi, %esi movq %rsi, 528+nvtxGlobals_v3(%rip) .L408: leaq nvtxDomainSyncUserAcquireFailed_impl_init_v3(%rip), %rdx cmpq %rdx, 536+nvtxGlobals_v3(%rip) je .L477 testb %al, %al je .L410 .L477: xorl %ecx, %ecx movq %rcx, 536+nvtxGlobals_v3(%rip) .L410: leaq nvtxDomainSyncUserAcquireSuccess_impl_init_v3(%rip), %rdx cmpq %rdx, 544+nvtxGlobals_v3(%rip) je .L478 testb %al, %al je .L412 .L478: xorl %edx, %edx movq %rdx, 544+nvtxGlobals_v3(%rip) .L412: leaq nvtxDomainSyncUserReleasing_impl_init_v3(%rip), %rdx cmpq %rdx, 552+nvtxGlobals_v3(%rip) je .L479 testb %al, %al je .L287 .L479: xorl %eax, %eax movq %rax, 552+nvtxGlobals_v3(%rip) .L287: ret .cfi_endproc .LFE8537: .size nvtxSetInitFunctionsToNoops_v3, .-nvtxSetInitFunctionsToNoops_v3 .section .rodata.nvtxInitializeInjectionLibrary_v3.str1.1,"aMS",@progbits,1 .LC9: .string "NVTX_INJECTION64_PATH" .LC10: .string "InitializeInjectionNvtx2" .section .text.nvtxInitializeInjectionLibrary_v3,"axG",@progbits,nvtxInitializeInjectionLibrary_v3,comdat .weak nvtxInitializeInjectionLibrary_v3 .hidden nvtxInitializeInjectionLibrary_v3 .type nvtxInitializeInjectionLibrary_v3, @function nvtxInitializeInjectionLibrary_v3: .LFB8538: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq .LC9(%rip), %rdi call getenv@PLT movq %rax, %rbx testq %rax, %rax je .L673 movl $1, %esi movq %rax, %rdi call dlopen@PLT movl $4, %edx movq %rax, %rbx testq %rax, %rax je .L672 leaq .LC10(%rip), %rsi movq %rax, %rdi call dlsym@PLT testq %rax, %rax jne .L675 movq %rbx, %rdi call dlclose@PLT movl $5, %edx jmp .L672 .L673: movq InitializeInjectionNvtx2_fnptr(%rip), %rax movl $7, %edx testq %rax, %rax je .L672 .L675: leaq nvtxGetExportTable_v3(%rip), %rdi call *%rax xorl %edx, %edx testl %eax, %eax jne .L672 testq %rbx, %rbx je .L676 movq %rbx, %rdi call dlclose@PLT .L676: movl $6, %edx .L672: movl %edx, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8538: .size nvtxInitializeInjectionLibrary_v3, .-nvtxInitializeInjectionLibrary_v3 .section .text.nvtxInitOnce_v3,"axG",@progbits,nvtxInitOnce_v3,comdat .weak nvtxInitOnce_v3 .hidden nvtxInitOnce_v3 .type nvtxInitOnce_v3, @function nvtxInitOnce_v3: .LFB8539: .cfi_startproc endbr64 movl nvtxGlobals_v3(%rip), %eax cmpl $2, %eax je .L692 pushq %rdx .cfi_def_cfa_offset 16 movl $1, %eax xorl %edx, %edx mfence lock cmpxchgl %edx, nvtxGlobals_v3(%rip) testl %eax, %eax jne .L695 call nvtxInitializeInjectionLibrary_v3 xorl %edi, %edi testl %eax, %eax setne %dil call nvtxSetInitFunctionsToNoops_v3 movl $2, %eax mfence xchgl nvtxGlobals_v3(%rip), %eax jmp .L684 .L695: mfence movl nvtxGlobals_v3(%rip), %eax cmpl $2, %eax je .L684 call sched_yield@PLT jmp .L695 .L684: popq %rax .cfi_def_cfa_offset 8 ret .L692: ret .cfi_endproc .LFE8539: .size nvtxInitOnce_v3, .-nvtxInitOnce_v3 .section .text.nvtxDomainSyncUserReleasing_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserReleasing_impl_init_v3,comdat .weak nvtxDomainSyncUserReleasing_impl_init_v3 .hidden nvtxDomainSyncUserReleasing_impl_init_v3 .type nvtxDomainSyncUserReleasing_impl_init_v3, @function nvtxDomainSyncUserReleasing_impl_init_v3: .LFB8536: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 552+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L696 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L696: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8536: .size nvtxDomainSyncUserReleasing_impl_init_v3, .-nvtxDomainSyncUserReleasing_impl_init_v3 .section .text.nvtxDomainSyncUserAcquireSuccess_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserAcquireSuccess_impl_init_v3,comdat .weak nvtxDomainSyncUserAcquireSuccess_impl_init_v3 .hidden nvtxDomainSyncUserAcquireSuccess_impl_init_v3 .type nvtxDomainSyncUserAcquireSuccess_impl_init_v3, @function nvtxDomainSyncUserAcquireSuccess_impl_init_v3: .LFB8535: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 544+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L699 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L699: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8535: .size nvtxDomainSyncUserAcquireSuccess_impl_init_v3, .-nvtxDomainSyncUserAcquireSuccess_impl_init_v3 .section .text.nvtxDomainSyncUserAcquireFailed_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserAcquireFailed_impl_init_v3,comdat .weak nvtxDomainSyncUserAcquireFailed_impl_init_v3 .hidden nvtxDomainSyncUserAcquireFailed_impl_init_v3 .type nvtxDomainSyncUserAcquireFailed_impl_init_v3, @function nvtxDomainSyncUserAcquireFailed_impl_init_v3: .LFB8534: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 536+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L702 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L702: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8534: .size nvtxDomainSyncUserAcquireFailed_impl_init_v3, .-nvtxDomainSyncUserAcquireFailed_impl_init_v3 .section .text.nvtxDomainSyncUserAcquireStart_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserAcquireStart_impl_init_v3,comdat .weak nvtxDomainSyncUserAcquireStart_impl_init_v3 .hidden nvtxDomainSyncUserAcquireStart_impl_init_v3 .type nvtxDomainSyncUserAcquireStart_impl_init_v3, @function nvtxDomainSyncUserAcquireStart_impl_init_v3: .LFB8533: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 528+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L705 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L705: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8533: .size nvtxDomainSyncUserAcquireStart_impl_init_v3, .-nvtxDomainSyncUserAcquireStart_impl_init_v3 .section .text.nvtxDomainSyncUserDestroy_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserDestroy_impl_init_v3,comdat .weak nvtxDomainSyncUserDestroy_impl_init_v3 .hidden nvtxDomainSyncUserDestroy_impl_init_v3 .type nvtxDomainSyncUserDestroy_impl_init_v3, @function nvtxDomainSyncUserDestroy_impl_init_v3: .LFB8532: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 520+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L708 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L708: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8532: .size nvtxDomainSyncUserDestroy_impl_init_v3, .-nvtxDomainSyncUserDestroy_impl_init_v3 .section .text.nvtxDomainSyncUserCreate_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserCreate_impl_init_v3,comdat .weak nvtxDomainSyncUserCreate_impl_init_v3 .hidden nvtxDomainSyncUserCreate_impl_init_v3 .type nvtxDomainSyncUserCreate_impl_init_v3, @function nvtxDomainSyncUserCreate_impl_init_v3: .LFB8531: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 512+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L712 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L712: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8531: .size nvtxDomainSyncUserCreate_impl_init_v3, .-nvtxDomainSyncUserCreate_impl_init_v3 .section .text.nvtxInitialize_impl_init_v3,"axG",@progbits,nvtxInitialize_impl_init_v3,comdat .weak nvtxInitialize_impl_init_v3 .hidden nvtxInitialize_impl_init_v3 .type nvtxInitialize_impl_init_v3, @function nvtxInitialize_impl_init_v3: .LFB8502: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 504+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L714 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L714: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8502: .size nvtxInitialize_impl_init_v3, .-nvtxInitialize_impl_init_v3 .section .text.nvtxDomainDestroy_impl_init_v3,"axG",@progbits,nvtxDomainDestroy_impl_init_v3,comdat .weak nvtxDomainDestroy_impl_init_v3 .hidden nvtxDomainDestroy_impl_init_v3 .type nvtxDomainDestroy_impl_init_v3, @function nvtxDomainDestroy_impl_init_v3: .LFB8501: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 496+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L717 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L717: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8501: .size nvtxDomainDestroy_impl_init_v3, .-nvtxDomainDestroy_impl_init_v3 .section .text.nvtxDomainCreateW_impl_init_v3,"axG",@progbits,nvtxDomainCreateW_impl_init_v3,comdat .weak nvtxDomainCreateW_impl_init_v3 .hidden nvtxDomainCreateW_impl_init_v3 .type nvtxDomainCreateW_impl_init_v3, @function nvtxDomainCreateW_impl_init_v3: .LFB8500: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 488+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L721 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L721: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8500: .size nvtxDomainCreateW_impl_init_v3, .-nvtxDomainCreateW_impl_init_v3 .section .text.nvtxDomainCreateA_impl_init_v3,"axG",@progbits,nvtxDomainCreateA_impl_init_v3,comdat .weak nvtxDomainCreateA_impl_init_v3 .hidden nvtxDomainCreateA_impl_init_v3 .type nvtxDomainCreateA_impl_init_v3, @function nvtxDomainCreateA_impl_init_v3: .LFB8499: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 480+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L724 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L724: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8499: .size nvtxDomainCreateA_impl_init_v3, .-nvtxDomainCreateA_impl_init_v3 .section .text.nvtxDomainRegisterStringW_impl_init_v3,"axG",@progbits,nvtxDomainRegisterStringW_impl_init_v3,comdat .weak nvtxDomainRegisterStringW_impl_init_v3 .hidden nvtxDomainRegisterStringW_impl_init_v3 .type nvtxDomainRegisterStringW_impl_init_v3, @function nvtxDomainRegisterStringW_impl_init_v3: .LFB8498: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 472+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L727 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L727: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8498: .size nvtxDomainRegisterStringW_impl_init_v3, .-nvtxDomainRegisterStringW_impl_init_v3 .section .text.nvtxDomainRegisterStringA_impl_init_v3,"axG",@progbits,nvtxDomainRegisterStringA_impl_init_v3,comdat .weak nvtxDomainRegisterStringA_impl_init_v3 .hidden nvtxDomainRegisterStringA_impl_init_v3 .type nvtxDomainRegisterStringA_impl_init_v3, @function nvtxDomainRegisterStringA_impl_init_v3: .LFB8497: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 464+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L730 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L730: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8497: .size nvtxDomainRegisterStringA_impl_init_v3, .-nvtxDomainRegisterStringA_impl_init_v3 .section .text.nvtxDomainNameCategoryW_impl_init_v3,"axG",@progbits,nvtxDomainNameCategoryW_impl_init_v3,comdat .weak nvtxDomainNameCategoryW_impl_init_v3 .hidden nvtxDomainNameCategoryW_impl_init_v3 .type nvtxDomainNameCategoryW_impl_init_v3, @function nvtxDomainNameCategoryW_impl_init_v3: .LFB8496: .cfi_startproc endbr64 subq $40, %rsp .cfi_def_cfa_offset 48 movq %rdi, 24(%rsp) movl %esi, 20(%rsp) movq %rdx, 8(%rsp) call nvtxInitOnce_v3 movq 456+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L732 movq 8(%rsp), %rdx movl 20(%rsp), %esi movq 24(%rsp), %rdi addq $40, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L732: .cfi_restore_state addq $40, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8496: .size nvtxDomainNameCategoryW_impl_init_v3, .-nvtxDomainNameCategoryW_impl_init_v3 .section .text.nvtxDomainNameCategoryA_impl_init_v3,"axG",@progbits,nvtxDomainNameCategoryA_impl_init_v3,comdat .weak nvtxDomainNameCategoryA_impl_init_v3 .hidden nvtxDomainNameCategoryA_impl_init_v3 .type nvtxDomainNameCategoryA_impl_init_v3, @function nvtxDomainNameCategoryA_impl_init_v3: .LFB8495: .cfi_startproc endbr64 subq $40, %rsp .cfi_def_cfa_offset 48 movq %rdi, 24(%rsp) movl %esi, 20(%rsp) movq %rdx, 8(%rsp) call nvtxInitOnce_v3 movq 448+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L735 movq 8(%rsp), %rdx movl 20(%rsp), %esi movq 24(%rsp), %rdi addq $40, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L735: .cfi_restore_state addq $40, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8495: .size nvtxDomainNameCategoryA_impl_init_v3, .-nvtxDomainNameCategoryA_impl_init_v3 .section .text.nvtxDomainResourceDestroy_impl_init_v3,"axG",@progbits,nvtxDomainResourceDestroy_impl_init_v3,comdat .weak nvtxDomainResourceDestroy_impl_init_v3 .hidden nvtxDomainResourceDestroy_impl_init_v3 .type nvtxDomainResourceDestroy_impl_init_v3, @function nvtxDomainResourceDestroy_impl_init_v3: .LFB8494: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 440+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L738 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L738: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8494: .size nvtxDomainResourceDestroy_impl_init_v3, .-nvtxDomainResourceDestroy_impl_init_v3 .section .text.nvtxDomainResourceCreate_impl_init_v3,"axG",@progbits,nvtxDomainResourceCreate_impl_init_v3,comdat .weak nvtxDomainResourceCreate_impl_init_v3 .hidden nvtxDomainResourceCreate_impl_init_v3 .type nvtxDomainResourceCreate_impl_init_v3, @function nvtxDomainResourceCreate_impl_init_v3: .LFB8493: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 432+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L742 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L742: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8493: .size nvtxDomainResourceCreate_impl_init_v3, .-nvtxDomainResourceCreate_impl_init_v3 .section .text.nvtxDomainRangePop_impl_init_v3,"axG",@progbits,nvtxDomainRangePop_impl_init_v3,comdat .weak nvtxDomainRangePop_impl_init_v3 .hidden nvtxDomainRangePop_impl_init_v3 .type nvtxDomainRangePop_impl_init_v3, @function nvtxDomainRangePop_impl_init_v3: .LFB8492: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 8(%rsp), %rdi addq $24, %rsp .cfi_def_cfa_offset 8 jmp nvtxDomainRangePop .cfi_endproc .LFE8492: .size nvtxDomainRangePop_impl_init_v3, .-nvtxDomainRangePop_impl_init_v3 .section .text.nvtxDomainRangePushEx_impl_init_v3,"axG",@progbits,nvtxDomainRangePushEx_impl_init_v3,comdat .weak nvtxDomainRangePushEx_impl_init_v3 .hidden nvtxDomainRangePushEx_impl_init_v3 .type nvtxDomainRangePushEx_impl_init_v3, @function nvtxDomainRangePushEx_impl_init_v3: .LFB8491: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 416+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L747 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L747: .cfi_restore_state movl $-2, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8491: .size nvtxDomainRangePushEx_impl_init_v3, .-nvtxDomainRangePushEx_impl_init_v3 .section .text.nvtxDomainRangeEnd_impl_init_v3,"axG",@progbits,nvtxDomainRangeEnd_impl_init_v3,comdat .weak nvtxDomainRangeEnd_impl_init_v3 .hidden nvtxDomainRangeEnd_impl_init_v3 .type nvtxDomainRangeEnd_impl_init_v3, @function nvtxDomainRangeEnd_impl_init_v3: .LFB8490: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 408+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L749 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L749: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8490: .size nvtxDomainRangeEnd_impl_init_v3, .-nvtxDomainRangeEnd_impl_init_v3 .section .text.nvtxDomainRangeStartEx_impl_init_v3,"axG",@progbits,nvtxDomainRangeStartEx_impl_init_v3,comdat .weak nvtxDomainRangeStartEx_impl_init_v3 .hidden nvtxDomainRangeStartEx_impl_init_v3 .type nvtxDomainRangeStartEx_impl_init_v3, @function nvtxDomainRangeStartEx_impl_init_v3: .LFB8489: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 400+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L753 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L753: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8489: .size nvtxDomainRangeStartEx_impl_init_v3, .-nvtxDomainRangeStartEx_impl_init_v3 .section .text.nvtxDomainMarkEx_impl_init_v3,"axG",@progbits,nvtxDomainMarkEx_impl_init_v3,comdat .weak nvtxDomainMarkEx_impl_init_v3 .hidden nvtxDomainMarkEx_impl_init_v3 .type nvtxDomainMarkEx_impl_init_v3, @function nvtxDomainMarkEx_impl_init_v3: .LFB8488: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 392+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L755 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L755: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8488: .size nvtxDomainMarkEx_impl_init_v3, .-nvtxDomainMarkEx_impl_init_v3 .section .text.nvtxNameCudaEventW_impl_init_v3,"axG",@progbits,nvtxNameCudaEventW_impl_init_v3,comdat .weak nvtxNameCudaEventW_impl_init_v3 .hidden nvtxNameCudaEventW_impl_init_v3 .type nvtxNameCudaEventW_impl_init_v3, @function nvtxNameCudaEventW_impl_init_v3: .LFB8516: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 384+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L758 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L758: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8516: .size nvtxNameCudaEventW_impl_init_v3, .-nvtxNameCudaEventW_impl_init_v3 .section .text.nvtxNameCudaEventA_impl_init_v3,"axG",@progbits,nvtxNameCudaEventA_impl_init_v3,comdat .weak nvtxNameCudaEventA_impl_init_v3 .hidden nvtxNameCudaEventA_impl_init_v3 .type nvtxNameCudaEventA_impl_init_v3, @function nvtxNameCudaEventA_impl_init_v3: .LFB8515: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 376+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L761 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L761: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8515: .size nvtxNameCudaEventA_impl_init_v3, .-nvtxNameCudaEventA_impl_init_v3 .section .text.nvtxNameCudaStreamW_impl_init_v3,"axG",@progbits,nvtxNameCudaStreamW_impl_init_v3,comdat .weak nvtxNameCudaStreamW_impl_init_v3 .hidden nvtxNameCudaStreamW_impl_init_v3 .type nvtxNameCudaStreamW_impl_init_v3, @function nvtxNameCudaStreamW_impl_init_v3: .LFB8514: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 368+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L764 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L764: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8514: .size nvtxNameCudaStreamW_impl_init_v3, .-nvtxNameCudaStreamW_impl_init_v3 .section .text.nvtxNameCudaStreamA_impl_init_v3,"axG",@progbits,nvtxNameCudaStreamA_impl_init_v3,comdat .weak nvtxNameCudaStreamA_impl_init_v3 .hidden nvtxNameCudaStreamA_impl_init_v3 .type nvtxNameCudaStreamA_impl_init_v3, @function nvtxNameCudaStreamA_impl_init_v3: .LFB8513: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 360+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L767 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L767: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8513: .size nvtxNameCudaStreamA_impl_init_v3, .-nvtxNameCudaStreamA_impl_init_v3 .section .text.nvtxNameCudaDeviceW_impl_init_v3,"axG",@progbits,nvtxNameCudaDeviceW_impl_init_v3,comdat .weak nvtxNameCudaDeviceW_impl_init_v3 .hidden nvtxNameCudaDeviceW_impl_init_v3 .type nvtxNameCudaDeviceW_impl_init_v3, @function nvtxNameCudaDeviceW_impl_init_v3: .LFB8512: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 352+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L770 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L770: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8512: .size nvtxNameCudaDeviceW_impl_init_v3, .-nvtxNameCudaDeviceW_impl_init_v3 .section .text.nvtxNameCudaDeviceA_impl_init_v3,"axG",@progbits,nvtxNameCudaDeviceA_impl_init_v3,comdat .weak nvtxNameCudaDeviceA_impl_init_v3 .hidden nvtxNameCudaDeviceA_impl_init_v3 .type nvtxNameCudaDeviceA_impl_init_v3, @function nvtxNameCudaDeviceA_impl_init_v3: .LFB8511: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 344+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L773 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L773: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8511: .size nvtxNameCudaDeviceA_impl_init_v3, .-nvtxNameCudaDeviceA_impl_init_v3 .section .text.nvtxNameClEventW_impl_init_v3,"axG",@progbits,nvtxNameClEventW_impl_init_v3,comdat .weak nvtxNameClEventW_impl_init_v3 .hidden nvtxNameClEventW_impl_init_v3 .type nvtxNameClEventW_impl_init_v3, @function nvtxNameClEventW_impl_init_v3: .LFB8530: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 336+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L776 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L776: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8530: .size nvtxNameClEventW_impl_init_v3, .-nvtxNameClEventW_impl_init_v3 .section .text.nvtxNameClEventA_impl_init_v3,"axG",@progbits,nvtxNameClEventA_impl_init_v3,comdat .weak nvtxNameClEventA_impl_init_v3 .hidden nvtxNameClEventA_impl_init_v3 .type nvtxNameClEventA_impl_init_v3, @function nvtxNameClEventA_impl_init_v3: .LFB8529: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 328+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L779 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L779: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8529: .size nvtxNameClEventA_impl_init_v3, .-nvtxNameClEventA_impl_init_v3 .section .text.nvtxNameClProgramW_impl_init_v3,"axG",@progbits,nvtxNameClProgramW_impl_init_v3,comdat .weak nvtxNameClProgramW_impl_init_v3 .hidden nvtxNameClProgramW_impl_init_v3 .type nvtxNameClProgramW_impl_init_v3, @function nvtxNameClProgramW_impl_init_v3: .LFB8528: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 320+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L782 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L782: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8528: .size nvtxNameClProgramW_impl_init_v3, .-nvtxNameClProgramW_impl_init_v3 .section .text.nvtxNameClProgramA_impl_init_v3,"axG",@progbits,nvtxNameClProgramA_impl_init_v3,comdat .weak nvtxNameClProgramA_impl_init_v3 .hidden nvtxNameClProgramA_impl_init_v3 .type nvtxNameClProgramA_impl_init_v3, @function nvtxNameClProgramA_impl_init_v3: .LFB8527: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 312+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L785 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L785: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8527: .size nvtxNameClProgramA_impl_init_v3, .-nvtxNameClProgramA_impl_init_v3 .section .text.nvtxNameClSamplerW_impl_init_v3,"axG",@progbits,nvtxNameClSamplerW_impl_init_v3,comdat .weak nvtxNameClSamplerW_impl_init_v3 .hidden nvtxNameClSamplerW_impl_init_v3 .type nvtxNameClSamplerW_impl_init_v3, @function nvtxNameClSamplerW_impl_init_v3: .LFB8526: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 304+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L788 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L788: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8526: .size nvtxNameClSamplerW_impl_init_v3, .-nvtxNameClSamplerW_impl_init_v3 .section .text.nvtxNameClSamplerA_impl_init_v3,"axG",@progbits,nvtxNameClSamplerA_impl_init_v3,comdat .weak nvtxNameClSamplerA_impl_init_v3 .hidden nvtxNameClSamplerA_impl_init_v3 .type nvtxNameClSamplerA_impl_init_v3, @function nvtxNameClSamplerA_impl_init_v3: .LFB8525: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 296+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L791 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L791: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8525: .size nvtxNameClSamplerA_impl_init_v3, .-nvtxNameClSamplerA_impl_init_v3 .section .text.nvtxNameClMemObjectW_impl_init_v3,"axG",@progbits,nvtxNameClMemObjectW_impl_init_v3,comdat .weak nvtxNameClMemObjectW_impl_init_v3 .hidden nvtxNameClMemObjectW_impl_init_v3 .type nvtxNameClMemObjectW_impl_init_v3, @function nvtxNameClMemObjectW_impl_init_v3: .LFB8524: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 288+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L794 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L794: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8524: .size nvtxNameClMemObjectW_impl_init_v3, .-nvtxNameClMemObjectW_impl_init_v3 .section .text.nvtxNameClMemObjectA_impl_init_v3,"axG",@progbits,nvtxNameClMemObjectA_impl_init_v3,comdat .weak nvtxNameClMemObjectA_impl_init_v3 .hidden nvtxNameClMemObjectA_impl_init_v3 .type nvtxNameClMemObjectA_impl_init_v3, @function nvtxNameClMemObjectA_impl_init_v3: .LFB8523: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 280+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L797 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L797: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8523: .size nvtxNameClMemObjectA_impl_init_v3, .-nvtxNameClMemObjectA_impl_init_v3 .section .text.nvtxNameClCommandQueueW_impl_init_v3,"axG",@progbits,nvtxNameClCommandQueueW_impl_init_v3,comdat .weak nvtxNameClCommandQueueW_impl_init_v3 .hidden nvtxNameClCommandQueueW_impl_init_v3 .type nvtxNameClCommandQueueW_impl_init_v3, @function nvtxNameClCommandQueueW_impl_init_v3: .LFB8522: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 272+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L800 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L800: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8522: .size nvtxNameClCommandQueueW_impl_init_v3, .-nvtxNameClCommandQueueW_impl_init_v3 .section .text.nvtxNameClCommandQueueA_impl_init_v3,"axG",@progbits,nvtxNameClCommandQueueA_impl_init_v3,comdat .weak nvtxNameClCommandQueueA_impl_init_v3 .hidden nvtxNameClCommandQueueA_impl_init_v3 .type nvtxNameClCommandQueueA_impl_init_v3, @function nvtxNameClCommandQueueA_impl_init_v3: .LFB8521: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 264+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L803 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L803: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8521: .size nvtxNameClCommandQueueA_impl_init_v3, .-nvtxNameClCommandQueueA_impl_init_v3 .section .text.nvtxNameClContextW_impl_init_v3,"axG",@progbits,nvtxNameClContextW_impl_init_v3,comdat .weak nvtxNameClContextW_impl_init_v3 .hidden nvtxNameClContextW_impl_init_v3 .type nvtxNameClContextW_impl_init_v3, @function nvtxNameClContextW_impl_init_v3: .LFB8520: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 256+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L806 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L806: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8520: .size nvtxNameClContextW_impl_init_v3, .-nvtxNameClContextW_impl_init_v3 .section .text.nvtxNameClContextA_impl_init_v3,"axG",@progbits,nvtxNameClContextA_impl_init_v3,comdat .weak nvtxNameClContextA_impl_init_v3 .hidden nvtxNameClContextA_impl_init_v3 .type nvtxNameClContextA_impl_init_v3, @function nvtxNameClContextA_impl_init_v3: .LFB8519: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 248+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L809 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L809: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8519: .size nvtxNameClContextA_impl_init_v3, .-nvtxNameClContextA_impl_init_v3 .section .text.nvtxNameClDeviceW_impl_init_v3,"axG",@progbits,nvtxNameClDeviceW_impl_init_v3,comdat .weak nvtxNameClDeviceW_impl_init_v3 .hidden nvtxNameClDeviceW_impl_init_v3 .type nvtxNameClDeviceW_impl_init_v3, @function nvtxNameClDeviceW_impl_init_v3: .LFB8518: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 240+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L812 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L812: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8518: .size nvtxNameClDeviceW_impl_init_v3, .-nvtxNameClDeviceW_impl_init_v3 .section .text.nvtxNameClDeviceA_impl_init_v3,"axG",@progbits,nvtxNameClDeviceA_impl_init_v3,comdat .weak nvtxNameClDeviceA_impl_init_v3 .hidden nvtxNameClDeviceA_impl_init_v3 .type nvtxNameClDeviceA_impl_init_v3, @function nvtxNameClDeviceA_impl_init_v3: .LFB8517: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 232+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L815 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L815: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8517: .size nvtxNameClDeviceA_impl_init_v3, .-nvtxNameClDeviceA_impl_init_v3 .section .text.nvtxNameCuEventW_impl_init_v3,"axG",@progbits,nvtxNameCuEventW_impl_init_v3,comdat .weak nvtxNameCuEventW_impl_init_v3 .hidden nvtxNameCuEventW_impl_init_v3 .type nvtxNameCuEventW_impl_init_v3, @function nvtxNameCuEventW_impl_init_v3: .LFB8510: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 224+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L818 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L818: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8510: .size nvtxNameCuEventW_impl_init_v3, .-nvtxNameCuEventW_impl_init_v3 .section .text.nvtxNameCuEventA_impl_init_v3,"axG",@progbits,nvtxNameCuEventA_impl_init_v3,comdat .weak nvtxNameCuEventA_impl_init_v3 .hidden nvtxNameCuEventA_impl_init_v3 .type nvtxNameCuEventA_impl_init_v3, @function nvtxNameCuEventA_impl_init_v3: .LFB8509: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 216+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L821 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L821: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8509: .size nvtxNameCuEventA_impl_init_v3, .-nvtxNameCuEventA_impl_init_v3 .section .text.nvtxNameCuStreamW_impl_init_v3,"axG",@progbits,nvtxNameCuStreamW_impl_init_v3,comdat .weak nvtxNameCuStreamW_impl_init_v3 .hidden nvtxNameCuStreamW_impl_init_v3 .type nvtxNameCuStreamW_impl_init_v3, @function nvtxNameCuStreamW_impl_init_v3: .LFB8508: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 208+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L824 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L824: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8508: .size nvtxNameCuStreamW_impl_init_v3, .-nvtxNameCuStreamW_impl_init_v3 .section .text.nvtxNameCuStreamA_impl_init_v3,"axG",@progbits,nvtxNameCuStreamA_impl_init_v3,comdat .weak nvtxNameCuStreamA_impl_init_v3 .hidden nvtxNameCuStreamA_impl_init_v3 .type nvtxNameCuStreamA_impl_init_v3, @function nvtxNameCuStreamA_impl_init_v3: .LFB8507: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 200+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L827 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L827: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8507: .size nvtxNameCuStreamA_impl_init_v3, .-nvtxNameCuStreamA_impl_init_v3 .section .text.nvtxNameCuContextW_impl_init_v3,"axG",@progbits,nvtxNameCuContextW_impl_init_v3,comdat .weak nvtxNameCuContextW_impl_init_v3 .hidden nvtxNameCuContextW_impl_init_v3 .type nvtxNameCuContextW_impl_init_v3, @function nvtxNameCuContextW_impl_init_v3: .LFB8506: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 192+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L830 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L830: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8506: .size nvtxNameCuContextW_impl_init_v3, .-nvtxNameCuContextW_impl_init_v3 .section .text.nvtxNameCuContextA_impl_init_v3,"axG",@progbits,nvtxNameCuContextA_impl_init_v3,comdat .weak nvtxNameCuContextA_impl_init_v3 .hidden nvtxNameCuContextA_impl_init_v3 .type nvtxNameCuContextA_impl_init_v3, @function nvtxNameCuContextA_impl_init_v3: .LFB8505: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 184+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L833 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L833: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8505: .size nvtxNameCuContextA_impl_init_v3, .-nvtxNameCuContextA_impl_init_v3 .section .text.nvtxNameCuDeviceW_impl_init_v3,"axG",@progbits,nvtxNameCuDeviceW_impl_init_v3,comdat .weak nvtxNameCuDeviceW_impl_init_v3 .hidden nvtxNameCuDeviceW_impl_init_v3 .type nvtxNameCuDeviceW_impl_init_v3, @function nvtxNameCuDeviceW_impl_init_v3: .LFB8504: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 176+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L836 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L836: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8504: .size nvtxNameCuDeviceW_impl_init_v3, .-nvtxNameCuDeviceW_impl_init_v3 .section .text.nvtxNameCuDeviceA_impl_init_v3,"axG",@progbits,nvtxNameCuDeviceA_impl_init_v3,comdat .weak nvtxNameCuDeviceA_impl_init_v3 .hidden nvtxNameCuDeviceA_impl_init_v3 .type nvtxNameCuDeviceA_impl_init_v3, @function nvtxNameCuDeviceA_impl_init_v3: .LFB8503: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 168+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L839 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L839: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8503: .size nvtxNameCuDeviceA_impl_init_v3, .-nvtxNameCuDeviceA_impl_init_v3 .section .text.nvtxNameOsThreadW_impl_init_v3,"axG",@progbits,nvtxNameOsThreadW_impl_init_v3,comdat .weak nvtxNameOsThreadW_impl_init_v3 .hidden nvtxNameOsThreadW_impl_init_v3 .type nvtxNameOsThreadW_impl_init_v3, @function nvtxNameOsThreadW_impl_init_v3: .LFB8487: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 160+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L842 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L842: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8487: .size nvtxNameOsThreadW_impl_init_v3, .-nvtxNameOsThreadW_impl_init_v3 .section .text.nvtxNameOsThreadA_impl_init_v3,"axG",@progbits,nvtxNameOsThreadA_impl_init_v3,comdat .weak nvtxNameOsThreadA_impl_init_v3 .hidden nvtxNameOsThreadA_impl_init_v3 .type nvtxNameOsThreadA_impl_init_v3, @function nvtxNameOsThreadA_impl_init_v3: .LFB8486: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 152+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L845 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L845: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8486: .size nvtxNameOsThreadA_impl_init_v3, .-nvtxNameOsThreadA_impl_init_v3 .section .text.nvtxNameCategoryW_impl_init_v3,"axG",@progbits,nvtxNameCategoryW_impl_init_v3,comdat .weak nvtxNameCategoryW_impl_init_v3 .hidden nvtxNameCategoryW_impl_init_v3 .type nvtxNameCategoryW_impl_init_v3, @function nvtxNameCategoryW_impl_init_v3: .LFB8485: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 144+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L848 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L848: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8485: .size nvtxNameCategoryW_impl_init_v3, .-nvtxNameCategoryW_impl_init_v3 .section .text.nvtxNameCategoryA_impl_init_v3,"axG",@progbits,nvtxNameCategoryA_impl_init_v3,comdat .weak nvtxNameCategoryA_impl_init_v3 .hidden nvtxNameCategoryA_impl_init_v3 .type nvtxNameCategoryA_impl_init_v3, @function nvtxNameCategoryA_impl_init_v3: .LFB8484: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 136+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L851 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L851: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8484: .size nvtxNameCategoryA_impl_init_v3, .-nvtxNameCategoryA_impl_init_v3 .section .text.nvtxRangePop_impl_init_v3,"axG",@progbits,nvtxRangePop_impl_init_v3,comdat .weak nvtxRangePop_impl_init_v3 .hidden nvtxRangePop_impl_init_v3 .type nvtxRangePop_impl_init_v3, @function nvtxRangePop_impl_init_v3: .LFB8483: .cfi_startproc endbr64 pushq %rsi .cfi_def_cfa_offset 16 call nvtxInitOnce_v3 movq 128+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L855 popq %rcx .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L855: .cfi_restore_state movl $-2, %eax popq %rdx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8483: .size nvtxRangePop_impl_init_v3, .-nvtxRangePop_impl_init_v3 .section .text.nvtxRangePushW_impl_init_v3,"axG",@progbits,nvtxRangePushW_impl_init_v3,comdat .weak nvtxRangePushW_impl_init_v3 .hidden nvtxRangePushW_impl_init_v3 .type nvtxRangePushW_impl_init_v3, @function nvtxRangePushW_impl_init_v3: .LFB8482: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 120+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L858 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L858: .cfi_restore_state movl $-2, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8482: .size nvtxRangePushW_impl_init_v3, .-nvtxRangePushW_impl_init_v3 .section .text.nvtxRangePushA_impl_init_v3,"axG",@progbits,nvtxRangePushA_impl_init_v3,comdat .weak nvtxRangePushA_impl_init_v3 .hidden nvtxRangePushA_impl_init_v3 .type nvtxRangePushA_impl_init_v3, @function nvtxRangePushA_impl_init_v3: .LFB8481: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 112+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L861 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L861: .cfi_restore_state movl $-2, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8481: .size nvtxRangePushA_impl_init_v3, .-nvtxRangePushA_impl_init_v3 .section .text.nvtxRangePushEx_impl_init_v3,"axG",@progbits,nvtxRangePushEx_impl_init_v3,comdat .weak nvtxRangePushEx_impl_init_v3 .hidden nvtxRangePushEx_impl_init_v3 .type nvtxRangePushEx_impl_init_v3, @function nvtxRangePushEx_impl_init_v3: .LFB8480: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 104+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L864 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L864: .cfi_restore_state movl $-2, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8480: .size nvtxRangePushEx_impl_init_v3, .-nvtxRangePushEx_impl_init_v3 .section .text.nvtxRangeEnd_impl_init_v3,"axG",@progbits,nvtxRangeEnd_impl_init_v3,comdat .weak nvtxRangeEnd_impl_init_v3 .hidden nvtxRangeEnd_impl_init_v3 .type nvtxRangeEnd_impl_init_v3, @function nvtxRangeEnd_impl_init_v3: .LFB8479: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 96+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L866 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L866: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8479: .size nvtxRangeEnd_impl_init_v3, .-nvtxRangeEnd_impl_init_v3 .section .text.nvtxRangeStartW_impl_init_v3,"axG",@progbits,nvtxRangeStartW_impl_init_v3,comdat .weak nvtxRangeStartW_impl_init_v3 .hidden nvtxRangeStartW_impl_init_v3 .type nvtxRangeStartW_impl_init_v3, @function nvtxRangeStartW_impl_init_v3: .LFB8478: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 88+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L870 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L870: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8478: .size nvtxRangeStartW_impl_init_v3, .-nvtxRangeStartW_impl_init_v3 .section .text.nvtxRangeStartA_impl_init_v3,"axG",@progbits,nvtxRangeStartA_impl_init_v3,comdat .weak nvtxRangeStartA_impl_init_v3 .hidden nvtxRangeStartA_impl_init_v3 .type nvtxRangeStartA_impl_init_v3, @function nvtxRangeStartA_impl_init_v3: .LFB8477: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 80+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L873 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L873: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8477: .size nvtxRangeStartA_impl_init_v3, .-nvtxRangeStartA_impl_init_v3 .section .text.nvtxRangeStartEx_impl_init_v3,"axG",@progbits,nvtxRangeStartEx_impl_init_v3,comdat .weak nvtxRangeStartEx_impl_init_v3 .hidden nvtxRangeStartEx_impl_init_v3 .type nvtxRangeStartEx_impl_init_v3, @function nvtxRangeStartEx_impl_init_v3: .LFB8476: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 72+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L876 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L876: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8476: .size nvtxRangeStartEx_impl_init_v3, .-nvtxRangeStartEx_impl_init_v3 .section .text.nvtxMarkW_impl_init_v3,"axG",@progbits,nvtxMarkW_impl_init_v3,comdat .weak nvtxMarkW_impl_init_v3 .hidden nvtxMarkW_impl_init_v3 .type nvtxMarkW_impl_init_v3, @function nvtxMarkW_impl_init_v3: .LFB8475: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 64+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L878 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L878: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8475: .size nvtxMarkW_impl_init_v3, .-nvtxMarkW_impl_init_v3 .section .text.nvtxMarkA_impl_init_v3,"axG",@progbits,nvtxMarkA_impl_init_v3,comdat .weak nvtxMarkA_impl_init_v3 .hidden nvtxMarkA_impl_init_v3 .type nvtxMarkA_impl_init_v3, @function nvtxMarkA_impl_init_v3: .LFB8474: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 56+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L881 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L881: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8474: .size nvtxMarkA_impl_init_v3, .-nvtxMarkA_impl_init_v3 .section .text.nvtxMarkEx_impl_init_v3,"axG",@progbits,nvtxMarkEx_impl_init_v3,comdat .weak nvtxMarkEx_impl_init_v3 .hidden nvtxMarkEx_impl_init_v3 .type nvtxMarkEx_impl_init_v3, @function nvtxMarkEx_impl_init_v3: .LFB8473: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 48+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L884 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L884: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8473: .size nvtxMarkEx_impl_init_v3, .-nvtxMarkEx_impl_init_v3 .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC5ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .type _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE, @function _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE: .LFB9536: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA9536 endbr64 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE(%rip), %rax pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 xorl %ecx, %ecx pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movq %rsi, %r12 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 leaq 8(%rdi), %rbp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movq %rdi, %rbx pushq %rdx .cfi_def_cfa_offset 48 movq %rax, (%rdi) leaq 24(%rdi), %rax movq %rcx, 16(%rdi) movq %rax, 8(%rdi) movb $0, 24(%rdi) call _ZNKSt9bad_alloc4whatEv@PLT movq %rax, %rdi movq %rax, %r13 call strlen@PLT movq 16(%rbx), %rdx movq %r13, %rcx xorl %esi, %esi movq %rax, %r8 movq %rbp, %rdi .LEHB6: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm@PLT leaq .LC4(%rip), %rsi movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc@PLT movq 8(%r12), %rdx movq (%r12), %rsi movabsq $4611686018427387903, %rax subq 16(%rbx), %rax cmpq %rdx, %rax jnb .L888 leaq .LC5(%rip), %rdi call _ZSt20__throw_length_errorPKc@PLT .L888: movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm@PLT .LEHE6: popq %rax .cfi_remember_state .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .L890: .cfi_restore_state endbr64 movq %rax, %r12 .L889: movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbx, %rdi call _ZNSt9bad_allocD2Ev@PLT movq %r12, %rdi .LEHB7: call _Unwind_Resume@PLT .LEHE7: .cfi_endproc .LFE9536: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC5ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,comdat .LLSDA9536: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE9536-.LLSDACSB9536 .LLSDACSB9536: .uleb128 .LEHB6-.LFB9536 .uleb128 .LEHE6-.LEHB6 .uleb128 .L890-.LFB9536 .uleb128 0 .uleb128 .LEHB7-.LFB9536 .uleb128 .LEHE7-.LEHB7 .uleb128 0 .uleb128 0 .LLSDACSE9536: .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC5ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,comdat .size _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE, .-_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .set _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .section .rodata.str1.1,"aMS",@progbits,1 .LC11: .ascii "_ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS" .ascii "2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_" .ascii "NS8cuda_cub11__transform18binary_transform_fINS7_6detail15no" .ascii "rmal_iteratorINS7_10device_ptrIfEEEESF_SF_NS9_14no_stencil_t" .ascii "agENSB_10functional5actorINSH_9composit" .string "eIJNSH_16operator_adaptorINS7_4lessIvEEEENSI_INSJ_IJNSK_INS7_4plusIvEEEENSI_INSJ_IJNSK_INS7_10multipliesIvEEEENSI_INSH_8argumentILj0EEEEESW_EEEEENSI_INSJ_IJST_NSI_INSU_ILj1EEEEES10_EEEEEEEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_" .LC12: .ascii "_ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS" .ascii "2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_" .ascii "NS8cuda_cub11__transform17unary_tra" .string "nsform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_7dividesIvEEEENSI_INSH_8argumentILj0EEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_" .LC13: .string "_ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIfEEfEEEEvT0_T1_" .LC14: .string "_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_" .LC15: .string "_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_" .LC16: .string "_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfyS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_" .LC17: .string "_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_" .LC18: .string "_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_" .LC19: .string "_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfjS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_" .LC20: .string "_ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv" .LC21: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std3__45__cpo5beginE" .LC22: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std3__45__cpo3endE" .LC23: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std3__45__cpo6cbeginE" .LC24: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std3__45__cpo4cendE" .LC25: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std3__45__cpo6rbeginE" .LC26: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std3__45__cpo4rendE" .LC27: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std3__45__cpo7crbeginE" .LC28: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std3__45__cpo5crendE" .LC29: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std3__437_GLOBAL__N__a69c20df_9_simple_cu_main6ignoreE" .LC30: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std3__419piecewise_constructE" .LC31: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std3__48in_placeE" .LC32: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std3__47nulloptE" .LC33: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std3__420unreachable_sentinelE" .LC34: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std6ranges3__45__cpo4swapE" .LC35: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std6ranges3__45__cpo9iter_moveE" .LC36: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std6ranges3__45__cpo7advanceE" .LC37: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std6ranges3__45__cpo5beginE" .LC38: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std6ranges3__45__cpo3endE" .LC39: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std6ranges3__45__cpo6cbeginE" .LC40: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std6ranges3__45__cpo4cendE" .LC41: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std6ranges3__45__cpo9iter_swapE" .LC42: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std6ranges3__45__cpo4nextE" .LC43: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std6ranges3__45__cpo4prevE" .LC44: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std6ranges3__45__cpo4dataE" .LC45: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std6ranges3__45__cpo5cdataE" .LC46: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std6ranges3__45__cpo4sizeE" .LC47: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std6ranges3__45__cpo5ssizeE" .LC48: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main4cuda3std6ranges3__45__cpo8distanceE" .LC49: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main6thrust20THRUST_200700_890_NS8cuda_cub3parE" .LC50: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main6thrust20THRUST_200700_890_NS8cuda_cub10par_nosyncE" .LC51: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main6thrust20THRUST_200700_890_NS6system6detail10sequential3seqE" .LC52: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main6thrust20THRUST_200700_890_NS12placeholders2_1E" .LC53: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main6thrust20THRUST_200700_890_NS12placeholders2_2E" .LC54: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main6thrust20THRUST_200700_890_NS12placeholders2_3E" .LC55: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main6thrust20THRUST_200700_890_NS12placeholders2_4E" .LC56: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main6thrust20THRUST_200700_890_NS12placeholders2_5E" .LC57: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main6thrust20THRUST_200700_890_NS12placeholders2_6E" .LC58: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main6thrust20THRUST_200700_890_NS12placeholders2_7E" .LC59: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main6thrust20THRUST_200700_890_NS12placeholders2_8E" .LC60: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main6thrust20THRUST_200700_890_NS12placeholders2_9E" .LC61: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main6thrust20THRUST_200700_890_NS12placeholders3_10E" .LC62: .string "_ZN35_INTERNAL_a69c20df_9_simple_cu_main6thrust20THRUST_200700_890_NS3seqE" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB11241: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC11(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_SF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_4lessIvEEEENSI_INSJ_IJNSK_INS7_4plusIvEEEENSI_INSJ_IJNSK_INS7_10multipliesIvEEEENSI_INSH_8argumentILj0EEEEESW_EEEEENSI_INSJ_IJST_NSI_INSU_ILj1EEEEES10_EEEEEEEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC12(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_7dividesIvEEEENSI_INSH_8argumentILj0EEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC13(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIfEEfEEEEvT0_T1_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC14(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC15(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC16(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfyS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC17(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC18(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi leaq .LC19(%rip), %rdx pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 32 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfjS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC20(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r8d, %r8d movq %rbx, %rdi pushq $0 .cfi_def_cfa_offset 24 leaq .LC21(%rip), %rdx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo5beginE(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC22(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo3endE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC23(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo6cbeginE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC24(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo4cendE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC25(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo6rbeginE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC26(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo4rendE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC27(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo7crbeginE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC28(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo5crendE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC29(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__437_GLOBAL__N__a69c20df_9_simple_cu_main6ignoreE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC30(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__419piecewise_constructE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC31(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__48in_placeE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC32(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__47nulloptE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC33(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__420unreachable_sentinelE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC34(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4swapE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC35(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo9iter_moveE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC36(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo7advanceE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC37(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo5beginE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC38(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo3endE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC39(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo6cbeginE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC40(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4cendE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC41(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo9iter_swapE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC42(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4nextE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC43(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4prevE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC44(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4dataE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC45(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo5cdataE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC46(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4sizeE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC47(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo5ssizeE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC48(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo8distanceE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC49(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cubL3parE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC50(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cubL10par_nosyncE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC51(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS6system6detail10sequentialL3seqE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC52(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_1E(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC53(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_2E(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC54(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_3E(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC55(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_4E(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC56(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_5E(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC57(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_6E(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC58(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_7E(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC59(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_8E(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC60(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_9E(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC61(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL3_10E(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC62(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NSL3seqE(%rip), %rsi call __cudaRegisterVar@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE11241: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .rodata._ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i.str1.1,"aMS",@progbits,1 .LC63: .string "Failed to query current device" .section .text._ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,"axG",@progbits,_ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,comdat .align 2 .weak _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i .type _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i, @function _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i: .LFB11627: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA11627 endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 movq %rdi, %r13 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %rsi, %r12 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movslq %edx, %rbx subq $168, %rsp .cfi_def_cfa_offset 224 movq %fs:40, %rax movq %rax, 152(%rsp) xorl %eax, %eax movb _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count(%rip), %al testb %al, %al jne .L897 leaq _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count(%rip), %r14 movq %r14, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L897 movq %rsp, %rdi movl $-1, (%rsp) .LEHB8: call cudaGetDeviceCount@PLT movl %eax, %ebp call cudaGetLastError@PLT .LEHE8: testl %ebp, %ebp sete %dl testl %eax, %eax setne %al testb %al, %dl jne .L924 testl %ebp, %ebp je .L899 .L924: movl $-1, (%rsp) .L899: movl (%rsp), %eax movq %r14, %rdi movl %eax, _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count(%rip) call __cxa_guard_release@PLT .L897: cmpl _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count(%rip), %ebx jge .L901 testl %ebx, %ebx js .L901 jmp .L945 .L922: endbr64 movq %rax, %rbx .L903: movq %r14, %rdi call __cxa_guard_abort@PLT jmp .L944 .L945: imulq $12, %rbx, %rbp addq %r13, %rbp movl 0(%rbp), %eax cmpl $2, %eax je .L919 jmp .L946 .L901: movl $101, %eax salq $32, %rax jmp .L907 .L946: xorl %eax, %eax movl $1, %edx lock cmpxchgl %edx, 0(%rbp) jne .L908 movl (%r12), %eax leaq 4(%rsp), %rdi movl %eax, (%rsp) xorl %eax, %eax movl %eax, 4(%rsp) .LEHB9: call cudaGetDevice@PLT movl %eax, %r12d testl %eax, %eax je .L909 call cudaGetLastError@PLT leaq .LC63(%rip), %rsi movq 152(%rsp), %rax subq %fs:40, %rax je .L943 jmp .L942 .L909: movl (%rsp), %edi cmpl %edi, 4(%rsp) je .L911 call cudaSetDevice@PLT movl %eax, %r12d testl %eax, %eax je .L911 call cudaGetLastError@PLT leaq .LC7(%rip), %rsi movq 152(%rsp), %rax subq %fs:40, %rax jne .L942 .L943: movl %r12d, %edi call _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .LEHE9: .L911: leaq 8(%rsp), %rdi leaq _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv(%rip), %rsi movq %rsp, %r15 .LEHB10: call cudaFuncGetAttributes@PLT movl %eax, %r14d call cudaGetLastError@PLT .LEHE10: movl %eax, %r12d testl %r14d, %r14d jne .L925 testl %eax, %eax jne .L913 .L925: movl %r14d, %r12d .L913: imull $10, 40(%rsp), %eax movq %r15, %rdi movl %eax, 4(%rbp) call _ZN4cuda3__423__ensure_current_deviceD1Ev movl %r12d, 8(%rbp) testl %r12d, %r12d je .L916 .LEHB11: call cudaGetLastError@PLT jmp .L916 .L923: endbr64 movq %rax, %rbx .L917: movq %r15, %rdi call _ZN4cuda3__423__ensure_current_deviceD1Ev .L944: movq 152(%rsp), %rax subq %fs:40, %rax jne .L942 movq %rbx, %rdi call _Unwind_Resume@PLT .LEHE11: .L916: movl $2, 0(%rbp) jmp .L919 .L908: decl %eax jne .L919 .L920: movl 0(%rbp), %eax cmpl $2, %eax jne .L920 .L919: imulq $12, %rbx, %rbx movq 4(%r13,%rbx), %rax .L907: movq 152(%rsp), %rdx subq %fs:40, %rdx je .L921 .L942: call __stack_chk_fail@PLT .L921: addq $168, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11627: .section .gcc_except_table._ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,"aG",@progbits,_ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,comdat .LLSDA11627: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE11627-.LLSDACSB11627 .LLSDACSB11627: .uleb128 .LEHB8-.LFB11627 .uleb128 .LEHE8-.LEHB8 .uleb128 .L922-.LFB11627 .uleb128 0 .uleb128 .LEHB9-.LFB11627 .uleb128 .LEHE9-.LEHB9 .uleb128 0 .uleb128 0 .uleb128 .LEHB10-.LFB11627 .uleb128 .LEHE10-.LEHB10 .uleb128 .L923-.LFB11627 .uleb128 0 .uleb128 .LEHB11-.LFB11627 .uleb128 .LEHE11-.LEHB11 .uleb128 0 .uleb128 0 .LLSDACSE11627: .section .text._ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,"axG",@progbits,_ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,comdat .size _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i, .-_ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i .section .text._ZN3cub17CUB_200700_890_NS10PtxVersionERi,"axG",@progbits,_ZN3cub17CUB_200700_890_NS10PtxVersionERi,comdat .weak _ZN3cub17CUB_200700_890_NS10PtxVersionERi .type _ZN3cub17CUB_200700_890_NS10PtxVersionERi, @function _ZN3cub17CUB_200700_890_NS10PtxVersionERi: .LFB6930: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rdi, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 subq $16, %rsp .cfi_def_cfa_offset 64 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax leaq 4(%rsp), %r13 movl $-1, 4(%rsp) movq %r13, %rdi call cudaGetDevice@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx sete %dl testl %eax, %eax setne %al testb %al, %dl jne .L954 testl %ebx, %ebx jne .L954 movl 4(%rsp), %r12d jmp .L948 .L954: orl $-1, %r12d .L948: movb _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache(%rip), %al leaq _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache(%rip), %rbx testb %al, %al jne .L950 leaq _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache(%rip), %r14 movq %r14, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L950 movl $384, %ecx xorl %eax, %eax movq %rbx, %rdi rep stosl movq %r14, %rdi call __cxa_guard_release@PLT .L950: movl %r12d, %edx movq %r13, %rsi movq %rbx, %rdi movl %r12d, 4(%rsp) call _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i movq %rax, %r12 movq %rax, %rbx call cudaGetLastError@PLT shrq $32, %r12 orl %r12d, %eax movl %r12d, %r13d jne .L947 movl %ebx, 0(%rbp) .L947: movq 8(%rsp), %rax subq %fs:40, %rax je .L953 call __stack_chk_fail@PLT .L953: addq $16, %rsp .cfi_def_cfa_offset 48 movl %r13d, %eax popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6930: .size _ZN3cub17CUB_200700_890_NS10PtxVersionERi, .-_ZN3cub17CUB_200700_890_NS10PtxVersionERi .section .rodata._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.str1.1,"aMS",@progbits,1 .LC64: .string "basic_string: construction from null is not valid" .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC5IS3_EEPKcRKS3_,comdat .align 2 .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_, @function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_: .LFB11639: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $16, %rsp .cfi_def_cfa_offset 48 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax leaq 16(%rdi), %rax movq %rax, (%rdi) testq %rsi, %rsi jne .L960 movq 8(%rsp), %rax subq %fs:40, %rax jne .L965 leaq .LC64(%rip), %rdi call _ZSt19__throw_logic_errorPKc@PLT .L960: movq %rdi, %rbx movq %rsi, %rdi movq %rsi, %rbp call strlen@PLT movq %rax, (%rsp) leaq 0(%rbp,%rax), %r12 cmpq $15, %rax jbe .L962 movq %rsp, %rsi xorl %edx, %edx movq %rbx, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm@PLT movq %rax, (%rbx) movq (%rsp), %rax movq %rax, 16(%rbx) .L962: movq (%rbx), %rdi movq %r12, %rdx movq %rbp, %rsi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_@PLT movq (%rsp), %rax movq (%rbx), %rdx movq %rax, 8(%rbx) movb $0, (%rdx,%rax) movq 8(%rsp), %rax subq %fs:40, %rax je .L963 .L965: call __stack_chk_fail@PLT .L963: addq $16, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11639: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_, .-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .set _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei.str1.1,"aMS",@progbits,1 .LC65: .string "Unknown error" .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei .type _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei: .LFB8238: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA8238 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movl %edx, %r12d pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movq %rdi, %rbx subq $24, %rsp .cfi_def_cfa_offset 64 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax movb _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err(%rip), %al testb %al, %al jne .L968 leaq _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L968 leaq _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err(%rip), %r13 leaq 7(%rsp), %rdx leaq .LC65(%rip), %rsi movq %r13, %rdi .LEHB12: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE12: movq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev@GOTPCREL(%rip), %rdi leaq __dso_handle(%rip), %rdx movq %r13, %rsi call __cxa_atexit@PLT movq %rbp, %rdi call __cxa_guard_release@PLT .L968: movl %r12d, %edi call strerror@PLT movq %rax, %rsi testq %rax, %rax je .L970 leaq 7(%rsp), %rdx movq %rbx, %rdi .LEHB13: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ jmp .L966 .L970: leaq _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err(%rip), %rsi movq %rbx, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_@PLT jmp .L966 .L975: endbr64 movq %rax, %rbx .L972: movq %rbp, %rdi call __cxa_guard_abort@PLT movq 8(%rsp), %rax subq %fs:40, %rax jne .L980 movq %rbx, %rdi call _Unwind_Resume@PLT .LEHE13: .L966: movq 8(%rsp), %rax subq %fs:40, %rax je .L974 .L980: call __stack_chk_fail@PLT .L974: addq $24, %rsp .cfi_def_cfa_offset 40 movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8238: .section .gcc_except_table._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,"aG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,comdat .LLSDA8238: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE8238-.LLSDACSB8238 .LLSDACSB8238: .uleb128 .LEHB12-.LFB8238 .uleb128 .LEHE12-.LEHB12 .uleb128 .L975-.LFB8238 .uleb128 0 .uleb128 .LEHB13-.LFB8238 .uleb128 .LEHE13-.LEHB13 .uleb128 0 .uleb128 0 .LLSDACSE8238: .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,comdat .size _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei.str1.1,"aMS",@progbits,1 .LC66: .string "unknown error" .LC67: .string "cudaErrorUnknown" .section .text._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei .type _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei, @function _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei: .LFB8303: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA8303 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movq %rdi, %r12 movl %edx, %edi pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movl %edx, %ebp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 subq $88, %rsp .cfi_def_cfa_offset 128 movq %fs:40, %rax movq %rax, 72(%rsp) xorl %eax, %eax .LEHB14: call cudaGetErrorString@PLT movl %ebp, %edi movq %rax, %rbx call cudaGetErrorName@PLT movq %rax, %rsi testq %rbx, %rbx jne .L982 leaq .LC66(%rip), %rbx .L982: testq %rsi, %rsi jne .L983 leaq .LC67(%rip), %rsi .L983: leaq 8(%rsp), %rbp leaq 7(%rsp), %rdx movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE14: leaq .LC4(%rip), %rsi movq %rbp, %rdi .LEHB15: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc@PLT .LEHE15: leaq 40(%rsp), %r13 movq %rax, %rsi movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_@PLT movq %rbx, %rsi movq %r13, %rdi .LEHB16: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc@PLT .LEHE16: movq %rax, %rsi movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_@PLT movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq 72(%rsp), %rax subq %fs:40, %rax je .L987 jmp .L992 .L991: endbr64 movq %rax, %rbx .L984: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L985 .L990: endbr64 movq %rax, %rbx .L985: movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq 72(%rsp), %rax subq %fs:40, %rax jne .L992 movq %rbx, %rdi .LEHB17: call _Unwind_Resume@PLT .LEHE17: .L992: call __stack_chk_fail@PLT .L987: addq $88, %rsp .cfi_def_cfa_offset 40 movq %r12, %rax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8303: .section .gcc_except_table._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,"aG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,comdat .LLSDA8303: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE8303-.LLSDACSB8303 .LLSDACSB8303: .uleb128 .LEHB14-.LFB8303 .uleb128 .LEHE14-.LEHB14 .uleb128 0 .uleb128 0 .uleb128 .LEHB15-.LFB8303 .uleb128 .LEHE15-.LEHB15 .uleb128 .L990-.LFB8303 .uleb128 0 .uleb128 .LEHB16-.LFB8303 .uleb128 .LEHE16-.LEHB16 .uleb128 .L991-.LFB8303 .uleb128 0 .uleb128 .LEHB17-.LFB8303 .uleb128 .LEHE17-.LEHB17 .uleb128 0 .uleb128 0 .LLSDACSE8303: .section .text._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,comdat .size _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei, .-_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei .section .text._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm .type _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm, @function _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm: .LFB12542: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12542 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 subq $104, %rsp .cfi_def_cfa_offset 144 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax leaq 16(%rsp), %rdi .LEHB18: call cudaMalloc@PLT testl %eax, %eax je .L995 movl %eax, %ebx leaq 24(%rsp), %r12 call cudaGetLastError@PLT .LEHE18: movl $40, %edi call __cxa_allocate_exception@PLT movq %rax, %rbp call _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv movl %ebx, %edx movq %r12, %rdi movq %rax, %rsi movq (%rax), %rax .LEHB19: call *48(%rax) .LEHE19: leaq 56(%rsp), %r13 movq 24(%rsp), %rsi leaq 15(%rsp), %rdx movq %r13, %rdi .LEHB20: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE20: movq %r13, %rsi movq %rbp, %rdi .LEHB21: call _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .LEHE21: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq 88(%rsp), %rax subq %fs:40, %rax jne .L1005 leaq _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev(%rip), %rdx leaq _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE(%rip), %rsi movq %rbp, %rdi .LEHB22: call __cxa_throw@PLT .L995: movq 16(%rsp), %rax movq 88(%rsp), %rdx subq %fs:40, %rdx je .L1001 jmp .L1005 .L1004: endbr64 movq %rax, %rbx .L997: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L998 .L1003: endbr64 movq %rax, %rbx .L998: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L999 .L1002: endbr64 movq %rax, %rbx .L999: movq %rbp, %rdi call __cxa_free_exception@PLT movq 88(%rsp), %rax subq %fs:40, %rax jne .L1005 movq %rbx, %rdi call _Unwind_Resume@PLT .LEHE22: .L1005: call __stack_chk_fail@PLT .L1001: addq $104, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12542: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,comdat .LLSDA12542: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12542-.LLSDACSB12542 .LLSDACSB12542: .uleb128 .LEHB18-.LFB12542 .uleb128 .LEHE18-.LEHB18 .uleb128 0 .uleb128 0 .uleb128 .LEHB19-.LFB12542 .uleb128 .LEHE19-.LEHB19 .uleb128 .L1002-.LFB12542 .uleb128 0 .uleb128 .LEHB20-.LFB12542 .uleb128 .LEHE20-.LEHB20 .uleb128 .L1003-.LFB12542 .uleb128 0 .uleb128 .LEHB21-.LFB12542 .uleb128 .LEHE21-.LEHB21 .uleb128 .L1004-.LFB12542 .uleb128 0 .uleb128 .LEHB22-.LFB12542 .uleb128 .LEHE22-.LEHB22 .uleb128 0 .uleb128 0 .LLSDACSE12542: .section .text._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,comdat .size _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm, .-_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm .section .text._ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm .type _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm, @function _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm: .LFB12462: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 movq 8(%rdi), %rdi call _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm popq %rdx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12462: .size _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm, .-_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm .text .align 2 .type _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE8allocateEm.part.0, @function _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE8allocateEm.part.0: .LFB12956: .cfi_startproc pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movq %rsi, %rbp movl $4, %edx leaq 0(,%rsi,4), %rsi pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 movq %rdi, %rbx pushq %rax .cfi_def_cfa_offset 32 movq (%rdi), %rdi call _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm movq %rbp, 16(%rbx) movq %rax, 8(%rbx) popq %rdx .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12956: .size _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE8allocateEm.part.0, .-_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE8allocateEm.part.0 .section .text._ZN6thrust20THRUST_200700_890_NS8generateINS0_6detail15normal_iteratorIPfEEPDoFivEEEvT_S8_T0_,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8generateINS0_6detail15normal_iteratorIPfEEPDoFivEEEvT_S8_T0_,comdat .weak _ZN6thrust20THRUST_200700_890_NS8generateINS0_6detail15normal_iteratorIPfEEPDoFivEEEvT_S8_T0_ .type _ZN6thrust20THRUST_200700_890_NS8generateINS0_6detail15normal_iteratorIPfEEPDoFivEEEvT_S8_T0_, @function _ZN6thrust20THRUST_200700_890_NS8generateINS0_6detail15normal_iteratorIPfEEPDoFivEEEvT_S8_T0_: .LFB11704: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 movq %rdx, %r12 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 movq %rdi, %rbx .L1013: cmpq %rbp, %rbx je .L1016 call *%r12 addq $4, %rbx cvtsi2ssl %eax, %xmm0 movss %xmm0, -4(%rbx) jmp .L1013 .L1016: popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11704: .size _ZN6thrust20THRUST_200700_890_NS8generateINS0_6detail15normal_iteratorIPfEEPDoFivEEEvT_S8_T0_, .-_ZN6thrust20THRUST_200700_890_NS8generateINS0_6detail15normal_iteratorIPfEEPDoFivEEEvT_S8_T0_ .section .text._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfSaIfEE10deallocateEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfSaIfEE10deallocateEv,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfSaIfEE10deallocateEv .type _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfSaIfEE10deallocateEv, @function _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfSaIfEE10deallocateEv: .LFB12245: .cfi_startproc endbr64 movq 16(%rdi), %rsi testq %rsi, %rsi je .L1023 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx movq 8(%rdi), %rdi salq $2, %rsi call _ZdlPvm@PLT xorl %eax, %eax movq %rax, 8(%rbx) movq %rax, 16(%rbx) popq %rbx .cfi_def_cfa_offset 8 ret .L1023: .cfi_restore 3 ret .cfi_endproc .LFE12245: .size _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfSaIfEE10deallocateEv, .-_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfSaIfEE10deallocateEv .section .text._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEED2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEED5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEED2Ev .type _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEED2Ev, @function _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEED2Ev: .LFB11936: .cfi_startproc endbr64 jmp _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfSaIfEE10deallocateEv .cfi_endproc .LFE11936: .size _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEED2Ev, .-_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEED2Ev .weak _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEED1Ev .set _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEED1Ev,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEED2Ev .section .text._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEEC2Em,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEEC5Em,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEEC2Em .type _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEEC2Em, @function _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEEC2Em: .LFB11933: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA11933 endbr64 xorl %eax, %eax movq %rax, 8(%rdi) movq %rax, 16(%rdi) movq %rax, 24(%rdi) testq %rsi, %rsi je .L1035 movabsq $2305843009213693951, %rax pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 movq %rdi, %rbx cmpq %rsi, %rax jnb .L1029 movabsq $4611686018427387903, %rax cmpq %rsi, %rax jnb .L1030 .LEHB23: call _ZSt28__throw_bad_array_new_lengthv@PLT .L1030: call _ZSt17__throw_bad_allocv@PLT .L1029: leaq 0(,%rsi,4), %r12 movq %r12, %rdi call _Znwm@PLT .LEHE23: movq %rax, %rdx movq %rax, 8(%rbx) movq %r12, %rcx xorl %eax, %eax movq %rdx, %rdi movq %rbp, 16(%rbx) rep stosb movq %rbp, 24(%rbx) popq %rbx .cfi_remember_state .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .L1033: .cfi_restore_state endbr64 movq %rax, %rbp .L1032: movq %rbx, %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfSaIfEE10deallocateEv movq %rbp, %rdi .LEHB24: call _Unwind_Resume@PLT .LEHE24: .L1035: .cfi_def_cfa_offset 8 .cfi_restore 3 .cfi_restore 6 .cfi_restore 12 ret .cfi_endproc .LFE11933: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEEC2Em,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEEC5Em,comdat .LLSDA11933: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE11933-.LLSDACSB11933 .LLSDACSB11933: .uleb128 .LEHB23-.LFB11933 .uleb128 .LEHE23-.LEHB23 .uleb128 .L1033-.LFB11933 .uleb128 0 .uleb128 .LEHB24-.LFB11933 .uleb128 .LEHE24-.LEHB24 .uleb128 0 .uleb128 0 .LLSDACSE11933: .section .text._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEEC2Em,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEEC5Em,comdat .size _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEEC2Em, .-_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEEC2Em .weak _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEEC1Em .set _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEEC1Em,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEEC2Em .section .text._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE10deallocateEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE10deallocateEv,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE10deallocateEv .type _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE10deallocateEv, @function _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE10deallocateEv: .LFB12271: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12271 endbr64 movq 16(%rdi), %rdx testq %rdx, %rdx je .L1044 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx movq 8(%rdi), %rsi salq $2, %rdx movq (%rdi), %rdi movl $4, %ecx call _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm xorl %eax, %eax movq %rax, 8(%rbx) movq %rax, 16(%rbx) popq %rbx .cfi_def_cfa_offset 8 ret .L1044: .cfi_restore 3 ret .cfi_endproc .LFE12271: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE10deallocateEv,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE10deallocateEv,comdat .LLSDA12271: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12271-.LLSDACSB12271 .LLSDACSB12271: .LLSDACSE12271: .section .text._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE10deallocateEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE10deallocateEv,comdat .size _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE10deallocateEv, .-_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE10deallocateEv .section .text._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEED2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEED5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEED2Ev .type _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEED2Ev, @function _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEED2Ev: .LFB11947: .cfi_startproc endbr64 jmp _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE10deallocateEv .cfi_endproc .LFE11947: .size _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEED2Ev, .-_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEED2Ev .weak _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEED1Ev .set _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEED1Ev,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEED2Ev .section .text._ZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_v,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_v,comdat .weak _ZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_v .type _ZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_v, @function _ZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_v: .LFB12322: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movb _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource(%rip), %al leaq _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource(%rip), %rbx testb %al, %al jne .L1050 leaq _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1050 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE(%rip), %rax leaq __dso_handle(%rip), %r12 movq %rax, _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource(%rip) movb _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource(%rip), %al leaq _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource(%rip), %r13 testb %al, %al jne .L1053 leaq _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource(%rip), %r14 movq %r14, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1053 leaq _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED1Ev(%rip), %rdi movq %r12, %rdx movq %r13, %rsi call __cxa_atexit@PLT movq %r14, %rdi call __cxa_guard_release@PLT .L1053: leaq _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED1Ev(%rip), %rdi movq %r12, %rdx movq %rbx, %rsi movq %r13, 8+_ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource(%rip) call __cxa_atexit@PLT movq %rbp, %rdi call __cxa_guard_release@PLT .L1050: movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12322: .size _ZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_v, .-_ZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_v .section .rodata._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEE17allocate_and_copyINS1_15normal_iteratorIPKfEEEEvmT_SB_RNS1_18contiguous_storageIfS4_EE.str1.1,"aMS",@progbits,1 .LC68: .string "assignment exceeds max_size()." .LC69: .string "__copy::trivial_device_copy H->D: failed" .section .text._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEE17allocate_and_copyINS1_15normal_iteratorIPKfEEEEvmT_SB_RNS1_18contiguous_storageIfS4_EE,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEE17allocate_and_copyINS1_15normal_iteratorIPKfEEEEvmT_SB_RNS1_18contiguous_storageIfS4_EE,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEE17allocate_and_copyINS1_15normal_iteratorIPKfEEEEvmT_SB_RNS1_18contiguous_storageIfS4_EE .type _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEE17allocate_and_copyINS1_15normal_iteratorIPKfEEEEvmT_SB_RNS1_18contiguous_storageIfS4_EE, @function _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEE17allocate_and_copyINS1_15normal_iteratorIPKfEEEEvmT_SB_RNS1_18contiguous_storageIfS4_EE: .LFB12351: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12351 endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 movq %r8, %rbx testq %rsi, %rsi jne .L1063 popq %rbx .cfi_remember_state .cfi_def_cfa_offset 24 movq %r8, %rdi popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 jmp _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE10deallocateEv .L1063: .cfi_restore_state movq 16(%rdi), %rax movq %rsi, %r9 addq %rax, %rax cmpq %rsi, %rax cmovb %rsi, %rax movq %rax, %rsi cmpq %r9, %rax jnb .L1064 movl $16, %edi call __cxa_allocate_exception@PLT leaq .LC68(%rip), %rsi movq %rax, %rdi movq %rax, %rbx .LEHB25: call _ZNSt12length_errorC1EPKc@PLT .LEHE25: movq _ZNSt12length_errorD1Ev@GOTPCREL(%rip), %rdx leaq _ZTISt12length_error(%rip), %rsi movq %rbx, %rdi .LEHB26: call __cxa_throw@PLT .L1064: movq %rdx, %rbp movq %r8, %rdi movq %rcx, %r12 call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE8allocateEm.part.0 .LEHE26: movq %rbp, %rdx movq 8(%rbx), %rdi subq %r12, %rdx jns .L1062 sarq $2, %rdx movl $1, %r8d movl $1, %ecx movq %rbp, %rsi imulq $-4, %rdx, %rdx .LEHB27: call cudaMemcpyAsync@PLT movl $1, %edi movl %eax, %ebp call cudaStreamSynchronize@PLT leaq .LC69(%rip), %rsi movl %ebp, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .LEHE27: jmp .L1062 .L1071: endbr64 movq %rax, %rbp .L1068: movq %rbx, %rdi call __cxa_free_exception@PLT movq %rbp, %rdi jmp .L1075 .L1072: endbr64 movq %rax, %rdi .L1069: call __cxa_begin_catch@PLT movq %rbx, %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE10deallocateEv .LEHB28: call __cxa_rethrow@PLT .LEHE28: .L1073: endbr64 movq %rax, %rbx .L1070: call __cxa_end_catch@PLT movq %rbx, %rdi .L1075: .LEHB29: call _Unwind_Resume@PLT .LEHE29: .L1062: popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12351: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEE17allocate_and_copyINS1_15normal_iteratorIPKfEEEEvmT_SB_RNS1_18contiguous_storageIfS4_EE,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEE17allocate_and_copyINS1_15normal_iteratorIPKfEEEEvmT_SB_RNS1_18contiguous_storageIfS4_EE,comdat .align 4 .LLSDA12351: .byte 0xff .byte 0x9b .uleb128 .LLSDATT12351-.LLSDATTD12351 .LLSDATTD12351: .byte 0x1 .uleb128 .LLSDACSE12351-.LLSDACSB12351 .LLSDACSB12351: .uleb128 .LEHB25-.LFB12351 .uleb128 .LEHE25-.LEHB25 .uleb128 .L1071-.LFB12351 .uleb128 0 .uleb128 .LEHB26-.LFB12351 .uleb128 .LEHE26-.LEHB26 .uleb128 0 .uleb128 0 .uleb128 .LEHB27-.LFB12351 .uleb128 .LEHE27-.LEHB27 .uleb128 .L1072-.LFB12351 .uleb128 0x1 .uleb128 .LEHB28-.LFB12351 .uleb128 .LEHE28-.LEHB28 .uleb128 .L1073-.LFB12351 .uleb128 0 .uleb128 .LEHB29-.LFB12351 .uleb128 .LEHE29-.LEHB29 .uleb128 0 .uleb128 0 .LLSDACSE12351: .byte 0x1 .byte 0 .align 4 .long 0 .LLSDATT12351: .section .text._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEE17allocate_and_copyINS1_15normal_iteratorIPKfEEEEvmT_SB_RNS1_18contiguous_storageIfS4_EE,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEE17allocate_and_copyINS1_15normal_iteratorIPKfEEEEvmT_SB_RNS1_18contiguous_storageIfS4_EE,comdat .size _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEE17allocate_and_copyINS1_15normal_iteratorIPKfEEEEvmT_SB_RNS1_18contiguous_storageIfS4_EE, .-_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEE17allocate_and_copyINS1_15normal_iteratorIPKfEEEEvmT_SB_RNS1_18contiguous_storageIfS4_EE .section .text._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEEC2IfSaIfEEERKNS2_IT_T0_EE,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEEC5IfSaIfEEERKNS2_IT_T0_EE,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEEC2IfSaIfEEERKNS2_IT_T0_EE .type _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEEC2IfSaIfEEERKNS2_IT_T0_EE, @function _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEEC2IfSaIfEEERKNS2_IT_T0_EE: .LFB11944: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA11944 endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movq %rdi, %rbp pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 movq %rsi, %rbx pushq %rdx .cfi_def_cfa_offset 32 call _ZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_v xorl %ecx, %ecx movq %rbp, %r8 movq %rbp, %rdi movq %rcx, 8(%rbp) movq 8(%rbx), %rdx movq 24(%rbx), %rbx movq %rcx, 16(%rbp) movq %rcx, 24(%rbp) salq $2, %rbx movq %rax, 0(%rbp) leaq (%rdx,%rbx), %rcx negq %rbx sarq $2, %rbx negq %rbx movq %rbx, %rsi .LEHB30: call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEE17allocate_and_copyINS1_15normal_iteratorIPKfEEEEvmT_SB_RNS1_18contiguous_storageIfS4_EE .LEHE30: movq %rbx, 24(%rbp) popq %rax .cfi_remember_state .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .L1078: .cfi_restore_state endbr64 movq %rax, %rbx .L1077: movq %rbp, %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE10deallocateEv movq %rbx, %rdi .LEHB31: call _Unwind_Resume@PLT .LEHE31: .cfi_endproc .LFE11944: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEEC2IfSaIfEEERKNS2_IT_T0_EE,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEEC5IfSaIfEEERKNS2_IT_T0_EE,comdat .LLSDA11944: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE11944-.LLSDACSB11944 .LLSDACSB11944: .uleb128 .LEHB30-.LFB11944 .uleb128 .LEHE30-.LEHB30 .uleb128 .L1078-.LFB11944 .uleb128 0 .uleb128 .LEHB31-.LFB11944 .uleb128 .LEHE31-.LEHB31 .uleb128 0 .uleb128 0 .LLSDACSE11944: .section .text._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEEC2IfSaIfEEERKNS2_IT_T0_EE,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEEC5IfSaIfEEERKNS2_IT_T0_EE,comdat .size _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEEC2IfSaIfEEERKNS2_IT_T0_EE, .-_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEEC2IfSaIfEEERKNS2_IT_T0_EE .weak _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEEC1IfSaIfEEERKNS2_IT_T0_EE .set _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEEC1IfSaIfEEERKNS2_IT_T0_EE,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEEC2IfSaIfEEERKNS2_IT_T0_EE .section .rodata .align 32 .LC0: .value 3 .value 48 .long 0 .long 0 .long 0 .long 0 .long 0 .quad 0 .long 0 .zero 4 .quad 0 .section .text._ZN5nvtx32v116event_attributesC2IJEEERKNS0_7messageEDpRKT_,"axG",@progbits,_ZN5nvtx32v116event_attributesC5IJEEERKNS0_7messageEDpRKT_,comdat .align 2 .weak _ZN5nvtx32v116event_attributesC2IJEEERKNS0_7messageEDpRKT_ .type _ZN5nvtx32v116event_attributesC2IJEEERKNS0_7messageEDpRKT_, @function _ZN5nvtx32v116event_attributesC2IJEEERKNS0_7messageEDpRKT_: .LFB12511: .cfi_startproc endbr64 movq %rsi, %rdx movq %rdi, %rax movl $12, %ecx leaq .LC0(%rip), %rsi rep movsl movq 8(%rdx), %rcx movl (%rdx), %edx movq %rcx, 40(%rax) movl %edx, 32(%rax) ret .cfi_endproc .LFE12511: .size _ZN5nvtx32v116event_attributesC2IJEEERKNS0_7messageEDpRKT_, .-_ZN5nvtx32v116event_attributesC2IJEEERKNS0_7messageEDpRKT_ .weak _ZN5nvtx32v116event_attributesC1IJEEERKNS0_7messageEDpRKT_ .set _ZN5nvtx32v116event_attributesC1IJEEERKNS0_7messageEDpRKT_,_ZN5nvtx32v116event_attributesC2IJEEERKNS0_7messageEDpRKT_ .section .text._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv .type _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv, @function _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv: .LFB12581: .cfi_startproc endbr64 movq 8(%rdi), %rax ret .cfi_endproc .LFE12581: .size _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv, .-_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv .section .rodata._ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v.str1.1,"aMS",@progbits,1 .LC70: .string "CCCL" .section .text._ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,"axG",@progbits,_ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,comdat .weak _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v .type _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v, @function _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v: .LFB12617: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12617 endbr64 movb _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d(%rip), %al testb %al, %al jne .L1093 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d(%rip), %rbx movq %rbx, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1085 movq 480+nvtxGlobals_v3(%rip), %rdx xorl %eax, %eax testq %rdx, %rdx je .L1087 leaq .LC70(%rip), %rdi call *%rdx .L1087: movq %rbx, %rdi movq %rax, _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d(%rip) call __cxa_guard_release@PLT .L1085: leaq _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d(%rip), %rax popq %rbx .cfi_def_cfa_offset 8 ret .L1093: .cfi_restore 3 leaq _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d(%rip), %rax ret .cfi_endproc .LFE12617: .section .gcc_except_table._ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,"aG",@progbits,_ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,comdat .LLSDA12617: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12617-.LLSDACSB12617 .LLSDACSB12617: .LLSDACSE12617: .section .text._ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,"axG",@progbits,_ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,comdat .size _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v, .-_ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v .section .text._ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc,"axG",@progbits,_ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC5EPKc,comdat .align 2 .weak _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc .type _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc, @function _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc: .LFB12557: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12557 endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx subq $16, %rsp .cfi_def_cfa_offset 32 movq %rsi, 8(%rsp) call _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v movq 464+nvtxGlobals_v3(%rip), %rdx movq (%rax), %rdi xorl %eax, %eax testq %rdx, %rdx je .L1097 movq 8(%rsp), %rsi call *%rdx .L1097: movq %rax, (%rbx) addq $16, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12557: .section .gcc_except_table._ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc,"aG",@progbits,_ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC5EPKc,comdat .LLSDA12557: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12557-.LLSDACSB12557 .LLSDACSB12557: .LLSDACSE12557: .section .text._ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc,"axG",@progbits,_ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC5EPKc,comdat .size _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc, .-_ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc .weak _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC1EPKc .set _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC1EPKc,_ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc .text .align 2 .type _ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0, @function _ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0: .LFB13006: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA13006 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 movq %rdi, %rbx pushq %rdx .cfi_def_cfa_offset 32 cmpb $0, 1(%rdi) je .L1102 call _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v movq (%rax), %rdi call nvtxDomainRangePop movb $0, 1(%rbx) .L1102: call _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v movq (%rax), %rdi movq 416+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L1103 movq %rbp, %rsi call *%rax .L1103: movb $1, 1(%rbx) popq %rax .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE13006: .section .gcc_except_table,"a",@progbits .LLSDA13006: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE13006-.LLSDACSB13006 .LLSDACSB13006: .LLSDACSE13006: .text .size _ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0, .-_ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0 .section .text._ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev,"axG",@progbits,_ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED5Ev,comdat .align 2 .weak _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev .hidden _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev .type _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev, @function _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev: .LFB12554: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12554 endbr64 cmpb $0, 1(%rdi) je .L1111 pushq %rax .cfi_def_cfa_offset 16 call _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v movq (%rax), %rdi call nvtxDomainRangePop popq %rdx .cfi_def_cfa_offset 8 ret .L1111: ret .cfi_endproc .LFE12554: .section .gcc_except_table .LLSDA12554: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12554-.LLSDACSB12554 .LLSDACSB12554: .LLSDACSE12554: .section .text._ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev,"axG",@progbits,_ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED5Ev,comdat .size _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev, .-_ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev .weak _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED1Ev .hidden _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED1Ev .set _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED1Ev,_ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev .section .rodata._ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st.str1.1,"aMS",@progbits,1 .LC71: .string "cub::DeviceFor::Bulk" .section .text._ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st,"axG",@progbits,_ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st,comdat .weak _ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st .type _ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st, @function _ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st: .LFB12470: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12470 endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movq %rsp, %rbp .cfi_def_cfa_register 6 pushq %r15 .cfi_offset 15, -24 movq %rsi, %r15 pushq %r14 pushq %r13 pushq %r12 pushq %rbx .cfi_offset 14, -32 .cfi_offset 13, -40 .cfi_offset 12, -48 .cfi_offset 3, -56 movq %rdi, %rbx subq $184, %rsp movq %fs:40, %rax movq %rax, -56(%rbp) xorl %eax, %eax movw $0, -198(%rbp) movb _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %al testb %al, %al jne .L1116 leaq _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %r12 movq %r12, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1116 leaq _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rdi leaq .LC71(%rip), %rsi call _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC1EPKc movq %r12, %rdi call __cxa_guard_release@PLT .L1116: movb _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %al leaq _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %r12 testb %al, %al jne .L1119 leaq _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %r13 movq %r13, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1119 movq _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rax movq %r12, %rdi leaq -112(%rbp), %rsi movl $3, -112(%rbp) movq %rax, -104(%rbp) call _ZN5nvtx32v116event_attributesC1IJEEERKNS0_7messageEDpRKT_ movq %r13, %rdi call __cxa_guard_release@PLT .L1119: leaq -198(%rbp), %r13 movq %r12, %rsi leaq -192(%rbp), %r14 movq %r13, %rdi call _ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0 movl $10, %ecx leaq 16(%rbp), %rsi xorl %eax, %eax leaq -192(%rbp), %rdi movl %eax, -196(%rbp) rep movsl leaq -196(%rbp), %rdi .LEHB32: call _ZN3cub17CUB_200700_890_NS10PtxVersionERi movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L1137 testl %eax, %eax jne .L1121 .L1137: movl %r12d, %eax testl %r12d, %r12d jne .L1121 movl $10, %ecx movq %r14, %rsi leaq -104(%rbp), %r12 testq %rbx, %rbx leaq -152(%rbp), %rdi rep movsl leaq -104(%rbp), %rdi leaq -152(%rbp), %rsi movl $10, %ecx rep movsl jne .L1123 .L1129: xorl %ebx, %ebx jmp .L1124 .L1123: xorl %ecx, %ecx movq %rbx, %rax testl $511, %ebx movl $512, %esi movl $1, -148(%rbp) setne %cl cqto movq %r15, %r9 idivq %rsi xorl %r8d, %r8d addq %rax, %rcx movabsq $1099511627777, %rax movq %rax, -144(%rbp) movl -144(%rbp), %esi movabsq $4294967297, %rax movl %ecx, -152(%rbp) movq -152(%rbp), %rdi movq %rax, -136(%rbp) movl -132(%rbp), %ecx movq -140(%rbp), %rdx call __cudaPushCallConfiguration@PLT testl %eax, %eax je .L1125 .L1127: call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT jmp .L1161 .L1125: subq $48, %rsp movl $10, %ecx movq %r12, %rsi movq %rsp, %rdi rep movsl movq %rbx, %rdi .cfi_escape 0x2e,0x30 call _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_SF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_4lessIvEEEENSI_INSJ_IJNSK_INS7_4plusIvEEEENSI_INSJ_IJNSK_INS7_10multipliesIvEEEENSI_INSH_8argumentILj0EEEEESW_EEEEENSI_INSJ_IJST_NSI_INSU_ILj1EEEEES10_EEEEEEEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_ addq $48, %rsp jmp .L1127 .L1161: movl %eax, %ebx testl %r12d, %r12d jne .L1138 testl %eax, %eax jne .L1124 .L1138: movl %r12d, %ebx testl %r12d, %r12d jne .L1124 .cfi_escape 0x2e,0 call cudaGetLastError@PLT testl %eax, %eax je .L1129 movq %r15, %rdi call _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st movl %eax, %ebx call cudaGetLastError@PLT .L1124: call cudaGetLastError@PLT .LEHE32: testl %ebx, %ebx jne .L1139 testl %eax, %eax jne .L1121 .L1139: movl %ebx, %eax .L1121: movq %r13, %rdi movl %eax, -212(%rbp) call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movl -212(%rbp), %eax movq -56(%rbp), %rdx subq %fs:40, %rdx je .L1133 jmp .L1159 .L1136: endbr64 movq %rax, %rbx .L1131: movq %r13, %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq -56(%rbp), %rax subq %fs:40, %rax jne .L1159 movq %rbx, %rdi .LEHB33: call _Unwind_Resume@PLT .LEHE33: .L1159: call __stack_chk_fail@PLT .L1133: leaq -40(%rbp), %rsp popq %rbx popq %r12 popq %r13 popq %r14 popq %r15 popq %rbp .cfi_def_cfa 7, 8 ret .cfi_endproc .LFE12470: .section .gcc_except_table .LLSDA12470: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12470-.LLSDACSB12470 .LLSDACSB12470: .uleb128 .LEHB32-.LFB12470 .uleb128 .LEHE32-.LEHB32 .uleb128 .L1136-.LFB12470 .uleb128 0 .uleb128 .LEHB33-.LFB12470 .uleb128 .LEHE33-.LEHB33 .uleb128 0 .uleb128 0 .LLSDACSE12470: .section .text._ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st,"axG",@progbits,_ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st,comdat .size _ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st, .-_ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st .section .text._ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st,"axG",@progbits,_ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st,comdat .weak _ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st .type _ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st, @function _ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st: .LFB12541: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12541 endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movq %rsp, %rbp .cfi_def_cfa_register 6 pushq %r14 pushq %r13 pushq %r12 .cfi_offset 14, -24 .cfi_offset 13, -32 .cfi_offset 12, -40 movq %rsi, %r12 pushq %rbx .cfi_offset 3, -48 movq %rdi, %rbx subq $160, %rsp movq %fs:40, %rax movq %rax, -40(%rbp) xorl %eax, %eax movw $0, -166(%rbp) movb _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %al testb %al, %al jne .L1164 leaq _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1164 leaq _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rdi leaq .LC71(%rip), %rsi call _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC1EPKc leaq _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rdi call __cxa_guard_release@PLT .L1164: movb _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %al leaq _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %r13 testb %al, %al jne .L1167 leaq _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1167 movq _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rax movq %r13, %rdi leaq -88(%rbp), %rsi movl $3, -88(%rbp) movq %rax, -80(%rbp) call _ZN5nvtx32v116event_attributesC1IJEEERKNS0_7messageEDpRKT_ leaq _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rdi call __cxa_guard_release@PLT .L1167: leaq -166(%rbp), %rax movq %r13, %rsi movq %rax, %rdi movq %rax, %r14 call _ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0 movups 16(%rbp), %xmm2 movups 32(%rbp), %xmm3 xorl %eax, %eax leaq -164(%rbp), %rdi movl %eax, -164(%rbp) movups %xmm2, -160(%rbp) movups %xmm3, -144(%rbp) .LEHB34: call _ZN3cub17CUB_200700_890_NS10PtxVersionERi movl %eax, %r13d call cudaGetLastError@PLT testl %r13d, %r13d jne .L1185 testl %eax, %eax jne .L1169 .L1185: movl %r13d, %eax testl %r13d, %r13d jne .L1169 movups -160(%rbp), %xmm1 movups -144(%rbp), %xmm0 movups %xmm1, -128(%rbp) movups %xmm0, -112(%rbp) movups %xmm1, -80(%rbp) movups %xmm0, -64(%rbp) testq %rbx, %rbx jne .L1171 .L1177: xorl %ebx, %ebx jmp .L1172 .L1171: xorl %ecx, %ecx movq %rbx, %rax testl $511, %ebx movl $512, %esi setne %cl cqto movl $1, -124(%rbp) movq %r12, %r9 idivq %rsi xorl %r8d, %r8d addq %rax, %rcx movabsq $1099511627777, %rax movq %rax, -120(%rbp) movl -120(%rbp), %esi movabsq $4294967297, %rax movl %ecx, -128(%rbp) movq -128(%rbp), %rdi movq %rax, -112(%rbp) movl -108(%rbp), %ecx movq -116(%rbp), %rdx call __cudaPushCallConfiguration@PLT testl %eax, %eax je .L1173 .L1175: call cudaPeekAtLastError@PLT movl %eax, %r13d call cudaGetLastError@PLT jmp .L1209 .L1173: movups -80(%rbp), %xmm4 subq $32, %rsp movq %rbx, %rdi movups %xmm4, (%rsp) movups -64(%rbp), %xmm5 movups %xmm5, 16(%rsp) .cfi_escape 0x2e,0x20 call _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_7dividesIvEEEENSI_INSH_8argumentILj0EEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_ addq $32, %rsp jmp .L1175 .L1209: movl %eax, %ebx testl %r13d, %r13d jne .L1186 testl %eax, %eax jne .L1172 .L1186: movl %r13d, %ebx testl %r13d, %r13d jne .L1172 .cfi_escape 0x2e,0 call cudaGetLastError@PLT testl %eax, %eax je .L1177 movq %r12, %rdi call _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st movl %eax, %ebx call cudaGetLastError@PLT .L1172: call cudaGetLastError@PLT .LEHE34: testl %ebx, %ebx jne .L1187 testl %eax, %eax jne .L1169 .L1187: movl %ebx, %eax .L1169: movq %r14, %rdi movl %eax, -180(%rbp) call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movl -180(%rbp), %eax movq -40(%rbp), %rdx subq %fs:40, %rdx je .L1181 jmp .L1207 .L1184: endbr64 movq %rax, %rbx .L1179: movq %r14, %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq -40(%rbp), %rax subq %fs:40, %rax jne .L1207 movq %rbx, %rdi .LEHB35: call _Unwind_Resume@PLT .LEHE35: .L1207: call __stack_chk_fail@PLT .L1181: leaq -32(%rbp), %rsp popq %rbx popq %r12 popq %r13 popq %r14 popq %rbp .cfi_def_cfa 7, 8 ret .cfi_endproc .LFE12541: .section .gcc_except_table .LLSDA12541: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12541-.LLSDACSB12541 .LLSDACSB12541: .uleb128 .LEHB34-.LFB12541 .uleb128 .LEHE34-.LEHB34 .uleb128 .L1184-.LFB12541 .uleb128 0 .uleb128 .LEHB35-.LFB12541 .uleb128 .LEHE35-.LEHB35 .uleb128 0 .uleb128 0 .LLSDACSE12541: .section .text._ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st,"axG",@progbits,_ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st,comdat .size _ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st, .-_ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st .section .rodata.str1.1 .LC72: .string "parallel_for failed" .LC73: .string "parallel_for: failed to synchronize" .text .type _ZN6thrust20THRUST_200700_890_NS9transformINS0_8cuda_cub3tagENS0_6detail15normal_iteratorINS0_10device_ptrIfEEEES8_NS4_10functional5actorINS9_9compositeIJNS9_16operator_adaptorINS0_7dividesIvEEEENSA_INS9_8argumentILj0EEEEENSA_INS9_5valueIiEEEEEEEEEEET1_RKNS4_21execution_policy_baseIT_EET0_SU_SO_T2_.isra.0, @function _ZN6thrust20THRUST_200700_890_NS9transformINS0_8cuda_cub3tagENS0_6detail15normal_iteratorINS0_10device_ptrIfEEEES8_NS4_10functional5actorINS9_9compositeIJNS9_16operator_adaptorINS0_7dividesIvEEEENSA_INS9_8argumentILj0EEEEENSA_INS9_5valueIiEEEEEEEEEEET1_RKNS4_21execution_policy_baseIT_EET0_SU_SO_T2_.isra.0: .LFB13007: .cfi_startproc pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movq %rdx, %rbp pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 subq $40, %rsp .cfi_def_cfa_offset 64 cmpq %rsi, %rdi je .L1211 movq %rsi, %rbx movq %rdx, 8(%rsp) subq $32, %rsp .cfi_def_cfa_offset 96 movl $1, %esi subq %rdi, %rbx movl %ecx, 52(%rsp) movq %rdi, 32(%rsp) movups 32(%rsp), %xmm0 movq %rbx, %rdi addq %rbx, %rbp movups 48(%rsp), %xmm1 sarq $2, %rdi movups %xmm0, (%rsp) movups %xmm1, 16(%rsp) call _ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st addq $32, %rsp .cfi_def_cfa_offset 64 leaq .LC72(%rip), %rsi movl %eax, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movl $1, %edi call _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st leaq .LC73(%rip), %rsi movl %eax, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .L1211: addq $40, %rsp .cfi_def_cfa_offset 24 movq %rbp, %rax popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE13007: .size _ZN6thrust20THRUST_200700_890_NS9transformINS0_8cuda_cub3tagENS0_6detail15normal_iteratorINS0_10device_ptrIfEEEES8_NS4_10functional5actorINS9_9compositeIJNS9_16operator_adaptorINS0_7dividesIvEEEENSA_INS9_8argumentILj0EEEEENSA_INS9_5valueIiEEEEEEEEEEET1_RKNS4_21execution_policy_baseIT_EET0_SU_SO_T2_.isra.0, .-_ZN6thrust20THRUST_200700_890_NS9transformINS0_8cuda_cub3tagENS0_6detail15normal_iteratorINS0_10device_ptrIfEEEES8_NS4_10functional5actorINS9_9compositeIJNS9_16operator_adaptorINS0_7dividesIvEEEENSA_INS9_8argumentILj0EEEEENSA_INS9_5valueIiEEEEEEEEEEET1_RKNS4_21execution_policy_baseIT_EET0_SU_SO_T2_.isra.0 .section .rodata._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv.str1.1,"aMS",@progbits,1 .LC74: .string "device free failed" .section .text._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv .type _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv, @function _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv: .LFB12695: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12695 endbr64 cmpq $0, 16(%rdi) je .L1216 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx movq 8(%rdi), %rdi call cudaFree@PLT leaq .LC74(%rip), %rsi movl %eax, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc xorl %eax, %eax movq %rax, 8(%rbx) movq %rax, 16(%rbx) popq %rbx .cfi_def_cfa_offset 8 ret .L1216: .cfi_restore 3 ret .cfi_endproc .LFE12695: .section .gcc_except_table .LLSDA12695: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12695-.LLSDACSB12695 .LLSDACSB12695: .LLSDACSE12695: .section .text._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv,comdat .size _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv, .-_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv .section .text._ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfjNS0_13GridEvenShareIjEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii,"axG",@progbits,_ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfjNS0_13GridEvenShareIjEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii,comdat .weak _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfjNS0_13GridEvenShareIjEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .hidden _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfjNS0_13GridEvenShareIjEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .type _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfjNS0_13GridEvenShareIjEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii, @function _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfjNS0_13GridEvenShareIjEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii: .LFB12840: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 xorl %r8d, %r8d movslq %ecx, %rcx call cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L1222 testl %eax, %eax jne .L1219 .L1222: movl %ebx, %eax .L1219: popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12840: .size _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfjNS0_13GridEvenShareIjEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii, .-_ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfjNS0_13GridEvenShareIjEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .section .rodata.str1.1 .LC75: .string "cub::DeviceReduce::Reduce" .text .type _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0, @function _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0: .LFB13014: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA13014 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 movq %rdx, %r15 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 movq %rsi, %r14 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 movq %r9, %r13 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %rdi, %r12 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movl %r8d, %ebx subq $488, %rsp .cfi_def_cfa_offset 544 movq %rcx, 16(%rsp) movss %xmm0, 28(%rsp) movq %fs:40, %rax movq %rax, 472(%rsp) xorl %eax, %eax movw $0, 42(%rsp) movb _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %al testb %al, %al jne .L1229 leaq _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1229 leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rdi leaq .LC75(%rip), %rsi call _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC1EPKc movq %rbp, %rdi call __cxa_guard_release@PLT .L1229: movb _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %al testb %al, %al jne .L1232 leaq _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1232 movq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rax leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rdi leaq 408(%rsp), %rsi movl $3, 408(%rsp) movq %rax, 416(%rsp) call _ZN5nvtx32v116event_attributesC1IJEEERKNS0_7messageEDpRKT_ movq %rbp, %rdi call __cxa_guard_release@PLT .L1232: leaq 42(%rsp), %rax testq %r12, %r12 movq %rax, 8(%rsp) je .L1234 leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rsi movq %rax, %rdi call _ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0 .L1234: xorl %eax, %eax leaq 44(%rsp), %rdi movl %eax, 44(%rsp) .LEHB36: call _ZN3cub17CUB_200700_890_NS10PtxVersionERi movl %eax, %ebp call cudaGetLastError@PLT testl %ebp, %ebp jne .L1290 testl %eax, %eax jne .L1235 testl %ebp, %ebp jne .L1290 movl 44(%rsp), %eax movq 16(%rsp), %rdx movq %r12, 408(%rsp) movss 28(%rsp), %xmm1 movq %r14, 416(%rsp) movq %r15, 424(%rsp) movq %rdx, 432(%rsp) movl %ebx, 440(%rsp) movq %r13, 456(%rsp) movl %eax, 464(%rsp) movss %xmm1, 448(%rsp) cmpl $599, %eax jg .L1237 cmpl $349, %eax jg .L1238 cmpl $5120, %ebx ja .L1239 testq %r12, %r12 jne .L1240 .L1257: movq $1, (%r14) jmp .L1242 .L1240: movq %r13, 200(%rsp) leaq 432(%rsp), %rcx movabsq $4294967297, %rax movabsq $1099511627777, %rdx movq %rax, 168(%rsp) leaq 168(%rsp), %rdi movq %rax, 184(%rsp) xorl %eax, %eax movq %rdx, 176(%rsp) leaq 424(%rsp), %rdx movq %rax, 192(%rsp) jmp .L1473 .L1239: leaq 88(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1318 testl %eax, %eax jne .L1273 .L1318: movl %r15d, %eax testl %r15d, %r15d jne .L1273 movl 88(%rsp), %edx leaq 128(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1319 testl %eax, %eax jne .L1273 .L1319: movl %r15d, %eax testl %r15d, %r15d jne .L1273 movl $335544321, %eax leaq 340(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $5120, 336(%rsp) movq %rax, 328(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfjNS0_13GridEvenShareIjEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1312 testl %eax, %eax jne .L1273 testl %r15d, %r15d jne .L1312 movl 336(%rsp), %esi xorl %eax, %eax xorl %edx, %edx movl 340(%rsp), %ecx movl %eax, 404(%rsp) movl %ebx, %eax imull 128(%rsp), %ecx divl %esi movl %ebx, 396(%rsp) movl %ebx, 400(%rsp) movl %ebx, 388(%rsp) leal (%rcx,%rcx,4), %ecx cmpl $1, %edx sbbl $-1, %eax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 368(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 392(%rsp) imull %esi, %eax movl %edx, 372(%rsp) imull %esi, %edx movl %eax, 380(%rsp) addl %eax, %esi leaq 255(,%rcx,4), %rax movl %edx, 384(%rsp) orb $-1, %al movl %esi, 376(%rsp) testq %r12, %r12 jne .L1248 movq %rax, (%r14) xorl %r14d, %r14d jmp .L1249 .L1248: cmpq %rax, (%r14) jnb .L1250 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L1249 .L1250: leaq 255(%r12), %r14 xorb %r14b, %r14b .L1249: call cudaGetLastError@PLT testl $1, %r15d jne .L1321 testl %eax, %eax jne .L1273 .L1321: testl %r15d, %r15d jne .L1312 testq %r12, %r12 je .L1242 movl %ebx, 168(%rsp) leaq 424(%rsp), %rdx movabsq $1099511627777, %rax leaq 248(%rsp), %rdi movl %ebx, 248(%rsp) leaq 288(%rsp), %rbx leaq 368(%rsp), %r9 movq %r14, 288(%rsp) movq %rbx, %rcx xorl %r14d, %r14d leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq %rax, 256(%rsp) leaq 440(%rsp), %r8 movabsq $4294967297, %rax movl $1, 252(%rsp) movq %rax, 264(%rsp) movq %r14, 272(%rsp) movq %r13, 280(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_4plusIfEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L1322 testl %eax, %eax jne .L1273 .L1322: movl %r12d, %eax testl %r12d, %r12d jne .L1273 call cudaGetLastError@PLT testl %eax, %eax jne .L1273 movabsq $4294967297, %rax xorl %r12d, %r12d movabsq $1099511627777, %rdx movq %r13, 240(%rsp) movq %rax, 208(%rsp) leaq 432(%rsp), %rcx leaq 208(%rsp), %rdi movq %rdx, 216(%rsp) movq %rax, 224(%rsp) movq %r12, 232(%rsp) jmp .L1478 .L1238: cmpl $5120, %ebx ja .L1256 testq %r12, %r12 je .L1257 movabsq $4294967297, %rax xorl %r11d, %r11d movabsq $1099511627777, %rsi movq %r13, 400(%rsp) movq %rax, 368(%rsp) leaq 432(%rsp), %rcx leaq 424(%rsp), %rdx movq %rsi, 376(%rsp) leaq 368(%rsp), %rdi movq %rax, 384(%rsp) movq %r11, 392(%rsp) jmp .L1473 .L1256: leaq 88(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1325 testl %eax, %eax jne .L1273 .L1325: movl %r15d, %eax testl %r15d, %r15d jne .L1273 movl 88(%rsp), %edx leaq 128(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1326 testl %eax, %eax jne .L1273 .L1326: movl %r15d, %eax testl %r15d, %r15d jne .L1273 movl $335544321, %eax leaq 260(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $5120, 256(%rsp) movq %rax, 248(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfjNS0_13GridEvenShareIjEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1312 testl %eax, %eax jne .L1273 testl %r15d, %r15d jne .L1312 movl 256(%rsp), %esi movl %ebx, %eax xorl %edx, %edx xorl %r10d, %r10d movl 260(%rsp), %ecx imull 128(%rsp), %ecx movl %ebx, 396(%rsp) divl %esi movl %ebx, 400(%rsp) movl %ebx, 388(%rsp) movl %r10d, 404(%rsp) leal (%rcx,%rcx,4), %ecx cmpl $1, %edx sbbl $-1, %eax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 368(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 392(%rsp) imull %esi, %eax movl %edx, 372(%rsp) imull %esi, %edx movl %eax, 380(%rsp) addl %esi, %eax movl %eax, 376(%rsp) leaq 255(,%rcx,4), %rax movl %edx, 384(%rsp) orb $-1, %al testq %r12, %r12 jne .L1263 movq %rax, (%r14) xorl %r14d, %r14d jmp .L1264 .L1263: cmpq %rax, (%r14) jnb .L1265 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L1264 .L1265: leaq 255(%r12), %r14 xorb %r14b, %r14b .L1264: call cudaGetLastError@PLT testl $1, %r15d jne .L1328 testl %eax, %eax jne .L1273 .L1328: testl %r15d, %r15d jne .L1312 testq %r12, %r12 je .L1242 movabsq $1099511627777, %rax xorl %r9d, %r9d movl %ebx, 168(%rsp) leaq 424(%rsp), %rdx movl %ebx, 288(%rsp) leaq 208(%rsp), %rbx leaq 288(%rsp), %rdi movq %rax, 296(%rsp) leaq 440(%rsp), %r8 movq %rbx, %rcx movabsq $4294967297, %rax movq %r9, 312(%rsp) leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi leaq 368(%rsp), %r9 movq %r14, 208(%rsp) movl $1, 292(%rsp) movq %rax, 304(%rsp) movq %r13, 320(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_4plusIfEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L1329 testl %eax, %eax jne .L1273 .L1329: movl %r12d, %eax testl %r12d, %r12d jne .L1273 call cudaGetLastError@PLT testl %eax, %eax jne .L1273 movabsq $4294967297, %rax xorl %r8d, %r8d movabsq $1099511627777, %rdx movq %r13, 360(%rsp) movq %rax, 328(%rsp) leaq 432(%rsp), %rcx leaq 328(%rsp), %rdi movq %rdx, 336(%rsp) movq %rax, 344(%rsp) movq %r8, 352(%rsp) .L1478: leaq 448(%rsp), %r9 leaq 168(%rsp), %r8 jmp .L1476 .L1237: cmpl $4096, %ebx ja .L1271 testq %r12, %r12 je .L1257 movq %r13, 80(%rsp) xorl %edi, %edi leaq 424(%rsp), %rdx movabsq $4294967297, %rax movabsq $1099511627777, %rcx movq %rax, 48(%rsp) movq %rax, 64(%rsp) movq %rcx, 56(%rsp) leaq 432(%rsp), %rcx movq %rdi, 72(%rsp) leaq 48(%rsp), %rdi .L1473: leaq 448(%rsp), %r9 leaq 440(%rsp), %r8 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfjS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfjNS0_4plusIfEEfN4cuda3std3__410__identityEEJS9_SA_jSC_fSG_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %ebx call cudaGetLastError@PLT movl %eax, %ebp testl %ebx, %ebx jne .L1331 testl %eax, %eax jne .L1242 .L1331: movl %ebx, %ebp testl %ebx, %ebx jne .L1242 call cudaGetLastError@PLT jmp .L1273 .L1271: leaq 168(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1332 testl %eax, %eax jne .L1273 .L1332: movl %r15d, %eax testl %r15d, %r15d jne .L1273 movl 168(%rsp), %edx leaq 208(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1333 testl %eax, %eax jne .L1273 .L1333: movl %r15d, %eax testl %r15d, %r15d jne .L1273 movl $268435457, %eax leaq 340(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $4096, 336(%rsp) movq %rax, 328(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfjNS0_13GridEvenShareIjEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1312 testl %eax, %eax jne .L1273 testl %r15d, %r15d jne .L1312 xorl %esi, %esi movl %ebx, %eax xorl %edx, %edx movl 340(%rsp), %ecx movl %esi, 404(%rsp) movl 336(%rsp), %esi imull 208(%rsp), %ecx movl %ebx, 396(%rsp) divl %esi movl %ebx, 400(%rsp) movl %ebx, 388(%rsp) leal (%rcx,%rcx,4), %ecx cmpl $1, %edx sbbl $-1, %eax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 368(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 392(%rsp) imull %esi, %eax movl %edx, 372(%rsp) imull %esi, %edx movl %eax, 380(%rsp) addl %esi, %eax movl %eax, 376(%rsp) leaq 255(,%rcx,4), %rax movl %edx, 384(%rsp) orb $-1, %al testq %r12, %r12 jne .L1277 movq %rax, (%r14) xorl %r14d, %r14d jmp .L1278 .L1277: cmpq %rax, (%r14) jnb .L1279 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L1278 .L1279: leaq 255(%r12), %r14 xorb %r14b, %r14b .L1278: call cudaGetLastError@PLT testl $1, %r15d jne .L1335 testl %eax, %eax jne .L1273 .L1335: testl %r15d, %r15d jne .L1312 testq %r12, %r12 je .L1242 xorl %edx, %edx movl %ebx, 248(%rsp) movabsq $1099511627777, %rax leaq 128(%rsp), %rdi movl %ebx, 128(%rsp) leaq 288(%rsp), %rbx leaq 368(%rsp), %r9 movq %rax, 136(%rsp) leaq 440(%rsp), %r8 movq %rbx, %rcx movabsq $4294967297, %rax movq %rdx, 152(%rsp) leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi leaq 424(%rsp), %rdx movq %r14, 288(%rsp) movl $1, 132(%rsp) movq %rax, 144(%rsp) movq %r13, 160(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_4plusIfEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L1336 testl %eax, %eax jne .L1273 .L1336: movl %r12d, %eax testl %r12d, %r12d jne .L1273 call cudaGetLastError@PLT testl %eax, %eax jne .L1273 movabsq $4294967297, %rax movq %r13, 120(%rsp) movabsq $1099511627777, %rsi leaq 432(%rsp), %rcx movq %rax, 88(%rsp) leaq 88(%rsp), %rdi leaq 448(%rsp), %r9 movq %rax, 104(%rsp) xorl %eax, %eax leaq 248(%rsp), %r8 movq %rsi, 96(%rsp) movq %rax, 112(%rsp) .L1476: movq %rbx, %rdx leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPfS5_iNS0_4plusIfEEfN4cuda3std3__410__identityEEJS5_S5_iS7_fSB_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L1337 testl %eax, %eax jne .L1273 .L1337: movl %ebx, %eax testl %ebx, %ebx jne .L1273 call cudaGetLastError@PLT testl %eax, %eax je .L1242 jmp .L1273 .L1312: movl %r15d, %eax .L1273: movl %eax, %ebp .L1242: call cudaGetLastError@PLT .LEHE36: testl %ebp, %ebp jne .L1290 testl %eax, %eax jne .L1235 testl %ebp, %ebp je .L1286 .L1290: movl %ebp, %eax .L1235: movl %eax, %ebp .L1286: movq 8(%rsp), %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq 472(%rsp), %rax subq %fs:40, %rax je .L1289 jmp .L1439 .L1315: endbr64 movq %rax, %rbx .L1287: movq 8(%rsp), %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq 472(%rsp), %rax subq %fs:40, %rax jne .L1439 movq %rbx, %rdi .LEHB37: call _Unwind_Resume@PLT .LEHE37: .L1439: call __stack_chk_fail@PLT .L1289: addq $488, %rsp .cfi_def_cfa_offset 56 movl %ebp, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE13014: .section .gcc_except_table .LLSDA13014: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE13014-.LLSDACSB13014 .LLSDACSB13014: .uleb128 .LEHB36-.LFB13014 .uleb128 .LEHE36-.LEHB36 .uleb128 .L1315-.LFB13014 .uleb128 0 .uleb128 .LEHB37-.LFB13014 .uleb128 .LEHE37-.LEHB37 .uleb128 0 .uleb128 0 .LLSDACSE13014: .text .size _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0, .-_ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 .section .text._ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfyNS0_13GridEvenShareIyEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii,"axG",@progbits,_ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfyNS0_13GridEvenShareIyEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii,comdat .weak _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfyNS0_13GridEvenShareIyEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .hidden _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfyNS0_13GridEvenShareIyEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .type _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfyNS0_13GridEvenShareIyEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii, @function _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfyNS0_13GridEvenShareIyEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii: .LFB12848: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 xorl %r8d, %r8d movslq %ecx, %rcx call cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L1482 testl %eax, %eax jne .L1479 .L1482: movl %ebx, %eax .L1479: popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12848: .size _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfyNS0_13GridEvenShareIyEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii, .-_ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfyNS0_13GridEvenShareIyEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .text .type _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0, @function _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0: .LFB13015: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA13015 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 movq %rdx, %r15 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 movq %rsi, %r14 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 movq %r9, %r13 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %rdi, %r12 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movq %r8, %rbx subq $520, %rsp .cfi_def_cfa_offset 576 movq %rcx, 16(%rsp) movss %xmm0, 28(%rsp) movq %fs:40, %rax movq %rax, 504(%rsp) xorl %eax, %eax movw $0, 42(%rsp) movb _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %al testb %al, %al jne .L1489 leaq _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1489 leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rdi leaq .LC75(%rip), %rsi call _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC1EPKc movq %rbp, %rdi call __cxa_guard_release@PLT .L1489: movb _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %al testb %al, %al jne .L1492 leaq _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1492 movq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rax leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rdi leaq 432(%rsp), %rsi movl $3, 432(%rsp) movq %rax, 440(%rsp) call _ZN5nvtx32v116event_attributesC1IJEEERKNS0_7messageEDpRKT_ movq %rbp, %rdi call __cxa_guard_release@PLT .L1492: leaq 42(%rsp), %rax testq %r12, %r12 movq %rax, 8(%rsp) je .L1494 leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rsi movq %rax, %rdi call _ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0 .L1494: xorl %eax, %eax leaq 44(%rsp), %rdi movl %eax, 44(%rsp) .LEHB38: call _ZN3cub17CUB_200700_890_NS10PtxVersionERi movl %eax, %ebp call cudaGetLastError@PLT testl %ebp, %ebp jne .L1550 testl %eax, %eax jne .L1495 testl %ebp, %ebp jne .L1550 movl 44(%rsp), %eax movq 16(%rsp), %rdx movq %r12, 368(%rsp) movss 28(%rsp), %xmm1 movq %r14, 376(%rsp) movq %r15, 384(%rsp) movq %rdx, 392(%rsp) movq %rbx, 400(%rsp) movq %r13, 416(%rsp) movl %eax, 424(%rsp) movss %xmm1, 412(%rsp) cmpl $599, %eax jg .L1497 cmpl $349, %eax jg .L1498 cmpq $5120, %rbx ja .L1499 testq %r12, %r12 jne .L1500 .L1517: movq $1, (%r14) jmp .L1502 .L1500: movq %r13, 200(%rsp) leaq 392(%rsp), %rcx movabsq $4294967297, %rax movabsq $1099511627777, %rdx movq %rax, 168(%rsp) leaq 168(%rsp), %rdi movq %rax, 184(%rsp) xorl %eax, %eax movq %rdx, 176(%rsp) leaq 384(%rsp), %rdx movq %rax, 192(%rsp) jmp .L1733 .L1499: leaq 88(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1578 testl %eax, %eax jne .L1533 .L1578: movl %r15d, %eax testl %r15d, %r15d jne .L1533 movl 88(%rsp), %edx leaq 128(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1579 testl %eax, %eax jne .L1533 .L1579: movl %r15d, %eax testl %r15d, %r15d jne .L1533 movl $335544321, %eax leaq 340(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $5120, 336(%rsp) movq %rax, 328(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfyNS0_13GridEvenShareIyEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1572 testl %eax, %eax jne .L1533 testl %r15d, %r15d jne .L1572 movslq 336(%rsp), %rdi xorl %eax, %eax xorl %edx, %edx movl 340(%rsp), %ecx movq %rax, 496(%rsp) movq %rbx, %rax imull 128(%rsp), %ecx divq %rdi movq %rbx, 480(%rsp) movq %rbx, 488(%rsp) movq %rbx, 464(%rsp) leal (%rcx,%rcx,4), %ecx movq %rdi, %rsi cmpq $1, %rdx sbbq $-1, %rax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 432(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 472(%rsp) imull %edi, %eax movl %edx, 436(%rsp) imull %edx, %esi cltq addq %rax, %rdi movq %rax, 448(%rsp) movslq %esi, %rsi leaq 255(,%rcx,4), %rax movq %rsi, 456(%rsp) orb $-1, %al movq %rdi, 440(%rsp) testq %r12, %r12 jne .L1508 movq %rax, (%r14) xorl %r14d, %r14d jmp .L1509 .L1508: cmpq %rax, (%r14) jnb .L1510 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L1509 .L1510: leaq 255(%r12), %r14 xorb %r14b, %r14b .L1509: call cudaGetLastError@PLT testl $1, %r15d jne .L1581 testl %eax, %eax jne .L1533 .L1581: testl %r15d, %r15d jne .L1572 testq %r12, %r12 je .L1502 movl %ebx, 168(%rsp) leaq 384(%rsp), %rdx movabsq $1099511627777, %rax leaq 248(%rsp), %rdi movl %ebx, 248(%rsp) leaq 288(%rsp), %rbx leaq 432(%rsp), %r9 movq %r14, 288(%rsp) movq %rbx, %rcx xorl %r14d, %r14d leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq %rax, 256(%rsp) leaq 400(%rsp), %r8 movabsq $4294967297, %rax movl $1, 252(%rsp) movq %rax, 264(%rsp) movq %r14, 272(%rsp) movq %r13, 280(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_4plusIfEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L1582 testl %eax, %eax jne .L1533 .L1582: movl %r12d, %eax testl %r12d, %r12d jne .L1533 call cudaGetLastError@PLT testl %eax, %eax jne .L1533 movabsq $4294967297, %rax xorl %r12d, %r12d movabsq $1099511627777, %rdx movq %r13, 240(%rsp) movq %rax, 208(%rsp) leaq 392(%rsp), %rcx leaq 208(%rsp), %rdi movq %rdx, 216(%rsp) movq %rax, 224(%rsp) movq %r12, 232(%rsp) jmp .L1738 .L1498: cmpq $5120, %rbx ja .L1516 testq %r12, %r12 je .L1517 movabsq $4294967297, %rax xorl %r11d, %r11d movabsq $1099511627777, %rdx movq %r13, 464(%rsp) movq %rdx, 440(%rsp) leaq 392(%rsp), %rcx leaq 384(%rsp), %rdx movq %rax, 432(%rsp) leaq 432(%rsp), %rdi movq %rax, 448(%rsp) movq %r11, 456(%rsp) jmp .L1733 .L1516: leaq 88(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1585 testl %eax, %eax jne .L1533 .L1585: movl %r15d, %eax testl %r15d, %r15d jne .L1533 movl 88(%rsp), %edx leaq 128(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1586 testl %eax, %eax jne .L1533 .L1586: movl %r15d, %eax testl %r15d, %r15d jne .L1533 movl $335544321, %eax leaq 260(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $5120, 256(%rsp) movq %rax, 248(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfyNS0_13GridEvenShareIyEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1572 testl %eax, %eax jne .L1533 testl %r15d, %r15d jne .L1572 movslq 256(%rsp), %rdi movq %rbx, %rax xorl %edx, %edx xorl %r10d, %r10d movl 260(%rsp), %ecx imull 128(%rsp), %ecx movq %rbx, 480(%rsp) divq %rdi movq %rbx, 488(%rsp) movq %rbx, 464(%rsp) movq %r10, 496(%rsp) leal (%rcx,%rcx,4), %ecx movq %rdi, %rsi cmpq $1, %rdx sbbq $-1, %rax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 432(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 472(%rsp) imull %edi, %eax movl %edx, 436(%rsp) imull %edx, %esi cltq addq %rax, %rdi movq %rax, 448(%rsp) movslq %esi, %rsi leaq 255(,%rcx,4), %rax movq %rsi, 456(%rsp) orb $-1, %al movq %rdi, 440(%rsp) testq %r12, %r12 jne .L1523 movq %rax, (%r14) xorl %r14d, %r14d jmp .L1524 .L1523: cmpq %rax, (%r14) jnb .L1525 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L1524 .L1525: leaq 255(%r12), %r14 xorb %r14b, %r14b .L1524: call cudaGetLastError@PLT testl $1, %r15d jne .L1588 testl %eax, %eax jne .L1533 .L1588: testl %r15d, %r15d jne .L1572 testq %r12, %r12 je .L1502 movabsq $1099511627777, %rax xorl %r9d, %r9d movl %ebx, 168(%rsp) leaq 384(%rsp), %rdx movl %ebx, 288(%rsp) leaq 208(%rsp), %rbx leaq 288(%rsp), %rdi movq %rax, 296(%rsp) leaq 400(%rsp), %r8 movq %rbx, %rcx movabsq $4294967297, %rax movq %r9, 312(%rsp) leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi leaq 432(%rsp), %r9 movq %r14, 208(%rsp) movl $1, 292(%rsp) movq %rax, 304(%rsp) movq %r13, 320(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_4plusIfEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L1589 testl %eax, %eax jne .L1533 .L1589: movl %r12d, %eax testl %r12d, %r12d jne .L1533 call cudaGetLastError@PLT testl %eax, %eax jne .L1533 movabsq $4294967297, %rax xorl %r8d, %r8d movabsq $1099511627777, %rdx movq %r13, 360(%rsp) movq %rax, 328(%rsp) leaq 392(%rsp), %rcx leaq 328(%rsp), %rdi movq %rdx, 336(%rsp) movq %rax, 344(%rsp) movq %r8, 352(%rsp) .L1738: leaq 412(%rsp), %r9 leaq 168(%rsp), %r8 jmp .L1736 .L1497: cmpq $4096, %rbx ja .L1531 testq %r12, %r12 je .L1517 movq %r13, 80(%rsp) xorl %edi, %edi leaq 392(%rsp), %rcx movabsq $4294967297, %rax movabsq $1099511627777, %rdx movq %rax, 48(%rsp) movq %rax, 64(%rsp) movq %rdx, 56(%rsp) leaq 384(%rsp), %rdx movq %rdi, 72(%rsp) leaq 48(%rsp), %rdi .L1733: leaq 412(%rsp), %r9 leaq 400(%rsp), %r8 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfyS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfyNS0_4plusIfEEfN4cuda3std3__410__identityEEJS9_SA_ySC_fSG_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %ebx call cudaGetLastError@PLT movl %eax, %ebp testl %ebx, %ebx jne .L1591 testl %eax, %eax jne .L1502 .L1591: movl %ebx, %ebp testl %ebx, %ebx jne .L1502 call cudaGetLastError@PLT jmp .L1533 .L1531: leaq 168(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1592 testl %eax, %eax jne .L1533 .L1592: movl %r15d, %eax testl %r15d, %r15d jne .L1533 movl 168(%rsp), %edx leaq 208(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1593 testl %eax, %eax jne .L1533 .L1593: movl %r15d, %eax testl %r15d, %r15d jne .L1533 movl $268435457, %eax leaq 340(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $4096, 336(%rsp) movq %rax, 328(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIfEEEEPfyNS0_13GridEvenShareIyEENS3_4plusIfEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1572 testl %eax, %eax jne .L1533 testl %r15d, %r15d jne .L1572 movslq 336(%rsp), %rdi movq %rbx, %rax xorl %edx, %edx xorl %esi, %esi movl 340(%rsp), %ecx imull 208(%rsp), %ecx movq %rbx, 480(%rsp) divq %rdi movq %rbx, 488(%rsp) movq %rbx, 464(%rsp) movq %rsi, 496(%rsp) leal (%rcx,%rcx,4), %ecx movq %rdi, %rsi cmpq $1, %rdx sbbq $-1, %rax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 432(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 472(%rsp) imull %edi, %eax movl %edx, 436(%rsp) imull %edx, %esi cltq addq %rax, %rdi movq %rax, 448(%rsp) movslq %esi, %rsi leaq 255(,%rcx,4), %rax movq %rsi, 456(%rsp) orb $-1, %al movq %rdi, 440(%rsp) testq %r12, %r12 jne .L1537 movq %rax, (%r14) xorl %r14d, %r14d jmp .L1538 .L1537: cmpq %rax, (%r14) jnb .L1539 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L1538 .L1539: leaq 255(%r12), %r14 xorb %r14b, %r14b .L1538: call cudaGetLastError@PLT testl $1, %r15d jne .L1595 testl %eax, %eax jne .L1533 .L1595: testl %r15d, %r15d jne .L1572 testq %r12, %r12 je .L1502 xorl %edx, %edx movl %ebx, 248(%rsp) movabsq $1099511627777, %rax leaq 128(%rsp), %rdi movl %ebx, 128(%rsp) leaq 288(%rsp), %rbx leaq 432(%rsp), %r9 movq %rax, 136(%rsp) leaq 400(%rsp), %r8 movq %rbx, %rcx movabsq $4294967297, %rax movq %rdx, 152(%rsp) leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi leaq 384(%rsp), %rdx movq %r14, 288(%rsp) movl $1, 132(%rsp) movq %rax, 144(%rsp) movq %r13, 160(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIfEEEEPfyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_4plusIfEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L1596 testl %eax, %eax jne .L1533 .L1596: movl %r12d, %eax testl %r12d, %r12d jne .L1533 call cudaGetLastError@PLT testl %eax, %eax jne .L1533 movabsq $4294967297, %rax movq %r13, 120(%rsp) movabsq $1099511627777, %rdx leaq 392(%rsp), %rcx movq %rax, 88(%rsp) leaq 88(%rsp), %rdi leaq 412(%rsp), %r9 movq %rax, 104(%rsp) xorl %eax, %eax leaq 248(%rsp), %r8 movq %rdx, 96(%rsp) movq %rax, 112(%rsp) .L1736: movq %rbx, %rdx leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPfS5_iNS0_4plusIfEEfN4cuda3std3__410__identityEEJS5_S5_iS7_fSB_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L1597 testl %eax, %eax jne .L1533 .L1597: movl %ebx, %eax testl %ebx, %ebx jne .L1533 call cudaGetLastError@PLT testl %eax, %eax je .L1502 jmp .L1533 .L1572: movl %r15d, %eax .L1533: movl %eax, %ebp .L1502: call cudaGetLastError@PLT .LEHE38: testl %ebp, %ebp jne .L1550 testl %eax, %eax jne .L1495 testl %ebp, %ebp je .L1546 .L1550: movl %ebp, %eax .L1495: movl %eax, %ebp .L1546: movq 8(%rsp), %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq 504(%rsp), %rax subq %fs:40, %rax je .L1549 jmp .L1699 .L1575: endbr64 movq %rax, %rbx .L1547: movq 8(%rsp), %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq 504(%rsp), %rax subq %fs:40, %rax jne .L1699 movq %rbx, %rdi .LEHB39: call _Unwind_Resume@PLT .LEHE39: .L1699: call __stack_chk_fail@PLT .L1549: addq $520, %rsp .cfi_def_cfa_offset 56 movl %ebp, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE13015: .section .gcc_except_table .LLSDA13015: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE13015-.LLSDACSB13015 .LLSDACSB13015: .uleb128 .LEHB38-.LFB13015 .uleb128 .LEHE38-.LEHB38 .uleb128 .L1575-.LFB13015 .uleb128 0 .uleb128 .LEHB39-.LFB13015 .uleb128 .LEHE39-.LEHB39 .uleb128 0 .uleb128 0 .LLSDACSE13015: .text .size _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0, .-_ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 .section .rodata.str1.1 .LC77: .string "Invalid input range, passed negative size" .LC78: .string "after reduction step 1" .LC79: .string "temporary_buffer::allocate: get_temporary_buffer failed" .LC80: .string "after reduction step 2" .LC81: .string "reduce failed to synchronize" .LC82: .string "trivial_device_copy D->H failed" .LC85: .string "pi = %f\n" .section .text.startup .globl main .type main, @function main: .LFB11195: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA11195 endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movl $1048576, %esi movq %rsp, %rbp .cfi_def_cfa_register 6 pushq %r15 pushq %r14 pushq %r13 pushq %r12 pushq %rbx subq $408, %rsp .cfi_offset 15, -24 .cfi_offset 14, -32 .cfi_offset 13, -40 .cfi_offset 12, -48 .cfi_offset 3, -56 movq %fs:40, %rax movq %rax, -56(%rbp) xorl %eax, %eax leaq -352(%rbp), %rax movq %rax, %rdi movq %rax, -392(%rbp) .LEHB40: call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEEC2Em .LEHE40: leaq -320(%rbp), %rax movl $1048576, %esi movq %rax, %rdi movq %rax, -400(%rbp) .LEHB41: call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEEC2Em .LEHE41: movq -344(%rbp), %rdi movq -328(%rbp), %rax movq rand@GOTPCREL(%rip), %rdx leaq (%rdi,%rax,4), %rsi call _ZN6thrust20THRUST_200700_890_NS8generateINS0_6detail15normal_iteratorIPfEEPDoFivEEEvT_S8_T0_ movq -312(%rbp), %rdi movq -296(%rbp), %rax movq rand@GOTPCREL(%rip), %rdx leaq (%rdi,%rax,4), %rsi call _ZN6thrust20THRUST_200700_890_NS8generateINS0_6detail15normal_iteratorIPfEEPDoFivEEEvT_S8_T0_ leaq -288(%rbp), %rax movq -392(%rbp), %rsi movq %rax, %rdi movq %rax, -432(%rbp) .LEHB42: call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEEC2IfSaIfEEERKNS2_IT_T0_EE .LEHE42: leaq -256(%rbp), %rax movq -400(%rbp), %rsi movq %rax, %rdi movq %rax, -440(%rbp) .LEHB43: call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEEC2IfSaIfEEERKNS2_IT_T0_EE .LEHE43: movq -280(%rbp), %rbx movq -264(%rbp), %rax movl $2147483647, %ecx leaq (%rbx,%rax,4), %rsi movq %rbx, %rdx movq %rbx, %rdi .LEHB44: call _ZN6thrust20THRUST_200700_890_NS9transformINS0_8cuda_cub3tagENS0_6detail15normal_iteratorINS0_10device_ptrIfEEEES8_NS4_10functional5actorINS9_9compositeIJNS9_16operator_adaptorINS0_7dividesIvEEEENSA_INS9_8argumentILj0EEEEENSA_INS9_5valueIiEEEEEEEEEEET1_RKNS4_21execution_policy_baseIT_EET0_SU_SO_T2_.isra.0 movq -248(%rbp), %rax movq %rax, -384(%rbp) movq -232(%rbp), %rax movq -384(%rbp), %rcx movq -384(%rbp), %rdx leaq (%rcx,%rax,4), %rsi movq %rdx, %rdi movl $2147483647, %ecx call _ZN6thrust20THRUST_200700_890_NS9transformINS0_8cuda_cub3tagENS0_6detail15normal_iteratorINS0_10device_ptrIfEEEES8_NS4_10functional5actorINS9_9compositeIJNS9_16operator_adaptorINS0_7dividesIvEEEENSA_INS9_8argumentILj0EEEEENSA_INS9_5valueIiEEEEEEEEEEET1_RKNS4_21execution_policy_baseIT_EET0_SU_SO_T2_.isra.0 .LEHE44: call _ZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_v xorl %r8d, %r8d movl $1048576, %esi movq %rax, -224(%rbp) leaq -224(%rbp), %rax movq %rax, %rdi movq %r8, -216(%rbp) movq %r8, -208(%rbp) movq %r8, -200(%rbp) movq %rax, -408(%rbp) .LEHB45: call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE8allocateEm.part.0 .LEHE45: movw $0, -362(%rbp) movq -216(%rbp), %r13 movq $1048576, -200(%rbp) movb _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %al testb %al, %al jne .L1741 leaq _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %r12 movq %r12, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1741 leaq _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rdi leaq .LC71(%rip), %rsi call _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC1EPKc movq %r12, %rdi call __cxa_guard_release@PLT .L1741: movb _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %al leaq _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %r12 testb %al, %al leaq -160(%rbp), %rax movq %rax, -376(%rbp) jne .L1744 leaq _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %r14 movq %r14, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1744 movq _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rax movq %r12, %rdi movq -376(%rbp), %rsi movl $3, -160(%rbp) movq %rax, -152(%rbp) call _ZN5nvtx32v116event_attributesC1IJEEERKNS0_7messageEDpRKT_ movq %r14, %rdi call __cxa_guard_release@PLT .L1744: leaq -362(%rbp), %rax movq %r12, %rsi movq %rax, %rdi movq %rax, -416(%rbp) call _ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0 xorl %edi, %edi movl %edi, -360(%rbp) leaq -360(%rbp), %rdi .LEHB46: call _ZN3cub17CUB_200700_890_NS10PtxVersionERi movl %eax, %r12d call cudaGetLastError@PLT movl %eax, %r15d testl %r12d, %r12d jne .L1804 testl %eax, %eax jne .L1746 .L1804: movl %r12d, %r15d testl %r12d, %r12d jne .L1746 movl $2097153, %edi movl $1, %r9d xorl %r8d, %r8d movabsq $1099511627777, %rax movq %rax, -152(%rbp) movl -152(%rbp), %esi movabsq $4294967297, %rax salq $11, %rdi movq %rax, -144(%rbp) movl -140(%rbp), %ecx movq -148(%rbp), %rdx movq %r13, -184(%rbp) movl $0x00000000, -176(%rbp) movq %rdi, -160(%rbp) call __cudaPushCallConfiguration@PLT testl %eax, %eax je .L1748 .L1750: call cudaPeekAtLastError@PLT movl %eax, %r13d call cudaGetLastError@PLT jmp .L1835 .L1748: movq -184(%rbp), %rsi movss -176(%rbp), %xmm0 movl $1048576, %edi call _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIfEEfEEEEvT0_T1_ jmp .L1750 .L1835: movl %eax, %r12d testl %r13d, %r13d jne .L1805 testl %eax, %eax jne .L1751 .L1805: movl %r13d, %r12d testl %r13d, %r13d jne .L1751 call cudaGetLastError@PLT movl %eax, %r12d testl %eax, %eax je .L1751 movl $1, %edi call _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st movl %eax, %r12d call cudaGetLastError@PLT .L1751: call cudaGetLastError@PLT .LEHE46: movl %eax, %r15d testl %r12d, %r12d jne .L1806 testl %eax, %eax jne .L1746 .L1806: movl %r12d, %r15d .L1746: movq -416(%rbp), %rdi leaq .LC72(%rip), %r14 call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq %r14, %rsi movl %r15d, %edi .LEHB47: call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc jmp .L1836 .L1796: endbr64 movq %rax, %r13 .L1755: movq -416(%rbp), %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev jmp .L1756 .L1836: movl $1, %edi call _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st leaq .LC73(%rip), %r13 movl %eax, %edi movq %r13, %rsi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .LEHE47: movq -264(%rbp), %rdx movq -280(%rbp), %rax movq -216(%rbp), %r12 leaq (%rax,%rdx,4), %rax cmpq %rax, %rbx je .L1757 jmp .L1837 .L1795: endbr64 movq %rax, %r13 .L1756: movq -408(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIfNS0_16device_allocatorIfEEE10deallocateEv jmp .L1759 .L1837: movq -384(%rbp), %rcx subq $48, %rsp movq %rbx, -160(%rbp) subq %rbx, %rax movq %r12, -144(%rbp) movq -376(%rbp), %rsi movq %rsp, %rdi sarq $2, %rax movq %rcx, -152(%rbp) movl $10, %ecx movl $1, -128(%rbp) rep movsl movl $1, %esi movq %rax, %rdi .LEHB48: .cfi_escape 0x2e,0x30 call _ZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_st movl %eax, %edi addq $48, %rsp movq %r14, %rsi .cfi_escape 0x2e,0 call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movl $1, %edi call _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st movl %eax, %edi movq %r13, %rsi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .LEHE48: .L1757: movq -200(%rbp), %rax xorl %esi, %esi movq %rsi, -360(%rbp) salq $2, %rax movq %rax, %r13 movq %rax, -384(%rbp) sarq $2, %r13 testq %rax, %rax jns .L1760 movl $16, %edi call __cxa_allocate_exception@PLT leaq .LC77(%rip), %rsi movq %rax, %rdi movq %rax, %rbx .LEHB49: call _ZNSt13runtime_errorC1EPKc@PLT .LEHE49: movq -56(%rbp), %rax subq %fs:40, %rax jne .L1830 movq _ZNSt13runtime_errorD1Ev@GOTPCREL(%rip), %rdx leaq _ZTISt13runtime_error(%rip), %rsi movq %rbx, %rdi .LEHB50: call __cxa_throw@PLT .L1798: endbr64 jmp .L1833 .L1760: movq -384(%rbp), %rcx movl $2147483647, %eax movl $1, %r9d xorps %xmm0, %xmm0 salq $2, %rax cmpq %rcx, %rax leaq -360(%rbp), %rax movq %rax, -424(%rbp) jb .L1764 movl %r13d, %r8d xorl %ecx, %ecx movq %r12, %rdx movq %rax, %rsi xorl %edi, %edi call _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 jmp .L1765 .L1764: movq -424(%rbp), %rsi movq %r13, %r8 xorl %ecx, %ecx movq %r12, %rdx xorl %edi, %edi call _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 .L1765: leaq .LC78(%rip), %rsi movl %eax, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movq -360(%rbp), %rbx xorl %ecx, %ecx leaq -363(%rbp), %rax leaq -192(%rbp), %r15 movq %rax, -160(%rbp) addq $4, %rbx movq %rcx, -152(%rbp) movq %rcx, -144(%rbp) je .L1766 xorl %edx, %edx movq %rbx, %rsi movq %r15, %rdi movq %rdx, -192(%rbp) call cudaMalloc@PLT movl %eax, %r14d testl %eax, %eax je .L1767 call cudaGetLastError@PLT .LEHE50: movl $40, %edi call __cxa_allocate_exception@PLT movq %rax, %rbx call _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv movl %r14d, %edx movq %rax, %rsi leaq -88(%rbp), %rax movq %rax, %r15 movq (%rsi), %rax movq %r15, %rdi .LEHB51: call *48(%rax) .LEHE51: leaq -120(%rbp), %r12 movq -416(%rbp), %rdx movq -88(%rbp), %rsi movq %r12, %rdi .LEHB52: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE52: movq %r12, %rsi movq %rbx, %rdi .LEHB53: call _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .LEHE53: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %r15, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq -56(%rbp), %rax subq %fs:40, %rax jne .L1830 leaq _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev(%rip), %rdx leaq _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE(%rip), %rsi movq %rbx, %rdi .LEHB54: call __cxa_throw@PLT .LEHE54: .L1767: movq -192(%rbp), %rdi xorl %eax, %eax testq %rdi, %rdi cmovne %rbx, %rax cmpq %rbx, %rax jnb .L1774 jmp .L1838 .L1803: endbr64 movq %rax, %r13 .L1771: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L1772 .L1802: endbr64 movq %rax, %r13 .L1772: movq %r15, %rdi jmp .L1834 .L1801: endbr64 jmp .L1833 .L1838: call cudaFree@PLT leaq .LC74(%rip), %rsi movl %eax, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movl $40, %edi call __cxa_allocate_exception@PLT movq %r15, %rdx leaq .LC79(%rip), %rsi movq %rax, %rbx leaq -88(%rbp), %rax movq %rax, %rdi movq %rax, %r14 .LEHB55: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE55: movq %r14, %rsi movq %rbx, %rdi .LEHB56: call _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .LEHE56: movq %r14, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq -56(%rbp), %rax subq %fs:40, %rax jne .L1830 leaq _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev(%rip), %rdx leaq _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE(%rip), %rsi movq %rbx, %rdi .LEHB57: call __cxa_throw@PLT .LEHE57: .L1774: movq %rdi, -152(%rbp) movq %rbx, -144(%rbp) jmp .L1776 .L1800: endbr64 movq %rax, %r13 .L1777: movq %r14, %rdi .L1834: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L1778 .L1799: endbr64 .L1833: movq %rax, %r13 .L1778: movq %rbx, %rdi call __cxa_free_exception@PLT jmp .L1763 .L1766: xorl %eax, %eax movq %rax, -152(%rbp) .L1776: movq -376(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv movq -376(%rbp), %rdi movq %rax, -416(%rbp) call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv movq -384(%rbp), %rdx movq -416(%rbp), %rcx xorps %xmm0, %xmm0 leaq 4(%rax), %rdi movl $2147483647, %eax movl $1, %r9d salq $2, %rax cmpq %rdx, %rax jb .L1779 movq -424(%rbp), %rsi movl %r13d, %r8d movq %r12, %rdx .LEHB58: call _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 jmp .L1780 .L1779: movq -424(%rbp), %rsi movq %r13, %r8 movq %r12, %rdx call _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 .L1780: leaq .LC80(%rip), %rsi movl %eax, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movl $1, %edi call _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st movl %eax, %edi leaq .LC81(%rip), %rsi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movq -376(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv movl $1, %r8d movl $2, %ecx movq %r15, %rdi movq %rax, %rsi movl $4, %edx call cudaMemcpyAsync@PLT movl $1, %edi movl %eax, %ebx call cudaStreamSynchronize@PLT leaq .LC82(%rip), %rsi movl %ebx, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .LEHE58: movss -192(%rbp), %xmm0 movq -376(%rbp), %rdi movss %xmm0, -384(%rbp) call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv movss -384(%rbp), %xmm0 leaq .LC85(%rip), %rsi movb $1, %al mulss .LC83(%rip), %xmm0 movl $2, %edi mulss .LC84(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 .LEHB59: call __printf_chk@PLT .LEHE59: jmp .L1839 .L1797: endbr64 movq %rax, %r13 .L1782: movq -376(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv jmp .L1763 .L1839: movq -408(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEED2Ev movq -440(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEED2Ev movq -432(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEED2Ev movq -400(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEED2Ev movq -392(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEED2Ev movq -56(%rbp), %rax subq %fs:40, %rax je .L1787 jmp .L1830 .L1794: endbr64 movq %rax, %r13 .L1763: movq -408(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEED2Ev jmp .L1759 .L1793: endbr64 movq %rax, %r13 .L1759: movq -440(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEED2Ev jmp .L1783 .L1792: endbr64 movq %rax, %r13 .L1783: movq -432(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfNS0_16device_allocatorIfEEED2Ev jmp .L1784 .L1791: endbr64 movq %rax, %r13 .L1784: movq -400(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEED2Ev jmp .L1785 .L1790: endbr64 movq %rax, %r13 .L1785: movq -392(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIfSaIfEED2Ev movq -56(%rbp), %rax subq %fs:40, %rax jne .L1830 movq %r13, %rdi .LEHB60: call _Unwind_Resume@PLT .LEHE60: .L1830: call __stack_chk_fail@PLT .L1787: leaq -40(%rbp), %rsp xorl %eax, %eax popq %rbx popq %r12 popq %r13 popq %r14 popq %r15 popq %rbp .cfi_def_cfa 7, 8 ret .cfi_endproc .LFE11195: .section .gcc_except_table .LLSDA11195: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE11195-.LLSDACSB11195 .LLSDACSB11195: .uleb128 .LEHB40-.LFB11195 .uleb128 .LEHE40-.LEHB40 .uleb128 0 .uleb128 0 .uleb128 .LEHB41-.LFB11195 .uleb128 .LEHE41-.LEHB41 .uleb128 .L1790-.LFB11195 .uleb128 0 .uleb128 .LEHB42-.LFB11195 .uleb128 .LEHE42-.LEHB42 .uleb128 .L1791-.LFB11195 .uleb128 0 .uleb128 .LEHB43-.LFB11195 .uleb128 .LEHE43-.LEHB43 .uleb128 .L1792-.LFB11195 .uleb128 0 .uleb128 .LEHB44-.LFB11195 .uleb128 .LEHE44-.LEHB44 .uleb128 .L1793-.LFB11195 .uleb128 0 .uleb128 .LEHB45-.LFB11195 .uleb128 .LEHE45-.LEHB45 .uleb128 .L1795-.LFB11195 .uleb128 0 .uleb128 .LEHB46-.LFB11195 .uleb128 .LEHE46-.LEHB46 .uleb128 .L1796-.LFB11195 .uleb128 0 .uleb128 .LEHB47-.LFB11195 .uleb128 .LEHE47-.LEHB47 .uleb128 .L1795-.LFB11195 .uleb128 0 .uleb128 .LEHB48-.LFB11195 .uleb128 .LEHE48-.LEHB48 .uleb128 .L1794-.LFB11195 .uleb128 0 .uleb128 .LEHB49-.LFB11195 .uleb128 .LEHE49-.LEHB49 .uleb128 .L1798-.LFB11195 .uleb128 0 .uleb128 .LEHB50-.LFB11195 .uleb128 .LEHE50-.LEHB50 .uleb128 .L1794-.LFB11195 .uleb128 0 .uleb128 .LEHB51-.LFB11195 .uleb128 .LEHE51-.LEHB51 .uleb128 .L1801-.LFB11195 .uleb128 0 .uleb128 .LEHB52-.LFB11195 .uleb128 .LEHE52-.LEHB52 .uleb128 .L1802-.LFB11195 .uleb128 0 .uleb128 .LEHB53-.LFB11195 .uleb128 .LEHE53-.LEHB53 .uleb128 .L1803-.LFB11195 .uleb128 0 .uleb128 .LEHB54-.LFB11195 .uleb128 .LEHE54-.LEHB54 .uleb128 .L1794-.LFB11195 .uleb128 0 .uleb128 .LEHB55-.LFB11195 .uleb128 .LEHE55-.LEHB55 .uleb128 .L1799-.LFB11195 .uleb128 0 .uleb128 .LEHB56-.LFB11195 .uleb128 .LEHE56-.LEHB56 .uleb128 .L1800-.LFB11195 .uleb128 0 .uleb128 .LEHB57-.LFB11195 .uleb128 .LEHE57-.LEHB57 .uleb128 .L1794-.LFB11195 .uleb128 0 .uleb128 .LEHB58-.LFB11195 .uleb128 .LEHE58-.LEHB58 .uleb128 .L1797-.LFB11195 .uleb128 0 .uleb128 .LEHB59-.LFB11195 .uleb128 .LEHE59-.LEHB59 .uleb128 .L1794-.LFB11195 .uleb128 0 .uleb128 .LEHB60-.LFB11195 .uleb128 .LEHE60-.LEHB60 .uleb128 0 .uleb128 0 .LLSDACSE11195: .section .text.startup .size main, .-main .weak _ZTSN4cuda3__410cuda_errorE .section .rodata._ZTSN4cuda3__410cuda_errorE,"aG",@progbits,_ZTSN4cuda3__410cuda_errorE,comdat .align 16 .type _ZTSN4cuda3__410cuda_errorE, @object .size _ZTSN4cuda3__410cuda_errorE, 24 _ZTSN4cuda3__410cuda_errorE: .string "N4cuda3__410cuda_errorE" .weak _ZTIN4cuda3__410cuda_errorE .section .data.rel.ro._ZTIN4cuda3__410cuda_errorE,"awG",@progbits,_ZTIN4cuda3__410cuda_errorE,comdat .align 8 .type _ZTIN4cuda3__410cuda_errorE, @object .size _ZTIN4cuda3__410cuda_errorE, 24 _ZTIN4cuda3__410cuda_errorE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN4cuda3__410cuda_errorE .quad _ZTISt13runtime_error .weak _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE, 55 _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE: .string "N6thrust20THRUST_200700_890_NS6system14error_categoryE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE, 16 _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE .weak _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, 70 _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE: .string "N6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .quad _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE .weak _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, 69 _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE: .string "N6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .quad _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE .weak _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, 76 _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE: .string "N6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .quad _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE .weak _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE, 53 _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE: .string "N6thrust20THRUST_200700_890_NS6system12system_errorE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE .quad _ZTISt13runtime_error .weak _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, 56 _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE: .string "N6thrust20THRUST_200700_890_NS6system6detail9bad_allocE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .quad _ZTISt9bad_alloc .weak _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE, @object .size _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE, 74 _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE: .string "N6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE" .weak _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE, @object .size _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE, 16 _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE .weak _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE, @object .size _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE, 135 _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE: .string "N6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE" .weak _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE, @object .size _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE, 16 _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE .weak _ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, 193 _ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE: .string "N6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE .quad _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE .weak _ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, @object .size _ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, 228 _ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE: .string "N6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE" .weak _ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, @object .size _ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, 24 _ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE .quad _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE .weak _ZTVN4cuda3__410cuda_errorE .section .data.rel.ro._ZTVN4cuda3__410cuda_errorE,"awG",@progbits,_ZTVN4cuda3__410cuda_errorE,comdat .align 8 .type _ZTVN4cuda3__410cuda_errorE, @object .size _ZTVN4cuda3__410cuda_errorE, 40 _ZTVN4cuda3__410cuda_errorE: .quad 0 .quad _ZTIN4cuda3__410cuda_errorE .quad _ZN4cuda3__410cuda_errorD1Ev .quad _ZN4cuda3__410cuda_errorD0Ev .quad _ZNKSt13runtime_error4whatEv .weak _ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, 72 _ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .quad _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei .weak _ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, 72 _ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .quad _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei .weak _ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, 72 _ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .quad _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv .quad _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .quad _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei .weak _ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE, 40 _ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE .quad _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv .weak _ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, 40 _ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .quad _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv .weak _ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, 56 _ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE .quad _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev .quad _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm .quad _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm .quad _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_ .weak _ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, @object .size _ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, 56 _ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE .quad _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED1Ev .quad _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev .quad _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm .quad _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm .quad _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_ .weak _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr, 8 _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 32 .type _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr, 48 _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 48 .weak _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIfEEfEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d .section .bss._ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d,"awG",@nobits,_ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d,comdat .align 8 .type _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d, @gnu_unique_object .size _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d, 8 _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d: .zero 8 .weak _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d .section .bss._ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d,"awG",@nobits,_ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d,comdat .align 8 .type _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d, @gnu_unique_object .size _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d, 8 _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d: .zero 8 .weak _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, 8 _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 32 .type _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, 48 _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 48 .weak _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEflEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, 8 _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 32 .type _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, 48 _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 48 .weak _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIfEEEEPfNS4_4plusIfEEfiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr, 8 _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 32 .type _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr, 48 _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 48 .weak _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_7dividesIvEEEENSF_INSE_8argumentILj0EEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr, 8 _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 32 .type _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr, 48 _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 48 .weak _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkIlN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS4_6detail15normal_iteratorINS4_10device_ptrIfEEEESC_SC_NS6_14no_stencil_tagENS8_10functional5actorINSE_9compositeIJNSE_16operator_adaptorINS4_4lessIvEEEENSF_INSG_IJNSH_INS4_4plusIvEEEENSF_INSG_IJNSH_INS4_10multipliesIvEEEENSF_INSE_8argumentILj0EEEEEST_EEEEENSF_INSG_IJSQ_NSF_INSR_ILj1EEEEESX_EEEEEEEEEENSF_INSE_5valueIiEEEEEEEEENS6_21always_true_predicateEEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource .section .bss._ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource, 8 _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource .section .data.rel.local._ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource,"awG",@progbits,_ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource,comdat .align 8 .type _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource, 8 _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource: .quad _ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE+16 .weak _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource .section .bss._ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource, 8 _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource .section .bss._ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource,"awG",@nobits,_ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource,comdat .align 16 .type _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource, 16 _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource: .zero 16 .weak _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache .section .bss._ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache, 8 _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache .section .bss._ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache,comdat .align 32 .type _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache, 1536 _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache: .zero 1536 .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .weak _ZN4cuda3std3__420unreachable_sentinelE .section .rodata._ZN4cuda3std3__420unreachable_sentinelE,"aG",@progbits,_ZN4cuda3std3__420unreachable_sentinelE,comdat .type _ZN4cuda3std3__420unreachable_sentinelE, @gnu_unique_object .size _ZN4cuda3std3__420unreachable_sentinelE, 1 _ZN4cuda3std3__420unreachable_sentinelE: .zero 1 .weak _ZN4cuda3std3__45__cpo5crendE .section .rodata._ZN4cuda3std3__45__cpo5crendE,"aG",@progbits,_ZN4cuda3std3__45__cpo5crendE,comdat .type _ZN4cuda3std3__45__cpo5crendE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo5crendE, 1 _ZN4cuda3std3__45__cpo5crendE: .zero 1 .weak _ZN4cuda3std3__45__cpo7crbeginE .section .rodata._ZN4cuda3std3__45__cpo7crbeginE,"aG",@progbits,_ZN4cuda3std3__45__cpo7crbeginE,comdat .type _ZN4cuda3std3__45__cpo7crbeginE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo7crbeginE, 1 _ZN4cuda3std3__45__cpo7crbeginE: .zero 1 .weak _ZN4cuda3std3__45__cpo4rendE .section .rodata._ZN4cuda3std3__45__cpo4rendE,"aG",@progbits,_ZN4cuda3std3__45__cpo4rendE,comdat .type _ZN4cuda3std3__45__cpo4rendE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo4rendE, 1 _ZN4cuda3std3__45__cpo4rendE: .zero 1 .weak _ZN4cuda3std3__45__cpo6rbeginE .section .rodata._ZN4cuda3std3__45__cpo6rbeginE,"aG",@progbits,_ZN4cuda3std3__45__cpo6rbeginE,comdat .type _ZN4cuda3std3__45__cpo6rbeginE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo6rbeginE, 1 _ZN4cuda3std3__45__cpo6rbeginE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo8distanceE .section .rodata._ZN4cuda3std6ranges3__45__cpo8distanceE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo8distanceE,comdat .type _ZN4cuda3std6ranges3__45__cpo8distanceE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo8distanceE, 1 _ZN4cuda3std6ranges3__45__cpo8distanceE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo5ssizeE .section .rodata._ZN4cuda3std6ranges3__45__cpo5ssizeE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo5ssizeE,comdat .type _ZN4cuda3std6ranges3__45__cpo5ssizeE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo5ssizeE, 1 _ZN4cuda3std6ranges3__45__cpo5ssizeE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4sizeE .section .rodata._ZN4cuda3std6ranges3__45__cpo4sizeE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4sizeE,comdat .type _ZN4cuda3std6ranges3__45__cpo4sizeE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4sizeE, 1 _ZN4cuda3std6ranges3__45__cpo4sizeE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo5cdataE .section .rodata._ZN4cuda3std6ranges3__45__cpo5cdataE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo5cdataE,comdat .type _ZN4cuda3std6ranges3__45__cpo5cdataE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo5cdataE, 1 _ZN4cuda3std6ranges3__45__cpo5cdataE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4dataE .section .rodata._ZN4cuda3std6ranges3__45__cpo4dataE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4dataE,comdat .type _ZN4cuda3std6ranges3__45__cpo4dataE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4dataE, 1 _ZN4cuda3std6ranges3__45__cpo4dataE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4prevE .section .rodata._ZN4cuda3std6ranges3__45__cpo4prevE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4prevE,comdat .type _ZN4cuda3std6ranges3__45__cpo4prevE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4prevE, 1 _ZN4cuda3std6ranges3__45__cpo4prevE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4nextE .section .rodata._ZN4cuda3std6ranges3__45__cpo4nextE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4nextE,comdat .type _ZN4cuda3std6ranges3__45__cpo4nextE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4nextE, 1 _ZN4cuda3std6ranges3__45__cpo4nextE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo9iter_swapE .section .rodata._ZN4cuda3std6ranges3__45__cpo9iter_swapE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo9iter_swapE,comdat .type _ZN4cuda3std6ranges3__45__cpo9iter_swapE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo9iter_swapE, 1 _ZN4cuda3std6ranges3__45__cpo9iter_swapE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4cendE .section .rodata._ZN4cuda3std6ranges3__45__cpo4cendE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4cendE,comdat .type _ZN4cuda3std6ranges3__45__cpo4cendE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4cendE, 1 _ZN4cuda3std6ranges3__45__cpo4cendE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo6cbeginE .section .rodata._ZN4cuda3std6ranges3__45__cpo6cbeginE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo6cbeginE,comdat .type _ZN4cuda3std6ranges3__45__cpo6cbeginE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo6cbeginE, 1 _ZN4cuda3std6ranges3__45__cpo6cbeginE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo3endE .section .rodata._ZN4cuda3std6ranges3__45__cpo3endE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo3endE,comdat .type _ZN4cuda3std6ranges3__45__cpo3endE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo3endE, 1 _ZN4cuda3std6ranges3__45__cpo3endE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo5beginE .section .rodata._ZN4cuda3std6ranges3__45__cpo5beginE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo5beginE,comdat .type _ZN4cuda3std6ranges3__45__cpo5beginE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo5beginE, 1 _ZN4cuda3std6ranges3__45__cpo5beginE: .zero 1 .weak _ZN4cuda3std3__47nulloptE .section .rodata._ZN4cuda3std3__47nulloptE,"aG",@progbits,_ZN4cuda3std3__47nulloptE,comdat .type _ZN4cuda3std3__47nulloptE, @gnu_unique_object .size _ZN4cuda3std3__47nulloptE, 1 _ZN4cuda3std3__47nulloptE: .zero 1 .hidden InitializeInjectionNvtx2_fnptr .weak InitializeInjectionNvtx2_fnptr .bss .align 8 .type InitializeInjectionNvtx2_fnptr, @object .size InitializeInjectionNvtx2_fnptr, 8 InitializeInjectionNvtx2_fnptr: .zero 8 .hidden nvtxGlobals_v3 .weak nvtxGlobals_v3 .section .data.rel.local,"aw" .align 32 .type nvtxGlobals_v3, @object .size nvtxGlobals_v3, 1168 nvtxGlobals_v3: .long 0 .zero 4 .quad 16 .quad nvtxEtiGetModuleFunctionTable_v3 .quad 24 .long 3 .long 0 .quad nvtxEtiSetInjectionNvtxVersion_v3 .quad nvtxMarkEx_impl_init_v3 .quad nvtxMarkA_impl_init_v3 .quad nvtxMarkW_impl_init_v3 .quad nvtxRangeStartEx_impl_init_v3 .quad nvtxRangeStartA_impl_init_v3 .quad nvtxRangeStartW_impl_init_v3 .quad nvtxRangeEnd_impl_init_v3 .quad nvtxRangePushEx_impl_init_v3 .quad nvtxRangePushA_impl_init_v3 .quad nvtxRangePushW_impl_init_v3 .quad nvtxRangePop_impl_init_v3 .quad nvtxNameCategoryA_impl_init_v3 .quad nvtxNameCategoryW_impl_init_v3 .quad nvtxNameOsThreadA_impl_init_v3 .quad nvtxNameOsThreadW_impl_init_v3 .quad nvtxNameCuDeviceA_impl_init_v3 .quad nvtxNameCuDeviceW_impl_init_v3 .quad nvtxNameCuContextA_impl_init_v3 .quad nvtxNameCuContextW_impl_init_v3 .quad nvtxNameCuStreamA_impl_init_v3 .quad nvtxNameCuStreamW_impl_init_v3 .quad nvtxNameCuEventA_impl_init_v3 .quad nvtxNameCuEventW_impl_init_v3 .quad nvtxNameClDeviceA_impl_init_v3 .quad nvtxNameClDeviceW_impl_init_v3 .quad nvtxNameClContextA_impl_init_v3 .quad nvtxNameClContextW_impl_init_v3 .quad nvtxNameClCommandQueueA_impl_init_v3 .quad nvtxNameClCommandQueueW_impl_init_v3 .quad nvtxNameClMemObjectA_impl_init_v3 .quad nvtxNameClMemObjectW_impl_init_v3 .quad nvtxNameClSamplerA_impl_init_v3 .quad nvtxNameClSamplerW_impl_init_v3 .quad nvtxNameClProgramA_impl_init_v3 .quad nvtxNameClProgramW_impl_init_v3 .quad nvtxNameClEventA_impl_init_v3 .quad nvtxNameClEventW_impl_init_v3 .quad nvtxNameCudaDeviceA_impl_init_v3 .quad nvtxNameCudaDeviceW_impl_init_v3 .quad nvtxNameCudaStreamA_impl_init_v3 .quad nvtxNameCudaStreamW_impl_init_v3 .quad nvtxNameCudaEventA_impl_init_v3 .quad nvtxNameCudaEventW_impl_init_v3 .quad nvtxDomainMarkEx_impl_init_v3 .quad nvtxDomainRangeStartEx_impl_init_v3 .quad nvtxDomainRangeEnd_impl_init_v3 .quad nvtxDomainRangePushEx_impl_init_v3 .quad nvtxDomainRangePop_impl_init_v3 .quad nvtxDomainResourceCreate_impl_init_v3 .quad nvtxDomainResourceDestroy_impl_init_v3 .quad nvtxDomainNameCategoryA_impl_init_v3 .quad nvtxDomainNameCategoryW_impl_init_v3 .quad nvtxDomainRegisterStringA_impl_init_v3 .quad nvtxDomainRegisterStringW_impl_init_v3 .quad nvtxDomainCreateA_impl_init_v3 .quad nvtxDomainCreateW_impl_init_v3 .quad nvtxDomainDestroy_impl_init_v3 .quad nvtxInitialize_impl_init_v3 .quad nvtxDomainSyncUserCreate_impl_init_v3 .quad nvtxDomainSyncUserDestroy_impl_init_v3 .quad nvtxDomainSyncUserAcquireStart_impl_init_v3 .quad nvtxDomainSyncUserAcquireFailed_impl_init_v3 .quad nvtxDomainSyncUserAcquireSuccess_impl_init_v3 .quad nvtxDomainSyncUserReleasing_impl_init_v3 .quad 0 .quad nvtxGlobals_v3+48 .quad nvtxGlobals_v3+56 .quad nvtxGlobals_v3+64 .quad nvtxGlobals_v3+72 .quad nvtxGlobals_v3+80 .quad nvtxGlobals_v3+88 .quad nvtxGlobals_v3+96 .quad nvtxGlobals_v3+104 .quad nvtxGlobals_v3+112 .quad nvtxGlobals_v3+120 .quad nvtxGlobals_v3+128 .quad nvtxGlobals_v3+136 .quad nvtxGlobals_v3+144 .quad nvtxGlobals_v3+152 .quad nvtxGlobals_v3+160 .quad 0 .quad 0 .quad nvtxGlobals_v3+168 .quad nvtxGlobals_v3+176 .quad nvtxGlobals_v3+184 .quad nvtxGlobals_v3+192 .quad nvtxGlobals_v3+200 .quad nvtxGlobals_v3+208 .quad nvtxGlobals_v3+216 .quad nvtxGlobals_v3+224 .quad 0 .quad 0 .quad nvtxGlobals_v3+232 .quad nvtxGlobals_v3+240 .quad nvtxGlobals_v3+248 .quad nvtxGlobals_v3+256 .quad nvtxGlobals_v3+264 .quad nvtxGlobals_v3+272 .quad nvtxGlobals_v3+280 .quad nvtxGlobals_v3+288 .quad nvtxGlobals_v3+296 .quad nvtxGlobals_v3+304 .quad nvtxGlobals_v3+312 .quad nvtxGlobals_v3+320 .quad nvtxGlobals_v3+328 .quad nvtxGlobals_v3+336 .quad 0 .quad 0 .quad nvtxGlobals_v3+344 .quad nvtxGlobals_v3+352 .quad nvtxGlobals_v3+360 .quad nvtxGlobals_v3+368 .quad nvtxGlobals_v3+376 .quad nvtxGlobals_v3+384 .quad 0 .quad 0 .quad nvtxGlobals_v3+392 .quad nvtxGlobals_v3+400 .quad nvtxGlobals_v3+408 .quad nvtxGlobals_v3+416 .quad nvtxGlobals_v3+424 .quad nvtxGlobals_v3+432 .quad nvtxGlobals_v3+440 .quad nvtxGlobals_v3+448 .quad nvtxGlobals_v3+456 .quad nvtxGlobals_v3+464 .quad nvtxGlobals_v3+472 .quad nvtxGlobals_v3+480 .quad nvtxGlobals_v3+488 .quad nvtxGlobals_v3+496 .quad nvtxGlobals_v3+504 .quad 0 .quad 0 .quad nvtxGlobals_v3+512 .quad nvtxGlobals_v3+520 .quad nvtxGlobals_v3+528 .quad nvtxGlobals_v3+536 .quad nvtxGlobals_v3+544 .quad nvtxGlobals_v3+552 .quad 0 .section .rodata .type _ZN6thrust20THRUST_200700_890_NS8cuda_cubL10par_nosyncE, @object .size _ZN6thrust20THRUST_200700_890_NS8cuda_cubL10par_nosyncE, 1 _ZN6thrust20THRUST_200700_890_NS8cuda_cubL10par_nosyncE: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS8cuda_cubL3parE, @object .size _ZN6thrust20THRUST_200700_890_NS8cuda_cubL3parE, 1 _ZN6thrust20THRUST_200700_890_NS8cuda_cubL3parE: .zero 1 .weak _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result .section .bss._ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result, 8 _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result .section .bss._ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result,"awG",@nobits,_ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result,comdat .align 8 .type _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result, 8 _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result: .zero 8 .weak _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result .section .bss._ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result, 8 _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result .section .bss._ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result,"awG",@nobits,_ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result,comdat .align 8 .type _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result, 8 _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result: .zero 8 .weak _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result .section .bss._ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result, 8 _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result .section .bss._ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result,"awG",@nobits,_ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result,comdat .align 8 .type _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result, 8 _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result: .zero 8 .weak _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err .section .bss._ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err,"awG",@nobits,_ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err,comdat .align 8 .type _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err, @gnu_unique_object .size _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err, 8 _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err: .zero 8 .weak _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err .section .bss._ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err,"awG",@nobits,_ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err,comdat .align 32 .type _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err, @gnu_unique_object .size _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err, 32 _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err: .zero 32 .section .rodata .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL3_10E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL3_10E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL3_10E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_9E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_9E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_9E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_8E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_8E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_8E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_7E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_7E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_7E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_6E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_6E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_6E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_5E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_5E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_5E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_4E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_4E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_4E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_3E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_3E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_3E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_2E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_2E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_2E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_1E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_1E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_1E: .zero 1 .weak _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count .section .bss._ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count, 8 _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count .section .bss._ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count,comdat .align 4 .type _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count, 4 _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count: .zero 4 .section .rodata .type _ZN6thrust20THRUST_200700_890_NSL3seqE, @object .size _ZN6thrust20THRUST_200700_890_NSL3seqE, 1 _ZN6thrust20THRUST_200700_890_NSL3seqE: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS6system6detail10sequentialL3seqE, @object .size _ZN6thrust20THRUST_200700_890_NS6system6detail10sequentialL3seqE, 1 _ZN6thrust20THRUST_200700_890_NS6system6detail10sequentialL3seqE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo7advanceE .section .rodata._ZN4cuda3std6ranges3__45__cpo7advanceE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo7advanceE,comdat .type _ZN4cuda3std6ranges3__45__cpo7advanceE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo7advanceE, 1 _ZN4cuda3std6ranges3__45__cpo7advanceE: .zero 1 .hidden _ZN4cuda3std3__437_GLOBAL__N__a69c20df_9_simple_cu_main6ignoreE .weak _ZN4cuda3std3__437_GLOBAL__N__a69c20df_9_simple_cu_main6ignoreE .section .rodata._ZN4cuda3std3__437_GLOBAL__N__a69c20df_9_simple_cu_main6ignoreE,"aG",@progbits,_ZN4cuda3std3__437_GLOBAL__N__a69c20df_9_simple_cu_main6ignoreE,comdat .type _ZN4cuda3std3__437_GLOBAL__N__a69c20df_9_simple_cu_main6ignoreE, @gnu_unique_object .size _ZN4cuda3std3__437_GLOBAL__N__a69c20df_9_simple_cu_main6ignoreE, 1 _ZN4cuda3std3__437_GLOBAL__N__a69c20df_9_simple_cu_main6ignoreE: .zero 1 .weak _ZN4cuda3std3__48in_placeE .section .rodata._ZN4cuda3std3__48in_placeE,"aG",@progbits,_ZN4cuda3std3__48in_placeE,comdat .type _ZN4cuda3std3__48in_placeE, @gnu_unique_object .size _ZN4cuda3std3__48in_placeE, 1 _ZN4cuda3std3__48in_placeE: .zero 1 .weak _ZN4cuda3std3__45__cpo4cendE .section .rodata._ZN4cuda3std3__45__cpo4cendE,"aG",@progbits,_ZN4cuda3std3__45__cpo4cendE,comdat .type _ZN4cuda3std3__45__cpo4cendE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo4cendE, 1 _ZN4cuda3std3__45__cpo4cendE: .zero 1 .weak _ZN4cuda3std3__45__cpo6cbeginE .section .rodata._ZN4cuda3std3__45__cpo6cbeginE,"aG",@progbits,_ZN4cuda3std3__45__cpo6cbeginE,comdat .type _ZN4cuda3std3__45__cpo6cbeginE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo6cbeginE, 1 _ZN4cuda3std3__45__cpo6cbeginE: .zero 1 .weak _ZN4cuda3std3__45__cpo3endE .section .rodata._ZN4cuda3std3__45__cpo3endE,"aG",@progbits,_ZN4cuda3std3__45__cpo3endE,comdat .type _ZN4cuda3std3__45__cpo3endE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo3endE, 1 _ZN4cuda3std3__45__cpo3endE: .zero 1 .weak _ZN4cuda3std3__45__cpo5beginE .section .rodata._ZN4cuda3std3__45__cpo5beginE,"aG",@progbits,_ZN4cuda3std3__45__cpo5beginE,comdat .type _ZN4cuda3std3__45__cpo5beginE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo5beginE, 1 _ZN4cuda3std3__45__cpo5beginE: .zero 1 .weak _ZN4cuda3std3__419piecewise_constructE .section .rodata._ZN4cuda3std3__419piecewise_constructE,"aG",@progbits,_ZN4cuda3std3__419piecewise_constructE,comdat .type _ZN4cuda3std3__419piecewise_constructE, @gnu_unique_object .size _ZN4cuda3std3__419piecewise_constructE, 1 _ZN4cuda3std3__419piecewise_constructE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo9iter_moveE .section .rodata._ZN4cuda3std6ranges3__45__cpo9iter_moveE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo9iter_moveE,comdat .type _ZN4cuda3std6ranges3__45__cpo9iter_moveE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo9iter_moveE, 1 _ZN4cuda3std6ranges3__45__cpo9iter_moveE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4swapE .section .rodata._ZN4cuda3std6ranges3__45__cpo4swapE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4swapE,comdat .type _ZN4cuda3std6ranges3__45__cpo4swapE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4swapE, 1 _ZN4cuda3std6ranges3__45__cpo4swapE: .zero 1 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC83: .long 1082130432 .align 4 .LC84: .long 897581056 .hidden DW.ref.__gxx_personality_v0 .weak DW.ref.__gxx_personality_v0 .section .data.rel.local.DW.ref.__gxx_personality_v0,"awG",@progbits,DW.ref.__gxx_personality_v0,comdat .align 8 .type DW.ref.__gxx_personality_v0, @object .size DW.ref.__gxx_personality_v0, 8 DW.ref.__gxx_personality_v0: .quad __gxx_personality_v0 .hidden __dso_handle .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform18binary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_SF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_4lessIvEEEENSI_INSJ_IJNSK_INS7_4plusIvEEEENSI_INSJ_IJNSK_INS7_10multipliesIvEEEENSI_INSH_8argumentILj0EEEEESW_EEEEENSI_INSJ_IJST_NSI_INSU_ILj1EEEEES10_EEEEEEEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*0030*/ S2R R11, SR_TID.X ; /* 0x00000000000b7919 */ /* 0x000e620000002100 */ /*0040*/ IMAD.WIDE.U32 R2, R2, 0x200, RZ ; /* 0x0000020002027825 */ /* 0x001fca00078e00ff */ /*0050*/ IADD3 R0, P1, R2.reuse, R11, RZ ; /* 0x0000000b02007210 */ /* 0x042fe40007f3e0ff */ /*0060*/ IADD3 R10, P0, -R2, c[0x0][0x160], RZ ; /* 0x00005800020a7a10 */ /* 0x000fc60007f1e1ff */ /*0070*/ IMAD.X R5, RZ, RZ, R3, P1 ; /* 0x000000ffff057224 */ /* 0x000fe200008e0603 */ /*0080*/ IADD3.X R3, ~R3, c[0x0][0x164], RZ, P0, !PT ; /* 0x0000590003037a10 */ /* 0x000fe200007fe5ff */ /*0090*/ IMAD.SHL.U32 R2, R0, 0x4, RZ ; /* 0x0000000400027824 */ /* 0x000fe200078e00ff */ /*00a0*/ ISETP.GT.U32.AND P0, PT, R10, 0x1ff, PT ; /* 0x000001ff0a00780c */ /* 0x000fe40003f04070 */ /*00b0*/ SHF.L.U64.HI R0, R0, 0x2, R5 ; /* 0x0000000200007819 */ /* 0x000fe40000010205 */ /*00c0*/ ISETP.GT.AND.EX P0, PT, R3, RZ, PT, P0 ; /* 0x000000ff0300720c */ /* 0x000fe40003f04300 */ /*00d0*/ IADD3 R4, P1, R2.reuse, c[0x0][0x168], RZ ; /* 0x00005a0002047a10 */ /* 0x040fe40007f3e0ff */ /*00e0*/ IADD3 R6, P2, R2, c[0x0][0x170], RZ ; /* 0x00005c0002067a10 */ /* 0x000fc40007f5e0ff */ /*00f0*/ IADD3 R2, P3, R2, c[0x0][0x178], RZ ; /* 0x00005e0002027a10 */ /* 0x000fe40007f7e0ff */ /*0100*/ IADD3.X R5, R0.reuse, c[0x0][0x16c], RZ, P1, !PT ; /* 0x00005b0000057a10 */ /* 0x040fe40000ffe4ff */ /*0110*/ IADD3.X R7, R0.reuse, c[0x0][0x174], RZ, P2, !PT ; /* 0x00005d0000077a10 */ /* 0x040fe400017fe4ff */ /*0120*/ IADD3.X R3, R0, c[0x0][0x17c], RZ, P3, !PT ; /* 0x00005f0000037a10 */ /* 0x000fe20001ffe4ff */ /*0130*/ @P0 BRA 0x290 ; /* 0x0000015000000947 */ /* 0x000fea0003800000 */ /*0140*/ ISETP.GT.U32.AND P0, PT, R10, R11, PT ; /* 0x0000000b0a00720c */ /* 0x000fe40003f04070 */ /*0150*/ SHF.R.S32.HI R12, RZ, 0x1f, R10 ; /* 0x0000001fff0c7819 */ /* 0x000fc8000001140a */ /*0160*/ ISETP.GT.AND.EX P0, PT, R12, RZ, PT, P0 ; /* 0x000000ff0c00720c */ /* 0x000fda0003f04300 */ /*0170*/ @P0 LDG.E R8, [R6.64] ; /* 0x0000000406080981 */ /* 0x000ea8000c1e1900 */ /*0180*/ @P0 LDG.E R0, [R4.64] ; /* 0x0000000404000981 */ /* 0x000ee2000c1e1900 */ /*0190*/ @P0 FMUL R9, R8, R8 ; /* 0x0000000808090220 */ /* 0x004fe20000400000 */ /*01a0*/ IADD3 R8, R11, 0x100, RZ ; /* 0x000001000b087810 */ /* 0x000fc60007ffe0ff */ /*01b0*/ @P0 FFMA R9, R0, R0, R9 ; /* 0x0000000000090223 */ /* 0x008fe20000000009 */ /*01c0*/ I2FP.F32.S32 R0, c[0x0][0x188] ; /* 0x0000620000007a45 */ /* 0x000fc80000201400 */ /*01d0*/ @P0 FSET.BF.LT.AND R9, R9, R0, PT ; /* 0x000000000909020a */ /* 0x000fca0003801000 */ /*01e0*/ @P0 STG.E [R2.64], R9 ; /* 0x0000000902000986 */ /* 0x0001e2000c101904 */ /*01f0*/ ISETP.GT.U32.AND P0, PT, R10, R8, PT ; /* 0x000000080a00720c */ /* 0x000fc80003f04070 */ /*0200*/ ISETP.GT.AND.EX P0, PT, R12, RZ, PT, P0 ; /* 0x000000ff0c00720c */ /* 0x000fda0003f04300 */ /*0210*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*0220*/ LDG.E R6, [R6.64+0x400] ; /* 0x0004000406067981 */ /* 0x001ea8000c1e1900 */ /*0230*/ LDG.E R4, [R4.64+0x400] ; /* 0x0004000404047981 */ /* 0x000ee2000c1e1900 */ /*0240*/ FMUL R9, R6, R6 ; /* 0x0000000606097220 */ /* 0x004fc80000400000 */ /*0250*/ FFMA R9, R4, R4, R9 ; /* 0x0000000404097223 */ /* 0x008fca0000000009 */ /*0260*/ FSET.BF.LT.AND R9, R9, R0, PT ; /* 0x000000000909720a */ /* 0x000fca0003801000 */ /*0270*/ STG.E [R2.64+0x400], R9 ; /* 0x0004000902007986 */ /* 0x000fe2000c101904 */ /*0280*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0290*/ LDG.E R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x000ea8000c1e1900 */ /*02a0*/ LDG.E R0, [R4.64] ; /* 0x0000000404007981 */ /* 0x000ee2000c1e1900 */ /*02b0*/ I2FP.F32.S32 R10, c[0x0][0x188] ; /* 0x00006200000a7a45 */ /* 0x000fe20000201400 */ /*02c0*/ FMUL R9, R8, R8 ; /* 0x0000000808097220 */ /* 0x004fc80000400000 */ /*02d0*/ FFMA R9, R0, R0, R9 ; /* 0x0000000000097223 */ /* 0x008fca0000000009 */ /*02e0*/ FSET.BF.LT.AND R9, R9, R10, PT ; /* 0x0000000a0909720a */ /* 0x000fca0003801000 */ /*02f0*/ STG.E [R2.64], R9 ; /* 0x0000000902007986 */ /* 0x000fe8000c101904 */ /*0300*/ LDG.E R8, [R6.64+0x400] ; /* 0x0004000406087981 */ /* 0x000ea8000c1e1900 */ /*0310*/ LDG.E R0, [R4.64+0x400] ; /* 0x0004000404007981 */ /* 0x000ee2000c1e1900 */ /*0320*/ FMUL R11, R8, R8 ; /* 0x00000008080b7220 */ /* 0x004fc80000400000 */ /*0330*/ FFMA R11, R0, R0, R11 ; /* 0x00000000000b7223 */ /* 0x008fca000000000b */ /*0340*/ FSET.BF.LT.AND R11, R11, R10, PT ; /* 0x0000000a0b0b720a */ /* 0x000fca0003801000 */ /*0350*/ STG.E [R2.64+0x400], R11 ; /* 0x0004000b02007986 */ /* 0x000fe2000c101904 */ /*0360*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0370*/ BRA 0x370; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0380*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0390*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tElN6thrust20THRUST_200700_890_NS8cuda_cub11__transform17unary_transform_fINS7_6detail15normal_iteratorINS7_10device_ptrIfEEEESF_NS9_14no_stencil_tagENSB_10functional5actorINSH_9compositeIJNSH_16operator_adaptorINS7_7dividesIvEEEENSI_INSH_8argumentILj0EEEEENSI_INSH_5valueIiEEEEEEEEENS9_21always_true_predicateEEEEEvT0_T1_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*0030*/ S2R R9, SR_TID.X ; /* 0x0000000000097919 */ /* 0x000e620000002100 */ /*0040*/ IMAD.WIDE.U32 R2, R2, 0x200, RZ ; /* 0x0000020002027825 */ /* 0x001fca00078e00ff */ /*0050*/ IADD3 R0, P1, R2.reuse, R9, RZ ; /* 0x0000000902007210 */ /* 0x042fe40007f3e0ff */ /*0060*/ IADD3 R2, P0, -R2, c[0x0][0x160], RZ ; /* 0x0000580002027a10 */ /* 0x000fc60007f1e1ff */ /*0070*/ IMAD.X R5, RZ, RZ, R3, P1 ; /* 0x000000ffff057224 */ /* 0x000fe200008e0603 */ /*0080*/ IADD3.X R3, ~R3, c[0x0][0x164], RZ, P0, !PT ; /* 0x0000590003037a10 */ /* 0x000fe200007fe5ff */ /*0090*/ IMAD.SHL.U32 R4, R0, 0x4, RZ ; /* 0x0000000400047824 */ /* 0x000fe200078e00ff */ /*00a0*/ ISETP.GT.U32.AND P0, PT, R2, 0x1ff, PT ; /* 0x000001ff0200780c */ /* 0x000fe40003f04070 */ /*00b0*/ SHF.L.U64.HI R0, R0, 0x2, R5 ; /* 0x0000000200007819 */ /* 0x000fe40000010205 */ /*00c0*/ ISETP.GT.AND.EX P0, PT, R3, RZ, PT, P0 ; /* 0x000000ff0300720c */ /* 0x000fe40003f04300 */ /*00d0*/ IADD3 R6, P1, R4.reuse, c[0x0][0x168], RZ ; /* 0x00005a0004067a10 */ /* 0x040fe40007f3e0ff */ /*00e0*/ IADD3 R4, P2, R4, c[0x0][0x170], RZ ; /* 0x00005c0004047a10 */ /* 0x000fc40007f5e0ff */ /*00f0*/ IADD3.X R7, R0.reuse, c[0x0][0x16c], RZ, P1, !PT ; /* 0x00005b0000077a10 */ /* 0x040fe40000ffe4ff */ /*0100*/ IADD3.X R5, R0, c[0x0][0x174], RZ, P2, !PT ; /* 0x00005d0000057a10 */ /* 0x000fca00017fe4ff */ /*0110*/ @P0 BRA 0x3d0 ; /* 0x000002b000000947 */ /* 0x000fea0003800000 */ /*0120*/ ISETP.GT.U32.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x000fe20003f04070 */ /*0130*/ BSSY B0, 0x280 ; /* 0x0000014000007945 */ /* 0x000fe20003800000 */ /*0140*/ SHF.R.S32.HI R16, RZ, 0x1f, R2 ; /* 0x0000001fff107819 */ /* 0x000fe40000011402 */ /*0150*/ I2FP.F32.S32 R3, c[0x0][0x17c] ; /* 0x00005f0000037a45 */ /* 0x000fe40000201400 */ /*0160*/ ISETP.GT.AND.EX P0, PT, R16, RZ, PT, P0 ; /* 0x000000ff1000720c */ /* 0x000fda0003f04300 */ /*0170*/ @!P0 BRA 0x270 ; /* 0x000000f000008947 */ /* 0x000fea0003800000 */ /*0180*/ LDG.E R0, [R6.64] ; /* 0x0000000406007981 */ /* 0x000ea2000c1e1900 */ /*0190*/ MUFU.RCP R8, R3 ; /* 0x0000000300087308 */ /* 0x000e220000001000 */ /*01a0*/ BSSY B1, 0x260 ; /* 0x000000b000017945 */ /* 0x000fe20003800000 */ /*01b0*/ FFMA R11, -R3, R8, 1 ; /* 0x3f800000030b7423 */ /* 0x001fc80000000108 */ /*01c0*/ FFMA R11, R8, R11, R8 ; /* 0x0000000b080b7223 */ /* 0x000fe40000000008 */ /*01d0*/ FCHK P0, R0, R3 ; /* 0x0000000300007302 */ /* 0x004e240000000000 */ /*01e0*/ FFMA R8, R0, R11, RZ ; /* 0x0000000b00087223 */ /* 0x000fc800000000ff */ /*01f0*/ FFMA R10, -R3, R8, R0 ; /* 0x00000008030a7223 */ /* 0x000fc80000000100 */ /*0200*/ FFMA R11, R11, R10, R8 ; /* 0x0000000a0b0b7223 */ /* 0x000fe20000000008 */ /*0210*/ @!P0 BRA 0x250 ; /* 0x0000003000008947 */ /* 0x001fea0003800000 */ /*0220*/ MOV R8, 0x240 ; /* 0x0000024000087802 */ /* 0x000fe40000000f00 */ /*0230*/ CALL.REL.NOINC 0x5d0 ; /* 0x0000039000007944 */ /* 0x000fea0003c00000 */ /*0240*/ IMAD.MOV.U32 R11, RZ, RZ, R0 ; /* 0x000000ffff0b7224 */ /* 0x001fe400078e0000 */ /*0250*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0260*/ STG.E [R4.64], R11 ; /* 0x0000000b04007986 */ /* 0x0001e4000c101904 */ /*0270*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0280*/ IADD3 R9, R9, 0x100, RZ ; /* 0x0000010009097810 */ /* 0x000fc80007ffe0ff */ /*0290*/ ISETP.GT.U32.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x000fc80003f04070 */ /*02a0*/ ISETP.GT.AND.EX P0, PT, R16, RZ, PT, P0 ; /* 0x000000ff1000720c */ /* 0x000fda0003f04300 */ /*02b0*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*02c0*/ LDG.E R6, [R6.64+0x400] ; /* 0x0004000406067981 */ /* 0x000ea2000c1e1900 */ /*02d0*/ MUFU.RCP R0, R3 ; /* 0x0000000300007308 */ /* 0x000e620000001000 */ /*02e0*/ BSSY B0, 0x3b0 ; /* 0x000000c000007945 */ /* 0x000fe20003800000 */ /*02f0*/ FFMA R9, -R3, R0, 1 ; /* 0x3f80000003097423 */ /* 0x002fc80000000100 */ /*0300*/ FFMA R0, R0, R9, R0 ; /* 0x0000000900007223 */ /* 0x000fe40000000000 */ /*0310*/ FCHK P0, R6, R3 ; /* 0x0000000306007302 */ /* 0x004e640000000000 */ /*0320*/ FFMA R9, R0, R6, RZ ; /* 0x0000000600097223 */ /* 0x000fc800000000ff */ /*0330*/ FFMA R2, -R3, R9, R6 ; /* 0x0000000903027223 */ /* 0x000fc80000000106 */ /*0340*/ FFMA R9, R0, R2, R9 ; /* 0x0000000200097223 */ /* 0x000fe20000000009 */ /*0350*/ @!P0 BRA 0x3a0 ; /* 0x0000004000008947 */ /* 0x002fea0003800000 */ /*0360*/ IMAD.MOV.U32 R0, RZ, RZ, R6 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0006 */ /*0370*/ MOV R8, 0x390 ; /* 0x0000039000087802 */ /* 0x000fe40000000f00 */ /*0380*/ CALL.REL.NOINC 0x5d0 ; /* 0x0000024000007944 */ /* 0x001fea0003c00000 */ /*0390*/ IMAD.MOV.U32 R9, RZ, RZ, R0 ; /* 0x000000ffff097224 */ /* 0x001fe400078e0000 */ /*03a0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*03b0*/ STG.E [R4.64+0x400], R9 ; /* 0x0004000904007986 */ /* 0x000fe2000c101904 */ /*03c0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*03d0*/ LDG.E R0, [R6.64] ; /* 0x0000000406007981 */ /* 0x000ea2000c1e1900 */ /*03e0*/ I2FP.F32.S32 R3, c[0x0][0x17c] ; /* 0x00005f0000037a45 */ /* 0x000fe20000201400 */ /*03f0*/ BSSY B0, 0x4c0 ; /* 0x000000c000007945 */ /* 0x000fe60003800000 */ /*0400*/ MUFU.RCP R2, R3 ; /* 0x0000000300027308 */ /* 0x000e240000001000 */ /*0410*/ FFMA R9, -R3, R2, 1 ; /* 0x3f80000003097423 */ /* 0x001fc80000000102 */ /*0420*/ FFMA R11, R2, R9, R2 ; /* 0x00000009020b7223 */ /* 0x000fe40000000002 */ /*0430*/ FCHK P0, R0, R3 ; /* 0x0000000300007302 */ /* 0x004e240000000000 */ /*0440*/ FFMA R9, R0, R11, RZ ; /* 0x0000000b00097223 */ /* 0x000fc800000000ff */ /*0450*/ FFMA R2, R9, -R3, R0 ; /* 0x8000000309027223 */ /* 0x000fc80000000000 */ /*0460*/ FFMA R9, R2, R11, R9 ; /* 0x0000000b02097223 */ /* 0x000fe20000000009 */ /*0470*/ @!P0 BRA 0x4b0 ; /* 0x0000003000008947 */ /* 0x001fea0003800000 */ /*0480*/ MOV R8, 0x4a0 ; /* 0x000004a000087802 */ /* 0x000fe40000000f00 */ /*0490*/ CALL.REL.NOINC 0x5d0 ; /* 0x0000013000007944 */ /* 0x000fea0003c00000 */ /*04a0*/ IMAD.MOV.U32 R9, RZ, RZ, R0 ; /* 0x000000ffff097224 */ /* 0x001fe400078e0000 */ /*04b0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*04c0*/ STG.E [R4.64], R9 ; /* 0x0000000904007986 */ /* 0x0001e8000c101904 */ /*04d0*/ LDG.E R0, [R6.64+0x400] ; /* 0x0004000406007981 */ /* 0x000ea2000c1e1900 */ /*04e0*/ MUFU.RCP R2, R3 ; /* 0x0000000300027308 */ /* 0x000e620000001000 */ /*04f0*/ BSSY B0, 0x5b0 ; /* 0x000000b000007945 */ /* 0x000fe20003800000 */ /*0500*/ FFMA R11, -R3, R2, 1 ; /* 0x3f800000030b7423 */ /* 0x002fc80000000102 */ /*0510*/ FFMA R13, R2, R11, R2 ; /* 0x0000000b020d7223 */ /* 0x000fe40000000002 */ /*0520*/ FCHK P0, R0, R3 ; /* 0x0000000300007302 */ /* 0x004e640000000000 */ /*0530*/ FFMA R11, R0, R13, RZ ; /* 0x0000000d000b7223 */ /* 0x000fc800000000ff */ /*0540*/ FFMA R2, R11, -R3, R0 ; /* 0x800000030b027223 */ /* 0x000fc80000000000 */ /*0550*/ FFMA R11, R2, R13, R11 ; /* 0x0000000d020b7223 */ /* 0x000fe2000000000b */ /*0560*/ @!P0 BRA 0x5a0 ; /* 0x0000003000008947 */ /* 0x002fea0003800000 */ /*0570*/ MOV R8, 0x590 ; /* 0x0000059000087802 */ /* 0x001fe40000000f00 */ /*0580*/ CALL.REL.NOINC 0x5d0 ; /* 0x0000004000007944 */ /* 0x000fea0003c00000 */ /*0590*/ IMAD.MOV.U32 R11, RZ, RZ, R0 ; /* 0x000000ffff0b7224 */ /* 0x001fe400078e0000 */ /*05a0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x001fea0003800000 */ /*05b0*/ STG.E [R4.64+0x400], R11 ; /* 0x0004000b04007986 */ /* 0x000fe2000c101904 */ /*05c0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*05d0*/ SHF.R.U32.HI R11, RZ, 0x17, R3.reuse ; /* 0x00000017ff0b7819 */ /* 0x100fe20000011603 */ /*05e0*/ BSSY B2, 0xc20 ; /* 0x0000063000027945 */ /* 0x000fe20003800000 */ /*05f0*/ SHF.R.U32.HI R10, RZ, 0x17, R0 ; /* 0x00000017ff0a7819 */ /* 0x000fe40000011600 */ /*0600*/ LOP3.LUT R18, R11, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff0b127812 */ /* 0x000fe200078ec0ff */ /*0610*/ IMAD.MOV.U32 R11, RZ, RZ, R3 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e0003 */ /*0620*/ LOP3.LUT R14, R10, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff0a0e7812 */ /* 0x000fe400078ec0ff */ /*0630*/ IADD3 R13, R18, -0x1, RZ ; /* 0xffffffff120d7810 */ /* 0x000fc40007ffe0ff */ /*0640*/ IADD3 R12, R14, -0x1, RZ ; /* 0xffffffff0e0c7810 */ /* 0x000fe40007ffe0ff */ /*0650*/ ISETP.GT.U32.AND P0, PT, R13, 0xfd, PT ; /* 0x000000fd0d00780c */ /* 0x000fc80003f04070 */ /*0660*/ ISETP.GT.U32.OR P0, PT, R12, 0xfd, P0 ; /* 0x000000fd0c00780c */ /* 0x000fda0000704470 */ /*0670*/ @!P0 IMAD.MOV.U32 R10, RZ, RZ, RZ ; /* 0x000000ffff0a8224 */ /* 0x000fe200078e00ff */ /*0680*/ @!P0 BRA 0x800 ; /* 0x0000017000008947 */ /* 0x000fea0003800000 */ /*0690*/ FSETP.GTU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fe40003f1c200 */ /*06a0*/ FSETP.GTU.FTZ.AND P1, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fc80003f3c200 */ /*06b0*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000703570 */ /*06c0*/ @P0 BRA 0xc00 ; /* 0x0000053000000947 */ /* 0x000fea0003800000 */ /*06d0*/ LOP3.LUT P0, RZ, R11, 0x7fffffff, R0, 0xc8, !PT ; /* 0x7fffffff0bff7812 */ /* 0x000fda000780c800 */ /*06e0*/ @!P0 BRA 0xbe0 ; /* 0x000004f000008947 */ /* 0x000fea0003800000 */ /*06f0*/ FSETP.NEU.FTZ.AND P2, PT, |R0|.reuse, +INF , PT ; /* 0x7f8000000000780b */ /* 0x040fe40003f5d200 */ /*0700*/ FSETP.NEU.FTZ.AND P1, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fe40003f3d200 */ /*0710*/ FSETP.NEU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fd60003f1d200 */ /*0720*/ @!P1 BRA !P2, 0xbe0 ; /* 0x000004b000009947 */ /* 0x000fea0005000000 */ /*0730*/ LOP3.LUT P2, RZ, R0, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff00ff7812 */ /* 0x000fc8000784c0ff */ /*0740*/ PLOP3.LUT P1, PT, P1, P2, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000f24572 */ /*0750*/ @P1 BRA 0xbc0 ; /* 0x0000046000001947 */ /* 0x000fea0003800000 */ /*0760*/ LOP3.LUT P1, RZ, R11, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff0bff7812 */ /* 0x000fc8000782c0ff */ /*0770*/ PLOP3.LUT P0, PT, P0, P1, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000702572 */ /*0780*/ @P0 BRA 0xb90 ; /* 0x0000040000000947 */ /* 0x000fea0003800000 */ /*0790*/ ISETP.GE.AND P0, PT, R12, RZ, PT ; /* 0x000000ff0c00720c */ /* 0x000fe40003f06270 */ /*07a0*/ ISETP.GE.AND P1, PT, R13, RZ, PT ; /* 0x000000ff0d00720c */ /* 0x000fd60003f26270 */ /*07b0*/ @P0 IMAD.MOV.U32 R10, RZ, RZ, RZ ; /* 0x000000ffff0a0224 */ /* 0x000fe200078e00ff */ /*07c0*/ @!P0 FFMA R0, R0, 1.84467440737095516160e+19, RZ ; /* 0x5f80000000008823 */ /* 0x000fe200000000ff */ /*07d0*/ @!P0 IMAD.MOV.U32 R10, RZ, RZ, -0x40 ; /* 0xffffffc0ff0a8424 */ /* 0x000fe200078e00ff */ /*07e0*/ @!P1 FFMA R11, R3, 1.84467440737095516160e+19, RZ ; /* 0x5f800000030b9823 */ /* 0x000fc800000000ff */ /*07f0*/ @!P1 IADD3 R10, R10, 0x40, RZ ; /* 0x000000400a0a9810 */ /* 0x000fe40007ffe0ff */ /*0800*/ LEA R12, R18, 0xc0800000, 0x17 ; /* 0xc0800000120c7811 */ /* 0x000fe200078eb8ff */ /*0810*/ BSSY B3, 0xb80 ; /* 0x0000036000037945 */ /* 0x000fe80003800000 */ /*0820*/ IMAD.IADD R12, R11, 0x1, -R12 ; /* 0x000000010b0c7824 */ /* 0x000fe200078e0a0c */ /*0830*/ IADD3 R11, R14, -0x7f, RZ ; /* 0xffffff810e0b7810 */ /* 0x000fc60007ffe0ff */ /*0840*/ MUFU.RCP R13, R12 ; /* 0x0000000c000d7308 */ /* 0x000e220000001000 */ /*0850*/ FADD.FTZ R15, -R12, -RZ ; /* 0x800000ff0c0f7221 */ /* 0x000fe20000010100 */ /*0860*/ IMAD R0, R11, -0x800000, R0 ; /* 0xff8000000b007824 */ /* 0x000fc600078e0200 */ /*0870*/ FFMA R14, R13, R15, 1 ; /* 0x3f8000000d0e7423 */ /* 0x001fc8000000000f */ /*0880*/ FFMA R20, R13, R14, R13 ; /* 0x0000000e0d147223 */ /* 0x000fc8000000000d */ /*0890*/ FFMA R13, R0, R20, RZ ; /* 0x00000014000d7223 */ /* 0x000fc800000000ff */ /*08a0*/ FFMA R14, R15, R13, R0 ; /* 0x0000000d0f0e7223 */ /* 0x000fc80000000000 */ /*08b0*/ FFMA R17, R20, R14, R13 ; /* 0x0000000e14117223 */ /* 0x000fe2000000000d */ /*08c0*/ IADD3 R13, R11, 0x7f, -R18 ; /* 0x0000007f0b0d7810 */ /* 0x000fc60007ffe812 */ /*08d0*/ FFMA R14, R15, R17, R0 ; /* 0x000000110f0e7223 */ /* 0x000fe40000000000 */ /*08e0*/ IMAD.IADD R13, R13, 0x1, R10 ; /* 0x000000010d0d7824 */ /* 0x000fe400078e020a */ /*08f0*/ FFMA R0, R20, R14, R17 ; /* 0x0000000e14007223 */ /* 0x000fca0000000011 */ /*0900*/ SHF.R.U32.HI R11, RZ, 0x17, R0 ; /* 0x00000017ff0b7819 */ /* 0x000fc80000011600 */ /*0910*/ LOP3.LUT R11, R11, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff0b0b7812 */ /* 0x000fca00078ec0ff */ /*0920*/ IMAD.IADD R15, R11, 0x1, R13 ; /* 0x000000010b0f7824 */ /* 0x000fca00078e020d */ /*0930*/ IADD3 R10, R15, -0x1, RZ ; /* 0xffffffff0f0a7810 */ /* 0x000fc80007ffe0ff */ /*0940*/ ISETP.GE.U32.AND P0, PT, R10, 0xfe, PT ; /* 0x000000fe0a00780c */ /* 0x000fda0003f06070 */ /*0950*/ @!P0 BRA 0xb60 ; /* 0x0000020000008947 */ /* 0x000fea0003800000 */ /*0960*/ ISETP.GT.AND P0, PT, R15, 0xfe, PT ; /* 0x000000fe0f00780c */ /* 0x000fda0003f04270 */ /*0970*/ @P0 BRA 0xb30 ; /* 0x000001b000000947 */ /* 0x000fea0003800000 */ /*0980*/ ISETP.GE.AND P0, PT, R15, 0x1, PT ; /* 0x000000010f00780c */ /* 0x000fda0003f06270 */ /*0990*/ @P0 BRA 0xb70 ; /* 0x000001d000000947 */ /* 0x000fea0003800000 */ /*09a0*/ ISETP.GE.AND P0, PT, R15, -0x18, PT ; /* 0xffffffe80f00780c */ /* 0x000fe40003f06270 */ /*09b0*/ LOP3.LUT R0, R0, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000000007812 */ /* 0x000fd600078ec0ff */ /*09c0*/ @!P0 BRA 0xb70 ; /* 0x000001a000008947 */ /* 0x000fea0003800000 */ /*09d0*/ FFMA.RZ R10, R20.reuse, R14.reuse, R17.reuse ; /* 0x0000000e140a7223 */ /* 0x1c0fe2000000c011 */ /*09e0*/ IADD3 R13, R15.reuse, 0x20, RZ ; /* 0x000000200f0d7810 */ /* 0x040fe20007ffe0ff */ /*09f0*/ FFMA.RM R11, R20, R14.reuse, R17.reuse ; /* 0x0000000e140b7223 */ /* 0x180fe20000004011 */ /*0a00*/ ISETP.NE.AND P2, PT, R15.reuse, RZ, PT ; /* 0x000000ff0f00720c */ /* 0x040fe40003f45270 */ /*0a10*/ LOP3.LUT R12, R10, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff0a0c7812 */ /* 0x000fe200078ec0ff */ /*0a20*/ FFMA.RP R10, R20, R14, R17 ; /* 0x0000000e140a7223 */ /* 0x000fe20000008011 */ /*0a30*/ IMAD.MOV R14, RZ, RZ, -R15 ; /* 0x000000ffff0e7224 */ /* 0x000fe200078e0a0f */ /*0a40*/ ISETP.NE.AND P1, PT, R15, RZ, PT ; /* 0x000000ff0f00720c */ /* 0x000fe40003f25270 */ /*0a50*/ LOP3.LUT R12, R12, 0x800000, RZ, 0xfc, !PT ; /* 0x008000000c0c7812 */ /* 0x000fc400078efcff */ /*0a60*/ FSETP.NEU.FTZ.AND P0, PT, R10, R11, PT ; /* 0x0000000b0a00720b */ /* 0x000fe40003f1d000 */ /*0a70*/ SHF.L.U32 R13, R12, R13, RZ ; /* 0x0000000d0c0d7219 */ /* 0x000fe400000006ff */ /*0a80*/ SEL R11, R14, RZ, P2 ; /* 0x000000ff0e0b7207 */ /* 0x000fe40001000000 */ /*0a90*/ ISETP.NE.AND P1, PT, R13, RZ, P1 ; /* 0x000000ff0d00720c */ /* 0x000fe40000f25270 */ /*0aa0*/ SHF.R.U32.HI R11, RZ, R11, R12 ; /* 0x0000000bff0b7219 */ /* 0x000fe4000001160c */ /*0ab0*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40000703570 */ /*0ac0*/ SHF.R.U32.HI R13, RZ, 0x1, R11 ; /* 0x00000001ff0d7819 */ /* 0x000fe4000001160b */ /*0ad0*/ SEL R10, RZ, 0x1, !P0 ; /* 0x00000001ff0a7807 */ /* 0x000fc80004000000 */ /*0ae0*/ LOP3.LUT R10, R10, 0x1, R13, 0xf8, !PT ; /* 0x000000010a0a7812 */ /* 0x000fc800078ef80d */ /*0af0*/ LOP3.LUT R10, R10, R11, RZ, 0xc0, !PT ; /* 0x0000000b0a0a7212 */ /* 0x000fca00078ec0ff */ /*0b00*/ IMAD.IADD R13, R13, 0x1, R10 ; /* 0x000000010d0d7824 */ /* 0x000fca00078e020a */ /*0b10*/ LOP3.LUT R0, R13, R0, RZ, 0xfc, !PT ; /* 0x000000000d007212 */ /* 0x000fe200078efcff */ /*0b20*/ BRA 0xb70 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0b30*/ LOP3.LUT R0, R0, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000000007812 */ /* 0x000fc800078ec0ff */ /*0b40*/ LOP3.LUT R0, R0, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000000007812 */ /* 0x000fe200078efcff */ /*0b50*/ BRA 0xb70 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0b60*/ IMAD R0, R13, 0x800000, R0 ; /* 0x008000000d007824 */ /* 0x000fe400078e0200 */ /*0b70*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*0b80*/ BRA 0xc10 ; /* 0x0000008000007947 */ /* 0x000fea0003800000 */ /*0b90*/ LOP3.LUT R0, R11, 0x80000000, R0, 0x48, !PT ; /* 0x800000000b007812 */ /* 0x000fc800078e4800 */ /*0ba0*/ LOP3.LUT R0, R0, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000000007812 */ /* 0x000fe200078efcff */ /*0bb0*/ BRA 0xc10 ; /* 0x0000005000007947 */ /* 0x000fea0003800000 */ /*0bc0*/ LOP3.LUT R0, R11, 0x80000000, R0, 0x48, !PT ; /* 0x800000000b007812 */ /* 0x000fe200078e4800 */ /*0bd0*/ BRA 0xc10 ; /* 0x0000003000007947 */ /* 0x000fea0003800000 */ /*0be0*/ MUFU.RSQ R0, -QNAN ; /* 0xffc0000000007908 */ /* 0x000e220000001400 */ /*0bf0*/ BRA 0xc10 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0c00*/ FADD.FTZ R0, R0, R3 ; /* 0x0000000300007221 */ /* 0x000fe40000010000 */ /*0c10*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0c20*/ IMAD.MOV.U32 R10, RZ, RZ, R8 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0008 */ /*0c30*/ IMAD.MOV.U32 R11, RZ, RZ, 0x0 ; /* 0x00000000ff0b7424 */ /* 0x000fc800078e00ff */ /*0c40*/ RET.REL.NODEC R10 0x0 ; /* 0xfffff3b00a007950 */ /* 0x000fea0003c3ffff */ /*0c50*/ BRA 0xc50; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0c60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ca0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ce0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cf0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIfEEfEEEEvT0_T1_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*0030*/ S2R R5, SR_TID.X ; /* 0x0000000000057919 */ /* 0x000e620000002100 */ /*0040*/ IMAD.WIDE.U32 R2, R2, 0x200, RZ ; /* 0x0000020002027825 */ /* 0x001fca00078e00ff */ /*0050*/ IADD3 R4, P1, -R2.reuse, c[0x0][0x160], RZ ; /* 0x0000580002047a10 */ /* 0x040fe40007f3e1ff */ /*0060*/ IADD3 R0, P2, R2, R5, RZ ; /* 0x0000000502007210 */ /* 0x002fe40007f5e0ff */ /*0070*/ ISETP.GT.U32.AND P0, PT, R4, 0x1ff, PT ; /* 0x000001ff0400780c */ /* 0x000fe40003f04070 */ /*0080*/ IADD3.X R6, ~R3, c[0x0][0x164], RZ, P1, !PT ; /* 0x0000590003067a10 */ /* 0x000fe20000ffe5ff */ /*0090*/ IMAD.X R3, RZ, RZ, R3, P2 ; /* 0x000000ffff037224 */ /* 0x000fe200010e0603 */ /*00a0*/ LEA R2, P1, R0, c[0x0][0x168], 0x2 ; /* 0x00005a0000027a11 */ /* 0x000fe400078210ff */ /*00b0*/ ISETP.GT.U32.AND.EX P0, PT, R6, RZ, PT, P0 ; /* 0x000000ff0600720c */ /* 0x000fc40003f04100 */ /*00c0*/ LEA.HI.X R3, R0, c[0x0][0x16c], R3, 0x2, P1 ; /* 0x00005b0000037a11 */ /* 0x000fd600008f1403 */ /*00d0*/ @P0 BRA 0x1a0 ; /* 0x000000c000000947 */ /* 0x000fea0003800000 */ /*00e0*/ ISETP.GT.U32.AND P0, PT, R4, R5, PT ; /* 0x000000050400720c */ /* 0x000fe40003f04070 */ /*00f0*/ SHF.R.S32.HI R6, RZ, 0x1f, R4 ; /* 0x0000001fff067819 */ /* 0x000fe40000011404 */ /*0100*/ IADD3 R0, R5, 0x100, RZ ; /* 0x0000010005007810 */ /* 0x000fe40007ffe0ff */ /*0110*/ ISETP.GT.U32.AND.EX P0, PT, R6, RZ, PT, P0 ; /* 0x000000ff0600720c */ /* 0x000fda0003f04100 */ /*0120*/ @P0 IMAD.MOV.U32 R7, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff070624 */ /* 0x000fca00078e00ff */ /*0130*/ @P0 STG.E [R2.64], R7 ; /* 0x0000000702000986 */ /* 0x0001e2000c101904 */ /*0140*/ ISETP.GT.U32.AND P0, PT, R4, R0, PT ; /* 0x000000000400720c */ /* 0x000fc80003f04070 */ /*0150*/ ISETP.GT.U32.AND.EX P0, PT, R6, RZ, PT, P0 ; /* 0x000000ff0600720c */ /* 0x000fda0003f04100 */ /*0160*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*0170*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff057624 */ /* 0x001fca00078e00ff */ /*0180*/ STG.E [R2.64+0x400], R5 ; /* 0x0004000502007986 */ /* 0x000fe2000c101904 */ /*0190*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*01a0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff057624 */ /* 0x000fca00078e00ff */ /*01b0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe8000c101904 */ /*01c0*/ STG.E [R2.64+0x400], R5 ; /* 0x0004000502007986 */ /* 0x000fe2000c101904 */ /*01d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*01e0*/ BRA 0x1e0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0200*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0210*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0220*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0230*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ ISETP.NE.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fe20003f05270 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fd80000000a00 */ /*0030*/ @!P0 BRA 0x3a20 ; /* 0x000039e000008947 */ /* 0x000fea0003800000 */ /*0040*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0050*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff027624 */ /* 0x000fe200078e00ff */ /*0060*/ BSSY B0, 0x39b0 ; /* 0x0000394000007945 */ /* 0x000fe80003800000 */ /*0070*/ LOP3.LUT P0, RZ, R2, 0xf, RZ, 0xc0, !PT ; /* 0x0000000f02ff7812 */ /* 0x000fda000780c0ff */ /*0080*/ @!P0 BRA 0x1df0 ; /* 0x00001d6000008947 */ /* 0x000fea0003800000 */ /*0090*/ MOV R2, c[0x0][0x170] ; /* 0x00005c0000027a02 */ /* 0x000fc80000000f00 */ /*00a0*/ ISETP.GE.AND P0, PT, R2, 0x1000, PT ; /* 0x000010000200780c */ /* 0x000fda0003f06270 */ /*00b0*/ @!P0 BRA 0x1070 ; /* 0x00000fb000008947 */ /* 0x000fea0003800000 */ /*00c0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x4 ; /* 0x00000004ff057424 */ /* 0x000fc800078e00ff */ /*00d0*/ IMAD.WIDE R4, R0, R5, c[0x0][0x160] ; /* 0x0000580000047625 */ /* 0x001fca00078e0205 */ /*00e0*/ LDG.E.CONSTANT R3, [R4.64] ; /* 0x0000000404037981 */ /* 0x000ea8000c1e9900 */ /*00f0*/ LDG.E.CONSTANT R6, [R4.64+0x400] ; /* 0x0004000404067981 */ /* 0x000ea8000c1e9900 */ /*0100*/ LDG.E.CONSTANT R7, [R4.64+0x800] ; /* 0x0008000404077981 */ /* 0x000ee8000c1e9900 */ /*0110*/ LDG.E.CONSTANT R8, [R4.64+0xc00] ; /* 0x000c000404087981 */ /* 0x000f28000c1e9900 */ /*0120*/ LDG.E.CONSTANT R9, [R4.64+0x1000] ; /* 0x0010000404097981 */ /* 0x000f68000c1e9900 */ /*0130*/ LDG.E.CONSTANT R10, [R4.64+0x1400] ; /* 0x00140004040a7981 */ /* 0x000f68000c1e9900 */ /*0140*/ LDG.E.CONSTANT R11, [R4.64+0x1800] ; /* 0x00180004040b7981 */ /* 0x000f68000c1e9900 */ /*0150*/ LDG.E.CONSTANT R12, [R4.64+0x1c00] ; /* 0x001c0004040c7981 */ /* 0x000f68000c1e9900 */ /*0160*/ LDG.E.CONSTANT R13, [R4.64+0x2000] ; /* 0x00200004040d7981 */ /* 0x000f68000c1e9900 */ /*0170*/ LDG.E.CONSTANT R14, [R4.64+0x2400] ; /* 0x00240004040e7981 */ /* 0x000f68000c1e9900 */ /*0180*/ LDG.E.CONSTANT R15, [R4.64+0x2800] ; /* 0x00280004040f7981 */ /* 0x000f68000c1e9900 */ /*0190*/ LDG.E.CONSTANT R16, [R4.64+0x2c00] ; /* 0x002c000404107981 */ /* 0x000f68000c1e9900 */ /*01a0*/ LDG.E.CONSTANT R17, [R4.64+0x3000] ; /* 0x0030000404117981 */ /* 0x000f68000c1e9900 */ /*01b0*/ LDG.E.CONSTANT R18, [R4.64+0x3400] ; /* 0x0034000404127981 */ /* 0x000f68000c1e9900 */ /*01c0*/ LDG.E.CONSTANT R19, [R4.64+0x3800] ; /* 0x0038000404137981 */ /* 0x000f68000c1e9900 */ /*01d0*/ LDG.E.CONSTANT R20, [R4.64+0x3c00] ; /* 0x003c000404147981 */ /* 0x000f62000c1e9900 */ /*01e0*/ ISETP.GE.AND P0, PT, R2, 0x2000, PT ; /* 0x000020000200780c */ /* 0x000fe20003f06270 */ /*01f0*/ FADD R6, R3, R6 ; /* 0x0000000603067221 */ /* 0x004fc80000000000 */ /*0200*/ FADD R7, R7, R6 ; /* 0x0000000607077221 */ /* 0x008fc80000000000 */ /*0210*/ FADD R8, R8, R7 ; /* 0x0000000708087221 */ /* 0x010fe20000000000 */ /*0220*/ MOV R7, 0x1000 ; /* 0x0000100000077802 */ /* 0x000fc60000000f00 */ /*0230*/ FADD R9, R9, R8 ; /* 0x0000000809097221 */ /* 0x020fc80000000000 */ /*0240*/ FADD R10, R10, R9 ; /* 0x000000090a0a7221 */ /* 0x000fc80000000000 */ /*0250*/ FADD R11, R11, R10 ; /* 0x0000000a0b0b7221 */ /* 0x000fc80000000000 */ /*0260*/ FADD R12, R12, R11 ; /* 0x0000000b0c0c7221 */ /* 0x000fc80000000000 */ /*0270*/ FADD R13, R13, R12 ; /* 0x0000000c0d0d7221 */ /* 0x000fc80000000000 */ /*0280*/ FADD R14, R14, R13 ; /* 0x0000000d0e0e7221 */ /* 0x000fc80000000000 */ /*0290*/ FADD R15, R15, R14 ; /* 0x0000000e0f0f7221 */ /* 0x000fc80000000000 */ /*02a0*/ FADD R16, R16, R15 ; /* 0x0000000f10107221 */ /* 0x000fc80000000000 */ /*02b0*/ FADD R17, R17, R16 ; /* 0x0000001011117221 */ /* 0x000fc80000000000 */ /*02c0*/ FADD R18, R18, R17 ; /* 0x0000001112127221 */ /* 0x000fc80000000000 */ /*02d0*/ FADD R19, R19, R18 ; /* 0x0000001213137221 */ /* 0x000fc80000000000 */ /*02e0*/ FADD R10, R20, R19 ; /* 0x00000013140a7221 */ /* 0x000fe20000000000 */ /*02f0*/ @!P0 BRA 0x5d0 ; /* 0x000002d000008947 */ /* 0x000fea0003800000 */ /*0300*/ IADD3 R6, R2, -0x1000, RZ ; /* 0xfffff00002067810 */ /* 0x000fe20007ffe0ff */ /*0310*/ IMAD.MOV.U32 R2, RZ, RZ, R4 ; /* 0x000000ffff027224 */ /* 0x000fe200078e0004 */ /*0320*/ MOV R3, R5 ; /* 0x0000000500037202 */ /* 0x000fe40000000f00 */ /*0330*/ MOV R7, 0x1000 ; /* 0x0000100000077802 */ /* 0x000fe20000000f00 */ /*0340*/ IMAD.MOV.U32 R4, RZ, RZ, R6 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0006 */ /*0350*/ LDG.E.CONSTANT R9, [R2.64+0x4000] ; /* 0x0040000402097981 */ /* 0x0000a8000c1e9900 */ /*0360*/ LDG.E.CONSTANT R11, [R2.64+0x4400] ; /* 0x00440004020b7981 */ /* 0x0000e8000c1e9900 */ /*0370*/ LDG.E.CONSTANT R12, [R2.64+0x4800] ; /* 0x00480004020c7981 */ /* 0x000128000c1e9900 */ /*0380*/ LDG.E.CONSTANT R13, [R2.64+0x4c00] ; /* 0x004c0004020d7981 */ /* 0x000168000c1e9900 */ /*0390*/ LDG.E.CONSTANT R14, [R2.64+0x5000] ; /* 0x00500004020e7981 */ /* 0x000168000c1e9900 */ /*03a0*/ LDG.E.CONSTANT R15, [R2.64+0x5400] ; /* 0x00540004020f7981 */ /* 0x000168000c1e9900 */ /*03b0*/ LDG.E.CONSTANT R16, [R2.64+0x5800] ; /* 0x0058000402107981 */ /* 0x000168000c1e9900 */ /*03c0*/ LDG.E.CONSTANT R17, [R2.64+0x5c00] ; /* 0x005c000402117981 */ /* 0x000168000c1e9900 */ /*03d0*/ LDG.E.CONSTANT R18, [R2.64+0x6000] ; /* 0x0060000402127981 */ /* 0x000168000c1e9900 */ /*03e0*/ LDG.E.CONSTANT R19, [R2.64+0x6400] ; /* 0x0064000402137981 */ /* 0x000168000c1e9900 */ /*03f0*/ LDG.E.CONSTANT R20, [R2.64+0x6800] ; /* 0x0068000402147981 */ /* 0x000168000c1e9900 */ /*0400*/ LDG.E.CONSTANT R21, [R2.64+0x6c00] ; /* 0x006c000402157981 */ /* 0x000168000c1e9900 */ /*0410*/ LDG.E.CONSTANT R22, [R2.64+0x7000] ; /* 0x0070000402167981 */ /* 0x000168000c1e9900 */ /*0420*/ LDG.E.CONSTANT R23, [R2.64+0x7400] ; /* 0x0074000402177981 */ /* 0x000168000c1e9900 */ /*0430*/ LDG.E.CONSTANT R8, [R2.64+0x7800] ; /* 0x0078000402087981 */ /* 0x000168000c1e9900 */ /*0440*/ LDG.E.CONSTANT R5, [R2.64+0x7c00] ; /* 0x007c000402057981 */ /* 0x000162000c1e9900 */ /*0450*/ ISETP.GE.AND P0, PT, R4, 0x1000, PT ; /* 0x000010000400780c */ /* 0x000fc40003f06270 */ /*0460*/ IADD3 R2, P1, R2, 0x4000, RZ ; /* 0x0000400002027810 */ /* 0x001fc80007f3e0ff */ /*0470*/ IADD3.X R3, RZ, R3, RZ, P1, !PT ; /* 0x00000003ff037210 */ /* 0x000fe20000ffe4ff */ /*0480*/ FADD R10, R9, R10 ; /* 0x0000000a090a7221 */ /* 0x004fc80000000000 */ /*0490*/ FADD R11, R11, R10 ; /* 0x0000000a0b0b7221 */ /* 0x008fc80000000000 */ /*04a0*/ FADD R12, R12, R11 ; /* 0x0000000b0c0c7221 */ /* 0x010fc80000000000 */ /*04b0*/ FADD R13, R13, R12 ; /* 0x0000000c0d0d7221 */ /* 0x020fc80000000000 */ /*04c0*/ FADD R14, R14, R13 ; /* 0x0000000d0e0e7221 */ /* 0x000fc80000000000 */ /*04d0*/ FADD R15, R15, R14 ; /* 0x0000000e0f0f7221 */ /* 0x000fc80000000000 */ /*04e0*/ FADD R16, R16, R15 ; /* 0x0000000f10107221 */ /* 0x000fc80000000000 */ /*04f0*/ FADD R17, R17, R16 ; /* 0x0000001011117221 */ /* 0x000fc80000000000 */ /*0500*/ FADD R18, R18, R17 ; /* 0x0000001112127221 */ /* 0x000fc80000000000 */ /*0510*/ FADD R19, R19, R18 ; /* 0x0000001213137221 */ /* 0x000fc80000000000 */ /*0520*/ FADD R20, R20, R19 ; /* 0x0000001314147221 */ /* 0x000fc80000000000 */ /*0530*/ FADD R21, R21, R20 ; /* 0x0000001415157221 */ /* 0x000fc80000000000 */ /*0540*/ FADD R22, R22, R21 ; /* 0x0000001516167221 */ /* 0x000fc80000000000 */ /*0550*/ FADD R23, R23, R22 ; /* 0x0000001617177221 */ /* 0x000fc80000000000 */ /*0560*/ FADD R8, R8, R23 ; /* 0x0000001708087221 */ /* 0x000fc80000000000 */ /*0570*/ FADD R10, R5, R8 ; /* 0x00000008050a7221 */ /* 0x000fe20000000000 */ /*0580*/ @!P0 BRA 0xe10 ; /* 0x0000088000008947 */ /* 0x000fea0003800000 */ /*0590*/ IADD3 R7, R7, 0x1000, RZ ; /* 0x0000100007077810 */ /* 0x000fe40007ffe0ff */ /*05a0*/ IADD3 R4, R4, -0x1000, RZ ; /* 0xfffff00004047810 */ /* 0x000fe40007ffe0ff */ /*05b0*/ ISETP.GT.AND P0, PT, R7, R6, PT ; /* 0x000000060700720c */ /* 0x000fda0003f04270 */ /*05c0*/ @!P0 BRA 0x350 ; /* 0xfffffd8000008947 */ /* 0x000fea000383ffff */ /*05d0*/ ISETP.GE.AND P0, PT, R7, c[0x0][0x170], PT ; /* 0x00005c0007007a0c */ /* 0x000fda0003f06270 */ /*05e0*/ @P0 BRA 0xe10 ; /* 0x0000082000000947 */ /* 0x000fea0003800000 */ /*05f0*/ IADD3 R11, -R7, c[0x0][0x170], RZ ; /* 0x00005c00070b7a10 */ /* 0x000fe20007ffe1ff */ /*0600*/ BSSY B1, 0xe10 ; /* 0x0000080000017945 */ /* 0x000fe60003800000 */ /*0610*/ ISETP.GE.AND P0, PT, R0, R11, PT ; /* 0x0000000b0000720c */ /* 0x000fda0003f06270 */ /*0620*/ @P0 BRA 0xe00 ; /* 0x000007d000000947 */ /* 0x000fea0003800000 */ /*0630*/ LOP3.LUT R2, RZ, R0.reuse, RZ, 0x33, !PT ; /* 0x00000000ff027212 */ /* 0x080fe200078e33ff */ /*0640*/ BSSY B2, 0x7a0 ; /* 0x0000015000027945 */ /* 0x000fe20003800000 */ /*0650*/ MOV R12, R0 ; /* 0x00000000000c7202 */ /* 0x000fe40000000f00 */ /*0660*/ IADD3 R3, -R7, c[0x0][0x170], R2 ; /* 0x00005c0007037a10 */ /* 0x000fc80007ffe102 */ /*0670*/ LEA.HI R2, R3.reuse, 0x1, RZ, 0x18 ; /* 0x0000000103027811 */ /* 0x040fe400078fc0ff */ /*0680*/ ISETP.GE.U32.AND P1, PT, R3, 0x300, PT ; /* 0x000003000300780c */ /* 0x000fe40003f26070 */ /*0690*/ LOP3.LUT P0, R4, R2, 0x3, RZ, 0xc0, !PT ; /* 0x0000000302047812 */ /* 0x000fda000780c0ff */ /*06a0*/ @!P0 BRA 0x790 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*06b0*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fe20000000f00 */ /*06c0*/ IMAD.IADD R2, R0, 0x1, R7 ; /* 0x0000000100027824 */ /* 0x000fe400078e0207 */ /*06d0*/ IMAD.MOV.U32 R12, RZ, RZ, R0 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e0000 */ /*06e0*/ IMAD.WIDE R2, R2, R3, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fca00078e0203 */ /*06f0*/ MOV R5, R3 ; /* 0x0000000300057202 */ /* 0x000fc80000000f00 */ /*0700*/ MOV R3, R5 ; /* 0x0000000500037202 */ /* 0x000fcc0000000f00 */ /*0710*/ LDG.E.CONSTANT R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x0000a2000c1e9900 */ /*0720*/ IADD3 R4, R4, -0x1, RZ ; /* 0xffffffff04047810 */ /* 0x000fe40007ffe0ff */ /*0730*/ IADD3 R12, R12, 0x100, RZ ; /* 0x000001000c0c7810 */ /* 0x000fe40007ffe0ff */ /*0740*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f05270 */ /*0750*/ IADD3 R2, P2, R2, 0x400, RZ ; /* 0x0000040002027810 */ /* 0x001fc80007f5e0ff */ /*0760*/ IADD3.X R5, RZ, R5, RZ, P2, !PT ; /* 0x00000005ff057210 */ /* 0x000fe200017fe4ff */ /*0770*/ FADD R10, R3, R10 ; /* 0x0000000a030a7221 */ /* 0x004fcc0000000000 */ /*0780*/ @P0 BRA 0x700 ; /* 0xffffff7000000947 */ /* 0x000fea000383ffff */ /*0790*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*07a0*/ @!P1 BRA 0xe00 ; /* 0x0000065000009947 */ /* 0x000fea0003800000 */ /*07b0*/ IADD3 R3, R11, -R12, RZ ; /* 0x8000000c0b037210 */ /* 0x000fe20007ffe0ff */ /*07c0*/ IMAD.IADD R7, R12, 0x1, R7 ; /* 0x000000010c077824 */ /* 0x000fe200078e0207 */ /*07d0*/ MOV R9, 0x4 ; /* 0x0000000400097802 */ /* 0x000fe20000000f00 */ /*07e0*/ BSSY B2, 0xb70 ; /* 0x0000038000027945 */ /* 0x000fe20003800000 */ /*07f0*/ ISETP.GT.AND P1, PT, R3, 0xc00, PT ; /* 0x00000c000300780c */ /* 0x000fe40003f24270 */ /*0800*/ IADD3 R2, R7.reuse, 0x300, RZ ; /* 0x0000030007027810 */ /* 0x040fe20007ffe0ff */ /*0810*/ IMAD.WIDE R4, R7.reuse, R9.reuse, c[0x0][0x160] ; /* 0x0000580007047625 */ /* 0x0c0fe200078e0209 */ /*0820*/ IADD3 R6, R7.reuse, 0x200, RZ ; /* 0x0000020007067810 */ /* 0x040fe40007ffe0ff */ /*0830*/ IADD3 R8, R7, 0x100, RZ ; /* 0x0000010007087810 */ /* 0x000fe20007ffe0ff */ /*0840*/ IMAD.WIDE R2, R2, R9, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fe200078e0209 */ /*0850*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc60003f0f070 */ /*0860*/ IMAD.WIDE R6, R6, R9, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fc800078e0209 */ /*0870*/ IMAD.WIDE R8, R8, R9, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0209 */ /*0880*/ @!P1 BRA 0xb60 ; /* 0x000002d000009947 */ /* 0x000fea0003800000 */ /*0890*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*08a0*/ IADD3 R13, R11, -0xc00, RZ ; /* 0xfffff4000b0d7810 */ /* 0x000fe40007ffe0ff */ /*08b0*/ LDG.E.CONSTANT R21, [R4.64] ; /* 0x0000000404157981 */ /* 0x0000a8000c1e9900 */ /*08c0*/ LDG.E.CONSTANT R22, [R8.64] ; /* 0x0000000408167981 */ /* 0x0002e8000c1e9900 */ /*08d0*/ LDG.E.CONSTANT R24, [R6.64] ; /* 0x0000000406187981 */ /* 0x000968000c1e9900 */ /*08e0*/ LDG.E.CONSTANT R26, [R2.64] ; /* 0x00000004021a7981 */ /* 0x000168000c1e9900 */ /*08f0*/ LDG.E.CONSTANT R28, [R4.64+0x1000] ; /* 0x00100004041c7981 */ /* 0x000168000c1e9900 */ /*0900*/ LDG.E.CONSTANT R30, [R8.64+0x1000] ; /* 0x00100004081e7981 */ /* 0x000368000c1e9900 */ /*0910*/ LDG.E.CONSTANT R32, [R6.64+0x1000] ; /* 0x0010000406207981 */ /* 0x000968000c1e9900 */ /*0920*/ LDG.E.CONSTANT R34, [R2.64+0x1000] ; /* 0x0010000402227981 */ /* 0x000168000c1e9900 */ /*0930*/ LDG.E.CONSTANT R36, [R4.64+0x2000] ; /* 0x0020000404247981 */ /* 0x000168000c1e9900 */ /*0940*/ LDG.E.CONSTANT R20, [R8.64+0x2000] ; /* 0x0020000408147981 */ /* 0x000368000c1e9900 */ /*0950*/ LDG.E.CONSTANT R19, [R6.64+0x2000] ; /* 0x0020000406137981 */ /* 0x000968000c1e9900 */ /*0960*/ LDG.E.CONSTANT R18, [R2.64+0x2000] ; /* 0x0020000402127981 */ /* 0x000168000c1e9900 */ /*0970*/ LDG.E.CONSTANT R17, [R4.64+0x3000] ; /* 0x0030000404117981 */ /* 0x000168000c1e9900 */ /*0980*/ LDG.E.CONSTANT R16, [R8.64+0x3000] ; /* 0x0030000408107981 */ /* 0x000368000c1e9900 */ /*0990*/ LDG.E.CONSTANT R15, [R6.64+0x3000] ; /* 0x00300004060f7981 */ /* 0x000968000c1e9900 */ /*09a0*/ LDG.E.CONSTANT R14, [R2.64+0x3000] ; /* 0x00300004020e7981 */ /* 0x000362000c1e9900 */ /*09b0*/ IADD3 R12, R12, 0x1000, RZ ; /* 0x000010000c0c7810 */ /* 0x000fc40007ffe0ff */ /*09c0*/ IADD3 R4, P5, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fe40007fbe0ff */ /*09d0*/ ISETP.GE.AND P1, PT, R12, R13, PT ; /* 0x0000000d0c00720c */ /* 0x000fe40003f26270 */ /*09e0*/ IADD3 R6, P3, R6, 0x4000, RZ ; /* 0x0000400006067810 */ /* 0x010fe20007f7e0ff */ /*09f0*/ IMAD.X R5, RZ, RZ, R5, P5 ; /* 0x000000ffff057224 */ /* 0x000fe200028e0605 */ /*0a00*/ IADD3 R8, P4, R8, 0x4000, RZ ; /* 0x0000400008087810 */ /* 0x002fe40007f9e0ff */ /*0a10*/ IADD3 R2, P2, R2, 0x4000, RZ ; /* 0x0000400002027810 */ /* 0x000fe40007f5e0ff */ /*0a20*/ IADD3.X R7, RZ, R7, RZ, P3, !PT ; /* 0x00000007ff077210 */ /* 0x000fc40001ffe4ff */ /*0a30*/ IADD3.X R9, RZ, R9, RZ, P4, !PT ; /* 0x00000009ff097210 */ /* 0x000fe200027fe4ff */ /*0a40*/ IMAD.X R3, RZ, RZ, R3, P2 ; /* 0x000000ffff037224 */ /* 0x000fe200010e0603 */ /*0a50*/ FADD R21, R21, R10 ; /* 0x0000000a15157221 */ /* 0x004fc80000000000 */ /*0a60*/ FADD R21, R21, R22 ; /* 0x0000001615157221 */ /* 0x008fc80000000000 */ /*0a70*/ FADD R21, R21, R24 ; /* 0x0000001815157221 */ /* 0x020fc80000000000 */ /*0a80*/ FADD R21, R21, R26 ; /* 0x0000001a15157221 */ /* 0x000fc80000000000 */ /*0a90*/ FADD R21, R21, R28 ; /* 0x0000001c15157221 */ /* 0x000fc80000000000 */ /*0aa0*/ FADD R21, R21, R30 ; /* 0x0000001e15157221 */ /* 0x000fc80000000000 */ /*0ab0*/ FADD R21, R21, R32 ; /* 0x0000002015157221 */ /* 0x000fc80000000000 */ /*0ac0*/ FADD R21, R21, R34 ; /* 0x0000002215157221 */ /* 0x000fc80000000000 */ /*0ad0*/ FADD R21, R21, R36 ; /* 0x0000002415157221 */ /* 0x000fc80000000000 */ /*0ae0*/ FADD R20, R21, R20 ; /* 0x0000001415147221 */ /* 0x000fc80000000000 */ /*0af0*/ FADD R19, R20, R19 ; /* 0x0000001314137221 */ /* 0x000fc80000000000 */ /*0b00*/ FADD R18, R19, R18 ; /* 0x0000001213127221 */ /* 0x000fc80000000000 */ /*0b10*/ FADD R17, R18, R17 ; /* 0x0000001112117221 */ /* 0x000fc80000000000 */ /*0b20*/ FADD R16, R17, R16 ; /* 0x0000001011107221 */ /* 0x000fc80000000000 */ /*0b30*/ FADD R15, R16, R15 ; /* 0x0000000f100f7221 */ /* 0x000fc80000000000 */ /*0b40*/ FADD R10, R15, R14 ; /* 0x0000000e0f0a7221 */ /* 0x000fe20000000000 */ /*0b50*/ @!P1 BRA 0x8b0 ; /* 0xfffffd5000009947 */ /* 0x000fea000383ffff */ /*0b60*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0b70*/ IADD3 R13, R11, -R12, RZ ; /* 0x8000000c0b0d7210 */ /* 0x000fe20007ffe0ff */ /*0b80*/ BSSY B2, 0xd60 ; /* 0x000001d000027945 */ /* 0x000fe60003800000 */ /*0b90*/ ISETP.GT.AND P1, PT, R13, 0x400, PT ; /* 0x000004000d00780c */ /* 0x000fda0003f24270 */ /*0ba0*/ @!P1 BRA 0xd50 ; /* 0x000001a000009947 */ /* 0x000fea0003800000 */ /*0bb0*/ LDG.E.CONSTANT R13, [R4.64] ; /* 0x00000004040d7981 */ /* 0x0000a8000c1e9900 */ /*0bc0*/ LDG.E.CONSTANT R14, [R8.64] ; /* 0x00000004080e7981 */ /* 0x0002e8000c1e9900 */ /*0bd0*/ LDG.E.CONSTANT R16, [R6.64] ; /* 0x0000000406107981 */ /* 0x000968000c1e9900 */ /*0be0*/ LDG.E.CONSTANT R18, [R2.64] ; /* 0x0000000402127981 */ /* 0x000168000c1e9900 */ /*0bf0*/ LDG.E.CONSTANT R20, [R4.64+0x1000] ; /* 0x0010000404147981 */ /* 0x000168000c1e9900 */ /*0c00*/ LDG.E.CONSTANT R22, [R8.64+0x1000] ; /* 0x0010000408167981 */ /* 0x000368000c1e9900 */ /*0c10*/ LDG.E.CONSTANT R24, [R6.64+0x1000] ; /* 0x0010000406187981 */ /* 0x000968000c1e9900 */ /*0c20*/ LDG.E.CONSTANT R26, [R2.64+0x1000] ; /* 0x00100004021a7981 */ /* 0x000962000c1e9900 */ /*0c30*/ IADD3 R4, P4, R4, 0x2000, RZ ; /* 0x0000200004047810 */ /* 0x001fc40007f9e0ff */ /*0c40*/ IADD3 R8, P3, R8, 0x2000, RZ ; /* 0x0000200008087810 */ /* 0x002fe40007f7e0ff */ /*0c50*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0c60*/ IADD3 R6, P2, R6, 0x2000, RZ ; /* 0x0000200006067810 */ /* 0x010fe40007f5e0ff */ /*0c70*/ IADD3 R12, R12, 0x800, RZ ; /* 0x000008000c0c7810 */ /* 0x000fe40007ffe0ff */ /*0c80*/ IADD3 R2, P1, R2, 0x2000, RZ ; /* 0x0000200002027810 */ /* 0x000fe20007f3e0ff */ /*0c90*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fe200010e0607 */ /*0ca0*/ IADD3.X R9, RZ, R9, RZ, P3, !PT ; /* 0x00000009ff097210 */ /* 0x000fc40001ffe4ff */ /*0cb0*/ IADD3.X R3, RZ, R3, RZ, P1, !PT ; /* 0x00000003ff037210 */ /* 0x000fe40000ffe4ff */ /*0cc0*/ IADD3.X R5, RZ, R5, RZ, P4, !PT ; /* 0x00000005ff057210 */ /* 0x000fe200027fe4ff */ /*0cd0*/ FADD R13, R10, R13 ; /* 0x0000000d0a0d7221 */ /* 0x004fc80000000000 */ /*0ce0*/ FADD R13, R13, R14 ; /* 0x0000000e0d0d7221 */ /* 0x008fc80000000000 */ /*0cf0*/ FADD R13, R13, R16 ; /* 0x000000100d0d7221 */ /* 0x020fc80000000000 */ /*0d00*/ FADD R13, R13, R18 ; /* 0x000000120d0d7221 */ /* 0x000fc80000000000 */ /*0d10*/ FADD R13, R13, R20 ; /* 0x000000140d0d7221 */ /* 0x000fc80000000000 */ /*0d20*/ FADD R13, R13, R22 ; /* 0x000000160d0d7221 */ /* 0x000fc80000000000 */ /*0d30*/ FADD R13, R13, R24 ; /* 0x000000180d0d7221 */ /* 0x000fc80000000000 */ /*0d40*/ FADD R10, R13, R26 ; /* 0x0000001a0d0a7221 */ /* 0x000fe40000000000 */ /*0d50*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0d60*/ ISETP.LT.OR P0, PT, R12, R11, P0 ; /* 0x0000000b0c00720c */ /* 0x000fda0000701670 */ /*0d70*/ @!P0 BRA 0xe00 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0d80*/ LDG.E.CONSTANT R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea8000c1e9900 */ /*0d90*/ LDG.E.CONSTANT R9, [R8.64] ; /* 0x0000000408097981 */ /* 0x000ee8000c1e9900 */ /*0da0*/ LDG.E.CONSTANT R7, [R6.64] ; /* 0x0000000406077981 */ /* 0x000f28000c1e9900 */ /*0db0*/ LDG.E.CONSTANT R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000f62000c1e9900 */ /*0dc0*/ FADD R10, R10, R5 ; /* 0x000000050a0a7221 */ /* 0x004fc80000000000 */ /*0dd0*/ FADD R10, R10, R9 ; /* 0x000000090a0a7221 */ /* 0x008fc80000000000 */ /*0de0*/ FADD R10, R10, R7 ; /* 0x000000070a0a7221 */ /* 0x010fc80000000000 */ /*0df0*/ FADD R10, R10, R3 ; /* 0x000000030a0a7221 */ /* 0x020fe40000000000 */ /*0e00*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0e10*/ S2R R3, SR_LANEID ; /* 0x0000000000037919 */ /* 0x000e280000000000 */ /*0e20*/ SHFL.DOWN PT, R2, R10, 0x1, 0x1f ; /* 0x08201f000a027f89 */ /* 0x000e6200000e0000 */ /*0e30*/ ISETP.GT.AND P0, PT, R3.reuse, 0x1e, PT ; /* 0x0000001e0300780c */ /* 0x041fe40003f04270 */ /*0e40*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fd60003f25270 */ /*0e50*/ @!P0 FADD R10, R2, R10 ; /* 0x0000000a020a8221 */ /* 0x002fe20000000000 */ /*0e60*/ ISETP.GT.AND P0, PT, R3, 0x1d, PT ; /* 0x0000001d0300780c */ /* 0x000fc80003f04270 */ /*0e70*/ SHFL.DOWN PT, R2, R10, 0x2, 0x1f ; /* 0x08401f000a027f89 */ /* 0x000e3200000e0000 */ /*0e80*/ @!P0 FADD R10, R10, R2 ; /* 0x000000020a0a8221 */ /* 0x001fe20000000000 */ /*0e90*/ ISETP.GT.AND P0, PT, R3, 0x1b, PT ; /* 0x0000001b0300780c */ /* 0x000fc80003f04270 */ /*0ea0*/ SHFL.DOWN PT, R2, R10, 0x4, 0x1f ; /* 0x08801f000a027f89 */ /* 0x000e3200000e0000 */ /*0eb0*/ @!P0 FADD R10, R10, R2 ; /* 0x000000020a0a8221 */ /* 0x001fe20000000000 */ /*0ec0*/ ISETP.GT.AND P0, PT, R3, 0x17, PT ; /* 0x000000170300780c */ /* 0x000fc80003f04270 */ /*0ed0*/ SHFL.DOWN PT, R2, R10, 0x8, 0x1f ; /* 0x09001f000a027f89 */ /* 0x000e3200000e0000 */ /*0ee0*/ @!P0 FADD R10, R10, R2 ; /* 0x000000020a0a8221 */ /* 0x001fe20000000000 */ /*0ef0*/ ISETP.GT.AND P0, PT, R3, 0xf, PT ; /* 0x0000000f0300780c */ /* 0x000fc40003f04270 */ /*0f00*/ @!P1 SHF.R.S32.HI R3, RZ, 0x1f, R0 ; /* 0x0000001fff039819 */ /* 0x000fe40000011400 */ /*0f10*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000e2400000e0000 */ /*0f20*/ @!P1 LEA.HI R3, R3, R0, RZ, 0x5 ; /* 0x0000000003039211 */ /* 0x000fc800078f28ff */ /*0f30*/ @!P1 SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff039819 */ /* 0x000fc60000011403 */ /*0f40*/ @!P0 FADD R10, R10, R2 ; /* 0x000000020a0a8221 */ /* 0x001fe20000000000 */ /*0f50*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fe20003f05270 */ /*0f60*/ @!P1 IMAD.SHL.U32 R2, R3, 0x4, RZ ; /* 0x0000000403029824 */ /* 0x000fc600078e00ff */ /*0f70*/ MOV R3, R10 ; /* 0x0000000a00037202 */ /* 0x000fca0000000f00 */ /*0f80*/ @!P1 STS [R2+0x8], R3 ; /* 0x0000080302009388 */ /* 0x0001e80000000800 */ /*0f90*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0fa0*/ @P0 BRA 0x39a0 ; /* 0x000029f000000947 */ /* 0x000fea0003800000 */ /*0fb0*/ LDS R0, [0xc] ; /* 0x00000c00ff007984 */ /* 0x001e280000000800 */ /*0fc0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e680000000c00 */ /*0fd0*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea20000000a00 */ /*0fe0*/ FADD R3, R3, R0 ; /* 0x0000000003037221 */ /* 0x001fe20000000000 */ /*0ff0*/ MOV R0, RZ ; /* 0x000000ff00007202 */ /* 0x000fc60000000f00 */ /*1000*/ FADD R4, R3, R4 ; /* 0x0000000403047221 */ /* 0x002fc80000000000 */ /*1010*/ FADD R5, R4, R5 ; /* 0x0000000504057221 */ /* 0x000fc80000000000 */ /*1020*/ FADD R6, R5, R6 ; /* 0x0000000605067221 */ /* 0x000fc80000000000 */ /*1030*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x000fc80000000000 */ /*1040*/ FADD R8, R7, R8 ; /* 0x0000000807087221 */ /* 0x004fc80000000000 */ /*1050*/ FADD R3, R8, R9 ; /* 0x0000000908037221 */ /* 0x000fe20000000000 */ /*1060*/ BRA 0x39a0 ; /* 0x0000293000007947 */ /* 0x000fea0003800000 */ /*1070*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*1080*/ BSSY B1, 0x1110 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*1090*/ IMAD.MOV.U32 R7, RZ, RZ, RZ ; /* 0x000000ffff077224 */ /* 0x000fe200078e00ff */ /*10a0*/ MOV R3, R0 ; /* 0x0000000000037202 */ /* 0x000fd40000000f00 */ /*10b0*/ @P0 BRA 0x1100 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*10c0*/ MOV R5, 0x4 ; /* 0x0000000400057802 */ /* 0x000fca0000000f00 */ /*10d0*/ IMAD.WIDE R4, R0, R5, c[0x0][0x160] ; /* 0x0000580000047625 */ /* 0x000fca00078e0205 */ /*10e0*/ LDG.E.CONSTANT R7, [R4.64] ; /* 0x0000000404077981 */ /* 0x000162000c1e9900 */ /*10f0*/ IADD3 R3, R0, 0x100, RZ ; /* 0x0000010000037810 */ /* 0x000fc60007ffe0ff */ /*1100*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1110*/ ISETP.GE.AND P0, PT, R3, c[0x0][0x170], PT ; /* 0x00005c0003007a0c */ /* 0x000fe20003f06270 */ /*1120*/ BSSY B1, 0x17e0 ; /* 0x000006b000017945 */ /* 0x000fd80003800000 */ /*1130*/ @P0 BRA 0x17d0 ; /* 0x0000069000000947 */ /* 0x000fea0003800000 */ /*1140*/ LOP3.LUT R4, RZ, R3, RZ, 0x33, !PT ; /* 0x00000003ff047212 */ /* 0x001fe200078e33ff */ /*1150*/ BSSY B2, 0x1280 ; /* 0x0000012000027945 */ /* 0x000fe60003800000 */ /*1160*/ IADD3 R5, R4, c[0x0][0x170], RZ ; /* 0x00005c0004057a10 */ /* 0x000fc80007ffe0ff */ /*1170*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*1180*/ ISETP.GE.U32.AND P1, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f26070 */ /*1190*/ LOP3.LUT P0, R6, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304067812 */ /* 0x000fda000780c0ff */ /*11a0*/ @!P0 BRA 0x1270 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*11b0*/ IMAD.MOV.U32 R4, RZ, RZ, 0x4 ; /* 0x00000004ff047424 */ /* 0x000fc800078e00ff */ /*11c0*/ IMAD.WIDE R4, R3, R4, c[0x0][0x160] ; /* 0x0000580003047625 */ /* 0x000fca00078e0204 */ /*11d0*/ MOV R8, R4 ; /* 0x0000000400087202 */ /* 0x000fc80000000f00 */ /*11e0*/ MOV R4, R8 ; /* 0x0000000800047202 */ /* 0x000fcc0000000f00 */ /*11f0*/ LDG.E.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x0000a2000c1e9900 */ /*1200*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*1210*/ IADD3 R8, P2, R8, 0x400, RZ ; /* 0x0000040008087810 */ /* 0x000fe40007f5e0ff */ /*1220*/ ISETP.NE.AND P0, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f05270 */ /*1230*/ IADD3 R3, R3, 0x100, RZ ; /* 0x0000010003037810 */ /* 0x000fe20007ffe0ff */ /*1240*/ IMAD.X R5, RZ, RZ, R5, P2 ; /* 0x000000ffff057224 */ /* 0x001fe200010e0605 */ /*1250*/ FADD R7, R4, R7 ; /* 0x0000000704077221 */ /* 0x024fd20000000000 */ /*1260*/ @P0 BRA 0x11e0 ; /* 0xffffff7000000947 */ /* 0x000fea000383ffff */ /*1270*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1280*/ @!P1 BRA 0x17d0 ; /* 0x0000054000009947 */ /* 0x000fea0003800000 */ /*1290*/ IADD3 R4, -R3, c[0x0][0x170], RZ ; /* 0x00005c0003047a10 */ /* 0x000fe20007ffe1ff */ /*12a0*/ BSSY B2, 0x1580 ; /* 0x000002d000027945 */ /* 0x000fe20003800000 */ /*12b0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*12c0*/ ISETP.GT.AND P1, PT, R4, 0xc00, PT ; /* 0x00000c000400780c */ /* 0x000fe40003f24270 */ /*12d0*/ MOV R4, 0x4 ; /* 0x0000000400047802 */ /* 0x000fca0000000f00 */ /*12e0*/ IMAD.WIDE R4, R3, R4, c[0x0][0x160] ; /* 0x0000580003047625 */ /* 0x000fcc00078e0204 */ /*12f0*/ @!P1 BRA 0x1570 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*1300*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1310*/ IADD3 R8, R2, -0xc00, RZ ; /* 0xfffff40002087810 */ /* 0x000fe40007ffe0ff */ /*1320*/ LDG.E.CONSTANT R10, [R4.64] ; /* 0x00000004040a7981 */ /* 0x0000a8000c1e9900 */ /*1330*/ LDG.E.CONSTANT R11, [R4.64+0x400] ; /* 0x00040004040b7981 */ /* 0x0000e8000c1e9900 */ /*1340*/ LDG.E.CONSTANT R13, [R4.64+0x800] ; /* 0x00080004040d7981 */ /* 0x000128000c1e9900 */ /*1350*/ LDG.E.CONSTANT R15, [R4.64+0xc00] ; /* 0x000c0004040f7981 */ /* 0x000128000c1e9900 */ /*1360*/ LDG.E.CONSTANT R17, [R4.64+0x1000] ; /* 0x0010000404117981 */ /* 0x000128000c1e9900 */ /*1370*/ LDG.E.CONSTANT R19, [R4.64+0x1400] ; /* 0x0014000404137981 */ /* 0x000128000c1e9900 */ /*1380*/ LDG.E.CONSTANT R21, [R4.64+0x1800] ; /* 0x0018000404157981 */ /* 0x000128000c1e9900 */ /*1390*/ LDG.E.CONSTANT R23, [R4.64+0x1c00] ; /* 0x001c000404177981 */ /* 0x000128000c1e9900 */ /*13a0*/ LDG.E.CONSTANT R25, [R4.64+0x2000] ; /* 0x0020000404197981 */ /* 0x000128000c1e9900 */ /*13b0*/ LDG.E.CONSTANT R27, [R4.64+0x2400] ; /* 0x00240004041b7981 */ /* 0x000128000c1e9900 */ /*13c0*/ LDG.E.CONSTANT R29, [R4.64+0x2800] ; /* 0x00280004041d7981 */ /* 0x000128000c1e9900 */ /*13d0*/ LDG.E.CONSTANT R31, [R4.64+0x2c00] ; /* 0x002c0004041f7981 */ /* 0x000128000c1e9900 */ /*13e0*/ LDG.E.CONSTANT R33, [R4.64+0x3000] ; /* 0x0030000404217981 */ /* 0x000128000c1e9900 */ /*13f0*/ LDG.E.CONSTANT R35, [R4.64+0x3400] ; /* 0x0034000404237981 */ /* 0x000128000c1e9900 */ /*1400*/ LDG.E.CONSTANT R9, [R4.64+0x3800] ; /* 0x0038000404097981 */ /* 0x000128000c1e9900 */ /*1410*/ LDG.E.CONSTANT R6, [R4.64+0x3c00] ; /* 0x003c000404067981 */ /* 0x000122000c1e9900 */ /*1420*/ IADD3 R3, R3, 0x1000, RZ ; /* 0x0000100003037810 */ /* 0x000fc80007ffe0ff */ /*1430*/ ISETP.GE.AND P1, PT, R3, R8, PT ; /* 0x000000080300720c */ /* 0x000fe40003f26270 */ /*1440*/ IADD3 R4, P2, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fc80007f5e0ff */ /*1450*/ IADD3.X R5, RZ, R5, RZ, P2, !PT ; /* 0x00000005ff057210 */ /* 0x000fe200017fe4ff */ /*1460*/ FADD R10, R10, R7 ; /* 0x000000070a0a7221 */ /* 0x024fc80000000000 */ /*1470*/ FADD R10, R10, R11 ; /* 0x0000000b0a0a7221 */ /* 0x008fc80000000000 */ /*1480*/ FADD R10, R10, R13 ; /* 0x0000000d0a0a7221 */ /* 0x010fc80000000000 */ /*1490*/ FADD R10, R10, R15 ; /* 0x0000000f0a0a7221 */ /* 0x000fc80000000000 */ /*14a0*/ FADD R10, R10, R17 ; /* 0x000000110a0a7221 */ /* 0x000fc80000000000 */ /*14b0*/ FADD R10, R10, R19 ; /* 0x000000130a0a7221 */ /* 0x000fc80000000000 */ /*14c0*/ FADD R10, R10, R21 ; /* 0x000000150a0a7221 */ /* 0x000fc80000000000 */ /*14d0*/ FADD R10, R10, R23 ; /* 0x000000170a0a7221 */ /* 0x000fc80000000000 */ /*14e0*/ FADD R10, R10, R25 ; /* 0x000000190a0a7221 */ /* 0x000fc80000000000 */ /*14f0*/ FADD R10, R10, R27 ; /* 0x0000001b0a0a7221 */ /* 0x000fc80000000000 */ /*1500*/ FADD R10, R10, R29 ; /* 0x0000001d0a0a7221 */ /* 0x000fc80000000000 */ /*1510*/ FADD R10, R10, R31 ; /* 0x0000001f0a0a7221 */ /* 0x000fc80000000000 */ /*1520*/ FADD R10, R10, R33 ; /* 0x000000210a0a7221 */ /* 0x000fc80000000000 */ /*1530*/ FADD R10, R10, R35 ; /* 0x000000230a0a7221 */ /* 0x000fc80000000000 */ /*1540*/ FADD R9, R10, R9 ; /* 0x000000090a097221 */ /* 0x000fc80000000000 */ /*1550*/ FADD R7, R9, R6 ; /* 0x0000000609077221 */ /* 0x000fe20000000000 */ /*1560*/ @!P1 BRA 0x1320 ; /* 0xfffffdb000009947 */ /* 0x000fea000383ffff */ /*1570*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1580*/ IADD3 R6, -R3, c[0x0][0x170], RZ ; /* 0x00005c0003067a10 */ /* 0x000fe20007ffe1ff */ /*1590*/ BSSY B2, 0x1730 ; /* 0x0000019000027945 */ /* 0x000fe60003800000 */ /*15a0*/ ISETP.GT.AND P1, PT, R6, 0x400, PT ; /* 0x000004000600780c */ /* 0x000fda0003f24270 */ /*15b0*/ @!P1 BRA 0x1720 ; /* 0x0000016000009947 */ /* 0x000fea0003800000 */ /*15c0*/ LDG.E.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x0000a8000c1e9900 */ /*15d0*/ LDG.E.CONSTANT R9, [R4.64+0x400] ; /* 0x0004000404097981 */ /* 0x0000e8000c1e9900 */ /*15e0*/ LDG.E.CONSTANT R11, [R4.64+0x800] ; /* 0x00080004040b7981 */ /* 0x000128000c1e9900 */ /*15f0*/ LDG.E.CONSTANT R13, [R4.64+0xc00] ; /* 0x000c0004040d7981 */ /* 0x000128000c1e9900 */ /*1600*/ LDG.E.CONSTANT R15, [R4.64+0x1000] ; /* 0x00100004040f7981 */ /* 0x000128000c1e9900 */ /*1610*/ LDG.E.CONSTANT R17, [R4.64+0x1400] ; /* 0x0014000404117981 */ /* 0x000128000c1e9900 */ /*1620*/ LDG.E.CONSTANT R19, [R4.64+0x1800] ; /* 0x0018000404137981 */ /* 0x000128000c1e9900 */ /*1630*/ LDG.E.CONSTANT R21, [R4.64+0x1c00] ; /* 0x001c000404157981 */ /* 0x000122000c1e9900 */ /*1640*/ IADD3 R8, P1, R4, 0x2000, RZ ; /* 0x0000200004087810 */ /* 0x000fc40007f3e0ff */ /*1650*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1660*/ IADD3 R3, R3, 0x800, RZ ; /* 0x0000080003037810 */ /* 0x000fe40007ffe0ff */ /*1670*/ MOV R4, R8 ; /* 0x0000000800047202 */ /* 0x001fe20000000f00 */ /*1680*/ FADD R6, R7, R6 ; /* 0x0000000607067221 */ /* 0x024fc80000000000 */ /*1690*/ FADD R6, R6, R9 ; /* 0x0000000906067221 */ /* 0x008fe20000000000 */ /*16a0*/ IMAD.X R9, RZ, RZ, R5, P1 ; /* 0x000000ffff097224 */ /* 0x000fc600008e0605 */ /*16b0*/ FADD R6, R6, R11 ; /* 0x0000000b06067221 */ /* 0x010fe40000000000 */ /*16c0*/ MOV R5, R9 ; /* 0x0000000900057202 */ /* 0x000fe40000000f00 */ /*16d0*/ FADD R6, R6, R13 ; /* 0x0000000d06067221 */ /* 0x000fc80000000000 */ /*16e0*/ FADD R6, R6, R15 ; /* 0x0000000f06067221 */ /* 0x000fc80000000000 */ /*16f0*/ FADD R6, R6, R17 ; /* 0x0000001106067221 */ /* 0x000fc80000000000 */ /*1700*/ FADD R6, R6, R19 ; /* 0x0000001306067221 */ /* 0x000fc80000000000 */ /*1710*/ FADD R7, R6, R21 ; /* 0x0000001506077221 */ /* 0x000fe40000000000 */ /*1720*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1730*/ ISETP.LT.OR P0, PT, R3, c[0x0][0x170], P0 ; /* 0x00005c0003007a0c */ /* 0x000fda0000701670 */ /*1740*/ @!P0 BRA 0x17d0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1750*/ LDG.E.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x000ea8000c1e9900 */ /*1760*/ LDG.E.CONSTANT R3, [R4.64+0x400] ; /* 0x0004000404037981 */ /* 0x000ee8000c1e9900 */ /*1770*/ LDG.E.CONSTANT R8, [R4.64+0x800] ; /* 0x0008000404087981 */ /* 0x000f28000c1e9900 */ /*1780*/ LDG.E.CONSTANT R10, [R4.64+0xc00] ; /* 0x000c0004040a7981 */ /* 0x000f22000c1e9900 */ /*1790*/ FADD R6, R7, R6 ; /* 0x0000000607067221 */ /* 0x024fc80000000000 */ /*17a0*/ FADD R3, R6, R3 ; /* 0x0000000306037221 */ /* 0x008fc80000000000 */ /*17b0*/ FADD R3, R3, R8 ; /* 0x0000000803037221 */ /* 0x010fc80000000000 */ /*17c0*/ FADD R7, R3, R10 ; /* 0x0000000a03077221 */ /* 0x000fe40000000000 */ /*17d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*17e0*/ ISETP.GT.AND P0, PT, R2, 0xff, PT ; /* 0x000000ff0200780c */ /* 0x000fda0003f04270 */ /*17f0*/ @P0 BRA 0x1b90 ; /* 0x0000039000000947 */ /* 0x000fea0003800000 */ /*1800*/ SHF.R.S32.HI R3, RZ, 0x1f, R0 ; /* 0x0000001fff037819 */ /* 0x000fe20000011400 */ /*1810*/ S2R R9, SR_LANEID ; /* 0x0000000000097919 */ /* 0x000e660000000000 */ /*1820*/ LEA.HI R8, R3, R0, RZ, 0x5 ; /* 0x0000000003087211 */ /* 0x000fc800078f28ff */ /*1830*/ LOP3.LUT R3, R8, 0xffffffe0, RZ, 0xc0, !PT ; /* 0xffffffe008037812 */ /* 0x000fe400078ec0ff */ /*1840*/ SHF.R.S32.HI R8, RZ, 0x5, R8 ; /* 0x00000005ff087819 */ /* 0x000fe40000011408 */ /*1850*/ IADD3 R4, R3, 0x20, RZ ; /* 0x0000002003047810 */ /* 0x001fe40007ffe0ff */ /*1860*/ LOP3.LUT R3, RZ, R3, RZ, 0x33, !PT ; /* 0x00000003ff037212 */ /* 0x000fe400078e33ff */ /*1870*/ ISETP.GT.AND P0, PT, R4, c[0x0][0x170], PT ; /* 0x00005c0004007a0c */ /* 0x000fe40003f04270 */ /*1880*/ IADD3 R3, R3, c[0x0][0x170], RZ ; /* 0x00005c0003037a10 */ /* 0x000fc80007ffe0ff */ /*1890*/ SEL R4, R3, 0x1f, P0 ; /* 0x0000001f03047807 */ /* 0x000fe40000000000 */ /*18a0*/ ISETP.NE.AND P1, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x002fc60003f25270 */ /*18b0*/ SHFL.DOWN PT, R3, R7, 0x1, R4 ; /* 0x0820000007037989 */ /* 0x020e2200000e0004 */ /*18c0*/ ISETP.GE.AND P0, PT, R9, R4, PT ; /* 0x000000040900720c */ /* 0x000fe20003f06270 */ /*18d0*/ FADD R3, R3, R7 ; /* 0x0000000703037221 */ /* 0x001fca0000000000 */ /*18e0*/ FSEL R5, R3, R7, !P0 ; /* 0x0000000703057208 */ /* 0x000fe40004000000 */ /*18f0*/ IADD3 R3, R9, 0x2, RZ ; /* 0x0000000209037810 */ /* 0x000fc60007ffe0ff */ /*1900*/ SHFL.DOWN PT, R6, R5, 0x2, R4 ; /* 0x0840000005067989 */ /* 0x000e2200000e0004 */ /*1910*/ ISETP.GT.AND P0, PT, R3, R4, PT ; /* 0x000000040300720c */ /* 0x000fe40003f04270 */ /*1920*/ IADD3 R3, R9, 0x4, RZ ; /* 0x0000000409037810 */ /* 0x000fd60007ffe0ff */ /*1930*/ @!P0 FADD R5, R5, R6 ; /* 0x0000000605058221 */ /* 0x001fe20000000000 */ /*1940*/ ISETP.GT.AND P0, PT, R3, R4.reuse, PT ; /* 0x000000040300720c */ /* 0x080fe40003f04270 */ /*1950*/ IADD3 R3, R9, 0x8, RZ ; /* 0x0000000809037810 */ /* 0x000fe40007ffe0ff */ /*1960*/ SHFL.DOWN PT, R6, R5, 0x4, R4 ; /* 0x0880000005067989 */ /* 0x000e3200000e0004 */ /*1970*/ @!P0 FADD R5, R5, R6 ; /* 0x0000000605058221 */ /* 0x001fe20000000000 */ /*1980*/ ISETP.GT.AND P0, PT, R3, R4, PT ; /* 0x000000040300720c */ /* 0x000fc40003f04270 */ /*1990*/ IADD3 R3, R9, 0x10, RZ ; /* 0x0000001009037810 */ /* 0x000fe40007ffe0ff */ /*19a0*/ SHFL.DOWN PT, R6, R5, 0x8, R4 ; /* 0x0900000005067989 */ /* 0x000e3200000e0004 */ /*19b0*/ @!P0 FADD R5, R5, R6 ; /* 0x0000000605058221 */ /* 0x001fe20000000000 */ /*19c0*/ ISETP.GT.AND P0, PT, R3, R4, PT ; /* 0x000000040300720c */ /* 0x000fc80003f04270 */ /*19d0*/ SHFL.DOWN PT, R6, R5, 0x10, R4 ; /* 0x0a00000005067989 */ /* 0x000e3200000e0004 */ /*19e0*/ @!P0 FADD R5, R5, R6 ; /* 0x0000000605058221 */ /* 0x001fe20000000000 */ /*19f0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fe20003f05270 */ /*1a00*/ @!P1 IMAD.SHL.U32 R6, R8, 0x4, RZ ; /* 0x0000000408069824 */ /* 0x000fc600078e00ff */ /*1a10*/ MOV R3, R5 ; /* 0x0000000500037202 */ /* 0x000fca0000000f00 */ /*1a20*/ @!P1 STS [R6+0x8], R3 ; /* 0x0000080306009388 */ /* 0x0001e80000000800 */ /*1a30*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1a40*/ @P0 BRA 0x39a0 ; /* 0x00001f5000000947 */ /* 0x000fea0003800000 */ /*1a50*/ LDS R0, [0xc] ; /* 0x00000c00ff007984 */ /* 0x001e220000000800 */ /*1a60*/ ISETP.GT.AND P0, PT, R2, 0x20, PT ; /* 0x000000200200780c */ /* 0x000fc40003f04270 */ /*1a70*/ ISETP.GT.AND P1, PT, R2.reuse, 0x40, PT ; /* 0x000000400200780c */ /* 0x040fe20003f24270 */ /*1a80*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e620000000c00 */ /*1a90*/ ISETP.GT.AND P2, PT, R2.reuse, 0x60, PT ; /* 0x000000600200780c */ /* 0x040fe40003f44270 */ /*1aa0*/ ISETP.GT.AND P3, PT, R2.reuse, 0x80, PT ; /* 0x000000800200780c */ /* 0x040fe20003f64270 */ /*1ab0*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000eac0000000a00 */ /*1ac0*/ @P0 FADD R3, R3, R0 ; /* 0x0000000003030221 */ /* 0x001fe20000000000 */ /*1ad0*/ ISETP.GT.AND P0, PT, R2, 0xa0, PT ; /* 0x000000a00200780c */ /* 0x000fc40003f04270 */ /*1ae0*/ MOV R0, RZ ; /* 0x000000ff00007202 */ /* 0x000fe20000000f00 */ /*1af0*/ @P1 FADD R3, R3, R4 ; /* 0x0000000403031221 */ /* 0x002fe20000000000 */ /*1b00*/ ISETP.GT.AND P1, PT, R2, 0xc0, PT ; /* 0x000000c00200780c */ /* 0x000fc60003f24270 */ /*1b10*/ @P2 FADD R3, R3, R5 ; /* 0x0000000503032221 */ /* 0x000fe20000000000 */ /*1b20*/ ISETP.GE.AND P2, PT, R2, 0xe1, PT ; /* 0x000000e10200780c */ /* 0x000fc60003f46270 */ /*1b30*/ @P3 FADD R3, R3, R6 ; /* 0x0000000603033221 */ /* 0x000fc80000000000 */ /*1b40*/ @P0 FADD R3, R3, R7 ; /* 0x0000000703030221 */ /* 0x000fc80000000000 */ /*1b50*/ @P1 FADD R3, R3, R8 ; /* 0x0000000803031221 */ /* 0x004fe40000000000 */ /*1b60*/ @!P2 BRA 0x39a0 ; /* 0x00001e300000a947 */ /* 0x000fea0003800000 */ /*1b70*/ FADD R3, R3, R9 ; /* 0x0000000903037221 */ /* 0x000fe20000000000 */ /*1b80*/ BRA 0x39a0 ; /* 0x00001e1000007947 */ /* 0x000fea0003800000 */ /*1b90*/ S2R R3, SR_LANEID ; /* 0x0000000000037919 */ /* 0x000e680000000000 */ /*1ba0*/ SHFL.DOWN PT, R2, R7, 0x1, 0x1f ; /* 0x08201f0007027f89 */ /* 0x020ea200000e0000 */ /*1bb0*/ ISETP.GT.AND P0, PT, R3.reuse, 0x1e, PT ; /* 0x0000001e0300780c */ /* 0x042fe40003f04270 */ /*1bc0*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fd60003f25270 */ /*1bd0*/ @!P0 FADD R7, R2, R7 ; /* 0x0000000702078221 */ /* 0x004fe20000000000 */ /*1be0*/ ISETP.GT.AND P0, PT, R3, 0x1d, PT ; /* 0x0000001d0300780c */ /* 0x000fc80003f04270 */ /*1bf0*/ SHFL.DOWN PT, R2, R7, 0x2, 0x1f ; /* 0x08401f0007027f89 */ /* 0x000e7200000e0000 */ /*1c00*/ @!P0 FADD R7, R7, R2 ; /* 0x0000000207078221 */ /* 0x002fe20000000000 */ /*1c10*/ ISETP.GT.AND P0, PT, R3, 0x1b, PT ; /* 0x0000001b0300780c */ /* 0x000fc80003f04270 */ /*1c20*/ SHFL.DOWN PT, R2, R7, 0x4, 0x1f ; /* 0x08801f0007027f89 */ /* 0x000e7200000e0000 */ /*1c30*/ @!P0 FADD R7, R7, R2 ; /* 0x0000000207078221 */ /* 0x002fe20000000000 */ /*1c40*/ ISETP.GT.AND P0, PT, R3, 0x17, PT ; /* 0x000000170300780c */ /* 0x000fc80003f04270 */ /*1c50*/ SHFL.DOWN PT, R2, R7, 0x8, 0x1f ; /* 0x09001f0007027f89 */ /* 0x000e7200000e0000 */ /*1c60*/ @!P0 FADD R7, R7, R2 ; /* 0x0000000207078221 */ /* 0x002fe20000000000 */ /*1c70*/ ISETP.GT.AND P0, PT, R3, 0xf, PT ; /* 0x0000000f0300780c */ /* 0x000fc40003f04270 */ /*1c80*/ @!P1 SHF.R.S32.HI R3, RZ, 0x1f, R0 ; /* 0x0000001fff039819 */ /* 0x000fe40000011400 */ /*1c90*/ SHFL.DOWN PT, R2, R7, 0x10, 0x1f ; /* 0x0a001f0007027f89 */ /* 0x000e6400000e0000 */ /*1ca0*/ @!P1 LEA.HI R3, R3, R0, RZ, 0x5 ; /* 0x0000000003039211 */ /* 0x000fc800078f28ff */ /*1cb0*/ @!P1 SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff039819 */ /* 0x000fc60000011403 */ /*1cc0*/ @!P0 FADD R7, R7, R2 ; /* 0x0000000207078221 */ /* 0x002fe20000000000 */ /*1cd0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fe20003f05270 */ /*1ce0*/ @!P1 IMAD.SHL.U32 R2, R3, 0x4, RZ ; /* 0x0000000403029824 */ /* 0x000fc600078e00ff */ /*1cf0*/ MOV R3, R7 ; /* 0x0000000700037202 */ /* 0x000fca0000000f00 */ /*1d00*/ @!P1 STS [R2+0x8], R3 ; /* 0x0000080302009388 */ /* 0x0003e80000000800 */ /*1d10*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1d20*/ @P0 BRA 0x39a0 ; /* 0x00001c7000000947 */ /* 0x000fea0003800000 */ /*1d30*/ LDS R0, [0xc] ; /* 0x00000c00ff007984 */ /* 0x002e680000000800 */ /*1d40*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e280000000c00 */ /*1d50*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea20000000a00 */ /*1d60*/ FADD R3, R3, R0 ; /* 0x0000000003037221 */ /* 0x002fe20000000000 */ /*1d70*/ MOV R0, RZ ; /* 0x000000ff00007202 */ /* 0x000fc60000000f00 */ /*1d80*/ FADD R4, R3, R4 ; /* 0x0000000403047221 */ /* 0x001fc80000000000 */ /*1d90*/ FADD R5, R4, R5 ; /* 0x0000000504057221 */ /* 0x000fc80000000000 */ /*1da0*/ FADD R6, R5, R6 ; /* 0x0000000605067221 */ /* 0x000fc80000000000 */ /*1db0*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x000fc80000000000 */ /*1dc0*/ FADD R8, R7, R8 ; /* 0x0000000807087221 */ /* 0x004fc80000000000 */ /*1dd0*/ FADD R3, R8, R9 ; /* 0x0000000908037221 */ /* 0x000fe20000000000 */ /*1de0*/ BRA 0x39a0 ; /* 0x00001bb000007947 */ /* 0x000fea0003800000 */ /*1df0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff027624 */ /* 0x000fca00078e00ff */ /*1e00*/ ISETP.GE.AND P0, PT, R2, 0x1000, PT ; /* 0x000010000200780c */ /* 0x000fda0003f06270 */ /*1e10*/ @!P0 BRA 0x2c30 ; /* 0x00000e1000008947 */ /* 0x000fea0003800000 */ /*1e20*/ SHF.L.U32 R20, R0, 0x2, RZ ; /* 0x0000000200147819 */ /* 0x001fe400000006ff */ /*1e30*/ MOV R21, 0x4 ; /* 0x0000000400157802 */ /* 0x000fca0000000f00 */ /*1e40*/ IMAD.WIDE.U32 R20, R20, R21, c[0x0][0x160] ; /* 0x0000580014147625 */ /* 0x000fca00078e0015 */ /*1e50*/ LDG.E.128.CONSTANT R16, [R20.64] ; /* 0x0000000414107981 */ /* 0x000ea8000c1e9d00 */ /*1e60*/ LDG.E.128.CONSTANT R12, [R20.64+0x1000] ; /* 0x00100004140c7981 */ /* 0x000ee8000c1e9d00 */ /*1e70*/ LDG.E.128.CONSTANT R8, [R20.64+0x2000] ; /* 0x0020000414087981 */ /* 0x000f28000c1e9d00 */ /*1e80*/ LDG.E.128.CONSTANT R4, [R20.64+0x3000] ; /* 0x0030000414047981 */ /* 0x000f62000c1e9d00 */ /*1e90*/ ISETP.GE.AND P0, PT, R2, 0x2000, PT ; /* 0x000020000200780c */ /* 0x000fe20003f06270 */ /*1ea0*/ IMAD.MOV.U32 R23, RZ, RZ, 0x1000 ; /* 0x00001000ff177424 */ /* 0x000fe200078e00ff */ /*1eb0*/ FADD R17, R16, R17 ; /* 0x0000001110117221 */ /* 0x004fc80000000000 */ /*1ec0*/ FADD R17, R18, R17 ; /* 0x0000001112117221 */ /* 0x000fc80000000000 */ /*1ed0*/ FADD R17, R19, R17 ; /* 0x0000001113117221 */ /* 0x000fc80000000000 */ /*1ee0*/ FADD R17, R12, R17 ; /* 0x000000110c117221 */ /* 0x008fc80000000000 */ /*1ef0*/ FADD R17, R13, R17 ; /* 0x000000110d117221 */ /* 0x000fc80000000000 */ /*1f00*/ FADD R17, R14, R17 ; /* 0x000000110e117221 */ /* 0x000fc80000000000 */ /*1f10*/ FADD R17, R15, R17 ; /* 0x000000110f117221 */ /* 0x000fc80000000000 */ /*1f20*/ FADD R17, R8, R17 ; /* 0x0000001108117221 */ /* 0x010fc80000000000 */ /*1f30*/ FADD R17, R9, R17 ; /* 0x0000001109117221 */ /* 0x000fc80000000000 */ /*1f40*/ FADD R17, R10, R17 ; /* 0x000000110a117221 */ /* 0x000fc80000000000 */ /*1f50*/ FADD R17, R11, R17 ; /* 0x000000110b117221 */ /* 0x000fc80000000000 */ /*1f60*/ FADD R17, R4, R17 ; /* 0x0000001104117221 */ /* 0x020fc80000000000 */ /*1f70*/ FADD R17, R5, R17 ; /* 0x0000001105117221 */ /* 0x000fc80000000000 */ /*1f80*/ FADD R17, R6, R17 ; /* 0x0000001106117221 */ /* 0x000fc80000000000 */ /*1f90*/ FADD R3, R7, R17 ; /* 0x0000001107037221 */ /* 0x000fe20000000000 */ /*1fa0*/ @!P0 BRA 0x21a0 ; /* 0x000001f000008947 */ /* 0x000fea0003800000 */ /*1fb0*/ IADD3 R2, R2, -0x1000, RZ ; /* 0xfffff00002027810 */ /* 0x000fe40007ffe0ff */ /*1fc0*/ MOV R23, 0x1000 ; /* 0x0000100000177802 */ /* 0x000fe40000000f00 */ /*1fd0*/ MOV R22, R2 ; /* 0x0000000200167202 */ /* 0x000fe40000000f00 */ /*1fe0*/ LDG.E.128.CONSTANT R4, [R20.64+0x4000] ; /* 0x0040000414047981 */ /* 0x0000a8000c1e9d00 */ /*1ff0*/ LDG.E.128.CONSTANT R8, [R20.64+0x5000] ; /* 0x0050000414087981 */ /* 0x0000e8000c1e9d00 */ /*2000*/ LDG.E.128.CONSTANT R12, [R20.64+0x6000] ; /* 0x00600004140c7981 */ /* 0x000128000c1e9d00 */ /*2010*/ LDG.E.128.CONSTANT R16, [R20.64+0x7000] ; /* 0x0070000414107981 */ /* 0x000162000c1e9d00 */ /*2020*/ ISETP.GE.AND P0, PT, R22, 0x1000, PT ; /* 0x000010001600780c */ /* 0x000fc40003f06270 */ /*2030*/ IADD3 R20, P1, R20, 0x4000, RZ ; /* 0x0000400014147810 */ /* 0x001fca0007f3e0ff */ /*2040*/ IMAD.X R21, RZ, RZ, R21, P1 ; /* 0x000000ffff157224 */ /* 0x000fe200008e0615 */ /*2050*/ FADD R3, R4, R3 ; /* 0x0000000304037221 */ /* 0x004fc80000000000 */ /*2060*/ FADD R3, R5, R3 ; /* 0x0000000305037221 */ /* 0x000fc80000000000 */ /*2070*/ FADD R3, R6, R3 ; /* 0x0000000306037221 */ /* 0x000fc80000000000 */ /*2080*/ FADD R3, R7, R3 ; /* 0x0000000307037221 */ /* 0x000fc80000000000 */ /*2090*/ FADD R3, R8, R3 ; /* 0x0000000308037221 */ /* 0x008fc80000000000 */ /*20a0*/ FADD R3, R9, R3 ; /* 0x0000000309037221 */ /* 0x000fc80000000000 */ /*20b0*/ FADD R3, R10, R3 ; /* 0x000000030a037221 */ /* 0x000fc80000000000 */ /*20c0*/ FADD R3, R11, R3 ; /* 0x000000030b037221 */ /* 0x000fc80000000000 */ /*20d0*/ FADD R3, R12, R3 ; /* 0x000000030c037221 */ /* 0x010fc80000000000 */ /*20e0*/ FADD R3, R13, R3 ; /* 0x000000030d037221 */ /* 0x000fc80000000000 */ /*20f0*/ FADD R3, R14, R3 ; /* 0x000000030e037221 */ /* 0x000fc80000000000 */ /*2100*/ FADD R3, R15, R3 ; /* 0x000000030f037221 */ /* 0x000fc80000000000 */ /*2110*/ FADD R3, R16, R3 ; /* 0x0000000310037221 */ /* 0x020fc80000000000 */ /*2120*/ FADD R3, R17, R3 ; /* 0x0000000311037221 */ /* 0x000fc80000000000 */ /*2130*/ FADD R3, R18, R3 ; /* 0x0000000312037221 */ /* 0x000fc80000000000 */ /*2140*/ FADD R3, R19, R3 ; /* 0x0000000313037221 */ /* 0x000fe20000000000 */ /*2150*/ @!P0 BRA 0x29e0 ; /* 0x0000088000008947 */ /* 0x000fea0003800000 */ /*2160*/ IADD3 R23, R23, 0x1000, RZ ; /* 0x0000100017177810 */ /* 0x000fe40007ffe0ff */ /*2170*/ IADD3 R22, R22, -0x1000, RZ ; /* 0xfffff00016167810 */ /* 0x000fe40007ffe0ff */ /*2180*/ ISETP.GT.AND P0, PT, R23, R2, PT ; /* 0x000000021700720c */ /* 0x000fda0003f04270 */ /*2190*/ @!P0 BRA 0x1fe0 ; /* 0xfffffe4000008947 */ /* 0x000fea000383ffff */ /*21a0*/ ISETP.GE.AND P0, PT, R23, c[0x0][0x170], PT ; /* 0x00005c0017007a0c */ /* 0x000fda0003f06270 */ /*21b0*/ @P0 BRA 0x29e0 ; /* 0x0000082000000947 */ /* 0x000fea0003800000 */ /*21c0*/ IADD3 R13, -R23, c[0x0][0x170], RZ ; /* 0x00005c00170d7a10 */ /* 0x000fe20007ffe1ff */ /*21d0*/ BSSY B1, 0x29e0 ; /* 0x0000080000017945 */ /* 0x000fe60003800000 */ /*21e0*/ ISETP.GE.AND P0, PT, R0, R13, PT ; /* 0x0000000d0000720c */ /* 0x000fda0003f06270 */ /*21f0*/ @P0 BRA 0x29d0 ; /* 0x000007d000000947 */ /* 0x000fea0003800000 */ /*2200*/ LOP3.LUT R4, RZ, R0, RZ, 0x33, !PT ; /* 0x00000000ff047212 */ /* 0x000fe200078e33ff */ /*2210*/ BSSY B2, 0x2370 ; /* 0x0000015000027945 */ /* 0x000fe60003800000 */ /*2220*/ IADD3 R4, -R23, c[0x0][0x170], R4 ; /* 0x00005c0017047a10 */ /* 0x000fc80007ffe104 */ /*2230*/ LEA.HI R2, R4.reuse, 0x1, RZ, 0x18 ; /* 0x0000000104027811 */ /* 0x040fe400078fc0ff */ /*2240*/ ISETP.GE.U32.AND P1, PT, R4, 0x300, PT ; /* 0x000003000400780c */ /* 0x000fe40003f26070 */ /*2250*/ LOP3.LUT P0, R6, R2, 0x3, RZ, 0xc0, !PT ; /* 0x0000000302067812 */ /* 0x000fe4000780c0ff */ /*2260*/ MOV R2, R0 ; /* 0x0000000000027202 */ /* 0x000fd60000000f00 */ /*2270*/ @!P0 BRA 0x2360 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*2280*/ IADD3 R4, R0, R23, RZ ; /* 0x0000001700047210 */ /* 0x000fe20007ffe0ff */ /*2290*/ IMAD.MOV.U32 R5, RZ, RZ, 0x4 ; /* 0x00000004ff057424 */ /* 0x000fe200078e00ff */ /*22a0*/ MOV R2, R0 ; /* 0x0000000000027202 */ /* 0x000fc60000000f00 */ /*22b0*/ IMAD.WIDE R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fca00078e0205 */ /*22c0*/ MOV R7, R4 ; /* 0x0000000400077202 */ /* 0x000fca0000000f00 */ /*22d0*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fcc00078e0007 */ /*22e0*/ LDG.E.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x0000a2000c1e9900 */ /*22f0*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*2300*/ IADD3 R7, P2, R7, 0x400, RZ ; /* 0x0000040007077810 */ /* 0x000fe40007f5e0ff */ /*2310*/ ISETP.NE.AND P0, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f05270 */ /*2320*/ IADD3 R2, R2, 0x100, RZ ; /* 0x0000010002027810 */ /* 0x000fe40007ffe0ff */ /*2330*/ IADD3.X R5, RZ, R5, RZ, P2, !PT ; /* 0x00000005ff057210 */ /* 0x001fe200017fe4ff */ /*2340*/ FADD R3, R4, R3 ; /* 0x0000000304037221 */ /* 0x004fd00000000000 */ /*2350*/ @P0 BRA 0x22d0 ; /* 0xffffff7000000947 */ /* 0x000fea000383ffff */ /*2360*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2370*/ @!P1 BRA 0x29d0 ; /* 0x0000065000009947 */ /* 0x000fea0003800000 */ /*2380*/ IADD3 R5, R13, -R2, RZ ; /* 0x800000020d057210 */ /* 0x000fe20007ffe0ff */ /*2390*/ IMAD.MOV.U32 R11, RZ, RZ, 0x4 ; /* 0x00000004ff0b7424 */ /* 0x000fe200078e00ff */ /*23a0*/ IADD3 R23, R2, R23, RZ ; /* 0x0000001702177210 */ /* 0x000fe20007ffe0ff */ /*23b0*/ BSSY B2, 0x2740 ; /* 0x0000038000027945 */ /* 0x000fe20003800000 */ /*23c0*/ ISETP.GT.AND P1, PT, R5, 0xc00, PT ; /* 0x00000c000500780c */ /* 0x000fe40003f24270 */ /*23d0*/ IADD3 R4, R23.reuse, 0x300, RZ ; /* 0x0000030017047810 */ /* 0x040fe20007ffe0ff */ /*23e0*/ IMAD.WIDE R6, R23.reuse, R11.reuse, c[0x0][0x160] ; /* 0x0000580017067625 */ /* 0x0c0fe200078e020b */ /*23f0*/ IADD3 R8, R23.reuse, 0x200, RZ ; /* 0x0000020017087810 */ /* 0x040fe40007ffe0ff */ /*2400*/ IADD3 R10, R23, 0x100, RZ ; /* 0x00000100170a7810 */ /* 0x000fe20007ffe0ff */ /*2410*/ IMAD.WIDE R4, R4, R11, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fe200078e020b */ /*2420*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc60003f0f070 */ /*2430*/ IMAD.WIDE R8, R8, R11, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fc800078e020b */ /*2440*/ IMAD.WIDE R10, R10, R11, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fe200078e020b */ /*2450*/ @!P1 BRA 0x2730 ; /* 0x000002d000009947 */ /* 0x000fea0003800000 */ /*2460*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*2470*/ IADD3 R15, R13, -0xc00, RZ ; /* 0xfffff4000d0f7810 */ /* 0x000fe40007ffe0ff */ /*2480*/ LDG.E.CONSTANT R22, [R6.64] ; /* 0x0000000406167981 */ /* 0x0000a8000c1e9900 */ /*2490*/ LDG.E.CONSTANT R21, [R10.64] ; /* 0x000000040a157981 */ /* 0x0002e8000c1e9900 */ /*24a0*/ LDG.E.CONSTANT R24, [R8.64] ; /* 0x0000000408187981 */ /* 0x000968000c1e9900 */ /*24b0*/ LDG.E.CONSTANT R26, [R4.64] ; /* 0x00000004041a7981 */ /* 0x000168000c1e9900 */ /*24c0*/ LDG.E.CONSTANT R28, [R6.64+0x1000] ; /* 0x00100004061c7981 */ /* 0x000168000c1e9900 */ /*24d0*/ LDG.E.CONSTANT R30, [R10.64+0x1000] ; /* 0x001000040a1e7981 */ /* 0x000368000c1e9900 */ /*24e0*/ LDG.E.CONSTANT R32, [R8.64+0x1000] ; /* 0x0010000408207981 */ /* 0x000968000c1e9900 */ /*24f0*/ LDG.E.CONSTANT R34, [R4.64+0x1000] ; /* 0x0010000404227981 */ /* 0x000168000c1e9900 */ /*2500*/ LDG.E.CONSTANT R36, [R6.64+0x2000] ; /* 0x0020000406247981 */ /* 0x000168000c1e9900 */ /*2510*/ LDG.E.CONSTANT R20, [R10.64+0x2000] ; /* 0x002000040a147981 */ /* 0x000368000c1e9900 */ /*2520*/ LDG.E.CONSTANT R19, [R8.64+0x2000] ; /* 0x0020000408137981 */ /* 0x000968000c1e9900 */ /*2530*/ LDG.E.CONSTANT R18, [R4.64+0x2000] ; /* 0x0020000404127981 */ /* 0x000168000c1e9900 */ /*2540*/ LDG.E.CONSTANT R17, [R6.64+0x3000] ; /* 0x0030000406117981 */ /* 0x000168000c1e9900 */ /*2550*/ LDG.E.CONSTANT R16, [R10.64+0x3000] ; /* 0x003000040a107981 */ /* 0x000368000c1e9900 */ /*2560*/ LDG.E.CONSTANT R14, [R8.64+0x3000] ; /* 0x00300004080e7981 */ /* 0x000968000c1e9900 */ /*2570*/ LDG.E.CONSTANT R12, [R4.64+0x3000] ; /* 0x00300004040c7981 */ /* 0x000162000c1e9900 */ /*2580*/ IADD3 R2, R2, 0x1000, RZ ; /* 0x0000100002027810 */ /* 0x000fc40007ffe0ff */ /*2590*/ IADD3 R10, P4, R10, 0x4000, RZ ; /* 0x000040000a0a7810 */ /* 0x002fe40007f9e0ff */ /*25a0*/ ISETP.GE.AND P1, PT, R2, R15, PT ; /* 0x0000000f0200720c */ /* 0x000fe40003f26270 */ /*25b0*/ IADD3 R8, P3, R8, 0x4000, RZ ; /* 0x0000400008087810 */ /* 0x010fe40007f7e0ff */ /*25c0*/ IADD3 R6, P5, R6, 0x4000, RZ ; /* 0x0000400006067810 */ /* 0x001fe40007fbe0ff */ /*25d0*/ IADD3 R4, P2, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x000fe20007f5e0ff */ /*25e0*/ IMAD.X R9, RZ, RZ, R9, P3 ; /* 0x000000ffff097224 */ /* 0x000fe200018e0609 */ /*25f0*/ IADD3.X R11, RZ, R11, RZ, P4, !PT ; /* 0x0000000bff0b7210 */ /* 0x000fc400027fe4ff */ /*2600*/ IADD3.X R5, RZ, R5, RZ, P2, !PT ; /* 0x00000005ff057210 */ /* 0x000fe400017fe4ff */ /*2610*/ IADD3.X R7, RZ, R7, RZ, P5, !PT ; /* 0x00000007ff077210 */ /* 0x000fe20002ffe4ff */ /*2620*/ FADD R22, R22, R3 ; /* 0x0000000316167221 */ /* 0x004fc80000000000 */ /*2630*/ FADD R21, R22, R21 ; /* 0x0000001516157221 */ /* 0x008fc80000000000 */ /*2640*/ FADD R21, R21, R24 ; /* 0x0000001815157221 */ /* 0x020fc80000000000 */ /*2650*/ FADD R21, R21, R26 ; /* 0x0000001a15157221 */ /* 0x000fc80000000000 */ /*2660*/ FADD R21, R21, R28 ; /* 0x0000001c15157221 */ /* 0x000fc80000000000 */ /*2670*/ FADD R21, R21, R30 ; /* 0x0000001e15157221 */ /* 0x000fc80000000000 */ /*2680*/ FADD R21, R21, R32 ; /* 0x0000002015157221 */ /* 0x000fc80000000000 */ /*2690*/ FADD R21, R21, R34 ; /* 0x0000002215157221 */ /* 0x000fc80000000000 */ /*26a0*/ FADD R21, R21, R36 ; /* 0x0000002415157221 */ /* 0x000fc80000000000 */ /*26b0*/ FADD R20, R21, R20 ; /* 0x0000001415147221 */ /* 0x000fc80000000000 */ /*26c0*/ FADD R19, R20, R19 ; /* 0x0000001314137221 */ /* 0x000fc80000000000 */ /*26d0*/ FADD R18, R19, R18 ; /* 0x0000001213127221 */ /* 0x000fc80000000000 */ /*26e0*/ FADD R17, R18, R17 ; /* 0x0000001112117221 */ /* 0x000fc80000000000 */ /*26f0*/ FADD R17, R17, R16 ; /* 0x0000001011117221 */ /* 0x000fc80000000000 */ /*2700*/ FADD R17, R17, R14 ; /* 0x0000000e11117221 */ /* 0x000fc80000000000 */ /*2710*/ FADD R3, R17, R12 ; /* 0x0000000c11037221 */ /* 0x000fe20000000000 */ /*2720*/ @!P1 BRA 0x2480 ; /* 0xfffffd5000009947 */ /* 0x000fea000383ffff */ /*2730*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2740*/ IMAD.IADD R12, R13, 0x1, -R2 ; /* 0x000000010d0c7824 */ /* 0x000fe200078e0a02 */ /*2750*/ BSSY B2, 0x2930 ; /* 0x000001d000027945 */ /* 0x000fe80003800000 */ /*2760*/ ISETP.GT.AND P1, PT, R12, 0x400, PT ; /* 0x000004000c00780c */ /* 0x000fda0003f24270 */ /*2770*/ @!P1 BRA 0x2920 ; /* 0x000001a000009947 */ /* 0x000fea0003800000 */ /*2780*/ LDG.E.CONSTANT R12, [R6.64] ; /* 0x00000004060c7981 */ /* 0x0000a8000c1e9900 */ /*2790*/ LDG.E.CONSTANT R15, [R10.64] ; /* 0x000000040a0f7981 */ /* 0x0002e8000c1e9900 */ /*27a0*/ LDG.E.CONSTANT R17, [R8.64] ; /* 0x0000000408117981 */ /* 0x000968000c1e9900 */ /*27b0*/ LDG.E.CONSTANT R19, [R4.64] ; /* 0x0000000404137981 */ /* 0x000168000c1e9900 */ /*27c0*/ LDG.E.CONSTANT R21, [R6.64+0x1000] ; /* 0x0010000406157981 */ /* 0x000168000c1e9900 */ /*27d0*/ LDG.E.CONSTANT R23, [R10.64+0x1000] ; /* 0x001000040a177981 */ /* 0x000368000c1e9900 */ /*27e0*/ LDG.E.CONSTANT R25, [R8.64+0x1000] ; /* 0x0010000408197981 */ /* 0x000968000c1e9900 */ /*27f0*/ LDG.E.CONSTANT R27, [R4.64+0x1000] ; /* 0x00100004041b7981 */ /* 0x000962000c1e9900 */ /*2800*/ IADD3 R6, P4, R6, 0x2000, RZ ; /* 0x0000200006067810 */ /* 0x001fc40007f9e0ff */ /*2810*/ IADD3 R10, P3, R10, 0x2000, RZ ; /* 0x000020000a0a7810 */ /* 0x002fe40007f7e0ff */ /*2820*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*2830*/ IADD3 R8, P2, R8, 0x2000, RZ ; /* 0x0000200008087810 */ /* 0x010fe20007f5e0ff */ /*2840*/ IMAD.X R11, RZ, RZ, R11, P3 ; /* 0x000000ffff0b7224 */ /* 0x000fe200018e060b */ /*2850*/ IADD3 R2, R2, 0x800, RZ ; /* 0x0000080002027810 */ /* 0x000fe40007ffe0ff */ /*2860*/ IADD3 R4, P1, R4, 0x2000, RZ ; /* 0x0000200004047810 */ /* 0x000fe40007f3e0ff */ /*2870*/ IADD3.X R9, RZ, R9, RZ, P2, !PT ; /* 0x00000009ff097210 */ /* 0x000fc400017fe4ff */ /*2880*/ IADD3.X R5, RZ, R5, RZ, P1, !PT ; /* 0x00000005ff057210 */ /* 0x000fe40000ffe4ff */ /*2890*/ IADD3.X R7, RZ, R7, RZ, P4, !PT ; /* 0x00000007ff077210 */ /* 0x000fe200027fe4ff */ /*28a0*/ FADD R12, R3, R12 ; /* 0x0000000c030c7221 */ /* 0x004fc80000000000 */ /*28b0*/ FADD R12, R12, R15 ; /* 0x0000000f0c0c7221 */ /* 0x008fc80000000000 */ /*28c0*/ FADD R12, R12, R17 ; /* 0x000000110c0c7221 */ /* 0x020fc80000000000 */ /*28d0*/ FADD R12, R12, R19 ; /* 0x000000130c0c7221 */ /* 0x000fc80000000000 */ /*28e0*/ FADD R12, R12, R21 ; /* 0x000000150c0c7221 */ /* 0x000fc80000000000 */ /*28f0*/ FADD R12, R12, R23 ; /* 0x000000170c0c7221 */ /* 0x000fc80000000000 */ /*2900*/ FADD R12, R12, R25 ; /* 0x000000190c0c7221 */ /* 0x000fc80000000000 */ /*2910*/ FADD R3, R12, R27 ; /* 0x0000001b0c037221 */ /* 0x000fe40000000000 */ /*2920*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2930*/ ISETP.LT.OR P0, PT, R2, R13, P0 ; /* 0x0000000d0200720c */ /* 0x000fda0000701670 */ /*2940*/ @!P0 BRA 0x29d0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*2950*/ LDG.E.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea8000c1e9900 */ /*2960*/ LDG.E.CONSTANT R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000ee8000c1e9900 */ /*2970*/ LDG.E.CONSTANT R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f28000c1e9900 */ /*2980*/ LDG.E.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000f62000c1e9900 */ /*2990*/ FADD R3, R3, R6 ; /* 0x0000000603037221 */ /* 0x004fc80000000000 */ /*29a0*/ FADD R3, R3, R10 ; /* 0x0000000a03037221 */ /* 0x008fc80000000000 */ /*29b0*/ FADD R3, R3, R8 ; /* 0x0000000803037221 */ /* 0x010fc80000000000 */ /*29c0*/ FADD R3, R3, R4 ; /* 0x0000000403037221 */ /* 0x020fe40000000000 */ /*29d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*29e0*/ S2R R4, SR_LANEID ; /* 0x0000000000047919 */ /* 0x000e280000000000 */ /*29f0*/ SHFL.DOWN PT, R2, R3, 0x1, 0x1f ; /* 0x08201f0003027f89 */ /* 0x000e6200000e0000 */ /*2a00*/ ISETP.GT.AND P0, PT, R4.reuse, 0x1e, PT ; /* 0x0000001e0400780c */ /* 0x041fe40003f04270 */ /*2a10*/ ISETP.NE.AND P1, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fd60003f25270 */ /*2a20*/ @!P0 FADD R3, R2, R3 ; /* 0x0000000302038221 */ /* 0x002fe20000000000 */ /*2a30*/ ISETP.GT.AND P0, PT, R4, 0x1d, PT ; /* 0x0000001d0400780c */ /* 0x000fe40003f04270 */ /*2a40*/ @!P1 SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff059819 */ /* 0x000fe40000011400 */ /*2a50*/ SHFL.DOWN PT, R2, R3, 0x2, 0x1f ; /* 0x08401f0003027f89 */ /* 0x000e2400000e0000 */ /*2a60*/ @!P1 LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005059211 */ /* 0x000fc800078f28ff */ /*2a70*/ @!P1 SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff059819 */ /* 0x000fc60000011405 */ /*2a80*/ @!P0 FADD R3, R3, R2 ; /* 0x0000000203038221 */ /* 0x001fe20000000000 */ /*2a90*/ ISETP.GT.AND P0, PT, R4, 0x1b, PT ; /* 0x0000001b0400780c */ /* 0x000fc80003f04270 */ /*2aa0*/ SHFL.DOWN PT, R2, R3, 0x4, 0x1f ; /* 0x08801f0003027f89 */ /* 0x000e3200000e0000 */ /*2ab0*/ @!P0 FADD R3, R3, R2 ; /* 0x0000000203038221 */ /* 0x001fe20000000000 */ /*2ac0*/ ISETP.GT.AND P0, PT, R4, 0x17, PT ; /* 0x000000170400780c */ /* 0x000fc80003f04270 */ /*2ad0*/ SHFL.DOWN PT, R2, R3, 0x8, 0x1f ; /* 0x09001f0003027f89 */ /* 0x000e3200000e0000 */ /*2ae0*/ @!P0 FADD R3, R3, R2 ; /* 0x0000000203038221 */ /* 0x001fe20000000000 */ /*2af0*/ ISETP.GT.AND P0, PT, R4, 0xf, PT ; /* 0x0000000f0400780c */ /* 0x000fc80003f04270 */ /*2b00*/ SHFL.DOWN PT, R2, R3, 0x10, 0x1f ; /* 0x0a001f0003027f89 */ /* 0x000e3200000e0000 */ /*2b10*/ @!P0 FADD R3, R3, R2 ; /* 0x0000000203038221 */ /* 0x001fe20000000000 */ /*2b20*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc40003f05270 */ /*2b30*/ @!P1 SHF.L.U32 R2, R5, 0x2, RZ ; /* 0x0000000205029819 */ /* 0x000fca00000006ff */ /*2b40*/ @!P1 STS [R2+0x8], R3 ; /* 0x0000080302009388 */ /* 0x0001e80000000800 */ /*2b50*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2b60*/ @P0 BRA 0x39a0 ; /* 0x00000e3000000947 */ /* 0x000fea0003800000 */ /*2b70*/ LDS R0, [0xc] ; /* 0x00000c00ff007984 */ /* 0x001e280000000800 */ /*2b80*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e680000000c00 */ /*2b90*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea20000000a00 */ /*2ba0*/ FADD R3, R3, R0 ; /* 0x0000000003037221 */ /* 0x001fe20000000000 */ /*2bb0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*2bc0*/ FADD R4, R3, R4 ; /* 0x0000000403047221 */ /* 0x002fc80000000000 */ /*2bd0*/ FADD R5, R4, R5 ; /* 0x0000000504057221 */ /* 0x000fc80000000000 */ /*2be0*/ FADD R6, R5, R6 ; /* 0x0000000605067221 */ /* 0x000fc80000000000 */ /*2bf0*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x000fc80000000000 */ /*2c00*/ FADD R8, R7, R8 ; /* 0x0000000807087221 */ /* 0x004fc80000000000 */ /*2c10*/ FADD R3, R8, R9 ; /* 0x0000000908037221 */ /* 0x000fe20000000000 */ /*2c20*/ BRA 0x39a0 ; /* 0x00000d7000007947 */ /* 0x000fea0003800000 */ /*2c30*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*2c40*/ BSSY B1, 0x2cd0 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*2c50*/ MOV R7, RZ ; /* 0x000000ff00077202 */ /* 0x000fe40000000f00 */ /*2c60*/ MOV R3, R0 ; /* 0x0000000000037202 */ /* 0x000fd20000000f00 */ /*2c70*/ @P0 BRA 0x2cc0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*2c80*/ IMAD.MOV.U32 R5, RZ, RZ, 0x4 ; /* 0x00000004ff057424 */ /* 0x000fc800078e00ff */ /*2c90*/ IMAD.WIDE R4, R0, R5, c[0x0][0x160] ; /* 0x0000580000047625 */ /* 0x000fca00078e0205 */ /*2ca0*/ LDG.E.CONSTANT R7, [R4.64] ; /* 0x0000000404077981 */ /* 0x000162000c1e9900 */ /*2cb0*/ IADD3 R3, R0, 0x100, RZ ; /* 0x0000010000037810 */ /* 0x000fc60007ffe0ff */ /*2cc0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2cd0*/ ISETP.GE.AND P0, PT, R3, c[0x0][0x170], PT ; /* 0x00005c0003007a0c */ /* 0x000fe20003f06270 */ /*2ce0*/ BSSY B1, 0x33a0 ; /* 0x000006b000017945 */ /* 0x000fd80003800000 */ /*2cf0*/ @P0 BRA 0x3390 ; /* 0x0000069000000947 */ /* 0x000fea0003800000 */ /*2d00*/ LOP3.LUT R4, RZ, R3, RZ, 0x33, !PT ; /* 0x00000003ff047212 */ /* 0x001fe200078e33ff */ /*2d10*/ BSSY B2, 0x2e40 ; /* 0x0000012000027945 */ /* 0x000fe60003800000 */ /*2d20*/ IADD3 R5, R4, c[0x0][0x170], RZ ; /* 0x00005c0004057a10 */ /* 0x000fc80007ffe0ff */ /*2d30*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*2d40*/ ISETP.GE.U32.AND P1, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f26070 */ /*2d50*/ LOP3.LUT P0, R6, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304067812 */ /* 0x000fda000780c0ff */ /*2d60*/ @!P0 BRA 0x2e30 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*2d70*/ MOV R4, 0x4 ; /* 0x0000000400047802 */ /* 0x000fca0000000f00 */ /*2d80*/ IMAD.WIDE R4, R3, R4, c[0x0][0x160] ; /* 0x0000580003047625 */ /* 0x000fca00078e0204 */ /*2d90*/ MOV R8, R4 ; /* 0x0000000400087202 */ /* 0x000fca0000000f00 */ /*2da0*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fcc00078e0008 */ /*2db0*/ LDG.E.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x0000a2000c1e9900 */ /*2dc0*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*2dd0*/ IADD3 R8, P2, R8, 0x400, RZ ; /* 0x0000040008087810 */ /* 0x000fe40007f5e0ff */ /*2de0*/ ISETP.NE.AND P0, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f05270 */ /*2df0*/ IADD3 R3, R3, 0x100, RZ ; /* 0x0000010003037810 */ /* 0x000fe40007ffe0ff */ /*2e00*/ IADD3.X R5, RZ, R5, RZ, P2, !PT ; /* 0x00000005ff057210 */ /* 0x001fe200017fe4ff */ /*2e10*/ FADD R7, R4, R7 ; /* 0x0000000704077221 */ /* 0x024fd00000000000 */ /*2e20*/ @P0 BRA 0x2da0 ; /* 0xffffff7000000947 */ /* 0x000fea000383ffff */ /*2e30*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2e40*/ @!P1 BRA 0x3390 ; /* 0x0000054000009947 */ /* 0x000fea0003800000 */ /*2e50*/ IADD3 R4, -R3, c[0x0][0x170], RZ ; /* 0x00005c0003047a10 */ /* 0x000fe20007ffe1ff */ /*2e60*/ BSSY B2, 0x3140 ; /* 0x000002d000027945 */ /* 0x000fe20003800000 */ /*2e70*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*2e80*/ ISETP.GT.AND P1, PT, R4, 0xc00, PT ; /* 0x00000c000400780c */ /* 0x000fe40003f24270 */ /*2e90*/ MOV R4, 0x4 ; /* 0x0000000400047802 */ /* 0x000fca0000000f00 */ /*2ea0*/ IMAD.WIDE R4, R3, R4, c[0x0][0x160] ; /* 0x0000580003047625 */ /* 0x000fcc00078e0204 */ /*2eb0*/ @!P1 BRA 0x3130 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*2ec0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*2ed0*/ IADD3 R8, R2, -0xc00, RZ ; /* 0xfffff40002087810 */ /* 0x000fe40007ffe0ff */ /*2ee0*/ LDG.E.CONSTANT R10, [R4.64] ; /* 0x00000004040a7981 */ /* 0x0000a8000c1e9900 */ /*2ef0*/ LDG.E.CONSTANT R11, [R4.64+0x400] ; /* 0x00040004040b7981 */ /* 0x0000e8000c1e9900 */ /*2f00*/ LDG.E.CONSTANT R13, [R4.64+0x800] ; /* 0x00080004040d7981 */ /* 0x000128000c1e9900 */ /*2f10*/ LDG.E.CONSTANT R15, [R4.64+0xc00] ; /* 0x000c0004040f7981 */ /* 0x000128000c1e9900 */ /*2f20*/ LDG.E.CONSTANT R17, [R4.64+0x1000] ; /* 0x0010000404117981 */ /* 0x000128000c1e9900 */ /*2f30*/ LDG.E.CONSTANT R19, [R4.64+0x1400] ; /* 0x0014000404137981 */ /* 0x000128000c1e9900 */ /*2f40*/ LDG.E.CONSTANT R21, [R4.64+0x1800] ; /* 0x0018000404157981 */ /* 0x000128000c1e9900 */ /*2f50*/ LDG.E.CONSTANT R23, [R4.64+0x1c00] ; /* 0x001c000404177981 */ /* 0x000128000c1e9900 */ /*2f60*/ LDG.E.CONSTANT R25, [R4.64+0x2000] ; /* 0x0020000404197981 */ /* 0x000128000c1e9900 */ /*2f70*/ LDG.E.CONSTANT R27, [R4.64+0x2400] ; /* 0x00240004041b7981 */ /* 0x000128000c1e9900 */ /*2f80*/ LDG.E.CONSTANT R29, [R4.64+0x2800] ; /* 0x00280004041d7981 */ /* 0x000128000c1e9900 */ /*2f90*/ LDG.E.CONSTANT R31, [R4.64+0x2c00] ; /* 0x002c0004041f7981 */ /* 0x000128000c1e9900 */ /*2fa0*/ LDG.E.CONSTANT R33, [R4.64+0x3000] ; /* 0x0030000404217981 */ /* 0x000128000c1e9900 */ /*2fb0*/ LDG.E.CONSTANT R35, [R4.64+0x3400] ; /* 0x0034000404237981 */ /* 0x000128000c1e9900 */ /*2fc0*/ LDG.E.CONSTANT R9, [R4.64+0x3800] ; /* 0x0038000404097981 */ /* 0x000128000c1e9900 */ /*2fd0*/ LDG.E.CONSTANT R6, [R4.64+0x3c00] ; /* 0x003c000404067981 */ /* 0x000122000c1e9900 */ /*2fe0*/ IADD3 R3, R3, 0x1000, RZ ; /* 0x0000100003037810 */ /* 0x000fc80007ffe0ff */ /*2ff0*/ ISETP.GE.AND P1, PT, R3, R8, PT ; /* 0x000000080300720c */ /* 0x000fe40003f26270 */ /*3000*/ IADD3 R4, P2, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fca0007f5e0ff */ /*3010*/ IMAD.X R5, RZ, RZ, R5, P2 ; /* 0x000000ffff057224 */ /* 0x000fe200010e0605 */ /*3020*/ FADD R10, R10, R7 ; /* 0x000000070a0a7221 */ /* 0x024fc80000000000 */ /*3030*/ FADD R10, R10, R11 ; /* 0x0000000b0a0a7221 */ /* 0x008fc80000000000 */ /*3040*/ FADD R10, R10, R13 ; /* 0x0000000d0a0a7221 */ /* 0x010fc80000000000 */ /*3050*/ FADD R10, R10, R15 ; /* 0x0000000f0a0a7221 */ /* 0x000fc80000000000 */ /*3060*/ FADD R10, R10, R17 ; /* 0x000000110a0a7221 */ /* 0x000fc80000000000 */ /*3070*/ FADD R10, R10, R19 ; /* 0x000000130a0a7221 */ /* 0x000fc80000000000 */ /*3080*/ FADD R10, R10, R21 ; /* 0x000000150a0a7221 */ /* 0x000fc80000000000 */ /*3090*/ FADD R10, R10, R23 ; /* 0x000000170a0a7221 */ /* 0x000fc80000000000 */ /*30a0*/ FADD R10, R10, R25 ; /* 0x000000190a0a7221 */ /* 0x000fc80000000000 */ /*30b0*/ FADD R10, R10, R27 ; /* 0x0000001b0a0a7221 */ /* 0x000fc80000000000 */ /*30c0*/ FADD R10, R10, R29 ; /* 0x0000001d0a0a7221 */ /* 0x000fc80000000000 */ /*30d0*/ FADD R10, R10, R31 ; /* 0x0000001f0a0a7221 */ /* 0x000fc80000000000 */ /*30e0*/ FADD R10, R10, R33 ; /* 0x000000210a0a7221 */ /* 0x000fc80000000000 */ /*30f0*/ FADD R10, R10, R35 ; /* 0x000000230a0a7221 */ /* 0x000fc80000000000 */ /*3100*/ FADD R9, R10, R9 ; /* 0x000000090a097221 */ /* 0x000fc80000000000 */ /*3110*/ FADD R7, R9, R6 ; /* 0x0000000609077221 */ /* 0x000fe20000000000 */ /*3120*/ @!P1 BRA 0x2ee0 ; /* 0xfffffdb000009947 */ /* 0x000fea000383ffff */ /*3130*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3140*/ IADD3 R6, -R3, c[0x0][0x170], RZ ; /* 0x00005c0003067a10 */ /* 0x000fe20007ffe1ff */ /*3150*/ BSSY B2, 0x32f0 ; /* 0x0000019000027945 */ /* 0x000fe60003800000 */ /*3160*/ ISETP.GT.AND P1, PT, R6, 0x400, PT ; /* 0x000004000600780c */ /* 0x000fda0003f24270 */ /*3170*/ @!P1 BRA 0x32e0 ; /* 0x0000016000009947 */ /* 0x000fea0003800000 */ /*3180*/ LDG.E.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x0000a8000c1e9900 */ /*3190*/ LDG.E.CONSTANT R9, [R4.64+0x400] ; /* 0x0004000404097981 */ /* 0x0000e8000c1e9900 */ /*31a0*/ LDG.E.CONSTANT R11, [R4.64+0x800] ; /* 0x00080004040b7981 */ /* 0x000128000c1e9900 */ /*31b0*/ LDG.E.CONSTANT R13, [R4.64+0xc00] ; /* 0x000c0004040d7981 */ /* 0x000128000c1e9900 */ /*31c0*/ LDG.E.CONSTANT R15, [R4.64+0x1000] ; /* 0x00100004040f7981 */ /* 0x000128000c1e9900 */ /*31d0*/ LDG.E.CONSTANT R17, [R4.64+0x1400] ; /* 0x0014000404117981 */ /* 0x000128000c1e9900 */ /*31e0*/ LDG.E.CONSTANT R19, [R4.64+0x1800] ; /* 0x0018000404137981 */ /* 0x000128000c1e9900 */ /*31f0*/ LDG.E.CONSTANT R21, [R4.64+0x1c00] ; /* 0x001c000404157981 */ /* 0x000122000c1e9900 */ /*3200*/ IADD3 R8, P1, R4, 0x2000, RZ ; /* 0x0000200004087810 */ /* 0x000fc40007f3e0ff */ /*3210*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*3220*/ IADD3 R3, R3, 0x800, RZ ; /* 0x0000080003037810 */ /* 0x000fe40007ffe0ff */ /*3230*/ MOV R4, R8 ; /* 0x0000000800047202 */ /* 0x001fe20000000f00 */ /*3240*/ FADD R6, R7, R6 ; /* 0x0000000607067221 */ /* 0x024fc80000000000 */ /*3250*/ FADD R6, R6, R9 ; /* 0x0000000906067221 */ /* 0x008fe20000000000 */ /*3260*/ IADD3.X R9, RZ, R5, RZ, P1, !PT ; /* 0x00000005ff097210 */ /* 0x000fc60000ffe4ff */ /*3270*/ FADD R6, R6, R11 ; /* 0x0000000b06067221 */ /* 0x010fe40000000000 */ /*3280*/ IMAD.MOV.U32 R5, RZ, RZ, R9 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0009 */ /*3290*/ FADD R6, R6, R13 ; /* 0x0000000d06067221 */ /* 0x000fc80000000000 */ /*32a0*/ FADD R6, R6, R15 ; /* 0x0000000f06067221 */ /* 0x000fc80000000000 */ /*32b0*/ FADD R6, R6, R17 ; /* 0x0000001106067221 */ /* 0x000fc80000000000 */ /*32c0*/ FADD R6, R6, R19 ; /* 0x0000001306067221 */ /* 0x000fc80000000000 */ /*32d0*/ FADD R7, R6, R21 ; /* 0x0000001506077221 */ /* 0x000fe40000000000 */ /*32e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*32f0*/ ISETP.LT.OR P0, PT, R3, c[0x0][0x170], P0 ; /* 0x00005c0003007a0c */ /* 0x000fda0000701670 */ /*3300*/ @!P0 BRA 0x3390 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*3310*/ LDG.E.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x000ea8000c1e9900 */ /*3320*/ LDG.E.CONSTANT R3, [R4.64+0x400] ; /* 0x0004000404037981 */ /* 0x000ee8000c1e9900 */ /*3330*/ LDG.E.CONSTANT R8, [R4.64+0x800] ; /* 0x0008000404087981 */ /* 0x000f28000c1e9900 */ /*3340*/ LDG.E.CONSTANT R10, [R4.64+0xc00] ; /* 0x000c0004040a7981 */ /* 0x000f22000c1e9900 */ /*3350*/ FADD R6, R7, R6 ; /* 0x0000000607067221 */ /* 0x024fc80000000000 */ /*3360*/ FADD R3, R6, R3 ; /* 0x0000000306037221 */ /* 0x008fc80000000000 */ /*3370*/ FADD R3, R3, R8 ; /* 0x0000000803037221 */ /* 0x010fc80000000000 */ /*3380*/ FADD R7, R3, R10 ; /* 0x0000000a03077221 */ /* 0x000fe40000000000 */ /*3390*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*33a0*/ ISETP.GT.AND P0, PT, R2, 0xff, PT ; /* 0x000000ff0200780c */ /* 0x000fda0003f04270 */ /*33b0*/ @P0 BRA 0x3750 ; /* 0x0000039000000947 */ /* 0x000fea0003800000 */ /*33c0*/ SHF.R.S32.HI R3, RZ, 0x1f, R0 ; /* 0x0000001fff037819 */ /* 0x000fe20000011400 */ /*33d0*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x000e660000000000 */ /*33e0*/ LEA.HI R5, R3, R0, RZ, 0x5 ; /* 0x0000000003057211 */ /* 0x001fc800078f28ff */ /*33f0*/ LOP3.LUT R3, R5, 0xffffffe0, RZ, 0xc0, !PT ; /* 0xffffffe005037812 */ /* 0x000fc800078ec0ff */ /*3400*/ IADD3 R4, R3, 0x20, RZ ; /* 0x0000002003047810 */ /* 0x000fe40007ffe0ff */ /*3410*/ LOP3.LUT R3, RZ, R3, RZ, 0x33, !PT ; /* 0x00000003ff037212 */ /* 0x000fe400078e33ff */ /*3420*/ ISETP.GT.AND P0, PT, R4, c[0x0][0x170], PT ; /* 0x00005c0004007a0c */ /* 0x000fe40003f04270 */ /*3430*/ IADD3 R3, R3, c[0x0][0x170], RZ ; /* 0x00005c0003037a10 */ /* 0x000fc80007ffe0ff */ /*3440*/ SEL R9, R3, 0x1f, P0 ; /* 0x0000001f03097807 */ /* 0x000fe40000000000 */ /*3450*/ IADD3 R8, R6, 0x2, RZ ; /* 0x0000000206087810 */ /* 0x002fc60007ffe0ff */ /*3460*/ SHFL.DOWN PT, R3, R7, 0x1, R9 ; /* 0x0820000007037989 */ /* 0x020e2200000e0009 */ /*3470*/ ISETP.GE.AND P0, PT, R6.reuse, R9, PT ; /* 0x000000090600720c */ /* 0x040fe40003f06270 */ /*3480*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f25270 */ /*3490*/ FADD R3, R3, R7 ; /* 0x0000000703037221 */ /* 0x001fca0000000000 */ /*34a0*/ FSEL R4, R3, R7, !P0 ; /* 0x0000000703047208 */ /* 0x000fe40004000000 */ /*34b0*/ ISETP.GT.AND P0, PT, R8, R9.reuse, PT ; /* 0x000000090800720c */ /* 0x080fe40003f04270 */ /*34c0*/ IADD3 R8, R6, 0x4, RZ ; /* 0x0000000406087810 */ /* 0x000fe20007ffe0ff */ /*34d0*/ SHFL.DOWN PT, R3, R4, 0x2, R9 ; /* 0x0840000004037989 */ /* 0x000e3400000e0009 */ /*34e0*/ @!P0 FADD R4, R4, R3 ; /* 0x0000000304048221 */ /* 0x001fe20000000000 */ /*34f0*/ ISETP.GT.AND P0, PT, R8, R9, PT ; /* 0x000000090800720c */ /* 0x000fc40003f04270 */ /*3500*/ IADD3 R8, R6, 0x8, RZ ; /* 0x0000000806087810 */ /* 0x000fe40007ffe0ff */ /*3510*/ SHFL.DOWN PT, R3, R4, 0x4, R9 ; /* 0x0880000004037989 */ /* 0x000e3200000e0009 */ /*3520*/ @!P0 FADD R4, R4, R3 ; /* 0x0000000304048221 */ /* 0x001fe20000000000 */ /*3530*/ ISETP.GT.AND P0, PT, R8, R9, PT ; /* 0x000000090800720c */ /* 0x000fc40003f04270 */ /*3540*/ IADD3 R8, R6, 0x10, RZ ; /* 0x0000001006087810 */ /* 0x000fe40007ffe0ff */ /*3550*/ SHFL.DOWN PT, R3, R4, 0x8, R9 ; /* 0x0900000004037989 */ /* 0x000e2200000e0009 */ /*3560*/ SHF.R.S32.HI R6, RZ, 0x5, R5 ; /* 0x00000005ff067819 */ /* 0x000fc80000011405 */ /*3570*/ @!P1 SHF.L.U32 R6, R6, 0x2, RZ ; /* 0x0000000206069819 */ /* 0x000fc800000006ff */ /*3580*/ @!P0 FADD R4, R4, R3 ; /* 0x0000000304048221 */ /* 0x001fe20000000000 */ /*3590*/ ISETP.GT.AND P0, PT, R8, R9, PT ; /* 0x000000090800720c */ /* 0x000fc80003f04270 */ /*35a0*/ SHFL.DOWN PT, R3, R4, 0x10, R9 ; /* 0x0a00000004037989 */ /* 0x000e3200000e0009 */ /*35b0*/ @!P0 FADD R4, R4, R3 ; /* 0x0000000304048221 */ /* 0x001fe20000000000 */ /*35c0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc80003f05270 */ /*35d0*/ MOV R3, R4 ; /* 0x0000000400037202 */ /* 0x000fca0000000f00 */ /*35e0*/ @!P1 STS [R6+0x8], R3 ; /* 0x0000080306009388 */ /* 0x0001e80000000800 */ /*35f0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*3600*/ @P0 BRA 0x39a0 ; /* 0x0000039000000947 */ /* 0x000fea0003800000 */ /*3610*/ LDS R0, [0xc] ; /* 0x00000c00ff007984 */ /* 0x001e220000000800 */ /*3620*/ ISETP.GT.AND P0, PT, R2, 0x20, PT ; /* 0x000000200200780c */ /* 0x000fc40003f04270 */ /*3630*/ ISETP.GT.AND P1, PT, R2.reuse, 0x40, PT ; /* 0x000000400200780c */ /* 0x040fe20003f24270 */ /*3640*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e620000000c00 */ /*3650*/ ISETP.GT.AND P2, PT, R2.reuse, 0x60, PT ; /* 0x000000600200780c */ /* 0x040fe40003f44270 */ /*3660*/ ISETP.GT.AND P3, PT, R2.reuse, 0x80, PT ; /* 0x000000800200780c */ /* 0x040fe20003f64270 */ /*3670*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000eac0000000a00 */ /*3680*/ @P0 FADD R3, R3, R0 ; /* 0x0000000003030221 */ /* 0x001fe20000000000 */ /*3690*/ ISETP.GT.AND P0, PT, R2, 0xa0, PT ; /* 0x000000a00200780c */ /* 0x000fe20003f04270 */ /*36a0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc400078e00ff */ /*36b0*/ @P1 FADD R3, R3, R4 ; /* 0x0000000403031221 */ /* 0x002fe20000000000 */ /*36c0*/ ISETP.GT.AND P1, PT, R2, 0xc0, PT ; /* 0x000000c00200780c */ /* 0x000fc60003f24270 */ /*36d0*/ @P2 FADD R3, R3, R5 ; /* 0x0000000503032221 */ /* 0x000fe20000000000 */ /*36e0*/ ISETP.GE.AND P2, PT, R2, 0xe1, PT ; /* 0x000000e10200780c */ /* 0x000fc60003f46270 */ /*36f0*/ @P3 FADD R3, R3, R6 ; /* 0x0000000603033221 */ /* 0x000fc80000000000 */ /*3700*/ @P0 FADD R3, R3, R7 ; /* 0x0000000703030221 */ /* 0x000fc80000000000 */ /*3710*/ @P1 FADD R3, R3, R8 ; /* 0x0000000803031221 */ /* 0x004fe40000000000 */ /*3720*/ @!P2 BRA 0x39a0 ; /* 0x000002700000a947 */ /* 0x000fea0003800000 */ /*3730*/ FADD R3, R3, R9 ; /* 0x0000000903037221 */ /* 0x000fe20000000000 */ /*3740*/ BRA 0x39a0 ; /* 0x0000025000007947 */ /* 0x000fea0003800000 */ /*3750*/ S2R R3, SR_LANEID ; /* 0x0000000000037919 */ /* 0x000e680000000000 */ /*3760*/ SHFL.DOWN PT, R2, R7, 0x1, 0x1f ; /* 0x08201f0007027f89 */ /* 0x020ea200000e0000 */ /*3770*/ ISETP.GT.AND P0, PT, R3.reuse, 0x1e, PT ; /* 0x0000001e0300780c */ /* 0x042fe40003f04270 */ /*3780*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fd60003f25270 */ /*3790*/ @!P0 FADD R7, R2, R7 ; /* 0x0000000702078221 */ /* 0x004fe20000000000 */ /*37a0*/ ISETP.GT.AND P0, PT, R3, 0x1d, PT ; /* 0x0000001d0300780c */ /* 0x000fc80003f04270 */ /*37b0*/ SHFL.DOWN PT, R2, R7, 0x2, 0x1f ; /* 0x08401f0007027f89 */ /* 0x000e7200000e0000 */ /*37c0*/ @!P0 FADD R7, R7, R2 ; /* 0x0000000207078221 */ /* 0x002fe20000000000 */ /*37d0*/ ISETP.GT.AND P0, PT, R3, 0x1b, PT ; /* 0x0000001b0300780c */ /* 0x000fc80003f04270 */ /*37e0*/ SHFL.DOWN PT, R2, R7, 0x4, 0x1f ; /* 0x08801f0007027f89 */ /* 0x000e7200000e0000 */ /*37f0*/ @!P0 FADD R7, R7, R2 ; /* 0x0000000207078221 */ /* 0x002fe20000000000 */ /*3800*/ ISETP.GT.AND P0, PT, R3, 0x17, PT ; /* 0x000000170300780c */ /* 0x000fc80003f04270 */ /*3810*/ SHFL.DOWN PT, R2, R7, 0x8, 0x1f ; /* 0x09001f0007027f89 */ /* 0x000e7200000e0000 */ /*3820*/ @!P0 FADD R7, R7, R2 ; /* 0x0000000207078221 */ /* 0x002fe20000000000 */ /*3830*/ ISETP.GT.AND P0, PT, R3, 0xf, PT ; /* 0x0000000f0300780c */ /* 0x000fc40003f04270 */ /*3840*/ @!P1 SHF.R.S32.HI R3, RZ, 0x1f, R0 ; /* 0x0000001fff039819 */ /* 0x000fe40000011400 */ /*3850*/ SHFL.DOWN PT, R2, R7, 0x10, 0x1f ; /* 0x0a001f0007027f89 */ /* 0x000e6400000e0000 */ /*3860*/ @!P1 LEA.HI R3, R3, R0, RZ, 0x5 ; /* 0x0000000003039211 */ /* 0x000fc800078f28ff */ /*3870*/ @!P1 SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff039819 */ /* 0x000fc60000011403 */ /*3880*/ @!P0 FADD R7, R7, R2 ; /* 0x0000000207078221 */ /* 0x002fe20000000000 */ /*3890*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fe40003f05270 */ /*38a0*/ @!P1 SHF.L.U32 R2, R3, 0x2, RZ ; /* 0x0000000203029819 */ /* 0x000fe400000006ff */ /*38b0*/ MOV R3, R7 ; /* 0x0000000700037202 */ /* 0x000fca0000000f00 */ /*38c0*/ @!P1 STS [R2+0x8], R3 ; /* 0x0000080302009388 */ /* 0x0003e80000000800 */ /*38d0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*38e0*/ @P0 BRA 0x39a0 ; /* 0x000000b000000947 */ /* 0x000fea0003800000 */ /*38f0*/ LDS R0, [0xc] ; /* 0x00000c00ff007984 */ /* 0x002e680000000800 */ /*3900*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e280000000c00 */ /*3910*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea20000000a00 */ /*3920*/ FADD R3, R3, R0 ; /* 0x0000000003037221 */ /* 0x002fe20000000000 */ /*3930*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*3940*/ FADD R4, R3, R4 ; /* 0x0000000403047221 */ /* 0x001fc80000000000 */ /*3950*/ FADD R5, R4, R5 ; /* 0x0000000504057221 */ /* 0x000fc80000000000 */ /*3960*/ FADD R6, R5, R6 ; /* 0x0000000605067221 */ /* 0x000fc80000000000 */ /*3970*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x000fc80000000000 */ /*3980*/ FADD R8, R7, R8 ; /* 0x0000000807087221 */ /* 0x004fc80000000000 */ /*3990*/ FADD R3, R8, R9 ; /* 0x0000000908037221 */ /* 0x000fe40000000000 */ /*39a0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x003fea0003800000 */ /*39b0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fda0003f05270 */ /*39c0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*39d0*/ FADD R5, R3, c[0x0][0x178] ; /* 0x00005e0003057621 */ /* 0x000fe20000000000 */ /*39e0*/ MOV R2, c[0x0][0x168] ; /* 0x00005a0000027a02 */ /* 0x000fe40000000f00 */ /*39f0*/ MOV R3, c[0x0][0x16c] ; /* 0x00005b0000037a02 */ /* 0x000fca0000000f00 */ /*3a00*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*3a10*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*3a20*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*3a30*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x001fda0003f05270 */ /*3a40*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*3a50*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff057624 */ /* 0x000fe200078e00ff */ /*3a60*/ MOV R2, c[0x0][0x168] ; /* 0x00005a0000027a02 */ /* 0x000fe40000000f00 */ /*3a70*/ MOV R3, c[0x0][0x16c] ; /* 0x00005b0000037a02 */ /* 0x000fca0000000f00 */ /*3a80*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*3a90*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*3aa0*/ BRA 0x3aa0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*3ab0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3ac0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3ad0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3ae0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3af0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3b00*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3b10*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3b20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3b30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3b40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3b50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3b60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3b70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEyS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fe20000000a00 */ /*0030*/ BSSY B0, 0x1ef0 ; /* 0x00001eb000007945 */ /* 0x000fe20003800000 */ /*0040*/ IMAD.SHL.U32 R3, R0, 0x1000, RZ ; /* 0x0000100000037824 */ /* 0x001fca00078e00ff */ /*0050*/ IADD3 R14, P1, -R3, c[0x0][0x198], RZ ; /* 0x00006600030e7a10 */ /* 0x000fe40007f3e1ff */ /*0060*/ SHF.R.S32.HI R2, RZ, 0x1f, R3 ; /* 0x0000001fff027819 */ /* 0x000fe40000011403 */ /*0070*/ ISETP.GE.U32.AND P0, PT, R14, 0x1000, PT ; /* 0x000010000e00780c */ /* 0x000fe40003f06070 */ /*0080*/ IADD3.X R6, ~R2, c[0x0][0x19c], RZ, P1, !PT ; /* 0x0000670002067a10 */ /* 0x000fc80000ffe5ff */ /*0090*/ ISETP.GE.U32.AND.EX P0, PT, R6, RZ, PT, P0 ; /* 0x000000ff0600720c */ /* 0x000fda0003f06100 */ /*00a0*/ @!P0 BRA 0x10f0 ; /* 0x0000104000008947 */ /* 0x000fea0003800000 */ /*00b0*/ S2R R8, SR_TID.X ; /* 0x0000000000087919 */ /* 0x000e240000002100 */ /*00c0*/ IADD3 R9, P0, R3, R8, RZ ; /* 0x0000000803097210 */ /* 0x001fc80007f1e0ff */ /*00d0*/ LEA.HI.X.SX32 R10, R8, R2, 0x1, P0 ; /* 0x00000002080a7211 */ /* 0x000fe400000f0eff */ /*00e0*/ LEA R4, P0, R9, c[0x0][0x160], 0x2 ; /* 0x0000580009047a11 */ /* 0x000fc800078010ff */ /*00f0*/ LEA.HI.X R5, R9, c[0x0][0x164], R10, 0x2, P0 ; /* 0x0000590009057a11 */ /* 0x000fca00000f140a */ /*0100*/ LDG.E R15, [R4.64+0x400] ; /* 0x00040006040f7981 */ /* 0x0000a8000c1e1900 */ /*0110*/ LDG.E R16, [R4.64] ; /* 0x0000000604107981 */ /* 0x0000a8000c1e1900 */ /*0120*/ LDG.E R18, [R4.64+0x800] ; /* 0x0008000604127981 */ /* 0x0000e8000c1e1900 */ /*0130*/ LDG.E R20, [R4.64+0xc00] ; /* 0x000c000604147981 */ /* 0x000128000c1e1900 */ /*0140*/ LDG.E R22, [R4.64+0x1000] ; /* 0x0010000604167981 */ /* 0x000168000c1e1900 */ /*0150*/ LDG.E R24, [R4.64+0x1400] ; /* 0x0014000604187981 */ /* 0x000168000c1e1900 */ /*0160*/ LDG.E R26, [R4.64+0x1800] ; /* 0x00180006041a7981 */ /* 0x000168000c1e1900 */ /*0170*/ LDG.E R28, [R4.64+0x1c00] ; /* 0x001c0006041c7981 */ /* 0x000168000c1e1900 */ /*0180*/ LDG.E R30, [R4.64+0x2000] ; /* 0x00200006041e7981 */ /* 0x000168000c1e1900 */ /*0190*/ LDG.E R32, [R4.64+0x2400] ; /* 0x0024000604207981 */ /* 0x000168000c1e1900 */ /*01a0*/ LDG.E R34, [R4.64+0x2800] ; /* 0x0028000604227981 */ /* 0x000168000c1e1900 */ /*01b0*/ LDG.E R36, [R4.64+0x2c00] ; /* 0x002c000604247981 */ /* 0x000168000c1e1900 */ /*01c0*/ LDG.E R7, [R4.64+0x3000] ; /* 0x0030000604077981 */ /* 0x000168000c1e1900 */ /*01d0*/ LDG.E R11, [R4.64+0x3400] ; /* 0x00340006040b7981 */ /* 0x000168000c1e1900 */ /*01e0*/ LDG.E R12, [R4.64+0x3800] ; /* 0x00380006040c7981 */ /* 0x000168000c1e1900 */ /*01f0*/ LDG.E R13, [R4.64+0x3c00] ; /* 0x003c0006040d7981 */ /* 0x000164000c1e1900 */ /*0200*/ MOV R5, c[0x0][0x1a0] ; /* 0x0000680000057a02 */ /* 0x001fe20000000f00 */ /*0210*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fc800078e0008 */ /*0220*/ IMAD.SHL.U32 R5, R5, 0x1000, RZ ; /* 0x0000100005057824 */ /* 0x000fca00078e00ff */ /*0230*/ ISETP.GE.U32.AND P0, PT, R14, R5, PT ; /* 0x000000050e00720c */ /* 0x000fe20003f06070 */ /*0240*/ FADD R15, R15, R16 ; /* 0x000000100f0f7221 */ /* 0x004fc80000000000 */ /*0250*/ FADD R15, R15, R18 ; /* 0x000000120f0f7221 */ /* 0x008fc80000000000 */ /*0260*/ FADD R15, R15, R20 ; /* 0x000000140f0f7221 */ /* 0x010fc80000000000 */ /*0270*/ FADD R15, R15, R22 ; /* 0x000000160f0f7221 */ /* 0x020fc80000000000 */ /*0280*/ FADD R15, R15, R24 ; /* 0x000000180f0f7221 */ /* 0x000fc80000000000 */ /*0290*/ FADD R15, R15, R26 ; /* 0x0000001a0f0f7221 */ /* 0x000fc80000000000 */ /*02a0*/ FADD R15, R15, R28 ; /* 0x0000001c0f0f7221 */ /* 0x000fc80000000000 */ /*02b0*/ FADD R15, R15, R30 ; /* 0x0000001e0f0f7221 */ /* 0x000fc80000000000 */ /*02c0*/ FADD R15, R15, R32 ; /* 0x000000200f0f7221 */ /* 0x000fc80000000000 */ /*02d0*/ FADD R15, R15, R34 ; /* 0x000000220f0f7221 */ /* 0x000fc80000000000 */ /*02e0*/ FADD R36, R15, R36 ; /* 0x000000240f247221 */ /* 0x000fc80000000000 */ /*02f0*/ FADD R36, R36, R7 ; /* 0x0000000724247221 */ /* 0x000fe20000000000 */ /*0300*/ SHF.R.S32.HI R7, RZ, 0x1f, R5 ; /* 0x0000001fff077819 */ /* 0x000fc60000011405 */ /*0310*/ FADD R11, R36, R11 ; /* 0x0000000b240b7221 */ /* 0x000fe20000000000 */ /*0320*/ ISETP.GE.U32.AND.EX P0, PT, R6, R7, PT, P0 ; /* 0x000000070600720c */ /* 0x000fc60003f06100 */ /*0330*/ FADD R12, R11, R12 ; /* 0x0000000c0b0c7221 */ /* 0x000fc80000000000 */ /*0340*/ FADD R6, R12, R13 ; /* 0x0000000d0c067221 */ /* 0x000fcc0000000000 */ /*0350*/ @!P0 BRA 0xe80 ; /* 0x00000b2000008947 */ /* 0x000fea0003800000 */ /*0360*/ ULDC.64 UR4, c[0x0][0x198] ; /* 0x0000660000047ab9 */ /* 0x000fe20000000a00 */ /*0370*/ IADD3 R11, P0, R5.reuse, R3, RZ ; /* 0x00000003050b7210 */ /* 0x040fe20007f1e0ff */ /*0380*/ UIADD3 UR4, UP0, UR4, -0x1000, URZ ; /* 0xfffff00004047890 */ /* 0x000fe2000ff1e03f */ /*0390*/ IADD3 R9, P1, R5, R9, RZ ; /* 0x0000000905097210 */ /* 0x000fe40007f3e0ff */ /*03a0*/ IADD3.X R12, R7, R2, RZ, P0, !PT ; /* 0x00000002070c7210 */ /* 0x000fe200007fe4ff */ /*03b0*/ UIADD3.X UR5, UR5, -0x1, URZ, UP0, !UPT ; /* 0xffffffff05057890 */ /* 0x000fe400087fe43f */ /*03c0*/ ISETP.GT.U32.AND P0, PT, R11, UR4, PT ; /* 0x000000040b007c0c */ /* 0x000fe2000bf04070 */ /*03d0*/ IMAD.X R2, R7, 0x1, R10, P1 ; /* 0x0000000107027824 */ /* 0x000fe200008e060a */ /*03e0*/ LEA R10, P2, R9, c[0x0][0x160], 0x2 ; /* 0x00005800090a7a11 */ /* 0x000fc400078410ff */ /*03f0*/ ISETP.GT.U32.AND.EX P0, PT, R12, UR5, PT, P0 ; /* 0x000000050c007c0c */ /* 0x000fe4000bf04100 */ /*0400*/ LEA R14, P1, R11, c[0x0][0x160], 0x2 ; /* 0x000058000b0e7a11 */ /* 0x000fe400078210ff */ /*0410*/ LEA.HI.X R9, R9, c[0x0][0x164], R2, 0x2, P2 ; /* 0x0000590009097a11 */ /* 0x000fe400010f1402 */ /*0420*/ LEA.HI.X R15, R11, c[0x0][0x164], R12, 0x2, P1 ; /* 0x000059000b0f7a11 */ /* 0x000fce00008f140c */ /*0430*/ @P0 BRA 0x780 ; /* 0x0000034000000947 */ /* 0x000fea0003800000 */ /*0440*/ IADD3 R3, P0, R8, R11, RZ ; /* 0x0000000b08037210 */ /* 0x000fc80007f1e0ff */ /*0450*/ LEA.HI.X.SX32 R16, R8, R12, 0x1, P0 ; /* 0x0000000c08107211 */ /* 0x000fe400000f0eff */ /*0460*/ LEA R2, P0, R3, c[0x0][0x160], 0x2 ; /* 0x0000580003027a11 */ /* 0x000fc800078010ff */ /*0470*/ LEA.HI.X R3, R3, c[0x0][0x164], R16, 0x2, P0 ; /* 0x0000590003037a11 */ /* 0x000fca00000f1410 */ /*0480*/ LDG.E R23, [R2.64] ; /* 0x0000000602177981 */ /* 0x0000a8000c1e1900 */ /*0490*/ LDG.E R24, [R2.64+0x400] ; /* 0x0004000602187981 */ /* 0x0000e8000c1e1900 */ /*04a0*/ LDG.E R26, [R2.64+0x800] ; /* 0x00080006021a7981 */ /* 0x000128000c1e1900 */ /*04b0*/ LDG.E R28, [R2.64+0xc00] ; /* 0x000c0006021c7981 */ /* 0x000168000c1e1900 */ /*04c0*/ LDG.E R30, [R2.64+0x1000] ; /* 0x00100006021e7981 */ /* 0x000168000c1e1900 */ /*04d0*/ LDG.E R32, [R2.64+0x1400] ; /* 0x0014000602207981 */ /* 0x000168000c1e1900 */ /*04e0*/ LDG.E R34, [R2.64+0x1800] ; /* 0x0018000602227981 */ /* 0x000168000c1e1900 */ /*04f0*/ LDG.E R36, [R2.64+0x1c00] ; /* 0x001c000602247981 */ /* 0x000168000c1e1900 */ /*0500*/ LDG.E R21, [R2.64+0x2000] ; /* 0x0020000602157981 */ /* 0x000168000c1e1900 */ /*0510*/ LDG.E R20, [R2.64+0x2400] ; /* 0x0024000602147981 */ /* 0x000168000c1e1900 */ /*0520*/ LDG.E R19, [R2.64+0x2800] ; /* 0x0028000602137981 */ /* 0x000168000c1e1900 */ /*0530*/ LDG.E R18, [R2.64+0x2c00] ; /* 0x002c000602127981 */ /* 0x000168000c1e1900 */ /*0540*/ LDG.E R17, [R2.64+0x3000] ; /* 0x0030000602117981 */ /* 0x000168000c1e1900 */ /*0550*/ LDG.E R13, [R2.64+0x3400] ; /* 0x00340006020d7981 */ /* 0x000168000c1e1900 */ /*0560*/ LDG.E R16, [R2.64+0x3800] ; /* 0x0038000602107981 */ /* 0x000168000c1e1900 */ /*0570*/ LDG.E R22, [R2.64+0x3c00] ; /* 0x003c000602167981 */ /* 0x000164000c1e1900 */ /*0580*/ IADD3 R2, P1, -R11, c[0x0][0x198], RZ ; /* 0x000066000b027a10 */ /* 0x001fc80007f3e1ff */ /*0590*/ ISETP.GE.U32.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x000fe40003f06070 */ /*05a0*/ IADD3.X R2, ~R12, c[0x0][0x19c], RZ, P1, !PT ; /* 0x000067000c027a10 */ /* 0x000fc80000ffe5ff */ /*05b0*/ ISETP.GE.U32.AND.EX P0, PT, R2, R7, PT, P0 ; /* 0x000000070200720c */ /* 0x000fe20003f06100 */ /*05c0*/ FADD R23, R23, R6 ; /* 0x0000000617177221 */ /* 0x004fc80000000000 */ /*05d0*/ FADD R23, R23, R24 ; /* 0x0000001817177221 */ /* 0x008fc80000000000 */ /*05e0*/ FADD R23, R23, R26 ; /* 0x0000001a17177221 */ /* 0x010fc80000000000 */ /*05f0*/ FADD R23, R23, R28 ; /* 0x0000001c17177221 */ /* 0x020fc80000000000 */ /*0600*/ FADD R23, R23, R30 ; /* 0x0000001e17177221 */ /* 0x000fc80000000000 */ /*0610*/ FADD R23, R23, R32 ; /* 0x0000002017177221 */ /* 0x000fc80000000000 */ /*0620*/ FADD R23, R23, R34 ; /* 0x0000002217177221 */ /* 0x000fc80000000000 */ /*0630*/ FADD R36, R23, R36 ; /* 0x0000002417247221 */ /* 0x000fc80000000000 */ /*0640*/ FADD R21, R36, R21 ; /* 0x0000001524157221 */ /* 0x000fc80000000000 */ /*0650*/ FADD R20, R21, R20 ; /* 0x0000001415147221 */ /* 0x000fc80000000000 */ /*0660*/ FADD R19, R20, R19 ; /* 0x0000001314137221 */ /* 0x000fc80000000000 */ /*0670*/ FADD R18, R19, R18 ; /* 0x0000001213127221 */ /* 0x000fc80000000000 */ /*0680*/ FADD R18, R18, R17 ; /* 0x0000001112127221 */ /* 0x000fc80000000000 */ /*0690*/ FADD R13, R18, R13 ; /* 0x0000000d120d7221 */ /* 0x000fc80000000000 */ /*06a0*/ FADD R13, R13, R16 ; /* 0x000000100d0d7221 */ /* 0x000fc80000000000 */ /*06b0*/ FADD R6, R13, R22 ; /* 0x000000160d067221 */ /* 0x000fe20000000000 */ /*06c0*/ @!P0 BRA 0xe80 ; /* 0x000007b000008947 */ /* 0x000fea0003800000 */ /*06d0*/ IADD3 R11, P0, R5.reuse, R11, RZ ; /* 0x0000000b050b7210 */ /* 0x040fe20007f1e0ff */ /*06e0*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0009 */ /*06f0*/ MOV R2, R10 ; /* 0x0000000a00027202 */ /* 0x000fe20000000f00 */ /*0700*/ IMAD.WIDE R14, R5, 0x4, R14 ; /* 0x00000004050e7825 */ /* 0x000fc800078e020e */ /*0710*/ IMAD.X R12, R7, 0x1, R12, P0 ; /* 0x00000001070c7824 */ /* 0x000fe200000e060c */ /*0720*/ ISETP.GT.U32.AND P0, PT, R11, UR4, PT ; /* 0x000000040b007c0c */ /* 0x000fe2000bf04070 */ /*0730*/ IMAD.WIDE R2, R5, 0x4, R2 ; /* 0x0000000405027825 */ /* 0x000fc600078e0202 */ /*0740*/ ISETP.GT.U32.AND.EX P0, PT, R12, UR5, PT, P0 ; /* 0x000000050c007c0c */ /* 0x000fe2000bf04100 */ /*0750*/ IMAD.MOV.U32 R10, RZ, RZ, R2 ; /* 0x000000ffff0a7224 */ /* 0x000fe200078e0002 */ /*0760*/ MOV R9, R3 ; /* 0x0000000300097202 */ /* 0x000fd60000000f00 */ /*0770*/ @!P0 BRA 0x440 ; /* 0xfffffcc000008947 */ /* 0x000fea000383ffff */ /*0780*/ ISETP.GE.U32.AND P0, PT, R11, c[0x0][0x198], PT ; /* 0x000066000b007a0c */ /* 0x000fc80003f06070 */ /*0790*/ ISETP.GE.U32.AND.EX P0, PT, R12, c[0x0][0x19c], PT, P0 ; /* 0x000067000c007a0c */ /* 0x000fda0003f06100 */ /*07a0*/ @P0 BRA 0xe80 ; /* 0x000006d000000947 */ /* 0x000fea0003800000 */ /*07b0*/ IADD3 R5, -R11, c[0x0][0x198], RZ ; /* 0x000066000b057a10 */ /* 0x000fe20007ffe1ff */ /*07c0*/ BSSY B1, 0xe80 ; /* 0x000006b000017945 */ /* 0x000fe60003800000 */ /*07d0*/ ISETP.GE.AND P0, PT, R8, R5, PT ; /* 0x000000050800720c */ /* 0x000fda0003f06270 */ /*07e0*/ @P0 BRA 0xe70 ; /* 0x0000068000000947 */ /* 0x000fea0003800000 */ /*07f0*/ LOP3.LUT R2, RZ, R8, RZ, 0x33, !PT ; /* 0x00000008ff027212 */ /* 0x000fe200078e33ff */ /*0800*/ BSSY B2, 0x930 ; /* 0x0000012000027945 */ /* 0x000fe60003800000 */ /*0810*/ IADD3 R11, -R11, c[0x0][0x198], R2 ; /* 0x000066000b0b7a10 */ /* 0x000fc80007ffe102 */ /*0820*/ LEA.HI R2, R11.reuse, 0x1, RZ, 0x18 ; /* 0x000000010b027811 */ /* 0x040fe400078fc0ff */ /*0830*/ ISETP.GE.U32.AND P1, PT, R11, 0x300, PT ; /* 0x000003000b00780c */ /* 0x000fe40003f26070 */ /*0840*/ LOP3.LUT P0, R2, R2, 0x3, RZ, 0xc0, !PT ; /* 0x0000000302027812 */ /* 0x000fda000780c0ff */ /*0850*/ @!P0 BRA 0x920 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*0860*/ S2R R8, SR_TID.X ; /* 0x0000000000087919 */ /* 0x000e220000002100 */ /*0870*/ IMAD.MOV.U32 R7, RZ, RZ, R2 ; /* 0x000000ffff077224 */ /* 0x000fc600078e0002 */ /*0880*/ MOV R3, R9 ; /* 0x0000000900037202 */ /* 0x000fe20000000f00 */ /*0890*/ IMAD.MOV.U32 R2, RZ, RZ, R10 ; /* 0x000000ffff027224 */ /* 0x000fca00078e000a */ /*08a0*/ LDG.E R3, [R2.64] ; /* 0x0000000602037981 */ /* 0x000ea2000c1e1900 */ /*08b0*/ IADD3 R7, R7, -0x1, RZ ; /* 0xffffffff07077810 */ /* 0x000fe40007ffe0ff */ /*08c0*/ IADD3 R10, P2, R10, 0x400, RZ ; /* 0x000004000a0a7810 */ /* 0x000fe40007f5e0ff */ /*08d0*/ ISETP.NE.AND P0, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f05270 */ /*08e0*/ IADD3 R8, R8, 0x100, RZ ; /* 0x0000010008087810 */ /* 0x001fe20007ffe0ff */ /*08f0*/ IMAD.X R9, RZ, RZ, R9, P2 ; /* 0x000000ffff097224 */ /* 0x000fe200010e0609 */ /*0900*/ FADD R6, R3, R6 ; /* 0x0000000603067221 */ /* 0x004fd20000000000 */ /*0910*/ @P0 BRA 0x880 ; /* 0xffffff6000000947 */ /* 0x000fea000383ffff */ /*0920*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0930*/ @!P1 BRA 0xe70 ; /* 0x0000053000009947 */ /* 0x000fea0003800000 */ /*0940*/ IMAD.IADD R2, R5, 0x1, -R8 ; /* 0x0000000105027824 */ /* 0x000fe200078e0a08 */ /*0950*/ BSSY B2, 0xc20 ; /* 0x000002c000027945 */ /* 0x000fe20003800000 */ /*0960*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc60003f0f070 */ /*0970*/ ISETP.GT.AND P1, PT, R2, 0xc00, PT ; /* 0x00000c000200780c */ /* 0x000fe20003f24270 */ /*0980*/ IMAD.WIDE R2, R8, 0x4, R14 ; /* 0x0000000408027825 */ /* 0x000fd800078e020e */ /*0990*/ @!P1 BRA 0xc10 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*09a0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*09b0*/ IADD3 R9, R5, -0xc00, RZ ; /* 0xfffff40005097810 */ /* 0x000fe40007ffe0ff */ /*09c0*/ LDG.E R11, [R2.64] ; /* 0x00000006020b7981 */ /* 0x0000a8000c1e1900 */ /*09d0*/ LDG.E R12, [R2.64+0x400] ; /* 0x00040006020c7981 */ /* 0x0000e8000c1e1900 */ /*09e0*/ LDG.E R14, [R2.64+0x800] ; /* 0x00080006020e7981 */ /* 0x000128000c1e1900 */ /*09f0*/ LDG.E R16, [R2.64+0xc00] ; /* 0x000c000602107981 */ /* 0x000168000c1e1900 */ /*0a00*/ LDG.E R18, [R2.64+0x1000] ; /* 0x0010000602127981 */ /* 0x000168000c1e1900 */ /*0a10*/ LDG.E R20, [R2.64+0x1400] ; /* 0x0014000602147981 */ /* 0x000168000c1e1900 */ /*0a20*/ LDG.E R22, [R2.64+0x1800] ; /* 0x0018000602167981 */ /* 0x000168000c1e1900 */ /*0a30*/ LDG.E R24, [R2.64+0x1c00] ; /* 0x001c000602187981 */ /* 0x000168000c1e1900 */ /*0a40*/ LDG.E R26, [R2.64+0x2000] ; /* 0x00200006021a7981 */ /* 0x000168000c1e1900 */ /*0a50*/ LDG.E R28, [R2.64+0x2400] ; /* 0x00240006021c7981 */ /* 0x000168000c1e1900 */ /*0a60*/ LDG.E R30, [R2.64+0x2800] ; /* 0x00280006021e7981 */ /* 0x000168000c1e1900 */ /*0a70*/ LDG.E R32, [R2.64+0x2c00] ; /* 0x002c000602207981 */ /* 0x000168000c1e1900 */ /*0a80*/ LDG.E R34, [R2.64+0x3000] ; /* 0x0030000602227981 */ /* 0x000168000c1e1900 */ /*0a90*/ LDG.E R36, [R2.64+0x3400] ; /* 0x0034000602247981 */ /* 0x000168000c1e1900 */ /*0aa0*/ LDG.E R10, [R2.64+0x3800] ; /* 0x00380006020a7981 */ /* 0x000168000c1e1900 */ /*0ab0*/ LDG.E R7, [R2.64+0x3c00] ; /* 0x003c000602077981 */ /* 0x000162000c1e1900 */ /*0ac0*/ IADD3 R8, R8, 0x1000, RZ ; /* 0x0000100008087810 */ /* 0x000fc80007ffe0ff */ /*0ad0*/ ISETP.GE.AND P1, PT, R8, R9, PT ; /* 0x000000090800720c */ /* 0x000fe40003f26270 */ /*0ae0*/ IADD3 R2, P2, R2, 0x4000, RZ ; /* 0x0000400002027810 */ /* 0x001fc80007f5e0ff */ /*0af0*/ IADD3.X R3, RZ, R3, RZ, P2, !PT ; /* 0x00000003ff037210 */ /* 0x000fe200017fe4ff */ /*0b00*/ FADD R11, R11, R6 ; /* 0x000000060b0b7221 */ /* 0x004fc80000000000 */ /*0b10*/ FADD R11, R11, R12 ; /* 0x0000000c0b0b7221 */ /* 0x008fc80000000000 */ /*0b20*/ FADD R11, R11, R14 ; /* 0x0000000e0b0b7221 */ /* 0x010fc80000000000 */ /*0b30*/ FADD R11, R11, R16 ; /* 0x000000100b0b7221 */ /* 0x020fc80000000000 */ /*0b40*/ FADD R11, R11, R18 ; /* 0x000000120b0b7221 */ /* 0x000fc80000000000 */ /*0b50*/ FADD R11, R11, R20 ; /* 0x000000140b0b7221 */ /* 0x000fc80000000000 */ /*0b60*/ FADD R11, R11, R22 ; /* 0x000000160b0b7221 */ /* 0x000fc80000000000 */ /*0b70*/ FADD R11, R11, R24 ; /* 0x000000180b0b7221 */ /* 0x000fc80000000000 */ /*0b80*/ FADD R11, R11, R26 ; /* 0x0000001a0b0b7221 */ /* 0x000fc80000000000 */ /*0b90*/ FADD R11, R11, R28 ; /* 0x0000001c0b0b7221 */ /* 0x000fc80000000000 */ /*0ba0*/ FADD R11, R11, R30 ; /* 0x0000001e0b0b7221 */ /* 0x000fc80000000000 */ /*0bb0*/ FADD R11, R11, R32 ; /* 0x000000200b0b7221 */ /* 0x000fc80000000000 */ /*0bc0*/ FADD R11, R11, R34 ; /* 0x000000220b0b7221 */ /* 0x000fc80000000000 */ /*0bd0*/ FADD R11, R11, R36 ; /* 0x000000240b0b7221 */ /* 0x000fc80000000000 */ /*0be0*/ FADD R10, R11, R10 ; /* 0x0000000a0b0a7221 */ /* 0x000fc80000000000 */ /*0bf0*/ FADD R6, R10, R7 ; /* 0x000000070a067221 */ /* 0x000fe20000000000 */ /*0c00*/ @!P1 BRA 0x9c0 ; /* 0xfffffdb000009947 */ /* 0x000fea000383ffff */ /*0c10*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0c20*/ IMAD.IADD R7, R5, 0x1, -R8 ; /* 0x0000000105077824 */ /* 0x000fe200078e0a08 */ /*0c30*/ BSSY B2, 0xdd0 ; /* 0x0000019000027945 */ /* 0x000fe80003800000 */ /*0c40*/ ISETP.GT.AND P1, PT, R7, 0x400, PT ; /* 0x000004000700780c */ /* 0x000fda0003f24270 */ /*0c50*/ @!P1 BRA 0xdc0 ; /* 0x0000016000009947 */ /* 0x000fea0003800000 */ /*0c60*/ LDG.E R7, [R2.64] ; /* 0x0000000602077981 */ /* 0x0000a8000c1e1900 */ /*0c70*/ LDG.E R10, [R2.64+0x400] ; /* 0x00040006020a7981 */ /* 0x0000e8000c1e1900 */ /*0c80*/ LDG.E R12, [R2.64+0x800] ; /* 0x00080006020c7981 */ /* 0x000128000c1e1900 */ /*0c90*/ LDG.E R14, [R2.64+0xc00] ; /* 0x000c0006020e7981 */ /* 0x000168000c1e1900 */ /*0ca0*/ LDG.E R16, [R2.64+0x1000] ; /* 0x0010000602107981 */ /* 0x000168000c1e1900 */ /*0cb0*/ LDG.E R18, [R2.64+0x1400] ; /* 0x0014000602127981 */ /* 0x000168000c1e1900 */ /*0cc0*/ LDG.E R20, [R2.64+0x1800] ; /* 0x0018000602147981 */ /* 0x000168000c1e1900 */ /*0cd0*/ LDG.E R22, [R2.64+0x1c00] ; /* 0x001c000602167981 */ /* 0x000162000c1e1900 */ /*0ce0*/ IADD3 R9, P1, R2, 0x2000, RZ ; /* 0x0000200002097810 */ /* 0x000fc40007f3e0ff */ /*0cf0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0d00*/ IADD3 R8, R8, 0x800, RZ ; /* 0x0000080008087810 */ /* 0x000fe40007ffe0ff */ /*0d10*/ MOV R2, R9 ; /* 0x0000000900027202 */ /* 0x001fe20000000f00 */ /*0d20*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x004fc80000000000 */ /*0d30*/ FADD R7, R7, R10 ; /* 0x0000000a07077221 */ /* 0x008fe20000000000 */ /*0d40*/ IMAD.X R10, RZ, RZ, R3, P1 ; /* 0x000000ffff0a7224 */ /* 0x000fc600008e0603 */ /*0d50*/ FADD R7, R7, R12 ; /* 0x0000000c07077221 */ /* 0x010fe20000000000 */ /*0d60*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fc600078e000a */ /*0d70*/ FADD R7, R7, R14 ; /* 0x0000000e07077221 */ /* 0x020fc80000000000 */ /*0d80*/ FADD R7, R7, R16 ; /* 0x0000001007077221 */ /* 0x000fc80000000000 */ /*0d90*/ FADD R7, R7, R18 ; /* 0x0000001207077221 */ /* 0x000fc80000000000 */ /*0da0*/ FADD R7, R7, R20 ; /* 0x0000001407077221 */ /* 0x000fc80000000000 */ /*0db0*/ FADD R6, R7, R22 ; /* 0x0000001607067221 */ /* 0x000fe40000000000 */ /*0dc0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0dd0*/ ISETP.LT.OR P0, PT, R8, R5, P0 ; /* 0x000000050800720c */ /* 0x000fda0000701670 */ /*0de0*/ @!P0 BRA 0xe70 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0df0*/ LDG.E R5, [R2.64] ; /* 0x0000000602057981 */ /* 0x000ea8000c1e1900 */ /*0e00*/ LDG.E R8, [R2.64+0x400] ; /* 0x0004000602087981 */ /* 0x000ee8000c1e1900 */ /*0e10*/ LDG.E R10, [R2.64+0x800] ; /* 0x00080006020a7981 */ /* 0x000f28000c1e1900 */ /*0e20*/ LDG.E R12, [R2.64+0xc00] ; /* 0x000c0006020c7981 */ /* 0x000f62000c1e1900 */ /*0e30*/ FADD R5, R6, R5 ; /* 0x0000000506057221 */ /* 0x004fc80000000000 */ /*0e40*/ FADD R5, R5, R8 ; /* 0x0000000805057221 */ /* 0x008fc80000000000 */ /*0e50*/ FADD R5, R5, R10 ; /* 0x0000000a05057221 */ /* 0x010fc80000000000 */ /*0e60*/ FADD R6, R5, R12 ; /* 0x0000000c05067221 */ /* 0x020fe40000000000 */ /*0e70*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0e80*/ S2R R3, SR_LANEID ; /* 0x0000000000037919 */ /* 0x000e280000000000 */ /*0e90*/ SHFL.DOWN PT, R2, R6, 0x1, 0x1f ; /* 0x08201f0006027f89 */ /* 0x000e6200000e0000 */ /*0ea0*/ ISETP.GT.AND P0, PT, R3.reuse, 0x1e, PT ; /* 0x0000001e0300780c */ /* 0x041fe40003f04270 */ /*0eb0*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fd60003f25270 */ /*0ec0*/ @!P0 FADD R6, R2, R6 ; /* 0x0000000602068221 */ /* 0x002fe20000000000 */ /*0ed0*/ ISETP.GT.AND P0, PT, R3.reuse, 0x1d, PT ; /* 0x0000001d0300780c */ /* 0x040fe20003f04270 */ /*0ee0*/ @!P1 S2R R8, SR_TID.X ; /* 0x0000000000089919 */ /* 0x000e280000002100 */ /*0ef0*/ SHFL.DOWN PT, R2, R6, 0x2, 0x1f ; /* 0x08401f0006027f89 */ /* 0x000e7000000e0000 */ /*0f00*/ @!P0 FADD R6, R6, R2 ; /* 0x0000000206068221 */ /* 0x002fe20000000000 */ /*0f10*/ ISETP.GT.AND P0, PT, R3, 0x1b, PT ; /* 0x0000001b0300780c */ /* 0x000fc80003f04270 */ /*0f20*/ SHFL.DOWN PT, R2, R6, 0x4, 0x1f ; /* 0x08801f0006027f89 */ /* 0x000e7200000e0000 */ /*0f30*/ @!P0 FADD R6, R6, R2 ; /* 0x0000000206068221 */ /* 0x002fe20000000000 */ /*0f40*/ ISETP.GT.AND P0, PT, R3, 0x17, PT ; /* 0x000000170300780c */ /* 0x000fc80003f04270 */ /*0f50*/ SHFL.DOWN PT, R2, R6, 0x8, 0x1f ; /* 0x09001f0006027f89 */ /* 0x000e7200000e0000 */ /*0f60*/ @!P0 FADD R6, R6, R2 ; /* 0x0000000206068221 */ /* 0x002fe20000000000 */ /*0f70*/ ISETP.GT.AND P0, PT, R3, 0xf, PT ; /* 0x0000000f0300780c */ /* 0x000fc40003f04270 */ /*0f80*/ @!P1 SHF.R.S32.HI R3, RZ, 0x1f, R8 ; /* 0x0000001fff039819 */ /* 0x001fe40000011408 */ /*0f90*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000e2400000e0000 */ /*0fa0*/ @!P1 LEA.HI R3, R3, R8, RZ, 0x5 ; /* 0x0000000803039211 */ /* 0x000fc800078f28ff */ /*0fb0*/ @!P1 SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff039819 */ /* 0x000fc60000011403 */ /*0fc0*/ @!P0 FADD R6, R6, R2 ; /* 0x0000000206068221 */ /* 0x001fe20000000000 */ /*0fd0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe20003f05270 */ /*0fe0*/ @!P1 IMAD.SHL.U32 R2, R3, 0x4, RZ ; /* 0x0000000403029824 */ /* 0x000fc600078e00ff */ /*0ff0*/ MOV R9, R6 ; /* 0x0000000600097202 */ /* 0x000fca0000000f00 */ /*1000*/ @!P1 STS [R2+0x8], R9 ; /* 0x0000080902009388 */ /* 0x0001e80000000800 */ /*1010*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1020*/ @P0 BRA 0x1ee0 ; /* 0x00000eb000000947 */ /* 0x000fea0003800000 */ /*1030*/ LDS R2, [0xc] ; /* 0x00000c00ff027984 */ /* 0x001e280000000800 */ /*1040*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e680000000c00 */ /*1050*/ LDS.64 R10, [0x20] ; /* 0x00002000ff0a7984 */ /* 0x000ea20000000a00 */ /*1060*/ FADD R9, R9, R2 ; /* 0x0000000209097221 */ /* 0x001fc80000000000 */ /*1070*/ FADD R4, R9, R4 ; /* 0x0000000409047221 */ /* 0x002fc80000000000 */ /*1080*/ FADD R5, R4, R5 ; /* 0x0000000504057221 */ /* 0x000fe20000000000 */ /*1090*/ IMAD.MOV.U32 R4, RZ, RZ, RZ ; /* 0x000000ffff047224 */ /* 0x000fc600078e00ff */ /*10a0*/ FADD R6, R5, R6 ; /* 0x0000000605067221 */ /* 0x000fc80000000000 */ /*10b0*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x000fc80000000000 */ /*10c0*/ FADD R10, R7, R10 ; /* 0x0000000a070a7221 */ /* 0x004fc80000000000 */ /*10d0*/ FADD R9, R10, R11 ; /* 0x0000000b0a097221 */ /* 0x000fe20000000000 */ /*10e0*/ BRA 0x1ee0 ; /* 0x00000df000007947 */ /* 0x000fea0003800000 */ /*10f0*/ S2R R6, SR_TID.X ; /* 0x0000000000067919 */ /* 0x000e220000002100 */ /*1100*/ IADD3 R5, -R3, c[0x0][0x198], RZ ; /* 0x0000660003057a10 */ /* 0x000fe20007ffe1ff */ /*1110*/ BSSY B1, 0x11d0 ; /* 0x000000b000017945 */ /* 0x000fe20003800000 */ /*1120*/ IMAD.MOV.U32 R10, RZ, RZ, RZ ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e00ff */ /*1130*/ ISETP.GE.AND P0, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x001fe40003f06270 */ /*1140*/ MOV R4, R6 ; /* 0x0000000600047202 */ /* 0x000fd60000000f00 */ /*1150*/ @P0 BRA 0x11c0 ; /* 0x0000006000000947 */ /* 0x000fea0003800000 */ /*1160*/ IADD3 R6, P0, R3, R4, RZ ; /* 0x0000000403067210 */ /* 0x000fc80007f1e0ff */ /*1170*/ LEA.HI.X.SX32 R7, R4, R2, 0x1, P0 ; /* 0x0000000204077211 */ /* 0x000fe400000f0eff */ /*1180*/ LEA R10, P0, R6, c[0x0][0x160], 0x2 ; /* 0x00005800060a7a11 */ /* 0x000fc800078010ff */ /*1190*/ LEA.HI.X R11, R6, c[0x0][0x164], R7, 0x2, P0 ; /* 0x00005900060b7a11 */ /* 0x000fca00000f1407 */ /*11a0*/ LDG.E R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000162000c1e1900 */ /*11b0*/ IADD3 R6, R4, 0x100, RZ ; /* 0x0000010004067810 */ /* 0x000fc60007ffe0ff */ /*11c0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*11d0*/ ISETP.GE.AND P0, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003f06270 */ /*11e0*/ BSSY B1, 0x18d0 ; /* 0x000006e000017945 */ /* 0x000fd80003800000 */ /*11f0*/ @P0 BRA 0x18c0 ; /* 0x000006c000000947 */ /* 0x000fea0003800000 */ /*1200*/ LOP3.LUT R8, RZ, R6, RZ, 0x33, !PT ; /* 0x00000006ff087212 */ /* 0x000fe200078e33ff */ /*1210*/ BSSY B2, 0x1350 ; /* 0x0000013000027945 */ /* 0x000fe60003800000 */ /*1220*/ IADD3 R8, -R3, c[0x0][0x198], R8 ; /* 0x0000660003087a10 */ /* 0x000fc80007ffe108 */ /*1230*/ LEA.HI R7, R8.reuse, 0x1, RZ, 0x18 ; /* 0x0000000108077811 */ /* 0x040fe400078fc0ff */ /*1240*/ ISETP.GE.U32.AND P0, PT, R8, 0x300, PT ; /* 0x000003000800780c */ /* 0x000fe40003f06070 */ /*1250*/ LOP3.LUT P1, R7, R7, 0x3, RZ, 0xc0, !PT ; /* 0x0000000307077812 */ /* 0x000fda000782c0ff */ /*1260*/ @!P1 BRA 0x1340 ; /* 0x000000d000009947 */ /* 0x000fea0003800000 */ /*1270*/ IADD3 R11, P1, R3, R6, RZ ; /* 0x00000006030b7210 */ /* 0x001fc80007f3e0ff */ /*1280*/ LEA R8, P2, R11, c[0x0][0x160], 0x2 ; /* 0x000058000b087a11 */ /* 0x000fe400078410ff */ /*1290*/ LEA.HI.X.SX32 R12, R6, R2, 0x1, P1 ; /* 0x00000002060c7211 */ /* 0x000fc800008f0eff */ /*12a0*/ LEA.HI.X R11, R11, c[0x0][0x164], R12, 0x2, P2 ; /* 0x000059000b0b7a11 */ /* 0x000fca00010f140c */ /*12b0*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fcc00078e000b */ /*12c0*/ LDG.E R9, [R8.64] ; /* 0x0000000608097981 */ /* 0x0000a2000c1e1900 */ /*12d0*/ IADD3 R7, R7, -0x1, RZ ; /* 0xffffffff07077810 */ /* 0x000fe40007ffe0ff */ /*12e0*/ IADD3 R6, R6, 0x100, RZ ; /* 0x0000010006067810 */ /* 0x000fe40007ffe0ff */ /*12f0*/ ISETP.NE.AND P1, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f25270 */ /*1300*/ IADD3 R8, P2, R8, 0x400, RZ ; /* 0x0000040008087810 */ /* 0x001fca0007f5e0ff */ /*1310*/ IMAD.X R11, RZ, RZ, R11, P2 ; /* 0x000000ffff0b7224 */ /* 0x000fe200010e060b */ /*1320*/ FADD R10, R9, R10 ; /* 0x0000000a090a7221 */ /* 0x024fca0000000000 */ /*1330*/ @P1 BRA 0x12b0 ; /* 0xffffff7000001947 */ /* 0x000fea000383ffff */ /*1340*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1350*/ @!P0 BRA 0x18c0 ; /* 0x0000056000008947 */ /* 0x000fea0003800000 */ /*1360*/ IADD3 R7, R5, -R6.reuse, RZ ; /* 0x8000000605077210 */ /* 0x080fe20007ffe0ff */ /*1370*/ BSSY B2, 0x1670 ; /* 0x000002f000027945 */ /* 0x000fe20003800000 */ /*1380*/ IADD3 R3, P0, R3, R6, RZ ; /* 0x0000000603037210 */ /* 0x000fe40007f1e0ff */ /*1390*/ ISETP.GT.AND P1, PT, R7, 0xc00, PT ; /* 0x00000c000700780c */ /* 0x000fe40003f24270 */ /*13a0*/ LEA.HI.X.SX32 R8, R6, R2, 0x1, P0 ; /* 0x0000000206087211 */ /* 0x000fe400000f0eff */ /*13b0*/ LEA R2, P0, R3, c[0x0][0x160], 0x2 ; /* 0x0000580003027a11 */ /* 0x000fc800078010ff */ /*13c0*/ LEA.HI.X R3, R3, c[0x0][0x164], R8, 0x2, P0 ; /* 0x0000590003037a11 */ /* 0x000fe400000f1408 */ /*13d0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc60003f0f070 */ /*13e0*/ @!P1 BRA 0x1660 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*13f0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1400*/ IADD3 R9, R5, -0xc00, RZ ; /* 0xfffff40005097810 */ /* 0x000fc60007ffe0ff */ /*1410*/ LDG.E R11, [R2.64] ; /* 0x00000006020b7981 */ /* 0x0010a8000c1e1900 */ /*1420*/ LDG.E R12, [R2.64+0x400] ; /* 0x00040006020c7981 */ /* 0x0000e8000c1e1900 */ /*1430*/ LDG.E R14, [R2.64+0x800] ; /* 0x00080006020e7981 */ /* 0x000128000c1e1900 */ /*1440*/ LDG.E R16, [R2.64+0xc00] ; /* 0x000c000602107981 */ /* 0x000128000c1e1900 */ /*1450*/ LDG.E R18, [R2.64+0x1000] ; /* 0x0010000602127981 */ /* 0x000128000c1e1900 */ /*1460*/ LDG.E R20, [R2.64+0x1400] ; /* 0x0014000602147981 */ /* 0x000128000c1e1900 */ /*1470*/ LDG.E R22, [R2.64+0x1800] ; /* 0x0018000602167981 */ /* 0x000128000c1e1900 */ /*1480*/ LDG.E R24, [R2.64+0x1c00] ; /* 0x001c000602187981 */ /* 0x000128000c1e1900 */ /*1490*/ LDG.E R26, [R2.64+0x2000] ; /* 0x00200006021a7981 */ /* 0x000128000c1e1900 */ /*14a0*/ LDG.E R28, [R2.64+0x2400] ; /* 0x00240006021c7981 */ /* 0x000128000c1e1900 */ /*14b0*/ LDG.E R30, [R2.64+0x2800] ; /* 0x00280006021e7981 */ /* 0x000128000c1e1900 */ /*14c0*/ LDG.E R32, [R2.64+0x2c00] ; /* 0x002c000602207981 */ /* 0x000128000c1e1900 */ /*14d0*/ LDG.E R34, [R2.64+0x3000] ; /* 0x0030000602227981 */ /* 0x000128000c1e1900 */ /*14e0*/ LDG.E R36, [R2.64+0x3400] ; /* 0x0034000602247981 */ /* 0x000128000c1e1900 */ /*14f0*/ LDG.E R8, [R2.64+0x3800] ; /* 0x0038000602087981 */ /* 0x000128000c1e1900 */ /*1500*/ LDG.E R7, [R2.64+0x3c00] ; /* 0x003c000602077981 */ /* 0x000122000c1e1900 */ /*1510*/ IADD3 R6, R6, 0x1000, RZ ; /* 0x0000100006067810 */ /* 0x000fc80007ffe0ff */ /*1520*/ ISETP.GE.AND P1, PT, R6, R9, PT ; /* 0x000000090600720c */ /* 0x000fe40003f26270 */ /*1530*/ IADD3 R2, P2, R2, 0x4000, RZ ; /* 0x0000400002027810 */ /* 0x001fca0007f5e0ff */ /*1540*/ IMAD.X R3, RZ, RZ, R3, P2 ; /* 0x000000ffff037224 */ /* 0x000fe200010e0603 */ /*1550*/ FADD R11, R11, R10 ; /* 0x0000000a0b0b7221 */ /* 0x024fc80000000000 */ /*1560*/ FADD R11, R11, R12 ; /* 0x0000000c0b0b7221 */ /* 0x008fc80000000000 */ /*1570*/ FADD R11, R11, R14 ; /* 0x0000000e0b0b7221 */ /* 0x010fc80000000000 */ /*1580*/ FADD R11, R11, R16 ; /* 0x000000100b0b7221 */ /* 0x000fc80000000000 */ /*1590*/ FADD R11, R11, R18 ; /* 0x000000120b0b7221 */ /* 0x000fc80000000000 */ /*15a0*/ FADD R11, R11, R20 ; /* 0x000000140b0b7221 */ /* 0x000fc80000000000 */ /*15b0*/ FADD R11, R11, R22 ; /* 0x000000160b0b7221 */ /* 0x000fc80000000000 */ /*15c0*/ FADD R11, R11, R24 ; /* 0x000000180b0b7221 */ /* 0x000fc80000000000 */ /*15d0*/ FADD R11, R11, R26 ; /* 0x0000001a0b0b7221 */ /* 0x000fc80000000000 */ /*15e0*/ FADD R11, R11, R28 ; /* 0x0000001c0b0b7221 */ /* 0x000fc80000000000 */ /*15f0*/ FADD R11, R11, R30 ; /* 0x0000001e0b0b7221 */ /* 0x000fc80000000000 */ /*1600*/ FADD R11, R11, R32 ; /* 0x000000200b0b7221 */ /* 0x000fc80000000000 */ /*1610*/ FADD R11, R11, R34 ; /* 0x000000220b0b7221 */ /* 0x000fc80000000000 */ /*1620*/ FADD R11, R11, R36 ; /* 0x000000240b0b7221 */ /* 0x000fc80000000000 */ /*1630*/ FADD R8, R11, R8 ; /* 0x000000080b087221 */ /* 0x000fc80000000000 */ /*1640*/ FADD R10, R8, R7 ; /* 0x00000007080a7221 */ /* 0x000fe20000000000 */ /*1650*/ @!P1 BRA 0x1410 ; /* 0xfffffdb000009947 */ /* 0x000fea000383ffff */ /*1660*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1670*/ IADD3 R7, R5, -R6, RZ ; /* 0x8000000605077210 */ /* 0x000fe20007ffe0ff */ /*1680*/ BSSY B2, 0x1820 ; /* 0x0000019000027945 */ /* 0x000fe60003800000 */ /*1690*/ ISETP.GT.AND P1, PT, R7, 0x400, PT ; /* 0x000004000700780c */ /* 0x000fda0003f24270 */ /*16a0*/ @!P1 BRA 0x1810 ; /* 0x0000016000009947 */ /* 0x000fea0003800000 */ /*16b0*/ LDG.E R7, [R2.64] ; /* 0x0000000602077981 */ /* 0x000ea8000c1e1900 */ /*16c0*/ LDG.E R8, [R2.64+0x400] ; /* 0x0004000602087981 */ /* 0x000ee8000c1e1900 */ /*16d0*/ LDG.E R12, [R2.64+0x800] ; /* 0x00080006020c7981 */ /* 0x000f28000c1e1900 */ /*16e0*/ LDG.E R14, [R2.64+0xc00] ; /* 0x000c0006020e7981 */ /* 0x000328000c1e1900 */ /*16f0*/ LDG.E R16, [R2.64+0x1000] ; /* 0x0010000602107981 */ /* 0x000328000c1e1900 */ /*1700*/ LDG.E R18, [R2.64+0x1400] ; /* 0x0014000602127981 */ /* 0x000328000c1e1900 */ /*1710*/ LDG.E R20, [R2.64+0x1800] ; /* 0x0018000602147981 */ /* 0x000328000c1e1900 */ /*1720*/ LDG.E R22, [R2.64+0x1c00] ; /* 0x001c000602167981 */ /* 0x000322000c1e1900 */ /*1730*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40003f0e170 */ /*1740*/ IADD3 R6, R6, 0x800, RZ ; /* 0x0000080006067810 */ /* 0x000fe20007ffe0ff */ /*1750*/ FADD R7, R10, R7 ; /* 0x000000070a077221 */ /* 0x024fc80000000000 */ /*1760*/ FADD R7, R7, R8 ; /* 0x0000000807077221 */ /* 0x008fe20000000000 */ /*1770*/ IADD3 R8, P1, R2, 0x2000, RZ ; /* 0x0000200002087810 */ /* 0x000fc60007f3e0ff */ /*1780*/ FADD R7, R7, R12 ; /* 0x0000000c07077221 */ /* 0x010fe20000000000 */ /*1790*/ MOV R2, R8 ; /* 0x0000000800027202 */ /* 0x002fe20000000f00 */ /*17a0*/ IMAD.X R9, RZ, RZ, R3, P1 ; /* 0x000000ffff097224 */ /* 0x000fe400008e0603 */ /*17b0*/ FADD R7, R7, R14 ; /* 0x0000000e07077221 */ /* 0x000fe40000000000 */ /*17c0*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0009 */ /*17d0*/ FADD R7, R7, R16 ; /* 0x0000001007077221 */ /* 0x000fc80000000000 */ /*17e0*/ FADD R7, R7, R18 ; /* 0x0000001207077221 */ /* 0x000fc80000000000 */ /*17f0*/ FADD R7, R7, R20 ; /* 0x0000001407077221 */ /* 0x000fc80000000000 */ /*1800*/ FADD R10, R7, R22 ; /* 0x00000016070a7221 */ /* 0x000fe40000000000 */ /*1810*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1820*/ ISETP.LT.OR P0, PT, R6, R5, P0 ; /* 0x000000050600720c */ /* 0x000fda0000701670 */ /*1830*/ @!P0 BRA 0x18c0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1840*/ LDG.E R7, [R2.64] ; /* 0x0000000602077981 */ /* 0x000ea8000c1e1900 */ /*1850*/ LDG.E R6, [R2.64+0x400] ; /* 0x0004000602067981 */ /* 0x000ee8000c1e1900 */ /*1860*/ LDG.E R9, [R2.64+0x800] ; /* 0x0008000602097981 */ /* 0x000f28000c1e1900 */ /*1870*/ LDG.E R11, [R2.64+0xc00] ; /* 0x000c0006020b7981 */ /* 0x001f22000c1e1900 */ /*1880*/ FADD R7, R10, R7 ; /* 0x000000070a077221 */ /* 0x024fc80000000000 */ /*1890*/ FADD R6, R7, R6 ; /* 0x0000000607067221 */ /* 0x008fc80000000000 */ /*18a0*/ FADD R6, R6, R9 ; /* 0x0000000906067221 */ /* 0x010fc80000000000 */ /*18b0*/ FADD R10, R6, R11 ; /* 0x0000000b060a7221 */ /* 0x000fe40000000000 */ /*18c0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*18d0*/ ISETP.GT.AND P0, PT, R5, 0xff, PT ; /* 0x000000ff0500780c */ /* 0x000fe40003f04270 */ /*18e0*/ MOV R11, R10 ; /* 0x0000000a000b7202 */ /* 0x021fd60000000f00 */ /*18f0*/ @P0 BRA 0x1c90 ; /* 0x0000039000000947 */ /* 0x000fea0003800000 */ /*1900*/ SHF.R.S32.HI R3, RZ, 0x1f, R4 ; /* 0x0000001fff037819 */ /* 0x000fe20000011404 */ /*1910*/ S2R R13, SR_LANEID ; /* 0x00000000000d7919 */ /* 0x000e260000000000 */ /*1920*/ LEA.HI R3, R3, R4, RZ, 0x5 ; /* 0x0000000403037211 */ /* 0x000fc800078f28ff */ /*1930*/ LOP3.LUT R2, R3, 0xffffffe0, RZ, 0xc0, !PT ; /* 0xffffffe003027812 */ /* 0x000fe400078ec0ff */ /*1940*/ SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff037819 */ /* 0x000fe40000011403 */ /*1950*/ IADD3 R6, R2, 0x20, RZ ; /* 0x0000002002067810 */ /* 0x000fe40007ffe0ff */ /*1960*/ LOP3.LUT R2, RZ, R2, RZ, 0x33, !PT ; /* 0x00000002ff027212 */ /* 0x000fe400078e33ff */ /*1970*/ ISETP.GT.AND P0, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fc60003f04270 */ /*1980*/ IMAD.IADD R2, R5, 0x1, R2 ; /* 0x0000000105027824 */ /* 0x000fca00078e0202 */ /*1990*/ SEL R2, R2, 0x1f, P0 ; /* 0x0000001f02027807 */ /* 0x000fe40000000000 */ /*19a0*/ IADD3 R9, R13.reuse, 0x2, RZ ; /* 0x000000020d097810 */ /* 0x041fe40007ffe0ff */ /*19b0*/ ISETP.GE.AND P0, PT, R13.reuse, R2, PT ; /* 0x000000020d00720c */ /* 0x040fe20003f06270 */ /*19c0*/ SHFL.DOWN PT, R6, R11, 0x1, R2 ; /* 0x082000000b067989 */ /* 0x000e2200000e0002 */ /*19d0*/ ISETP.NE.AND P1, PT, R13, RZ, PT ; /* 0x000000ff0d00720c */ /* 0x000fe20003f25270 */ /*19e0*/ FADD R6, R6, R11 ; /* 0x0000000b06067221 */ /* 0x001fca0000000000 */ /*19f0*/ FSEL R7, R6, R11, !P0 ; /* 0x0000000b06077208 */ /* 0x000fe40004000000 */ /*1a00*/ ISETP.GT.AND P0, PT, R9, R2.reuse, PT ; /* 0x000000020900720c */ /* 0x080fe40003f04270 */ /*1a10*/ IADD3 R9, R13, 0x4, RZ ; /* 0x000000040d097810 */ /* 0x000fe20007ffe0ff */ /*1a20*/ SHFL.DOWN PT, R6, R7, 0x2, R2 ; /* 0x0840000007067989 */ /* 0x000e3400000e0002 */ /*1a30*/ @!P0 FADD R7, R7, R6 ; /* 0x0000000607078221 */ /* 0x001fe20000000000 */ /*1a40*/ ISETP.GT.AND P0, PT, R9, R2, PT ; /* 0x000000020900720c */ /* 0x000fc40003f04270 */ /*1a50*/ IADD3 R9, R13, 0x8, RZ ; /* 0x000000080d097810 */ /* 0x000fe40007ffe0ff */ /*1a60*/ SHFL.DOWN PT, R6, R7, 0x4, R2 ; /* 0x0880000007067989 */ /* 0x000e3200000e0002 */ /*1a70*/ @!P0 FADD R7, R7, R6 ; /* 0x0000000607078221 */ /* 0x001fe20000000000 */ /*1a80*/ ISETP.GT.AND P0, PT, R9, R2, PT ; /* 0x000000020900720c */ /* 0x000fc40003f04270 */ /*1a90*/ IADD3 R9, R13, 0x10, RZ ; /* 0x000000100d097810 */ /* 0x000fe40007ffe0ff */ /*1aa0*/ SHFL.DOWN PT, R6, R7, 0x8, R2 ; /* 0x0900000007067989 */ /* 0x000e3200000e0002 */ /*1ab0*/ @!P0 FADD R7, R7, R6 ; /* 0x0000000607078221 */ /* 0x001fe20000000000 */ /*1ac0*/ ISETP.GT.AND P0, PT, R9, R2, PT ; /* 0x000000020900720c */ /* 0x000fc80003f04270 */ /*1ad0*/ SHFL.DOWN PT, R6, R7, 0x10, R2 ; /* 0x0a00000007067989 */ /* 0x000e3200000e0002 */ /*1ae0*/ @!P0 FADD R7, R7, R6 ; /* 0x0000000607078221 */ /* 0x001fe20000000000 */ /*1af0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fc40003f05270 */ /*1b00*/ @!P1 SHF.L.U32 R6, R3, 0x2, RZ ; /* 0x0000000203069819 */ /* 0x000fe200000006ff */ /*1b10*/ IMAD.MOV.U32 R9, RZ, RZ, R7 ; /* 0x000000ffff097224 */ /* 0x000fca00078e0007 */ /*1b20*/ @!P1 STS [R6+0x8], R9 ; /* 0x0000080906009388 */ /* 0x0001e80000000800 */ /*1b30*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1b40*/ @P0 BRA 0x1ee0 ; /* 0x0000039000000947 */ /* 0x000fea0003800000 */ /*1b50*/ LDS R2, [0xc] ; /* 0x00000c00ff027984 */ /* 0x001e220000000800 */ /*1b60*/ ISETP.GT.AND P0, PT, R5, 0x20, PT ; /* 0x000000200500780c */ /* 0x000fc40003f04270 */ /*1b70*/ ISETP.GT.AND P3, PT, R5.reuse, 0x40, PT ; /* 0x000000400500780c */ /* 0x040fe20003f64270 */ /*1b80*/ LDS.128 R12, [0x10] ; /* 0x00001000ff0c7984 */ /* 0x000e620000000c00 */ /*1b90*/ ISETP.GT.AND P2, PT, R5.reuse, 0x60, PT ; /* 0x000000600500780c */ /* 0x040fe40003f44270 */ /*1ba0*/ ISETP.GT.AND P1, PT, R5, 0x80, PT ; /* 0x000000800500780c */ /* 0x000fe20003f24270 */ /*1bb0*/ LDS.64 R6, [0x20] ; /* 0x00002000ff067984 */ /* 0x000ea20000000a00 */ /*1bc0*/ MOV R4, RZ ; /* 0x000000ff00047202 */ /* 0x000fca0000000f00 */ /*1bd0*/ @P0 FADD R9, R9, R2 ; /* 0x0000000209090221 */ /* 0x001fe20000000000 */ /*1be0*/ ISETP.GT.AND P0, PT, R5, 0xa0, PT ; /* 0x000000a00500780c */ /* 0x000fc60003f04270 */ /*1bf0*/ @P3 FADD R9, R9, R12 ; /* 0x0000000c09093221 */ /* 0x002fe20000000000 */ /*1c00*/ ISETP.GT.AND P3, PT, R5, 0xc0, PT ; /* 0x000000c00500780c */ /* 0x000fc60003f64270 */ /*1c10*/ @P2 FADD R9, R9, R13 ; /* 0x0000000d09092221 */ /* 0x000fc80000000000 */ /*1c20*/ @P1 FADD R9, R9, R14 ; /* 0x0000000e09091221 */ /* 0x000fe20000000000 */ /*1c30*/ ISETP.GE.AND P1, PT, R5, 0xe1, PT ; /* 0x000000e10500780c */ /* 0x000fc60003f26270 */ /*1c40*/ @P0 FADD R9, R9, R15 ; /* 0x0000000f09090221 */ /* 0x000fc80000000000 */ /*1c50*/ @P3 FADD R9, R9, R6 ; /* 0x0000000609093221 */ /* 0x004fcc0000000000 */ /*1c60*/ @!P1 BRA 0x1ee0 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*1c70*/ FADD R9, R9, R7 ; /* 0x0000000709097221 */ /* 0x000fe20000000000 */ /*1c80*/ BRA 0x1ee0 ; /* 0x0000025000007947 */ /* 0x000fea0003800000 */ /*1c90*/ S2R R3, SR_LANEID ; /* 0x0000000000037919 */ /* 0x000e280000000000 */ /*1ca0*/ SHFL.DOWN PT, R2, R11, 0x1, 0x1f ; /* 0x08201f000b027f89 */ /* 0x000e6200000e0000 */ /*1cb0*/ ISETP.GT.AND P0, PT, R3.reuse, 0x1e, PT ; /* 0x0000001e0300780c */ /* 0x041fe40003f04270 */ /*1cc0*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fd60003f25270 */ /*1cd0*/ @!P0 FADD R11, R2, R11 ; /* 0x0000000b020b8221 */ /* 0x002fe20000000000 */ /*1ce0*/ ISETP.GT.AND P0, PT, R3, 0x1d, PT ; /* 0x0000001d0300780c */ /* 0x000fc80003f04270 */ /*1cf0*/ SHFL.DOWN PT, R2, R11, 0x2, 0x1f ; /* 0x08401f000b027f89 */ /* 0x000e3200000e0000 */ /*1d00*/ @!P0 FADD R11, R11, R2 ; /* 0x000000020b0b8221 */ /* 0x001fe20000000000 */ /*1d10*/ ISETP.GT.AND P0, PT, R3, 0x1b, PT ; /* 0x0000001b0300780c */ /* 0x000fc80003f04270 */ /*1d20*/ SHFL.DOWN PT, R2, R11, 0x4, 0x1f ; /* 0x08801f000b027f89 */ /* 0x000e3200000e0000 */ /*1d30*/ @!P0 FADD R11, R11, R2 ; /* 0x000000020b0b8221 */ /* 0x001fe20000000000 */ /*1d40*/ ISETP.GT.AND P0, PT, R3, 0x17, PT ; /* 0x000000170300780c */ /* 0x000fc80003f04270 */ /*1d50*/ SHFL.DOWN PT, R2, R11, 0x8, 0x1f ; /* 0x09001f000b027f89 */ /* 0x000e3200000e0000 */ /*1d60*/ @!P0 FADD R11, R11, R2 ; /* 0x000000020b0b8221 */ /* 0x001fe20000000000 */ /*1d70*/ ISETP.GT.AND P0, PT, R3, 0xf, PT ; /* 0x0000000f0300780c */ /* 0x000fc40003f04270 */ /*1d80*/ @!P1 SHF.R.S32.HI R3, RZ, 0x1f, R4 ; /* 0x0000001fff039819 */ /* 0x000fe40000011404 */ /*1d90*/ SHFL.DOWN PT, R2, R11, 0x10, 0x1f ; /* 0x0a001f000b027f89 */ /* 0x000e2400000e0000 */ /*1da0*/ @!P1 LEA.HI R3, R3, R4, RZ, 0x5 ; /* 0x0000000403039211 */ /* 0x000fc800078f28ff */ /*1db0*/ @!P1 SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff039819 */ /* 0x000fc60000011403 */ /*1dc0*/ @!P0 FADD R11, R11, R2 ; /* 0x000000020b0b8221 */ /* 0x001fe20000000000 */ /*1dd0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe20003f05270 */ /*1de0*/ @!P1 IMAD.SHL.U32 R2, R3, 0x4, RZ ; /* 0x0000000403029824 */ /* 0x000fc600078e00ff */ /*1df0*/ MOV R9, R11 ; /* 0x0000000b00097202 */ /* 0x000fca0000000f00 */ /*1e00*/ @!P1 STS [R2+0x8], R9 ; /* 0x0000080902009388 */ /* 0x0001e80000000800 */ /*1e10*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1e20*/ @P0 BRA 0x1ee0 ; /* 0x000000b000000947 */ /* 0x000fea0003800000 */ /*1e30*/ LDS R2, [0xc] ; /* 0x00000c00ff027984 */ /* 0x001e280000000800 */ /*1e40*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e680000000c00 */ /*1e50*/ LDS.64 R10, [0x20] ; /* 0x00002000ff0a7984 */ /* 0x000ea20000000a00 */ /*1e60*/ FADD R9, R9, R2 ; /* 0x0000000209097221 */ /* 0x001fc80000000000 */ /*1e70*/ FADD R4, R9, R4 ; /* 0x0000000409047221 */ /* 0x002fc80000000000 */ /*1e80*/ FADD R5, R4, R5 ; /* 0x0000000504057221 */ /* 0x000fe20000000000 */ /*1e90*/ IMAD.MOV.U32 R4, RZ, RZ, RZ ; /* 0x000000ffff047224 */ /* 0x000fc600078e00ff */ /*1ea0*/ FADD R6, R5, R6 ; /* 0x0000000605067221 */ /* 0x000fc80000000000 */ /*1eb0*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x000fc80000000000 */ /*1ec0*/ FADD R10, R7, R10 ; /* 0x0000000a070a7221 */ /* 0x004fc80000000000 */ /*1ed0*/ FADD R9, R10, R11 ; /* 0x0000000b0a097221 */ /* 0x000fe40000000000 */ /*1ee0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x001fea0003800000 */ /*1ef0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fda0003f05270 */ /*1f00*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*1f10*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fca0000000f00 */ /*1f20*/ IMAD.WIDE.U32 R2, R0, R3, c[0x0][0x168] ; /* 0x00005a0000027625 */ /* 0x000fca00078e0003 */ /*1f30*/ STG.E [R2.64], R9 ; /* 0x0000000902007986 */ /* 0x000fe2000c101906 */ /*1f40*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*1f50*/ BRA 0x1f50; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*1f60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1fa0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1fb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1fc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1fd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1fe0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1ff0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfyN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfyS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ ISETP.NE.U32.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fe20003f05070 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*0030*/ ISETP.NE.AND.EX P0, PT, RZ, c[0x0][0x174], PT, P0 ; /* 0x00005d00ff007a0c */ /* 0x000fda0003f05300 */ /*0040*/ @!P0 BRA 0x1e70 ; /* 0x00001e2000008947 */ /* 0x000fea0003800000 */ /*0050*/ IMAD.MOV.U32 R0, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff007624 */ /* 0x000fe200078e00ff */ /*0060*/ MOV R9, c[0x0][0x174] ; /* 0x00005d0000097a02 */ /* 0x000fe20000000f00 */ /*0070*/ BSSY B0, 0x1e00 ; /* 0x00001d8000007945 */ /* 0x000fe60003800000 */ /*0080*/ ISETP.GE.U32.AND P0, PT, R0, 0x1000, PT ; /* 0x000010000000780c */ /* 0x000fc80003f06070 */ /*0090*/ ISETP.GE.U32.AND.EX P0, PT, R9, RZ, PT, P0 ; /* 0x000000ff0900720c */ /* 0x000fda0003f06100 */ /*00a0*/ @!P0 BRA 0x1040 ; /* 0x00000f9000008947 */ /* 0x000fea0003800000 */ /*00b0*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */ /* 0x000e220000002100 */ /*00c0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x4 ; /* 0x00000004ff057424 */ /* 0x000fc800078e00ff */ /*00d0*/ IMAD.WIDE R4, R2, R5, c[0x0][0x160] ; /* 0x0000580002047625 */ /* 0x001fca00078e0205 */ /*00e0*/ LDG.E R3, [R4.64+0x400] ; /* 0x0004000404037981 */ /* 0x000ea8000c1e1900 */ /*00f0*/ LDG.E R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x000ea8000c1e1900 */ /*0100*/ LDG.E R8, [R4.64+0x800] ; /* 0x0008000404087981 */ /* 0x000ee8000c1e1900 */ /*0110*/ LDG.E R10, [R4.64+0xc00] ; /* 0x000c0004040a7981 */ /* 0x000f28000c1e1900 */ /*0120*/ LDG.E R12, [R4.64+0x1000] ; /* 0x00100004040c7981 */ /* 0x000f68000c1e1900 */ /*0130*/ LDG.E R16, [R4.64+0x1400] ; /* 0x0014000404107981 */ /* 0x000f68000c1e1900 */ /*0140*/ LDG.E R18, [R4.64+0x1800] ; /* 0x0018000404127981 */ /* 0x000f68000c1e1900 */ /*0150*/ LDG.E R20, [R4.64+0x1c00] ; /* 0x001c000404147981 */ /* 0x000f68000c1e1900 */ /*0160*/ LDG.E R22, [R4.64+0x2000] ; /* 0x0020000404167981 */ /* 0x000f68000c1e1900 */ /*0170*/ LDG.E R24, [R4.64+0x2400] ; /* 0x0024000404187981 */ /* 0x000f68000c1e1900 */ /*0180*/ LDG.E R26, [R4.64+0x2800] ; /* 0x00280004041a7981 */ /* 0x000f68000c1e1900 */ /*0190*/ LDG.E R28, [R4.64+0x2c00] ; /* 0x002c0004041c7981 */ /* 0x000f68000c1e1900 */ /*01a0*/ LDG.E R30, [R4.64+0x3000] ; /* 0x00300004041e7981 */ /* 0x000f68000c1e1900 */ /*01b0*/ LDG.E R7, [R4.64+0x3400] ; /* 0x0034000404077981 */ /* 0x000f68000c1e1900 */ /*01c0*/ LDG.E R32, [R4.64+0x3800] ; /* 0x0038000404207981 */ /* 0x000f68000c1e1900 */ /*01d0*/ LDG.E R14, [R4.64+0x3c00] ; /* 0x003c0004040e7981 */ /* 0x000f62000c1e1900 */ /*01e0*/ IADD3 R0, P0, R0, -0x1000, RZ ; /* 0xfffff00000007810 */ /* 0x000fe20007f1e0ff */ /*01f0*/ FADD R3, R3, R6 ; /* 0x0000000603037221 */ /* 0x004fe20000000000 */ /*0200*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fc600078e00ff */ /*0210*/ FADD R3, R3, R8 ; /* 0x0000000803037221 */ /* 0x008fc80000000000 */ /*0220*/ FADD R3, R3, R10 ; /* 0x0000000a03037221 */ /* 0x010fc80000000000 */ /*0230*/ FADD R3, R3, R12 ; /* 0x0000000c03037221 */ /* 0x020fc80000000000 */ /*0240*/ FADD R3, R3, R16 ; /* 0x0000001003037221 */ /* 0x000fc80000000000 */ /*0250*/ FADD R3, R3, R18 ; /* 0x0000001203037221 */ /* 0x000fc80000000000 */ /*0260*/ FADD R3, R3, R20 ; /* 0x0000001403037221 */ /* 0x000fc80000000000 */ /*0270*/ FADD R3, R3, R22 ; /* 0x0000001603037221 */ /* 0x000fc80000000000 */ /*0280*/ FADD R3, R3, R24 ; /* 0x0000001803037221 */ /* 0x000fc80000000000 */ /*0290*/ FADD R3, R3, R26 ; /* 0x0000001a03037221 */ /* 0x000fc80000000000 */ /*02a0*/ FADD R3, R3, R28 ; /* 0x0000001c03037221 */ /* 0x000fc80000000000 */ /*02b0*/ FADD R30, R3, R30 ; /* 0x0000001e031e7221 */ /* 0x000fe20000000000 */ /*02c0*/ IADD3.X R3, R9, -0x1, RZ, P0, !PT ; /* 0xffffffff09037810 */ /* 0x000fe400007fe4ff */ /*02d0*/ ISETP.GE.U32.AND P0, PT, R0, 0x1000, PT ; /* 0x000010000000780c */ /* 0x000fe20003f06070 */ /*02e0*/ FADD R7, R30, R7 ; /* 0x000000071e077221 */ /* 0x000fc60000000000 */ /*02f0*/ ISETP.GE.U32.AND.EX P0, PT, R3, RZ, PT, P0 ; /* 0x000000ff0300720c */ /* 0x000fe20003f06100 */ /*0300*/ FADD R9, R7, R32 ; /* 0x0000002007097221 */ /* 0x000fe20000000000 */ /*0310*/ MOV R7, 0x1000 ; /* 0x0000100000077802 */ /* 0x000fc60000000f00 */ /*0320*/ FADD R14, R9, R14 ; /* 0x0000000e090e7221 */ /* 0x000fd00000000000 */ /*0330*/ @!P0 BRA 0x660 ; /* 0x0000032000008947 */ /* 0x000fea0003800000 */ /*0340*/ IADD3 R4, P0, R4, 0x7c00, RZ ; /* 0x00007c0004047810 */ /* 0x000fe20007f1e0ff */ /*0350*/ IMAD.MOV.U32 R9, RZ, RZ, R3 ; /* 0x000000ffff097224 */ /* 0x000fe200078e0003 */ /*0360*/ MOV R8, R0 ; /* 0x0000000000087202 */ /* 0x000fe20000000f00 */ /*0370*/ IMAD.MOV.U32 R7, RZ, RZ, 0x1000 ; /* 0x00001000ff077424 */ /* 0x000fe200078e00ff */ /*0380*/ IADD3.X R5, RZ, R5, RZ, P0, !PT ; /* 0x00000005ff057210 */ /* 0x000fe400007fe4ff */ /*0390*/ MOV R6, RZ ; /* 0x000000ff00067202 */ /* 0x000fc60000000f00 */ /*03a0*/ LDG.E R15, [R4.64+-0x3c00] ; /* 0xffc40004040f7981 */ /* 0x000ea8000c1e1900 */ /*03b0*/ LDG.E R16, [R4.64+-0x3800] ; /* 0xffc8000404107981 */ /* 0x000ee8000c1e1900 */ /*03c0*/ LDG.E R18, [R4.64+-0x3400] ; /* 0xffcc000404127981 */ /* 0x000f28000c1e1900 */ /*03d0*/ LDG.E R20, [R4.64+-0x3000] ; /* 0xffd0000404147981 */ /* 0x000f68000c1e1900 */ /*03e0*/ LDG.E R22, [R4.64+-0x2c00] ; /* 0xffd4000404167981 */ /* 0x000f68000c1e1900 */ /*03f0*/ LDG.E R24, [R4.64+-0x2800] ; /* 0xffd8000404187981 */ /* 0x000f68000c1e1900 */ /*0400*/ LDG.E R26, [R4.64+-0x2400] ; /* 0xffdc0004041a7981 */ /* 0x000f68000c1e1900 */ /*0410*/ LDG.E R28, [R4.64+-0x2000] ; /* 0xffe00004041c7981 */ /* 0x000f68000c1e1900 */ /*0420*/ LDG.E R30, [R4.64+-0x1c00] ; /* 0xffe40004041e7981 */ /* 0x000f68000c1e1900 */ /*0430*/ LDG.E R32, [R4.64+-0x1800] ; /* 0xffe8000404207981 */ /* 0x000f68000c1e1900 */ /*0440*/ LDG.E R34, [R4.64+-0x1400] ; /* 0xffec000404227981 */ /* 0x000f68000c1e1900 */ /*0450*/ LDG.E R36, [R4.64+-0x1000] ; /* 0xfff0000404247981 */ /* 0x000f68000c1e1900 */ /*0460*/ LDG.E R13, [R4.64+-0xc00] ; /* 0xfff40004040d7981 */ /* 0x000f68000c1e1900 */ /*0470*/ LDG.E R12, [R4.64+-0x800] ; /* 0xfff80004040c7981 */ /* 0x000f68000c1e1900 */ /*0480*/ LDG.E R11, [R4.64+-0x400] ; /* 0xfffc0004040b7981 */ /* 0x000f68000c1e1900 */ /*0490*/ LDG.E R10, [R4.64] ; /* 0x00000004040a7981 */ /* 0x000f62000c1e1900 */ /*04a0*/ ISETP.GE.U32.AND P0, PT, R8, 0x1000, PT ; /* 0x000010000800780c */ /* 0x000fc80003f06070 */ /*04b0*/ ISETP.GE.U32.AND.EX P0, PT, R9, RZ, PT, P0 ; /* 0x000000ff0900720c */ /* 0x000fe20003f06100 */ /*04c0*/ FADD R15, R15, R14 ; /* 0x0000000e0f0f7221 */ /* 0x004fc80000000000 */ /*04d0*/ FADD R15, R15, R16 ; /* 0x000000100f0f7221 */ /* 0x008fc80000000000 */ /*04e0*/ FADD R15, R15, R18 ; /* 0x000000120f0f7221 */ /* 0x010fc80000000000 */ /*04f0*/ FADD R15, R15, R20 ; /* 0x000000140f0f7221 */ /* 0x020fc80000000000 */ /*0500*/ FADD R15, R15, R22 ; /* 0x000000160f0f7221 */ /* 0x000fc80000000000 */ /*0510*/ FADD R15, R15, R24 ; /* 0x000000180f0f7221 */ /* 0x000fc80000000000 */ /*0520*/ FADD R15, R15, R26 ; /* 0x0000001a0f0f7221 */ /* 0x000fc80000000000 */ /*0530*/ FADD R15, R15, R28 ; /* 0x0000001c0f0f7221 */ /* 0x000fc80000000000 */ /*0540*/ FADD R15, R15, R30 ; /* 0x0000001e0f0f7221 */ /* 0x000fc80000000000 */ /*0550*/ FADD R15, R15, R32 ; /* 0x000000200f0f7221 */ /* 0x000fc80000000000 */ /*0560*/ FADD R15, R15, R34 ; /* 0x000000220f0f7221 */ /* 0x000fc80000000000 */ /*0570*/ FADD R36, R15, R36 ; /* 0x000000240f247221 */ /* 0x000fc80000000000 */ /*0580*/ FADD R13, R36, R13 ; /* 0x0000000d240d7221 */ /* 0x000fc80000000000 */ /*0590*/ FADD R12, R13, R12 ; /* 0x0000000c0d0c7221 */ /* 0x000fc80000000000 */ /*05a0*/ FADD R11, R12, R11 ; /* 0x0000000b0c0b7221 */ /* 0x000fc80000000000 */ /*05b0*/ FADD R14, R11, R10 ; /* 0x0000000a0b0e7221 */ /* 0x000fe20000000000 */ /*05c0*/ @!P0 BRA 0xdd0 ; /* 0x0000080000008947 */ /* 0x000fea0003800000 */ /*05d0*/ IADD3 R7, P0, R7, 0x1000, RZ ; /* 0x0000100007077810 */ /* 0x000fe40007f1e0ff */ /*05e0*/ IADD3 R8, P1, R8, -0x1000, RZ ; /* 0xfffff00008087810 */ /* 0x000fe40007f3e0ff */ /*05f0*/ IADD3 R4, P2, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x000fe20007f5e0ff */ /*0600*/ IMAD.X R6, RZ, RZ, R6, P0 ; /* 0x000000ffff067224 */ /* 0x000fe200000e0606 */ /*0610*/ ISETP.GT.U32.AND P0, PT, R7, R0, PT ; /* 0x000000000700720c */ /* 0x000fe40003f04070 */ /*0620*/ IADD3.X R5, RZ, R5, RZ, P2, !PT ; /* 0x00000005ff057210 */ /* 0x000fe400017fe4ff */ /*0630*/ ISETP.GT.U32.AND.EX P0, PT, R6, R3, PT, P0 ; /* 0x000000030600720c */ /* 0x000fc40003f04100 */ /*0640*/ IADD3.X R9, R9, -0x1, RZ, P1, !PT ; /* 0xffffffff09097810 */ /* 0x000fd60000ffe4ff */ /*0650*/ @!P0 BRA 0x3a0 ; /* 0xfffffd4000008947 */ /* 0x000fea000383ffff */ /*0660*/ ISETP.GE.U32.AND P0, PT, R7, c[0x0][0x170], PT ; /* 0x00005c0007007a0c */ /* 0x000fc80003f06070 */ /*0670*/ ISETP.GE.U32.AND.EX P0, PT, R6, c[0x0][0x174], PT, P0 ; /* 0x00005d0006007a0c */ /* 0x000fda0003f06100 */ /*0680*/ @P0 BRA 0xdd0 ; /* 0x0000074000000947 */ /* 0x000fea0003800000 */ /*0690*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e220000002100 */ /*06a0*/ IADD3 R0, -R7, c[0x0][0x170], RZ ; /* 0x00005c0007007a10 */ /* 0x000fe20007ffe1ff */ /*06b0*/ BSSY B1, 0xdd0 ; /* 0x0000071000017945 */ /* 0x000fe60003800000 */ /*06c0*/ ISETP.GE.AND P0, PT, R3, R0, PT ; /* 0x000000000300720c */ /* 0x001fda0003f06270 */ /*06d0*/ @P0 BRA 0xdc0 ; /* 0x000006e000000947 */ /* 0x000fea0003800000 */ /*06e0*/ LOP3.LUT R4, RZ, R3, RZ, 0x33, !PT ; /* 0x00000003ff047212 */ /* 0x000fe200078e33ff */ /*06f0*/ BSSY B2, 0x850 ; /* 0x0000015000027945 */ /* 0x000fe60003800000 */ /*0700*/ IADD3 R5, -R7, c[0x0][0x170], R4 ; /* 0x00005c0007057a10 */ /* 0x000fc80007ffe104 */ /*0710*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*0720*/ ISETP.GE.U32.AND P0, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f06070 */ /*0730*/ LOP3.LUT P1, R4, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304047812 */ /* 0x000fda000782c0ff */ /*0740*/ @!P1 BRA 0x840 ; /* 0x000000f000009947 */ /* 0x000fea0003800000 */ /*0750*/ IADD3 R10, P1, R3, R7, RZ ; /* 0x00000007030a7210 */ /* 0x000fe20007f3e0ff */ /*0760*/ IMAD.MOV.U32 R8, RZ, RZ, R4 ; /* 0x000000ffff087224 */ /* 0x000fc600078e0004 */ /*0770*/ LEA R9, P2, R10, c[0x0][0x160], 0x2 ; /* 0x000058000a097a11 */ /* 0x000fe400078410ff */ /*0780*/ LEA.HI.X.SX32 R5, R3, R6, 0x1, P1 ; /* 0x0000000603057211 */ /* 0x000fc800008f0eff */ /*0790*/ LEA.HI.X R10, R10, c[0x0][0x164], R5, 0x2, P2 ; /* 0x000059000a0a7a11 */ /* 0x000fca00010f1405 */ /*07a0*/ IMAD.MOV.U32 R5, RZ, RZ, R10 ; /* 0x000000ffff057224 */ /* 0x000fe200078e000a */ /*07b0*/ MOV R4, R9 ; /* 0x0000000900047202 */ /* 0x000fca0000000f00 */ /*07c0*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea2000c1e1900 */ /*07d0*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*07e0*/ IADD3 R9, P2, R9, 0x400, RZ ; /* 0x0000040009097810 */ /* 0x000fe40007f5e0ff */ /*07f0*/ ISETP.NE.AND P1, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f25270 */ /*0800*/ IADD3 R3, R3, 0x100, RZ ; /* 0x0000010003037810 */ /* 0x000fe40007ffe0ff */ /*0810*/ IADD3.X R10, RZ, R10, RZ, P2, !PT ; /* 0x0000000aff0a7210 */ /* 0x000fe200017fe4ff */ /*0820*/ FADD R14, R5, R14 ; /* 0x0000000e050e7221 */ /* 0x004fd00000000000 */ /*0830*/ @P1 BRA 0x7a0 ; /* 0xffffff6000001947 */ /* 0x000fea000383ffff */ /*0840*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0850*/ @!P0 BRA 0xdc0 ; /* 0x0000056000008947 */ /* 0x000fea0003800000 */ /*0860*/ IMAD.IADD R5, R0, 0x1, -R3 ; /* 0x0000000100057824 */ /* 0x000fe200078e0a03 */ /*0870*/ IADD3 R7, P0, R3, R7, RZ ; /* 0x0000000703077210 */ /* 0x000fe20007f1e0ff */ /*0880*/ BSSY B2, 0xb70 ; /* 0x000002e000027945 */ /* 0x000fe60003800000 */ /*0890*/ ISETP.GT.AND P1, PT, R5, 0xc00, PT ; /* 0x00000c000500780c */ /* 0x000fe40003f24270 */ /*08a0*/ LEA.HI.X.SX32 R6, R3, R6, 0x1, P0 ; /* 0x0000000603067211 */ /* 0x000fe400000f0eff */ /*08b0*/ LEA R4, P0, R7, c[0x0][0x160], 0x2 ; /* 0x0000580007047a11 */ /* 0x000fc800078010ff */ /*08c0*/ LEA.HI.X R5, R7, c[0x0][0x164], R6, 0x2, P0 ; /* 0x0000590007057a11 */ /* 0x000fe400000f1406 */ /*08d0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc60003f0f070 */ /*08e0*/ @!P1 BRA 0xb60 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*08f0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0900*/ IADD3 R8, R0, -0xc00, RZ ; /* 0xfffff40000087810 */ /* 0x000fc60007ffe0ff */ /*0910*/ LDG.E R9, [R4.64] ; /* 0x0000000404097981 */ /* 0x0000a8000c1e1900 */ /*0920*/ LDG.E R10, [R4.64+0x400] ; /* 0x00040004040a7981 */ /* 0x0000e8000c1e1900 */ /*0930*/ LDG.E R12, [R4.64+0x800] ; /* 0x00080004040c7981 */ /* 0x000128000c1e1900 */ /*0940*/ LDG.E R16, [R4.64+0xc00] ; /* 0x000c000404107981 */ /* 0x000168000c1e1900 */ /*0950*/ LDG.E R18, [R4.64+0x1000] ; /* 0x0010000404127981 */ /* 0x000168000c1e1900 */ /*0960*/ LDG.E R20, [R4.64+0x1400] ; /* 0x0014000404147981 */ /* 0x000168000c1e1900 */ /*0970*/ LDG.E R22, [R4.64+0x1800] ; /* 0x0018000404167981 */ /* 0x000168000c1e1900 */ /*0980*/ LDG.E R24, [R4.64+0x1c00] ; /* 0x001c000404187981 */ /* 0x000168000c1e1900 */ /*0990*/ LDG.E R26, [R4.64+0x2000] ; /* 0x00200004041a7981 */ /* 0x000168000c1e1900 */ /*09a0*/ LDG.E R28, [R4.64+0x2400] ; /* 0x00240004041c7981 */ /* 0x000168000c1e1900 */ /*09b0*/ LDG.E R30, [R4.64+0x2800] ; /* 0x00280004041e7981 */ /* 0x000168000c1e1900 */ /*09c0*/ LDG.E R32, [R4.64+0x2c00] ; /* 0x002c000404207981 */ /* 0x000168000c1e1900 */ /*09d0*/ LDG.E R34, [R4.64+0x3000] ; /* 0x0030000404227981 */ /* 0x000168000c1e1900 */ /*09e0*/ LDG.E R36, [R4.64+0x3400] ; /* 0x0034000404247981 */ /* 0x000168000c1e1900 */ /*09f0*/ LDG.E R7, [R4.64+0x3800] ; /* 0x0038000404077981 */ /* 0x000168000c1e1900 */ /*0a00*/ LDG.E R6, [R4.64+0x3c00] ; /* 0x003c000404067981 */ /* 0x000162000c1e1900 */ /*0a10*/ IADD3 R3, R3, 0x1000, RZ ; /* 0x0000100003037810 */ /* 0x000fc80007ffe0ff */ /*0a20*/ ISETP.GE.AND P1, PT, R3, R8, PT ; /* 0x000000080300720c */ /* 0x000fe40003f26270 */ /*0a30*/ IADD3 R4, P2, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fc80007f5e0ff */ /*0a40*/ IADD3.X R5, RZ, R5, RZ, P2, !PT ; /* 0x00000005ff057210 */ /* 0x000fe200017fe4ff */ /*0a50*/ FADD R9, R9, R14 ; /* 0x0000000e09097221 */ /* 0x004fc80000000000 */ /*0a60*/ FADD R9, R9, R10 ; /* 0x0000000a09097221 */ /* 0x008fc80000000000 */ /*0a70*/ FADD R9, R9, R12 ; /* 0x0000000c09097221 */ /* 0x010fc80000000000 */ /*0a80*/ FADD R9, R9, R16 ; /* 0x0000001009097221 */ /* 0x020fc80000000000 */ /*0a90*/ FADD R9, R9, R18 ; /* 0x0000001209097221 */ /* 0x000fc80000000000 */ /*0aa0*/ FADD R9, R9, R20 ; /* 0x0000001409097221 */ /* 0x000fc80000000000 */ /*0ab0*/ FADD R9, R9, R22 ; /* 0x0000001609097221 */ /* 0x000fc80000000000 */ /*0ac0*/ FADD R9, R9, R24 ; /* 0x0000001809097221 */ /* 0x000fc80000000000 */ /*0ad0*/ FADD R9, R9, R26 ; /* 0x0000001a09097221 */ /* 0x000fc80000000000 */ /*0ae0*/ FADD R9, R9, R28 ; /* 0x0000001c09097221 */ /* 0x000fc80000000000 */ /*0af0*/ FADD R9, R9, R30 ; /* 0x0000001e09097221 */ /* 0x000fc80000000000 */ /*0b00*/ FADD R9, R9, R32 ; /* 0x0000002009097221 */ /* 0x000fc80000000000 */ /*0b10*/ FADD R9, R9, R34 ; /* 0x0000002209097221 */ /* 0x000fc80000000000 */ /*0b20*/ FADD R36, R9, R36 ; /* 0x0000002409247221 */ /* 0x000fc80000000000 */ /*0b30*/ FADD R7, R36, R7 ; /* 0x0000000724077221 */ /* 0x000fc80000000000 */ /*0b40*/ FADD R14, R7, R6 ; /* 0x00000006070e7221 */ /* 0x000fe20000000000 */ /*0b50*/ @!P1 BRA 0x910 ; /* 0xfffffdb000009947 */ /* 0x000fea000383ffff */ /*0b60*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0b70*/ IMAD.IADD R6, R0, 0x1, -R3 ; /* 0x0000000100067824 */ /* 0x000fe200078e0a03 */ /*0b80*/ BSSY B2, 0xd20 ; /* 0x0000019000027945 */ /* 0x000fe80003800000 */ /*0b90*/ ISETP.GT.AND P1, PT, R6, 0x400, PT ; /* 0x000004000600780c */ /* 0x000fda0003f24270 */ /*0ba0*/ @!P1 BRA 0xd10 ; /* 0x0000016000009947 */ /* 0x000fea0003800000 */ /*0bb0*/ LDG.E R7, [R4.64] ; /* 0x0000000404077981 */ /* 0x000ea8000c1e1900 */ /*0bc0*/ LDG.E R6, [R4.64+0x400] ; /* 0x0004000404067981 */ /* 0x000ee8000c1e1900 */ /*0bd0*/ LDG.E R9, [R4.64+0x800] ; /* 0x0008000404097981 */ /* 0x000f28000c1e1900 */ /*0be0*/ LDG.E R11, [R4.64+0xc00] ; /* 0x000c0004040b7981 */ /* 0x000168000c1e1900 */ /*0bf0*/ LDG.E R13, [R4.64+0x1000] ; /* 0x00100004040d7981 */ /* 0x000168000c1e1900 */ /*0c00*/ LDG.E R15, [R4.64+0x1400] ; /* 0x00140004040f7981 */ /* 0x000168000c1e1900 */ /*0c10*/ LDG.E R17, [R4.64+0x1800] ; /* 0x0018000404117981 */ /* 0x000168000c1e1900 */ /*0c20*/ LDG.E R19, [R4.64+0x1c00] ; /* 0x001c000404137981 */ /* 0x000162000c1e1900 */ /*0c30*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40003f0e170 */ /*0c40*/ IADD3 R3, R3, 0x800, RZ ; /* 0x0000080003037810 */ /* 0x000fe20007ffe0ff */ /*0c50*/ FADD R7, R14, R7 ; /* 0x000000070e077221 */ /* 0x004fc80000000000 */ /*0c60*/ FADD R6, R7, R6 ; /* 0x0000000607067221 */ /* 0x008fe20000000000 */ /*0c70*/ IADD3 R7, P1, R4, 0x2000, RZ ; /* 0x0000200004077810 */ /* 0x000fc60007f3e0ff */ /*0c80*/ FADD R6, R6, R9 ; /* 0x0000000906067221 */ /* 0x010fe20000000000 */ /*0c90*/ IADD3.X R8, RZ, R5, RZ, P1, !PT ; /* 0x00000005ff087210 */ /* 0x000fe20000ffe4ff */ /*0ca0*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0007 */ /*0cb0*/ FADD R6, R6, R11 ; /* 0x0000000b06067221 */ /* 0x020fe20000000000 */ /*0cc0*/ MOV R5, R8 ; /* 0x0000000800057202 */ /* 0x000fc60000000f00 */ /*0cd0*/ FADD R6, R6, R13 ; /* 0x0000000d06067221 */ /* 0x000fc80000000000 */ /*0ce0*/ FADD R6, R6, R15 ; /* 0x0000000f06067221 */ /* 0x000fc80000000000 */ /*0cf0*/ FADD R6, R6, R17 ; /* 0x0000001106067221 */ /* 0x000fc80000000000 */ /*0d00*/ FADD R14, R6, R19 ; /* 0x00000013060e7221 */ /* 0x000fe40000000000 */ /*0d10*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0d20*/ ISETP.LT.OR P0, PT, R3, R0, P0 ; /* 0x000000000300720c */ /* 0x000fda0000701670 */ /*0d30*/ @!P0 BRA 0xdc0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0d40*/ LDG.E R3, [R4.64] ; /* 0x0000000404037981 */ /* 0x000ea8000c1e1900 */ /*0d50*/ LDG.E R0, [R4.64+0x400] ; /* 0x0004000404007981 */ /* 0x000ee8000c1e1900 */ /*0d60*/ LDG.E R7, [R4.64+0x800] ; /* 0x0008000404077981 */ /* 0x000f28000c1e1900 */ /*0d70*/ LDG.E R9, [R4.64+0xc00] ; /* 0x000c000404097981 */ /* 0x000f62000c1e1900 */ /*0d80*/ FADD R3, R14, R3 ; /* 0x000000030e037221 */ /* 0x004fc80000000000 */ /*0d90*/ FADD R0, R3, R0 ; /* 0x0000000003007221 */ /* 0x008fc80000000000 */ /*0da0*/ FADD R0, R0, R7 ; /* 0x0000000700007221 */ /* 0x010fc80000000000 */ /*0db0*/ FADD R14, R0, R9 ; /* 0x00000009000e7221 */ /* 0x020fe40000000000 */ /*0dc0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0dd0*/ S2R R3, SR_LANEID ; /* 0x0000000000037919 */ /* 0x000e280000000000 */ /*0de0*/ SHFL.DOWN PT, R0, R14, 0x1, 0x1f ; /* 0x08201f000e007f89 */ /* 0x000e6200000e0000 */ /*0df0*/ ISETP.GT.AND P0, PT, R3.reuse, 0x1e, PT ; /* 0x0000001e0300780c */ /* 0x041fe40003f04270 */ /*0e00*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fd60003f25270 */ /*0e10*/ @!P0 FADD R14, R0, R14 ; /* 0x0000000e000e8221 */ /* 0x002fe20000000000 */ /*0e20*/ ISETP.GT.AND P0, PT, R3.reuse, 0x1d, PT ; /* 0x0000001d0300780c */ /* 0x040fe20003f04270 */ /*0e30*/ @!P1 S2R R4, SR_TID.X ; /* 0x0000000000049919 */ /* 0x000e280000002100 */ /*0e40*/ SHFL.DOWN PT, R0, R14, 0x2, 0x1f ; /* 0x08401f000e007f89 */ /* 0x000e7000000e0000 */ /*0e50*/ @!P0 FADD R14, R14, R0 ; /* 0x000000000e0e8221 */ /* 0x002fe20000000000 */ /*0e60*/ ISETP.GT.AND P0, PT, R3, 0x1b, PT ; /* 0x0000001b0300780c */ /* 0x000fc80003f04270 */ /*0e70*/ SHFL.DOWN PT, R0, R14, 0x4, 0x1f ; /* 0x08801f000e007f89 */ /* 0x000e7200000e0000 */ /*0e80*/ @!P0 FADD R14, R14, R0 ; /* 0x000000000e0e8221 */ /* 0x002fe20000000000 */ /*0e90*/ ISETP.GT.AND P0, PT, R3, 0x17, PT ; /* 0x000000170300780c */ /* 0x000fc80003f04270 */ /*0ea0*/ SHFL.DOWN PT, R0, R14, 0x8, 0x1f ; /* 0x09001f000e007f89 */ /* 0x000e7200000e0000 */ /*0eb0*/ @!P0 FADD R14, R14, R0 ; /* 0x000000000e0e8221 */ /* 0x002fe20000000000 */ /*0ec0*/ ISETP.GT.AND P0, PT, R3, 0xf, PT ; /* 0x0000000f0300780c */ /* 0x000fc40003f04270 */ /*0ed0*/ @!P1 SHF.R.S32.HI R3, RZ, 0x1f, R4 ; /* 0x0000001fff039819 */ /* 0x001fe40000011404 */ /*0ee0*/ SHFL.DOWN PT, R0, R14, 0x10, 0x1f ; /* 0x0a001f000e007f89 */ /* 0x000e2400000e0000 */ /*0ef0*/ @!P1 LEA.HI R3, R3, R4, RZ, 0x5 ; /* 0x0000000403039211 */ /* 0x000fc800078f28ff */ /*0f00*/ @!P1 SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff039819 */ /* 0x000fc60000011403 */ /*0f10*/ @!P0 FADD R14, R14, R0 ; /* 0x000000000e0e8221 */ /* 0x001fe20000000000 */ /*0f20*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fe20003f05270 */ /*0f30*/ @!P1 IMAD.SHL.U32 R0, R3, 0x4, RZ ; /* 0x0000000403009824 */ /* 0x000fc600078e00ff */ /*0f40*/ MOV R3, R14 ; /* 0x0000000e00037202 */ /* 0x000fca0000000f00 */ /*0f50*/ @!P1 STS [R0+0x8], R3 ; /* 0x0000080300009388 */ /* 0x0001e80000000800 */ /*0f60*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0f70*/ @P0 BRA 0x1df0 ; /* 0x00000e7000000947 */ /* 0x000fea0003800000 */ /*0f80*/ LDS R0, [0xc] ; /* 0x00000c00ff007984 */ /* 0x001e220000000800 */ /*0f90*/ IMAD.MOV.U32 R2, RZ, RZ, RZ ; /* 0x000000ffff027224 */ /* 0x000fc600078e00ff */ /*0fa0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e680000000c00 */ /*0fb0*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea20000000a00 */ /*0fc0*/ FADD R3, R3, R0 ; /* 0x0000000003037221 */ /* 0x001fc80000000000 */ /*0fd0*/ FADD R4, R3, R4 ; /* 0x0000000403047221 */ /* 0x002fc80000000000 */ /*0fe0*/ FADD R5, R4, R5 ; /* 0x0000000504057221 */ /* 0x000fc80000000000 */ /*0ff0*/ FADD R6, R5, R6 ; /* 0x0000000605067221 */ /* 0x000fc80000000000 */ /*1000*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x000fc80000000000 */ /*1010*/ FADD R8, R7, R8 ; /* 0x0000000807087221 */ /* 0x004fc80000000000 */ /*1020*/ FADD R3, R8, R9 ; /* 0x0000000908037221 */ /* 0x000fe20000000000 */ /*1030*/ BRA 0x1df0 ; /* 0x00000db000007947 */ /* 0x000fea0003800000 */ /*1040*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */ /* 0x000e220000002100 */ /*1050*/ BSSY B1, 0x10f0 ; /* 0x0000009000017945 */ /* 0x000fe20003800000 */ /*1060*/ MOV R6, RZ ; /* 0x000000ff00067202 */ /* 0x000fe40000000f00 */ /*1070*/ ISETP.GE.AND P0, PT, R2, c[0x0][0x170], PT ; /* 0x00005c0002007a0c */ /* 0x001fe20003f06270 */ /*1080*/ IMAD.MOV.U32 R3, RZ, RZ, R2 ; /* 0x000000ffff037224 */ /* 0x000fd800078e0002 */ /*1090*/ @P0 BRA 0x10e0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*10a0*/ MOV R6, 0x4 ; /* 0x0000000400067802 */ /* 0x000fca0000000f00 */ /*10b0*/ IMAD.WIDE R6, R3, R6, c[0x0][0x160] ; /* 0x0000580003067625 */ /* 0x000fcc00078e0206 */ /*10c0*/ LDG.E R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000162000c1e1900 */ /*10d0*/ IADD3 R3, R3, 0x100, RZ ; /* 0x0000010003037810 */ /* 0x000fc60007ffe0ff */ /*10e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*10f0*/ ISETP.GE.AND P0, PT, R3, c[0x0][0x170], PT ; /* 0x00005c0003007a0c */ /* 0x000fe20003f06270 */ /*1100*/ BSSY B1, 0x17e0 ; /* 0x000006d000017945 */ /* 0x000fd80003800000 */ /*1110*/ @P0 BRA 0x17d0 ; /* 0x000006b000000947 */ /* 0x000fea0003800000 */ /*1120*/ LOP3.LUT R4, RZ, R3, RZ, 0x33, !PT ; /* 0x00000003ff047212 */ /* 0x000fe200078e33ff */ /*1130*/ BSSY B2, 0x1260 ; /* 0x0000012000027945 */ /* 0x000fe60003800000 */ /*1140*/ IADD3 R5, R4, c[0x0][0x170], RZ ; /* 0x00005c0004057a10 */ /* 0x000fc80007ffe0ff */ /*1150*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*1160*/ ISETP.GE.U32.AND P1, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f26070 */ /*1170*/ LOP3.LUT P0, R7, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304077812 */ /* 0x001fda000780c0ff */ /*1180*/ @!P0 BRA 0x1250 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*1190*/ IMAD.MOV.U32 R4, RZ, RZ, 0x4 ; /* 0x00000004ff047424 */ /* 0x000fc800078e00ff */ /*11a0*/ IMAD.WIDE R4, R3, R4, c[0x0][0x160] ; /* 0x0000580003047625 */ /* 0x000fca00078e0204 */ /*11b0*/ MOV R9, R5 ; /* 0x0000000500097202 */ /* 0x000fca0000000f00 */ /*11c0*/ IMAD.MOV.U32 R5, RZ, RZ, R9 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0009 */ /*11d0*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x0000a2000c1e1900 */ /*11e0*/ IADD3 R7, R7, -0x1, RZ ; /* 0xffffffff07077810 */ /* 0x000fe40007ffe0ff */ /*11f0*/ IADD3 R3, R3, 0x100, RZ ; /* 0x0000010003037810 */ /* 0x000fe40007ffe0ff */ /*1200*/ ISETP.NE.AND P0, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f05270 */ /*1210*/ IADD3 R4, P2, R4, 0x400, RZ ; /* 0x0000040004047810 */ /* 0x001fc80007f5e0ff */ /*1220*/ IADD3.X R9, RZ, R9, RZ, P2, !PT ; /* 0x00000009ff097210 */ /* 0x000fe200017fe4ff */ /*1230*/ FADD R6, R5, R6 ; /* 0x0000000605067221 */ /* 0x024fcc0000000000 */ /*1240*/ @P0 BRA 0x11c0 ; /* 0xffffff7000000947 */ /* 0x000fea000383ffff */ /*1250*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1260*/ @!P1 BRA 0x17d0 ; /* 0x0000056000009947 */ /* 0x000fea0003800000 */ /*1270*/ IADD3 R7, -R3, c[0x0][0x170], RZ ; /* 0x00005c0003077a10 */ /* 0x000fe20007ffe1ff */ /*1280*/ IMAD.MOV.U32 R4, RZ, RZ, 0x4 ; /* 0x00000004ff047424 */ /* 0x000fe200078e00ff */ /*1290*/ BSSY B2, 0x1580 ; /* 0x000002e000027945 */ /* 0x000fe40003800000 */ /*12a0*/ ISETP.GT.AND P1, PT, R7, 0xc00, PT ; /* 0x00000c000700780c */ /* 0x000fe20003f24270 */ /*12b0*/ IMAD.WIDE R4, R3, R4, c[0x0][0x160] ; /* 0x0000580003047625 */ /* 0x000fca00078e0204 */ /*12c0*/ IADD3 R4, P0, R4, 0x800, RZ ; /* 0x0000080004047810 */ /* 0x000fc80007f1e0ff */ /*12d0*/ IADD3.X R5, RZ, R5, RZ, P0, !PT ; /* 0x00000005ff057210 */ /* 0x000fe400007fe4ff */ /*12e0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0f070 */ /*12f0*/ @!P1 BRA 0x1570 ; /* 0x0000027000009947 */ /* 0x000fee0003800000 */ /*1300*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1310*/ IADD3 R8, R0, -0xc00, RZ ; /* 0xfffff40000087810 */ /* 0x000fc60007ffe0ff */ /*1320*/ LDG.E R11, [R4.64+-0x800] ; /* 0xfff80004040b7981 */ /* 0x0000a8000c1e1900 */ /*1330*/ LDG.E R10, [R4.64+-0x400] ; /* 0xfffc0004040a7981 */ /* 0x0000e8000c1e1900 */ /*1340*/ LDG.E R13, [R4.64] ; /* 0x00000004040d7981 */ /* 0x000128000c1e1900 */ /*1350*/ LDG.E R15, [R4.64+0x400] ; /* 0x00040004040f7981 */ /* 0x000128000c1e1900 */ /*1360*/ LDG.E R17, [R4.64+0x800] ; /* 0x0008000404117981 */ /* 0x000128000c1e1900 */ /*1370*/ LDG.E R19, [R4.64+0xc00] ; /* 0x000c000404137981 */ /* 0x000128000c1e1900 */ /*1380*/ LDG.E R21, [R4.64+0x1000] ; /* 0x0010000404157981 */ /* 0x000128000c1e1900 */ /*1390*/ LDG.E R23, [R4.64+0x1400] ; /* 0x0014000404177981 */ /* 0x000128000c1e1900 */ /*13a0*/ LDG.E R25, [R4.64+0x1800] ; /* 0x0018000404197981 */ /* 0x000128000c1e1900 */ /*13b0*/ LDG.E R27, [R4.64+0x1c00] ; /* 0x001c0004041b7981 */ /* 0x000128000c1e1900 */ /*13c0*/ LDG.E R29, [R4.64+0x2000] ; /* 0x00200004041d7981 */ /* 0x000128000c1e1900 */ /*13d0*/ LDG.E R31, [R4.64+0x2400] ; /* 0x00240004041f7981 */ /* 0x000128000c1e1900 */ /*13e0*/ LDG.E R33, [R4.64+0x2800] ; /* 0x0028000404217981 */ /* 0x000128000c1e1900 */ /*13f0*/ LDG.E R35, [R4.64+0x2c00] ; /* 0x002c000404237981 */ /* 0x000128000c1e1900 */ /*1400*/ LDG.E R9, [R4.64+0x3000] ; /* 0x0030000404097981 */ /* 0x000128000c1e1900 */ /*1410*/ LDG.E R7, [R4.64+0x3400] ; /* 0x0034000404077981 */ /* 0x000122000c1e1900 */ /*1420*/ IADD3 R3, R3, 0x1000, RZ ; /* 0x0000100003037810 */ /* 0x000fc80007ffe0ff */ /*1430*/ ISETP.GE.AND P1, PT, R3, R8, PT ; /* 0x000000080300720c */ /* 0x000fe40003f26270 */ /*1440*/ IADD3 R4, P2, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fca0007f5e0ff */ /*1450*/ IMAD.X R5, RZ, RZ, R5, P2 ; /* 0x000000ffff057224 */ /* 0x000fe200010e0605 */ /*1460*/ FADD R11, R11, R6 ; /* 0x000000060b0b7221 */ /* 0x024fc80000000000 */ /*1470*/ FADD R10, R11, R10 ; /* 0x0000000a0b0a7221 */ /* 0x008fc80000000000 */ /*1480*/ FADD R10, R10, R13 ; /* 0x0000000d0a0a7221 */ /* 0x010fc80000000000 */ /*1490*/ FADD R10, R10, R15 ; /* 0x0000000f0a0a7221 */ /* 0x000fc80000000000 */ /*14a0*/ FADD R10, R10, R17 ; /* 0x000000110a0a7221 */ /* 0x000fc80000000000 */ /*14b0*/ FADD R10, R10, R19 ; /* 0x000000130a0a7221 */ /* 0x000fc80000000000 */ /*14c0*/ FADD R10, R10, R21 ; /* 0x000000150a0a7221 */ /* 0x000fc80000000000 */ /*14d0*/ FADD R10, R10, R23 ; /* 0x000000170a0a7221 */ /* 0x000fc80000000000 */ /*14e0*/ FADD R10, R10, R25 ; /* 0x000000190a0a7221 */ /* 0x000fc80000000000 */ /*14f0*/ FADD R10, R10, R27 ; /* 0x0000001b0a0a7221 */ /* 0x000fc80000000000 */ /*1500*/ FADD R10, R10, R29 ; /* 0x0000001d0a0a7221 */ /* 0x000fc80000000000 */ /*1510*/ FADD R10, R10, R31 ; /* 0x0000001f0a0a7221 */ /* 0x000fc80000000000 */ /*1520*/ FADD R10, R10, R33 ; /* 0x000000210a0a7221 */ /* 0x000fc80000000000 */ /*1530*/ FADD R10, R10, R35 ; /* 0x000000230a0a7221 */ /* 0x000fc80000000000 */ /*1540*/ FADD R10, R10, R9 ; /* 0x000000090a0a7221 */ /* 0x000fc80000000000 */ /*1550*/ FADD R6, R10, R7 ; /* 0x000000070a067221 */ /* 0x000fe20000000000 */ /*1560*/ @!P1 BRA 0x1320 ; /* 0xfffffdb000009947 */ /* 0x000fea000383ffff */ /*1570*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1580*/ IADD3 R7, -R3, c[0x0][0x170], RZ ; /* 0x00005c0003077a10 */ /* 0x000fe20007ffe1ff */ /*1590*/ BSSY B2, 0x1730 ; /* 0x0000019000027945 */ /* 0x000fe60003800000 */ /*15a0*/ ISETP.GT.AND P1, PT, R7, 0x400, PT ; /* 0x000004000700780c */ /* 0x000fda0003f24270 */ /*15b0*/ @!P1 BRA 0x1720 ; /* 0x0000016000009947 */ /* 0x000fea0003800000 */ /*15c0*/ LDG.E R7, [R4.64+-0x800] ; /* 0xfff8000404077981 */ /* 0x000ea8000c1e1900 */ /*15d0*/ LDG.E R8, [R4.64+-0x400] ; /* 0xfffc000404087981 */ /* 0x000ee8000c1e1900 */ /*15e0*/ LDG.E R10, [R4.64] ; /* 0x00000004040a7981 */ /* 0x000f28000c1e1900 */ /*15f0*/ LDG.E R12, [R4.64+0x400] ; /* 0x00040004040c7981 */ /* 0x000128000c1e1900 */ /*1600*/ LDG.E R14, [R4.64+0x800] ; /* 0x00080004040e7981 */ /* 0x000128000c1e1900 */ /*1610*/ LDG.E R16, [R4.64+0xc00] ; /* 0x000c000404107981 */ /* 0x000128000c1e1900 */ /*1620*/ LDG.E R18, [R4.64+0x1000] ; /* 0x0010000404127981 */ /* 0x000128000c1e1900 */ /*1630*/ LDG.E R20, [R4.64+0x1400] ; /* 0x0014000404147981 */ /* 0x000122000c1e1900 */ /*1640*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40003f0e170 */ /*1650*/ IADD3 R3, R3, 0x800, RZ ; /* 0x0000080003037810 */ /* 0x000fe20007ffe0ff */ /*1660*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x024fc80000000000 */ /*1670*/ FADD R7, R7, R8 ; /* 0x0000000807077221 */ /* 0x008fe20000000000 */ /*1680*/ IADD3 R8, P1, R4, 0x2000, RZ ; /* 0x0000200004087810 */ /* 0x000fc60007f3e0ff */ /*1690*/ FADD R7, R7, R10 ; /* 0x0000000a07077221 */ /* 0x010fe20000000000 */ /*16a0*/ IADD3.X R9, RZ, R5, RZ, P1, !PT ; /* 0x00000005ff097210 */ /* 0x000fe20000ffe4ff */ /*16b0*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0008 */ /*16c0*/ FADD R7, R7, R12 ; /* 0x0000000c07077221 */ /* 0x000fe20000000000 */ /*16d0*/ MOV R5, R9 ; /* 0x0000000900057202 */ /* 0x000fc60000000f00 */ /*16e0*/ FADD R7, R7, R14 ; /* 0x0000000e07077221 */ /* 0x000fc80000000000 */ /*16f0*/ FADD R7, R7, R16 ; /* 0x0000001007077221 */ /* 0x000fc80000000000 */ /*1700*/ FADD R7, R7, R18 ; /* 0x0000001207077221 */ /* 0x000fc80000000000 */ /*1710*/ FADD R6, R7, R20 ; /* 0x0000001407067221 */ /* 0x000fe40000000000 */ /*1720*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1730*/ ISETP.LT.OR P0, PT, R3, c[0x0][0x170], P0 ; /* 0x00005c0003007a0c */ /* 0x000fda0000701670 */ /*1740*/ @!P0 BRA 0x17d0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1750*/ LDG.E R3, [R4.64+-0x800] ; /* 0xfff8000404037981 */ /* 0x000ea8000c1e1900 */ /*1760*/ LDG.E R8, [R4.64+-0x400] ; /* 0xfffc000404087981 */ /* 0x000ee8000c1e1900 */ /*1770*/ LDG.E R10, [R4.64] ; /* 0x00000004040a7981 */ /* 0x000f28000c1e1900 */ /*1780*/ LDG.E R12, [R4.64+0x400] ; /* 0x00040004040c7981 */ /* 0x000f22000c1e1900 */ /*1790*/ FADD R3, R6, R3 ; /* 0x0000000306037221 */ /* 0x024fc80000000000 */ /*17a0*/ FADD R3, R3, R8 ; /* 0x0000000803037221 */ /* 0x008fc80000000000 */ /*17b0*/ FADD R3, R3, R10 ; /* 0x0000000a03037221 */ /* 0x010fc80000000000 */ /*17c0*/ FADD R6, R3, R12 ; /* 0x0000000c03067221 */ /* 0x000fe40000000000 */ /*17d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*17e0*/ ISETP.GT.AND P0, PT, R0, 0xff, PT ; /* 0x000000ff0000780c */ /* 0x000fe20003f04270 */ /*17f0*/ IMAD.MOV.U32 R7, RZ, RZ, R6 ; /* 0x000000ffff077224 */ /* 0x021fd800078e0006 */ /*1800*/ @P0 BRA 0x1ba0 ; /* 0x0000039000000947 */ /* 0x000fea0003800000 */ /*1810*/ SHF.R.S32.HI R3, RZ, 0x1f, R2 ; /* 0x0000001fff037819 */ /* 0x000fe20000011402 */ /*1820*/ S2R R9, SR_LANEID ; /* 0x0000000000097919 */ /* 0x000e260000000000 */ /*1830*/ LEA.HI R8, R3, R2, RZ, 0x5 ; /* 0x0000000203087211 */ /* 0x000fc800078f28ff */ /*1840*/ LOP3.LUT R3, R8, 0xffffffe0, RZ, 0xc0, !PT ; /* 0xffffffe008037812 */ /* 0x000fe400078ec0ff */ /*1850*/ SHF.R.S32.HI R8, RZ, 0x5, R8 ; /* 0x00000005ff087819 */ /* 0x000fe40000011408 */ /*1860*/ IADD3 R4, R3, 0x20, RZ ; /* 0x0000002003047810 */ /* 0x000fe40007ffe0ff */ /*1870*/ LOP3.LUT R3, RZ, R3, RZ, 0x33, !PT ; /* 0x00000003ff037212 */ /* 0x000fe400078e33ff */ /*1880*/ ISETP.GT.AND P0, PT, R4, c[0x0][0x170], PT ; /* 0x00005c0004007a0c */ /* 0x000fe40003f04270 */ /*1890*/ IADD3 R3, R3, c[0x0][0x170], RZ ; /* 0x00005c0003037a10 */ /* 0x000fc80007ffe0ff */ /*18a0*/ SEL R4, R3, 0x1f, P0 ; /* 0x0000001f03047807 */ /* 0x000fe40000000000 */ /*18b0*/ ISETP.NE.AND P1, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x001fc60003f25270 */ /*18c0*/ SHFL.DOWN PT, R3, R7, 0x1, R4 ; /* 0x0820000007037989 */ /* 0x000e2200000e0004 */ /*18d0*/ ISETP.GE.AND P0, PT, R9, R4, PT ; /* 0x000000040900720c */ /* 0x000fd20003f06270 */ /*18e0*/ @!P1 SHF.L.U32 R8, R8, 0x2, RZ ; /* 0x0000000208089819 */ /* 0x000fe200000006ff */ /*18f0*/ FADD R3, R3, R7 ; /* 0x0000000703037221 */ /* 0x001fca0000000000 */ /*1900*/ FSEL R5, R3, R7, !P0 ; /* 0x0000000703057208 */ /* 0x000fe40004000000 */ /*1910*/ IADD3 R3, R9, 0x2, RZ ; /* 0x0000000209037810 */ /* 0x000fc60007ffe0ff */ /*1920*/ SHFL.DOWN PT, R6, R5, 0x2, R4 ; /* 0x0840000005067989 */ /* 0x000e2200000e0004 */ /*1930*/ ISETP.GT.AND P0, PT, R3, R4, PT ; /* 0x000000040300720c */ /* 0x000fe40003f04270 */ /*1940*/ IADD3 R3, R9, 0x4, RZ ; /* 0x0000000409037810 */ /* 0x000fd60007ffe0ff */ /*1950*/ @!P0 FADD R5, R5, R6 ; /* 0x0000000605058221 */ /* 0x001fe20000000000 */ /*1960*/ ISETP.GT.AND P0, PT, R3, R4.reuse, PT ; /* 0x000000040300720c */ /* 0x080fe40003f04270 */ /*1970*/ IADD3 R3, R9, 0x8, RZ ; /* 0x0000000809037810 */ /* 0x000fe40007ffe0ff */ /*1980*/ SHFL.DOWN PT, R6, R5, 0x4, R4 ; /* 0x0880000005067989 */ /* 0x000e3200000e0004 */ /*1990*/ @!P0 FADD R5, R5, R6 ; /* 0x0000000605058221 */ /* 0x001fe20000000000 */ /*19a0*/ ISETP.GT.AND P0, PT, R3, R4, PT ; /* 0x000000040300720c */ /* 0x000fc40003f04270 */ /*19b0*/ IADD3 R3, R9, 0x10, RZ ; /* 0x0000001009037810 */ /* 0x000fe40007ffe0ff */ /*19c0*/ SHFL.DOWN PT, R6, R5, 0x8, R4 ; /* 0x0900000005067989 */ /* 0x000e3200000e0004 */ /*19d0*/ @!P0 FADD R5, R5, R6 ; /* 0x0000000605058221 */ /* 0x001fe20000000000 */ /*19e0*/ ISETP.GT.AND P0, PT, R3, R4, PT ; /* 0x000000040300720c */ /* 0x000fc80003f04270 */ /*19f0*/ SHFL.DOWN PT, R6, R5, 0x10, R4 ; /* 0x0a00000005067989 */ /* 0x000e3200000e0004 */ /*1a00*/ @!P0 FADD R5, R5, R6 ; /* 0x0000000605058221 */ /* 0x001fe20000000000 */ /*1a10*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fc60003f05270 */ /*1a20*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x000fca00078e0005 */ /*1a30*/ @!P1 STS [R8+0x8], R3 ; /* 0x0000080308009388 */ /* 0x0001e80000000800 */ /*1a40*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1a50*/ @P0 BRA 0x1df0 ; /* 0x0000039000000947 */ /* 0x000fea0003800000 */ /*1a60*/ LDS R2, [0xc] ; /* 0x00000c00ff027984 */ /* 0x001e220000000800 */ /*1a70*/ ISETP.GT.AND P0, PT, R0, 0x20, PT ; /* 0x000000200000780c */ /* 0x000fc40003f04270 */ /*1a80*/ ISETP.GT.AND P3, PT, R0.reuse, 0x40, PT ; /* 0x000000400000780c */ /* 0x040fe20003f64270 */ /*1a90*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e620000000c00 */ /*1aa0*/ ISETP.GT.AND P2, PT, R0.reuse, 0x60, PT ; /* 0x000000600000780c */ /* 0x040fe40003f44270 */ /*1ab0*/ ISETP.GT.AND P1, PT, R0.reuse, 0x80, PT ; /* 0x000000800000780c */ /* 0x040fe20003f24270 */ /*1ac0*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000eac0000000a00 */ /*1ad0*/ @P0 FADD R3, R3, R2 ; /* 0x0000000203030221 */ /* 0x001fe20000000000 */ /*1ae0*/ ISETP.GT.AND P0, PT, R0, 0xa0, PT ; /* 0x000000a00000780c */ /* 0x000fc40003f04270 */ /*1af0*/ MOV R2, RZ ; /* 0x000000ff00027202 */ /* 0x000fe20000000f00 */ /*1b00*/ @P3 FADD R3, R3, R4 ; /* 0x0000000403033221 */ /* 0x002fe20000000000 */ /*1b10*/ ISETP.GT.AND P3, PT, R0, 0xc0, PT ; /* 0x000000c00000780c */ /* 0x000fc60003f64270 */ /*1b20*/ @P2 FADD R3, R3, R5 ; /* 0x0000000503032221 */ /* 0x000fc80000000000 */ /*1b30*/ @P1 FADD R3, R3, R6 ; /* 0x0000000603031221 */ /* 0x000fe20000000000 */ /*1b40*/ ISETP.GE.AND P1, PT, R0, 0xe1, PT ; /* 0x000000e10000780c */ /* 0x000fc60003f26270 */ /*1b50*/ @P0 FADD R3, R3, R7 ; /* 0x0000000703030221 */ /* 0x000fc80000000000 */ /*1b60*/ @P3 FADD R3, R3, R8 ; /* 0x0000000803033221 */ /* 0x004fcc0000000000 */ /*1b70*/ @!P1 BRA 0x1df0 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*1b80*/ FADD R3, R3, R9 ; /* 0x0000000903037221 */ /* 0x000fe20000000000 */ /*1b90*/ BRA 0x1df0 ; /* 0x0000025000007947 */ /* 0x000fea0003800000 */ /*1ba0*/ S2R R3, SR_LANEID ; /* 0x0000000000037919 */ /* 0x000e280000000000 */ /*1bb0*/ SHFL.DOWN PT, R0, R7, 0x1, 0x1f ; /* 0x08201f0007007f89 */ /* 0x000e6200000e0000 */ /*1bc0*/ ISETP.GT.AND P0, PT, R3.reuse, 0x1e, PT ; /* 0x0000001e0300780c */ /* 0x041fe40003f04270 */ /*1bd0*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fd60003f25270 */ /*1be0*/ @!P0 FADD R7, R0, R7 ; /* 0x0000000700078221 */ /* 0x002fe20000000000 */ /*1bf0*/ ISETP.GT.AND P0, PT, R3, 0x1d, PT ; /* 0x0000001d0300780c */ /* 0x000fc80003f04270 */ /*1c00*/ SHFL.DOWN PT, R0, R7, 0x2, 0x1f ; /* 0x08401f0007007f89 */ /* 0x000e3200000e0000 */ /*1c10*/ @!P0 FADD R7, R7, R0 ; /* 0x0000000007078221 */ /* 0x001fe20000000000 */ /*1c20*/ ISETP.GT.AND P0, PT, R3, 0x1b, PT ; /* 0x0000001b0300780c */ /* 0x000fc80003f04270 */ /*1c30*/ SHFL.DOWN PT, R0, R7, 0x4, 0x1f ; /* 0x08801f0007007f89 */ /* 0x000e3200000e0000 */ /*1c40*/ @!P0 FADD R7, R7, R0 ; /* 0x0000000007078221 */ /* 0x001fe20000000000 */ /*1c50*/ ISETP.GT.AND P0, PT, R3, 0x17, PT ; /* 0x000000170300780c */ /* 0x000fc80003f04270 */ /*1c60*/ SHFL.DOWN PT, R0, R7, 0x8, 0x1f ; /* 0x09001f0007007f89 */ /* 0x000e3200000e0000 */ /*1c70*/ @!P0 FADD R7, R7, R0 ; /* 0x0000000007078221 */ /* 0x001fe20000000000 */ /*1c80*/ ISETP.GT.AND P0, PT, R3, 0xf, PT ; /* 0x0000000f0300780c */ /* 0x000fc40003f04270 */ /*1c90*/ @!P1 SHF.R.S32.HI R3, RZ, 0x1f, R2 ; /* 0x0000001fff039819 */ /* 0x000fe40000011402 */ /*1ca0*/ SHFL.DOWN PT, R0, R7, 0x10, 0x1f ; /* 0x0a001f0007007f89 */ /* 0x000e2400000e0000 */ /*1cb0*/ @!P1 LEA.HI R3, R3, R2, RZ, 0x5 ; /* 0x0000000203039211 */ /* 0x000fc800078f28ff */ /*1cc0*/ @!P1 SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff039819 */ /* 0x000fc60000011403 */ /*1cd0*/ @!P0 FADD R7, R7, R0 ; /* 0x0000000007078221 */ /* 0x001fe20000000000 */ /*1ce0*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fe20003f05270 */ /*1cf0*/ @!P1 IMAD.SHL.U32 R0, R3, 0x4, RZ ; /* 0x0000000403009824 */ /* 0x000fc600078e00ff */ /*1d00*/ MOV R3, R7 ; /* 0x0000000700037202 */ /* 0x000fca0000000f00 */ /*1d10*/ @!P1 STS [R0+0x8], R3 ; /* 0x0000080300009388 */ /* 0x0001e80000000800 */ /*1d20*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1d30*/ @P0 BRA 0x1df0 ; /* 0x000000b000000947 */ /* 0x000fea0003800000 */ /*1d40*/ LDS R0, [0xc] ; /* 0x00000c00ff007984 */ /* 0x001e220000000800 */ /*1d50*/ IMAD.MOV.U32 R2, RZ, RZ, RZ ; /* 0x000000ffff027224 */ /* 0x000fc600078e00ff */ /*1d60*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e680000000c00 */ /*1d70*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea20000000a00 */ /*1d80*/ FADD R3, R3, R0 ; /* 0x0000000003037221 */ /* 0x001fc80000000000 */ /*1d90*/ FADD R4, R3, R4 ; /* 0x0000000403047221 */ /* 0x002fc80000000000 */ /*1da0*/ FADD R5, R4, R5 ; /* 0x0000000504057221 */ /* 0x000fc80000000000 */ /*1db0*/ FADD R6, R5, R6 ; /* 0x0000000605067221 */ /* 0x000fc80000000000 */ /*1dc0*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x000fc80000000000 */ /*1dd0*/ FADD R8, R7, R8 ; /* 0x0000000807087221 */ /* 0x004fc80000000000 */ /*1de0*/ FADD R3, R8, R9 ; /* 0x0000000908037221 */ /* 0x000fe40000000000 */ /*1df0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x001fea0003800000 */ /*1e00*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fda0003f05270 */ /*1e10*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*1e20*/ FADD R5, R3, c[0x0][0x17c] ; /* 0x00005f0003057621 */ /* 0x000fe20000000000 */ /*1e30*/ MOV R2, c[0x0][0x168] ; /* 0x00005a0000027a02 */ /* 0x000fe40000000f00 */ /*1e40*/ MOV R3, c[0x0][0x16c] ; /* 0x00005b0000037a02 */ /* 0x000fca0000000f00 */ /*1e50*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*1e60*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*1e70*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*1e80*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x001fda0003f05270 */ /*1e90*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*1ea0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x17c] ; /* 0x00005f00ff057624 */ /* 0x000fe200078e00ff */ /*1eb0*/ MOV R2, c[0x0][0x168] ; /* 0x00005a0000027a02 */ /* 0x000fe40000000f00 */ /*1ec0*/ MOV R3, c[0x0][0x16c] ; /* 0x00005b0000037a02 */ /* 0x000fca0000000f00 */ /*1ed0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*1ee0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*1ef0*/ BRA 0x1ef0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*1f00*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f10*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600EPfS9_iS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ ISETP.NE.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fe20003f05270 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fd80000000a00 */ /*0030*/ @!P0 BRA 0x3a20 ; /* 0x000039e000008947 */ /* 0x000fea0003800000 */ /*0040*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0050*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff027624 */ /* 0x000fe200078e00ff */ /*0060*/ BSSY B0, 0x39b0 ; /* 0x0000394000007945 */ /* 0x000fe80003800000 */ /*0070*/ LOP3.LUT P0, RZ, R2, 0xf, RZ, 0xc0, !PT ; /* 0x0000000f02ff7812 */ /* 0x000fda000780c0ff */ /*0080*/ @!P0 BRA 0x1df0 ; /* 0x00001d6000008947 */ /* 0x000fea0003800000 */ /*0090*/ MOV R2, c[0x0][0x170] ; /* 0x00005c0000027a02 */ /* 0x000fc80000000f00 */ /*00a0*/ ISETP.GE.AND P0, PT, R2, 0x1000, PT ; /* 0x000010000200780c */ /* 0x000fda0003f06270 */ /*00b0*/ @!P0 BRA 0x1070 ; /* 0x00000fb000008947 */ /* 0x000fea0003800000 */ /*00c0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x4 ; /* 0x00000004ff057424 */ /* 0x000fc800078e00ff */ /*00d0*/ IMAD.WIDE R4, R0, R5, c[0x0][0x160] ; /* 0x0000580000047625 */ /* 0x001fca00078e0205 */ /*00e0*/ LDG.E.CONSTANT R3, [R4.64] ; /* 0x0000000404037981 */ /* 0x000ea8000c1e9900 */ /*00f0*/ LDG.E.CONSTANT R6, [R4.64+0x400] ; /* 0x0004000404067981 */ /* 0x000ea8000c1e9900 */ /*0100*/ LDG.E.CONSTANT R7, [R4.64+0x800] ; /* 0x0008000404077981 */ /* 0x000ee8000c1e9900 */ /*0110*/ LDG.E.CONSTANT R8, [R4.64+0xc00] ; /* 0x000c000404087981 */ /* 0x000f28000c1e9900 */ /*0120*/ LDG.E.CONSTANT R9, [R4.64+0x1000] ; /* 0x0010000404097981 */ /* 0x000f68000c1e9900 */ /*0130*/ LDG.E.CONSTANT R10, [R4.64+0x1400] ; /* 0x00140004040a7981 */ /* 0x000f68000c1e9900 */ /*0140*/ LDG.E.CONSTANT R11, [R4.64+0x1800] ; /* 0x00180004040b7981 */ /* 0x000f68000c1e9900 */ /*0150*/ LDG.E.CONSTANT R12, [R4.64+0x1c00] ; /* 0x001c0004040c7981 */ /* 0x000f68000c1e9900 */ /*0160*/ LDG.E.CONSTANT R13, [R4.64+0x2000] ; /* 0x00200004040d7981 */ /* 0x000f68000c1e9900 */ /*0170*/ LDG.E.CONSTANT R14, [R4.64+0x2400] ; /* 0x00240004040e7981 */ /* 0x000f68000c1e9900 */ /*0180*/ LDG.E.CONSTANT R15, [R4.64+0x2800] ; /* 0x00280004040f7981 */ /* 0x000f68000c1e9900 */ /*0190*/ LDG.E.CONSTANT R16, [R4.64+0x2c00] ; /* 0x002c000404107981 */ /* 0x000f68000c1e9900 */ /*01a0*/ LDG.E.CONSTANT R17, [R4.64+0x3000] ; /* 0x0030000404117981 */ /* 0x000f68000c1e9900 */ /*01b0*/ LDG.E.CONSTANT R18, [R4.64+0x3400] ; /* 0x0034000404127981 */ /* 0x000f68000c1e9900 */ /*01c0*/ LDG.E.CONSTANT R19, [R4.64+0x3800] ; /* 0x0038000404137981 */ /* 0x000f68000c1e9900 */ /*01d0*/ LDG.E.CONSTANT R20, [R4.64+0x3c00] ; /* 0x003c000404147981 */ /* 0x000f62000c1e9900 */ /*01e0*/ ISETP.GE.AND P0, PT, R2, 0x2000, PT ; /* 0x000020000200780c */ /* 0x000fe20003f06270 */ /*01f0*/ FADD R6, R3, R6 ; /* 0x0000000603067221 */ /* 0x004fc80000000000 */ /*0200*/ FADD R7, R7, R6 ; /* 0x0000000607077221 */ /* 0x008fc80000000000 */ /*0210*/ FADD R8, R8, R7 ; /* 0x0000000708087221 */ /* 0x010fe20000000000 */ /*0220*/ MOV R7, 0x1000 ; /* 0x0000100000077802 */ /* 0x000fc60000000f00 */ /*0230*/ FADD R9, R9, R8 ; /* 0x0000000809097221 */ /* 0x020fc80000000000 */ /*0240*/ FADD R10, R10, R9 ; /* 0x000000090a0a7221 */ /* 0x000fc80000000000 */ /*0250*/ FADD R11, R11, R10 ; /* 0x0000000a0b0b7221 */ /* 0x000fc80000000000 */ /*0260*/ FADD R12, R12, R11 ; /* 0x0000000b0c0c7221 */ /* 0x000fc80000000000 */ /*0270*/ FADD R13, R13, R12 ; /* 0x0000000c0d0d7221 */ /* 0x000fc80000000000 */ /*0280*/ FADD R14, R14, R13 ; /* 0x0000000d0e0e7221 */ /* 0x000fc80000000000 */ /*0290*/ FADD R15, R15, R14 ; /* 0x0000000e0f0f7221 */ /* 0x000fc80000000000 */ /*02a0*/ FADD R16, R16, R15 ; /* 0x0000000f10107221 */ /* 0x000fc80000000000 */ /*02b0*/ FADD R17, R17, R16 ; /* 0x0000001011117221 */ /* 0x000fc80000000000 */ /*02c0*/ FADD R18, R18, R17 ; /* 0x0000001112127221 */ /* 0x000fc80000000000 */ /*02d0*/ FADD R19, R19, R18 ; /* 0x0000001213137221 */ /* 0x000fc80000000000 */ /*02e0*/ FADD R10, R20, R19 ; /* 0x00000013140a7221 */ /* 0x000fe20000000000 */ /*02f0*/ @!P0 BRA 0x5d0 ; /* 0x000002d000008947 */ /* 0x000fea0003800000 */ /*0300*/ IADD3 R6, R2, -0x1000, RZ ; /* 0xfffff00002067810 */ /* 0x000fe20007ffe0ff */ /*0310*/ IMAD.MOV.U32 R2, RZ, RZ, R4 ; /* 0x000000ffff027224 */ /* 0x000fe200078e0004 */ /*0320*/ MOV R3, R5 ; /* 0x0000000500037202 */ /* 0x000fe40000000f00 */ /*0330*/ MOV R7, 0x1000 ; /* 0x0000100000077802 */ /* 0x000fe20000000f00 */ /*0340*/ IMAD.MOV.U32 R4, RZ, RZ, R6 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0006 */ /*0350*/ LDG.E.CONSTANT R9, [R2.64+0x4000] ; /* 0x0040000402097981 */ /* 0x0000a8000c1e9900 */ /*0360*/ LDG.E.CONSTANT R11, [R2.64+0x4400] ; /* 0x00440004020b7981 */ /* 0x0000e8000c1e9900 */ /*0370*/ LDG.E.CONSTANT R12, [R2.64+0x4800] ; /* 0x00480004020c7981 */ /* 0x000128000c1e9900 */ /*0380*/ LDG.E.CONSTANT R13, [R2.64+0x4c00] ; /* 0x004c0004020d7981 */ /* 0x000168000c1e9900 */ /*0390*/ LDG.E.CONSTANT R14, [R2.64+0x5000] ; /* 0x00500004020e7981 */ /* 0x000168000c1e9900 */ /*03a0*/ LDG.E.CONSTANT R15, [R2.64+0x5400] ; /* 0x00540004020f7981 */ /* 0x000168000c1e9900 */ /*03b0*/ LDG.E.CONSTANT R16, [R2.64+0x5800] ; /* 0x0058000402107981 */ /* 0x000168000c1e9900 */ /*03c0*/ LDG.E.CONSTANT R17, [R2.64+0x5c00] ; /* 0x005c000402117981 */ /* 0x000168000c1e9900 */ /*03d0*/ LDG.E.CONSTANT R18, [R2.64+0x6000] ; /* 0x0060000402127981 */ /* 0x000168000c1e9900 */ /*03e0*/ LDG.E.CONSTANT R19, [R2.64+0x6400] ; /* 0x0064000402137981 */ /* 0x000168000c1e9900 */ /*03f0*/ LDG.E.CONSTANT R20, [R2.64+0x6800] ; /* 0x0068000402147981 */ /* 0x000168000c1e9900 */ /*0400*/ LDG.E.CONSTANT R21, [R2.64+0x6c00] ; /* 0x006c000402157981 */ /* 0x000168000c1e9900 */ /*0410*/ LDG.E.CONSTANT R22, [R2.64+0x7000] ; /* 0x0070000402167981 */ /* 0x000168000c1e9900 */ /*0420*/ LDG.E.CONSTANT R23, [R2.64+0x7400] ; /* 0x0074000402177981 */ /* 0x000168000c1e9900 */ /*0430*/ LDG.E.CONSTANT R8, [R2.64+0x7800] ; /* 0x0078000402087981 */ /* 0x000168000c1e9900 */ /*0440*/ LDG.E.CONSTANT R5, [R2.64+0x7c00] ; /* 0x007c000402057981 */ /* 0x000162000c1e9900 */ /*0450*/ ISETP.GE.AND P0, PT, R4, 0x1000, PT ; /* 0x000010000400780c */ /* 0x000fc40003f06270 */ /*0460*/ IADD3 R2, P1, R2, 0x4000, RZ ; /* 0x0000400002027810 */ /* 0x001fc80007f3e0ff */ /*0470*/ IADD3.X R3, RZ, R3, RZ, P1, !PT ; /* 0x00000003ff037210 */ /* 0x000fe20000ffe4ff */ /*0480*/ FADD R10, R9, R10 ; /* 0x0000000a090a7221 */ /* 0x004fc80000000000 */ /*0490*/ FADD R11, R11, R10 ; /* 0x0000000a0b0b7221 */ /* 0x008fc80000000000 */ /*04a0*/ FADD R12, R12, R11 ; /* 0x0000000b0c0c7221 */ /* 0x010fc80000000000 */ /*04b0*/ FADD R13, R13, R12 ; /* 0x0000000c0d0d7221 */ /* 0x020fc80000000000 */ /*04c0*/ FADD R14, R14, R13 ; /* 0x0000000d0e0e7221 */ /* 0x000fc80000000000 */ /*04d0*/ FADD R15, R15, R14 ; /* 0x0000000e0f0f7221 */ /* 0x000fc80000000000 */ /*04e0*/ FADD R16, R16, R15 ; /* 0x0000000f10107221 */ /* 0x000fc80000000000 */ /*04f0*/ FADD R17, R17, R16 ; /* 0x0000001011117221 */ /* 0x000fc80000000000 */ /*0500*/ FADD R18, R18, R17 ; /* 0x0000001112127221 */ /* 0x000fc80000000000 */ /*0510*/ FADD R19, R19, R18 ; /* 0x0000001213137221 */ /* 0x000fc80000000000 */ /*0520*/ FADD R20, R20, R19 ; /* 0x0000001314147221 */ /* 0x000fc80000000000 */ /*0530*/ FADD R21, R21, R20 ; /* 0x0000001415157221 */ /* 0x000fc80000000000 */ /*0540*/ FADD R22, R22, R21 ; /* 0x0000001516167221 */ /* 0x000fc80000000000 */ /*0550*/ FADD R23, R23, R22 ; /* 0x0000001617177221 */ /* 0x000fc80000000000 */ /*0560*/ FADD R8, R8, R23 ; /* 0x0000001708087221 */ /* 0x000fc80000000000 */ /*0570*/ FADD R10, R5, R8 ; /* 0x00000008050a7221 */ /* 0x000fe20000000000 */ /*0580*/ @!P0 BRA 0xe10 ; /* 0x0000088000008947 */ /* 0x000fea0003800000 */ /*0590*/ IADD3 R7, R7, 0x1000, RZ ; /* 0x0000100007077810 */ /* 0x000fe40007ffe0ff */ /*05a0*/ IADD3 R4, R4, -0x1000, RZ ; /* 0xfffff00004047810 */ /* 0x000fe40007ffe0ff */ /*05b0*/ ISETP.GT.AND P0, PT, R7, R6, PT ; /* 0x000000060700720c */ /* 0x000fda0003f04270 */ /*05c0*/ @!P0 BRA 0x350 ; /* 0xfffffd8000008947 */ /* 0x000fea000383ffff */ /*05d0*/ ISETP.GE.AND P0, PT, R7, c[0x0][0x170], PT ; /* 0x00005c0007007a0c */ /* 0x000fda0003f06270 */ /*05e0*/ @P0 BRA 0xe10 ; /* 0x0000082000000947 */ /* 0x000fea0003800000 */ /*05f0*/ IADD3 R11, -R7, c[0x0][0x170], RZ ; /* 0x00005c00070b7a10 */ /* 0x000fe20007ffe1ff */ /*0600*/ BSSY B1, 0xe10 ; /* 0x0000080000017945 */ /* 0x000fe60003800000 */ /*0610*/ ISETP.GE.AND P0, PT, R0, R11, PT ; /* 0x0000000b0000720c */ /* 0x000fda0003f06270 */ /*0620*/ @P0 BRA 0xe00 ; /* 0x000007d000000947 */ /* 0x000fea0003800000 */ /*0630*/ LOP3.LUT R2, RZ, R0.reuse, RZ, 0x33, !PT ; /* 0x00000000ff027212 */ /* 0x080fe200078e33ff */ /*0640*/ BSSY B2, 0x7a0 ; /* 0x0000015000027945 */ /* 0x000fe20003800000 */ /*0650*/ MOV R12, R0 ; /* 0x00000000000c7202 */ /* 0x000fe40000000f00 */ /*0660*/ IADD3 R3, -R7, c[0x0][0x170], R2 ; /* 0x00005c0007037a10 */ /* 0x000fc80007ffe102 */ /*0670*/ LEA.HI R2, R3.reuse, 0x1, RZ, 0x18 ; /* 0x0000000103027811 */ /* 0x040fe400078fc0ff */ /*0680*/ ISETP.GE.U32.AND P1, PT, R3, 0x300, PT ; /* 0x000003000300780c */ /* 0x000fe40003f26070 */ /*0690*/ LOP3.LUT P0, R4, R2, 0x3, RZ, 0xc0, !PT ; /* 0x0000000302047812 */ /* 0x000fda000780c0ff */ /*06a0*/ @!P0 BRA 0x790 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*06b0*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fe20000000f00 */ /*06c0*/ IMAD.IADD R2, R0, 0x1, R7 ; /* 0x0000000100027824 */ /* 0x000fe400078e0207 */ /*06d0*/ IMAD.MOV.U32 R12, RZ, RZ, R0 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e0000 */ /*06e0*/ IMAD.WIDE R2, R2, R3, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fca00078e0203 */ /*06f0*/ MOV R5, R3 ; /* 0x0000000300057202 */ /* 0x000fc80000000f00 */ /*0700*/ MOV R3, R5 ; /* 0x0000000500037202 */ /* 0x000fcc0000000f00 */ /*0710*/ LDG.E.CONSTANT R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x0000a2000c1e9900 */ /*0720*/ IADD3 R4, R4, -0x1, RZ ; /* 0xffffffff04047810 */ /* 0x000fe40007ffe0ff */ /*0730*/ IADD3 R12, R12, 0x100, RZ ; /* 0x000001000c0c7810 */ /* 0x000fe40007ffe0ff */ /*0740*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f05270 */ /*0750*/ IADD3 R2, P2, R2, 0x400, RZ ; /* 0x0000040002027810 */ /* 0x001fc80007f5e0ff */ /*0760*/ IADD3.X R5, RZ, R5, RZ, P2, !PT ; /* 0x00000005ff057210 */ /* 0x000fe200017fe4ff */ /*0770*/ FADD R10, R3, R10 ; /* 0x0000000a030a7221 */ /* 0x004fcc0000000000 */ /*0780*/ @P0 BRA 0x700 ; /* 0xffffff7000000947 */ /* 0x000fea000383ffff */ /*0790*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*07a0*/ @!P1 BRA 0xe00 ; /* 0x0000065000009947 */ /* 0x000fea0003800000 */ /*07b0*/ IADD3 R3, R11, -R12, RZ ; /* 0x8000000c0b037210 */ /* 0x000fe20007ffe0ff */ /*07c0*/ IMAD.IADD R7, R12, 0x1, R7 ; /* 0x000000010c077824 */ /* 0x000fe200078e0207 */ /*07d0*/ MOV R9, 0x4 ; /* 0x0000000400097802 */ /* 0x000fe20000000f00 */ /*07e0*/ BSSY B2, 0xb70 ; /* 0x0000038000027945 */ /* 0x000fe20003800000 */ /*07f0*/ ISETP.GT.AND P1, PT, R3, 0xc00, PT ; /* 0x00000c000300780c */ /* 0x000fe40003f24270 */ /*0800*/ IADD3 R2, R7.reuse, 0x300, RZ ; /* 0x0000030007027810 */ /* 0x040fe20007ffe0ff */ /*0810*/ IMAD.WIDE R4, R7.reuse, R9.reuse, c[0x0][0x160] ; /* 0x0000580007047625 */ /* 0x0c0fe200078e0209 */ /*0820*/ IADD3 R6, R7.reuse, 0x200, RZ ; /* 0x0000020007067810 */ /* 0x040fe40007ffe0ff */ /*0830*/ IADD3 R8, R7, 0x100, RZ ; /* 0x0000010007087810 */ /* 0x000fe20007ffe0ff */ /*0840*/ IMAD.WIDE R2, R2, R9, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fe200078e0209 */ /*0850*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc60003f0f070 */ /*0860*/ IMAD.WIDE R6, R6, R9, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fc800078e0209 */ /*0870*/ IMAD.WIDE R8, R8, R9, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0209 */ /*0880*/ @!P1 BRA 0xb60 ; /* 0x000002d000009947 */ /* 0x000fea0003800000 */ /*0890*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*08a0*/ IADD3 R13, R11, -0xc00, RZ ; /* 0xfffff4000b0d7810 */ /* 0x000fe40007ffe0ff */ /*08b0*/ LDG.E.CONSTANT R21, [R4.64] ; /* 0x0000000404157981 */ /* 0x0000a8000c1e9900 */ /*08c0*/ LDG.E.CONSTANT R22, [R8.64] ; /* 0x0000000408167981 */ /* 0x0002e8000c1e9900 */ /*08d0*/ LDG.E.CONSTANT R24, [R6.64] ; /* 0x0000000406187981 */ /* 0x000968000c1e9900 */ /*08e0*/ LDG.E.CONSTANT R26, [R2.64] ; /* 0x00000004021a7981 */ /* 0x000168000c1e9900 */ /*08f0*/ LDG.E.CONSTANT R28, [R4.64+0x1000] ; /* 0x00100004041c7981 */ /* 0x000168000c1e9900 */ /*0900*/ LDG.E.CONSTANT R30, [R8.64+0x1000] ; /* 0x00100004081e7981 */ /* 0x000368000c1e9900 */ /*0910*/ LDG.E.CONSTANT R32, [R6.64+0x1000] ; /* 0x0010000406207981 */ /* 0x000968000c1e9900 */ /*0920*/ LDG.E.CONSTANT R34, [R2.64+0x1000] ; /* 0x0010000402227981 */ /* 0x000168000c1e9900 */ /*0930*/ LDG.E.CONSTANT R36, [R4.64+0x2000] ; /* 0x0020000404247981 */ /* 0x000168000c1e9900 */ /*0940*/ LDG.E.CONSTANT R20, [R8.64+0x2000] ; /* 0x0020000408147981 */ /* 0x000368000c1e9900 */ /*0950*/ LDG.E.CONSTANT R19, [R6.64+0x2000] ; /* 0x0020000406137981 */ /* 0x000968000c1e9900 */ /*0960*/ LDG.E.CONSTANT R18, [R2.64+0x2000] ; /* 0x0020000402127981 */ /* 0x000168000c1e9900 */ /*0970*/ LDG.E.CONSTANT R17, [R4.64+0x3000] ; /* 0x0030000404117981 */ /* 0x000168000c1e9900 */ /*0980*/ LDG.E.CONSTANT R16, [R8.64+0x3000] ; /* 0x0030000408107981 */ /* 0x000368000c1e9900 */ /*0990*/ LDG.E.CONSTANT R15, [R6.64+0x3000] ; /* 0x00300004060f7981 */ /* 0x000968000c1e9900 */ /*09a0*/ LDG.E.CONSTANT R14, [R2.64+0x3000] ; /* 0x00300004020e7981 */ /* 0x000362000c1e9900 */ /*09b0*/ IADD3 R12, R12, 0x1000, RZ ; /* 0x000010000c0c7810 */ /* 0x000fc40007ffe0ff */ /*09c0*/ IADD3 R4, P5, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fe40007fbe0ff */ /*09d0*/ ISETP.GE.AND P1, PT, R12, R13, PT ; /* 0x0000000d0c00720c */ /* 0x000fe40003f26270 */ /*09e0*/ IADD3 R6, P3, R6, 0x4000, RZ ; /* 0x0000400006067810 */ /* 0x010fe20007f7e0ff */ /*09f0*/ IMAD.X R5, RZ, RZ, R5, P5 ; /* 0x000000ffff057224 */ /* 0x000fe200028e0605 */ /*0a00*/ IADD3 R8, P4, R8, 0x4000, RZ ; /* 0x0000400008087810 */ /* 0x002fe40007f9e0ff */ /*0a10*/ IADD3 R2, P2, R2, 0x4000, RZ ; /* 0x0000400002027810 */ /* 0x000fe40007f5e0ff */ /*0a20*/ IADD3.X R7, RZ, R7, RZ, P3, !PT ; /* 0x00000007ff077210 */ /* 0x000fc40001ffe4ff */ /*0a30*/ IADD3.X R9, RZ, R9, RZ, P4, !PT ; /* 0x00000009ff097210 */ /* 0x000fe200027fe4ff */ /*0a40*/ IMAD.X R3, RZ, RZ, R3, P2 ; /* 0x000000ffff037224 */ /* 0x000fe200010e0603 */ /*0a50*/ FADD R21, R21, R10 ; /* 0x0000000a15157221 */ /* 0x004fc80000000000 */ /*0a60*/ FADD R21, R21, R22 ; /* 0x0000001615157221 */ /* 0x008fc80000000000 */ /*0a70*/ FADD R21, R21, R24 ; /* 0x0000001815157221 */ /* 0x020fc80000000000 */ /*0a80*/ FADD R21, R21, R26 ; /* 0x0000001a15157221 */ /* 0x000fc80000000000 */ /*0a90*/ FADD R21, R21, R28 ; /* 0x0000001c15157221 */ /* 0x000fc80000000000 */ /*0aa0*/ FADD R21, R21, R30 ; /* 0x0000001e15157221 */ /* 0x000fc80000000000 */ /*0ab0*/ FADD R21, R21, R32 ; /* 0x0000002015157221 */ /* 0x000fc80000000000 */ /*0ac0*/ FADD R21, R21, R34 ; /* 0x0000002215157221 */ /* 0x000fc80000000000 */ /*0ad0*/ FADD R21, R21, R36 ; /* 0x0000002415157221 */ /* 0x000fc80000000000 */ /*0ae0*/ FADD R20, R21, R20 ; /* 0x0000001415147221 */ /* 0x000fc80000000000 */ /*0af0*/ FADD R19, R20, R19 ; /* 0x0000001314137221 */ /* 0x000fc80000000000 */ /*0b00*/ FADD R18, R19, R18 ; /* 0x0000001213127221 */ /* 0x000fc80000000000 */ /*0b10*/ FADD R17, R18, R17 ; /* 0x0000001112117221 */ /* 0x000fc80000000000 */ /*0b20*/ FADD R16, R17, R16 ; /* 0x0000001011107221 */ /* 0x000fc80000000000 */ /*0b30*/ FADD R15, R16, R15 ; /* 0x0000000f100f7221 */ /* 0x000fc80000000000 */ /*0b40*/ FADD R10, R15, R14 ; /* 0x0000000e0f0a7221 */ /* 0x000fe20000000000 */ /*0b50*/ @!P1 BRA 0x8b0 ; /* 0xfffffd5000009947 */ /* 0x000fea000383ffff */ /*0b60*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0b70*/ IADD3 R13, R11, -R12, RZ ; /* 0x8000000c0b0d7210 */ /* 0x000fe20007ffe0ff */ /*0b80*/ BSSY B2, 0xd60 ; /* 0x000001d000027945 */ /* 0x000fe60003800000 */ /*0b90*/ ISETP.GT.AND P1, PT, R13, 0x400, PT ; /* 0x000004000d00780c */ /* 0x000fda0003f24270 */ /*0ba0*/ @!P1 BRA 0xd50 ; /* 0x000001a000009947 */ /* 0x000fea0003800000 */ /*0bb0*/ LDG.E.CONSTANT R13, [R4.64] ; /* 0x00000004040d7981 */ /* 0x0000a8000c1e9900 */ /*0bc0*/ LDG.E.CONSTANT R14, [R8.64] ; /* 0x00000004080e7981 */ /* 0x0002e8000c1e9900 */ /*0bd0*/ LDG.E.CONSTANT R16, [R6.64] ; /* 0x0000000406107981 */ /* 0x000968000c1e9900 */ /*0be0*/ LDG.E.CONSTANT R18, [R2.64] ; /* 0x0000000402127981 */ /* 0x000168000c1e9900 */ /*0bf0*/ LDG.E.CONSTANT R20, [R4.64+0x1000] ; /* 0x0010000404147981 */ /* 0x000168000c1e9900 */ /*0c00*/ LDG.E.CONSTANT R22, [R8.64+0x1000] ; /* 0x0010000408167981 */ /* 0x000368000c1e9900 */ /*0c10*/ LDG.E.CONSTANT R24, [R6.64+0x1000] ; /* 0x0010000406187981 */ /* 0x000968000c1e9900 */ /*0c20*/ LDG.E.CONSTANT R26, [R2.64+0x1000] ; /* 0x00100004021a7981 */ /* 0x000962000c1e9900 */ /*0c30*/ IADD3 R4, P4, R4, 0x2000, RZ ; /* 0x0000200004047810 */ /* 0x001fc40007f9e0ff */ /*0c40*/ IADD3 R8, P3, R8, 0x2000, RZ ; /* 0x0000200008087810 */ /* 0x002fe40007f7e0ff */ /*0c50*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0c60*/ IADD3 R6, P2, R6, 0x2000, RZ ; /* 0x0000200006067810 */ /* 0x010fe40007f5e0ff */ /*0c70*/ IADD3 R12, R12, 0x800, RZ ; /* 0x000008000c0c7810 */ /* 0x000fe40007ffe0ff */ /*0c80*/ IADD3 R2, P1, R2, 0x2000, RZ ; /* 0x0000200002027810 */ /* 0x000fe20007f3e0ff */ /*0c90*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fe200010e0607 */ /*0ca0*/ IADD3.X R9, RZ, R9, RZ, P3, !PT ; /* 0x00000009ff097210 */ /* 0x000fc40001ffe4ff */ /*0cb0*/ IADD3.X R3, RZ, R3, RZ, P1, !PT ; /* 0x00000003ff037210 */ /* 0x000fe40000ffe4ff */ /*0cc0*/ IADD3.X R5, RZ, R5, RZ, P4, !PT ; /* 0x00000005ff057210 */ /* 0x000fe200027fe4ff */ /*0cd0*/ FADD R13, R10, R13 ; /* 0x0000000d0a0d7221 */ /* 0x004fc80000000000 */ /*0ce0*/ FADD R13, R13, R14 ; /* 0x0000000e0d0d7221 */ /* 0x008fc80000000000 */ /*0cf0*/ FADD R13, R13, R16 ; /* 0x000000100d0d7221 */ /* 0x020fc80000000000 */ /*0d00*/ FADD R13, R13, R18 ; /* 0x000000120d0d7221 */ /* 0x000fc80000000000 */ /*0d10*/ FADD R13, R13, R20 ; /* 0x000000140d0d7221 */ /* 0x000fc80000000000 */ /*0d20*/ FADD R13, R13, R22 ; /* 0x000000160d0d7221 */ /* 0x000fc80000000000 */ /*0d30*/ FADD R13, R13, R24 ; /* 0x000000180d0d7221 */ /* 0x000fc80000000000 */ /*0d40*/ FADD R10, R13, R26 ; /* 0x0000001a0d0a7221 */ /* 0x000fe40000000000 */ /*0d50*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0d60*/ ISETP.LT.OR P0, PT, R12, R11, P0 ; /* 0x0000000b0c00720c */ /* 0x000fda0000701670 */ /*0d70*/ @!P0 BRA 0xe00 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0d80*/ LDG.E.CONSTANT R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea8000c1e9900 */ /*0d90*/ LDG.E.CONSTANT R9, [R8.64] ; /* 0x0000000408097981 */ /* 0x000ee8000c1e9900 */ /*0da0*/ LDG.E.CONSTANT R7, [R6.64] ; /* 0x0000000406077981 */ /* 0x000f28000c1e9900 */ /*0db0*/ LDG.E.CONSTANT R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000f62000c1e9900 */ /*0dc0*/ FADD R10, R10, R5 ; /* 0x000000050a0a7221 */ /* 0x004fc80000000000 */ /*0dd0*/ FADD R10, R10, R9 ; /* 0x000000090a0a7221 */ /* 0x008fc80000000000 */ /*0de0*/ FADD R10, R10, R7 ; /* 0x000000070a0a7221 */ /* 0x010fc80000000000 */ /*0df0*/ FADD R10, R10, R3 ; /* 0x000000030a0a7221 */ /* 0x020fe40000000000 */ /*0e00*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0e10*/ S2R R3, SR_LANEID ; /* 0x0000000000037919 */ /* 0x000e280000000000 */ /*0e20*/ SHFL.DOWN PT, R2, R10, 0x1, 0x1f ; /* 0x08201f000a027f89 */ /* 0x000e6200000e0000 */ /*0e30*/ ISETP.GT.AND P0, PT, R3.reuse, 0x1e, PT ; /* 0x0000001e0300780c */ /* 0x041fe40003f04270 */ /*0e40*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fd60003f25270 */ /*0e50*/ @!P0 FADD R10, R2, R10 ; /* 0x0000000a020a8221 */ /* 0x002fe20000000000 */ /*0e60*/ ISETP.GT.AND P0, PT, R3, 0x1d, PT ; /* 0x0000001d0300780c */ /* 0x000fc80003f04270 */ /*0e70*/ SHFL.DOWN PT, R2, R10, 0x2, 0x1f ; /* 0x08401f000a027f89 */ /* 0x000e3200000e0000 */ /*0e80*/ @!P0 FADD R10, R10, R2 ; /* 0x000000020a0a8221 */ /* 0x001fe20000000000 */ /*0e90*/ ISETP.GT.AND P0, PT, R3, 0x1b, PT ; /* 0x0000001b0300780c */ /* 0x000fc80003f04270 */ /*0ea0*/ SHFL.DOWN PT, R2, R10, 0x4, 0x1f ; /* 0x08801f000a027f89 */ /* 0x000e3200000e0000 */ /*0eb0*/ @!P0 FADD R10, R10, R2 ; /* 0x000000020a0a8221 */ /* 0x001fe20000000000 */ /*0ec0*/ ISETP.GT.AND P0, PT, R3, 0x17, PT ; /* 0x000000170300780c */ /* 0x000fc80003f04270 */ /*0ed0*/ SHFL.DOWN PT, R2, R10, 0x8, 0x1f ; /* 0x09001f000a027f89 */ /* 0x000e3200000e0000 */ /*0ee0*/ @!P0 FADD R10, R10, R2 ; /* 0x000000020a0a8221 */ /* 0x001fe20000000000 */ /*0ef0*/ ISETP.GT.AND P0, PT, R3, 0xf, PT ; /* 0x0000000f0300780c */ /* 0x000fc40003f04270 */ /*0f00*/ @!P1 SHF.R.S32.HI R3, RZ, 0x1f, R0 ; /* 0x0000001fff039819 */ /* 0x000fe40000011400 */ /*0f10*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000e2400000e0000 */ /*0f20*/ @!P1 LEA.HI R3, R3, R0, RZ, 0x5 ; /* 0x0000000003039211 */ /* 0x000fc800078f28ff */ /*0f30*/ @!P1 SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff039819 */ /* 0x000fc60000011403 */ /*0f40*/ @!P0 FADD R10, R10, R2 ; /* 0x000000020a0a8221 */ /* 0x001fe20000000000 */ /*0f50*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fe20003f05270 */ /*0f60*/ @!P1 IMAD.SHL.U32 R2, R3, 0x4, RZ ; /* 0x0000000403029824 */ /* 0x000fc600078e00ff */ /*0f70*/ MOV R3, R10 ; /* 0x0000000a00037202 */ /* 0x000fca0000000f00 */ /*0f80*/ @!P1 STS [R2+0x8], R3 ; /* 0x0000080302009388 */ /* 0x0001e80000000800 */ /*0f90*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0fa0*/ @P0 BRA 0x39a0 ; /* 0x000029f000000947 */ /* 0x000fea0003800000 */ /*0fb0*/ LDS R0, [0xc] ; /* 0x00000c00ff007984 */ /* 0x001e280000000800 */ /*0fc0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e680000000c00 */ /*0fd0*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea20000000a00 */ /*0fe0*/ FADD R3, R3, R0 ; /* 0x0000000003037221 */ /* 0x001fe20000000000 */ /*0ff0*/ MOV R0, RZ ; /* 0x000000ff00007202 */ /* 0x000fc60000000f00 */ /*1000*/ FADD R4, R3, R4 ; /* 0x0000000403047221 */ /* 0x002fc80000000000 */ /*1010*/ FADD R5, R4, R5 ; /* 0x0000000504057221 */ /* 0x000fc80000000000 */ /*1020*/ FADD R6, R5, R6 ; /* 0x0000000605067221 */ /* 0x000fc80000000000 */ /*1030*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x000fc80000000000 */ /*1040*/ FADD R8, R7, R8 ; /* 0x0000000807087221 */ /* 0x004fc80000000000 */ /*1050*/ FADD R3, R8, R9 ; /* 0x0000000908037221 */ /* 0x000fe20000000000 */ /*1060*/ BRA 0x39a0 ; /* 0x0000293000007947 */ /* 0x000fea0003800000 */ /*1070*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*1080*/ BSSY B1, 0x1110 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*1090*/ IMAD.MOV.U32 R7, RZ, RZ, RZ ; /* 0x000000ffff077224 */ /* 0x000fe200078e00ff */ /*10a0*/ MOV R3, R0 ; /* 0x0000000000037202 */ /* 0x000fd40000000f00 */ /*10b0*/ @P0 BRA 0x1100 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*10c0*/ MOV R5, 0x4 ; /* 0x0000000400057802 */ /* 0x000fca0000000f00 */ /*10d0*/ IMAD.WIDE R4, R0, R5, c[0x0][0x160] ; /* 0x0000580000047625 */ /* 0x000fca00078e0205 */ /*10e0*/ LDG.E.CONSTANT R7, [R4.64] ; /* 0x0000000404077981 */ /* 0x000162000c1e9900 */ /*10f0*/ IADD3 R3, R0, 0x100, RZ ; /* 0x0000010000037810 */ /* 0x000fc60007ffe0ff */ /*1100*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1110*/ ISETP.GE.AND P0, PT, R3, c[0x0][0x170], PT ; /* 0x00005c0003007a0c */ /* 0x000fe20003f06270 */ /*1120*/ BSSY B1, 0x17e0 ; /* 0x000006b000017945 */ /* 0x000fd80003800000 */ /*1130*/ @P0 BRA 0x17d0 ; /* 0x0000069000000947 */ /* 0x000fea0003800000 */ /*1140*/ LOP3.LUT R4, RZ, R3, RZ, 0x33, !PT ; /* 0x00000003ff047212 */ /* 0x001fe200078e33ff */ /*1150*/ BSSY B2, 0x1280 ; /* 0x0000012000027945 */ /* 0x000fe60003800000 */ /*1160*/ IADD3 R5, R4, c[0x0][0x170], RZ ; /* 0x00005c0004057a10 */ /* 0x000fc80007ffe0ff */ /*1170*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*1180*/ ISETP.GE.U32.AND P1, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f26070 */ /*1190*/ LOP3.LUT P0, R6, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304067812 */ /* 0x000fda000780c0ff */ /*11a0*/ @!P0 BRA 0x1270 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*11b0*/ IMAD.MOV.U32 R4, RZ, RZ, 0x4 ; /* 0x00000004ff047424 */ /* 0x000fc800078e00ff */ /*11c0*/ IMAD.WIDE R4, R3, R4, c[0x0][0x160] ; /* 0x0000580003047625 */ /* 0x000fca00078e0204 */ /*11d0*/ MOV R8, R4 ; /* 0x0000000400087202 */ /* 0x000fc80000000f00 */ /*11e0*/ MOV R4, R8 ; /* 0x0000000800047202 */ /* 0x000fcc0000000f00 */ /*11f0*/ LDG.E.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x0000a2000c1e9900 */ /*1200*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*1210*/ IADD3 R8, P2, R8, 0x400, RZ ; /* 0x0000040008087810 */ /* 0x000fe40007f5e0ff */ /*1220*/ ISETP.NE.AND P0, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f05270 */ /*1230*/ IADD3 R3, R3, 0x100, RZ ; /* 0x0000010003037810 */ /* 0x000fe20007ffe0ff */ /*1240*/ IMAD.X R5, RZ, RZ, R5, P2 ; /* 0x000000ffff057224 */ /* 0x001fe200010e0605 */ /*1250*/ FADD R7, R4, R7 ; /* 0x0000000704077221 */ /* 0x024fd20000000000 */ /*1260*/ @P0 BRA 0x11e0 ; /* 0xffffff7000000947 */ /* 0x000fea000383ffff */ /*1270*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1280*/ @!P1 BRA 0x17d0 ; /* 0x0000054000009947 */ /* 0x000fea0003800000 */ /*1290*/ IADD3 R4, -R3, c[0x0][0x170], RZ ; /* 0x00005c0003047a10 */ /* 0x000fe20007ffe1ff */ /*12a0*/ BSSY B2, 0x1580 ; /* 0x000002d000027945 */ /* 0x000fe20003800000 */ /*12b0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*12c0*/ ISETP.GT.AND P1, PT, R4, 0xc00, PT ; /* 0x00000c000400780c */ /* 0x000fe40003f24270 */ /*12d0*/ MOV R4, 0x4 ; /* 0x0000000400047802 */ /* 0x000fca0000000f00 */ /*12e0*/ IMAD.WIDE R4, R3, R4, c[0x0][0x160] ; /* 0x0000580003047625 */ /* 0x000fcc00078e0204 */ /*12f0*/ @!P1 BRA 0x1570 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*1300*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1310*/ IADD3 R8, R2, -0xc00, RZ ; /* 0xfffff40002087810 */ /* 0x000fe40007ffe0ff */ /*1320*/ LDG.E.CONSTANT R10, [R4.64] ; /* 0x00000004040a7981 */ /* 0x0000a8000c1e9900 */ /*1330*/ LDG.E.CONSTANT R11, [R4.64+0x400] ; /* 0x00040004040b7981 */ /* 0x0000e8000c1e9900 */ /*1340*/ LDG.E.CONSTANT R13, [R4.64+0x800] ; /* 0x00080004040d7981 */ /* 0x000128000c1e9900 */ /*1350*/ LDG.E.CONSTANT R15, [R4.64+0xc00] ; /* 0x000c0004040f7981 */ /* 0x000128000c1e9900 */ /*1360*/ LDG.E.CONSTANT R17, [R4.64+0x1000] ; /* 0x0010000404117981 */ /* 0x000128000c1e9900 */ /*1370*/ LDG.E.CONSTANT R19, [R4.64+0x1400] ; /* 0x0014000404137981 */ /* 0x000128000c1e9900 */ /*1380*/ LDG.E.CONSTANT R21, [R4.64+0x1800] ; /* 0x0018000404157981 */ /* 0x000128000c1e9900 */ /*1390*/ LDG.E.CONSTANT R23, [R4.64+0x1c00] ; /* 0x001c000404177981 */ /* 0x000128000c1e9900 */ /*13a0*/ LDG.E.CONSTANT R25, [R4.64+0x2000] ; /* 0x0020000404197981 */ /* 0x000128000c1e9900 */ /*13b0*/ LDG.E.CONSTANT R27, [R4.64+0x2400] ; /* 0x00240004041b7981 */ /* 0x000128000c1e9900 */ /*13c0*/ LDG.E.CONSTANT R29, [R4.64+0x2800] ; /* 0x00280004041d7981 */ /* 0x000128000c1e9900 */ /*13d0*/ LDG.E.CONSTANT R31, [R4.64+0x2c00] ; /* 0x002c0004041f7981 */ /* 0x000128000c1e9900 */ /*13e0*/ LDG.E.CONSTANT R33, [R4.64+0x3000] ; /* 0x0030000404217981 */ /* 0x000128000c1e9900 */ /*13f0*/ LDG.E.CONSTANT R35, [R4.64+0x3400] ; /* 0x0034000404237981 */ /* 0x000128000c1e9900 */ /*1400*/ LDG.E.CONSTANT R9, [R4.64+0x3800] ; /* 0x0038000404097981 */ /* 0x000128000c1e9900 */ /*1410*/ LDG.E.CONSTANT R6, [R4.64+0x3c00] ; /* 0x003c000404067981 */ /* 0x000122000c1e9900 */ /*1420*/ IADD3 R3, R3, 0x1000, RZ ; /* 0x0000100003037810 */ /* 0x000fc80007ffe0ff */ /*1430*/ ISETP.GE.AND P1, PT, R3, R8, PT ; /* 0x000000080300720c */ /* 0x000fe40003f26270 */ /*1440*/ IADD3 R4, P2, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fc80007f5e0ff */ /*1450*/ IADD3.X R5, RZ, R5, RZ, P2, !PT ; /* 0x00000005ff057210 */ /* 0x000fe200017fe4ff */ /*1460*/ FADD R10, R10, R7 ; /* 0x000000070a0a7221 */ /* 0x024fc80000000000 */ /*1470*/ FADD R10, R10, R11 ; /* 0x0000000b0a0a7221 */ /* 0x008fc80000000000 */ /*1480*/ FADD R10, R10, R13 ; /* 0x0000000d0a0a7221 */ /* 0x010fc80000000000 */ /*1490*/ FADD R10, R10, R15 ; /* 0x0000000f0a0a7221 */ /* 0x000fc80000000000 */ /*14a0*/ FADD R10, R10, R17 ; /* 0x000000110a0a7221 */ /* 0x000fc80000000000 */ /*14b0*/ FADD R10, R10, R19 ; /* 0x000000130a0a7221 */ /* 0x000fc80000000000 */ /*14c0*/ FADD R10, R10, R21 ; /* 0x000000150a0a7221 */ /* 0x000fc80000000000 */ /*14d0*/ FADD R10, R10, R23 ; /* 0x000000170a0a7221 */ /* 0x000fc80000000000 */ /*14e0*/ FADD R10, R10, R25 ; /* 0x000000190a0a7221 */ /* 0x000fc80000000000 */ /*14f0*/ FADD R10, R10, R27 ; /* 0x0000001b0a0a7221 */ /* 0x000fc80000000000 */ /*1500*/ FADD R10, R10, R29 ; /* 0x0000001d0a0a7221 */ /* 0x000fc80000000000 */ /*1510*/ FADD R10, R10, R31 ; /* 0x0000001f0a0a7221 */ /* 0x000fc80000000000 */ /*1520*/ FADD R10, R10, R33 ; /* 0x000000210a0a7221 */ /* 0x000fc80000000000 */ /*1530*/ FADD R10, R10, R35 ; /* 0x000000230a0a7221 */ /* 0x000fc80000000000 */ /*1540*/ FADD R9, R10, R9 ; /* 0x000000090a097221 */ /* 0x000fc80000000000 */ /*1550*/ FADD R7, R9, R6 ; /* 0x0000000609077221 */ /* 0x000fe20000000000 */ /*1560*/ @!P1 BRA 0x1320 ; /* 0xfffffdb000009947 */ /* 0x000fea000383ffff */ /*1570*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1580*/ IADD3 R6, -R3, c[0x0][0x170], RZ ; /* 0x00005c0003067a10 */ /* 0x000fe20007ffe1ff */ /*1590*/ BSSY B2, 0x1730 ; /* 0x0000019000027945 */ /* 0x000fe60003800000 */ /*15a0*/ ISETP.GT.AND P1, PT, R6, 0x400, PT ; /* 0x000004000600780c */ /* 0x000fda0003f24270 */ /*15b0*/ @!P1 BRA 0x1720 ; /* 0x0000016000009947 */ /* 0x000fea0003800000 */ /*15c0*/ LDG.E.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x0000a8000c1e9900 */ /*15d0*/ LDG.E.CONSTANT R9, [R4.64+0x400] ; /* 0x0004000404097981 */ /* 0x0000e8000c1e9900 */ /*15e0*/ LDG.E.CONSTANT R11, [R4.64+0x800] ; /* 0x00080004040b7981 */ /* 0x000128000c1e9900 */ /*15f0*/ LDG.E.CONSTANT R13, [R4.64+0xc00] ; /* 0x000c0004040d7981 */ /* 0x000128000c1e9900 */ /*1600*/ LDG.E.CONSTANT R15, [R4.64+0x1000] ; /* 0x00100004040f7981 */ /* 0x000128000c1e9900 */ /*1610*/ LDG.E.CONSTANT R17, [R4.64+0x1400] ; /* 0x0014000404117981 */ /* 0x000128000c1e9900 */ /*1620*/ LDG.E.CONSTANT R19, [R4.64+0x1800] ; /* 0x0018000404137981 */ /* 0x000128000c1e9900 */ /*1630*/ LDG.E.CONSTANT R21, [R4.64+0x1c00] ; /* 0x001c000404157981 */ /* 0x000122000c1e9900 */ /*1640*/ IADD3 R8, P1, R4, 0x2000, RZ ; /* 0x0000200004087810 */ /* 0x000fc40007f3e0ff */ /*1650*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1660*/ IADD3 R3, R3, 0x800, RZ ; /* 0x0000080003037810 */ /* 0x000fe40007ffe0ff */ /*1670*/ MOV R4, R8 ; /* 0x0000000800047202 */ /* 0x001fe20000000f00 */ /*1680*/ FADD R6, R7, R6 ; /* 0x0000000607067221 */ /* 0x024fc80000000000 */ /*1690*/ FADD R6, R6, R9 ; /* 0x0000000906067221 */ /* 0x008fe20000000000 */ /*16a0*/ IMAD.X R9, RZ, RZ, R5, P1 ; /* 0x000000ffff097224 */ /* 0x000fc600008e0605 */ /*16b0*/ FADD R6, R6, R11 ; /* 0x0000000b06067221 */ /* 0x010fe40000000000 */ /*16c0*/ MOV R5, R9 ; /* 0x0000000900057202 */ /* 0x000fe40000000f00 */ /*16d0*/ FADD R6, R6, R13 ; /* 0x0000000d06067221 */ /* 0x000fc80000000000 */ /*16e0*/ FADD R6, R6, R15 ; /* 0x0000000f06067221 */ /* 0x000fc80000000000 */ /*16f0*/ FADD R6, R6, R17 ; /* 0x0000001106067221 */ /* 0x000fc80000000000 */ /*1700*/ FADD R6, R6, R19 ; /* 0x0000001306067221 */ /* 0x000fc80000000000 */ /*1710*/ FADD R7, R6, R21 ; /* 0x0000001506077221 */ /* 0x000fe40000000000 */ /*1720*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1730*/ ISETP.LT.OR P0, PT, R3, c[0x0][0x170], P0 ; /* 0x00005c0003007a0c */ /* 0x000fda0000701670 */ /*1740*/ @!P0 BRA 0x17d0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1750*/ LDG.E.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x000ea8000c1e9900 */ /*1760*/ LDG.E.CONSTANT R3, [R4.64+0x400] ; /* 0x0004000404037981 */ /* 0x000ee8000c1e9900 */ /*1770*/ LDG.E.CONSTANT R8, [R4.64+0x800] ; /* 0x0008000404087981 */ /* 0x000f28000c1e9900 */ /*1780*/ LDG.E.CONSTANT R10, [R4.64+0xc00] ; /* 0x000c0004040a7981 */ /* 0x000f22000c1e9900 */ /*1790*/ FADD R6, R7, R6 ; /* 0x0000000607067221 */ /* 0x024fc80000000000 */ /*17a0*/ FADD R3, R6, R3 ; /* 0x0000000306037221 */ /* 0x008fc80000000000 */ /*17b0*/ FADD R3, R3, R8 ; /* 0x0000000803037221 */ /* 0x010fc80000000000 */ /*17c0*/ FADD R7, R3, R10 ; /* 0x0000000a03077221 */ /* 0x000fe40000000000 */ /*17d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*17e0*/ ISETP.GT.AND P0, PT, R2, 0xff, PT ; /* 0x000000ff0200780c */ /* 0x000fda0003f04270 */ /*17f0*/ @P0 BRA 0x1b90 ; /* 0x0000039000000947 */ /* 0x000fea0003800000 */ /*1800*/ SHF.R.S32.HI R3, RZ, 0x1f, R0 ; /* 0x0000001fff037819 */ /* 0x000fe20000011400 */ /*1810*/ S2R R9, SR_LANEID ; /* 0x0000000000097919 */ /* 0x000e660000000000 */ /*1820*/ LEA.HI R8, R3, R0, RZ, 0x5 ; /* 0x0000000003087211 */ /* 0x000fc800078f28ff */ /*1830*/ LOP3.LUT R3, R8, 0xffffffe0, RZ, 0xc0, !PT ; /* 0xffffffe008037812 */ /* 0x000fe400078ec0ff */ /*1840*/ SHF.R.S32.HI R8, RZ, 0x5, R8 ; /* 0x00000005ff087819 */ /* 0x000fe40000011408 */ /*1850*/ IADD3 R4, R3, 0x20, RZ ; /* 0x0000002003047810 */ /* 0x001fe40007ffe0ff */ /*1860*/ LOP3.LUT R3, RZ, R3, RZ, 0x33, !PT ; /* 0x00000003ff037212 */ /* 0x000fe400078e33ff */ /*1870*/ ISETP.GT.AND P0, PT, R4, c[0x0][0x170], PT ; /* 0x00005c0004007a0c */ /* 0x000fe40003f04270 */ /*1880*/ IADD3 R3, R3, c[0x0][0x170], RZ ; /* 0x00005c0003037a10 */ /* 0x000fc80007ffe0ff */ /*1890*/ SEL R4, R3, 0x1f, P0 ; /* 0x0000001f03047807 */ /* 0x000fe40000000000 */ /*18a0*/ ISETP.NE.AND P1, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x002fc60003f25270 */ /*18b0*/ SHFL.DOWN PT, R3, R7, 0x1, R4 ; /* 0x0820000007037989 */ /* 0x020e2200000e0004 */ /*18c0*/ ISETP.GE.AND P0, PT, R9, R4, PT ; /* 0x000000040900720c */ /* 0x000fe20003f06270 */ /*18d0*/ FADD R3, R3, R7 ; /* 0x0000000703037221 */ /* 0x001fca0000000000 */ /*18e0*/ FSEL R5, R3, R7, !P0 ; /* 0x0000000703057208 */ /* 0x000fe40004000000 */ /*18f0*/ IADD3 R3, R9, 0x2, RZ ; /* 0x0000000209037810 */ /* 0x000fc60007ffe0ff */ /*1900*/ SHFL.DOWN PT, R6, R5, 0x2, R4 ; /* 0x0840000005067989 */ /* 0x000e2200000e0004 */ /*1910*/ ISETP.GT.AND P0, PT, R3, R4, PT ; /* 0x000000040300720c */ /* 0x000fe40003f04270 */ /*1920*/ IADD3 R3, R9, 0x4, RZ ; /* 0x0000000409037810 */ /* 0x000fd60007ffe0ff */ /*1930*/ @!P0 FADD R5, R5, R6 ; /* 0x0000000605058221 */ /* 0x001fe20000000000 */ /*1940*/ ISETP.GT.AND P0, PT, R3, R4.reuse, PT ; /* 0x000000040300720c */ /* 0x080fe40003f04270 */ /*1950*/ IADD3 R3, R9, 0x8, RZ ; /* 0x0000000809037810 */ /* 0x000fe40007ffe0ff */ /*1960*/ SHFL.DOWN PT, R6, R5, 0x4, R4 ; /* 0x0880000005067989 */ /* 0x000e3200000e0004 */ /*1970*/ @!P0 FADD R5, R5, R6 ; /* 0x0000000605058221 */ /* 0x001fe20000000000 */ /*1980*/ ISETP.GT.AND P0, PT, R3, R4, PT ; /* 0x000000040300720c */ /* 0x000fc40003f04270 */ /*1990*/ IADD3 R3, R9, 0x10, RZ ; /* 0x0000001009037810 */ /* 0x000fe40007ffe0ff */ /*19a0*/ SHFL.DOWN PT, R6, R5, 0x8, R4 ; /* 0x0900000005067989 */ /* 0x000e3200000e0004 */ /*19b0*/ @!P0 FADD R5, R5, R6 ; /* 0x0000000605058221 */ /* 0x001fe20000000000 */ /*19c0*/ ISETP.GT.AND P0, PT, R3, R4, PT ; /* 0x000000040300720c */ /* 0x000fc80003f04270 */ /*19d0*/ SHFL.DOWN PT, R6, R5, 0x10, R4 ; /* 0x0a00000005067989 */ /* 0x000e3200000e0004 */ /*19e0*/ @!P0 FADD R5, R5, R6 ; /* 0x0000000605058221 */ /* 0x001fe20000000000 */ /*19f0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fe20003f05270 */ /*1a00*/ @!P1 IMAD.SHL.U32 R6, R8, 0x4, RZ ; /* 0x0000000408069824 */ /* 0x000fc600078e00ff */ /*1a10*/ MOV R3, R5 ; /* 0x0000000500037202 */ /* 0x000fca0000000f00 */ /*1a20*/ @!P1 STS [R6+0x8], R3 ; /* 0x0000080306009388 */ /* 0x0001e80000000800 */ /*1a30*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1a40*/ @P0 BRA 0x39a0 ; /* 0x00001f5000000947 */ /* 0x000fea0003800000 */ /*1a50*/ LDS R0, [0xc] ; /* 0x00000c00ff007984 */ /* 0x001e220000000800 */ /*1a60*/ ISETP.GT.AND P0, PT, R2, 0x20, PT ; /* 0x000000200200780c */ /* 0x000fc40003f04270 */ /*1a70*/ ISETP.GT.AND P1, PT, R2.reuse, 0x40, PT ; /* 0x000000400200780c */ /* 0x040fe20003f24270 */ /*1a80*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e620000000c00 */ /*1a90*/ ISETP.GT.AND P2, PT, R2.reuse, 0x60, PT ; /* 0x000000600200780c */ /* 0x040fe40003f44270 */ /*1aa0*/ ISETP.GT.AND P3, PT, R2.reuse, 0x80, PT ; /* 0x000000800200780c */ /* 0x040fe20003f64270 */ /*1ab0*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000eac0000000a00 */ /*1ac0*/ @P0 FADD R3, R3, R0 ; /* 0x0000000003030221 */ /* 0x001fe20000000000 */ /*1ad0*/ ISETP.GT.AND P0, PT, R2, 0xa0, PT ; /* 0x000000a00200780c */ /* 0x000fc40003f04270 */ /*1ae0*/ MOV R0, RZ ; /* 0x000000ff00007202 */ /* 0x000fe20000000f00 */ /*1af0*/ @P1 FADD R3, R3, R4 ; /* 0x0000000403031221 */ /* 0x002fe20000000000 */ /*1b00*/ ISETP.GT.AND P1, PT, R2, 0xc0, PT ; /* 0x000000c00200780c */ /* 0x000fc60003f24270 */ /*1b10*/ @P2 FADD R3, R3, R5 ; /* 0x0000000503032221 */ /* 0x000fe20000000000 */ /*1b20*/ ISETP.GE.AND P2, PT, R2, 0xe1, PT ; /* 0x000000e10200780c */ /* 0x000fc60003f46270 */ /*1b30*/ @P3 FADD R3, R3, R6 ; /* 0x0000000603033221 */ /* 0x000fc80000000000 */ /*1b40*/ @P0 FADD R3, R3, R7 ; /* 0x0000000703030221 */ /* 0x000fc80000000000 */ /*1b50*/ @P1 FADD R3, R3, R8 ; /* 0x0000000803031221 */ /* 0x004fe40000000000 */ /*1b60*/ @!P2 BRA 0x39a0 ; /* 0x00001e300000a947 */ /* 0x000fea0003800000 */ /*1b70*/ FADD R3, R3, R9 ; /* 0x0000000903037221 */ /* 0x000fe20000000000 */ /*1b80*/ BRA 0x39a0 ; /* 0x00001e1000007947 */ /* 0x000fea0003800000 */ /*1b90*/ S2R R3, SR_LANEID ; /* 0x0000000000037919 */ /* 0x000e680000000000 */ /*1ba0*/ SHFL.DOWN PT, R2, R7, 0x1, 0x1f ; /* 0x08201f0007027f89 */ /* 0x020ea200000e0000 */ /*1bb0*/ ISETP.GT.AND P0, PT, R3.reuse, 0x1e, PT ; /* 0x0000001e0300780c */ /* 0x042fe40003f04270 */ /*1bc0*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fd60003f25270 */ /*1bd0*/ @!P0 FADD R7, R2, R7 ; /* 0x0000000702078221 */ /* 0x004fe20000000000 */ /*1be0*/ ISETP.GT.AND P0, PT, R3, 0x1d, PT ; /* 0x0000001d0300780c */ /* 0x000fc80003f04270 */ /*1bf0*/ SHFL.DOWN PT, R2, R7, 0x2, 0x1f ; /* 0x08401f0007027f89 */ /* 0x000e7200000e0000 */ /*1c00*/ @!P0 FADD R7, R7, R2 ; /* 0x0000000207078221 */ /* 0x002fe20000000000 */ /*1c10*/ ISETP.GT.AND P0, PT, R3, 0x1b, PT ; /* 0x0000001b0300780c */ /* 0x000fc80003f04270 */ /*1c20*/ SHFL.DOWN PT, R2, R7, 0x4, 0x1f ; /* 0x08801f0007027f89 */ /* 0x000e7200000e0000 */ /*1c30*/ @!P0 FADD R7, R7, R2 ; /* 0x0000000207078221 */ /* 0x002fe20000000000 */ /*1c40*/ ISETP.GT.AND P0, PT, R3, 0x17, PT ; /* 0x000000170300780c */ /* 0x000fc80003f04270 */ /*1c50*/ SHFL.DOWN PT, R2, R7, 0x8, 0x1f ; /* 0x09001f0007027f89 */ /* 0x000e7200000e0000 */ /*1c60*/ @!P0 FADD R7, R7, R2 ; /* 0x0000000207078221 */ /* 0x002fe20000000000 */ /*1c70*/ ISETP.GT.AND P0, PT, R3, 0xf, PT ; /* 0x0000000f0300780c */ /* 0x000fc40003f04270 */ /*1c80*/ @!P1 SHF.R.S32.HI R3, RZ, 0x1f, R0 ; /* 0x0000001fff039819 */ /* 0x000fe40000011400 */ /*1c90*/ SHFL.DOWN PT, R2, R7, 0x10, 0x1f ; /* 0x0a001f0007027f89 */ /* 0x000e6400000e0000 */ /*1ca0*/ @!P1 LEA.HI R3, R3, R0, RZ, 0x5 ; /* 0x0000000003039211 */ /* 0x000fc800078f28ff */ /*1cb0*/ @!P1 SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff039819 */ /* 0x000fc60000011403 */ /*1cc0*/ @!P0 FADD R7, R7, R2 ; /* 0x0000000207078221 */ /* 0x002fe20000000000 */ /*1cd0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fe20003f05270 */ /*1ce0*/ @!P1 IMAD.SHL.U32 R2, R3, 0x4, RZ ; /* 0x0000000403029824 */ /* 0x000fc600078e00ff */ /*1cf0*/ MOV R3, R7 ; /* 0x0000000700037202 */ /* 0x000fca0000000f00 */ /*1d00*/ @!P1 STS [R2+0x8], R3 ; /* 0x0000080302009388 */ /* 0x0003e80000000800 */ /*1d10*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1d20*/ @P0 BRA 0x39a0 ; /* 0x00001c7000000947 */ /* 0x000fea0003800000 */ /*1d30*/ LDS R0, [0xc] ; /* 0x00000c00ff007984 */ /* 0x002e680000000800 */ /*1d40*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e280000000c00 */ /*1d50*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea20000000a00 */ /*1d60*/ FADD R3, R3, R0 ; /* 0x0000000003037221 */ /* 0x002fe20000000000 */ /*1d70*/ MOV R0, RZ ; /* 0x000000ff00007202 */ /* 0x000fc60000000f00 */ /*1d80*/ FADD R4, R3, R4 ; /* 0x0000000403047221 */ /* 0x001fc80000000000 */ /*1d90*/ FADD R5, R4, R5 ; /* 0x0000000504057221 */ /* 0x000fc80000000000 */ /*1da0*/ FADD R6, R5, R6 ; /* 0x0000000605067221 */ /* 0x000fc80000000000 */ /*1db0*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x000fc80000000000 */ /*1dc0*/ FADD R8, R7, R8 ; /* 0x0000000807087221 */ /* 0x004fc80000000000 */ /*1dd0*/ FADD R3, R8, R9 ; /* 0x0000000908037221 */ /* 0x000fe20000000000 */ /*1de0*/ BRA 0x39a0 ; /* 0x00001bb000007947 */ /* 0x000fea0003800000 */ /*1df0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff027624 */ /* 0x000fca00078e00ff */ /*1e00*/ ISETP.GE.AND P0, PT, R2, 0x1000, PT ; /* 0x000010000200780c */ /* 0x000fda0003f06270 */ /*1e10*/ @!P0 BRA 0x2c30 ; /* 0x00000e1000008947 */ /* 0x000fea0003800000 */ /*1e20*/ SHF.L.U32 R20, R0, 0x2, RZ ; /* 0x0000000200147819 */ /* 0x001fe400000006ff */ /*1e30*/ MOV R21, 0x4 ; /* 0x0000000400157802 */ /* 0x000fca0000000f00 */ /*1e40*/ IMAD.WIDE.U32 R20, R20, R21, c[0x0][0x160] ; /* 0x0000580014147625 */ /* 0x000fca00078e0015 */ /*1e50*/ LDG.E.128.CONSTANT R16, [R20.64] ; /* 0x0000000414107981 */ /* 0x000ea8000c1e9d00 */ /*1e60*/ LDG.E.128.CONSTANT R12, [R20.64+0x1000] ; /* 0x00100004140c7981 */ /* 0x000ee8000c1e9d00 */ /*1e70*/ LDG.E.128.CONSTANT R8, [R20.64+0x2000] ; /* 0x0020000414087981 */ /* 0x000f28000c1e9d00 */ /*1e80*/ LDG.E.128.CONSTANT R4, [R20.64+0x3000] ; /* 0x0030000414047981 */ /* 0x000f62000c1e9d00 */ /*1e90*/ ISETP.GE.AND P0, PT, R2, 0x2000, PT ; /* 0x000020000200780c */ /* 0x000fe20003f06270 */ /*1ea0*/ IMAD.MOV.U32 R23, RZ, RZ, 0x1000 ; /* 0x00001000ff177424 */ /* 0x000fe200078e00ff */ /*1eb0*/ FADD R17, R16, R17 ; /* 0x0000001110117221 */ /* 0x004fc80000000000 */ /*1ec0*/ FADD R17, R18, R17 ; /* 0x0000001112117221 */ /* 0x000fc80000000000 */ /*1ed0*/ FADD R17, R19, R17 ; /* 0x0000001113117221 */ /* 0x000fc80000000000 */ /*1ee0*/ FADD R17, R12, R17 ; /* 0x000000110c117221 */ /* 0x008fc80000000000 */ /*1ef0*/ FADD R17, R13, R17 ; /* 0x000000110d117221 */ /* 0x000fc80000000000 */ /*1f00*/ FADD R17, R14, R17 ; /* 0x000000110e117221 */ /* 0x000fc80000000000 */ /*1f10*/ FADD R17, R15, R17 ; /* 0x000000110f117221 */ /* 0x000fc80000000000 */ /*1f20*/ FADD R17, R8, R17 ; /* 0x0000001108117221 */ /* 0x010fc80000000000 */ /*1f30*/ FADD R17, R9, R17 ; /* 0x0000001109117221 */ /* 0x000fc80000000000 */ /*1f40*/ FADD R17, R10, R17 ; /* 0x000000110a117221 */ /* 0x000fc80000000000 */ /*1f50*/ FADD R17, R11, R17 ; /* 0x000000110b117221 */ /* 0x000fc80000000000 */ /*1f60*/ FADD R17, R4, R17 ; /* 0x0000001104117221 */ /* 0x020fc80000000000 */ /*1f70*/ FADD R17, R5, R17 ; /* 0x0000001105117221 */ /* 0x000fc80000000000 */ /*1f80*/ FADD R17, R6, R17 ; /* 0x0000001106117221 */ /* 0x000fc80000000000 */ /*1f90*/ FADD R3, R7, R17 ; /* 0x0000001107037221 */ /* 0x000fe20000000000 */ /*1fa0*/ @!P0 BRA 0x21a0 ; /* 0x000001f000008947 */ /* 0x000fea0003800000 */ /*1fb0*/ IADD3 R2, R2, -0x1000, RZ ; /* 0xfffff00002027810 */ /* 0x000fe40007ffe0ff */ /*1fc0*/ MOV R23, 0x1000 ; /* 0x0000100000177802 */ /* 0x000fe40000000f00 */ /*1fd0*/ MOV R22, R2 ; /* 0x0000000200167202 */ /* 0x000fe40000000f00 */ /*1fe0*/ LDG.E.128.CONSTANT R4, [R20.64+0x4000] ; /* 0x0040000414047981 */ /* 0x0000a8000c1e9d00 */ /*1ff0*/ LDG.E.128.CONSTANT R8, [R20.64+0x5000] ; /* 0x0050000414087981 */ /* 0x0000e8000c1e9d00 */ /*2000*/ LDG.E.128.CONSTANT R12, [R20.64+0x6000] ; /* 0x00600004140c7981 */ /* 0x000128000c1e9d00 */ /*2010*/ LDG.E.128.CONSTANT R16, [R20.64+0x7000] ; /* 0x0070000414107981 */ /* 0x000162000c1e9d00 */ /*2020*/ ISETP.GE.AND P0, PT, R22, 0x1000, PT ; /* 0x000010001600780c */ /* 0x000fc40003f06270 */ /*2030*/ IADD3 R20, P1, R20, 0x4000, RZ ; /* 0x0000400014147810 */ /* 0x001fca0007f3e0ff */ /*2040*/ IMAD.X R21, RZ, RZ, R21, P1 ; /* 0x000000ffff157224 */ /* 0x000fe200008e0615 */ /*2050*/ FADD R3, R4, R3 ; /* 0x0000000304037221 */ /* 0x004fc80000000000 */ /*2060*/ FADD R3, R5, R3 ; /* 0x0000000305037221 */ /* 0x000fc80000000000 */ /*2070*/ FADD R3, R6, R3 ; /* 0x0000000306037221 */ /* 0x000fc80000000000 */ /*2080*/ FADD R3, R7, R3 ; /* 0x0000000307037221 */ /* 0x000fc80000000000 */ /*2090*/ FADD R3, R8, R3 ; /* 0x0000000308037221 */ /* 0x008fc80000000000 */ /*20a0*/ FADD R3, R9, R3 ; /* 0x0000000309037221 */ /* 0x000fc80000000000 */ /*20b0*/ FADD R3, R10, R3 ; /* 0x000000030a037221 */ /* 0x000fc80000000000 */ /*20c0*/ FADD R3, R11, R3 ; /* 0x000000030b037221 */ /* 0x000fc80000000000 */ /*20d0*/ FADD R3, R12, R3 ; /* 0x000000030c037221 */ /* 0x010fc80000000000 */ /*20e0*/ FADD R3, R13, R3 ; /* 0x000000030d037221 */ /* 0x000fc80000000000 */ /*20f0*/ FADD R3, R14, R3 ; /* 0x000000030e037221 */ /* 0x000fc80000000000 */ /*2100*/ FADD R3, R15, R3 ; /* 0x000000030f037221 */ /* 0x000fc80000000000 */ /*2110*/ FADD R3, R16, R3 ; /* 0x0000000310037221 */ /* 0x020fc80000000000 */ /*2120*/ FADD R3, R17, R3 ; /* 0x0000000311037221 */ /* 0x000fc80000000000 */ /*2130*/ FADD R3, R18, R3 ; /* 0x0000000312037221 */ /* 0x000fc80000000000 */ /*2140*/ FADD R3, R19, R3 ; /* 0x0000000313037221 */ /* 0x000fe20000000000 */ /*2150*/ @!P0 BRA 0x29e0 ; /* 0x0000088000008947 */ /* 0x000fea0003800000 */ /*2160*/ IADD3 R23, R23, 0x1000, RZ ; /* 0x0000100017177810 */ /* 0x000fe40007ffe0ff */ /*2170*/ IADD3 R22, R22, -0x1000, RZ ; /* 0xfffff00016167810 */ /* 0x000fe40007ffe0ff */ /*2180*/ ISETP.GT.AND P0, PT, R23, R2, PT ; /* 0x000000021700720c */ /* 0x000fda0003f04270 */ /*2190*/ @!P0 BRA 0x1fe0 ; /* 0xfffffe4000008947 */ /* 0x000fea000383ffff */ /*21a0*/ ISETP.GE.AND P0, PT, R23, c[0x0][0x170], PT ; /* 0x00005c0017007a0c */ /* 0x000fda0003f06270 */ /*21b0*/ @P0 BRA 0x29e0 ; /* 0x0000082000000947 */ /* 0x000fea0003800000 */ /*21c0*/ IADD3 R13, -R23, c[0x0][0x170], RZ ; /* 0x00005c00170d7a10 */ /* 0x000fe20007ffe1ff */ /*21d0*/ BSSY B1, 0x29e0 ; /* 0x0000080000017945 */ /* 0x000fe60003800000 */ /*21e0*/ ISETP.GE.AND P0, PT, R0, R13, PT ; /* 0x0000000d0000720c */ /* 0x000fda0003f06270 */ /*21f0*/ @P0 BRA 0x29d0 ; /* 0x000007d000000947 */ /* 0x000fea0003800000 */ /*2200*/ LOP3.LUT R4, RZ, R0, RZ, 0x33, !PT ; /* 0x00000000ff047212 */ /* 0x000fe200078e33ff */ /*2210*/ BSSY B2, 0x2370 ; /* 0x0000015000027945 */ /* 0x000fe60003800000 */ /*2220*/ IADD3 R4, -R23, c[0x0][0x170], R4 ; /* 0x00005c0017047a10 */ /* 0x000fc80007ffe104 */ /*2230*/ LEA.HI R2, R4.reuse, 0x1, RZ, 0x18 ; /* 0x0000000104027811 */ /* 0x040fe400078fc0ff */ /*2240*/ ISETP.GE.U32.AND P1, PT, R4, 0x300, PT ; /* 0x000003000400780c */ /* 0x000fe40003f26070 */ /*2250*/ LOP3.LUT P0, R6, R2, 0x3, RZ, 0xc0, !PT ; /* 0x0000000302067812 */ /* 0x000fe4000780c0ff */ /*2260*/ MOV R2, R0 ; /* 0x0000000000027202 */ /* 0x000fd60000000f00 */ /*2270*/ @!P0 BRA 0x2360 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*2280*/ IADD3 R4, R0, R23, RZ ; /* 0x0000001700047210 */ /* 0x000fe20007ffe0ff */ /*2290*/ IMAD.MOV.U32 R5, RZ, RZ, 0x4 ; /* 0x00000004ff057424 */ /* 0x000fe200078e00ff */ /*22a0*/ MOV R2, R0 ; /* 0x0000000000027202 */ /* 0x000fc60000000f00 */ /*22b0*/ IMAD.WIDE R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fca00078e0205 */ /*22c0*/ MOV R7, R4 ; /* 0x0000000400077202 */ /* 0x000fca0000000f00 */ /*22d0*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fcc00078e0007 */ /*22e0*/ LDG.E.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x0000a2000c1e9900 */ /*22f0*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*2300*/ IADD3 R7, P2, R7, 0x400, RZ ; /* 0x0000040007077810 */ /* 0x000fe40007f5e0ff */ /*2310*/ ISETP.NE.AND P0, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f05270 */ /*2320*/ IADD3 R2, R2, 0x100, RZ ; /* 0x0000010002027810 */ /* 0x000fe40007ffe0ff */ /*2330*/ IADD3.X R5, RZ, R5, RZ, P2, !PT ; /* 0x00000005ff057210 */ /* 0x001fe200017fe4ff */ /*2340*/ FADD R3, R4, R3 ; /* 0x0000000304037221 */ /* 0x004fd00000000000 */ /*2350*/ @P0 BRA 0x22d0 ; /* 0xffffff7000000947 */ /* 0x000fea000383ffff */ /*2360*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2370*/ @!P1 BRA 0x29d0 ; /* 0x0000065000009947 */ /* 0x000fea0003800000 */ /*2380*/ IADD3 R5, R13, -R2, RZ ; /* 0x800000020d057210 */ /* 0x000fe20007ffe0ff */ /*2390*/ IMAD.MOV.U32 R11, RZ, RZ, 0x4 ; /* 0x00000004ff0b7424 */ /* 0x000fe200078e00ff */ /*23a0*/ IADD3 R23, R2, R23, RZ ; /* 0x0000001702177210 */ /* 0x000fe20007ffe0ff */ /*23b0*/ BSSY B2, 0x2740 ; /* 0x0000038000027945 */ /* 0x000fe20003800000 */ /*23c0*/ ISETP.GT.AND P1, PT, R5, 0xc00, PT ; /* 0x00000c000500780c */ /* 0x000fe40003f24270 */ /*23d0*/ IADD3 R4, R23.reuse, 0x300, RZ ; /* 0x0000030017047810 */ /* 0x040fe20007ffe0ff */ /*23e0*/ IMAD.WIDE R6, R23.reuse, R11.reuse, c[0x0][0x160] ; /* 0x0000580017067625 */ /* 0x0c0fe200078e020b */ /*23f0*/ IADD3 R8, R23.reuse, 0x200, RZ ; /* 0x0000020017087810 */ /* 0x040fe40007ffe0ff */ /*2400*/ IADD3 R10, R23, 0x100, RZ ; /* 0x00000100170a7810 */ /* 0x000fe20007ffe0ff */ /*2410*/ IMAD.WIDE R4, R4, R11, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fe200078e020b */ /*2420*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc60003f0f070 */ /*2430*/ IMAD.WIDE R8, R8, R11, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fc800078e020b */ /*2440*/ IMAD.WIDE R10, R10, R11, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fe200078e020b */ /*2450*/ @!P1 BRA 0x2730 ; /* 0x000002d000009947 */ /* 0x000fea0003800000 */ /*2460*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*2470*/ IADD3 R15, R13, -0xc00, RZ ; /* 0xfffff4000d0f7810 */ /* 0x000fe40007ffe0ff */ /*2480*/ LDG.E.CONSTANT R22, [R6.64] ; /* 0x0000000406167981 */ /* 0x0000a8000c1e9900 */ /*2490*/ LDG.E.CONSTANT R21, [R10.64] ; /* 0x000000040a157981 */ /* 0x0002e8000c1e9900 */ /*24a0*/ LDG.E.CONSTANT R24, [R8.64] ; /* 0x0000000408187981 */ /* 0x000968000c1e9900 */ /*24b0*/ LDG.E.CONSTANT R26, [R4.64] ; /* 0x00000004041a7981 */ /* 0x000168000c1e9900 */ /*24c0*/ LDG.E.CONSTANT R28, [R6.64+0x1000] ; /* 0x00100004061c7981 */ /* 0x000168000c1e9900 */ /*24d0*/ LDG.E.CONSTANT R30, [R10.64+0x1000] ; /* 0x001000040a1e7981 */ /* 0x000368000c1e9900 */ /*24e0*/ LDG.E.CONSTANT R32, [R8.64+0x1000] ; /* 0x0010000408207981 */ /* 0x000968000c1e9900 */ /*24f0*/ LDG.E.CONSTANT R34, [R4.64+0x1000] ; /* 0x0010000404227981 */ /* 0x000168000c1e9900 */ /*2500*/ LDG.E.CONSTANT R36, [R6.64+0x2000] ; /* 0x0020000406247981 */ /* 0x000168000c1e9900 */ /*2510*/ LDG.E.CONSTANT R20, [R10.64+0x2000] ; /* 0x002000040a147981 */ /* 0x000368000c1e9900 */ /*2520*/ LDG.E.CONSTANT R19, [R8.64+0x2000] ; /* 0x0020000408137981 */ /* 0x000968000c1e9900 */ /*2530*/ LDG.E.CONSTANT R18, [R4.64+0x2000] ; /* 0x0020000404127981 */ /* 0x000168000c1e9900 */ /*2540*/ LDG.E.CONSTANT R17, [R6.64+0x3000] ; /* 0x0030000406117981 */ /* 0x000168000c1e9900 */ /*2550*/ LDG.E.CONSTANT R16, [R10.64+0x3000] ; /* 0x003000040a107981 */ /* 0x000368000c1e9900 */ /*2560*/ LDG.E.CONSTANT R14, [R8.64+0x3000] ; /* 0x00300004080e7981 */ /* 0x000968000c1e9900 */ /*2570*/ LDG.E.CONSTANT R12, [R4.64+0x3000] ; /* 0x00300004040c7981 */ /* 0x000162000c1e9900 */ /*2580*/ IADD3 R2, R2, 0x1000, RZ ; /* 0x0000100002027810 */ /* 0x000fc40007ffe0ff */ /*2590*/ IADD3 R10, P4, R10, 0x4000, RZ ; /* 0x000040000a0a7810 */ /* 0x002fe40007f9e0ff */ /*25a0*/ ISETP.GE.AND P1, PT, R2, R15, PT ; /* 0x0000000f0200720c */ /* 0x000fe40003f26270 */ /*25b0*/ IADD3 R8, P3, R8, 0x4000, RZ ; /* 0x0000400008087810 */ /* 0x010fe40007f7e0ff */ /*25c0*/ IADD3 R6, P5, R6, 0x4000, RZ ; /* 0x0000400006067810 */ /* 0x001fe40007fbe0ff */ /*25d0*/ IADD3 R4, P2, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x000fe20007f5e0ff */ /*25e0*/ IMAD.X R9, RZ, RZ, R9, P3 ; /* 0x000000ffff097224 */ /* 0x000fe200018e0609 */ /*25f0*/ IADD3.X R11, RZ, R11, RZ, P4, !PT ; /* 0x0000000bff0b7210 */ /* 0x000fc400027fe4ff */ /*2600*/ IADD3.X R5, RZ, R5, RZ, P2, !PT ; /* 0x00000005ff057210 */ /* 0x000fe400017fe4ff */ /*2610*/ IADD3.X R7, RZ, R7, RZ, P5, !PT ; /* 0x00000007ff077210 */ /* 0x000fe20002ffe4ff */ /*2620*/ FADD R22, R22, R3 ; /* 0x0000000316167221 */ /* 0x004fc80000000000 */ /*2630*/ FADD R21, R22, R21 ; /* 0x0000001516157221 */ /* 0x008fc80000000000 */ /*2640*/ FADD R21, R21, R24 ; /* 0x0000001815157221 */ /* 0x020fc80000000000 */ /*2650*/ FADD R21, R21, R26 ; /* 0x0000001a15157221 */ /* 0x000fc80000000000 */ /*2660*/ FADD R21, R21, R28 ; /* 0x0000001c15157221 */ /* 0x000fc80000000000 */ /*2670*/ FADD R21, R21, R30 ; /* 0x0000001e15157221 */ /* 0x000fc80000000000 */ /*2680*/ FADD R21, R21, R32 ; /* 0x0000002015157221 */ /* 0x000fc80000000000 */ /*2690*/ FADD R21, R21, R34 ; /* 0x0000002215157221 */ /* 0x000fc80000000000 */ /*26a0*/ FADD R21, R21, R36 ; /* 0x0000002415157221 */ /* 0x000fc80000000000 */ /*26b0*/ FADD R20, R21, R20 ; /* 0x0000001415147221 */ /* 0x000fc80000000000 */ /*26c0*/ FADD R19, R20, R19 ; /* 0x0000001314137221 */ /* 0x000fc80000000000 */ /*26d0*/ FADD R18, R19, R18 ; /* 0x0000001213127221 */ /* 0x000fc80000000000 */ /*26e0*/ FADD R17, R18, R17 ; /* 0x0000001112117221 */ /* 0x000fc80000000000 */ /*26f0*/ FADD R17, R17, R16 ; /* 0x0000001011117221 */ /* 0x000fc80000000000 */ /*2700*/ FADD R17, R17, R14 ; /* 0x0000000e11117221 */ /* 0x000fc80000000000 */ /*2710*/ FADD R3, R17, R12 ; /* 0x0000000c11037221 */ /* 0x000fe20000000000 */ /*2720*/ @!P1 BRA 0x2480 ; /* 0xfffffd5000009947 */ /* 0x000fea000383ffff */ /*2730*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2740*/ IMAD.IADD R12, R13, 0x1, -R2 ; /* 0x000000010d0c7824 */ /* 0x000fe200078e0a02 */ /*2750*/ BSSY B2, 0x2930 ; /* 0x000001d000027945 */ /* 0x000fe80003800000 */ /*2760*/ ISETP.GT.AND P1, PT, R12, 0x400, PT ; /* 0x000004000c00780c */ /* 0x000fda0003f24270 */ /*2770*/ @!P1 BRA 0x2920 ; /* 0x000001a000009947 */ /* 0x000fea0003800000 */ /*2780*/ LDG.E.CONSTANT R12, [R6.64] ; /* 0x00000004060c7981 */ /* 0x0000a8000c1e9900 */ /*2790*/ LDG.E.CONSTANT R15, [R10.64] ; /* 0x000000040a0f7981 */ /* 0x0002e8000c1e9900 */ /*27a0*/ LDG.E.CONSTANT R17, [R8.64] ; /* 0x0000000408117981 */ /* 0x000968000c1e9900 */ /*27b0*/ LDG.E.CONSTANT R19, [R4.64] ; /* 0x0000000404137981 */ /* 0x000168000c1e9900 */ /*27c0*/ LDG.E.CONSTANT R21, [R6.64+0x1000] ; /* 0x0010000406157981 */ /* 0x000168000c1e9900 */ /*27d0*/ LDG.E.CONSTANT R23, [R10.64+0x1000] ; /* 0x001000040a177981 */ /* 0x000368000c1e9900 */ /*27e0*/ LDG.E.CONSTANT R25, [R8.64+0x1000] ; /* 0x0010000408197981 */ /* 0x000968000c1e9900 */ /*27f0*/ LDG.E.CONSTANT R27, [R4.64+0x1000] ; /* 0x00100004041b7981 */ /* 0x000962000c1e9900 */ /*2800*/ IADD3 R6, P4, R6, 0x2000, RZ ; /* 0x0000200006067810 */ /* 0x001fc40007f9e0ff */ /*2810*/ IADD3 R10, P3, R10, 0x2000, RZ ; /* 0x000020000a0a7810 */ /* 0x002fe40007f7e0ff */ /*2820*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*2830*/ IADD3 R8, P2, R8, 0x2000, RZ ; /* 0x0000200008087810 */ /* 0x010fe20007f5e0ff */ /*2840*/ IMAD.X R11, RZ, RZ, R11, P3 ; /* 0x000000ffff0b7224 */ /* 0x000fe200018e060b */ /*2850*/ IADD3 R2, R2, 0x800, RZ ; /* 0x0000080002027810 */ /* 0x000fe40007ffe0ff */ /*2860*/ IADD3 R4, P1, R4, 0x2000, RZ ; /* 0x0000200004047810 */ /* 0x000fe40007f3e0ff */ /*2870*/ IADD3.X R9, RZ, R9, RZ, P2, !PT ; /* 0x00000009ff097210 */ /* 0x000fc400017fe4ff */ /*2880*/ IADD3.X R5, RZ, R5, RZ, P1, !PT ; /* 0x00000005ff057210 */ /* 0x000fe40000ffe4ff */ /*2890*/ IADD3.X R7, RZ, R7, RZ, P4, !PT ; /* 0x00000007ff077210 */ /* 0x000fe200027fe4ff */ /*28a0*/ FADD R12, R3, R12 ; /* 0x0000000c030c7221 */ /* 0x004fc80000000000 */ /*28b0*/ FADD R12, R12, R15 ; /* 0x0000000f0c0c7221 */ /* 0x008fc80000000000 */ /*28c0*/ FADD R12, R12, R17 ; /* 0x000000110c0c7221 */ /* 0x020fc80000000000 */ /*28d0*/ FADD R12, R12, R19 ; /* 0x000000130c0c7221 */ /* 0x000fc80000000000 */ /*28e0*/ FADD R12, R12, R21 ; /* 0x000000150c0c7221 */ /* 0x000fc80000000000 */ /*28f0*/ FADD R12, R12, R23 ; /* 0x000000170c0c7221 */ /* 0x000fc80000000000 */ /*2900*/ FADD R12, R12, R25 ; /* 0x000000190c0c7221 */ /* 0x000fc80000000000 */ /*2910*/ FADD R3, R12, R27 ; /* 0x0000001b0c037221 */ /* 0x000fe40000000000 */ /*2920*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2930*/ ISETP.LT.OR P0, PT, R2, R13, P0 ; /* 0x0000000d0200720c */ /* 0x000fda0000701670 */ /*2940*/ @!P0 BRA 0x29d0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*2950*/ LDG.E.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea8000c1e9900 */ /*2960*/ LDG.E.CONSTANT R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000ee8000c1e9900 */ /*2970*/ LDG.E.CONSTANT R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f28000c1e9900 */ /*2980*/ LDG.E.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000f62000c1e9900 */ /*2990*/ FADD R3, R3, R6 ; /* 0x0000000603037221 */ /* 0x004fc80000000000 */ /*29a0*/ FADD R3, R3, R10 ; /* 0x0000000a03037221 */ /* 0x008fc80000000000 */ /*29b0*/ FADD R3, R3, R8 ; /* 0x0000000803037221 */ /* 0x010fc80000000000 */ /*29c0*/ FADD R3, R3, R4 ; /* 0x0000000403037221 */ /* 0x020fe40000000000 */ /*29d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*29e0*/ S2R R4, SR_LANEID ; /* 0x0000000000047919 */ /* 0x000e280000000000 */ /*29f0*/ SHFL.DOWN PT, R2, R3, 0x1, 0x1f ; /* 0x08201f0003027f89 */ /* 0x000e6200000e0000 */ /*2a00*/ ISETP.GT.AND P0, PT, R4.reuse, 0x1e, PT ; /* 0x0000001e0400780c */ /* 0x041fe40003f04270 */ /*2a10*/ ISETP.NE.AND P1, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fd60003f25270 */ /*2a20*/ @!P0 FADD R3, R2, R3 ; /* 0x0000000302038221 */ /* 0x002fe20000000000 */ /*2a30*/ ISETP.GT.AND P0, PT, R4, 0x1d, PT ; /* 0x0000001d0400780c */ /* 0x000fe40003f04270 */ /*2a40*/ @!P1 SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff059819 */ /* 0x000fe40000011400 */ /*2a50*/ SHFL.DOWN PT, R2, R3, 0x2, 0x1f ; /* 0x08401f0003027f89 */ /* 0x000e2400000e0000 */ /*2a60*/ @!P1 LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005059211 */ /* 0x000fc800078f28ff */ /*2a70*/ @!P1 SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff059819 */ /* 0x000fc60000011405 */ /*2a80*/ @!P0 FADD R3, R3, R2 ; /* 0x0000000203038221 */ /* 0x001fe20000000000 */ /*2a90*/ ISETP.GT.AND P0, PT, R4, 0x1b, PT ; /* 0x0000001b0400780c */ /* 0x000fc80003f04270 */ /*2aa0*/ SHFL.DOWN PT, R2, R3, 0x4, 0x1f ; /* 0x08801f0003027f89 */ /* 0x000e3200000e0000 */ /*2ab0*/ @!P0 FADD R3, R3, R2 ; /* 0x0000000203038221 */ /* 0x001fe20000000000 */ /*2ac0*/ ISETP.GT.AND P0, PT, R4, 0x17, PT ; /* 0x000000170400780c */ /* 0x000fc80003f04270 */ /*2ad0*/ SHFL.DOWN PT, R2, R3, 0x8, 0x1f ; /* 0x09001f0003027f89 */ /* 0x000e3200000e0000 */ /*2ae0*/ @!P0 FADD R3, R3, R2 ; /* 0x0000000203038221 */ /* 0x001fe20000000000 */ /*2af0*/ ISETP.GT.AND P0, PT, R4, 0xf, PT ; /* 0x0000000f0400780c */ /* 0x000fc80003f04270 */ /*2b00*/ SHFL.DOWN PT, R2, R3, 0x10, 0x1f ; /* 0x0a001f0003027f89 */ /* 0x000e3200000e0000 */ /*2b10*/ @!P0 FADD R3, R3, R2 ; /* 0x0000000203038221 */ /* 0x001fe20000000000 */ /*2b20*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc40003f05270 */ /*2b30*/ @!P1 SHF.L.U32 R2, R5, 0x2, RZ ; /* 0x0000000205029819 */ /* 0x000fca00000006ff */ /*2b40*/ @!P1 STS [R2+0x8], R3 ; /* 0x0000080302009388 */ /* 0x0001e80000000800 */ /*2b50*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2b60*/ @P0 BRA 0x39a0 ; /* 0x00000e3000000947 */ /* 0x000fea0003800000 */ /*2b70*/ LDS R0, [0xc] ; /* 0x00000c00ff007984 */ /* 0x001e280000000800 */ /*2b80*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e680000000c00 */ /*2b90*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea20000000a00 */ /*2ba0*/ FADD R3, R3, R0 ; /* 0x0000000003037221 */ /* 0x001fe20000000000 */ /*2bb0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*2bc0*/ FADD R4, R3, R4 ; /* 0x0000000403047221 */ /* 0x002fc80000000000 */ /*2bd0*/ FADD R5, R4, R5 ; /* 0x0000000504057221 */ /* 0x000fc80000000000 */ /*2be0*/ FADD R6, R5, R6 ; /* 0x0000000605067221 */ /* 0x000fc80000000000 */ /*2bf0*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x000fc80000000000 */ /*2c00*/ FADD R8, R7, R8 ; /* 0x0000000807087221 */ /* 0x004fc80000000000 */ /*2c10*/ FADD R3, R8, R9 ; /* 0x0000000908037221 */ /* 0x000fe20000000000 */ /*2c20*/ BRA 0x39a0 ; /* 0x00000d7000007947 */ /* 0x000fea0003800000 */ /*2c30*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*2c40*/ BSSY B1, 0x2cd0 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*2c50*/ MOV R7, RZ ; /* 0x000000ff00077202 */ /* 0x000fe40000000f00 */ /*2c60*/ MOV R3, R0 ; /* 0x0000000000037202 */ /* 0x000fd20000000f00 */ /*2c70*/ @P0 BRA 0x2cc0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*2c80*/ IMAD.MOV.U32 R5, RZ, RZ, 0x4 ; /* 0x00000004ff057424 */ /* 0x000fc800078e00ff */ /*2c90*/ IMAD.WIDE R4, R0, R5, c[0x0][0x160] ; /* 0x0000580000047625 */ /* 0x000fca00078e0205 */ /*2ca0*/ LDG.E.CONSTANT R7, [R4.64] ; /* 0x0000000404077981 */ /* 0x000162000c1e9900 */ /*2cb0*/ IADD3 R3, R0, 0x100, RZ ; /* 0x0000010000037810 */ /* 0x000fc60007ffe0ff */ /*2cc0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2cd0*/ ISETP.GE.AND P0, PT, R3, c[0x0][0x170], PT ; /* 0x00005c0003007a0c */ /* 0x000fe20003f06270 */ /*2ce0*/ BSSY B1, 0x33a0 ; /* 0x000006b000017945 */ /* 0x000fd80003800000 */ /*2cf0*/ @P0 BRA 0x3390 ; /* 0x0000069000000947 */ /* 0x000fea0003800000 */ /*2d00*/ LOP3.LUT R4, RZ, R3, RZ, 0x33, !PT ; /* 0x00000003ff047212 */ /* 0x001fe200078e33ff */ /*2d10*/ BSSY B2, 0x2e40 ; /* 0x0000012000027945 */ /* 0x000fe60003800000 */ /*2d20*/ IADD3 R5, R4, c[0x0][0x170], RZ ; /* 0x00005c0004057a10 */ /* 0x000fc80007ffe0ff */ /*2d30*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*2d40*/ ISETP.GE.U32.AND P1, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f26070 */ /*2d50*/ LOP3.LUT P0, R6, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304067812 */ /* 0x000fda000780c0ff */ /*2d60*/ @!P0 BRA 0x2e30 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*2d70*/ MOV R4, 0x4 ; /* 0x0000000400047802 */ /* 0x000fca0000000f00 */ /*2d80*/ IMAD.WIDE R4, R3, R4, c[0x0][0x160] ; /* 0x0000580003047625 */ /* 0x000fca00078e0204 */ /*2d90*/ MOV R8, R4 ; /* 0x0000000400087202 */ /* 0x000fca0000000f00 */ /*2da0*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fcc00078e0008 */ /*2db0*/ LDG.E.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x0000a2000c1e9900 */ /*2dc0*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*2dd0*/ IADD3 R8, P2, R8, 0x400, RZ ; /* 0x0000040008087810 */ /* 0x000fe40007f5e0ff */ /*2de0*/ ISETP.NE.AND P0, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f05270 */ /*2df0*/ IADD3 R3, R3, 0x100, RZ ; /* 0x0000010003037810 */ /* 0x000fe40007ffe0ff */ /*2e00*/ IADD3.X R5, RZ, R5, RZ, P2, !PT ; /* 0x00000005ff057210 */ /* 0x001fe200017fe4ff */ /*2e10*/ FADD R7, R4, R7 ; /* 0x0000000704077221 */ /* 0x024fd00000000000 */ /*2e20*/ @P0 BRA 0x2da0 ; /* 0xffffff7000000947 */ /* 0x000fea000383ffff */ /*2e30*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2e40*/ @!P1 BRA 0x3390 ; /* 0x0000054000009947 */ /* 0x000fea0003800000 */ /*2e50*/ IADD3 R4, -R3, c[0x0][0x170], RZ ; /* 0x00005c0003047a10 */ /* 0x000fe20007ffe1ff */ /*2e60*/ BSSY B2, 0x3140 ; /* 0x000002d000027945 */ /* 0x000fe20003800000 */ /*2e70*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*2e80*/ ISETP.GT.AND P1, PT, R4, 0xc00, PT ; /* 0x00000c000400780c */ /* 0x000fe40003f24270 */ /*2e90*/ MOV R4, 0x4 ; /* 0x0000000400047802 */ /* 0x000fca0000000f00 */ /*2ea0*/ IMAD.WIDE R4, R3, R4, c[0x0][0x160] ; /* 0x0000580003047625 */ /* 0x000fcc00078e0204 */ /*2eb0*/ @!P1 BRA 0x3130 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*2ec0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*2ed0*/ IADD3 R8, R2, -0xc00, RZ ; /* 0xfffff40002087810 */ /* 0x000fe40007ffe0ff */ /*2ee0*/ LDG.E.CONSTANT R10, [R4.64] ; /* 0x00000004040a7981 */ /* 0x0000a8000c1e9900 */ /*2ef0*/ LDG.E.CONSTANT R11, [R4.64+0x400] ; /* 0x00040004040b7981 */ /* 0x0000e8000c1e9900 */ /*2f00*/ LDG.E.CONSTANT R13, [R4.64+0x800] ; /* 0x00080004040d7981 */ /* 0x000128000c1e9900 */ /*2f10*/ LDG.E.CONSTANT R15, [R4.64+0xc00] ; /* 0x000c0004040f7981 */ /* 0x000128000c1e9900 */ /*2f20*/ LDG.E.CONSTANT R17, [R4.64+0x1000] ; /* 0x0010000404117981 */ /* 0x000128000c1e9900 */ /*2f30*/ LDG.E.CONSTANT R19, [R4.64+0x1400] ; /* 0x0014000404137981 */ /* 0x000128000c1e9900 */ /*2f40*/ LDG.E.CONSTANT R21, [R4.64+0x1800] ; /* 0x0018000404157981 */ /* 0x000128000c1e9900 */ /*2f50*/ LDG.E.CONSTANT R23, [R4.64+0x1c00] ; /* 0x001c000404177981 */ /* 0x000128000c1e9900 */ /*2f60*/ LDG.E.CONSTANT R25, [R4.64+0x2000] ; /* 0x0020000404197981 */ /* 0x000128000c1e9900 */ /*2f70*/ LDG.E.CONSTANT R27, [R4.64+0x2400] ; /* 0x00240004041b7981 */ /* 0x000128000c1e9900 */ /*2f80*/ LDG.E.CONSTANT R29, [R4.64+0x2800] ; /* 0x00280004041d7981 */ /* 0x000128000c1e9900 */ /*2f90*/ LDG.E.CONSTANT R31, [R4.64+0x2c00] ; /* 0x002c0004041f7981 */ /* 0x000128000c1e9900 */ /*2fa0*/ LDG.E.CONSTANT R33, [R4.64+0x3000] ; /* 0x0030000404217981 */ /* 0x000128000c1e9900 */ /*2fb0*/ LDG.E.CONSTANT R35, [R4.64+0x3400] ; /* 0x0034000404237981 */ /* 0x000128000c1e9900 */ /*2fc0*/ LDG.E.CONSTANT R9, [R4.64+0x3800] ; /* 0x0038000404097981 */ /* 0x000128000c1e9900 */ /*2fd0*/ LDG.E.CONSTANT R6, [R4.64+0x3c00] ; /* 0x003c000404067981 */ /* 0x000122000c1e9900 */ /*2fe0*/ IADD3 R3, R3, 0x1000, RZ ; /* 0x0000100003037810 */ /* 0x000fc80007ffe0ff */ /*2ff0*/ ISETP.GE.AND P1, PT, R3, R8, PT ; /* 0x000000080300720c */ /* 0x000fe40003f26270 */ /*3000*/ IADD3 R4, P2, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fca0007f5e0ff */ /*3010*/ IMAD.X R5, RZ, RZ, R5, P2 ; /* 0x000000ffff057224 */ /* 0x000fe200010e0605 */ /*3020*/ FADD R10, R10, R7 ; /* 0x000000070a0a7221 */ /* 0x024fc80000000000 */ /*3030*/ FADD R10, R10, R11 ; /* 0x0000000b0a0a7221 */ /* 0x008fc80000000000 */ /*3040*/ FADD R10, R10, R13 ; /* 0x0000000d0a0a7221 */ /* 0x010fc80000000000 */ /*3050*/ FADD R10, R10, R15 ; /* 0x0000000f0a0a7221 */ /* 0x000fc80000000000 */ /*3060*/ FADD R10, R10, R17 ; /* 0x000000110a0a7221 */ /* 0x000fc80000000000 */ /*3070*/ FADD R10, R10, R19 ; /* 0x000000130a0a7221 */ /* 0x000fc80000000000 */ /*3080*/ FADD R10, R10, R21 ; /* 0x000000150a0a7221 */ /* 0x000fc80000000000 */ /*3090*/ FADD R10, R10, R23 ; /* 0x000000170a0a7221 */ /* 0x000fc80000000000 */ /*30a0*/ FADD R10, R10, R25 ; /* 0x000000190a0a7221 */ /* 0x000fc80000000000 */ /*30b0*/ FADD R10, R10, R27 ; /* 0x0000001b0a0a7221 */ /* 0x000fc80000000000 */ /*30c0*/ FADD R10, R10, R29 ; /* 0x0000001d0a0a7221 */ /* 0x000fc80000000000 */ /*30d0*/ FADD R10, R10, R31 ; /* 0x0000001f0a0a7221 */ /* 0x000fc80000000000 */ /*30e0*/ FADD R10, R10, R33 ; /* 0x000000210a0a7221 */ /* 0x000fc80000000000 */ /*30f0*/ FADD R10, R10, R35 ; /* 0x000000230a0a7221 */ /* 0x000fc80000000000 */ /*3100*/ FADD R9, R10, R9 ; /* 0x000000090a097221 */ /* 0x000fc80000000000 */ /*3110*/ FADD R7, R9, R6 ; /* 0x0000000609077221 */ /* 0x000fe20000000000 */ /*3120*/ @!P1 BRA 0x2ee0 ; /* 0xfffffdb000009947 */ /* 0x000fea000383ffff */ /*3130*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3140*/ IADD3 R6, -R3, c[0x0][0x170], RZ ; /* 0x00005c0003067a10 */ /* 0x000fe20007ffe1ff */ /*3150*/ BSSY B2, 0x32f0 ; /* 0x0000019000027945 */ /* 0x000fe60003800000 */ /*3160*/ ISETP.GT.AND P1, PT, R6, 0x400, PT ; /* 0x000004000600780c */ /* 0x000fda0003f24270 */ /*3170*/ @!P1 BRA 0x32e0 ; /* 0x0000016000009947 */ /* 0x000fea0003800000 */ /*3180*/ LDG.E.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x0000a8000c1e9900 */ /*3190*/ LDG.E.CONSTANT R9, [R4.64+0x400] ; /* 0x0004000404097981 */ /* 0x0000e8000c1e9900 */ /*31a0*/ LDG.E.CONSTANT R11, [R4.64+0x800] ; /* 0x00080004040b7981 */ /* 0x000128000c1e9900 */ /*31b0*/ LDG.E.CONSTANT R13, [R4.64+0xc00] ; /* 0x000c0004040d7981 */ /* 0x000128000c1e9900 */ /*31c0*/ LDG.E.CONSTANT R15, [R4.64+0x1000] ; /* 0x00100004040f7981 */ /* 0x000128000c1e9900 */ /*31d0*/ LDG.E.CONSTANT R17, [R4.64+0x1400] ; /* 0x0014000404117981 */ /* 0x000128000c1e9900 */ /*31e0*/ LDG.E.CONSTANT R19, [R4.64+0x1800] ; /* 0x0018000404137981 */ /* 0x000128000c1e9900 */ /*31f0*/ LDG.E.CONSTANT R21, [R4.64+0x1c00] ; /* 0x001c000404157981 */ /* 0x000122000c1e9900 */ /*3200*/ IADD3 R8, P1, R4, 0x2000, RZ ; /* 0x0000200004087810 */ /* 0x000fc40007f3e0ff */ /*3210*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*3220*/ IADD3 R3, R3, 0x800, RZ ; /* 0x0000080003037810 */ /* 0x000fe40007ffe0ff */ /*3230*/ MOV R4, R8 ; /* 0x0000000800047202 */ /* 0x001fe20000000f00 */ /*3240*/ FADD R6, R7, R6 ; /* 0x0000000607067221 */ /* 0x024fc80000000000 */ /*3250*/ FADD R6, R6, R9 ; /* 0x0000000906067221 */ /* 0x008fe20000000000 */ /*3260*/ IADD3.X R9, RZ, R5, RZ, P1, !PT ; /* 0x00000005ff097210 */ /* 0x000fc60000ffe4ff */ /*3270*/ FADD R6, R6, R11 ; /* 0x0000000b06067221 */ /* 0x010fe40000000000 */ /*3280*/ IMAD.MOV.U32 R5, RZ, RZ, R9 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0009 */ /*3290*/ FADD R6, R6, R13 ; /* 0x0000000d06067221 */ /* 0x000fc80000000000 */ /*32a0*/ FADD R6, R6, R15 ; /* 0x0000000f06067221 */ /* 0x000fc80000000000 */ /*32b0*/ FADD R6, R6, R17 ; /* 0x0000001106067221 */ /* 0x000fc80000000000 */ /*32c0*/ FADD R6, R6, R19 ; /* 0x0000001306067221 */ /* 0x000fc80000000000 */ /*32d0*/ FADD R7, R6, R21 ; /* 0x0000001506077221 */ /* 0x000fe40000000000 */ /*32e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*32f0*/ ISETP.LT.OR P0, PT, R3, c[0x0][0x170], P0 ; /* 0x00005c0003007a0c */ /* 0x000fda0000701670 */ /*3300*/ @!P0 BRA 0x3390 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*3310*/ LDG.E.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x000ea8000c1e9900 */ /*3320*/ LDG.E.CONSTANT R3, [R4.64+0x400] ; /* 0x0004000404037981 */ /* 0x000ee8000c1e9900 */ /*3330*/ LDG.E.CONSTANT R8, [R4.64+0x800] ; /* 0x0008000404087981 */ /* 0x000f28000c1e9900 */ /*3340*/ LDG.E.CONSTANT R10, [R4.64+0xc00] ; /* 0x000c0004040a7981 */ /* 0x000f22000c1e9900 */ /*3350*/ FADD R6, R7, R6 ; /* 0x0000000607067221 */ /* 0x024fc80000000000 */ /*3360*/ FADD R3, R6, R3 ; /* 0x0000000306037221 */ /* 0x008fc80000000000 */ /*3370*/ FADD R3, R3, R8 ; /* 0x0000000803037221 */ /* 0x010fc80000000000 */ /*3380*/ FADD R7, R3, R10 ; /* 0x0000000a03077221 */ /* 0x000fe40000000000 */ /*3390*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*33a0*/ ISETP.GT.AND P0, PT, R2, 0xff, PT ; /* 0x000000ff0200780c */ /* 0x000fda0003f04270 */ /*33b0*/ @P0 BRA 0x3750 ; /* 0x0000039000000947 */ /* 0x000fea0003800000 */ /*33c0*/ SHF.R.S32.HI R3, RZ, 0x1f, R0 ; /* 0x0000001fff037819 */ /* 0x000fe20000011400 */ /*33d0*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x000e660000000000 */ /*33e0*/ LEA.HI R5, R3, R0, RZ, 0x5 ; /* 0x0000000003057211 */ /* 0x001fc800078f28ff */ /*33f0*/ LOP3.LUT R3, R5, 0xffffffe0, RZ, 0xc0, !PT ; /* 0xffffffe005037812 */ /* 0x000fc800078ec0ff */ /*3400*/ IADD3 R4, R3, 0x20, RZ ; /* 0x0000002003047810 */ /* 0x000fe40007ffe0ff */ /*3410*/ LOP3.LUT R3, RZ, R3, RZ, 0x33, !PT ; /* 0x00000003ff037212 */ /* 0x000fe400078e33ff */ /*3420*/ ISETP.GT.AND P0, PT, R4, c[0x0][0x170], PT ; /* 0x00005c0004007a0c */ /* 0x000fe40003f04270 */ /*3430*/ IADD3 R3, R3, c[0x0][0x170], RZ ; /* 0x00005c0003037a10 */ /* 0x000fc80007ffe0ff */ /*3440*/ SEL R9, R3, 0x1f, P0 ; /* 0x0000001f03097807 */ /* 0x000fe40000000000 */ /*3450*/ IADD3 R8, R6, 0x2, RZ ; /* 0x0000000206087810 */ /* 0x002fc60007ffe0ff */ /*3460*/ SHFL.DOWN PT, R3, R7, 0x1, R9 ; /* 0x0820000007037989 */ /* 0x020e2200000e0009 */ /*3470*/ ISETP.GE.AND P0, PT, R6.reuse, R9, PT ; /* 0x000000090600720c */ /* 0x040fe40003f06270 */ /*3480*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f25270 */ /*3490*/ FADD R3, R3, R7 ; /* 0x0000000703037221 */ /* 0x001fca0000000000 */ /*34a0*/ FSEL R4, R3, R7, !P0 ; /* 0x0000000703047208 */ /* 0x000fe40004000000 */ /*34b0*/ ISETP.GT.AND P0, PT, R8, R9.reuse, PT ; /* 0x000000090800720c */ /* 0x080fe40003f04270 */ /*34c0*/ IADD3 R8, R6, 0x4, RZ ; /* 0x0000000406087810 */ /* 0x000fe20007ffe0ff */ /*34d0*/ SHFL.DOWN PT, R3, R4, 0x2, R9 ; /* 0x0840000004037989 */ /* 0x000e3400000e0009 */ /*34e0*/ @!P0 FADD R4, R4, R3 ; /* 0x0000000304048221 */ /* 0x001fe20000000000 */ /*34f0*/ ISETP.GT.AND P0, PT, R8, R9, PT ; /* 0x000000090800720c */ /* 0x000fc40003f04270 */ /*3500*/ IADD3 R8, R6, 0x8, RZ ; /* 0x0000000806087810 */ /* 0x000fe40007ffe0ff */ /*3510*/ SHFL.DOWN PT, R3, R4, 0x4, R9 ; /* 0x0880000004037989 */ /* 0x000e3200000e0009 */ /*3520*/ @!P0 FADD R4, R4, R3 ; /* 0x0000000304048221 */ /* 0x001fe20000000000 */ /*3530*/ ISETP.GT.AND P0, PT, R8, R9, PT ; /* 0x000000090800720c */ /* 0x000fc40003f04270 */ /*3540*/ IADD3 R8, R6, 0x10, RZ ; /* 0x0000001006087810 */ /* 0x000fe40007ffe0ff */ /*3550*/ SHFL.DOWN PT, R3, R4, 0x8, R9 ; /* 0x0900000004037989 */ /* 0x000e2200000e0009 */ /*3560*/ SHF.R.S32.HI R6, RZ, 0x5, R5 ; /* 0x00000005ff067819 */ /* 0x000fc80000011405 */ /*3570*/ @!P1 SHF.L.U32 R6, R6, 0x2, RZ ; /* 0x0000000206069819 */ /* 0x000fc800000006ff */ /*3580*/ @!P0 FADD R4, R4, R3 ; /* 0x0000000304048221 */ /* 0x001fe20000000000 */ /*3590*/ ISETP.GT.AND P0, PT, R8, R9, PT ; /* 0x000000090800720c */ /* 0x000fc80003f04270 */ /*35a0*/ SHFL.DOWN PT, R3, R4, 0x10, R9 ; /* 0x0a00000004037989 */ /* 0x000e3200000e0009 */ /*35b0*/ @!P0 FADD R4, R4, R3 ; /* 0x0000000304048221 */ /* 0x001fe20000000000 */ /*35c0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc80003f05270 */ /*35d0*/ MOV R3, R4 ; /* 0x0000000400037202 */ /* 0x000fca0000000f00 */ /*35e0*/ @!P1 STS [R6+0x8], R3 ; /* 0x0000080306009388 */ /* 0x0001e80000000800 */ /*35f0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*3600*/ @P0 BRA 0x39a0 ; /* 0x0000039000000947 */ /* 0x000fea0003800000 */ /*3610*/ LDS R0, [0xc] ; /* 0x00000c00ff007984 */ /* 0x001e220000000800 */ /*3620*/ ISETP.GT.AND P0, PT, R2, 0x20, PT ; /* 0x000000200200780c */ /* 0x000fc40003f04270 */ /*3630*/ ISETP.GT.AND P1, PT, R2.reuse, 0x40, PT ; /* 0x000000400200780c */ /* 0x040fe20003f24270 */ /*3640*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e620000000c00 */ /*3650*/ ISETP.GT.AND P2, PT, R2.reuse, 0x60, PT ; /* 0x000000600200780c */ /* 0x040fe40003f44270 */ /*3660*/ ISETP.GT.AND P3, PT, R2.reuse, 0x80, PT ; /* 0x000000800200780c */ /* 0x040fe20003f64270 */ /*3670*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000eac0000000a00 */ /*3680*/ @P0 FADD R3, R3, R0 ; /* 0x0000000003030221 */ /* 0x001fe20000000000 */ /*3690*/ ISETP.GT.AND P0, PT, R2, 0xa0, PT ; /* 0x000000a00200780c */ /* 0x000fe20003f04270 */ /*36a0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc400078e00ff */ /*36b0*/ @P1 FADD R3, R3, R4 ; /* 0x0000000403031221 */ /* 0x002fe20000000000 */ /*36c0*/ ISETP.GT.AND P1, PT, R2, 0xc0, PT ; /* 0x000000c00200780c */ /* 0x000fc60003f24270 */ /*36d0*/ @P2 FADD R3, R3, R5 ; /* 0x0000000503032221 */ /* 0x000fe20000000000 */ /*36e0*/ ISETP.GE.AND P2, PT, R2, 0xe1, PT ; /* 0x000000e10200780c */ /* 0x000fc60003f46270 */ /*36f0*/ @P3 FADD R3, R3, R6 ; /* 0x0000000603033221 */ /* 0x000fc80000000000 */ /*3700*/ @P0 FADD R3, R3, R7 ; /* 0x0000000703030221 */ /* 0x000fc80000000000 */ /*3710*/ @P1 FADD R3, R3, R8 ; /* 0x0000000803031221 */ /* 0x004fe40000000000 */ /*3720*/ @!P2 BRA 0x39a0 ; /* 0x000002700000a947 */ /* 0x000fea0003800000 */ /*3730*/ FADD R3, R3, R9 ; /* 0x0000000903037221 */ /* 0x000fe20000000000 */ /*3740*/ BRA 0x39a0 ; /* 0x0000025000007947 */ /* 0x000fea0003800000 */ /*3750*/ S2R R3, SR_LANEID ; /* 0x0000000000037919 */ /* 0x000e680000000000 */ /*3760*/ SHFL.DOWN PT, R2, R7, 0x1, 0x1f ; /* 0x08201f0007027f89 */ /* 0x020ea200000e0000 */ /*3770*/ ISETP.GT.AND P0, PT, R3.reuse, 0x1e, PT ; /* 0x0000001e0300780c */ /* 0x042fe40003f04270 */ /*3780*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fd60003f25270 */ /*3790*/ @!P0 FADD R7, R2, R7 ; /* 0x0000000702078221 */ /* 0x004fe20000000000 */ /*37a0*/ ISETP.GT.AND P0, PT, R3, 0x1d, PT ; /* 0x0000001d0300780c */ /* 0x000fc80003f04270 */ /*37b0*/ SHFL.DOWN PT, R2, R7, 0x2, 0x1f ; /* 0x08401f0007027f89 */ /* 0x000e7200000e0000 */ /*37c0*/ @!P0 FADD R7, R7, R2 ; /* 0x0000000207078221 */ /* 0x002fe20000000000 */ /*37d0*/ ISETP.GT.AND P0, PT, R3, 0x1b, PT ; /* 0x0000001b0300780c */ /* 0x000fc80003f04270 */ /*37e0*/ SHFL.DOWN PT, R2, R7, 0x4, 0x1f ; /* 0x08801f0007027f89 */ /* 0x000e7200000e0000 */ /*37f0*/ @!P0 FADD R7, R7, R2 ; /* 0x0000000207078221 */ /* 0x002fe20000000000 */ /*3800*/ ISETP.GT.AND P0, PT, R3, 0x17, PT ; /* 0x000000170300780c */ /* 0x000fc80003f04270 */ /*3810*/ SHFL.DOWN PT, R2, R7, 0x8, 0x1f ; /* 0x09001f0007027f89 */ /* 0x000e7200000e0000 */ /*3820*/ @!P0 FADD R7, R7, R2 ; /* 0x0000000207078221 */ /* 0x002fe20000000000 */ /*3830*/ ISETP.GT.AND P0, PT, R3, 0xf, PT ; /* 0x0000000f0300780c */ /* 0x000fc40003f04270 */ /*3840*/ @!P1 SHF.R.S32.HI R3, RZ, 0x1f, R0 ; /* 0x0000001fff039819 */ /* 0x000fe40000011400 */ /*3850*/ SHFL.DOWN PT, R2, R7, 0x10, 0x1f ; /* 0x0a001f0007027f89 */ /* 0x000e6400000e0000 */ /*3860*/ @!P1 LEA.HI R3, R3, R0, RZ, 0x5 ; /* 0x0000000003039211 */ /* 0x000fc800078f28ff */ /*3870*/ @!P1 SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff039819 */ /* 0x000fc60000011403 */ /*3880*/ @!P0 FADD R7, R7, R2 ; /* 0x0000000207078221 */ /* 0x002fe20000000000 */ /*3890*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fe40003f05270 */ /*38a0*/ @!P1 SHF.L.U32 R2, R3, 0x2, RZ ; /* 0x0000000203029819 */ /* 0x000fe400000006ff */ /*38b0*/ MOV R3, R7 ; /* 0x0000000700037202 */ /* 0x000fca0000000f00 */ /*38c0*/ @!P1 STS [R2+0x8], R3 ; /* 0x0000080302009388 */ /* 0x0003e80000000800 */ /*38d0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*38e0*/ @P0 BRA 0x39a0 ; /* 0x000000b000000947 */ /* 0x000fea0003800000 */ /*38f0*/ LDS R0, [0xc] ; /* 0x00000c00ff007984 */ /* 0x002e680000000800 */ /*3900*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e280000000c00 */ /*3910*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea20000000a00 */ /*3920*/ FADD R3, R3, R0 ; /* 0x0000000003037221 */ /* 0x002fe20000000000 */ /*3930*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*3940*/ FADD R4, R3, R4 ; /* 0x0000000403047221 */ /* 0x001fc80000000000 */ /*3950*/ FADD R5, R4, R5 ; /* 0x0000000504057221 */ /* 0x000fc80000000000 */ /*3960*/ FADD R6, R5, R6 ; /* 0x0000000605067221 */ /* 0x000fc80000000000 */ /*3970*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x000fc80000000000 */ /*3980*/ FADD R8, R7, R8 ; /* 0x0000000807087221 */ /* 0x004fc80000000000 */ /*3990*/ FADD R3, R8, R9 ; /* 0x0000000908037221 */ /* 0x000fe40000000000 */ /*39a0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x003fea0003800000 */ /*39b0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fda0003f05270 */ /*39c0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*39d0*/ FADD R5, R3, c[0x0][0x178] ; /* 0x00005e0003057621 */ /* 0x000fe20000000000 */ /*39e0*/ MOV R2, c[0x0][0x168] ; /* 0x00005a0000027a02 */ /* 0x000fe40000000f00 */ /*39f0*/ MOV R3, c[0x0][0x16c] ; /* 0x00005b0000037a02 */ /* 0x000fca0000000f00 */ /*3a00*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*3a10*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*3a20*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*3a30*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x001fda0003f05270 */ /*3a40*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*3a50*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff057624 */ /* 0x000fe200078e00ff */ /*3a60*/ MOV R2, c[0x0][0x168] ; /* 0x00005a0000027a02 */ /* 0x000fe40000000f00 */ /*3a70*/ MOV R3, c[0x0][0x16c] ; /* 0x00005b0000037a02 */ /* 0x000fca0000000f00 */ /*3a80*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*3a90*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*3aa0*/ BRA 0x3aa0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*3ab0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3ac0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3ad0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3ae0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3af0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3b00*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3b10*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3b20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3b30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3b40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3b50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3b60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3b70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEjS6_fN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fe20000000a00 */ /*0030*/ BSSY B0, 0x2370 ; /* 0x0000233000007945 */ /* 0x000fe40003800000 */ /*0040*/ S2R R14, SR_TID.X ; /* 0x00000000000e7919 */ /* 0x000e620000002100 */ /*0050*/ SHF.L.U32 R15, R0, 0xc, RZ ; /* 0x0000000c000f7819 */ /* 0x001fc800000006ff */ /*0060*/ IADD3 R16, -R15, c[0x0][0x188], RZ ; /* 0x000062000f107a10 */ /* 0x000fe40007ffe1ff */ /*0070*/ MOV R20, R14 ; /* 0x0000000e00147202 */ /* 0x002fe40000000f00 */ /*0080*/ ISETP.GE.U32.AND P0, PT, R16, 0x1000, PT ; /* 0x000010001000780c */ /* 0x000fda0003f06070 */ /*0090*/ @!P0 BRA 0x12f0 ; /* 0x0000125000008947 */ /* 0x000fea0003800000 */ /*00a0*/ IADD3 R3, P0, R15, R20, RZ ; /* 0x000000140f037210 */ /* 0x000fc80007f1e0ff */ /*00b0*/ LEA.HI.X.SX32 R4, R20, RZ, 0x1, P0 ; /* 0x000000ff14047211 */ /* 0x000fe400000f0eff */ /*00c0*/ LEA R2, P0, R3, c[0x0][0x160], 0x2 ; /* 0x0000580003027a11 */ /* 0x000fc800078010ff */ /*00d0*/ LEA.HI.X R3, R3, c[0x0][0x164], R4, 0x2, P0 ; /* 0x0000590003037a11 */ /* 0x000fca00000f1404 */ /*00e0*/ LDG.E R4, [R2.64+0x400] ; /* 0x0004000602047981 */ /* 0x000ea8000c1e1900 */ /*00f0*/ LDG.E R5, [R2.64] ; /* 0x0000000602057981 */ /* 0x000ea8000c1e1900 */ /*0100*/ LDG.E R7, [R2.64+0x800] ; /* 0x0008000602077981 */ /* 0x000ee8000c1e1900 */ /*0110*/ LDG.E R9, [R2.64+0xc00] ; /* 0x000c000602097981 */ /* 0x000f28000c1e1900 */ /*0120*/ LDG.E R11, [R2.64+0x1000] ; /* 0x00100006020b7981 */ /* 0x000f68000c1e1900 */ /*0130*/ LDG.E R13, [R2.64+0x1400] ; /* 0x00140006020d7981 */ /* 0x000f68000c1e1900 */ /*0140*/ LDG.E R17, [R2.64+0x1800] ; /* 0x0018000602117981 */ /* 0x000f68000c1e1900 */ /*0150*/ LDG.E R19, [R2.64+0x1c00] ; /* 0x001c000602137981 */ /* 0x000f68000c1e1900 */ /*0160*/ LDG.E R21, [R2.64+0x2000] ; /* 0x0020000602157981 */ /* 0x000f68000c1e1900 */ /*0170*/ LDG.E R23, [R2.64+0x2400] ; /* 0x0024000602177981 */ /* 0x000f68000c1e1900 */ /*0180*/ LDG.E R25, [R2.64+0x2800] ; /* 0x0028000602197981 */ /* 0x000f68000c1e1900 */ /*0190*/ LDG.E R27, [R2.64+0x2c00] ; /* 0x002c0006021b7981 */ /* 0x000f68000c1e1900 */ /*01a0*/ LDG.E R29, [R2.64+0x3000] ; /* 0x00300006021d7981 */ /* 0x000f68000c1e1900 */ /*01b0*/ LDG.E R31, [R2.64+0x3400] ; /* 0x00340006021f7981 */ /* 0x000f68000c1e1900 */ /*01c0*/ LDG.E R33, [R2.64+0x3800] ; /* 0x0038000602217981 */ /* 0x000f68000c1e1900 */ /*01d0*/ LDG.E R35, [R2.64+0x3c00] ; /* 0x003c000602237981 */ /* 0x000f62000c1e1900 */ /*01e0*/ ULDC UR4, c[0x0][0x18c] ; /* 0x0000630000047ab9 */ /* 0x000fc40000000800 */ /*01f0*/ USHF.L.U32 UR4, UR4, 0xc, URZ ; /* 0x0000000c04047899 */ /* 0x000fcc000800063f */ /*0200*/ ISETP.GE.U32.AND P0, PT, R16, UR4, PT ; /* 0x0000000410007c0c */ /* 0x000fe2000bf06070 */ /*0210*/ FADD R4, R4, R5 ; /* 0x0000000504047221 */ /* 0x004fc80000000000 */ /*0220*/ FADD R4, R4, R7 ; /* 0x0000000704047221 */ /* 0x008fc80000000000 */ /*0230*/ FADD R4, R4, R9 ; /* 0x0000000904047221 */ /* 0x010fc80000000000 */ /*0240*/ FADD R4, R4, R11 ; /* 0x0000000b04047221 */ /* 0x020fc80000000000 */ /*0250*/ FADD R4, R4, R13 ; /* 0x0000000d04047221 */ /* 0x000fc80000000000 */ /*0260*/ FADD R4, R4, R17 ; /* 0x0000001104047221 */ /* 0x000fc80000000000 */ /*0270*/ FADD R4, R4, R19 ; /* 0x0000001304047221 */ /* 0x000fc80000000000 */ /*0280*/ FADD R4, R4, R21 ; /* 0x0000001504047221 */ /* 0x000fc80000000000 */ /*0290*/ FADD R4, R4, R23 ; /* 0x0000001704047221 */ /* 0x000fc80000000000 */ /*02a0*/ FADD R4, R4, R25 ; /* 0x0000001904047221 */ /* 0x000fc80000000000 */ /*02b0*/ FADD R4, R4, R27 ; /* 0x0000001b04047221 */ /* 0x000fc80000000000 */ /*02c0*/ FADD R4, R4, R29 ; /* 0x0000001d04047221 */ /* 0x000fc80000000000 */ /*02d0*/ FADD R4, R4, R31 ; /* 0x0000001f04047221 */ /* 0x000fc80000000000 */ /*02e0*/ FADD R4, R4, R33 ; /* 0x0000002104047221 */ /* 0x000fc80000000000 */ /*02f0*/ FADD R12, R4, R35 ; /* 0x00000023040c7221 */ /* 0x000fe20000000000 */ /*0300*/ @!P0 BRA 0x1080 ; /* 0x00000d7000008947 */ /* 0x000fea0003800000 */ /*0310*/ ULDC UR5, c[0x0][0x188] ; /* 0x0000620000057ab9 */ /* 0x000fe20000000800 */ /*0320*/ IADD3 R9, R15.reuse, UR4, RZ ; /* 0x000000040f097c10 */ /* 0x040fe2000fffe0ff */ /*0330*/ UIADD3 UR5, UR5, -0x1000, URZ ; /* 0xfffff00005057890 */ /* 0x000fe2000fffe03f */ /*0340*/ IADD3 R15, R15, UR4, R14 ; /* 0x000000040f0f7c10 */ /* 0x000fe4000fffe00e */ /*0350*/ IADD3 R7, R9.reuse, 0x300, RZ ; /* 0x0000030009077810 */ /* 0x040fe20007ffe0ff */ /*0360*/ IMAD.MOV.U32 R5, RZ, RZ, R9 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0009 */ /*0370*/ ISETP.GT.U32.AND P0, PT, R9, UR5, PT ; /* 0x0000000509007c0c */ /* 0x000fda000bf04070 */ /*0380*/ @P0 BRA 0x660 ; /* 0x000002d000000947 */ /* 0x000fea0003800000 */ /*0390*/ IADD3 R3, P0, R14, R9, RZ ; /* 0x000000090e037210 */ /* 0x000fc80007f1e0ff */ /*03a0*/ LEA.HI.X.SX32 R4, R14, RZ, 0x1, P0 ; /* 0x000000ff0e047211 */ /* 0x000fe400000f0eff */ /*03b0*/ LEA R2, P0, R3, c[0x0][0x160], 0x2 ; /* 0x0000580003027a11 */ /* 0x000fc800078010ff */ /*03c0*/ LEA.HI.X R3, R3, c[0x0][0x164], R4, 0x2, P0 ; /* 0x0000590003037a11 */ /* 0x000fca00000f1404 */ /*03d0*/ LDG.E R11, [R2.64] ; /* 0x00000006020b7981 */ /* 0x0000a8000c1e1900 */ /*03e0*/ LDG.E R16, [R2.64+0x400] ; /* 0x0004000602107981 */ /* 0x0000e8000c1e1900 */ /*03f0*/ LDG.E R18, [R2.64+0x800] ; /* 0x0008000602127981 */ /* 0x000128000c1e1900 */ /*0400*/ LDG.E R20, [R2.64+0xc00] ; /* 0x000c000602147981 */ /* 0x000168000c1e1900 */ /*0410*/ LDG.E R22, [R2.64+0x1000] ; /* 0x0010000602167981 */ /* 0x000168000c1e1900 */ /*0420*/ LDG.E R24, [R2.64+0x1400] ; /* 0x0014000602187981 */ /* 0x000168000c1e1900 */ /*0430*/ LDG.E R26, [R2.64+0x1800] ; /* 0x00180006021a7981 */ /* 0x000168000c1e1900 */ /*0440*/ LDG.E R28, [R2.64+0x1c00] ; /* 0x001c0006021c7981 */ /* 0x000168000c1e1900 */ /*0450*/ LDG.E R30, [R2.64+0x2000] ; /* 0x00200006021e7981 */ /* 0x000168000c1e1900 */ /*0460*/ LDG.E R32, [R2.64+0x2400] ; /* 0x0024000602207981 */ /* 0x000168000c1e1900 */ /*0470*/ LDG.E R34, [R2.64+0x2800] ; /* 0x0028000602227981 */ /* 0x000168000c1e1900 */ /*0480*/ LDG.E R36, [R2.64+0x2c00] ; /* 0x002c000602247981 */ /* 0x000168000c1e1900 */ /*0490*/ LDG.E R8, [R2.64+0x3000] ; /* 0x0030000602087981 */ /* 0x000168000c1e1900 */ /*04a0*/ LDG.E R4, [R2.64+0x3400] ; /* 0x0034000602047981 */ /* 0x000168000c1e1900 */ /*04b0*/ LDG.E R6, [R2.64+0x3800] ; /* 0x0038000602067981 */ /* 0x000168000c1e1900 */ /*04c0*/ LDG.E R10, [R2.64+0x3c00] ; /* 0x003c0006020a7981 */ /* 0x000164000c1e1900 */ /*04d0*/ IADD3 R2, -R9, c[0x0][0x188], RZ ; /* 0x0000620009027a10 */ /* 0x001fc80007ffe1ff */ /*04e0*/ ISETP.GE.U32.AND P0, PT, R2, UR4, PT ; /* 0x0000000402007c0c */ /* 0x000fe2000bf06070 */ /*04f0*/ FADD R11, R11, R12 ; /* 0x0000000c0b0b7221 */ /* 0x004fc80000000000 */ /*0500*/ FADD R11, R11, R16 ; /* 0x000000100b0b7221 */ /* 0x008fc80000000000 */ /*0510*/ FADD R11, R11, R18 ; /* 0x000000120b0b7221 */ /* 0x010fc80000000000 */ /*0520*/ FADD R11, R11, R20 ; /* 0x000000140b0b7221 */ /* 0x020fc80000000000 */ /*0530*/ FADD R11, R11, R22 ; /* 0x000000160b0b7221 */ /* 0x000fc80000000000 */ /*0540*/ FADD R11, R11, R24 ; /* 0x000000180b0b7221 */ /* 0x000fc80000000000 */ /*0550*/ FADD R11, R11, R26 ; /* 0x0000001a0b0b7221 */ /* 0x000fc80000000000 */ /*0560*/ FADD R11, R11, R28 ; /* 0x0000001c0b0b7221 */ /* 0x000fc80000000000 */ /*0570*/ FADD R11, R11, R30 ; /* 0x0000001e0b0b7221 */ /* 0x000fc80000000000 */ /*0580*/ FADD R11, R11, R32 ; /* 0x000000200b0b7221 */ /* 0x000fc80000000000 */ /*0590*/ FADD R11, R11, R34 ; /* 0x000000220b0b7221 */ /* 0x000fc80000000000 */ /*05a0*/ FADD R11, R11, R36 ; /* 0x000000240b0b7221 */ /* 0x000fc80000000000 */ /*05b0*/ FADD R11, R11, R8 ; /* 0x000000080b0b7221 */ /* 0x000fc80000000000 */ /*05c0*/ FADD R11, R11, R4 ; /* 0x000000040b0b7221 */ /* 0x000fc80000000000 */ /*05d0*/ FADD R11, R11, R6 ; /* 0x000000060b0b7221 */ /* 0x000fc80000000000 */ /*05e0*/ FADD R12, R11, R10 ; /* 0x0000000a0b0c7221 */ /* 0x000fe20000000000 */ /*05f0*/ @!P0 BRA 0x1080 ; /* 0x00000a8000008947 */ /* 0x000fea0003800000 */ /*0600*/ IADD3 R9, R9, UR4, RZ ; /* 0x0000000409097c10 */ /* 0x000fe4000fffe0ff */ /*0610*/ IADD3 R7, R7, UR4, RZ ; /* 0x0000000407077c10 */ /* 0x000fe4000fffe0ff */ /*0620*/ ISETP.GT.U32.AND P0, PT, R9, UR5, PT ; /* 0x0000000509007c0c */ /* 0x000fe4000bf04070 */ /*0630*/ IADD3 R5, R5, UR4, RZ ; /* 0x0000000405057c10 */ /* 0x000fe4000fffe0ff */ /*0640*/ IADD3 R15, R15, UR4, RZ ; /* 0x000000040f0f7c10 */ /* 0x000fd2000fffe0ff */ /*0650*/ @!P0 BRA 0x390 ; /* 0xfffffd3000008947 */ /* 0x000fea000383ffff */ /*0660*/ ISETP.GE.U32.AND P0, PT, R9, c[0x0][0x188], PT ; /* 0x0000620009007a0c */ /* 0x000fda0003f06070 */ /*0670*/ @P0 BRA 0x1080 ; /* 0x00000a0000000947 */ /* 0x000fea0003800000 */ /*0680*/ IADD3 R13, -R9, c[0x0][0x188], RZ ; /* 0x00006200090d7a10 */ /* 0x000fe20007ffe1ff */ /*0690*/ BSSY B1, 0x1080 ; /* 0x000009e000017945 */ /* 0x000fe60003800000 */ /*06a0*/ ISETP.GE.AND P0, PT, R14, R13, PT ; /* 0x0000000d0e00720c */ /* 0x000fda0003f06270 */ /*06b0*/ @P0 BRA 0x1070 ; /* 0x000009b000000947 */ /* 0x000fea0003800000 */ /*06c0*/ LOP3.LUT R2, RZ, R14, RZ, 0x33, !PT ; /* 0x0000000eff027212 */ /* 0x000fe200078e33ff */ /*06d0*/ BSSY B2, 0x7f0 ; /* 0x0000011000027945 */ /* 0x000fe60003800000 */ /*06e0*/ IADD3 R3, -R9, c[0x0][0x188], R2 ; /* 0x0000620009037a10 */ /* 0x000fc80007ffe102 */ /*06f0*/ LEA.HI R2, R3.reuse, 0x1, RZ, 0x18 ; /* 0x0000000103027811 */ /* 0x040fe400078fc0ff */ /*0700*/ ISETP.GE.U32.AND P1, PT, R3, 0x300, PT ; /* 0x000003000300780c */ /* 0x000fe40003f26070 */ /*0710*/ LOP3.LUT P0, R2, R2, 0x3, RZ, 0xc0, !PT ; /* 0x0000000302027812 */ /* 0x000fda000780c0ff */ /*0720*/ @!P0 BRA 0x7e0 ; /* 0x000000b000008947 */ /* 0x000fea0003800000 */ /*0730*/ S2R R14, SR_TID.X ; /* 0x00000000000e7919 */ /* 0x000e220000002100 */ /*0740*/ MOV R4, R2 ; /* 0x0000000200047202 */ /* 0x000fc60000000f00 */ /*0750*/ MOV R2, 0x4 ; /* 0x0000000400027802 */ /* 0x000fca0000000f00 */ /*0760*/ IMAD.WIDE.U32 R2, R15, R2, c[0x0][0x160] ; /* 0x000058000f027625 */ /* 0x000fcc00078e0002 */ /*0770*/ LDG.E R3, [R2.64] ; /* 0x0000000602037981 */ /* 0x000ea2000c1e1900 */ /*0780*/ IADD3 R4, R4, -0x1, RZ ; /* 0xffffffff04047810 */ /* 0x000fe40007ffe0ff */ /*0790*/ IADD3 R14, R14, 0x100, RZ ; /* 0x000001000e0e7810 */ /* 0x001fe40007ffe0ff */ /*07a0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f05270 */ /*07b0*/ IADD3 R15, R15, 0x100, RZ ; /* 0x000001000f0f7810 */ /* 0x000fe20007ffe0ff */ /*07c0*/ FADD R12, R3, R12 ; /* 0x0000000c030c7221 */ /* 0x004fd40000000000 */ /*07d0*/ @P0 BRA 0x750 ; /* 0xffffff7000000947 */ /* 0x000fea000383ffff */ /*07e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*07f0*/ @!P1 BRA 0x1070 ; /* 0x0000087000009947 */ /* 0x000fea0003800000 */ /*0800*/ IMAD.IADD R2, R13, 0x1, -R14 ; /* 0x000000010d027824 */ /* 0x000fe200078e0a0e */ /*0810*/ BSSY B2, 0xce0 ; /* 0x000004c000027945 */ /* 0x000fe20003800000 */ /*0820*/ IADD3 R15, R14.reuse, R7, RZ ; /* 0x000000070e0f7210 */ /* 0x040fe40007ffe0ff */ /*0830*/ IADD3 R18, R14, R5, RZ ; /* 0x000000050e127210 */ /* 0x000fe40007ffe0ff */ /*0840*/ ISETP.GT.AND P1, PT, R2, 0xc00, PT ; /* 0x00000c000200780c */ /* 0x000fe40003f24270 */ /*0850*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fd60003f0f070 */ /*0860*/ @!P1 BRA 0xcd0 ; /* 0x0000046000009947 */ /* 0x000fea0003800000 */ /*0870*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0880*/ IADD3 R19, R13, -0xc00, RZ ; /* 0xfffff4000d137810 */ /* 0x000fe40007ffe0ff */ /*0890*/ MOV R16, 0x4 ; /* 0x0000000400107802 */ /* 0x000fe40000000f00 */ /*08a0*/ IADD3 R5, R15.reuse, -0x200, RZ ; /* 0xfffffe000f057810 */ /* 0x040fe40007ffe0ff */ /*08b0*/ IADD3 R9, R15, -0x100, RZ ; /* 0xffffff000f097810 */ /* 0x000fe20007ffe0ff */ /*08c0*/ IMAD.WIDE.U32 R2, R18, R16, c[0x0][0x160] ; /* 0x0000580012027625 */ /* 0x000fc800078e0010 */ /*08d0*/ IMAD.WIDE.U32 R4, R5, R16.reuse, c[0x0][0x160] ; /* 0x0000580005047625 */ /* 0x080fe200078e0010 */ /*08e0*/ LDG.E R21, [R2.64] ; /* 0x0000000602157981 */ /* 0x0000a6000c1e1900 */ /*08f0*/ IMAD.WIDE.U32 R8, R9, R16.reuse, c[0x0][0x160] ; /* 0x0000580009087625 */ /* 0x080fe200078e0010 */ /*0900*/ LDG.E R20, [R4.64] ; /* 0x0000000604147981 */ /* 0x0002e2000c1e1900 */ /*0910*/ IADD3 R29, R18, 0x400, RZ ; /* 0x00000400121d7810 */ /* 0x000fe40007ffe0ff */ /*0920*/ IMAD.WIDE.U32 R10, R15.reuse, R16, c[0x0][0x160] ; /* 0x000058000f0a7625 */ /* 0x040fe200078e0010 */ /*0930*/ LDG.E R22, [R8.64] ; /* 0x0000000608167981 */ /* 0x000962000c1e1900 */ /*0940*/ IADD3 R31, R15, 0x200, RZ ; /* 0x000002000f1f7810 */ /* 0x000fc40007ffe0ff */ /*0950*/ IMAD.WIDE.U32 R28, R29, R16.reuse, c[0x0][0x160] ; /* 0x000058001d1c7625 */ /* 0x080fe200078e0010 */ /*0960*/ LDG.E R23, [R10.64] ; /* 0x000000060a177981 */ /* 0x000962000c1e1900 */ /*0970*/ IADD3 R7, R15, 0x300, RZ ; /* 0x000003000f077810 */ /* 0x000fe40007ffe0ff */ /*0980*/ IMAD.WIDE.U32 R30, R31, R16.reuse, c[0x0][0x160] ; /* 0x000058001f1e7625 */ /* 0x080fe200078e0010 */ /*0990*/ LDG.E R24, [R28.64] ; /* 0x000000061c187981 */ /* 0x000962000c1e1900 */ /*09a0*/ IADD3 R3, R15, 0x400, RZ ; /* 0x000004000f037810 */ /* 0x001fe40007ffe0ff */ /*09b0*/ IMAD.WIDE.U32 R6, R7, R16, c[0x0][0x160] ; /* 0x0000580007067625 */ /* 0x000fe200078e0010 */ /*09c0*/ LDG.E R25, [R30.64] ; /* 0x000000061e197981 */ /* 0x000162000c1e1900 */ /*09d0*/ IADD3 R5, R18, 0x800, RZ ; /* 0x0000080012057810 */ /* 0x002fc40007ffe0ff */ /*09e0*/ IMAD.WIDE.U32 R8, R3, R16.reuse, c[0x0][0x160] ; /* 0x0000580003087625 */ /* 0x090fe200078e0010 */ /*09f0*/ LDG.E R26, [R6.64] ; /* 0x00000006061a7981 */ /* 0x000322000c1e1900 */ /*0a00*/ IADD3 R3, R15, 0x600, RZ ; /* 0x000006000f037810 */ /* 0x000fe40007ffe0ff */ /*0a10*/ IMAD.WIDE.U32 R10, R5, R16.reuse, c[0x0][0x160] ; /* 0x00005800050a7625 */ /* 0x080fe200078e0010 */ /*0a20*/ LDG.E R27, [R8.64] ; /* 0x00000006081b7981 */ /* 0x000322000c1e1900 */ /*0a30*/ IADD3 R5, R15, 0x700, RZ ; /* 0x000007000f057810 */ /* 0x000fe40007ffe0ff */ /*0a40*/ IMAD.WIDE.U32 R2, R3, R16, c[0x0][0x160] ; /* 0x0000580003027625 */ /* 0x000fe200078e0010 */ /*0a50*/ LDG.E R28, [R10.64] ; /* 0x000000060a1c7981 */ /* 0x000322000c1e1900 */ /*0a60*/ IADD3 R17, R15, 0x800, RZ ; /* 0x000008000f117810 */ /* 0x000fc40007ffe0ff */ /*0a70*/ IMAD.WIDE.U32 R4, R5, R16.reuse, c[0x0][0x160] ; /* 0x0000580005047625 */ /* 0x080fe200078e0010 */ /*0a80*/ LDG.E R29, [R2.64] ; /* 0x00000006021d7981 */ /* 0x000322000c1e1900 */ /*0a90*/ IADD3 R31, R18, 0xc00, RZ ; /* 0x00000c00121f7810 */ /* 0x001fe40007ffe0ff */ /*0aa0*/ IMAD.WIDE.U32 R6, R17, R16.reuse, c[0x0][0x160] ; /* 0x0000580011067625 */ /* 0x082fe200078e0010 */ /*0ab0*/ IADD3 R17, R15, 0xa00, RZ ; /* 0x00000a000f117810 */ /* 0x000fe20007ffe0ff */ /*0ac0*/ LDG.E R4, [R4.64] ; /* 0x0000000604047981 */ /* 0x000f24000c1e1900 */ /*0ad0*/ IMAD.WIDE.U32 R8, R31, R16.reuse, c[0x0][0x160] ; /* 0x000058001f087625 */ /* 0x080fe200078e0010 */ /*0ae0*/ IADD3 R31, R15, 0xb00, RZ ; /* 0x00000b000f1f7810 */ /* 0x000fe20007ffe0ff */ /*0af0*/ LDG.E R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000f24000c1e1900 */ /*0b00*/ IMAD.WIDE.U32 R10, R17, R16.reuse, c[0x0][0x160] ; /* 0x00005800110a7625 */ /* 0x080fe200078e0010 */ /*0b10*/ IADD3 R17, R15, 0xc00, RZ ; /* 0x00000c000f117810 */ /* 0x000fe20007ffe0ff */ /*0b20*/ LDG.E R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000f24000c1e1900 */ /*0b30*/ IMAD.WIDE.U32 R2, R31, R16, c[0x0][0x160] ; /* 0x000058001f027625 */ /* 0x000fc400078e0010 */ /*0b40*/ LDG.E R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000f24000c1e1900 */ /*0b50*/ IMAD.WIDE.U32 R16, R17, R16, c[0x0][0x160] ; /* 0x0000580011107625 */ /* 0x000fe400078e0010 */ /*0b60*/ LDG.E R2, [R2.64] ; /* 0x0000000602027981 */ /* 0x000f28000c1e1900 */ /*0b70*/ LDG.E R16, [R16.64] ; /* 0x0000000610107981 */ /* 0x000f22000c1e1900 */ /*0b80*/ IADD3 R14, R14, 0x1000, RZ ; /* 0x000010000e0e7810 */ /* 0x000fe40007ffe0ff */ /*0b90*/ IADD3 R15, R15, 0x1000, RZ ; /* 0x000010000f0f7810 */ /* 0x000fc40007ffe0ff */ /*0ba0*/ ISETP.GE.AND P1, PT, R14, R19, PT ; /* 0x000000130e00720c */ /* 0x000fe40003f26270 */ /*0bb0*/ IADD3 R18, R18, 0x1000, RZ ; /* 0x0000100012127810 */ /* 0x000fe20007ffe0ff */ /*0bc0*/ FADD R21, R21, R12 ; /* 0x0000000c15157221 */ /* 0x004fc80000000000 */ /*0bd0*/ FADD R21, R21, R20 ; /* 0x0000001415157221 */ /* 0x008fc80000000000 */ /*0be0*/ FADD R22, R21, R22 ; /* 0x0000001615167221 */ /* 0x020fc80000000000 */ /*0bf0*/ FADD R23, R22, R23 ; /* 0x0000001716177221 */ /* 0x000fc80000000000 */ /*0c00*/ FADD R24, R23, R24 ; /* 0x0000001817187221 */ /* 0x000fc80000000000 */ /*0c10*/ FADD R25, R24, R25 ; /* 0x0000001918197221 */ /* 0x000fc80000000000 */ /*0c20*/ FADD R26, R25, R26 ; /* 0x0000001a191a7221 */ /* 0x010fc80000000000 */ /*0c30*/ FADD R27, R26, R27 ; /* 0x0000001b1a1b7221 */ /* 0x000fc80000000000 */ /*0c40*/ FADD R28, R27, R28 ; /* 0x0000001c1b1c7221 */ /* 0x000fc80000000000 */ /*0c50*/ FADD R29, R28, R29 ; /* 0x0000001d1c1d7221 */ /* 0x000fc80000000000 */ /*0c60*/ FADD R29, R29, R4 ; /* 0x000000041d1d7221 */ /* 0x000fc80000000000 */ /*0c70*/ FADD R29, R29, R6 ; /* 0x000000061d1d7221 */ /* 0x000fc80000000000 */ /*0c80*/ FADD R29, R29, R8 ; /* 0x000000081d1d7221 */ /* 0x000fc80000000000 */ /*0c90*/ FADD R29, R29, R10 ; /* 0x0000000a1d1d7221 */ /* 0x000fc80000000000 */ /*0ca0*/ FADD R29, R29, R2 ; /* 0x000000021d1d7221 */ /* 0x000fc80000000000 */ /*0cb0*/ FADD R12, R29, R16 ; /* 0x000000101d0c7221 */ /* 0x000fe20000000000 */ /*0cc0*/ @!P1 BRA 0x890 ; /* 0xfffffbc000009947 */ /* 0x000fea000383ffff */ /*0cd0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0ce0*/ IMAD.IADD R2, R13, 0x1, -R14 ; /* 0x000000010d027824 */ /* 0x000fe200078e0a0e */ /*0cf0*/ BSSY B2, 0xf60 ; /* 0x0000026000027945 */ /* 0x000fe80003800000 */ /*0d00*/ ISETP.GT.AND P1, PT, R2, 0x400, PT ; /* 0x000004000200780c */ /* 0x000fda0003f24270 */ /*0d10*/ @!P1 BRA 0xf50 ; /* 0x0000023000009947 */ /* 0x000fea0003800000 */ /*0d20*/ MOV R23, 0x4 ; /* 0x0000000400177802 */ /* 0x000fe40000000f00 */ /*0d30*/ IADD3 R4, R15.reuse, -0x200, RZ ; /* 0xfffffe000f047810 */ /* 0x040fe40007ffe0ff */ /*0d40*/ IADD3 R6, R15, -0x100, RZ ; /* 0xffffff000f067810 */ /* 0x000fe20007ffe0ff */ /*0d50*/ IMAD.WIDE.U32 R2, R18, R23, c[0x0][0x160] ; /* 0x0000580012027625 */ /* 0x000fc800078e0017 */ /*0d60*/ IMAD.WIDE.U32 R4, R4, R23.reuse, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x080fe200078e0017 */ /*0d70*/ LDG.E R19, [R2.64] ; /* 0x0000000602137981 */ /* 0x0000a6000c1e1900 */ /*0d80*/ IMAD.WIDE.U32 R6, R6, R23.reuse, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x080fe200078e0017 */ /*0d90*/ LDG.E R20, [R4.64] ; /* 0x0000000604147981 */ /* 0x0002e2000c1e1900 */ /*0da0*/ IADD3 R10, R18, 0x400, RZ ; /* 0x00000400120a7810 */ /* 0x000fe40007ffe0ff */ /*0db0*/ IMAD.WIDE.U32 R8, R15.reuse, R23.reuse, c[0x0][0x160] ; /* 0x000058000f087625 */ /* 0x0c0fe200078e0017 */ /*0dc0*/ IADD3 R16, R15.reuse, 0x200, RZ ; /* 0x000002000f107810 */ /* 0x040fe20007ffe0ff */ /*0dd0*/ LDG.E R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000f24000c1e1900 */ /*0de0*/ IMAD.WIDE.U32 R10, R10, R23.reuse, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x080fe200078e0017 */ /*0df0*/ IADD3 R22, R15.reuse, 0x300, RZ ; /* 0x000003000f167810 */ /* 0x040fe20007ffe0ff */ /*0e00*/ LDG.E R9, [R8.64] ; /* 0x0000000608097981 */ /* 0x000f64000c1e1900 */ /*0e10*/ IMAD.WIDE.U32 R16, R16, R23.reuse, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x080fe200078e0017 */ /*0e20*/ IADD3 R21, R15, 0x400, RZ ; /* 0x000004000f157810 */ /* 0x000fe20007ffe0ff */ /*0e30*/ LDG.E R11, [R10.64] ; /* 0x000000060a0b7981 */ /* 0x000f64000c1e1900 */ /*0e40*/ IMAD.WIDE.U32 R2, R22, R23, c[0x0][0x160] ; /* 0x0000580016027625 */ /* 0x001fc400078e0017 */ /*0e50*/ LDG.E R17, [R16.64] ; /* 0x0000000610117981 */ /* 0x000f64000c1e1900 */ /*0e60*/ IMAD.WIDE.U32 R4, R21, R23, c[0x0][0x160] ; /* 0x0000580015047625 */ /* 0x002fe400078e0017 */ /*0e70*/ LDG.E R3, [R2.64] ; /* 0x0000000602037981 */ /* 0x000f68000c1e1900 */ /*0e80*/ LDG.E R5, [R4.64] ; /* 0x0000000604057981 */ /* 0x000f62000c1e1900 */ /*0e90*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0ea0*/ IADD3 R14, R14, 0x800, RZ ; /* 0x000008000e0e7810 */ /* 0x000fc40007ffe0ff */ /*0eb0*/ IADD3 R15, R15, 0x800, RZ ; /* 0x000008000f0f7810 */ /* 0x000fe40007ffe0ff */ /*0ec0*/ IADD3 R18, R18, 0x800, RZ ; /* 0x0000080012127810 */ /* 0x000fe20007ffe0ff */ /*0ed0*/ FADD R19, R12, R19 ; /* 0x000000130c137221 */ /* 0x004fc80000000000 */ /*0ee0*/ FADD R19, R19, R20 ; /* 0x0000001413137221 */ /* 0x008fc80000000000 */ /*0ef0*/ FADD R6, R19, R6 ; /* 0x0000000613067221 */ /* 0x010fc80000000000 */ /*0f00*/ FADD R6, R6, R9 ; /* 0x0000000906067221 */ /* 0x020fc80000000000 */ /*0f10*/ FADD R6, R6, R11 ; /* 0x0000000b06067221 */ /* 0x000fc80000000000 */ /*0f20*/ FADD R6, R6, R17 ; /* 0x0000001106067221 */ /* 0x000fc80000000000 */ /*0f30*/ FADD R6, R6, R3 ; /* 0x0000000306067221 */ /* 0x000fc80000000000 */ /*0f40*/ FADD R12, R6, R5 ; /* 0x00000005060c7221 */ /* 0x000fe40000000000 */ /*0f50*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0f60*/ ISETP.LT.OR P0, PT, R14, R13, P0 ; /* 0x0000000d0e00720c */ /* 0x000fda0000701670 */ /*0f70*/ @!P0 BRA 0x1070 ; /* 0x000000f000008947 */ /* 0x000fea0003800000 */ /*0f80*/ MOV R7, 0x4 ; /* 0x0000000400077802 */ /* 0x000fe40000000f00 */ /*0f90*/ IADD3 R2, R15.reuse, -0x200, RZ ; /* 0xfffffe000f027810 */ /* 0x040fe40007ffe0ff */ /*0fa0*/ IADD3 R4, R15, -0x100, RZ ; /* 0xffffff000f047810 */ /* 0x000fe20007ffe0ff */ /*0fb0*/ IMAD.WIDE.U32 R18, R18, R7, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x000fc800078e0007 */ /*0fc0*/ IMAD.WIDE.U32 R2, R2, R7.reuse, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x080fe400078e0007 */ /*0fd0*/ LDG.E R19, [R18.64] ; /* 0x0000000612137981 */ /* 0x000ea4000c1e1900 */ /*0fe0*/ IMAD.WIDE.U32 R4, R4, R7.reuse, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x080fe400078e0007 */ /*0ff0*/ LDG.E R3, [R2.64] ; /* 0x0000000602037981 */ /* 0x000ee4000c1e1900 */ /*1000*/ IMAD.WIDE.U32 R6, R15, R7, c[0x0][0x160] ; /* 0x000058000f067625 */ /* 0x000fe400078e0007 */ /*1010*/ LDG.E R5, [R4.64] ; /* 0x0000000604057981 */ /* 0x000f28000c1e1900 */ /*1020*/ LDG.E R7, [R6.64] ; /* 0x0000000606077981 */ /* 0x000f62000c1e1900 */ /*1030*/ FADD R12, R12, R19 ; /* 0x000000130c0c7221 */ /* 0x004fc80000000000 */ /*1040*/ FADD R12, R12, R3 ; /* 0x000000030c0c7221 */ /* 0x008fc80000000000 */ /*1050*/ FADD R12, R12, R5 ; /* 0x000000050c0c7221 */ /* 0x010fc80000000000 */ /*1060*/ FADD R12, R12, R7 ; /* 0x000000070c0c7221 */ /* 0x020fe40000000000 */ /*1070*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1080*/ S2R R3, SR_LANEID ; /* 0x0000000000037919 */ /* 0x000e220000000000 */ /*1090*/ MOV R9, R12 ; /* 0x0000000c00097202 */ /* 0x000fc60000000f00 */ /*10a0*/ S2R R14, SR_TID.X ; /* 0x00000000000e7919 */ /* 0x000e680000002100 */ /*10b0*/ SHFL.DOWN PT, R2, R9, 0x1, 0x1f ; /* 0x08201f0009027f89 */ /* 0x000ea200000e0000 */ /*10c0*/ ISETP.GT.AND P0, PT, R3.reuse, 0x1e, PT ; /* 0x0000001e0300780c */ /* 0x041fe40003f04270 */ /*10d0*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fd60003f25270 */ /*10e0*/ @!P0 FADD R9, R2, R9 ; /* 0x0000000902098221 */ /* 0x004fe20000000000 */ /*10f0*/ ISETP.GT.AND P0, PT, R3, 0x1d, PT ; /* 0x0000001d0300780c */ /* 0x000fc80003f04270 */ /*1100*/ SHFL.DOWN PT, R2, R9, 0x2, 0x1f ; /* 0x08401f0009027f89 */ /* 0x000e3200000e0000 */ /*1110*/ @!P0 FADD R9, R9, R2 ; /* 0x0000000209098221 */ /* 0x001fe20000000000 */ /*1120*/ ISETP.GT.AND P0, PT, R3, 0x1b, PT ; /* 0x0000001b0300780c */ /* 0x000fc80003f04270 */ /*1130*/ SHFL.DOWN PT, R2, R9, 0x4, 0x1f ; /* 0x08801f0009027f89 */ /* 0x000e3200000e0000 */ /*1140*/ @!P0 FADD R9, R9, R2 ; /* 0x0000000209098221 */ /* 0x001fe20000000000 */ /*1150*/ ISETP.GT.AND P0, PT, R3, 0x17, PT ; /* 0x000000170300780c */ /* 0x000fc80003f04270 */ /*1160*/ SHFL.DOWN PT, R2, R9, 0x8, 0x1f ; /* 0x09001f0009027f89 */ /* 0x000e3200000e0000 */ /*1170*/ @!P0 FADD R9, R9, R2 ; /* 0x0000000209098221 */ /* 0x001fe20000000000 */ /*1180*/ ISETP.GT.AND P0, PT, R3, 0xf, PT ; /* 0x0000000f0300780c */ /* 0x000fc40003f04270 */ /*1190*/ @!P1 SHF.R.S32.HI R3, RZ, 0x1f, R14 ; /* 0x0000001fff039819 */ /* 0x002fe4000001140e */ /*11a0*/ SHFL.DOWN PT, R2, R9, 0x10, 0x1f ; /* 0x0a001f0009027f89 */ /* 0x000e2400000e0000 */ /*11b0*/ @!P1 LEA.HI R3, R3, R14, RZ, 0x5 ; /* 0x0000000e03039211 */ /* 0x000fc800078f28ff */ /*11c0*/ @!P1 SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff039819 */ /* 0x000fc60000011403 */ /*11d0*/ @!P0 FADD R9, R9, R2 ; /* 0x0000000209098221 */ /* 0x001fe20000000000 */ /*11e0*/ ISETP.NE.AND P0, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x000fe20003f05270 */ /*11f0*/ @!P1 IMAD.SHL.U32 R2, R3, 0x4, RZ ; /* 0x0000000403029824 */ /* 0x000fca00078e00ff */ /*1200*/ @!P1 STS [R2+0x8], R9 ; /* 0x0000080902009388 */ /* 0x0001e80000000800 */ /*1210*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1220*/ @P0 BRA 0x2360 ; /* 0x0000113000000947 */ /* 0x000fea0003800000 */ /*1230*/ LDS R2, [0xc] ; /* 0x00000c00ff027984 */ /* 0x001e220000000800 */ /*1240*/ MOV R14, RZ ; /* 0x000000ff000e7202 */ /* 0x000fc60000000f00 */ /*1250*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e680000000c00 */ /*1260*/ LDS.64 R10, [0x20] ; /* 0x00002000ff0a7984 */ /* 0x000ea20000000a00 */ /*1270*/ FADD R9, R9, R2 ; /* 0x0000000209097221 */ /* 0x001fc80000000000 */ /*1280*/ FADD R4, R9, R4 ; /* 0x0000000409047221 */ /* 0x002fc80000000000 */ /*1290*/ FADD R5, R4, R5 ; /* 0x0000000504057221 */ /* 0x000fc80000000000 */ /*12a0*/ FADD R6, R5, R6 ; /* 0x0000000605067221 */ /* 0x000fc80000000000 */ /*12b0*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x000fc80000000000 */ /*12c0*/ FADD R10, R7, R10 ; /* 0x0000000a070a7221 */ /* 0x004fc80000000000 */ /*12d0*/ FADD R9, R10, R11 ; /* 0x0000000b0a097221 */ /* 0x000fe20000000000 */ /*12e0*/ BRA 0x2360 ; /* 0x0000107000007947 */ /* 0x000fea0003800000 */ /*12f0*/ ISETP.GE.AND P0, PT, R20, R16, PT ; /* 0x000000101400720c */ /* 0x000fe20003f06270 */ /*1300*/ BSSY B1, 0x1d60 ; /* 0x00000a5000017945 */ /* 0x000fe20003800000 */ /*1310*/ MOV R18, RZ ; /* 0x000000ff00127202 */ /* 0x000fd60000000f00 */ /*1320*/ @P0 BRA 0x1d50 ; /* 0x00000a2000000947 */ /* 0x000fea0003800000 */ /*1330*/ IADD3 R18, R15, R20, RZ ; /* 0x000000140f127210 */ /* 0x000fe20007ffe0ff */ /*1340*/ IMAD.MOV.U32 R19, RZ, RZ, 0x4 ; /* 0x00000004ff137424 */ /* 0x000fc800078e00ff */ /*1350*/ IMAD.WIDE.U32 R18, R18, R19, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x000fcc00078e0013 */ /*1360*/ LDG.E R18, [R18.64] ; /* 0x0000000612127981 */ /* 0x000162000c1e1900 */ /*1370*/ IADD3 R20, R20, 0x100, RZ ; /* 0x0000010014147810 */ /* 0x000fc80007ffe0ff */ /*1380*/ ISETP.GE.AND P0, PT, R20, R16, PT ; /* 0x000000101400720c */ /* 0x000fda0003f06270 */ /*1390*/ @P0 BRA 0x1d50 ; /* 0x000009b000000947 */ /* 0x000fea0003800000 */ /*13a0*/ LOP3.LUT R2, RZ, R20, RZ, 0x33, !PT ; /* 0x00000014ff027212 */ /* 0x001fe200078e33ff */ /*13b0*/ BSSY B2, 0x14d0 ; /* 0x0000011000027945 */ /* 0x000fe60003800000 */ /*13c0*/ IADD3 R3, -R15, c[0x0][0x188], R2 ; /* 0x000062000f037a10 */ /* 0x000fc80007ffe102 */ /*13d0*/ LEA.HI R2, R3.reuse, 0x1, RZ, 0x18 ; /* 0x0000000103027811 */ /* 0x040fe400078fc0ff */ /*13e0*/ ISETP.GE.U32.AND P1, PT, R3, 0x300, PT ; /* 0x000003000300780c */ /* 0x000fe40003f26070 */ /*13f0*/ LOP3.LUT P0, R2, R2, 0x3, RZ, 0xc0, !PT ; /* 0x0000000302027812 */ /* 0x000fda000780c0ff */ /*1400*/ @!P0 BRA 0x14c0 ; /* 0x000000b000008947 */ /* 0x000fea0003800000 */ /*1410*/ MOV R4, R2 ; /* 0x0000000200047202 */ /* 0x000fe40000000f00 */ /*1420*/ IADD3 R5, R15, R20, RZ ; /* 0x000000140f057210 */ /* 0x000fe40007ffe0ff */ /*1430*/ MOV R2, 0x4 ; /* 0x0000000400027802 */ /* 0x000fca0000000f00 */ /*1440*/ IMAD.WIDE.U32 R2, R5, R2, c[0x0][0x160] ; /* 0x0000580005027625 */ /* 0x000fcc00078e0002 */ /*1450*/ LDG.E R3, [R2.64] ; /* 0x0000000602037981 */ /* 0x000ea2000c1e1900 */ /*1460*/ IADD3 R4, R4, -0x1, RZ ; /* 0xffffffff04047810 */ /* 0x000fe40007ffe0ff */ /*1470*/ IADD3 R20, R20, 0x100, RZ ; /* 0x0000010014147810 */ /* 0x000fe40007ffe0ff */ /*1480*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f05270 */ /*1490*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe20007ffe0ff */ /*14a0*/ FADD R18, R3, R18 ; /* 0x0000001203127221 */ /* 0x024fd40000000000 */ /*14b0*/ @P0 BRA 0x1430 ; /* 0xffffff7000000947 */ /* 0x000fea000383ffff */ /*14c0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*14d0*/ @!P1 BRA 0x1d50 ; /* 0x0000087000009947 */ /* 0x000fea0003800000 */ /*14e0*/ IMAD.IADD R2, R16, 0x1, -R20 ; /* 0x0000000110027824 */ /* 0x000fe200078e0a14 */ /*14f0*/ BSSY B2, 0x19b0 ; /* 0x000004b000027945 */ /* 0x000fe20003800000 */ /*1500*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1510*/ IADD3 R19, R20, 0x300, R15 ; /* 0x0000030014137810 */ /* 0x000fe40007ffe00f */ /*1520*/ ISETP.GT.AND P1, PT, R2, 0xc00, PT ; /* 0x00000c000200780c */ /* 0x000fda0003f24270 */ /*1530*/ @!P1 BRA 0x19a0 ; /* 0x0000046000009947 */ /* 0x000fea0003800000 */ /*1540*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1550*/ IADD3 R17, R16, -0xc00, RZ ; /* 0xfffff40010117810 */ /* 0x000fe40007ffe0ff */ /*1560*/ IADD3 R3, R15, R20, RZ ; /* 0x000000140f037210 */ /* 0x000fe40007ffe0ff */ /*1570*/ MOV R12, 0x4 ; /* 0x00000004000c7802 */ /* 0x000fe40000000f00 */ /*1580*/ IADD3 R7, R19.reuse, -0x200, RZ ; /* 0xfffffe0013077810 */ /* 0x040fe40007ffe0ff */ /*1590*/ IADD3 R9, R19, -0x100, RZ ; /* 0xffffff0013097810 */ /* 0x000fe20007ffe0ff */ /*15a0*/ IMAD.WIDE.U32 R2, R3, R12, c[0x0][0x160] ; /* 0x0000580003027625 */ /* 0x000fc800078e000c */ /*15b0*/ IMAD.WIDE.U32 R6, R7, R12.reuse, c[0x0][0x160] ; /* 0x0000580007067625 */ /* 0x080fe200078e000c */ /*15c0*/ LDG.E R21, [R2.64] ; /* 0x0000000602157981 */ /* 0x0000a6000c1e1900 */ /*15d0*/ IMAD.WIDE.U32 R8, R9, R12.reuse, c[0x0][0x160] ; /* 0x0000580009087625 */ /* 0x080fe200078e000c */ /*15e0*/ LDG.E R27, [R6.64] ; /* 0x00000006061b7981 */ /* 0x0002e2000c1e1900 */ /*15f0*/ IADD3 R31, R15, 0x400, R20 ; /* 0x000004000f1f7810 */ /* 0x000fe40007ffe014 */ /*1600*/ IMAD.WIDE.U32 R10, R19.reuse, R12, c[0x0][0x160] ; /* 0x00005800130a7625 */ /* 0x040fe200078e000c */ /*1610*/ LDG.E R26, [R8.64] ; /* 0x00000006081a7981 */ /* 0x0008e2000c1e1900 */ /*1620*/ IADD3 R5, R19, 0x200, RZ ; /* 0x0000020013057810 */ /* 0x000fc40007ffe0ff */ /*1630*/ IMAD.WIDE.U32 R30, R31, R12.reuse, c[0x0][0x160] ; /* 0x000058001f1e7625 */ /* 0x080fe200078e000c */ /*1640*/ LDG.E R25, [R10.64] ; /* 0x000000060a197981 */ /* 0x0008e2000c1e1900 */ /*1650*/ IADD3 R13, R19, 0x300, RZ ; /* 0x00000300130d7810 */ /* 0x000fe40007ffe0ff */ /*1660*/ IMAD.WIDE.U32 R4, R5, R12.reuse, c[0x0][0x160] ; /* 0x0000580005047625 */ /* 0x080fe200078e000c */ /*1670*/ LDG.E R24, [R30.64] ; /* 0x000000061e187981 */ /* 0x0008e2000c1e1900 */ /*1680*/ IADD3 R3, R19, 0x400, RZ ; /* 0x0000040013037810 */ /* 0x001fe40007ffe0ff */ /*1690*/ IMAD.WIDE.U32 R6, R13, R12, c[0x0][0x160] ; /* 0x000058000d067625 */ /* 0x002fe200078e000c */ /*16a0*/ LDG.E R23, [R4.64] ; /* 0x0000000604177981 */ /* 0x0000e2000c1e1900 */ /*16b0*/ IADD3 R13, R15, 0x800, R20 ; /* 0x000008000f0d7810 */ /* 0x000fc40007ffe014 */ /*16c0*/ IMAD.WIDE.U32 R8, R3, R12.reuse, c[0x0][0x160] ; /* 0x0000580003087625 */ /* 0x090fe200078e000c */ /*16d0*/ LDG.E R22, [R6.64] ; /* 0x0000000606167981 */ /* 0x000322000c1e1900 */ /*16e0*/ IADD3 R3, R19, 0x600, RZ ; /* 0x0000060013037810 */ /* 0x000fe40007ffe0ff */ /*16f0*/ IMAD.WIDE.U32 R10, R13, R12.reuse, c[0x0][0x160] ; /* 0x000058000d0a7625 */ /* 0x080fe200078e000c */ /*1700*/ LDG.E R28, [R8.64] ; /* 0x00000006081c7981 */ /* 0x000322000c1e1900 */ /*1710*/ IADD3 R33, R19, 0x700, RZ ; /* 0x0000070013217810 */ /* 0x000fe40007ffe0ff */ /*1720*/ IMAD.WIDE.U32 R2, R3, R12, c[0x0][0x160] ; /* 0x0000580003027625 */ /* 0x000fe200078e000c */ /*1730*/ LDG.E R29, [R10.64] ; /* 0x000000060a1d7981 */ /* 0x000322000c1e1900 */ /*1740*/ IADD3 R13, R19, 0x800, RZ ; /* 0x00000800130d7810 */ /* 0x000fc40007ffe0ff */ /*1750*/ IMAD.WIDE.U32 R4, R33, R12.reuse, c[0x0][0x160] ; /* 0x0000580021047625 */ /* 0x081fe200078e000c */ /*1760*/ LDG.E R30, [R2.64] ; /* 0x00000006021e7981 */ /* 0x000122000c1e1900 */ /*1770*/ IADD3 R31, R15, 0xc00, R20 ; /* 0x00000c000f1f7810 */ /* 0x000fe40007ffe014 */ /*1780*/ IMAD.WIDE.U32 R6, R13, R12.reuse, c[0x0][0x160] ; /* 0x000058000d067625 */ /* 0x082fe200078e000c */ /*1790*/ IADD3 R13, R19, 0xa00, RZ ; /* 0x00000a00130d7810 */ /* 0x000fe20007ffe0ff */ /*17a0*/ LDG.E R4, [R4.64] ; /* 0x0000000604047981 */ /* 0x000f24000c1e1900 */ /*17b0*/ IMAD.WIDE.U32 R8, R31, R12.reuse, c[0x0][0x160] ; /* 0x000058001f087625 */ /* 0x080fe200078e000c */ /*17c0*/ IADD3 R31, R19, 0xb00, RZ ; /* 0x00000b00131f7810 */ /* 0x000fe20007ffe0ff */ /*17d0*/ LDG.E R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000f24000c1e1900 */ /*17e0*/ IMAD.WIDE.U32 R10, R13, R12.reuse, c[0x0][0x160] ; /* 0x000058000d0a7625 */ /* 0x080fe200078e000c */ /*17f0*/ IADD3 R13, R19, 0xc00, RZ ; /* 0x00000c00130d7810 */ /* 0x000fe20007ffe0ff */ /*1800*/ LDG.E R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000f24000c1e1900 */ /*1810*/ IMAD.WIDE.U32 R2, R31, R12, c[0x0][0x160] ; /* 0x000058001f027625 */ /* 0x001fc400078e000c */ /*1820*/ LDG.E R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000f24000c1e1900 */ /*1830*/ IMAD.WIDE.U32 R12, R13, R12, c[0x0][0x160] ; /* 0x000058000d0c7625 */ /* 0x000fe400078e000c */ /*1840*/ LDG.E R2, [R2.64] ; /* 0x0000000602027981 */ /* 0x000f28000c1e1900 */ /*1850*/ LDG.E R12, [R12.64] ; /* 0x000000060c0c7981 */ /* 0x000f22000c1e1900 */ /*1860*/ IADD3 R20, R20, 0x1000, RZ ; /* 0x0000100014147810 */ /* 0x000fe40007ffe0ff */ /*1870*/ IADD3 R19, R19, 0x1000, RZ ; /* 0x0000100013137810 */ /* 0x000fc40007ffe0ff */ /*1880*/ ISETP.GE.AND P1, PT, R20, R17, PT ; /* 0x000000111400720c */ /* 0x000fe20003f26270 */ /*1890*/ FADD R18, R21, R18 ; /* 0x0000001215127221 */ /* 0x024fc80000000000 */ /*18a0*/ FADD R27, R18, R27 ; /* 0x0000001b121b7221 */ /* 0x008fc80000000000 */ /*18b0*/ FADD R26, R27, R26 ; /* 0x0000001a1b1a7221 */ /* 0x000fc80000000000 */ /*18c0*/ FADD R25, R26, R25 ; /* 0x000000191a197221 */ /* 0x000fc80000000000 */ /*18d0*/ FADD R24, R25, R24 ; /* 0x0000001819187221 */ /* 0x000fc80000000000 */ /*18e0*/ FADD R23, R24, R23 ; /* 0x0000001718177221 */ /* 0x000fc80000000000 */ /*18f0*/ FADD R23, R23, R22 ; /* 0x0000001617177221 */ /* 0x010fc80000000000 */ /*1900*/ FADD R28, R23, R28 ; /* 0x0000001c171c7221 */ /* 0x000fc80000000000 */ /*1910*/ FADD R29, R28, R29 ; /* 0x0000001d1c1d7221 */ /* 0x000fc80000000000 */ /*1920*/ FADD R29, R29, R30 ; /* 0x0000001e1d1d7221 */ /* 0x000fc80000000000 */ /*1930*/ FADD R29, R29, R4 ; /* 0x000000041d1d7221 */ /* 0x000fc80000000000 */ /*1940*/ FADD R29, R29, R6 ; /* 0x000000061d1d7221 */ /* 0x000fc80000000000 */ /*1950*/ FADD R29, R29, R8 ; /* 0x000000081d1d7221 */ /* 0x000fc80000000000 */ /*1960*/ FADD R29, R29, R10 ; /* 0x0000000a1d1d7221 */ /* 0x000fc80000000000 */ /*1970*/ FADD R29, R29, R2 ; /* 0x000000021d1d7221 */ /* 0x000fc80000000000 */ /*1980*/ FADD R18, R29, R12 ; /* 0x0000000c1d127221 */ /* 0x000fe20000000000 */ /*1990*/ @!P1 BRA 0x1560 ; /* 0xfffffbc000009947 */ /* 0x000fea000383ffff */ /*19a0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*19b0*/ IADD3 R2, R16, -R20, RZ ; /* 0x8000001410027210 */ /* 0x000fe20007ffe0ff */ /*19c0*/ BSSY B2, 0x1c30 ; /* 0x0000026000027945 */ /* 0x000fe60003800000 */ /*19d0*/ ISETP.GT.AND P1, PT, R2, 0x400, PT ; /* 0x000004000200780c */ /* 0x000fda0003f24270 */ /*19e0*/ @!P1 BRA 0x1c20 ; /* 0x0000023000009947 */ /* 0x000fea0003800000 */ /*19f0*/ MOV R23, 0x4 ; /* 0x0000000400177802 */ /* 0x000fe20000000f00 */ /*1a00*/ IMAD.IADD R12, R15, 0x1, R20 ; /* 0x000000010f0c7824 */ /* 0x000fe200078e0214 */ /*1a10*/ IADD3 R2, R19.reuse, -0x200, RZ ; /* 0xfffffe0013027810 */ /* 0x040fe40007ffe0ff */ /*1a20*/ IADD3 R4, R19, -0x100, RZ ; /* 0xffffff0013047810 */ /* 0x000fe20007ffe0ff */ /*1a30*/ IMAD.WIDE.U32 R12, R12, R23, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc800078e0017 */ /*1a40*/ IMAD.WIDE.U32 R2, R2, R23.reuse, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x080fe200078e0017 */ /*1a50*/ LDG.E R17, [R12.64] ; /* 0x000000060c117981 */ /* 0x0000a6000c1e1900 */ /*1a60*/ IMAD.WIDE.U32 R4, R4, R23.reuse, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x080fe200078e0017 */ /*1a70*/ LDG.E R22, [R2.64] ; /* 0x0000000602167981 */ /* 0x0002e2000c1e1900 */ /*1a80*/ IADD3 R8, R15, 0x400, R20 ; /* 0x000004000f087810 */ /* 0x000fe40007ffe014 */ /*1a90*/ IMAD.WIDE.U32 R6, R19.reuse, R23.reuse, c[0x0][0x160] ; /* 0x0000580013067625 */ /* 0x0c0fe200078e0017 */ /*1aa0*/ IADD3 R10, R19.reuse, 0x200, RZ ; /* 0x00000200130a7810 */ /* 0x040fe20007ffe0ff */ /*1ab0*/ LDG.E R4, [R4.64] ; /* 0x0000000604047981 */ /* 0x000f24000c1e1900 */ /*1ac0*/ IMAD.WIDE.U32 R8, R8, R23.reuse, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x080fe200078e0017 */ /*1ad0*/ IADD3 R21, R19.reuse, 0x300, RZ ; /* 0x0000030013157810 */ /* 0x040fe20007ffe0ff */ /*1ae0*/ LDG.E R7, [R6.64] ; /* 0x0000000606077981 */ /* 0x000f24000c1e1900 */ /*1af0*/ IMAD.WIDE.U32 R10, R10, R23.reuse, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x080fe200078e0017 */ /*1b00*/ IADD3 R12, R19, 0x400, RZ ; /* 0x00000400130c7810 */ /* 0x001fe20007ffe0ff */ /*1b10*/ LDG.E R9, [R8.64] ; /* 0x0000000608097981 */ /* 0x000f24000c1e1900 */ /*1b20*/ IMAD.WIDE.U32 R2, R21, R23, c[0x0][0x160] ; /* 0x0000580015027625 */ /* 0x002fc400078e0017 */ /*1b30*/ LDG.E R11, [R10.64] ; /* 0x000000060a0b7981 */ /* 0x000f24000c1e1900 */ /*1b40*/ IMAD.WIDE.U32 R12, R12, R23, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fe400078e0017 */ /*1b50*/ LDG.E R3, [R2.64] ; /* 0x0000000602037981 */ /* 0x000f28000c1e1900 */ /*1b60*/ LDG.E R13, [R12.64] ; /* 0x000000060c0d7981 */ /* 0x000f22000c1e1900 */ /*1b70*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1b80*/ IADD3 R20, R20, 0x800, RZ ; /* 0x0000080014147810 */ /* 0x000fc40007ffe0ff */ /*1b90*/ IADD3 R19, R19, 0x800, RZ ; /* 0x0000080013137810 */ /* 0x000fe20007ffe0ff */ /*1ba0*/ FADD R17, R18, R17 ; /* 0x0000001112117221 */ /* 0x024fc80000000000 */ /*1bb0*/ FADD R17, R17, R22 ; /* 0x0000001611117221 */ /* 0x008fc80000000000 */ /*1bc0*/ FADD R4, R17, R4 ; /* 0x0000000411047221 */ /* 0x010fc80000000000 */ /*1bd0*/ FADD R4, R4, R7 ; /* 0x0000000704047221 */ /* 0x000fc80000000000 */ /*1be0*/ FADD R4, R4, R9 ; /* 0x0000000904047221 */ /* 0x000fc80000000000 */ /*1bf0*/ FADD R4, R4, R11 ; /* 0x0000000b04047221 */ /* 0x000fc80000000000 */ /*1c00*/ FADD R4, R4, R3 ; /* 0x0000000304047221 */ /* 0x000fc80000000000 */ /*1c10*/ FADD R18, R4, R13 ; /* 0x0000000d04127221 */ /* 0x000fe40000000000 */ /*1c20*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1c30*/ ISETP.LT.OR P0, PT, R20, R16, P0 ; /* 0x000000101400720c */ /* 0x000fda0000701670 */ /*1c40*/ @!P0 BRA 0x1d50 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*1c50*/ IADD3 R2, R15, R20, RZ ; /* 0x000000140f027210 */ /* 0x000fe40007ffe0ff */ /*1c60*/ MOV R9, 0x4 ; /* 0x0000000400097802 */ /* 0x000fe40000000f00 */ /*1c70*/ IADD3 R4, R19.reuse, -0x200, RZ ; /* 0xfffffe0013047810 */ /* 0x040fe40007ffe0ff */ /*1c80*/ IADD3 R6, R19, -0x100, RZ ; /* 0xffffff0013067810 */ /* 0x000fe20007ffe0ff */ /*1c90*/ IMAD.WIDE.U32 R2, R2, R9, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fc800078e0009 */ /*1ca0*/ IMAD.WIDE.U32 R4, R4, R9.reuse, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x080fe400078e0009 */ /*1cb0*/ LDG.E R3, [R2.64] ; /* 0x0000000602037981 */ /* 0x000ea4000c1e1900 */ /*1cc0*/ IMAD.WIDE.U32 R6, R6, R9.reuse, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x080fe400078e0009 */ /*1cd0*/ LDG.E R5, [R4.64] ; /* 0x0000000604057981 */ /* 0x000ee4000c1e1900 */ /*1ce0*/ IMAD.WIDE.U32 R8, R19, R9, c[0x0][0x160] ; /* 0x0000580013087625 */ /* 0x000fe400078e0009 */ /*1cf0*/ LDG.E R7, [R6.64] ; /* 0x0000000606077981 */ /* 0x000f28000c1e1900 */ /*1d00*/ LDG.E R9, [R8.64] ; /* 0x0000000608097981 */ /* 0x000f22000c1e1900 */ /*1d10*/ FADD R18, R18, R3 ; /* 0x0000000312127221 */ /* 0x024fc80000000000 */ /*1d20*/ FADD R18, R18, R5 ; /* 0x0000000512127221 */ /* 0x008fc80000000000 */ /*1d30*/ FADD R18, R18, R7 ; /* 0x0000000712127221 */ /* 0x010fc80000000000 */ /*1d40*/ FADD R18, R18, R9 ; /* 0x0000000912127221 */ /* 0x000fe40000000000 */ /*1d50*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x001fea0003800000 */ /*1d60*/ ISETP.GT.AND P0, PT, R16, 0xff, PT ; /* 0x000000ff1000780c */ /* 0x000fe20003f04270 */ /*1d70*/ IMAD.MOV.U32 R9, RZ, RZ, R18 ; /* 0x000000ffff097224 */ /* 0x020fd800078e0012 */ /*1d80*/ @P0 BRA 0x2120 ; /* 0x0000039000000947 */ /* 0x000fea0003800000 */ /*1d90*/ SHF.R.S32.HI R3, RZ, 0x1f, R14 ; /* 0x0000001fff037819 */ /* 0x000fe2000001140e */ /*1da0*/ S2R R8, SR_LANEID ; /* 0x0000000000087919 */ /* 0x000e260000000000 */ /*1db0*/ LEA.HI R6, R3, R14, RZ, 0x5 ; /* 0x0000000e03067211 */ /* 0x000fc800078f28ff */ /*1dc0*/ LOP3.LUT R2, R6, 0xffffffe0, RZ, 0xc0, !PT ; /* 0xffffffe006027812 */ /* 0x000fe400078ec0ff */ /*1dd0*/ SHF.R.S32.HI R6, RZ, 0x5, R6 ; /* 0x00000005ff067819 */ /* 0x000fe40000011406 */ /*1de0*/ IADD3 R3, R2, 0x20, RZ ; /* 0x0000002002037810 */ /* 0x000fe40007ffe0ff */ /*1df0*/ LOP3.LUT R5, RZ, R2, RZ, 0x33, !PT ; /* 0x00000002ff057212 */ /* 0x000fe400078e33ff */ /*1e00*/ ISETP.GT.AND P0, PT, R3, R16, PT ; /* 0x000000100300720c */ /* 0x000fe40003f04270 */ /*1e10*/ IADD3 R5, R16, R5, RZ ; /* 0x0000000510057210 */ /* 0x000fc80007ffe0ff */ /*1e20*/ SEL R5, R5, 0x1f, P0 ; /* 0x0000001f05057807 */ /* 0x000fe40000000000 */ /*1e30*/ IADD3 R4, R8, 0x2, RZ ; /* 0x0000000208047810 */ /* 0x001fc60007ffe0ff */ /*1e40*/ SHFL.DOWN PT, R2, R9, 0x1, R5 ; /* 0x0820000009027989 */ /* 0x000e2200000e0005 */ /*1e50*/ ISETP.GE.AND P0, PT, R8.reuse, R5, PT ; /* 0x000000050800720c */ /* 0x040fe40003f06270 */ /*1e60*/ ISETP.NE.AND P1, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fda0003f25270 */ /*1e70*/ @!P1 SHF.L.U32 R6, R6, 0x2, RZ ; /* 0x0000000206069819 */ /* 0x000fe200000006ff */ /*1e80*/ FADD R2, R2, R9 ; /* 0x0000000902027221 */ /* 0x001fca0000000000 */ /*1e90*/ FSEL R2, R2, R9, !P0 ; /* 0x0000000902027208 */ /* 0x000fe40004000000 */ /*1ea0*/ ISETP.GT.AND P0, PT, R4, R5.reuse, PT ; /* 0x000000050400720c */ /* 0x080fe40003f04270 */ /*1eb0*/ IADD3 R4, R8, 0x4, RZ ; /* 0x0000000408047810 */ /* 0x000fe20007ffe0ff */ /*1ec0*/ SHFL.DOWN PT, R3, R2, 0x2, R5 ; /* 0x0840000002037989 */ /* 0x000e3400000e0005 */ /*1ed0*/ @!P0 FADD R2, R2, R3 ; /* 0x0000000302028221 */ /* 0x001fe20000000000 */ /*1ee0*/ ISETP.GT.AND P0, PT, R4, R5, PT ; /* 0x000000050400720c */ /* 0x000fc40003f04270 */ /*1ef0*/ IADD3 R4, R8, 0x8, RZ ; /* 0x0000000808047810 */ /* 0x000fe40007ffe0ff */ /*1f00*/ SHFL.DOWN PT, R3, R2, 0x4, R5 ; /* 0x0880000002037989 */ /* 0x000e3200000e0005 */ /*1f10*/ @!P0 FADD R2, R2, R3 ; /* 0x0000000302028221 */ /* 0x001fe20000000000 */ /*1f20*/ ISETP.GT.AND P0, PT, R4, R5, PT ; /* 0x000000050400720c */ /* 0x000fc40003f04270 */ /*1f30*/ IADD3 R4, R8, 0x10, RZ ; /* 0x0000001008047810 */ /* 0x000fe40007ffe0ff */ /*1f40*/ SHFL.DOWN PT, R3, R2, 0x8, R5 ; /* 0x0900000002037989 */ /* 0x000e3200000e0005 */ /*1f50*/ @!P0 FADD R2, R2, R3 ; /* 0x0000000302028221 */ /* 0x001fe20000000000 */ /*1f60*/ ISETP.GT.AND P0, PT, R4, R5, PT ; /* 0x000000050400720c */ /* 0x000fc80003f04270 */ /*1f70*/ SHFL.DOWN PT, R3, R2, 0x10, R5 ; /* 0x0a00000002037989 */ /* 0x000e3200000e0005 */ /*1f80*/ @!P0 FADD R2, R2, R3 ; /* 0x0000000302028221 */ /* 0x001fe20000000000 */ /*1f90*/ ISETP.NE.AND P0, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x000fc80003f05270 */ /*1fa0*/ MOV R9, R2 ; /* 0x0000000200097202 */ /* 0x000fca0000000f00 */ /*1fb0*/ @!P1 STS [R6+0x8], R9 ; /* 0x0000080906009388 */ /* 0x0001e80000000800 */ /*1fc0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1fd0*/ @P0 BRA 0x2360 ; /* 0x0000038000000947 */ /* 0x000fea0003800000 */ /*1fe0*/ LDS R2, [0xc] ; /* 0x00000c00ff027984 */ /* 0x001e220000000800 */ /*1ff0*/ ISETP.GT.AND P0, PT, R16.reuse, 0x20, PT ; /* 0x000000201000780c */ /* 0x040fe20003f04270 */ /*2000*/ IMAD.MOV.U32 R14, RZ, RZ, RZ ; /* 0x000000ffff0e7224 */ /* 0x000fe200078e00ff */ /*2010*/ ISETP.GT.AND P3, PT, R16.reuse, 0x40, PT ; /* 0x000000401000780c */ /* 0x040fe20003f64270 */ /*2020*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e620000000c00 */ /*2030*/ ISETP.GT.AND P2, PT, R16, 0x60, PT ; /* 0x000000601000780c */ /* 0x000fc40003f44270 */ /*2040*/ ISETP.GT.AND P1, PT, R16.reuse, 0x80, PT ; /* 0x000000801000780c */ /* 0x040fe20003f24270 */ /*2050*/ LDS.64 R10, [0x20] ; /* 0x00002000ff0a7984 */ /* 0x000eac0000000a00 */ /*2060*/ @P0 FADD R9, R9, R2 ; /* 0x0000000209090221 */ /* 0x001fe20000000000 */ /*2070*/ ISETP.GT.AND P0, PT, R16, 0xa0, PT ; /* 0x000000a01000780c */ /* 0x000fc60003f04270 */ /*2080*/ @P3 FADD R9, R9, R4 ; /* 0x0000000409093221 */ /* 0x002fe20000000000 */ /*2090*/ ISETP.GT.AND P3, PT, R16, 0xc0, PT ; /* 0x000000c01000780c */ /* 0x000fc60003f64270 */ /*20a0*/ @P2 FADD R9, R9, R5 ; /* 0x0000000509092221 */ /* 0x000fc80000000000 */ /*20b0*/ @P1 FADD R9, R9, R6 ; /* 0x0000000609091221 */ /* 0x000fe20000000000 */ /*20c0*/ ISETP.GE.AND P1, PT, R16, 0xe1, PT ; /* 0x000000e11000780c */ /* 0x000fc60003f26270 */ /*20d0*/ @P0 FADD R9, R9, R7 ; /* 0x0000000709090221 */ /* 0x000fc80000000000 */ /*20e0*/ @P3 FADD R9, R9, R10 ; /* 0x0000000a09093221 */ /* 0x004fcc0000000000 */ /*20f0*/ @!P1 BRA 0x2360 ; /* 0x0000026000009947 */ /* 0x000fea0003800000 */ /*2100*/ FADD R9, R9, R11 ; /* 0x0000000b09097221 */ /* 0x000fe20000000000 */ /*2110*/ BRA 0x2360 ; /* 0x0000024000007947 */ /* 0x000fea0003800000 */ /*2120*/ S2R R3, SR_LANEID ; /* 0x0000000000037919 */ /* 0x000e280000000000 */ /*2130*/ SHFL.DOWN PT, R2, R9, 0x1, 0x1f ; /* 0x08201f0009027f89 */ /* 0x000e6200000e0000 */ /*2140*/ ISETP.GT.AND P0, PT, R3.reuse, 0x1e, PT ; /* 0x0000001e0300780c */ /* 0x041fe40003f04270 */ /*2150*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fd60003f25270 */ /*2160*/ @!P0 FADD R9, R2, R9 ; /* 0x0000000902098221 */ /* 0x002fe20000000000 */ /*2170*/ ISETP.GT.AND P0, PT, R3, 0x1d, PT ; /* 0x0000001d0300780c */ /* 0x000fc80003f04270 */ /*2180*/ SHFL.DOWN PT, R2, R9, 0x2, 0x1f ; /* 0x08401f0009027f89 */ /* 0x000e3200000e0000 */ /*2190*/ @!P0 FADD R9, R9, R2 ; /* 0x0000000209098221 */ /* 0x001fe20000000000 */ /*21a0*/ ISETP.GT.AND P0, PT, R3, 0x1b, PT ; /* 0x0000001b0300780c */ /* 0x000fc80003f04270 */ /*21b0*/ SHFL.DOWN PT, R2, R9, 0x4, 0x1f ; /* 0x08801f0009027f89 */ /* 0x000e3200000e0000 */ /*21c0*/ @!P0 FADD R9, R9, R2 ; /* 0x0000000209098221 */ /* 0x001fe20000000000 */ /*21d0*/ ISETP.GT.AND P0, PT, R3, 0x17, PT ; /* 0x000000170300780c */ /* 0x000fc80003f04270 */ /*21e0*/ SHFL.DOWN PT, R2, R9, 0x8, 0x1f ; /* 0x09001f0009027f89 */ /* 0x000e3200000e0000 */ /*21f0*/ @!P0 FADD R9, R9, R2 ; /* 0x0000000209098221 */ /* 0x001fe20000000000 */ /*2200*/ ISETP.GT.AND P0, PT, R3, 0xf, PT ; /* 0x0000000f0300780c */ /* 0x000fc40003f04270 */ /*2210*/ @!P1 SHF.R.S32.HI R3, RZ, 0x1f, R14 ; /* 0x0000001fff039819 */ /* 0x000fe4000001140e */ /*2220*/ SHFL.DOWN PT, R2, R9, 0x10, 0x1f ; /* 0x0a001f0009027f89 */ /* 0x000e2400000e0000 */ /*2230*/ @!P1 LEA.HI R3, R3, R14, RZ, 0x5 ; /* 0x0000000e03039211 */ /* 0x000fc800078f28ff */ /*2240*/ @!P1 SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff039819 */ /* 0x000fc60000011403 */ /*2250*/ @!P0 FADD R9, R9, R2 ; /* 0x0000000209098221 */ /* 0x001fe20000000000 */ /*2260*/ ISETP.NE.AND P0, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x000fe40003f05270 */ /*2270*/ @!P1 SHF.L.U32 R2, R3, 0x2, RZ ; /* 0x0000000203029819 */ /* 0x000fca00000006ff */ /*2280*/ @!P1 STS [R2+0x8], R9 ; /* 0x0000080902009388 */ /* 0x0001e80000000800 */ /*2290*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*22a0*/ @P0 BRA 0x2360 ; /* 0x000000b000000947 */ /* 0x000fea0003800000 */ /*22b0*/ LDS R2, [0xc] ; /* 0x00000c00ff027984 */ /* 0x001e220000000800 */ /*22c0*/ MOV R14, RZ ; /* 0x000000ff000e7202 */ /* 0x000fc60000000f00 */ /*22d0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e680000000c00 */ /*22e0*/ LDS.64 R10, [0x20] ; /* 0x00002000ff0a7984 */ /* 0x000ea20000000a00 */ /*22f0*/ FADD R9, R9, R2 ; /* 0x0000000209097221 */ /* 0x001fc80000000000 */ /*2300*/ FADD R4, R9, R4 ; /* 0x0000000409047221 */ /* 0x002fc80000000000 */ /*2310*/ FADD R5, R4, R5 ; /* 0x0000000504057221 */ /* 0x000fc80000000000 */ /*2320*/ FADD R6, R5, R6 ; /* 0x0000000605067221 */ /* 0x000fc80000000000 */ /*2330*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x000fc80000000000 */ /*2340*/ FADD R10, R7, R10 ; /* 0x0000000a070a7221 */ /* 0x004fc80000000000 */ /*2350*/ FADD R9, R10, R11 ; /* 0x0000000b0a097221 */ /* 0x000fe40000000000 */ /*2360*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x001fea0003800000 */ /*2370*/ ISETP.NE.AND P0, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x000fda0003f05270 */ /*2380*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*2390*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fca0000000f00 */ /*23a0*/ IMAD.WIDE.U32 R2, R0, R3, c[0x0][0x168] ; /* 0x00005a0000027625 */ /* 0x000fca00078e0003 */ /*23b0*/ STG.E [R2.64], R9 ; /* 0x0000000902007986 */ /* 0x000fe2000c101906 */ /*23c0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*23d0*/ BRA 0x23d0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*23e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*23f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2400*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2410*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2420*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2430*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2440*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2450*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2460*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2470*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIfjN6thrust20THRUST_200700_890_NS4plusIfEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIfEEEEPfjS6_ffN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ ISETP.NE.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fe20003f05270 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fd80000000a00 */ /*0030*/ @!P0 BRA 0x22f0 ; /* 0x000022b000008947 */ /* 0x000fea0003800000 */ /*0040*/ S2R R12, SR_TID.X ; /* 0x00000000000c7919 */ /* 0x000e220000002100 */ /*0050*/ MOV R0, c[0x0][0x170] ; /* 0x00005c0000007a02 */ /* 0x000fe20000000f00 */ /*0060*/ BSSY B0, 0x2280 ; /* 0x0000221000007945 */ /* 0x000fe60003800000 */ /*0070*/ ISETP.GE.U32.AND P0, PT, R0, 0x1000, PT ; /* 0x000010000000780c */ /* 0x000fe40003f06070 */ /*0080*/ MOV R13, R12 ; /* 0x0000000c000d7202 */ /* 0x001fd60000000f00 */ /*0090*/ @!P0 BRA 0x1250 ; /* 0x000011b000008947 */ /* 0x000fea0003800000 */ /*00a0*/ MOV R4, 0x4 ; /* 0x0000000400047802 */ /* 0x000fca0000000f00 */ /*00b0*/ IMAD.WIDE R2, R13, R4, c[0x0][0x160] ; /* 0x000058000d027625 */ /* 0x000fca00078e0204 */ /*00c0*/ LDG.E R5, [R2.64+0x400] ; /* 0x0004000402057981 */ /* 0x0000a8000c1e1900 */ /*00d0*/ LDG.E R6, [R2.64] ; /* 0x0000000402067981 */ /* 0x0000a8000c1e1900 */ /*00e0*/ LDG.E R8, [R2.64+0x800] ; /* 0x0008000402087981 */ /* 0x0000e8000c1e1900 */ /*00f0*/ LDG.E R10, [R2.64+0xc00] ; /* 0x000c0004020a7981 */ /* 0x000128000c1e1900 */ /*0100*/ LDG.E R14, [R2.64+0x1000] ; /* 0x00100004020e7981 */ /* 0x000168000c1e1900 */ /*0110*/ LDG.E R16, [R2.64+0x1400] ; /* 0x0014000402107981 */ /* 0x000168000c1e1900 */ /*0120*/ LDG.E R18, [R2.64+0x1800] ; /* 0x0018000402127981 */ /* 0x000168000c1e1900 */ /*0130*/ LDG.E R20, [R2.64+0x1c00] ; /* 0x001c000402147981 */ /* 0x000168000c1e1900 */ /*0140*/ LDG.E R22, [R2.64+0x2000] ; /* 0x0020000402167981 */ /* 0x000168000c1e1900 */ /*0150*/ LDG.E R24, [R2.64+0x2400] ; /* 0x0024000402187981 */ /* 0x000168000c1e1900 */ /*0160*/ LDG.E R26, [R2.64+0x2800] ; /* 0x00280004021a7981 */ /* 0x000168000c1e1900 */ /*0170*/ LDG.E R28, [R2.64+0x2c00] ; /* 0x002c0004021c7981 */ /* 0x000168000c1e1900 */ /*0180*/ LDG.E R30, [R2.64+0x3000] ; /* 0x00300004021e7981 */ /* 0x000168000c1e1900 */ /*0190*/ LDG.E R32, [R2.64+0x3400] ; /* 0x0034000402207981 */ /* 0x000168000c1e1900 */ /*01a0*/ LDG.E R34, [R2.64+0x3800] ; /* 0x0038000402227981 */ /* 0x000168000c1e1900 */ /*01b0*/ LDG.E R36, [R2.64+0x3c00] ; /* 0x003c000402247981 */ /* 0x000164000c1e1900 */ /*01c0*/ IADD3 R3, R0, -0x1000, RZ ; /* 0xfffff00000037810 */ /* 0x001fc40007ffe0ff */ /*01d0*/ MOV R0, 0x1000 ; /* 0x0000100000007802 */ /* 0x000fe40000000f00 */ /*01e0*/ ISETP.GE.U32.AND P0, PT, R3, 0x1000, PT ; /* 0x000010000300780c */ /* 0x000fe20003f06070 */ /*01f0*/ FADD R5, R5, R6 ; /* 0x0000000605057221 */ /* 0x004fc80000000000 */ /*0200*/ FADD R5, R5, R8 ; /* 0x0000000805057221 */ /* 0x008fc80000000000 */ /*0210*/ FADD R5, R5, R10 ; /* 0x0000000a05057221 */ /* 0x010fc80000000000 */ /*0220*/ FADD R5, R5, R14 ; /* 0x0000000e05057221 */ /* 0x020fc80000000000 */ /*0230*/ FADD R5, R5, R16 ; /* 0x0000001005057221 */ /* 0x000fc80000000000 */ /*0240*/ FADD R5, R5, R18 ; /* 0x0000001205057221 */ /* 0x000fc80000000000 */ /*0250*/ FADD R5, R5, R20 ; /* 0x0000001405057221 */ /* 0x000fc80000000000 */ /*0260*/ FADD R5, R5, R22 ; /* 0x0000001605057221 */ /* 0x000fc80000000000 */ /*0270*/ FADD R5, R5, R24 ; /* 0x0000001805057221 */ /* 0x000fc80000000000 */ /*0280*/ FADD R5, R5, R26 ; /* 0x0000001a05057221 */ /* 0x000fc80000000000 */ /*0290*/ FADD R5, R5, R28 ; /* 0x0000001c05057221 */ /* 0x000fc80000000000 */ /*02a0*/ FADD R5, R5, R30 ; /* 0x0000001e05057221 */ /* 0x000fc80000000000 */ /*02b0*/ FADD R5, R5, R32 ; /* 0x0000002005057221 */ /* 0x000fc80000000000 */ /*02c0*/ FADD R5, R5, R34 ; /* 0x0000002205057221 */ /* 0x000fc80000000000 */ /*02d0*/ FADD R2, R5, R36 ; /* 0x0000002405027221 */ /* 0x000fe20000000000 */ /*02e0*/ @!P0 BRA 0x590 ; /* 0x000002a000008947 */ /* 0x000fea0003800000 */ /*02f0*/ IMAD.WIDE R4, R12, R4, c[0x0][0x160] ; /* 0x000058000c047625 */ /* 0x000fe200078e0204 */ /*0300*/ MOV R8, R3 ; /* 0x0000000300087202 */ /* 0x000fe40000000f00 */ /*0310*/ MOV R0, 0x1000 ; /* 0x0000100000007802 */ /* 0x000fca0000000f00 */ /*0320*/ IMAD.WIDE.U32 R6, R0, 0x4, R4 ; /* 0x0000000400067825 */ /* 0x000fca00078e0004 */ /*0330*/ LDG.E R11, [R6.64] ; /* 0x00000004060b7981 */ /* 0x000ea8000c1e1900 */ /*0340*/ LDG.E R10, [R6.64+0x400] ; /* 0x00040004060a7981 */ /* 0x000ee8000c1e1900 */ /*0350*/ LDG.E R13, [R6.64+0x800] ; /* 0x00080004060d7981 */ /* 0x000f28000c1e1900 */ /*0360*/ LDG.E R15, [R6.64+0xc00] ; /* 0x000c0004060f7981 */ /* 0x000f68000c1e1900 */ /*0370*/ LDG.E R17, [R6.64+0x1000] ; /* 0x0010000406117981 */ /* 0x000f68000c1e1900 */ /*0380*/ LDG.E R19, [R6.64+0x1400] ; /* 0x0014000406137981 */ /* 0x000f68000c1e1900 */ /*0390*/ LDG.E R21, [R6.64+0x1800] ; /* 0x0018000406157981 */ /* 0x000f68000c1e1900 */ /*03a0*/ LDG.E R23, [R6.64+0x1c00] ; /* 0x001c000406177981 */ /* 0x000f68000c1e1900 */ /*03b0*/ LDG.E R25, [R6.64+0x2000] ; /* 0x0020000406197981 */ /* 0x000f68000c1e1900 */ /*03c0*/ LDG.E R27, [R6.64+0x2400] ; /* 0x00240004061b7981 */ /* 0x000f68000c1e1900 */ /*03d0*/ LDG.E R29, [R6.64+0x2800] ; /* 0x00280004061d7981 */ /* 0x000f68000c1e1900 */ /*03e0*/ LDG.E R31, [R6.64+0x2c00] ; /* 0x002c0004061f7981 */ /* 0x000f68000c1e1900 */ /*03f0*/ LDG.E R33, [R6.64+0x3000] ; /* 0x0030000406217981 */ /* 0x000f68000c1e1900 */ /*0400*/ LDG.E R35, [R6.64+0x3400] ; /* 0x0034000406237981 */ /* 0x000f68000c1e1900 */ /*0410*/ LDG.E R9, [R6.64+0x3800] ; /* 0x0038000406097981 */ /* 0x000f68000c1e1900 */ /*0420*/ LDG.E R12, [R6.64+0x3c00] ; /* 0x003c0004060c7981 */ /* 0x000f62000c1e1900 */ /*0430*/ ISETP.GE.U32.AND P0, PT, R8, 0x1000, PT ; /* 0x000010000800780c */ /* 0x000fe20003f06070 */ /*0440*/ FADD R11, R11, R2 ; /* 0x000000020b0b7221 */ /* 0x004fc80000000000 */ /*0450*/ FADD R10, R11, R10 ; /* 0x0000000a0b0a7221 */ /* 0x008fc80000000000 */ /*0460*/ FADD R10, R10, R13 ; /* 0x0000000d0a0a7221 */ /* 0x010fc80000000000 */ /*0470*/ FADD R10, R10, R15 ; /* 0x0000000f0a0a7221 */ /* 0x020fc80000000000 */ /*0480*/ FADD R10, R10, R17 ; /* 0x000000110a0a7221 */ /* 0x000fc80000000000 */ /*0490*/ FADD R10, R10, R19 ; /* 0x000000130a0a7221 */ /* 0x000fc80000000000 */ /*04a0*/ FADD R10, R10, R21 ; /* 0x000000150a0a7221 */ /* 0x000fc80000000000 */ /*04b0*/ FADD R10, R10, R23 ; /* 0x000000170a0a7221 */ /* 0x000fc80000000000 */ /*04c0*/ FADD R10, R10, R25 ; /* 0x000000190a0a7221 */ /* 0x000fc80000000000 */ /*04d0*/ FADD R10, R10, R27 ; /* 0x0000001b0a0a7221 */ /* 0x000fc80000000000 */ /*04e0*/ FADD R10, R10, R29 ; /* 0x0000001d0a0a7221 */ /* 0x000fc80000000000 */ /*04f0*/ FADD R10, R10, R31 ; /* 0x0000001f0a0a7221 */ /* 0x000fc80000000000 */ /*0500*/ FADD R10, R10, R33 ; /* 0x000000210a0a7221 */ /* 0x000fc80000000000 */ /*0510*/ FADD R10, R10, R35 ; /* 0x000000230a0a7221 */ /* 0x000fc80000000000 */ /*0520*/ FADD R9, R10, R9 ; /* 0x000000090a097221 */ /* 0x000fc80000000000 */ /*0530*/ FADD R2, R9, R12 ; /* 0x0000000c09027221 */ /* 0x000fe20000000000 */ /*0540*/ @!P0 BRA 0xff0 ; /* 0x00000aa000008947 */ /* 0x000fea0003800000 */ /*0550*/ IADD3 R0, R0, 0x1000, RZ ; /* 0x0000100000007810 */ /* 0x000fe40007ffe0ff */ /*0560*/ IADD3 R8, R8, -0x1000, RZ ; /* 0xfffff00008087810 */ /* 0x000fe40007ffe0ff */ /*0570*/ ISETP.GT.U32.AND P0, PT, R0, R3, PT ; /* 0x000000030000720c */ /* 0x000fda0003f04070 */ /*0580*/ @!P0 BRA 0x320 ; /* 0xfffffd9000008947 */ /* 0x000fea000383ffff */ /*0590*/ ISETP.GE.U32.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fda0003f06070 */ /*05a0*/ @P0 BRA 0xff0 ; /* 0x00000a4000000947 */ /* 0x000fea0003800000 */ /*05b0*/ S2R R19, SR_TID.X ; /* 0x0000000000137919 */ /* 0x000e220000002100 */ /*05c0*/ IADD3 R16, -R0, c[0x0][0x170], RZ ; /* 0x00005c0000107a10 */ /* 0x000fe20007ffe1ff */ /*05d0*/ BSSY B1, 0xff0 ; /* 0x00000a1000017945 */ /* 0x000fe60003800000 */ /*05e0*/ ISETP.GE.AND P0, PT, R19, R16, PT ; /* 0x000000101300720c */ /* 0x001fda0003f06270 */ /*05f0*/ @P0 BRA 0xfe0 ; /* 0x000009e000000947 */ /* 0x000fea0003800000 */ /*0600*/ LOP3.LUT R3, RZ, R19, RZ, 0x33, !PT ; /* 0x00000013ff037212 */ /* 0x000fe200078e33ff */ /*0610*/ BSSY B2, 0x760 ; /* 0x0000014000027945 */ /* 0x000fe60003800000 */ /*0620*/ IADD3 R3, -R0, c[0x0][0x170], R3 ; /* 0x00005c0000037a10 */ /* 0x000fc80007ffe103 */ /*0630*/ LEA.HI R4, R3.reuse, 0x1, RZ, 0x18 ; /* 0x0000000103047811 */ /* 0x040fe400078fc0ff */ /*0640*/ ISETP.GE.U32.AND P1, PT, R3, 0x300, PT ; /* 0x000003000300780c */ /* 0x000fe40003f26070 */ /*0650*/ LOP3.LUT P0, RZ, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304ff7812 */ /* 0x000fda000780c0ff */ /*0660*/ @!P0 BRA 0x750 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0670*/ LOP3.LUT R3, RZ, R19, RZ, 0x33, !PT ; /* 0x00000013ff037212 */ /* 0x000fe400078e33ff */ /*0680*/ IADD3 R6, R19, R0, RZ ; /* 0x0000000013067210 */ /* 0x000fe40007ffe0ff */ /*0690*/ IADD3 R3, -R0, c[0x0][0x170], R3 ; /* 0x00005c0000037a10 */ /* 0x000fc80007ffe103 */ /*06a0*/ LEA.HI R3, R3, 0x1, RZ, 0x18 ; /* 0x0000000103037811 */ /* 0x000fc800078fc0ff */ /*06b0*/ LOP3.LUT R3, R3, 0x3, RZ, 0xc0, !PT ; /* 0x0000000303037812 */ /* 0x000fe400078ec0ff */ /*06c0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x4 ; /* 0x00000004ff057424 */ /* 0x000fc800078e00ff */ /*06d0*/ IMAD.WIDE.U32 R4, R6, R5, c[0x0][0x160] ; /* 0x0000580006047625 */ /* 0x000fcc00078e0005 */ /*06e0*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea2000c1e1900 */ /*06f0*/ IADD3 R3, R3, -0x1, RZ ; /* 0xffffffff03037810 */ /* 0x000fe40007ffe0ff */ /*0700*/ IADD3 R19, R19, 0x100, RZ ; /* 0x0000010013137810 */ /* 0x000fe40007ffe0ff */ /*0710*/ ISETP.NE.AND P0, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fe40003f05270 */ /*0720*/ IADD3 R6, R6, 0x100, RZ ; /* 0x0000010006067810 */ /* 0x000fe20007ffe0ff */ /*0730*/ FADD R2, R5, R2 ; /* 0x0000000205027221 */ /* 0x004fd40000000000 */ /*0740*/ @P0 BRA 0x6c0 ; /* 0xffffff7000000947 */ /* 0x000fea000383ffff */ /*0750*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0760*/ @!P1 BRA 0xfe0 ; /* 0x0000087000009947 */ /* 0x000fea0003800000 */ /*0770*/ IADD3 R3, R16, -R19, RZ ; /* 0x8000001310037210 */ /* 0x000fe20007ffe0ff */ /*0780*/ BSSY B2, 0xc40 ; /* 0x000004b000027945 */ /* 0x000fe20003800000 */ /*0790*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*07a0*/ ISETP.GT.AND P1, PT, R3, 0xc00, PT ; /* 0x00000c000300780c */ /* 0x000fe40003f24270 */ /*07b0*/ IADD3 R17, R19, 0x300, R0 ; /* 0x0000030013117810 */ /* 0x000fd60007ffe000 */ /*07c0*/ @!P1 BRA 0xc30 ; /* 0x0000046000009947 */ /* 0x000fea0003800000 */ /*07d0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*07e0*/ IADD3 R3, R16, -0xc00, RZ ; /* 0xfffff40010037810 */ /* 0x000fe40007ffe0ff */ /*07f0*/ IADD3 R5, R19, R0, RZ ; /* 0x0000000013057210 */ /* 0x000fe40007ffe0ff */ /*0800*/ MOV R14, 0x4 ; /* 0x00000004000e7802 */ /* 0x000fe40000000f00 */ /*0810*/ IADD3 R7, R17.reuse, -0x200, RZ ; /* 0xfffffe0011077810 */ /* 0x040fe40007ffe0ff */ /*0820*/ IADD3 R9, R17, -0x100, RZ ; /* 0xffffff0011097810 */ /* 0x000fe20007ffe0ff */ /*0830*/ IMAD.WIDE.U32 R4, R5, R14, c[0x0][0x160] ; /* 0x0000580005047625 */ /* 0x000fc800078e000e */ /*0840*/ IMAD.WIDE.U32 R6, R7, R14.reuse, c[0x0][0x160] ; /* 0x0000580007067625 */ /* 0x080fe200078e000e */ /*0850*/ LDG.E R25, [R4.64] ; /* 0x0000000404197981 */ /* 0x0000a6000c1e1900 */ /*0860*/ IMAD.WIDE.U32 R8, R9, R14.reuse, c[0x0][0x160] ; /* 0x0000580009087625 */ /* 0x080fe200078e000e */ /*0870*/ LDG.E R24, [R6.64] ; /* 0x0000000406187981 */ /* 0x0002e2000c1e1900 */ /*0880*/ IADD3 R13, R0, 0x400, R19 ; /* 0x00000400000d7810 */ /* 0x000fe40007ffe013 */ /*0890*/ IMAD.WIDE.U32 R10, R17.reuse, R14, c[0x0][0x160] ; /* 0x00005800110a7625 */ /* 0x040fe200078e000e */ /*08a0*/ LDG.E R23, [R8.64] ; /* 0x0000000408177981 */ /* 0x000962000c1e1900 */ /*08b0*/ IADD3 R29, R17, 0x200, RZ ; /* 0x00000200111d7810 */ /* 0x000fc40007ffe0ff */ /*08c0*/ IMAD.WIDE.U32 R12, R13, R14.reuse, c[0x0][0x160] ; /* 0x000058000d0c7625 */ /* 0x080fe200078e000e */ /*08d0*/ LDG.E R22, [R10.64] ; /* 0x000000040a167981 */ /* 0x000962000c1e1900 */ /*08e0*/ IADD3 R15, R17, 0x300, RZ ; /* 0x00000300110f7810 */ /* 0x000fe40007ffe0ff */ /*08f0*/ IMAD.WIDE.U32 R28, R29, R14.reuse, c[0x0][0x160] ; /* 0x000058001d1c7625 */ /* 0x080fe200078e000e */ /*0900*/ LDG.E R21, [R12.64] ; /* 0x000000040c157981 */ /* 0x000962000c1e1900 */ /*0910*/ IADD3 R5, R17, 0x400, RZ ; /* 0x0000040011057810 */ /* 0x001fe40007ffe0ff */ /*0920*/ IMAD.WIDE.U32 R6, R15, R14, c[0x0][0x160] ; /* 0x000058000f067625 */ /* 0x002fe200078e000e */ /*0930*/ LDG.E R20, [R28.64] ; /* 0x000000041c147981 */ /* 0x000162000c1e1900 */ /*0940*/ IADD3 R15, R0, 0x800, R19 ; /* 0x00000800000f7810 */ /* 0x000fc40007ffe013 */ /*0950*/ IMAD.WIDE.U32 R8, R5, R14.reuse, c[0x0][0x160] ; /* 0x0000580005087625 */ /* 0x090fe200078e000e */ /*0960*/ LDG.E R18, [R6.64] ; /* 0x0000000406127981 */ /* 0x000322000c1e1900 */ /*0970*/ IADD3 R5, R17, 0x600, RZ ; /* 0x0000060011057810 */ /* 0x000fe40007ffe0ff */ /*0980*/ IMAD.WIDE.U32 R10, R15, R14.reuse, c[0x0][0x160] ; /* 0x000058000f0a7625 */ /* 0x080fe200078e000e */ /*0990*/ LDG.E R26, [R8.64] ; /* 0x00000004081a7981 */ /* 0x000322000c1e1900 */ /*09a0*/ IADD3 R31, R17, 0x700, RZ ; /* 0x00000700111f7810 */ /* 0x000fe40007ffe0ff */ /*09b0*/ IMAD.WIDE.U32 R12, R5, R14, c[0x0][0x160] ; /* 0x00005800050c7625 */ /* 0x000fe200078e000e */ /*09c0*/ LDG.E R27, [R10.64] ; /* 0x000000040a1b7981 */ /* 0x000322000c1e1900 */ /*09d0*/ IADD3 R15, R17, 0x800, RZ ; /* 0x00000800110f7810 */ /* 0x000fc40007ffe0ff */ /*09e0*/ IMAD.WIDE.U32 R4, R31, R14.reuse, c[0x0][0x160] ; /* 0x000058001f047625 */ /* 0x080fe200078e000e */ /*09f0*/ LDG.E R28, [R12.64] ; /* 0x000000040c1c7981 */ /* 0x001122000c1e1900 */ /*0a00*/ IADD3 R29, R0, 0xc00, R19 ; /* 0x00000c00001d7810 */ /* 0x000fe40007ffe013 */ /*0a10*/ IMAD.WIDE.U32 R6, R15, R14.reuse, c[0x0][0x160] ; /* 0x000058000f067625 */ /* 0x082fe200078e000e */ /*0a20*/ IADD3 R15, R17, 0xa00, RZ ; /* 0x00000a00110f7810 */ /* 0x000fe20007ffe0ff */ /*0a30*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000f24000c1e1900 */ /*0a40*/ IMAD.WIDE.U32 R8, R29, R14.reuse, c[0x0][0x160] ; /* 0x000058001d087625 */ /* 0x080fe200078e000e */ /*0a50*/ IADD3 R29, R17, 0xb00, RZ ; /* 0x00000b00111d7810 */ /* 0x000fe20007ffe0ff */ /*0a60*/ LDG.E R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000f24000c1e1900 */ /*0a70*/ IMAD.WIDE.U32 R10, R15, R14.reuse, c[0x0][0x160] ; /* 0x000058000f0a7625 */ /* 0x080fe200078e000e */ /*0a80*/ IADD3 R15, R17, 0xc00, RZ ; /* 0x00000c00110f7810 */ /* 0x000fe20007ffe0ff */ /*0a90*/ LDG.E R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f24000c1e1900 */ /*0aa0*/ IMAD.WIDE.U32 R12, R29, R14, c[0x0][0x160] ; /* 0x000058001d0c7625 */ /* 0x001fc400078e000e */ /*0ab0*/ LDG.E R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000f24000c1e1900 */ /*0ac0*/ IMAD.WIDE.U32 R14, R15, R14, c[0x0][0x160] ; /* 0x000058000f0e7625 */ /* 0x000fe400078e000e */ /*0ad0*/ LDG.E R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000f28000c1e1900 */ /*0ae0*/ LDG.E R15, [R14.64] ; /* 0x000000040e0f7981 */ /* 0x000f22000c1e1900 */ /*0af0*/ IADD3 R19, R19, 0x1000, RZ ; /* 0x0000100013137810 */ /* 0x000fe40007ffe0ff */ /*0b00*/ IADD3 R17, R17, 0x1000, RZ ; /* 0x0000100011117810 */ /* 0x000fc40007ffe0ff */ /*0b10*/ ISETP.GE.AND P1, PT, R19, R3, PT ; /* 0x000000031300720c */ /* 0x000fe20003f26270 */ /*0b20*/ FADD R25, R25, R2 ; /* 0x0000000219197221 */ /* 0x004fc80000000000 */ /*0b30*/ FADD R24, R25, R24 ; /* 0x0000001819187221 */ /* 0x008fc80000000000 */ /*0b40*/ FADD R23, R24, R23 ; /* 0x0000001718177221 */ /* 0x020fc80000000000 */ /*0b50*/ FADD R22, R23, R22 ; /* 0x0000001617167221 */ /* 0x000fc80000000000 */ /*0b60*/ FADD R21, R22, R21 ; /* 0x0000001516157221 */ /* 0x000fc80000000000 */ /*0b70*/ FADD R21, R21, R20 ; /* 0x0000001415157221 */ /* 0x000fc80000000000 */ /*0b80*/ FADD R21, R21, R18 ; /* 0x0000001215157221 */ /* 0x010fc80000000000 */ /*0b90*/ FADD R26, R21, R26 ; /* 0x0000001a151a7221 */ /* 0x000fc80000000000 */ /*0ba0*/ FADD R27, R26, R27 ; /* 0x0000001b1a1b7221 */ /* 0x000fc80000000000 */ /*0bb0*/ FADD R27, R27, R28 ; /* 0x0000001c1b1b7221 */ /* 0x000fc80000000000 */ /*0bc0*/ FADD R27, R27, R4 ; /* 0x000000041b1b7221 */ /* 0x000fc80000000000 */ /*0bd0*/ FADD R27, R27, R6 ; /* 0x000000061b1b7221 */ /* 0x000fc80000000000 */ /*0be0*/ FADD R27, R27, R8 ; /* 0x000000081b1b7221 */ /* 0x000fc80000000000 */ /*0bf0*/ FADD R27, R27, R10 ; /* 0x0000000a1b1b7221 */ /* 0x000fc80000000000 */ /*0c00*/ FADD R12, R27, R12 ; /* 0x0000000c1b0c7221 */ /* 0x000fc80000000000 */ /*0c10*/ FADD R2, R12, R15 ; /* 0x0000000f0c027221 */ /* 0x000fe20000000000 */ /*0c20*/ @!P1 BRA 0x7f0 ; /* 0xfffffbc000009947 */ /* 0x000fea000383ffff */ /*0c30*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0c40*/ IADD3 R3, R16, -R19, RZ ; /* 0x8000001310037210 */ /* 0x000fe20007ffe0ff */ /*0c50*/ BSSY B2, 0xec0 ; /* 0x0000026000027945 */ /* 0x000fe60003800000 */ /*0c60*/ ISETP.GT.AND P1, PT, R3, 0x400, PT ; /* 0x000004000300780c */ /* 0x000fda0003f24270 */ /*0c70*/ @!P1 BRA 0xeb0 ; /* 0x0000023000009947 */ /* 0x000fea0003800000 */ /*0c80*/ IADD3 R4, R19, R0, RZ ; /* 0x0000000013047210 */ /* 0x000fe40007ffe0ff */ /*0c90*/ MOV R23, 0x4 ; /* 0x0000000400177802 */ /* 0x000fe40000000f00 */ /*0ca0*/ IADD3 R6, R17.reuse, -0x200, RZ ; /* 0xfffffe0011067810 */ /* 0x040fe40007ffe0ff */ /*0cb0*/ IADD3 R8, R17, -0x100, RZ ; /* 0xffffff0011087810 */ /* 0x000fe20007ffe0ff */ /*0cc0*/ IMAD.WIDE.U32 R4, R4, R23, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fc800078e0017 */ /*0cd0*/ IMAD.WIDE.U32 R6, R6, R23.reuse, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x080fe200078e0017 */ /*0ce0*/ LDG.E R3, [R4.64] ; /* 0x0000000404037981 */ /* 0x0000a6000c1e1900 */ /*0cf0*/ IMAD.WIDE.U32 R8, R8, R23.reuse, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x080fe200078e0017 */ /*0d00*/ LDG.E R18, [R6.64] ; /* 0x0000000406127981 */ /* 0x0002e2000c1e1900 */ /*0d10*/ IADD3 R12, R0, 0x400, R19 ; /* 0x00000400000c7810 */ /* 0x000fe40007ffe013 */ /*0d20*/ IMAD.WIDE.U32 R10, R17.reuse, R23.reuse, c[0x0][0x160] ; /* 0x00005800110a7625 */ /* 0x0c0fe200078e0017 */ /*0d30*/ IADD3 R14, R17.reuse, 0x200, RZ ; /* 0x00000200110e7810 */ /* 0x040fe20007ffe0ff */ /*0d40*/ LDG.E R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f24000c1e1900 */ /*0d50*/ IMAD.WIDE.U32 R12, R12, R23.reuse, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x080fe200078e0017 */ /*0d60*/ IADD3 R21, R17.reuse, 0x300, RZ ; /* 0x0000030011157810 */ /* 0x040fe20007ffe0ff */ /*0d70*/ LDG.E R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000f64000c1e1900 */ /*0d80*/ IMAD.WIDE.U32 R14, R14, R23.reuse, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x080fe200078e0017 */ /*0d90*/ IADD3 R20, R17, 0x400, RZ ; /* 0x0000040011147810 */ /* 0x000fe20007ffe0ff */ /*0da0*/ LDG.E R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000f64000c1e1900 */ /*0db0*/ IMAD.WIDE.U32 R4, R21, R23, c[0x0][0x160] ; /* 0x0000580015047625 */ /* 0x001fc400078e0017 */ /*0dc0*/ LDG.E R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000f64000c1e1900 */ /*0dd0*/ IMAD.WIDE.U32 R6, R20, R23, c[0x0][0x160] ; /* 0x0000580014067625 */ /* 0x002fe400078e0017 */ /*0de0*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000f68000c1e1900 */ /*0df0*/ LDG.E R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000f62000c1e1900 */ /*0e00*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0e10*/ IADD3 R19, R19, 0x800, RZ ; /* 0x0000080013137810 */ /* 0x000fc40007ffe0ff */ /*0e20*/ IADD3 R17, R17, 0x800, RZ ; /* 0x0000080011117810 */ /* 0x000fe20007ffe0ff */ /*0e30*/ FADD R3, R2, R3 ; /* 0x0000000302037221 */ /* 0x004fc80000000000 */ /*0e40*/ FADD R3, R3, R18 ; /* 0x0000001203037221 */ /* 0x008fc80000000000 */ /*0e50*/ FADD R3, R3, R8 ; /* 0x0000000803037221 */ /* 0x010fc80000000000 */ /*0e60*/ FADD R3, R3, R10 ; /* 0x0000000a03037221 */ /* 0x020fc80000000000 */ /*0e70*/ FADD R3, R3, R12 ; /* 0x0000000c03037221 */ /* 0x000fc80000000000 */ /*0e80*/ FADD R3, R3, R14 ; /* 0x0000000e03037221 */ /* 0x000fc80000000000 */ /*0e90*/ FADD R3, R3, R4 ; /* 0x0000000403037221 */ /* 0x000fc80000000000 */ /*0ea0*/ FADD R2, R3, R6 ; /* 0x0000000603027221 */ /* 0x000fe40000000000 */ /*0eb0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0ec0*/ ISETP.LT.OR P0, PT, R19, R16, P0 ; /* 0x000000101300720c */ /* 0x000fda0000701670 */ /*0ed0*/ @!P0 BRA 0xfe0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0ee0*/ MOV R11, 0x4 ; /* 0x00000004000b7802 */ /* 0x000fe20000000f00 */ /*0ef0*/ IMAD.IADD R4, R19, 0x1, R0 ; /* 0x0000000113047824 */ /* 0x000fe200078e0200 */ /*0f00*/ IADD3 R6, R17.reuse, -0x200, RZ ; /* 0xfffffe0011067810 */ /* 0x040fe40007ffe0ff */ /*0f10*/ IADD3 R8, R17, -0x100, RZ ; /* 0xffffff0011087810 */ /* 0x000fe20007ffe0ff */ /*0f20*/ IMAD.WIDE.U32 R4, R4, R11, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fc800078e000b */ /*0f30*/ IMAD.WIDE.U32 R6, R6, R11.reuse, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x080fe400078e000b */ /*0f40*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea4000c1e1900 */ /*0f50*/ IMAD.WIDE.U32 R8, R8, R11.reuse, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x080fe400078e000b */ /*0f60*/ LDG.E R7, [R6.64] ; /* 0x0000000406077981 */ /* 0x000ee4000c1e1900 */ /*0f70*/ IMAD.WIDE.U32 R10, R17, R11, c[0x0][0x160] ; /* 0x00005800110a7625 */ /* 0x000fe400078e000b */ /*0f80*/ LDG.E R9, [R8.64] ; /* 0x0000000408097981 */ /* 0x000f28000c1e1900 */ /*0f90*/ LDG.E R11, [R10.64] ; /* 0x000000040a0b7981 */ /* 0x000f62000c1e1900 */ /*0fa0*/ FADD R2, R2, R5 ; /* 0x0000000502027221 */ /* 0x004fc80000000000 */ /*0fb0*/ FADD R2, R2, R7 ; /* 0x0000000702027221 */ /* 0x008fc80000000000 */ /*0fc0*/ FADD R2, R2, R9 ; /* 0x0000000902027221 */ /* 0x010fc80000000000 */ /*0fd0*/ FADD R2, R2, R11 ; /* 0x0000000b02027221 */ /* 0x020fe40000000000 */ /*0fe0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0ff0*/ S2R R3, SR_LANEID ; /* 0x0000000000037919 */ /* 0x000e280000000000 */ /*1000*/ SHFL.DOWN PT, R0, R2, 0x1, 0x1f ; /* 0x08201f0002007f89 */ /* 0x000e6800000e0000 */ /*1010*/ S2R R12, SR_TID.X ; /* 0x00000000000c7919 */ /* 0x000ea20000002100 */ /*1020*/ ISETP.GT.AND P0, PT, R3.reuse, 0x1e, PT ; /* 0x0000001e0300780c */ /* 0x041fe40003f04270 */ /*1030*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fd60003f25270 */ /*1040*/ @!P0 FADD R2, R0, R2 ; /* 0x0000000200028221 */ /* 0x002fe20000000000 */ /*1050*/ ISETP.GT.AND P0, PT, R3, 0x1d, PT ; /* 0x0000001d0300780c */ /* 0x000fc80003f04270 */ /*1060*/ SHFL.DOWN PT, R0, R2, 0x2, 0x1f ; /* 0x08401f0002007f89 */ /* 0x000e3200000e0000 */ /*1070*/ @!P0 FADD R2, R2, R0 ; /* 0x0000000002028221 */ /* 0x001fe20000000000 */ /*1080*/ ISETP.GT.AND P0, PT, R3, 0x1b, PT ; /* 0x0000001b0300780c */ /* 0x000fc80003f04270 */ /*1090*/ SHFL.DOWN PT, R0, R2, 0x4, 0x1f ; /* 0x08801f0002007f89 */ /* 0x000e3200000e0000 */ /*10a0*/ @!P0 FADD R2, R2, R0 ; /* 0x0000000002028221 */ /* 0x001fe20000000000 */ /*10b0*/ ISETP.GT.AND P0, PT, R3, 0x17, PT ; /* 0x000000170300780c */ /* 0x000fc80003f04270 */ /*10c0*/ SHFL.DOWN PT, R0, R2, 0x8, 0x1f ; /* 0x09001f0002007f89 */ /* 0x000e3200000e0000 */ /*10d0*/ @!P0 FADD R2, R2, R0 ; /* 0x0000000002028221 */ /* 0x001fe20000000000 */ /*10e0*/ ISETP.GT.AND P0, PT, R3, 0xf, PT ; /* 0x0000000f0300780c */ /* 0x000fc40003f04270 */ /*10f0*/ @!P1 SHF.R.S32.HI R3, RZ, 0x1f, R12 ; /* 0x0000001fff039819 */ /* 0x004fe4000001140c */ /*1100*/ SHFL.DOWN PT, R0, R2, 0x10, 0x1f ; /* 0x0a001f0002007f89 */ /* 0x000e2400000e0000 */ /*1110*/ @!P1 LEA.HI R3, R3, R12, RZ, 0x5 ; /* 0x0000000c03039211 */ /* 0x000fc800078f28ff */ /*1120*/ @!P1 SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff039819 */ /* 0x000fc80000011403 */ /*1130*/ @!P1 SHF.L.U32 R3, R3, 0x2, RZ ; /* 0x0000000203039819 */ /* 0x000fe200000006ff */ /*1140*/ @!P0 FADD R2, R2, R0 ; /* 0x0000000002028221 */ /* 0x001fe20000000000 */ /*1150*/ ISETP.NE.AND P0, PT, R12, RZ, PT ; /* 0x000000ff0c00720c */ /* 0x000fc80003f05270 */ /*1160*/ @!P1 STS [R3+0x8], R2 ; /* 0x0000080203009388 */ /* 0x0001e80000000800 */ /*1170*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1180*/ @P0 BRA 0x2270 ; /* 0x000010e000000947 */ /* 0x000fea0003800000 */ /*1190*/ LDS R3, [0xc] ; /* 0x00000c00ff037984 */ /* 0x001e220000000800 */ /*11a0*/ MOV R12, RZ ; /* 0x000000ff000c7202 */ /* 0x000fc60000000f00 */ /*11b0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e680000000c00 */ /*11c0*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea20000000a00 */ /*11d0*/ FADD R3, R2, R3 ; /* 0x0000000302037221 */ /* 0x001fc80000000000 */ /*11e0*/ FADD R4, R3, R4 ; /* 0x0000000403047221 */ /* 0x002fc80000000000 */ /*11f0*/ FADD R5, R4, R5 ; /* 0x0000000504057221 */ /* 0x000fc80000000000 */ /*1200*/ FADD R6, R5, R6 ; /* 0x0000000605067221 */ /* 0x000fc80000000000 */ /*1210*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x000fc80000000000 */ /*1220*/ FADD R8, R7, R8 ; /* 0x0000000807087221 */ /* 0x004fc80000000000 */ /*1230*/ FADD R2, R8, R9 ; /* 0x0000000908027221 */ /* 0x000fe20000000000 */ /*1240*/ BRA 0x2270 ; /* 0x0000102000007947 */ /* 0x000fea0003800000 */ /*1250*/ ISETP.GE.AND P0, PT, R13, c[0x0][0x170], PT ; /* 0x00005c000d007a0c */ /* 0x000fe20003f06270 */ /*1260*/ BSSY B1, 0x1c60 ; /* 0x000009f000017945 */ /* 0x000fe20003800000 */ /*1270*/ MOV R16, RZ ; /* 0x000000ff00107202 */ /* 0x000fd60000000f00 */ /*1280*/ @P0 BRA 0x1c50 ; /* 0x000009c000000947 */ /* 0x000fea0003800000 */ /*1290*/ MOV R16, 0x4 ; /* 0x0000000400107802 */ /* 0x000fca0000000f00 */ /*12a0*/ IMAD.WIDE.U32 R16, R13, R16, c[0x0][0x160] ; /* 0x000058000d107625 */ /* 0x000fcc00078e0010 */ /*12b0*/ LDG.E R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000162000c1e1900 */ /*12c0*/ IADD3 R13, R13, 0x100, RZ ; /* 0x000001000d0d7810 */ /* 0x000fc80007ffe0ff */ /*12d0*/ ISETP.GE.AND P0, PT, R13, c[0x0][0x170], PT ; /* 0x00005c000d007a0c */ /* 0x000fda0003f06270 */ /*12e0*/ @P0 BRA 0x1c50 ; /* 0x0000096000000947 */ /* 0x000fea0003800000 */ /*12f0*/ LOP3.LUT R2, RZ, R13, RZ, 0x33, !PT ; /* 0x0000000dff027212 */ /* 0x001fe200078e33ff */ /*1300*/ BSSY B2, 0x1400 ; /* 0x000000f000027945 */ /* 0x000fe60003800000 */ /*1310*/ IADD3 R3, R2, c[0x0][0x170], RZ ; /* 0x00005c0002037a10 */ /* 0x000fc80007ffe0ff */ /*1320*/ LEA.HI R2, R3.reuse, 0x1, RZ, 0x18 ; /* 0x0000000103027811 */ /* 0x040fe400078fc0ff */ /*1330*/ ISETP.GE.U32.AND P1, PT, R3, 0x300, PT ; /* 0x000003000300780c */ /* 0x000fe40003f26070 */ /*1340*/ LOP3.LUT P0, R2, R2, 0x3, RZ, 0xc0, !PT ; /* 0x0000000302027812 */ /* 0x000fda000780c0ff */ /*1350*/ @!P0 BRA 0x13f0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1360*/ MOV R4, R2 ; /* 0x0000000200047202 */ /* 0x000fe40000000f00 */ /*1370*/ IMAD.MOV.U32 R2, RZ, RZ, 0x4 ; /* 0x00000004ff027424 */ /* 0x000fc800078e00ff */ /*1380*/ IMAD.WIDE.U32 R2, R13, R2, c[0x0][0x160] ; /* 0x000058000d027625 */ /* 0x000fcc00078e0002 */ /*1390*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea2000c1e1900 */ /*13a0*/ IADD3 R4, R4, -0x1, RZ ; /* 0xffffffff04047810 */ /* 0x000fe40007ffe0ff */ /*13b0*/ IADD3 R13, R13, 0x100, RZ ; /* 0x000001000d0d7810 */ /* 0x000fe40007ffe0ff */ /*13c0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe20003f05270 */ /*13d0*/ FADD R16, R3, R16 ; /* 0x0000001003107221 */ /* 0x024fd80000000000 */ /*13e0*/ @P0 BRA 0x1370 ; /* 0xffffff8000000947 */ /* 0x000fea000383ffff */ /*13f0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1400*/ @!P1 BRA 0x1c50 ; /* 0x0000084000009947 */ /* 0x000fea0003800000 */ /*1410*/ IADD3 R2, -R13, c[0x0][0x170], RZ ; /* 0x00005c000d027a10 */ /* 0x000fe20007ffe1ff */ /*1420*/ BSSY B2, 0x18c0 ; /* 0x0000049000027945 */ /* 0x000fe20003800000 */ /*1430*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1440*/ ISETP.GT.AND P1, PT, R2, 0xc00, PT ; /* 0x00000c000200780c */ /* 0x000fda0003f24270 */ /*1450*/ @!P1 BRA 0x18b0 ; /* 0x0000045000009947 */ /* 0x000fea0003800000 */ /*1460*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1470*/ IADD3 R18, R0, -0xc00, RZ ; /* 0xfffff40000127810 */ /* 0x000fe40007ffe0ff */ /*1480*/ MOV R10, 0x4 ; /* 0x00000004000a7802 */ /* 0x000fe40000000f00 */ /*1490*/ IADD3 R3, R13.reuse, 0x100, RZ ; /* 0x000001000d037810 */ /* 0x040fe40007ffe0ff */ /*14a0*/ IADD3 R5, R13.reuse, 0x200, RZ ; /* 0x000002000d057810 */ /* 0x040fe20007ffe0ff */ /*14b0*/ IMAD.WIDE.U32 R14, R13.reuse, R10, c[0x0][0x160] ; /* 0x000058000d0e7625 */ /* 0x040fe200078e000a */ /*14c0*/ IADD3 R7, R13, 0x300, RZ ; /* 0x000003000d077810 */ /* 0x000fc60007ffe0ff */ /*14d0*/ IMAD.WIDE.U32 R2, R3, R10.reuse, c[0x0][0x160] ; /* 0x0000580003027625 */ /* 0x080fe200078e000a */ /*14e0*/ LDG.E R17, [R14.64] ; /* 0x000000040e117981 */ /* 0x0000a6000c1e1900 */ /*14f0*/ IMAD.WIDE.U32 R4, R5, R10.reuse, c[0x0][0x160] ; /* 0x0000580005047625 */ /* 0x080fe200078e000a */ /*1500*/ LDG.E R19, [R2.64] ; /* 0x0000000402137981 */ /* 0x0002e2000c1e1900 */ /*1510*/ IADD3 R9, R13, 0x400, RZ ; /* 0x000004000d097810 */ /* 0x000fe40007ffe0ff */ /*1520*/ IMAD.WIDE.U32 R6, R7, R10, c[0x0][0x160] ; /* 0x0000580007067625 */ /* 0x000fe200078e000a */ /*1530*/ LDG.E R20, [R4.64] ; /* 0x0000000404147981 */ /* 0x0008e2000c1e1900 */ /*1540*/ IADD3 R11, R13, 0x500, RZ ; /* 0x000005000d0b7810 */ /* 0x000fc40007ffe0ff */ /*1550*/ IMAD.WIDE.U32 R8, R9, R10.reuse, c[0x0][0x160] ; /* 0x0000580009087625 */ /* 0x080fe200078e000a */ /*1560*/ LDG.E R21, [R6.64] ; /* 0x0000000406157981 */ /* 0x0008e2000c1e1900 */ /*1570*/ IADD3 R23, R13, 0x600, RZ ; /* 0x000006000d177810 */ /* 0x000fe40007ffe0ff */ /*1580*/ IMAD.WIDE.U32 R14, R11, R10.reuse, c[0x0][0x160] ; /* 0x000058000b0e7625 */ /* 0x081fe200078e000a */ /*1590*/ LDG.E R22, [R8.64] ; /* 0x0000000408167981 */ /* 0x0000e2000c1e1900 */ /*15a0*/ IADD3 R11, R13, 0x700, RZ ; /* 0x000007000d0b7810 */ /* 0x000fe40007ffe0ff */ /*15b0*/ IMAD.WIDE.U32 R2, R23, R10.reuse, c[0x0][0x160] ; /* 0x0000580017027625 */ /* 0x082fe400078e000a */ /*15c0*/ LDG.E R23, [R14.64] ; /* 0x000000040e177981 */ /* 0x0002e2000c1e1900 */ /*15d0*/ IADD3 R25, R13, 0x800, RZ ; /* 0x000008000d197810 */ /* 0x000fe20007ffe0ff */ /*15e0*/ IMAD.WIDE.U32 R4, R11, R10, c[0x0][0x160] ; /* 0x000058000b047625 */ /* 0x010fc400078e000a */ /*15f0*/ LDG.E R24, [R2.64] ; /* 0x0000000402187981 */ /* 0x0008e2000c1e1900 */ /*1600*/ IADD3 R11, R13, 0x900, RZ ; /* 0x000009000d0b7810 */ /* 0x000fe20007ffe0ff */ /*1610*/ IMAD.WIDE.U32 R6, R25, R10.reuse, c[0x0][0x160] ; /* 0x0000580019067625 */ /* 0x080fe200078e000a */ /*1620*/ IADD3 R27, R13, 0xa00, RZ ; /* 0x00000a000d1b7810 */ /* 0x000fe20007ffe0ff */ /*1630*/ LDG.E R25, [R4.64] ; /* 0x0000000404197981 */ /* 0x0008e4000c1e1900 */ /*1640*/ IMAD.WIDE.U32 R8, R11, R10.reuse, c[0x0][0x160] ; /* 0x000058000b087625 */ /* 0x081fe200078e000a */ /*1650*/ IADD3 R11, R13, 0xb00, RZ ; /* 0x00000b000d0b7810 */ /* 0x000fe20007ffe0ff */ /*1660*/ LDG.E R26, [R6.64] ; /* 0x00000004061a7981 */ /* 0x0000e4000c1e1900 */ /*1670*/ IMAD.WIDE.U32 R14, R27, R10.reuse, c[0x0][0x160] ; /* 0x000058001b0e7625 */ /* 0x082fe200078e000a */ /*1680*/ IADD3 R29, R13, 0xc00, RZ ; /* 0x00000c000d1d7810 */ /* 0x000fe20007ffe0ff */ /*1690*/ LDG.E R27, [R8.64] ; /* 0x00000004081b7981 */ /* 0x0002e4000c1e1900 */ /*16a0*/ IMAD.WIDE.U32 R2, R11, R10.reuse, c[0x0][0x160] ; /* 0x000058000b027625 */ /* 0x090fe200078e000a */ /*16b0*/ IADD3 R11, R13, 0xd00, RZ ; /* 0x00000d000d0b7810 */ /* 0x000fe20007ffe0ff */ /*16c0*/ LDG.E R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000f24000c1e1900 */ /*16d0*/ IMAD.WIDE.U32 R4, R29, R10.reuse, c[0x0][0x160] ; /* 0x000058001d047625 */ /* 0x080fe200078e000a */ /*16e0*/ IADD3 R29, R13, 0xe00, RZ ; /* 0x00000e000d1d7810 */ /* 0x000fe20007ffe0ff */ /*16f0*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f24000c1e1900 */ /*1700*/ IMAD.WIDE.U32 R6, R11, R10.reuse, c[0x0][0x160] ; /* 0x000058000b067625 */ /* 0x081fe200078e000a */ /*1710*/ IADD3 R11, R13, 0xf00, RZ ; /* 0x00000f000d0b7810 */ /* 0x000fe20007ffe0ff */ /*1720*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000f24000c1e1900 */ /*1730*/ IMAD.WIDE.U32 R8, R29, R10, c[0x0][0x160] ; /* 0x000058001d087625 */ /* 0x002fc400078e000a */ /*1740*/ LDG.E R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000f24000c1e1900 */ /*1750*/ IMAD.WIDE.U32 R10, R11, R10, c[0x0][0x160] ; /* 0x000058000b0a7625 */ /* 0x000fe400078e000a */ /*1760*/ LDG.E R9, [R8.64] ; /* 0x0000000408097981 */ /* 0x000f28000c1e1900 */ /*1770*/ LDG.E R11, [R10.64] ; /* 0x000000040a0b7981 */ /* 0x000f22000c1e1900 */ /*1780*/ IADD3 R13, R13, 0x1000, RZ ; /* 0x000010000d0d7810 */ /* 0x000fc80007ffe0ff */ /*1790*/ ISETP.GE.AND P1, PT, R13, R18, PT ; /* 0x000000120d00720c */ /* 0x000fe20003f26270 */ /*17a0*/ FADD R16, R17, R16 ; /* 0x0000001011107221 */ /* 0x024fc80000000000 */ /*17b0*/ FADD R19, R16, R19 ; /* 0x0000001310137221 */ /* 0x008fc80000000000 */ /*17c0*/ FADD R20, R19, R20 ; /* 0x0000001413147221 */ /* 0x000fc80000000000 */ /*17d0*/ FADD R21, R20, R21 ; /* 0x0000001514157221 */ /* 0x000fc80000000000 */ /*17e0*/ FADD R22, R21, R22 ; /* 0x0000001615167221 */ /* 0x000fc80000000000 */ /*17f0*/ FADD R23, R22, R23 ; /* 0x0000001716177221 */ /* 0x000fc80000000000 */ /*1800*/ FADD R24, R23, R24 ; /* 0x0000001817187221 */ /* 0x000fc80000000000 */ /*1810*/ FADD R25, R24, R25 ; /* 0x0000001918197221 */ /* 0x000fc80000000000 */ /*1820*/ FADD R26, R25, R26 ; /* 0x0000001a191a7221 */ /* 0x000fc80000000000 */ /*1830*/ FADD R27, R26, R27 ; /* 0x0000001b1a1b7221 */ /* 0x000fc80000000000 */ /*1840*/ FADD R27, R27, R14 ; /* 0x0000000e1b1b7221 */ /* 0x010fc80000000000 */ /*1850*/ FADD R27, R27, R2 ; /* 0x000000021b1b7221 */ /* 0x000fc80000000000 */ /*1860*/ FADD R27, R27, R4 ; /* 0x000000041b1b7221 */ /* 0x000fc80000000000 */ /*1870*/ FADD R6, R27, R6 ; /* 0x000000061b067221 */ /* 0x000fc80000000000 */ /*1880*/ FADD R6, R6, R9 ; /* 0x0000000906067221 */ /* 0x000fc80000000000 */ /*1890*/ FADD R16, R6, R11 ; /* 0x0000000b06107221 */ /* 0x000fe20000000000 */ /*18a0*/ @!P1 BRA 0x1480 ; /* 0xfffffbd000009947 */ /* 0x000fea000383ffff */ /*18b0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*18c0*/ IADD3 R2, -R13, c[0x0][0x170], RZ ; /* 0x00005c000d027a10 */ /* 0x000fe20007ffe1ff */ /*18d0*/ BSSY B2, 0x1b30 ; /* 0x0000025000027945 */ /* 0x000fe60003800000 */ /*18e0*/ ISETP.GT.AND P1, PT, R2, 0x400, PT ; /* 0x000004000200780c */ /* 0x000fda0003f24270 */ /*18f0*/ @!P1 BRA 0x1b20 ; /* 0x0000022000009947 */ /* 0x000fea0003800000 */ /*1900*/ MOV R19, 0x4 ; /* 0x0000000400137802 */ /* 0x000fe40000000f00 */ /*1910*/ IADD3 R2, R13.reuse, 0x100, RZ ; /* 0x000001000d027810 */ /* 0x040fe40007ffe0ff */ /*1920*/ IADD3 R4, R13.reuse, 0x200, RZ ; /* 0x000002000d047810 */ /* 0x040fe20007ffe0ff */ /*1930*/ IMAD.WIDE.U32 R10, R13.reuse, R19, c[0x0][0x160] ; /* 0x000058000d0a7625 */ /* 0x040fe200078e0013 */ /*1940*/ IADD3 R6, R13, 0x300, RZ ; /* 0x000003000d067810 */ /* 0x000fc60007ffe0ff */ /*1950*/ IMAD.WIDE.U32 R2, R2, R19.reuse, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x080fe200078e0013 */ /*1960*/ LDG.E R17, [R10.64] ; /* 0x000000040a117981 */ /* 0x0000a6000c1e1900 */ /*1970*/ IMAD.WIDE.U32 R4, R4, R19.reuse, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x080fe200078e0013 */ /*1980*/ LDG.E R18, [R2.64] ; /* 0x0000000402127981 */ /* 0x0002e2000c1e1900 */ /*1990*/ IADD3 R8, R13.reuse, 0x400, RZ ; /* 0x000004000d087810 */ /* 0x040fe40007ffe0ff */ /*19a0*/ IMAD.WIDE.U32 R6, R6, R19.reuse, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x080fe200078e0013 */ /*19b0*/ IADD3 R14, R13.reuse, 0x500, RZ ; /* 0x000005000d0e7810 */ /* 0x040fe20007ffe0ff */ /*19c0*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000f24000c1e1900 */ /*19d0*/ IMAD.WIDE.U32 R8, R8, R19.reuse, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x080fe200078e0013 */ /*19e0*/ IADD3 R15, R13.reuse, 0x600, RZ ; /* 0x000006000d0f7810 */ /* 0x040fe20007ffe0ff */ /*19f0*/ LDG.E R7, [R6.64] ; /* 0x0000000406077981 */ /* 0x000f24000c1e1900 */ /*1a00*/ IMAD.WIDE.U32 R10, R14, R19.reuse, c[0x0][0x160] ; /* 0x000058000e0a7625 */ /* 0x081fe200078e0013 */ /*1a10*/ IADD3 R14, R13, 0x700, RZ ; /* 0x000007000d0e7810 */ /* 0x000fe20007ffe0ff */ /*1a20*/ LDG.E R9, [R8.64] ; /* 0x0000000408097981 */ /* 0x000f24000c1e1900 */ /*1a30*/ IMAD.WIDE.U32 R2, R15, R19, c[0x0][0x160] ; /* 0x000058000f027625 */ /* 0x002fc400078e0013 */ /*1a40*/ LDG.E R11, [R10.64] ; /* 0x000000040a0b7981 */ /* 0x000f24000c1e1900 */ /*1a50*/ IMAD.WIDE.U32 R14, R14, R19, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x000fe400078e0013 */ /*1a60*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000f28000c1e1900 */ /*1a70*/ LDG.E R15, [R14.64] ; /* 0x000000040e0f7981 */ /* 0x000f22000c1e1900 */ /*1a80*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1a90*/ IADD3 R13, R13, 0x800, RZ ; /* 0x000008000d0d7810 */ /* 0x000fe20007ffe0ff */ /*1aa0*/ FADD R17, R16, R17 ; /* 0x0000001110117221 */ /* 0x024fc80000000000 */ /*1ab0*/ FADD R17, R17, R18 ; /* 0x0000001211117221 */ /* 0x008fc80000000000 */ /*1ac0*/ FADD R4, R17, R4 ; /* 0x0000000411047221 */ /* 0x010fc80000000000 */ /*1ad0*/ FADD R4, R4, R7 ; /* 0x0000000704047221 */ /* 0x000fc80000000000 */ /*1ae0*/ FADD R4, R4, R9 ; /* 0x0000000904047221 */ /* 0x000fc80000000000 */ /*1af0*/ FADD R4, R4, R11 ; /* 0x0000000b04047221 */ /* 0x000fc80000000000 */ /*1b00*/ FADD R4, R4, R3 ; /* 0x0000000304047221 */ /* 0x000fc80000000000 */ /*1b10*/ FADD R16, R4, R15 ; /* 0x0000000f04107221 */ /* 0x000fe40000000000 */ /*1b20*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1b30*/ ISETP.LT.OR P0, PT, R13, c[0x0][0x170], P0 ; /* 0x00005c000d007a0c */ /* 0x000fda0000701670 */ /*1b40*/ @!P0 BRA 0x1c50 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*1b50*/ MOV R9, 0x4 ; /* 0x0000000400097802 */ /* 0x000fe40000000f00 */ /*1b60*/ IADD3 R4, R13.reuse, 0x100, RZ ; /* 0x000001000d047810 */ /* 0x040fe40007ffe0ff */ /*1b70*/ IADD3 R6, R13.reuse, 0x200, RZ ; /* 0x000002000d067810 */ /* 0x040fe20007ffe0ff */ /*1b80*/ IMAD.WIDE.U32 R2, R13.reuse, R9, c[0x0][0x160] ; /* 0x000058000d027625 */ /* 0x040fe200078e0009 */ /*1b90*/ IADD3 R8, R13, 0x300, RZ ; /* 0x000003000d087810 */ /* 0x000fc60007ffe0ff */ /*1ba0*/ IMAD.WIDE.U32 R4, R4, R9.reuse, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x080fe400078e0009 */ /*1bb0*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea4000c1e1900 */ /*1bc0*/ IMAD.WIDE.U32 R6, R6, R9.reuse, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x080fe400078e0009 */ /*1bd0*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ee4000c1e1900 */ /*1be0*/ IMAD.WIDE.U32 R8, R8, R9, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe400078e0009 */ /*1bf0*/ LDG.E R7, [R6.64] ; /* 0x0000000406077981 */ /* 0x000f28000c1e1900 */ /*1c00*/ LDG.E R9, [R8.64] ; /* 0x0000000408097981 */ /* 0x000f22000c1e1900 */ /*1c10*/ FADD R16, R16, R3 ; /* 0x0000000310107221 */ /* 0x024fc80000000000 */ /*1c20*/ FADD R16, R16, R5 ; /* 0x0000000510107221 */ /* 0x008fc80000000000 */ /*1c30*/ FADD R16, R16, R7 ; /* 0x0000000710107221 */ /* 0x010fc80000000000 */ /*1c40*/ FADD R16, R16, R9 ; /* 0x0000000910107221 */ /* 0x000fe40000000000 */ /*1c50*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x001fea0003800000 */ /*1c60*/ ISETP.GT.AND P0, PT, R0, 0xff, PT ; /* 0x000000ff0000780c */ /* 0x000fe40003f04270 */ /*1c70*/ MOV R7, R16 ; /* 0x0000001000077202 */ /* 0x020fd60000000f00 */ /*1c80*/ @P0 BRA 0x2020 ; /* 0x0000039000000947 */ /* 0x000fea0003800000 */ /*1c90*/ SHF.R.S32.HI R3, RZ, 0x1f, R12 ; /* 0x0000001fff037819 */ /* 0x000fe2000001140c */ /*1ca0*/ S2R R8, SR_LANEID ; /* 0x0000000000087919 */ /* 0x000e260000000000 */ /*1cb0*/ LEA.HI R6, R3, R12, RZ, 0x5 ; /* 0x0000000c03067211 */ /* 0x000fc800078f28ff */ /*1cc0*/ LOP3.LUT R2, R6, 0xffffffe0, RZ, 0xc0, !PT ; /* 0xffffffe006027812 */ /* 0x000fe400078ec0ff */ /*1cd0*/ SHF.R.S32.HI R6, RZ, 0x5, R6 ; /* 0x00000005ff067819 */ /* 0x000fe40000011406 */ /*1ce0*/ IADD3 R3, R2, 0x20, RZ ; /* 0x0000002002037810 */ /* 0x000fe40007ffe0ff */ /*1cf0*/ LOP3.LUT R2, RZ, R2, RZ, 0x33, !PT ; /* 0x00000002ff027212 */ /* 0x000fe400078e33ff */ /*1d00*/ ISETP.GT.AND P0, PT, R3, c[0x0][0x170], PT ; /* 0x00005c0003007a0c */ /* 0x000fe40003f04270 */ /*1d10*/ IADD3 R2, R2, c[0x0][0x170], RZ ; /* 0x00005c0002027a10 */ /* 0x000fc80007ffe0ff */ /*1d20*/ SEL R3, R2, 0x1f, P0 ; /* 0x0000001f02037807 */ /* 0x000fe40000000000 */ /*1d30*/ ISETP.NE.AND P1, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x001fc60003f25270 */ /*1d40*/ SHFL.DOWN PT, R2, R7, 0x1, R3 ; /* 0x0820000007027989 */ /* 0x000e2200000e0003 */ /*1d50*/ ISETP.GE.AND P0, PT, R8, R3, PT ; /* 0x000000030800720c */ /* 0x000fe20003f06270 */ /*1d60*/ FADD R2, R2, R7 ; /* 0x0000000702027221 */ /* 0x001fca0000000000 */ /*1d70*/ FSEL R4, R2, R7, !P0 ; /* 0x0000000702047208 */ /* 0x000fe40004000000 */ /*1d80*/ IADD3 R2, R8, 0x2, RZ ; /* 0x0000000208027810 */ /* 0x000fc60007ffe0ff */ /*1d90*/ SHFL.DOWN PT, R5, R4, 0x2, R3 ; /* 0x0840000004057989 */ /* 0x000e2200000e0003 */ /*1da0*/ ISETP.GT.AND P0, PT, R2, R3, PT ; /* 0x000000030200720c */ /* 0x000fe40003f04270 */ /*1db0*/ IADD3 R2, R8, 0x4, RZ ; /* 0x0000000408027810 */ /* 0x000fd60007ffe0ff */ /*1dc0*/ @!P0 FADD R4, R4, R5 ; /* 0x0000000504048221 */ /* 0x001fe20000000000 */ /*1dd0*/ ISETP.GT.AND P0, PT, R2, R3.reuse, PT ; /* 0x000000030200720c */ /* 0x080fe40003f04270 */ /*1de0*/ IADD3 R2, R8, 0x8, RZ ; /* 0x0000000808027810 */ /* 0x000fe40007ffe0ff */ /*1df0*/ SHFL.DOWN PT, R5, R4, 0x4, R3 ; /* 0x0880000004057989 */ /* 0x000e3200000e0003 */ /*1e00*/ @!P0 FADD R4, R4, R5 ; /* 0x0000000504048221 */ /* 0x001fe20000000000 */ /*1e10*/ ISETP.GT.AND P0, PT, R2, R3, PT ; /* 0x000000030200720c */ /* 0x000fc40003f04270 */ /*1e20*/ IADD3 R2, R8, 0x10, RZ ; /* 0x0000001008027810 */ /* 0x000fe40007ffe0ff */ /*1e30*/ SHFL.DOWN PT, R5, R4, 0x8, R3 ; /* 0x0900000004057989 */ /* 0x000e3200000e0003 */ /*1e40*/ @!P0 FADD R4, R4, R5 ; /* 0x0000000504048221 */ /* 0x001fe20000000000 */ /*1e50*/ ISETP.GT.AND P0, PT, R2, R3, PT ; /* 0x000000030200720c */ /* 0x000fc80003f04270 */ /*1e60*/ SHFL.DOWN PT, R5, R4, 0x10, R3 ; /* 0x0a00000004057989 */ /* 0x000e3200000e0003 */ /*1e70*/ @!P0 FADD R4, R4, R5 ; /* 0x0000000504048221 */ /* 0x001fe20000000000 */ /*1e80*/ ISETP.NE.AND P0, PT, R12, RZ, PT ; /* 0x000000ff0c00720c */ /* 0x000fc40003f05270 */ /*1e90*/ @!P1 SHF.L.U32 R5, R6, 0x2, RZ ; /* 0x0000000206059819 */ /* 0x000fe400000006ff */ /*1ea0*/ MOV R2, R4 ; /* 0x0000000400027202 */ /* 0x000fca0000000f00 */ /*1eb0*/ @!P1 STS [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000800 */ /*1ec0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1ed0*/ @P0 BRA 0x2270 ; /* 0x0000039000000947 */ /* 0x000fea0003800000 */ /*1ee0*/ LDS R3, [0xc] ; /* 0x00000c00ff037984 */ /* 0x001e220000000800 */ /*1ef0*/ ISETP.GT.AND P0, PT, R0, 0x20, PT ; /* 0x000000200000780c */ /* 0x000fc40003f04270 */ /*1f00*/ ISETP.GT.AND P3, PT, R0.reuse, 0x40, PT ; /* 0x000000400000780c */ /* 0x040fe20003f64270 */ /*1f10*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e620000000c00 */ /*1f20*/ ISETP.GT.AND P2, PT, R0.reuse, 0x60, PT ; /* 0x000000600000780c */ /* 0x040fe40003f44270 */ /*1f30*/ ISETP.GT.AND P1, PT, R0, 0x80, PT ; /* 0x000000800000780c */ /* 0x000fe20003f24270 */ /*1f40*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea20000000a00 */ /*1f50*/ MOV R12, RZ ; /* 0x000000ff000c7202 */ /* 0x000fca0000000f00 */ /*1f60*/ @P0 FADD R2, R2, R3 ; /* 0x0000000302020221 */ /* 0x001fe20000000000 */ /*1f70*/ ISETP.GT.AND P0, PT, R0, 0xa0, PT ; /* 0x000000a00000780c */ /* 0x000fc60003f04270 */ /*1f80*/ @P3 FADD R2, R2, R4 ; /* 0x0000000402023221 */ /* 0x002fe20000000000 */ /*1f90*/ ISETP.GT.AND P3, PT, R0, 0xc0, PT ; /* 0x000000c00000780c */ /* 0x000fc60003f64270 */ /*1fa0*/ @P2 FADD R2, R2, R5 ; /* 0x0000000502022221 */ /* 0x000fc80000000000 */ /*1fb0*/ @P1 FADD R2, R2, R6 ; /* 0x0000000602021221 */ /* 0x000fe20000000000 */ /*1fc0*/ ISETP.GE.AND P1, PT, R0, 0xe1, PT ; /* 0x000000e10000780c */ /* 0x000fc60003f26270 */ /*1fd0*/ @P0 FADD R2, R2, R7 ; /* 0x0000000702020221 */ /* 0x000fc80000000000 */ /*1fe0*/ @P3 FADD R2, R2, R8 ; /* 0x0000000802023221 */ /* 0x004fcc0000000000 */ /*1ff0*/ @!P1 BRA 0x2270 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*2000*/ FADD R2, R2, R9 ; /* 0x0000000902027221 */ /* 0x000fe20000000000 */ /*2010*/ BRA 0x2270 ; /* 0x0000025000007947 */ /* 0x000fea0003800000 */ /*2020*/ S2R R2, SR_LANEID ; /* 0x0000000000027919 */ /* 0x000e280000000000 */ /*2030*/ SHFL.DOWN PT, R0, R7, 0x1, 0x1f ; /* 0x08201f0007007f89 */ /* 0x000e6200000e0000 */ /*2040*/ ISETP.GT.AND P0, PT, R2.reuse, 0x1e, PT ; /* 0x0000001e0200780c */ /* 0x041fe40003f04270 */ /*2050*/ ISETP.NE.AND P1, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fd60003f25270 */ /*2060*/ @!P0 FADD R7, R0, R7 ; /* 0x0000000700078221 */ /* 0x002fe20000000000 */ /*2070*/ ISETP.GT.AND P0, PT, R2, 0x1d, PT ; /* 0x0000001d0200780c */ /* 0x000fe40003f04270 */ /*2080*/ @!P1 SHF.R.S32.HI R3, RZ, 0x1f, R12 ; /* 0x0000001fff039819 */ /* 0x000fe4000001140c */ /*2090*/ SHFL.DOWN PT, R0, R7, 0x2, 0x1f ; /* 0x08401f0007007f89 */ /* 0x000e2400000e0000 */ /*20a0*/ @!P1 LEA.HI R3, R3, R12, RZ, 0x5 ; /* 0x0000000c03039211 */ /* 0x000fc800078f28ff */ /*20b0*/ @!P1 SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff039819 */ /* 0x000fca0000011403 */ /*20c0*/ @!P1 IMAD.SHL.U32 R3, R3, 0x4, RZ ; /* 0x0000000403039824 */ /* 0x000fe200078e00ff */ /*20d0*/ @!P0 FADD R7, R7, R0 ; /* 0x0000000007078221 */ /* 0x001fe20000000000 */ /*20e0*/ ISETP.GT.AND P0, PT, R2, 0x1b, PT ; /* 0x0000001b0200780c */ /* 0x000fc80003f04270 */ /*20f0*/ SHFL.DOWN PT, R0, R7, 0x4, 0x1f ; /* 0x08801f0007007f89 */ /* 0x000e3200000e0000 */ /*2100*/ @!P0 FADD R7, R7, R0 ; /* 0x0000000007078221 */ /* 0x001fe20000000000 */ /*2110*/ ISETP.GT.AND P0, PT, R2, 0x17, PT ; /* 0x000000170200780c */ /* 0x000fc80003f04270 */ /*2120*/ SHFL.DOWN PT, R0, R7, 0x8, 0x1f ; /* 0x09001f0007007f89 */ /* 0x000e3200000e0000 */ /*2130*/ @!P0 FADD R7, R7, R0 ; /* 0x0000000007078221 */ /* 0x001fe20000000000 */ /*2140*/ ISETP.GT.AND P0, PT, R2, 0xf, PT ; /* 0x0000000f0200780c */ /* 0x000fc80003f04270 */ /*2150*/ SHFL.DOWN PT, R0, R7, 0x10, 0x1f ; /* 0x0a001f0007007f89 */ /* 0x000e3200000e0000 */ /*2160*/ @!P0 FADD R7, R7, R0 ; /* 0x0000000007078221 */ /* 0x001fe20000000000 */ /*2170*/ ISETP.NE.AND P0, PT, R12, RZ, PT ; /* 0x000000ff0c00720c */ /* 0x000fc80003f05270 */ /*2180*/ MOV R2, R7 ; /* 0x0000000700027202 */ /* 0x000fca0000000f00 */ /*2190*/ @!P1 STS [R3+0x8], R2 ; /* 0x0000080203009388 */ /* 0x0001e80000000800 */ /*21a0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*21b0*/ @P0 BRA 0x2270 ; /* 0x000000b000000947 */ /* 0x000fea0003800000 */ /*21c0*/ LDS R3, [0xc] ; /* 0x00000c00ff037984 */ /* 0x001e220000000800 */ /*21d0*/ MOV R12, RZ ; /* 0x000000ff000c7202 */ /* 0x000fc60000000f00 */ /*21e0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000e680000000c00 */ /*21f0*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea20000000a00 */ /*2200*/ FADD R3, R2, R3 ; /* 0x0000000302037221 */ /* 0x001fc80000000000 */ /*2210*/ FADD R4, R3, R4 ; /* 0x0000000403047221 */ /* 0x002fc80000000000 */ /*2220*/ FADD R5, R4, R5 ; /* 0x0000000504057221 */ /* 0x000fc80000000000 */ /*2230*/ FADD R6, R5, R6 ; /* 0x0000000605067221 */ /* 0x000fc80000000000 */ /*2240*/ FADD R7, R6, R7 ; /* 0x0000000706077221 */ /* 0x000fc80000000000 */ /*2250*/ FADD R8, R7, R8 ; /* 0x0000000807087221 */ /* 0x004fc80000000000 */ /*2260*/ FADD R2, R8, R9 ; /* 0x0000000908027221 */ /* 0x000fe40000000000 */ /*2270*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x001fea0003800000 */ /*2280*/ ISETP.NE.AND P0, PT, R12, RZ, PT ; /* 0x000000ff0c00720c */ /* 0x000fda0003f05270 */ /*2290*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*22a0*/ FADD R5, R2, c[0x0][0x178] ; /* 0x00005e0002057621 */ /* 0x000fe20000000000 */ /*22b0*/ MOV R2, c[0x0][0x168] ; /* 0x00005a0000027a02 */ /* 0x000fe40000000f00 */ /*22c0*/ MOV R3, c[0x0][0x16c] ; /* 0x00005b0000037a02 */ /* 0x000fca0000000f00 */ /*22d0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*22e0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*22f0*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*2300*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x001fda0003f05270 */ /*2310*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*2320*/ MOV R5, c[0x0][0x178] ; /* 0x00005e0000057a02 */ /* 0x000fe40000000f00 */ /*2330*/ MOV R2, c[0x0][0x168] ; /* 0x00005a0000027a02 */ /* 0x000fe40000000f00 */ /*2340*/ MOV R3, c[0x0][0x16c] ; /* 0x00005b0000037a02 */ /* 0x000fca0000000f00 */ /*2350*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*2360*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*2370*/ BRA 0x2370; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*2380*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2390*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*23a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*23b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*23c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*23d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*23e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*23f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0020*/ BRA 0x20; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0030*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0040*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0050*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0060*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0070*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0080*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0090*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
// // Created by root on 2020/12/3. // #include <hip/hip_runtime.h> #include "thrust/host_vector.h" #include "thrust/device_vector.h" #include "thrust/reduce.h" #include "thrust/generate.h" #include "thrust/transform.h" #include "math.h" #include "stdio.h" #define N (1 << 20) using namespace thrust::placeholders; int main() { thrust::host_vector<float> h_x(N); thrust::host_vector<float> h_y(N); thrust::generate(h_x.begin(), h_x.end(), rand); thrust::generate(h_y.begin(), h_y.end(), rand); thrust::device_vector<float> d_x = h_x; thrust::device_vector<float> d_y = h_y; thrust::transform(d_x.begin(), d_x.end(), d_x.begin(), _1 / RAND_MAX); // change data value to [0, 1] thrust::transform(d_y.begin(), d_y.end(), d_y.begin(), _1 / RAND_MAX); thrust::device_vector<float> d_inCircle(N); thrust::transform(d_x.begin(), d_x.end(), d_y.begin(), d_inCircle.begin(), (_1 * _1 + _2 * _2) < 1); // first1, last1, first2, result, operation(1 for true, 0 for false if op is judgement) float pi = thrust::reduce(d_inCircle.begin(), d_inCircle.end()) * 4.f / N; // reduce to get the sum of d_inCircle. printf("pi = %f\n", pi); return 0; }
.text .file "simple.hip" # Start of file scope inline assembly .globl _ZSt21ios_base_library_initv # End of file scope inline assembly .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function main .LCPI0_0: .long 0x40800000 # float 4 .LCPI0_1: .long 0x35800000 # float 9.53674316E-7 .text .globl main .type main,@function main: # @main .Lfunc_begin0: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception0 # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 subq $256, %rsp # imm = 0x100 .cfi_def_cfa_offset 288 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 224(%rsp), %rdi movl $1048576, %esi # imm = 0x100000 callq _ZN6thrust6detail11vector_baseIfSaIfEEC2Em .Ltmp0: leaq 192(%rsp), %rdi movl $1048576, %esi # imm = 0x100000 callq _ZN6thrust6detail11vector_baseIfSaIfEEC2Em .Ltmp1: # %bb.1: movq 248(%rsp), %rbx testq %rbx, %rbx je .LBB0_4 # %bb.2: # %.lr.ph.i.i.i.i.i.preheader movq 232(%rsp), %r14 shlq $2, %rbx xorl %r15d, %r15d .LBB0_3: # %.lr.ph.i.i.i.i.i # =>This Inner Loop Header: Depth=1 callq rand xorps %xmm0, %xmm0 cvtsi2ss %eax, %xmm0 movss %xmm0, (%r14,%r15) addq $4, %r15 cmpq %r15, %rbx jne .LBB0_3 .LBB0_4: # %.loopexit movq 216(%rsp), %rbx testq %rbx, %rbx je .LBB0_7 # %bb.5: # %.lr.ph.i.i.i.i.i46.preheader movq 200(%rsp), %r14 shlq $2, %rbx xorl %r15d, %r15d .LBB0_6: # %.lr.ph.i.i.i.i.i46 # =>This Inner Loop Header: Depth=1 callq rand xorps %xmm0, %xmm0 cvtsi2ss %eax, %xmm0 movss %xmm0, (%r14,%r15) addq $4, %r15 cmpq %r15, %rbx jne .LBB0_6 .LBB0_7: # %_ZN6thrust8generateINS_6detail15normal_iteratorIPfEEPDoFivEEEvT_S7_T0_.exit49 .Ltmp3: leaq 128(%rsp), %rdi leaq 224(%rsp), %rsi callq _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2IfSaIfEEERKNS1_IT_T0_EE .Ltmp4: # %bb.8: # %_ZN6thrust13device_vectorIfNS_16device_allocatorIfEEEC2IfSaIfEEERKNS_6detail11vector_baseIT_T0_EE.exit .Ltmp6: leaq 160(%rsp), %rdi leaq 192(%rsp), %rsi callq _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2IfSaIfEEERKNS1_IT_T0_EE .Ltmp7: # %bb.9: movabsq $9223372032559808512, %rbx # imm = 0x7FFFFFFF00000000 movq 152(%rsp), %rsi testq %rsi, %rsi je .LBB0_11 # %bb.10: # %_ZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_.exit.i.i.i.i.i.i movq 136(%rsp), %rax movq %rax, 56(%rsp) movq %rax, 64(%rsp) movq %rbx, 72(%rsp) .Ltmp9: movups 56(%rsp), %xmm0 movups 72(%rsp), %xmm1 movups %xmm1, 16(%rsp) movups %xmm0, (%rsp) leaq 96(%rsp), %rdi callq _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSR_IS2_EESQ_l .Ltmp10: .LBB0_11: movq 184(%rsp), %rsi testq %rsi, %rsi je .LBB0_13 # %bb.12: # %_ZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_.exit.i.i.i.i.i.i59 movq 168(%rsp), %rax movq %rax, 56(%rsp) movq %rax, 64(%rsp) movq %rbx, 72(%rsp) .Ltmp12: movups 56(%rsp), %xmm0 movups 72(%rsp), %xmm1 movups %xmm1, 16(%rsp) movups %xmm0, (%rsp) leaq 96(%rsp), %rdi callq _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSR_IS2_EESQ_l .Ltmp13: .LBB0_13: .Ltmp15: leaq 96(%rsp), %rdi movl $1048576, %esi # imm = 0x100000 callq _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2Em .Ltmp16: # %bb.14: movq 152(%rsp), %rax movq 104(%rsp), %rsi testq %rax, %rax je .LBB0_17 # %bb.15: # %_ZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_.exit.i.i.i.i.i movq 136(%rsp), %rcx movq 168(%rsp), %rdx movq %rcx, 56(%rsp) movq %rdx, 64(%rsp) movq %rsi, 72(%rsp) movl $1, 88(%rsp) .Ltmp18: movq 88(%rsp), %rcx movq %rcx, 32(%rsp) movups 56(%rsp), %xmm0 movups 72(%rsp), %xmm1 movups %xmm1, 16(%rsp) movups %xmm0, (%rsp) leaq 55(%rsp), %rdi movq %rax, %rsi callq _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS15_IS2_EES14_l .Ltmp19: # %bb.16: # %.noexc70 movq 104(%rsp), %rsi .LBB0_17: movq 120(%rsp), %rdx .Ltmp21: leaq 56(%rsp), %rdi xorps %xmm0, %xmm0 callq _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIfEEEElfNS_4plusIfEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_lfS9_ .Ltmp22: # %bb.18: mulss .LCPI0_0(%rip), %xmm0 mulss .LCPI0_1(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 movl $.L.str, %edi movb $1, %al callq printf movq 112(%rsp), %rdx testq %rdx, %rdx je .LBB0_20 # %bb.19: movq 96(%rsp), %rax movq 104(%rsp), %rsi shlq $2, %rdx movq 8(%rax), %rdi .Ltmp33: movl $4, %ecx callq _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .Ltmp34: .LBB0_20: # %_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEED2Ev.exit movq 176(%rsp), %rdx testq %rdx, %rdx je .LBB0_22 # %bb.21: movq 160(%rsp), %rax movq 168(%rsp), %rsi shlq $2, %rdx movq 8(%rax), %rdi .Ltmp36: movl $4, %ecx callq _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .Ltmp37: .LBB0_22: # %_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEED2Ev.exit74 movq 144(%rsp), %rdx testq %rdx, %rdx je .LBB0_24 # %bb.23: movq 128(%rsp), %rax movq 136(%rsp), %rsi shlq $2, %rdx movq 8(%rax), %rdi .Ltmp39: movl $4, %ecx callq _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .Ltmp40: .LBB0_24: # %_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEED2Ev.exit75 cmpq $0, 208(%rsp) je .LBB0_26 # %bb.25: movq 200(%rsp), %rdi callq _ZdlPv .LBB0_26: # %_ZN6thrust6detail11vector_baseIfSaIfEED2Ev.exit cmpq $0, 240(%rsp) je .LBB0_28 # %bb.27: movq 232(%rsp), %rdi callq _ZdlPv .LBB0_28: # %_ZN6thrust6detail11vector_baseIfSaIfEED2Ev.exit77 xorl %eax, %eax addq $256, %rsp # imm = 0x100 .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB0_29: .cfi_def_cfa_offset 288 .Ltmp41: jmp .LBB0_39 .LBB0_30: .Ltmp38: jmp .LBB0_39 .LBB0_31: .Ltmp35: jmp .LBB0_39 .LBB0_32: .Ltmp20: jmp .LBB0_36 .LBB0_33: .Ltmp14: jmp .LBB0_41 .LBB0_34: .Ltmp11: jmp .LBB0_41 .LBB0_35: .Ltmp23: .LBB0_36: movq %rax, %rbx movq 112(%rsp), %rdx testq %rdx, %rdx je .LBB0_42 # %bb.37: movq 96(%rsp), %rax movq 104(%rsp), %rsi shlq $2, %rdx movq 8(%rax), %rdi .Ltmp24: movl $4, %ecx callq _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .Ltmp25: jmp .LBB0_42 .LBB0_38: .Ltmp26: jmp .LBB0_39 .LBB0_40: .Ltmp17: .LBB0_41: movq %rax, %rbx .LBB0_42: movq 176(%rsp), %rdx testq %rdx, %rdx je .LBB0_46 # %bb.43: movq 160(%rsp), %rax movq 168(%rsp), %rsi shlq $2, %rdx movq 8(%rax), %rdi .Ltmp27: movl $4, %ecx callq _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .Ltmp28: jmp .LBB0_46 .LBB0_44: .Ltmp29: jmp .LBB0_39 .LBB0_45: .Ltmp8: movq %rax, %rbx .LBB0_46: # %_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEED2Ev.exit79 movq 144(%rsp), %rdx testq %rdx, %rdx je .LBB0_50 # %bb.47: movq 128(%rsp), %rax movq 136(%rsp), %rsi shlq $2, %rdx movq 8(%rax), %rdi .Ltmp30: movl $4, %ecx callq _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .Ltmp31: jmp .LBB0_50 .LBB0_48: .Ltmp32: .LBB0_39: movq %rax, %rdi callq __clang_call_terminate .LBB0_49: .Ltmp5: movq %rax, %rbx .LBB0_50: # %_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEED2Ev.exit80 cmpq $0, 208(%rsp) je .LBB0_53 # %bb.51: movq 200(%rsp), %rdi callq _ZdlPv jmp .LBB0_53 .LBB0_52: .Ltmp2: movq %rax, %rbx .LBB0_53: # %_ZN6thrust6detail11vector_baseIfSaIfEED2Ev.exit82 cmpq $0, 240(%rsp) je .LBB0_55 # %bb.54: movq 232(%rsp), %rdi callq _ZdlPv .LBB0_55: # %_ZN6thrust6detail11vector_baseIfSaIfEED2Ev.exit84 movq %rbx, %rdi callq _Unwind_Resume@PLT .Lfunc_end0: .size main, .Lfunc_end0-main .cfi_endproc .section .gcc_except_table,"a",@progbits .p2align 2, 0x0 GCC_except_table0: .Lexception0: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase0-.Lttbaseref0 .Lttbaseref0: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end0-.Lcst_begin0 .Lcst_begin0: .uleb128 .Lfunc_begin0-.Lfunc_begin0 # >> Call Site 1 << .uleb128 .Ltmp0-.Lfunc_begin0 # Call between .Lfunc_begin0 and .Ltmp0 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp0-.Lfunc_begin0 # >> Call Site 2 << .uleb128 .Ltmp1-.Ltmp0 # Call between .Ltmp0 and .Ltmp1 .uleb128 .Ltmp2-.Lfunc_begin0 # jumps to .Ltmp2 .byte 0 # On action: cleanup .uleb128 .Ltmp3-.Lfunc_begin0 # >> Call Site 3 << .uleb128 .Ltmp4-.Ltmp3 # Call between .Ltmp3 and .Ltmp4 .uleb128 .Ltmp5-.Lfunc_begin0 # jumps to .Ltmp5 .byte 0 # On action: cleanup .uleb128 .Ltmp6-.Lfunc_begin0 # >> Call Site 4 << .uleb128 .Ltmp7-.Ltmp6 # Call between .Ltmp6 and .Ltmp7 .uleb128 .Ltmp8-.Lfunc_begin0 # jumps to .Ltmp8 .byte 0 # On action: cleanup .uleb128 .Ltmp9-.Lfunc_begin0 # >> Call Site 5 << .uleb128 .Ltmp10-.Ltmp9 # Call between .Ltmp9 and .Ltmp10 .uleb128 .Ltmp11-.Lfunc_begin0 # jumps to .Ltmp11 .byte 0 # On action: cleanup .uleb128 .Ltmp12-.Lfunc_begin0 # >> Call Site 6 << .uleb128 .Ltmp13-.Ltmp12 # Call between .Ltmp12 and .Ltmp13 .uleb128 .Ltmp14-.Lfunc_begin0 # jumps to .Ltmp14 .byte 0 # On action: cleanup .uleb128 .Ltmp15-.Lfunc_begin0 # >> Call Site 7 << .uleb128 .Ltmp16-.Ltmp15 # Call between .Ltmp15 and .Ltmp16 .uleb128 .Ltmp17-.Lfunc_begin0 # jumps to .Ltmp17 .byte 0 # On action: cleanup .uleb128 .Ltmp18-.Lfunc_begin0 # >> Call Site 8 << .uleb128 .Ltmp19-.Ltmp18 # Call between .Ltmp18 and .Ltmp19 .uleb128 .Ltmp20-.Lfunc_begin0 # jumps to .Ltmp20 .byte 0 # On action: cleanup .uleb128 .Ltmp21-.Lfunc_begin0 # >> Call Site 9 << .uleb128 .Ltmp22-.Ltmp21 # Call between .Ltmp21 and .Ltmp22 .uleb128 .Ltmp23-.Lfunc_begin0 # jumps to .Ltmp23 .byte 0 # On action: cleanup .uleb128 .Ltmp33-.Lfunc_begin0 # >> Call Site 10 << .uleb128 .Ltmp34-.Ltmp33 # Call between .Ltmp33 and .Ltmp34 .uleb128 .Ltmp35-.Lfunc_begin0 # jumps to .Ltmp35 .byte 1 # On action: 1 .uleb128 .Ltmp36-.Lfunc_begin0 # >> Call Site 11 << .uleb128 .Ltmp37-.Ltmp36 # Call between .Ltmp36 and .Ltmp37 .uleb128 .Ltmp38-.Lfunc_begin0 # jumps to .Ltmp38 .byte 1 # On action: 1 .uleb128 .Ltmp39-.Lfunc_begin0 # >> Call Site 12 << .uleb128 .Ltmp40-.Ltmp39 # Call between .Ltmp39 and .Ltmp40 .uleb128 .Ltmp41-.Lfunc_begin0 # jumps to .Ltmp41 .byte 1 # On action: 1 .uleb128 .Ltmp24-.Lfunc_begin0 # >> Call Site 13 << .uleb128 .Ltmp25-.Ltmp24 # Call between .Ltmp24 and .Ltmp25 .uleb128 .Ltmp26-.Lfunc_begin0 # jumps to .Ltmp26 .byte 1 # On action: 1 .uleb128 .Ltmp27-.Lfunc_begin0 # >> Call Site 14 << .uleb128 .Ltmp28-.Ltmp27 # Call between .Ltmp27 and .Ltmp28 .uleb128 .Ltmp29-.Lfunc_begin0 # jumps to .Ltmp29 .byte 1 # On action: 1 .uleb128 .Ltmp30-.Lfunc_begin0 # >> Call Site 15 << .uleb128 .Ltmp31-.Ltmp30 # Call between .Ltmp30 and .Ltmp31 .uleb128 .Ltmp32-.Lfunc_begin0 # jumps to .Ltmp32 .byte 1 # On action: 1 .uleb128 .Ltmp31-.Lfunc_begin0 # >> Call Site 16 << .uleb128 .Lfunc_end0-.Ltmp31 # Call between .Ltmp31 and .Lfunc_end0 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end0: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase0: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6detail11vector_baseIfSaIfEEC2Em,"axG",@progbits,_ZN6thrust6detail11vector_baseIfSaIfEEC2Em,comdat .weak _ZN6thrust6detail11vector_baseIfSaIfEEC2Em # -- Begin function _ZN6thrust6detail11vector_baseIfSaIfEEC2Em .p2align 1, 0x90 .type _ZN6thrust6detail11vector_baseIfSaIfEEC2Em,@function _ZN6thrust6detail11vector_baseIfSaIfEEC2Em: # @_ZN6thrust6detail11vector_baseIfSaIfEEC2Em .Lfunc_begin1: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception1 # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 xorps %xmm0, %xmm0 movups %xmm0, 8(%rdi) movq $0, 24(%rdi) testq %rsi, %rsi je .LBB1_3 # %bb.1: # %_ZN6thrust6detail18contiguous_storageIfSaIfEE19default_construct_nENS0_15normal_iteratorIPfEEm.exit.i .Ltmp42: movq %rsi, %rbx movq %rdi, %r14 leaq 8(%rdi), %r15 xorl %edx, %edx callq _ZNSt15__new_allocatorIfE8allocateEmPKv .Ltmp43: # %bb.2: # %.noexc movq %rax, 8(%r14) movq %rbx, 16(%r14) movq %rbx, 24(%r14) shlq $2, %rbx movq %rax, %rdi xorl %esi, %esi movq %rbx, %rdx popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 jmp memset@PLT # TAILCALL .LBB1_3: # %_ZN6thrust6detail11vector_baseIfSaIfEE12default_initEm.exit .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB1_4: .cfi_def_cfa_offset 32 .Ltmp44: movq %rax, %rbx cmpq $0, 16(%r14) je .LBB1_6 # %bb.5: movq (%r15), %rdi callq _ZdlPv xorps %xmm0, %xmm0 movups %xmm0, (%r15) .LBB1_6: # %_ZN6thrust6detail18contiguous_storageIfSaIfEED2Ev.exit movq %rbx, %rdi callq _Unwind_Resume@PLT .Lfunc_end1: .size _ZN6thrust6detail11vector_baseIfSaIfEEC2Em, .Lfunc_end1-_ZN6thrust6detail11vector_baseIfSaIfEEC2Em .cfi_endproc .section .gcc_except_table._ZN6thrust6detail11vector_baseIfSaIfEEC2Em,"aG",@progbits,_ZN6thrust6detail11vector_baseIfSaIfEEC2Em,comdat .p2align 2, 0x0 GCC_except_table1: .Lexception1: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end1-.Lcst_begin1 .Lcst_begin1: .uleb128 .Ltmp42-.Lfunc_begin1 # >> Call Site 1 << .uleb128 .Ltmp43-.Ltmp42 # Call between .Ltmp42 and .Ltmp43 .uleb128 .Ltmp44-.Lfunc_begin1 # jumps to .Ltmp44 .byte 0 # On action: cleanup .uleb128 .Ltmp43-.Lfunc_begin1 # >> Call Site 2 << .uleb128 .Lfunc_end1-.Ltmp43 # Call between .Ltmp43 and .Lfunc_end1 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end1: .p2align 2, 0x0 # -- End function .section .text._ZNSt15__new_allocatorIfE8allocateEmPKv,"axG",@progbits,_ZNSt15__new_allocatorIfE8allocateEmPKv,comdat .weak _ZNSt15__new_allocatorIfE8allocateEmPKv # -- Begin function _ZNSt15__new_allocatorIfE8allocateEmPKv .p2align 1, 0x90 .type _ZNSt15__new_allocatorIfE8allocateEmPKv,@function _ZNSt15__new_allocatorIfE8allocateEmPKv: # @_ZNSt15__new_allocatorIfE8allocateEmPKv .cfi_startproc # %bb.0: pushq %rax .cfi_def_cfa_offset 16 movq %rsi, %rax shrq $61, %rax jne .LBB2_1 # %bb.3: shlq $2, %rsi movq %rsi, %rdi popq %rax .cfi_def_cfa_offset 8 jmp _Znwm # TAILCALL .LBB2_1: .cfi_def_cfa_offset 16 shrq $62, %rsi je .LBB2_2 # %bb.4: callq _ZSt28__throw_bad_array_new_lengthv .LBB2_2: callq _ZSt17__throw_bad_allocv .Lfunc_end2: .size _ZNSt15__new_allocatorIfE8allocateEmPKv, .Lfunc_end2-_ZNSt15__new_allocatorIfE8allocateEmPKv .cfi_endproc # -- End function .section .text.__clang_call_terminate,"axG",@progbits,__clang_call_terminate,comdat .hidden __clang_call_terminate # -- Begin function __clang_call_terminate .weak __clang_call_terminate .type __clang_call_terminate,@function __clang_call_terminate: # @__clang_call_terminate .cfi_startproc # %bb.0: pushq %rax .cfi_def_cfa_offset 16 callq __cxa_begin_catch callq _ZSt9terminatev .Lfunc_end3: .size __clang_call_terminate, .Lfunc_end3-__clang_call_terminate .cfi_endproc # -- End function .section .text._ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2IfSaIfEEERKNS1_IT_T0_EE,"axG",@progbits,_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2IfSaIfEEERKNS1_IT_T0_EE,comdat .weak _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2IfSaIfEEERKNS1_IT_T0_EE # -- Begin function _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2IfSaIfEEERKNS1_IT_T0_EE .p2align 1, 0x90 .type _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2IfSaIfEEERKNS1_IT_T0_EE,@function _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2IfSaIfEEERKNS1_IT_T0_EE: # @_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2IfSaIfEEERKNS1_IT_T0_EE .Lfunc_begin2: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception2 # %bb.0: pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 pushq %rax .cfi_def_cfa_offset 32 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 movq %rsi, %r14 movq %rdi, %rbx callq _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v movq %rax, (%rbx) xorps %xmm0, %xmm0 movups %xmm0, 8(%rbx) movq $0, 24(%rbx) movq 8(%r14), %rdx movq 24(%r14), %r14 leaq (%rdx,%r14,4), %rcx shlq $2, %r14 negq %r14 sarq $2, %r14 negq %r14 .Ltmp45: movq %rbx, %rdi movq %r14, %rsi movq %rbx, %r8 callq _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE17allocate_and_copyINS0_15normal_iteratorIPKfEEEEvmT_SA_RNS0_18contiguous_storageIfS3_EE .Ltmp46: # %bb.1: movq %r14, 24(%rbx) addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 retq .LBB4_3: .cfi_def_cfa_offset 32 .Ltmp47: movq %rax, %r14 .Ltmp48: movq %rbx, %rdi callq _ZN6thrust6detail18contiguous_storageIfNS_16device_allocatorIfEEE10deallocateEv .Ltmp49: # %bb.4: # %_ZN6thrust6detail18contiguous_storageIfNS_16device_allocatorIfEEED2Ev.exit movq %r14, %rdi callq _Unwind_Resume@PLT .LBB4_2: .Ltmp50: movq %rax, %rdi callq __clang_call_terminate .Lfunc_end4: .size _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2IfSaIfEEERKNS1_IT_T0_EE, .Lfunc_end4-_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2IfSaIfEEERKNS1_IT_T0_EE .cfi_endproc .section .gcc_except_table._ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2IfSaIfEEERKNS1_IT_T0_EE,"aG",@progbits,_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2IfSaIfEEERKNS1_IT_T0_EE,comdat .p2align 2, 0x0 GCC_except_table4: .Lexception2: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase1-.Lttbaseref1 .Lttbaseref1: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end2-.Lcst_begin2 .Lcst_begin2: .uleb128 .Lfunc_begin2-.Lfunc_begin2 # >> Call Site 1 << .uleb128 .Ltmp45-.Lfunc_begin2 # Call between .Lfunc_begin2 and .Ltmp45 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp45-.Lfunc_begin2 # >> Call Site 2 << .uleb128 .Ltmp46-.Ltmp45 # Call between .Ltmp45 and .Ltmp46 .uleb128 .Ltmp47-.Lfunc_begin2 # jumps to .Ltmp47 .byte 0 # On action: cleanup .uleb128 .Ltmp48-.Lfunc_begin2 # >> Call Site 3 << .uleb128 .Ltmp49-.Ltmp48 # Call between .Ltmp48 and .Ltmp49 .uleb128 .Ltmp50-.Lfunc_begin2 # jumps to .Ltmp50 .byte 1 # On action: 1 .uleb128 .Ltmp49-.Lfunc_begin2 # >> Call Site 4 << .uleb128 .Lfunc_end4-.Ltmp49 # Call between .Ltmp49 and .Lfunc_end4 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end2: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase1: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v,"axG",@progbits,_ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v,comdat .weak _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v # -- Begin function _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v .type _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v,@function _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v: # @_ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v .cfi_startproc # %bb.0: movb _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource(%rip), %al testb %al, %al je .LBB5_1 .LBB5_4: movl $_ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource, %eax retq .LBB5_1: pushq %rax .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB5_3 # %bb.2: movq $_ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE+16, _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource(%rip) callq _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v movq %rax, _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource+8(%rip) movl $_ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource, %edi callq __cxa_guard_release .LBB5_3: addq $8, %rsp .cfi_def_cfa_offset 8 jmp .LBB5_4 .Lfunc_end5: .size _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v, .Lfunc_end5-_ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v .cfi_endproc # -- End function .section .text._ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev,"axG",@progbits,_ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev,comdat .weak _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev # -- Begin function _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev .p2align 1, 0x90 .type _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev,@function _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev: # @_ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev .cfi_startproc # %bb.0: retq .Lfunc_end6: .size _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev, .Lfunc_end6-_ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev .cfi_endproc # -- End function .section .text._ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v,"axG",@progbits,_ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v,comdat .weak _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v # -- Begin function _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v .type _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v,@function _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v: # @_ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v .cfi_startproc # %bb.0: movb _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource(%rip), %al testb %al, %al je .LBB7_1 .LBB7_4: movl $_ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource, %eax retq .LBB7_1: pushq %rax .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB7_3 # %bb.2: movl $_ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource, %edi callq __cxa_guard_release .LBB7_3: addq $8, %rsp .cfi_def_cfa_offset 8 jmp .LBB7_4 .Lfunc_end7: .size _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v, .Lfunc_end7-_ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v .cfi_endproc # -- End function .section .text._ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev,"axG",@progbits,_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev,comdat .weak _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev # -- Begin function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev .p2align 1, 0x90 .type _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev,@function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev: # @_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end8: .size _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev, .Lfunc_end8-_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev .cfi_endproc # -- End function .section .text._ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm,"axG",@progbits,_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm,comdat .weak _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm # -- Begin function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm .p2align 1, 0x90 .type _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm,@function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm: # @_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm .cfi_startproc # %bb.0: movq 8(%rdi), %rdi jmp _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm # TAILCALL .Lfunc_end9: .size _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm, .Lfunc_end9-_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm .cfi_endproc # -- End function .section .text._ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm,"axG",@progbits,_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm,comdat .weak _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm # -- Begin function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm .p2align 1, 0x90 .type _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm,@function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm: # @_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm .cfi_startproc # %bb.0: movq 8(%rdi), %rdi jmp _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm # TAILCALL .Lfunc_end10: .size _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm, .Lfunc_end10-_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm .cfi_endproc # -- End function .section .text._ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_,"axG",@progbits,_ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_,comdat .weak _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_ # -- Begin function _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_ .p2align 1, 0x90 .type _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_,@function _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_: # @_ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_ .cfi_startproc # %bb.0: cmpq %rsi, %rdi sete %al retq .Lfunc_end11: .size _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_, .Lfunc_end11-_ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_ .cfi_endproc # -- End function .section .text._ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev,"axG",@progbits,_ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev,comdat .weak _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev # -- Begin function _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev .p2align 1, 0x90 .type _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev,@function _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev: # @_ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev .cfi_startproc # %bb.0: retq .Lfunc_end12: .size _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev, .Lfunc_end12-_ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev .cfi_endproc # -- End function .section .text._ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev,"axG",@progbits,_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev,comdat .weak _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev # -- Begin function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev .p2align 1, 0x90 .type _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev,@function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev: # @_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end13: .size _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev, .Lfunc_end13-_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev .cfi_endproc # -- End function .section .text._ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm,"axG",@progbits,_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm,comdat .weak _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm # -- Begin function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm .p2align 1, 0x90 .type _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm,@function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm: # @_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm .Lfunc_begin3: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception3 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 subq $80, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 leaq 8(%rsp), %rdi callq hipMalloc testl %eax, %eax jne .LBB14_1 # %bb.16: movq 8(%rsp), %rax addq $80, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB14_1: .cfi_def_cfa_offset 112 movl %eax, %ebp callq hipGetLastError movl $40, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp51: callq _ZN6thrust6system12hip_categoryEv .Ltmp52: # %bb.2: movq (%rax), %rcx .Ltmp53: leaq 16(%rsp), %rdi movq %rax, %rsi movl %ebp, %edx callq *48(%rcx) .Ltmp54: # %bb.3: movq 16(%rsp), %rsi .Ltmp56: leaq 48(%rsp), %rdi leaq 7(%rsp), %rdx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .Ltmp57: # %bb.4: movb $1, %bpl .Ltmp59: leaq 48(%rsp), %rsi movq %rbx, %rdi callq _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Ltmp60: # %bb.5: xorl %ebp, %ebp .Ltmp61: movl $_ZTIN6thrust6system6detail9bad_allocE, %esi movl $_ZN6thrust6system6detail9bad_allocD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .Ltmp62: # %bb.17: .LBB14_7: .Ltmp63: movq %rax, %r14 leaq 64(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB14_9 # %bb.8: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB14_9: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit leaq 32(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB14_11 # %bb.10: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit15 callq _ZdlPv .LBB14_11: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit15 testb %bpl, %bpl jne .LBB14_14 jmp .LBB14_15 .LBB14_12: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit.thread .Ltmp58: movq %rax, %r14 leaq 32(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB14_14 # %bb.13: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit15.thread26 callq _ZdlPv jmp .LBB14_14 .LBB14_6: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit15.thread .Ltmp55: movq %rax, %r14 .LBB14_14: movq %rbx, %rdi callq __cxa_free_exception .LBB14_15: movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end14: .size _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm, .Lfunc_end14-_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm .cfi_endproc .section .gcc_except_table._ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm,"aG",@progbits,_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm,comdat .p2align 2, 0x0 GCC_except_table14: .Lexception3: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end3-.Lcst_begin3 .Lcst_begin3: .uleb128 .Lfunc_begin3-.Lfunc_begin3 # >> Call Site 1 << .uleb128 .Ltmp51-.Lfunc_begin3 # Call between .Lfunc_begin3 and .Ltmp51 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp51-.Lfunc_begin3 # >> Call Site 2 << .uleb128 .Ltmp54-.Ltmp51 # Call between .Ltmp51 and .Ltmp54 .uleb128 .Ltmp55-.Lfunc_begin3 # jumps to .Ltmp55 .byte 0 # On action: cleanup .uleb128 .Ltmp56-.Lfunc_begin3 # >> Call Site 3 << .uleb128 .Ltmp57-.Ltmp56 # Call between .Ltmp56 and .Ltmp57 .uleb128 .Ltmp58-.Lfunc_begin3 # jumps to .Ltmp58 .byte 0 # On action: cleanup .uleb128 .Ltmp59-.Lfunc_begin3 # >> Call Site 4 << .uleb128 .Ltmp62-.Ltmp59 # Call between .Ltmp59 and .Ltmp62 .uleb128 .Ltmp63-.Lfunc_begin3 # jumps to .Ltmp63 .byte 0 # On action: cleanup .uleb128 .Ltmp62-.Lfunc_begin3 # >> Call Site 5 << .uleb128 .Lfunc_end14-.Ltmp62 # Call between .Ltmp62 and .Lfunc_end14 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end3: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm,"axG",@progbits,_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm,comdat .weak _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm # -- Begin function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .p2align 1, 0x90 .type _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm,@function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm: # @_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .Lfunc_begin4: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception4 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movq %rsi, %rdi callq hipFree testl %eax, %eax jne .LBB15_1 # %bb.5: popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB15_1: .cfi_def_cfa_offset 32 movl %eax, %ebp callq hipGetLastError movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp64: callq _ZN6thrust6system12hip_categoryEv .Ltmp65: # %bb.2: .Ltmp66: movl $.L.str.10, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp67: # %bb.3: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB15_4: .Ltmp68: movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end15: .size _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm, .Lfunc_end15-_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .cfi_endproc .section .gcc_except_table._ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm,"aG",@progbits,_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm,comdat .p2align 2, 0x0 GCC_except_table15: .Lexception4: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end4-.Lcst_begin4 .Lcst_begin4: .uleb128 .Lfunc_begin4-.Lfunc_begin4 # >> Call Site 1 << .uleb128 .Ltmp64-.Lfunc_begin4 # Call between .Lfunc_begin4 and .Ltmp64 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp64-.Lfunc_begin4 # >> Call Site 2 << .uleb128 .Ltmp67-.Ltmp64 # Call between .Ltmp64 and .Ltmp67 .uleb128 .Ltmp68-.Lfunc_begin4 # jumps to .Ltmp68 .byte 0 # On action: cleanup .uleb128 .Ltmp67-.Lfunc_begin4 # >> Call Site 3 << .uleb128 .Lfunc_end15-.Ltmp67 # Call between .Ltmp67 and .Lfunc_end15 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end4: .p2align 2, 0x0 # -- End function .section .text._ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_,"axG",@progbits,_ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_,comdat .weak _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_ # -- Begin function _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_ .p2align 1, 0x90 .type _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_,@function _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_: # @_ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_ .cfi_startproc # %bb.0: cmpq %rsi, %rdi sete %al retq .Lfunc_end16: .size _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_, .Lfunc_end16-_ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_ .cfi_endproc # -- End function .section .text._ZN6thrust6system12hip_categoryEv,"axG",@progbits,_ZN6thrust6system12hip_categoryEv,comdat .weak _ZN6thrust6system12hip_categoryEv # -- Begin function _ZN6thrust6system12hip_categoryEv .type _ZN6thrust6system12hip_categoryEv,@function _ZN6thrust6system12hip_categoryEv: # @_ZN6thrust6system12hip_categoryEv .cfi_startproc # %bb.0: movb _ZGVZN6thrust6system12hip_categoryEvE6result(%rip), %al testb %al, %al je .LBB17_1 .LBB17_4: movl $_ZZN6thrust6system12hip_categoryEvE6result, %eax retq .LBB17_1: pushq %rax .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust6system12hip_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB17_3 # %bb.2: movq $_ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE+16, _ZZN6thrust6system12hip_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system12hip_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system12hip_categoryEvE6result, %edi callq __cxa_guard_release .LBB17_3: addq $8, %rsp .cfi_def_cfa_offset 8 jmp .LBB17_4 .Lfunc_end17: .size _ZN6thrust6system12hip_categoryEv, .Lfunc_end17-_ZN6thrust6system12hip_categoryEv .cfi_endproc # -- End function .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_,comdat .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ # -- Begin function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .p2align 1, 0x90 .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_,@function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_: # @_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .cfi_startproc # %bb.0: pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 pushq %rax .cfi_def_cfa_offset 32 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 leaq 16(%rdi), %rax movq %rax, (%rdi) testq %rsi, %rsi je .LBB18_1 # %bb.2: movq %rsi, %rbx movq %rdi, %r14 movq %rsi, %rdi callq strlen leaq (%rax,%rbx), %rdx movq %r14, %rdi movq %rbx, %rsi addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag # TAILCALL .LBB18_1: .cfi_def_cfa_offset 32 movl $.L.str.9, %edi callq _ZSt19__throw_logic_errorPKc .Lfunc_end18: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_, .Lfunc_end18-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .cfi_endproc # -- End function .section .text._ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,"axG",@progbits,_ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,comdat .weak _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE # -- Begin function _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .p2align 1, 0x90 .type _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,@function _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE: # @_ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Lfunc_begin5: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception5 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 pushq %rax .cfi_def_cfa_offset 64 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %r15 movq %rdi, %rbx movq $_ZTVN6thrust6system6detail9bad_allocE+16, (%rdi) leaq 8(%rdi), %r14 leaq 24(%rdi), %rbp movq %rbp, 8(%rdi) movq $0, 16(%rdi) movb $0, 24(%rdi) callq _ZNKSt9bad_alloc4whatEv movq %rax, %r12 movq 16(%rbx), %r13 movq %rax, %rdi callq strlen .Ltmp69: movq %r14, %rdi xorl %esi, %esi movq %r13, %rdx movq %r12, %rcx movq %rax, %r8 callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm .Ltmp70: # %bb.1: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc.exit .Ltmp71: movl $.L.str.7, %esi movq %r14, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc .Ltmp72: # %bb.2: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc.exit movq (%r15), %rsi movq 8(%r15), %rdx .Ltmp73: movq %r14, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm .Ltmp74: # %bb.3: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_.exit addq $8, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB19_4: .cfi_def_cfa_offset 64 .Ltmp75: movq %rax, %r15 movq (%r14), %rdi cmpq %rbp, %rdi je .LBB19_6 # %bb.5: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB19_6: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit movq %rbx, %rdi callq _ZNSt9bad_allocD2Ev movq %r15, %rdi callq _Unwind_Resume@PLT .Lfunc_end19: .size _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE, .Lfunc_end19-_ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .cfi_endproc .section .gcc_except_table._ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,"aG",@progbits,_ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,comdat .p2align 2, 0x0 GCC_except_table19: .Lexception5: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end5-.Lcst_begin5 .Lcst_begin5: .uleb128 .Ltmp69-.Lfunc_begin5 # >> Call Site 1 << .uleb128 .Ltmp74-.Ltmp69 # Call between .Ltmp69 and .Ltmp74 .uleb128 .Ltmp75-.Lfunc_begin5 # jumps to .Ltmp75 .byte 0 # On action: cleanup .uleb128 .Ltmp74-.Lfunc_begin5 # >> Call Site 2 << .uleb128 .Lfunc_end19-.Ltmp74 # Call between .Ltmp74 and .Lfunc_end19 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end5: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6system6detail9bad_allocD2Ev,"axG",@progbits,_ZN6thrust6system6detail9bad_allocD2Ev,comdat .weak _ZN6thrust6system6detail9bad_allocD2Ev # -- Begin function _ZN6thrust6system6detail9bad_allocD2Ev .p2align 1, 0x90 .type _ZN6thrust6system6detail9bad_allocD2Ev,@function _ZN6thrust6system6detail9bad_allocD2Ev: # @_ZN6thrust6system6detail9bad_allocD2Ev .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq $_ZTVN6thrust6system6detail9bad_allocE+16, (%rdi) movq 8(%rdi), %rdi leaq 24(%rbx), %rax cmpq %rax, %rdi je .LBB20_2 # %bb.1: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB20_2: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZNSt9bad_allocD2Ev # TAILCALL .Lfunc_end20: .size _ZN6thrust6system6detail9bad_allocD2Ev, .Lfunc_end20-_ZN6thrust6system6detail9bad_allocD2Ev .cfi_endproc # -- End function .section .text._ZN6thrust6system14error_categoryD2Ev,"axG",@progbits,_ZN6thrust6system14error_categoryD2Ev,comdat .weak _ZN6thrust6system14error_categoryD2Ev # -- Begin function _ZN6thrust6system14error_categoryD2Ev .p2align 1, 0x90 .type _ZN6thrust6system14error_categoryD2Ev,@function _ZN6thrust6system14error_categoryD2Ev: # @_ZN6thrust6system14error_categoryD2Ev .cfi_startproc # %bb.0: movq $_ZTVN6thrust6system14error_categoryE+16, (%rdi) retq .Lfunc_end21: .size _ZN6thrust6system14error_categoryD2Ev, .Lfunc_end21-_ZN6thrust6system14error_categoryD2Ev .cfi_endproc # -- End function .section .text._ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev,"axG",@progbits,_ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev,comdat .weak _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev # -- Begin function _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev .p2align 1, 0x90 .type _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev,@function _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev: # @_ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end22: .size _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev, .Lfunc_end22-_ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv,"axG",@progbits,_ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv,comdat .weak _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv # -- Begin function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv .p2align 1, 0x90 .type _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv,@function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv: # @_ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv .cfi_startproc # %bb.0: movl $.L.str.1, %eax retq .Lfunc_end23: .size _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv, .Lfunc_end23-_ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv .cfi_endproc # -- End function .section .text._ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi,comdat .weak _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi # -- Begin function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi .p2align 1, 0x90 .type _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi,@function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi: # @_ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movl %esi, %ebx cmpl $50, %esi jg .LBB24_5 # %bb.1: movb _ZGVZN6thrust6system12hip_categoryEvE6result(%rip), %al testb %al, %al je .LBB24_2 .LBB24_4: # %_ZN6thrust6system20make_error_conditionENS0_11hip_rocprim4errc6errc_tE.exit movl $_ZZN6thrust6system12hip_categoryEvE6result, %edx movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB24_5: .cfi_def_cfa_offset 16 movb _ZGVZN6thrust6system15system_categoryEvE6result(%rip), %al testb %al, %al je .LBB24_6 .LBB24_8: # %_ZN6thrust6system15system_categoryEv.exit movq _ZZN6thrust6system15system_categoryEvE6result(%rip), %rax movq 24(%rax), %rax movl $_ZZN6thrust6system15system_categoryEvE6result, %edi movl %ebx, %esi popq %rbx .cfi_def_cfa_offset 8 jmpq *%rax # TAILCALL .LBB24_2: .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust6system12hip_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB24_4 # %bb.3: movq $_ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE+16, _ZZN6thrust6system12hip_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system12hip_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system12hip_categoryEvE6result, %edi callq __cxa_guard_release jmp .LBB24_4 .LBB24_6: movl $_ZGVZN6thrust6system15system_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB24_8 # %bb.7: movq $_ZTVN6thrust6system6detail21system_error_categoryE+16, _ZZN6thrust6system15system_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system15system_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system15system_categoryEvE6result, %edi callq __cxa_guard_release jmp .LBB24_8 .Lfunc_end24: .size _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi, .Lfunc_end24-_ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi .cfi_endproc # -- End function .section .text._ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE,"axG",@progbits,_ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE,comdat .weak _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE # -- Begin function _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .p2align 1, 0x90 .type _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE,@function _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE: # @_ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdx, %rbx movq (%rdi), %rax callq *24(%rax) cmpq 8(%rbx), %rdx sete %cl cmpl (%rbx), %eax sete %al andb %cl, %al popq %rbx .cfi_def_cfa_offset 8 retq .Lfunc_end25: .size _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE, .Lfunc_end25-_ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .cfi_endproc # -- End function .section .text._ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi,"axG",@progbits,_ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi,comdat .weak _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi # -- Begin function _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .p2align 1, 0x90 .type _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi,@function _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi: # @_ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .cfi_startproc # %bb.0: cmpq %rdi, 8(%rsi) sete %cl cmpl %edx, (%rsi) sete %al andb %cl, %al retq .Lfunc_end26: .size _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi, .Lfunc_end26-_ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .cfi_endproc # -- End function .section .text._ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,comdat .weak _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei # -- Begin function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei .p2align 1, 0x90 .type _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,@function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei: # @_ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei .Lfunc_begin6: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception6 # %bb.0: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $72, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %edx, %ebp movq %rdi, %rbx movl %edx, %edi callq hipGetErrorString movq %rax, %r15 movl %ebp, %edi callq hipGetErrorName testq %rax, %rax movl $.L.str.6, %r14d cmovneq %rax, %r14 leaq 24(%rsp), %rax movq %rax, -16(%rax) movq %r14, %rdi callq strlen leaq (%rax,%r14), %rdx leaq 8(%rsp), %r12 movq %r12, %rdi movq %r14, %rsi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp76: movl $.L.str.7, %esi movq %r12, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc .Ltmp77: # %bb.1: # %.noexc movq %rax, %r12 leaq 56(%rsp), %r14 movq %r14, -16(%r14) movq (%rax), %rsi movq %rax, %rbp addq $16, %rbp cmpq %rbp, %rsi je .LBB27_2 # %bb.3: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i movq %rsi, 40(%rsp) movq 16(%r12), %rax movq %rax, 56(%rsp) movq 8(%r12), %r13 jmp .LBB27_4 .LBB27_2: movq 8(%r12), %r13 leaq 1(%r13), %rdx movq %r14, %rdi callq memcpy@PLT .LBB27_4: leaq 40(%rsp), %rdi movq %r13, 8(%rdi) movq %rbp, (%r12) movq $0, 8(%r12) movb $0, 16(%r12) testq %r15, %r15 movl $.L.str.5, %esi cmovneq %r15, %rsi .Ltmp79: callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc .Ltmp80: # %bb.5: # %.noexc16 movq %rax, %r15 leaq 16(%rbx), %rdi movq %rdi, (%rbx) movq (%rax), %rsi movq %rax, %r12 addq $16, %r12 cmpq %r12, %rsi je .LBB27_6 # %bb.7: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i13 movq %rsi, (%rbx) movq 16(%r15), %rax movq %rax, 16(%rbx) movq 8(%r15), %r13 jmp .LBB27_8 .LBB27_6: movq 8(%r15), %r13 leaq 1(%r13), %rdx callq memcpy@PLT .LBB27_8: movq %r13, 8(%rbx) movq %r12, (%r15) movq $0, 8(%r15) movb $0, 16(%r15) movq 40(%rsp), %rdi cmpq %r14, %rdi je .LBB27_10 # %bb.9: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i18 callq _ZdlPv .LBB27_10: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit movq 8(%rsp), %rdi leaq 24(%rsp), %rax cmpq %rax, %rdi je .LBB27_12 # %bb.11: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i19 callq _ZdlPv .LBB27_12: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit21 movq %rbx, %rax addq $72, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB27_14: .cfi_def_cfa_offset 128 .Ltmp81: movq %rax, %rbx movq 40(%rsp), %rdi cmpq %r14, %rdi je .LBB27_16 # %bb.15: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i22 callq _ZdlPv jmp .LBB27_16 .LBB27_13: .Ltmp78: movq %rax, %rbx .LBB27_16: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit24 movq 8(%rsp), %rdi leaq 24(%rsp), %rax cmpq %rax, %rdi je .LBB27_18 # %bb.17: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i25 callq _ZdlPv .LBB27_18: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit27 movq %rbx, %rdi callq _Unwind_Resume@PLT .Lfunc_end27: .size _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei, .Lfunc_end27-_ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei .cfi_endproc .section .gcc_except_table._ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,"aG",@progbits,_ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,comdat .p2align 2, 0x0 GCC_except_table27: .Lexception6: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end6-.Lcst_begin6 .Lcst_begin6: .uleb128 .Lfunc_begin6-.Lfunc_begin6 # >> Call Site 1 << .uleb128 .Ltmp76-.Lfunc_begin6 # Call between .Lfunc_begin6 and .Ltmp76 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp76-.Lfunc_begin6 # >> Call Site 2 << .uleb128 .Ltmp77-.Ltmp76 # Call between .Ltmp76 and .Ltmp77 .uleb128 .Ltmp78-.Lfunc_begin6 # jumps to .Ltmp78 .byte 0 # On action: cleanup .uleb128 .Ltmp77-.Lfunc_begin6 # >> Call Site 3 << .uleb128 .Ltmp79-.Ltmp77 # Call between .Ltmp77 and .Ltmp79 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp79-.Lfunc_begin6 # >> Call Site 4 << .uleb128 .Ltmp80-.Ltmp79 # Call between .Ltmp79 and .Ltmp80 .uleb128 .Ltmp81-.Lfunc_begin6 # jumps to .Ltmp81 .byte 0 # On action: cleanup .uleb128 .Ltmp80-.Lfunc_begin6 # >> Call Site 5 << .uleb128 .Lfunc_end27-.Ltmp80 # Call between .Ltmp80 and .Lfunc_end27 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end6: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6system14error_categoryD0Ev,"axG",@progbits,_ZN6thrust6system14error_categoryD0Ev,comdat .weak _ZN6thrust6system14error_categoryD0Ev # -- Begin function _ZN6thrust6system14error_categoryD0Ev .p2align 1, 0x90 .type _ZN6thrust6system14error_categoryD0Ev,@function _ZN6thrust6system14error_categoryD0Ev: # @_ZN6thrust6system14error_categoryD0Ev .cfi_startproc # %bb.0: ud2 .Lfunc_end28: .size _ZN6thrust6system14error_categoryD0Ev, .Lfunc_end28-_ZN6thrust6system14error_categoryD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system14error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust6system14error_category23default_error_conditionEi,comdat .weak _ZNK6thrust6system14error_category23default_error_conditionEi # -- Begin function _ZNK6thrust6system14error_category23default_error_conditionEi .p2align 1, 0x90 .type _ZNK6thrust6system14error_category23default_error_conditionEi,@function _ZNK6thrust6system14error_category23default_error_conditionEi: # @_ZNK6thrust6system14error_category23default_error_conditionEi .cfi_startproc # %bb.0: movl %esi, %eax movq %rdi, %rdx retq .Lfunc_end29: .size _ZNK6thrust6system14error_category23default_error_conditionEi, .Lfunc_end29-_ZNK6thrust6system14error_category23default_error_conditionEi .cfi_endproc # -- End function .section .text._ZN6thrust6system15system_categoryEv,"axG",@progbits,_ZN6thrust6system15system_categoryEv,comdat .weak _ZN6thrust6system15system_categoryEv # -- Begin function _ZN6thrust6system15system_categoryEv .type _ZN6thrust6system15system_categoryEv,@function _ZN6thrust6system15system_categoryEv: # @_ZN6thrust6system15system_categoryEv .cfi_startproc # %bb.0: movb _ZGVZN6thrust6system15system_categoryEvE6result(%rip), %al testb %al, %al je .LBB30_1 .LBB30_4: movl $_ZZN6thrust6system15system_categoryEvE6result, %eax retq .LBB30_1: pushq %rax .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust6system15system_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB30_3 # %bb.2: movq $_ZTVN6thrust6system6detail21system_error_categoryE+16, _ZZN6thrust6system15system_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system15system_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system15system_categoryEvE6result, %edi callq __cxa_guard_release .LBB30_3: addq $8, %rsp .cfi_def_cfa_offset 8 jmp .LBB30_4 .Lfunc_end30: .size _ZN6thrust6system15system_categoryEv, .Lfunc_end30-_ZN6thrust6system15system_categoryEv .cfi_endproc # -- End function .section .text._ZN6thrust6system6detail21system_error_categoryD0Ev,"axG",@progbits,_ZN6thrust6system6detail21system_error_categoryD0Ev,comdat .weak _ZN6thrust6system6detail21system_error_categoryD0Ev # -- Begin function _ZN6thrust6system6detail21system_error_categoryD0Ev .p2align 1, 0x90 .type _ZN6thrust6system6detail21system_error_categoryD0Ev,@function _ZN6thrust6system6detail21system_error_categoryD0Ev: # @_ZN6thrust6system6detail21system_error_categoryD0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end31: .size _ZN6thrust6system6detail21system_error_categoryD0Ev, .Lfunc_end31-_ZN6thrust6system6detail21system_error_categoryD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail21system_error_category4nameEv,"axG",@progbits,_ZNK6thrust6system6detail21system_error_category4nameEv,comdat .weak _ZNK6thrust6system6detail21system_error_category4nameEv # -- Begin function _ZNK6thrust6system6detail21system_error_category4nameEv .p2align 1, 0x90 .type _ZNK6thrust6system6detail21system_error_category4nameEv,@function _ZNK6thrust6system6detail21system_error_category4nameEv: # @_ZNK6thrust6system6detail21system_error_category4nameEv .cfi_startproc # %bb.0: movl $.L.str.2, %eax retq .Lfunc_end32: .size _ZNK6thrust6system6detail21system_error_category4nameEv, .Lfunc_end32-_ZNK6thrust6system6detail21system_error_category4nameEv .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,comdat .weak _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi # -- Begin function _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi .p2align 1, 0x90 .type _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,@function _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi: # @_ZNK6thrust6system6detail21system_error_category23default_error_conditionEi .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movl %esi, %ebx leal -9901(%rbx), %eax cmpl $78, %eax ja .LBB33_81 # %bb.1: jmpq *.LJTI33_0(,%rax,8) .LBB33_2: movl $9901, %edi # imm = 0x26AD jmp .LBB33_3 .LBB33_77: movl $9979, %edi # imm = 0x26FB jmp .LBB33_3 .LBB33_33: movl $9961, %edi # imm = 0x26E9 jmp .LBB33_3 .LBB33_50: movl $9968, %edi # imm = 0x26F0 jmp .LBB33_3 .LBB33_67: movl $9974, %edi # imm = 0x26F6 jmp .LBB33_3 .LBB33_75: movl $9977, %edi # imm = 0x26F9 jmp .LBB33_3 .LBB33_28: movl $9945, %edi # imm = 0x26D9 jmp .LBB33_3 .LBB33_19: movl $9952, %edi # imm = 0x26E0 jmp .LBB33_3 .LBB33_29: movl $9958, %edi # imm = 0x26E6 jmp .LBB33_3 .LBB33_22: movl $9955, %edi # imm = 0x26E3 jmp .LBB33_3 .LBB33_17: movl $9951, %edi # imm = 0x26DF jmp .LBB33_3 .LBB33_66: movl $9933, %edi # imm = 0x26CD jmp .LBB33_3 .LBB33_80: movl $9941, %edi # imm = 0x26D5 jmp .LBB33_3 .LBB33_59: movl $9928, %edi # imm = 0x26C8 jmp .LBB33_3 .LBB33_79: movl $9940, %edi # imm = 0x26D4 jmp .LBB33_3 .LBB33_74: movl $9938, %edi # imm = 0x26D2 jmp .LBB33_3 .LBB33_58: movl $9927, %edi # imm = 0x26C7 jmp .LBB33_3 .LBB33_45: movl $9921, %edi # imm = 0x26C1 jmp .LBB33_3 .LBB33_68: movl $9975, %edi # imm = 0x26F7 jmp .LBB33_3 .LBB33_7: movl $9946, %edi # imm = 0x26DA jmp .LBB33_3 .LBB33_39: movl $9917, %edi # imm = 0x26BD jmp .LBB33_3 .LBB33_48: movl $9966, %edi # imm = 0x26EE jmp .LBB33_3 .LBB33_71: movl $9934, %edi # imm = 0x26CE jmp .LBB33_3 .LBB33_13: movl $9906, %edi # imm = 0x26B2 jmp .LBB33_3 .LBB33_43: movl $9919, %edi # imm = 0x26BF jmp .LBB33_3 .LBB33_47: movl $9922, %edi # imm = 0x26C2 jmp .LBB33_3 .LBB33_25: movl $9942, %edi # imm = 0x26D6 jmp .LBB33_3 .LBB33_57: movl $9926, %edi # imm = 0x26C6 jmp .LBB33_3 .LBB33_61: movl $9929, %edi # imm = 0x26C9 jmp .LBB33_3 .LBB33_4: movl $9902, %edi # imm = 0x26AE jmp .LBB33_3 .LBB33_54: movl $9924, %edi # imm = 0x26C4 jmp .LBB33_3 .LBB33_18: movl $9910, %edi # imm = 0x26B6 jmp .LBB33_3 .LBB33_56: movl $9971, %edi # imm = 0x26F3 jmp .LBB33_3 .LBB33_5: movl $9903, %edi # imm = 0x26AF jmp .LBB33_3 .LBB33_11: movl $9905, %edi # imm = 0x26B1 jmp .LBB33_3 .LBB33_36: movl $9914, %edi # imm = 0x26BA jmp .LBB33_3 .LBB33_62: movl $9930, %edi # imm = 0x26CA jmp .LBB33_3 .LBB33_65: movl $9932, %edi # imm = 0x26CC jmp .LBB33_3 .LBB33_15: movl $9908, %edi # imm = 0x26B4 jmp .LBB33_3 .LBB33_6: movl $9904, %edi # imm = 0x26B0 jmp .LBB33_3 .LBB33_26: movl $9911, %edi # imm = 0x26B7 jmp .LBB33_3 .LBB33_31: movl $9943, %edi # imm = 0x26D7 jmp .LBB33_3 .LBB33_53: movl $9923, %edi # imm = 0x26C3 jmp .LBB33_3 .LBB33_16: movl $9909, %edi # imm = 0x26B5 jmp .LBB33_3 .LBB33_8: movl $9947, %edi # imm = 0x26DB jmp .LBB33_3 .LBB33_12: movl $9950, %edi # imm = 0x26DE jmp .LBB33_3 .LBB33_14: movl $9907, %edi # imm = 0x26B3 jmp .LBB33_3 .LBB33_44: movl $9920, %edi # imm = 0x26C0 jmp .LBB33_3 .LBB33_69: movl $9976, %edi # imm = 0x26F8 jmp .LBB33_3 .LBB33_9: movl $9948, %edi # imm = 0x26DC jmp .LBB33_3 .LBB33_78: movl $9939, %edi # imm = 0x26D3 jmp .LBB33_3 .LBB33_35: movl $9913, %edi # imm = 0x26B9 jmp .LBB33_3 .LBB33_23: movl $9956, %edi # imm = 0x26E4 jmp .LBB33_3 .LBB33_55: movl $9925, %edi # imm = 0x26C5 jmp .LBB33_3 .LBB33_63: movl $9931, %edi # imm = 0x26CB jmp .LBB33_3 .LBB33_27: movl $9912, %edi # imm = 0x26B8 jmp .LBB33_3 .LBB33_72: movl $9935, %edi # imm = 0x26CF jmp .LBB33_3 .LBB33_37: movl $9915, %edi # imm = 0x26BB jmp .LBB33_3 .LBB33_38: movl $9916, %edi # imm = 0x26BC jmp .LBB33_3 .LBB33_24: movl $9957, %edi # imm = 0x26E5 jmp .LBB33_3 .LBB33_70: movl $9944, %edi # imm = 0x26D8 jmp .LBB33_3 .LBB33_41: movl $9918, %edi # imm = 0x26BE jmp .LBB33_3 .LBB33_42: movl $9964, %edi # imm = 0x26EC jmp .LBB33_3 .LBB33_46: movl $9965, %edi # imm = 0x26ED jmp .LBB33_3 .LBB33_32: movl $9960, %edi # imm = 0x26E8 jmp .LBB33_3 .LBB33_64: movl $9973, %edi # imm = 0x26F5 jmp .LBB33_3 .LBB33_30: movl $9959, %edi # imm = 0x26E7 jmp .LBB33_3 .LBB33_49: movl $9967, %edi # imm = 0x26EF jmp .LBB33_3 .LBB33_21: movl $9954, %edi # imm = 0x26E2 jmp .LBB33_3 .LBB33_73: movl $9936, %edi # imm = 0x26D0 jmp .LBB33_3 .LBB33_51: movl $9969, %edi # imm = 0x26F1 jmp .LBB33_3 .LBB33_10: movl $9949, %edi # imm = 0x26DD jmp .LBB33_3 .LBB33_34: movl $9962, %edi # imm = 0x26EA jmp .LBB33_3 .LBB33_52: movl $9970, %edi # imm = 0x26F2 jmp .LBB33_3 .LBB33_20: movl $9953, %edi # imm = 0x26E1 jmp .LBB33_3 .LBB33_40: movl $9963, %edi # imm = 0x26EB jmp .LBB33_3 .LBB33_60: movl $9972, %edi # imm = 0x26F4 jmp .LBB33_3 .LBB33_76: movl $9978, %edi # imm = 0x26FA .LBB33_3: callq _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE movl %eax, %ebx .LBB33_82: movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB33_81: .cfi_def_cfa_offset 16 callq _ZN6thrust6system15system_categoryEv movq %rax, %rdx jmp .LBB33_82 .Lfunc_end33: .size _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi, .Lfunc_end33-_ZNK6thrust6system6detail21system_error_category23default_error_conditionEi .cfi_endproc .section .rodata._ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,"aG",@progbits,_ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,comdat .p2align 3, 0x0 .LJTI33_0: .quad .LBB33_2 .quad .LBB33_4 .quad .LBB33_5 .quad .LBB33_6 .quad .LBB33_11 .quad .LBB33_13 .quad .LBB33_14 .quad .LBB33_15 .quad .LBB33_16 .quad .LBB33_18 .quad .LBB33_26 .quad .LBB33_27 .quad .LBB33_35 .quad .LBB33_36 .quad .LBB33_37 .quad .LBB33_38 .quad .LBB33_39 .quad .LBB33_41 .quad .LBB33_43 .quad .LBB33_44 .quad .LBB33_45 .quad .LBB33_47 .quad .LBB33_53 .quad .LBB33_54 .quad .LBB33_55 .quad .LBB33_57 .quad .LBB33_58 .quad .LBB33_59 .quad .LBB33_61 .quad .LBB33_62 .quad .LBB33_63 .quad .LBB33_65 .quad .LBB33_66 .quad .LBB33_71 .quad .LBB33_72 .quad .LBB33_73 .quad .LBB33_81 .quad .LBB33_74 .quad .LBB33_78 .quad .LBB33_79 .quad .LBB33_80 .quad .LBB33_25 .quad .LBB33_31 .quad .LBB33_70 .quad .LBB33_28 .quad .LBB33_7 .quad .LBB33_8 .quad .LBB33_9 .quad .LBB33_10 .quad .LBB33_12 .quad .LBB33_17 .quad .LBB33_19 .quad .LBB33_20 .quad .LBB33_21 .quad .LBB33_22 .quad .LBB33_23 .quad .LBB33_24 .quad .LBB33_29 .quad .LBB33_30 .quad .LBB33_32 .quad .LBB33_33 .quad .LBB33_34 .quad .LBB33_40 .quad .LBB33_42 .quad .LBB33_46 .quad .LBB33_48 .quad .LBB33_49 .quad .LBB33_50 .quad .LBB33_51 .quad .LBB33_52 .quad .LBB33_56 .quad .LBB33_60 .quad .LBB33_64 .quad .LBB33_67 .quad .LBB33_68 .quad .LBB33_69 .quad .LBB33_75 .quad .LBB33_76 .quad .LBB33_77 # -- End function .section .text._ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei,comdat .weak _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei # -- Begin function _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei .p2align 1, 0x90 .type _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei,@function _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei: # @_ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 pushq %rax .cfi_def_cfa_offset 32 .cfi_offset %rbx, -24 .cfi_offset %rbp, -16 movl %edx, %ebp movq %rdi, %rbx movb _ZGVZN6thrust6system16generic_categoryEvE6result(%rip), %al testb %al, %al je .LBB34_1 .LBB34_3: # %_ZN6thrust6system16generic_categoryEv.exit movq _ZZN6thrust6system16generic_categoryEvE6result(%rip), %rax movl $_ZZN6thrust6system16generic_categoryEvE6result, %esi movq %rbx, %rdi movl %ebp, %edx callq *48(%rax) movq %rbx, %rax addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB34_1: .cfi_def_cfa_offset 32 movl $_ZGVZN6thrust6system16generic_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB34_3 # %bb.2: movq $_ZTVN6thrust6system6detail22generic_error_categoryE+16, _ZZN6thrust6system16generic_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system16generic_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system16generic_categoryEvE6result, %edi callq __cxa_guard_release jmp .LBB34_3 .Lfunc_end34: .size _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei, .Lfunc_end34-_ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei .cfi_endproc # -- End function .section .text._ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE,"axG",@progbits,_ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE,comdat .weak _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE # -- Begin function _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE .type _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE,@function _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE: # @_ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movl %edi, %ebx movb _ZGVZN6thrust6system16generic_categoryEvE6result(%rip), %al testb %al, %al je .LBB35_1 .LBB35_3: # %_ZN6thrust6system16generic_categoryEv.exit movl $_ZZN6thrust6system16generic_categoryEvE6result, %edx movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB35_1: .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust6system16generic_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB35_3 # %bb.2: movq $_ZTVN6thrust6system6detail22generic_error_categoryE+16, _ZZN6thrust6system16generic_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system16generic_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system16generic_categoryEvE6result, %edi callq __cxa_guard_release jmp .LBB35_3 .Lfunc_end35: .size _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE, .Lfunc_end35-_ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE .cfi_endproc # -- End function .section .text._ZN6thrust6system6detail22generic_error_categoryD0Ev,"axG",@progbits,_ZN6thrust6system6detail22generic_error_categoryD0Ev,comdat .weak _ZN6thrust6system6detail22generic_error_categoryD0Ev # -- Begin function _ZN6thrust6system6detail22generic_error_categoryD0Ev .p2align 1, 0x90 .type _ZN6thrust6system6detail22generic_error_categoryD0Ev,@function _ZN6thrust6system6detail22generic_error_categoryD0Ev: # @_ZN6thrust6system6detail22generic_error_categoryD0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end36: .size _ZN6thrust6system6detail22generic_error_categoryD0Ev, .Lfunc_end36-_ZN6thrust6system6detail22generic_error_categoryD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail22generic_error_category4nameEv,"axG",@progbits,_ZNK6thrust6system6detail22generic_error_category4nameEv,comdat .weak _ZNK6thrust6system6detail22generic_error_category4nameEv # -- Begin function _ZNK6thrust6system6detail22generic_error_category4nameEv .p2align 1, 0x90 .type _ZNK6thrust6system6detail22generic_error_category4nameEv,@function _ZNK6thrust6system6detail22generic_error_category4nameEv: # @_ZNK6thrust6system6detail22generic_error_category4nameEv .cfi_startproc # %bb.0: movl $.L.str.3, %eax retq .Lfunc_end37: .size _ZNK6thrust6system6detail22generic_error_category4nameEv, .Lfunc_end37-_ZNK6thrust6system6detail22generic_error_category4nameEv .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,comdat .weak _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei # -- Begin function _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei .p2align 1, 0x90 .type _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,@function _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei: # @_ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei .Lfunc_begin7: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception7 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movl %edx, %ebp movq %rdi, %rbx movb _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11(%rip), %al testb %al, %al je .LBB38_1 .LBB38_4: movl %ebp, %edi callq strerror movq %rax, %r14 leaq 16(%rbx), %rax movq %rax, (%rbx) testq %r14, %r14 je .LBB38_6 # %bb.5: movq %r14, %rdi callq strlen movq %r14, %rdx addq %rax, %rdx movq %rbx, %rdi movq %r14, %rsi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag jmp .LBB38_7 .LBB38_6: movq _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11(%rip), %rsi movq _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11+8(%rip), %rdx addq %rsi, %rdx movq %rbx, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag .LBB38_7: movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB38_1: .cfi_def_cfa_offset 32 movl $_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB38_4 # %bb.2: movq $_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11+16, _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11(%rip) .Ltmp82: movl $_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %edi movl $.L.str.4, %esi movl $.L.str.4+13, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp83: # %bb.3: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit movl $_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev, %edi movl $_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %edi callq __cxa_guard_release jmp .LBB38_4 .LBB38_8: # %.critedge17 .Ltmp84: movq %rax, %rbx movl $_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %edi callq __cxa_guard_abort movq %rbx, %rdi callq _Unwind_Resume@PLT .Lfunc_end38: .size _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei, .Lfunc_end38-_ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei .cfi_endproc .section .gcc_except_table._ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,"aG",@progbits,_ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,comdat .p2align 2, 0x0 GCC_except_table38: .Lexception7: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end7-.Lcst_begin7 .Lcst_begin7: .uleb128 .Lfunc_begin7-.Lfunc_begin7 # >> Call Site 1 << .uleb128 .Ltmp82-.Lfunc_begin7 # Call between .Lfunc_begin7 and .Ltmp82 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp82-.Lfunc_begin7 # >> Call Site 2 << .uleb128 .Ltmp83-.Ltmp82 # Call between .Ltmp82 and .Ltmp83 .uleb128 .Ltmp84-.Lfunc_begin7 # jumps to .Ltmp84 .byte 0 # On action: cleanup .uleb128 .Ltmp83-.Lfunc_begin7 # >> Call Site 3 << .uleb128 .Lfunc_end38-.Ltmp83 # Call between .Ltmp83 and .Lfunc_end38 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end7: .p2align 2, 0x0 # -- End function .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag,comdat .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag # -- Begin function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag .p2align 1, 0x90 .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag,@function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag: # @_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rdx, %r14 movq %rsi, %r15 movq %rdi, %rbx subq %rsi, %r14 movq %r14, (%rsp) cmpq $15, %r14 jbe .LBB39_1 # %bb.2: movq %rsp, %r12 movq %rbx, %rdi movq %r12, %rsi xorl %edx, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm movq %rax, (%rbx) movq (%r12), %rcx movq %rcx, 16(%rbx) jmp .LBB39_3 .LBB39_1: # %._crit_edge movq (%rbx), %rax .LBB39_3: testq %r14, %r14 je .LBB39_7 # %bb.4: cmpq $1, %r14 jne .LBB39_6 # %bb.5: movb (%r15), %cl movb %cl, (%rax) jmp .LBB39_7 .LBB39_6: movq %rax, %rdi movq %r15, %rsi movq %r14, %rdx callq memcpy@PLT .LBB39_7: # %_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tagEN6_GuardD2Ev.exit movq (%rsp), %rax movq %rax, 8(%rbx) movq (%rbx), %rcx movb $0, (%rcx,%rax) addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end39: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag, .Lfunc_end39-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag .cfi_endproc # -- End function .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag,comdat .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag # -- Begin function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .p2align 1, 0x90 .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag,@function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag: # @_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rdx, %r14 movq %rsi, %r15 movq %rdi, %rbx subq %rsi, %r14 movq %r14, (%rsp) cmpq $15, %r14 jbe .LBB40_1 # %bb.2: movq %rsp, %r12 movq %rbx, %rdi movq %r12, %rsi xorl %edx, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm movq %rax, (%rbx) movq (%r12), %rcx movq %rcx, 16(%rbx) jmp .LBB40_3 .LBB40_1: # %._crit_edge movq (%rbx), %rax .LBB40_3: testq %r14, %r14 je .LBB40_7 # %bb.4: cmpq $1, %r14 jne .LBB40_6 # %bb.5: movb (%r15), %cl movb %cl, (%rax) jmp .LBB40_7 .LBB40_6: movq %rax, %rdi movq %r15, %rsi movq %r14, %rdx callq memcpy@PLT .LBB40_7: # %_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tagEN6_GuardD2Ev.exit movq (%rsp), %rax movq %rax, 8(%rbx) movq (%rbx), %rcx movb $0, (%rcx,%rax) addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end40: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag, .Lfunc_end40-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .cfi_endproc # -- End function .section .text._ZN6thrust6system6detail9bad_allocD0Ev,"axG",@progbits,_ZN6thrust6system6detail9bad_allocD0Ev,comdat .weak _ZN6thrust6system6detail9bad_allocD0Ev # -- Begin function _ZN6thrust6system6detail9bad_allocD0Ev .p2align 1, 0x90 .type _ZN6thrust6system6detail9bad_allocD0Ev,@function _ZN6thrust6system6detail9bad_allocD0Ev: # @_ZN6thrust6system6detail9bad_allocD0Ev .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq $_ZTVN6thrust6system6detail9bad_allocE+16, (%rdi) movq 8(%rdi), %rdi leaq 24(%rbx), %rax cmpq %rax, %rdi je .LBB41_2 # %bb.1: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i.i callq _ZdlPv .LBB41_2: # %_ZN6thrust6system6detail9bad_allocD2Ev.exit movq %rbx, %rdi callq _ZNSt9bad_allocD2Ev movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZdlPv # TAILCALL .Lfunc_end41: .size _ZN6thrust6system6detail9bad_allocD0Ev, .Lfunc_end41-_ZN6thrust6system6detail9bad_allocD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail9bad_alloc4whatEv,"axG",@progbits,_ZNK6thrust6system6detail9bad_alloc4whatEv,comdat .weak _ZNK6thrust6system6detail9bad_alloc4whatEv # -- Begin function _ZNK6thrust6system6detail9bad_alloc4whatEv .p2align 1, 0x90 .type _ZNK6thrust6system6detail9bad_alloc4whatEv,@function _ZNK6thrust6system6detail9bad_alloc4whatEv: # @_ZNK6thrust6system6detail9bad_alloc4whatEv .cfi_startproc # %bb.0: movq 8(%rdi), %rax retq .Lfunc_end42: .size _ZNK6thrust6system6detail9bad_alloc4whatEv, .Lfunc_end42-_ZNK6thrust6system6detail9bad_alloc4whatEv .cfi_endproc # -- End function .section .text._ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc,"axG",@progbits,_ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc,comdat .weak _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc # -- Begin function _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .p2align 1, 0x90 .type _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc,@function _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc: # @_ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movq %rdx, %rbx movl %esi, %ebp movq %rdi, %r14 movq %rcx, %rsi callq _ZNSt13runtime_errorC2EPKc movq $_ZTVN6thrust6system12system_errorE+16, (%r14) movl %ebp, 16(%r14) movq %rbx, 24(%r14) leaq 48(%r14), %rax movq %rax, 32(%r14) movq $0, 40(%r14) movb $0, 48(%r14) popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end43: .size _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc, .Lfunc_end43-_ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .cfi_endproc # -- End function .section .text._ZN6thrust6system12system_errorD2Ev,"axG",@progbits,_ZN6thrust6system12system_errorD2Ev,comdat .weak _ZN6thrust6system12system_errorD2Ev # -- Begin function _ZN6thrust6system12system_errorD2Ev .p2align 1, 0x90 .type _ZN6thrust6system12system_errorD2Ev,@function _ZN6thrust6system12system_errorD2Ev: # @_ZN6thrust6system12system_errorD2Ev .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq $_ZTVN6thrust6system12system_errorE+16, (%rdi) movq 32(%rdi), %rdi leaq 48(%rbx), %rax cmpq %rax, %rdi je .LBB44_2 # %bb.1: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB44_2: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZNSt13runtime_errorD2Ev # TAILCALL .Lfunc_end44: .size _ZN6thrust6system12system_errorD2Ev, .Lfunc_end44-_ZN6thrust6system12system_errorD2Ev .cfi_endproc # -- End function .section .text._ZN6thrust6system12system_errorD0Ev,"axG",@progbits,_ZN6thrust6system12system_errorD0Ev,comdat .weak _ZN6thrust6system12system_errorD0Ev # -- Begin function _ZN6thrust6system12system_errorD0Ev .p2align 1, 0x90 .type _ZN6thrust6system12system_errorD0Ev,@function _ZN6thrust6system12system_errorD0Ev: # @_ZN6thrust6system12system_errorD0Ev .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq $_ZTVN6thrust6system12system_errorE+16, (%rdi) movq 32(%rdi), %rdi leaq 48(%rbx), %rax cmpq %rax, %rdi je .LBB45_2 # %bb.1: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i.i callq _ZdlPv .LBB45_2: # %_ZN6thrust6system12system_errorD2Ev.exit movq %rbx, %rdi callq _ZNSt13runtime_errorD2Ev movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZdlPv # TAILCALL .Lfunc_end45: .size _ZN6thrust6system12system_errorD0Ev, .Lfunc_end45-_ZN6thrust6system12system_errorD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system12system_error4whatEv,"axG",@progbits,_ZNK6thrust6system12system_error4whatEv,comdat .weak _ZNK6thrust6system12system_error4whatEv # -- Begin function _ZNK6thrust6system12system_error4whatEv .p2align 1, 0x90 .type _ZNK6thrust6system12system_error4whatEv,@function _ZNK6thrust6system12system_error4whatEv: # @_ZNK6thrust6system12system_error4whatEv .Lfunc_begin8: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception8 # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $40, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 32(%rdi), %r14 cmpq $0, 40(%rdi) je .LBB46_3 .LBB46_1: movq (%r14), %rbx .LBB46_2: movq %rbx, %rax addq $40, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB46_3: .cfi_def_cfa_offset 80 movq %rdi, %rbx callq _ZNKSt13runtime_error4whatEv movq %rax, %r15 movq 40(%rbx), %r12 movq %rax, %rdi callq strlen .Ltmp85: movq %r14, %rdi xorl %esi, %esi movq %r12, %rdx movq %r15, %rcx movq %rax, %r8 callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm .Ltmp86: # %bb.4: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc.exit movl 16(%rbx), %edx testl %edx, %edx je .LBB46_1 # %bb.5: cmpq $0, 40(%rbx) je .LBB46_8 # %bb.6: .Ltmp87: movl $.L.str.7, %esi movq %r14, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc .Ltmp88: # %bb.7: # %._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc.exit_crit_edge movl 16(%rbx), %edx .LBB46_8: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc.exit movq 24(%rbx), %rsi movq (%rsi), %rax .Ltmp90: leaq 8(%rsp), %rdi callq *48(%rax) .Ltmp91: # %bb.9: # %_ZNK6thrust6system10error_code7messageB5cxx11Ev.exit movq 8(%rsp), %rsi movq 16(%rsp), %rdx .Ltmp93: movq %r14, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm .Ltmp94: # %bb.10: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_.exit leaq 24(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB46_1 # %bb.11: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv jmp .LBB46_1 .LBB46_12: .Ltmp95: movq %rax, %r14 leaq 24(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB46_17 # %bb.13: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i4 callq _ZdlPv jmp .LBB46_17 .LBB46_14: .Ltmp92: jmp .LBB46_16 .LBB46_15: .Ltmp89: .LBB46_16: movq %rax, %r14 .LBB46_17: movq %r14, %rdi callq __cxa_begin_catch movq %rbx, %rdi callq _ZNKSt13runtime_error4whatEv movq %rax, %rbx .Ltmp96: callq __cxa_end_catch .Ltmp97: jmp .LBB46_2 .LBB46_18: .Ltmp98: movq %rax, %rdi callq __clang_call_terminate .Lfunc_end46: .size _ZNK6thrust6system12system_error4whatEv, .Lfunc_end46-_ZNK6thrust6system12system_error4whatEv .cfi_endproc .section .gcc_except_table._ZNK6thrust6system12system_error4whatEv,"aG",@progbits,_ZNK6thrust6system12system_error4whatEv,comdat .p2align 2, 0x0 GCC_except_table46: .Lexception8: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase2-.Lttbaseref2 .Lttbaseref2: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end8-.Lcst_begin8 .Lcst_begin8: .uleb128 .Ltmp85-.Lfunc_begin8 # >> Call Site 1 << .uleb128 .Ltmp88-.Ltmp85 # Call between .Ltmp85 and .Ltmp88 .uleb128 .Ltmp89-.Lfunc_begin8 # jumps to .Ltmp89 .byte 1 # On action: 1 .uleb128 .Ltmp90-.Lfunc_begin8 # >> Call Site 2 << .uleb128 .Ltmp91-.Ltmp90 # Call between .Ltmp90 and .Ltmp91 .uleb128 .Ltmp92-.Lfunc_begin8 # jumps to .Ltmp92 .byte 1 # On action: 1 .uleb128 .Ltmp93-.Lfunc_begin8 # >> Call Site 3 << .uleb128 .Ltmp94-.Ltmp93 # Call between .Ltmp93 and .Ltmp94 .uleb128 .Ltmp95-.Lfunc_begin8 # jumps to .Ltmp95 .byte 1 # On action: 1 .uleb128 .Ltmp94-.Lfunc_begin8 # >> Call Site 4 << .uleb128 .Ltmp96-.Ltmp94 # Call between .Ltmp94 and .Ltmp96 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp96-.Lfunc_begin8 # >> Call Site 5 << .uleb128 .Ltmp97-.Ltmp96 # Call between .Ltmp96 and .Ltmp97 .uleb128 .Ltmp98-.Lfunc_begin8 # jumps to .Ltmp98 .byte 1 # On action: 1 .Lcst_end8: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase2: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE17allocate_and_copyINS0_15normal_iteratorIPKfEEEEvmT_SA_RNS0_18contiguous_storageIfS3_EE,"axG",@progbits,_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE17allocate_and_copyINS0_15normal_iteratorIPKfEEEEvmT_SA_RNS0_18contiguous_storageIfS3_EE,comdat .weak _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE17allocate_and_copyINS0_15normal_iteratorIPKfEEEEvmT_SA_RNS0_18contiguous_storageIfS3_EE # -- Begin function _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE17allocate_and_copyINS0_15normal_iteratorIPKfEEEEvmT_SA_RNS0_18contiguous_storageIfS3_EE .p2align 1, 0x90 .type _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE17allocate_and_copyINS0_15normal_iteratorIPKfEEEEvmT_SA_RNS0_18contiguous_storageIfS3_EE,@function _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE17allocate_and_copyINS0_15normal_iteratorIPKfEEEEvmT_SA_RNS0_18contiguous_storageIfS3_EE: # @_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE17allocate_and_copyINS0_15normal_iteratorIPKfEEEEvmT_SA_RNS0_18contiguous_storageIfS3_EE .Lfunc_begin9: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception9 # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %r8, %rbx testq %rsi, %rsi je .LBB47_9 # %bb.1: # %_ZN6thrust6detail18contiguous_storageIfNS_16device_allocatorIfEEE8allocateEm.exit movq %rcx, %r15 movq %rdx, %r14 movq 16(%rdi), %r12 addq %r12, %r12 cmpq %r12, %rsi cmovaq %rsi, %r12 movq (%rbx), %rax leaq (,%r12,4), %rsi movq 8(%rax), %rdi movl $4, %edx callq _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm movq %rax, 8(%rbx) movq %r12, 16(%rbx) movq %r14, %rcx subq %r15, %rcx sarq $2, %rcx negq %rcx .Ltmp99: leaq 6(%rsp), %rdi leaq 7(%rsp), %rsi movq %r14, %rdx movq %rax, %r8 callq _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKfEEmNS_10device_ptrIfEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE .Ltmp100: # %bb.2: addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB47_9: .cfi_def_cfa_offset 48 movq %rbx, %rdi addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 jmp _ZN6thrust6detail18contiguous_storageIfNS_16device_allocatorIfEEE10deallocateEv # TAILCALL .LBB47_3: .cfi_def_cfa_offset 48 .Ltmp101: movq %rax, %rdi callq __cxa_begin_catch .Ltmp102: movq %rbx, %rdi callq _ZN6thrust6detail18contiguous_storageIfNS_16device_allocatorIfEEE10deallocateEv .Ltmp103: # %bb.4: .Ltmp104: callq __cxa_rethrow .Ltmp105: # %bb.8: .LBB47_5: .Ltmp106: movq %rax, %rbx .Ltmp107: callq __cxa_end_catch .Ltmp108: # %bb.6: movq %rbx, %rdi callq _Unwind_Resume@PLT .LBB47_7: .Ltmp109: movq %rax, %rdi callq __clang_call_terminate .Lfunc_end47: .size _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE17allocate_and_copyINS0_15normal_iteratorIPKfEEEEvmT_SA_RNS0_18contiguous_storageIfS3_EE, .Lfunc_end47-_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE17allocate_and_copyINS0_15normal_iteratorIPKfEEEEvmT_SA_RNS0_18contiguous_storageIfS3_EE .cfi_endproc .section .gcc_except_table._ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE17allocate_and_copyINS0_15normal_iteratorIPKfEEEEvmT_SA_RNS0_18contiguous_storageIfS3_EE,"aG",@progbits,_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE17allocate_and_copyINS0_15normal_iteratorIPKfEEEEvmT_SA_RNS0_18contiguous_storageIfS3_EE,comdat .p2align 2, 0x0 GCC_except_table47: .Lexception9: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase3-.Lttbaseref3 .Lttbaseref3: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end9-.Lcst_begin9 .Lcst_begin9: .uleb128 .Lfunc_begin9-.Lfunc_begin9 # >> Call Site 1 << .uleb128 .Ltmp99-.Lfunc_begin9 # Call between .Lfunc_begin9 and .Ltmp99 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp99-.Lfunc_begin9 # >> Call Site 2 << .uleb128 .Ltmp100-.Ltmp99 # Call between .Ltmp99 and .Ltmp100 .uleb128 .Ltmp101-.Lfunc_begin9 # jumps to .Ltmp101 .byte 1 # On action: 1 .uleb128 .Ltmp100-.Lfunc_begin9 # >> Call Site 3 << .uleb128 .Ltmp102-.Ltmp100 # Call between .Ltmp100 and .Ltmp102 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp102-.Lfunc_begin9 # >> Call Site 4 << .uleb128 .Ltmp105-.Ltmp102 # Call between .Ltmp102 and .Ltmp105 .uleb128 .Ltmp106-.Lfunc_begin9 # jumps to .Ltmp106 .byte 0 # On action: cleanup .uleb128 .Ltmp107-.Lfunc_begin9 # >> Call Site 5 << .uleb128 .Ltmp108-.Ltmp107 # Call between .Ltmp107 and .Ltmp108 .uleb128 .Ltmp109-.Lfunc_begin9 # jumps to .Ltmp109 .byte 1 # On action: 1 .uleb128 .Ltmp108-.Lfunc_begin9 # >> Call Site 6 << .uleb128 .Lfunc_end47-.Ltmp108 # Call between .Ltmp108 and .Lfunc_end47 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end9: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase3: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6detail18contiguous_storageIfNS_16device_allocatorIfEEE10deallocateEv,"axG",@progbits,_ZN6thrust6detail18contiguous_storageIfNS_16device_allocatorIfEEE10deallocateEv,comdat .weak _ZN6thrust6detail18contiguous_storageIfNS_16device_allocatorIfEEE10deallocateEv # -- Begin function _ZN6thrust6detail18contiguous_storageIfNS_16device_allocatorIfEEE10deallocateEv .p2align 1, 0x90 .type _ZN6thrust6detail18contiguous_storageIfNS_16device_allocatorIfEEE10deallocateEv,@function _ZN6thrust6detail18contiguous_storageIfNS_16device_allocatorIfEEE10deallocateEv: # @_ZN6thrust6detail18contiguous_storageIfNS_16device_allocatorIfEEE10deallocateEv .cfi_startproc # %bb.0: movq 16(%rdi), %rdx testq %rdx, %rdx je .LBB48_2 # %bb.1: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq (%rdi), %rax movq 8(%rdi), %rsi shlq $2, %rdx movq 8(%rax), %rdi movl $4, %ecx callq _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm xorps %xmm0, %xmm0 movups %xmm0, 8(%rbx) popq %rbx .cfi_def_cfa_offset 8 .LBB48_2: retq .Lfunc_end48: .size _ZN6thrust6detail18contiguous_storageIfNS_16device_allocatorIfEEE10deallocateEv, .Lfunc_end48-_ZN6thrust6detail18contiguous_storageIfNS_16device_allocatorIfEEE10deallocateEv .cfi_endproc # -- End function .section .text._ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKfEEmNS_10device_ptrIfEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE,"axG",@progbits,_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKfEEmNS_10device_ptrIfEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE,comdat .weak _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKfEEmNS_10device_ptrIfEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE # -- Begin function _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKfEEmNS_10device_ptrIfEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE .type _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKfEEmNS_10device_ptrIfEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE,@function _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKfEEmNS_10device_ptrIfEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE: # @_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKfEEmNS_10device_ptrIfEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE .Lfunc_begin10: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception10 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movq %r8, %rbx movq %rcx, %r14 testq %rcx, %rcx je .LBB49_6 # %bb.1: # %_ZN6thrust11hip_rocprim22trivial_copy_to_deviceIfEE10hipError_tPT_PKS3_mP12ihipStream_t.exit.i leaq (,%r14,4), %rax movq %rbx, %rdi movq %rdx, %rsi movq %rax, %rdx movl $1, %ecx xorl %r8d, %r8d callq hipMemcpyWithStream movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB49_2 .LBB49_6: # %_ZN6thrust11hip_rocprim6__copy19trivial_device_copyINS_6system3cpp6detail3tagENS0_3tagEfmEEvRNS5_16execution_policyIT_EERNS0_16execution_policyIT0_EEPT1_PKSG_T2_.exit leaq (%rbx,%r14,4), %rax popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB49_2: .cfi_def_cfa_offset 32 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp110: callq _ZN6thrust6system12hip_categoryEv .Ltmp111: # %bb.3: .Ltmp112: movl $.L.str.12, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp113: # %bb.4: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB49_5: .Ltmp114: movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end49: .size _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKfEEmNS_10device_ptrIfEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE, .Lfunc_end49-_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKfEEmNS_10device_ptrIfEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE .cfi_endproc .section .gcc_except_table._ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKfEEmNS_10device_ptrIfEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE,"aG",@progbits,_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKfEEmNS_10device_ptrIfEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE,comdat .p2align 2, 0x0 GCC_except_table49: .Lexception10: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end10-.Lcst_begin10 .Lcst_begin10: .uleb128 .Lfunc_begin10-.Lfunc_begin10 # >> Call Site 1 << .uleb128 .Ltmp110-.Lfunc_begin10 # Call between .Lfunc_begin10 and .Ltmp110 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp110-.Lfunc_begin10 # >> Call Site 2 << .uleb128 .Ltmp113-.Ltmp110 # Call between .Ltmp110 and .Ltmp113 .uleb128 .Ltmp114-.Lfunc_begin10 # jumps to .Ltmp114 .byte 0 # On action: cleanup .uleb128 .Ltmp113-.Lfunc_begin10 # >> Call Site 3 << .uleb128 .Lfunc_end49-.Ltmp113 # Call between .Ltmp113 and .Lfunc_end49 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end10: .p2align 2, 0x0 # -- End function .section .text._ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSR_IS2_EESQ_l,"axG",@progbits,_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSR_IS2_EESQ_l,comdat .weak _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSR_IS2_EESQ_l # -- Begin function _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSR_IS2_EESQ_l .p2align 1, 0x90 .type _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSR_IS2_EESQ_l,@function _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSR_IS2_EESQ_l: # @_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSR_IS2_EESQ_l .Lfunc_begin11: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception11 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $88, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl $4294967040, %r13d # imm = 0xFFFFFF00 movaps 144(%rsp), %xmm0 movaps 160(%rsp), %xmm1 movaps %xmm1, 64(%rsp) movaps %xmm0, 48(%rsp) movq %rsi, 40(%rsp) # 8-byte Spill leaq (%rsi,%r13), %rcx decq %rcx shrq $8, %rcx movabsq $72057598332895489, %rdx # imm = 0x100000100000101 movq %rcx, %rax mulq %rdx cmpq $16777215, %rcx # imm = 0xFFFFFF jb .LBB50_5 # %bb.1: # %.lr.ph.i.preheader movq %rdx, %r14 shrq $16, %r14 xorl %r15d, %r15d leaq 512(%r13), %r12 movabsq $-4294967040, %rbp # imm = 0xFFFFFFFF00000100 movq 40(%rsp), %rbx # 8-byte Reload .LBB50_2: # %.lr.ph.i # =>This Inner Loop Header: Depth=1 cmpq %r13, %rbx movl $4294967040, %eax # imm = 0xFFFFFF00 cmovbq %rbx, %rax addq $255, %rax shrq $8, %rax leaq (%rax,%r13), %rdi addq $256, %rdi # imm = 0x100 movl $1, %esi movq %r12, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB50_4 # %bb.3: # in Loop: Header=BB50_2 Depth=1 movaps 48(%rsp), %xmm0 movaps 64(%rsp), %xmm1 movups %xmm1, 16(%rsp) movups %xmm0, (%rsp) movq 40(%rsp), %rdi # 8-byte Reload movq %r15, %rsi callq _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_ .LBB50_4: # in Loop: Header=BB50_2 Depth=1 addq %r13, %r15 addq %rbp, %rbx decq %r14 jne .LBB50_2 .LBB50_5: # %_ZN6thrust11hip_rocprim14__parallel_for12parallel_forINS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEE10hipError_tT0_T_P12ihipStream_t.exit callq hipPeekAtLastError movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB50_6 # %bb.11: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit xorl %edi, %edi callq hipStreamSynchronize movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB50_12 # %bb.15: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit6 addq $88, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB50_6: .cfi_def_cfa_offset 144 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp115: callq _ZN6thrust6system12hip_categoryEv .Ltmp116: # %bb.7: .Ltmp117: movl $.L.str.13, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp118: jmp .LBB50_8 .LBB50_12: movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp120: callq _ZN6thrust6system12hip_categoryEv .Ltmp121: # %bb.13: .Ltmp122: movl $.L.str.14, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp123: .LBB50_8: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB50_14: .Ltmp124: jmp .LBB50_10 .LBB50_9: .Ltmp119: .LBB50_10: # %common.resume movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end50: .size _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSR_IS2_EESQ_l, .Lfunc_end50-_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSR_IS2_EESQ_l .cfi_endproc .section .gcc_except_table._ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSR_IS2_EESQ_l,"aG",@progbits,_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSR_IS2_EESQ_l,comdat .p2align 2, 0x0 GCC_except_table50: .Lexception11: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end11-.Lcst_begin11 .Lcst_begin11: .uleb128 .Lfunc_begin11-.Lfunc_begin11 # >> Call Site 1 << .uleb128 .Ltmp115-.Lfunc_begin11 # Call between .Lfunc_begin11 and .Ltmp115 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp115-.Lfunc_begin11 # >> Call Site 2 << .uleb128 .Ltmp118-.Ltmp115 # Call between .Ltmp115 and .Ltmp118 .uleb128 .Ltmp119-.Lfunc_begin11 # jumps to .Ltmp119 .byte 0 # On action: cleanup .uleb128 .Ltmp118-.Lfunc_begin11 # >> Call Site 3 << .uleb128 .Ltmp120-.Ltmp118 # Call between .Ltmp118 and .Ltmp120 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp120-.Lfunc_begin11 # >> Call Site 4 << .uleb128 .Ltmp123-.Ltmp120 # Call between .Ltmp120 and .Ltmp123 .uleb128 .Ltmp124-.Lfunc_begin11 # jumps to .Ltmp124 .byte 0 # On action: cleanup .uleb128 .Ltmp123-.Lfunc_begin11 # >> Call Site 5 << .uleb128 .Lfunc_end50-.Ltmp123 # Call between .Ltmp123 and .Lfunc_end50 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end11: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_,comdat .weak _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_ # -- Begin function _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_ .type _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_,@function _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_: # @_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $96, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 144(%rsp), %rdx leaq 64(%rsp), %rbx movq %rdx, (%rbx) movq %rax, 8(%rbx) movq %rcx, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $112, %rsp .cfi_adjust_cfa_offset -112 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end51: .size _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_, .Lfunc_end51-_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_ .cfi_endproc # -- End function .section .text._ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2Em,"axG",@progbits,_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2Em,comdat .weak _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2Em # -- Begin function _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2Em .p2align 1, 0x90 .type _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2Em,@function _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2Em: # @_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2Em .Lfunc_begin12: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception12 # %bb.0: pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 pushq %rax .cfi_def_cfa_offset 32 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 movq %rsi, %r14 movq %rdi, %rbx callq _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v movq %rax, (%rbx) xorps %xmm0, %xmm0 movups %xmm0, 8(%rbx) movq $0, 24(%rbx) .Ltmp125: movq %rbx, %rdi movq %r14, %rsi callq _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE12default_initEm .Ltmp126: # %bb.1: addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 retq .LBB52_3: .cfi_def_cfa_offset 32 .Ltmp127: movq %rax, %r14 .Ltmp128: movq %rbx, %rdi callq _ZN6thrust6detail18contiguous_storageIfNS_16device_allocatorIfEEE10deallocateEv .Ltmp129: # %bb.4: # %_ZN6thrust6detail18contiguous_storageIfNS_16device_allocatorIfEEED2Ev.exit movq %r14, %rdi callq _Unwind_Resume@PLT .LBB52_2: .Ltmp130: movq %rax, %rdi callq __clang_call_terminate .Lfunc_end52: .size _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2Em, .Lfunc_end52-_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2Em .cfi_endproc .section .gcc_except_table._ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2Em,"aG",@progbits,_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEEC2Em,comdat .p2align 2, 0x0 GCC_except_table52: .Lexception12: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase4-.Lttbaseref4 .Lttbaseref4: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end12-.Lcst_begin12 .Lcst_begin12: .uleb128 .Lfunc_begin12-.Lfunc_begin12 # >> Call Site 1 << .uleb128 .Ltmp125-.Lfunc_begin12 # Call between .Lfunc_begin12 and .Ltmp125 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp125-.Lfunc_begin12 # >> Call Site 2 << .uleb128 .Ltmp126-.Ltmp125 # Call between .Ltmp125 and .Ltmp126 .uleb128 .Ltmp127-.Lfunc_begin12 # jumps to .Ltmp127 .byte 0 # On action: cleanup .uleb128 .Ltmp128-.Lfunc_begin12 # >> Call Site 3 << .uleb128 .Ltmp129-.Ltmp128 # Call between .Ltmp128 and .Ltmp129 .uleb128 .Ltmp130-.Lfunc_begin12 # jumps to .Ltmp130 .byte 1 # On action: 1 .uleb128 .Ltmp129-.Lfunc_begin12 # >> Call Site 4 << .uleb128 .Lfunc_end52-.Ltmp129 # Call between .Ltmp129 and .Lfunc_end52 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end12: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase4: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE12default_initEm,"axG",@progbits,_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE12default_initEm,comdat .weak _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE12default_initEm # -- Begin function _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE12default_initEm .p2align 1, 0x90 .type _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE12default_initEm,@function _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE12default_initEm: # @_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE12default_initEm .cfi_startproc # %bb.0: testq %rsi, %rsi je .LBB53_2 # %bb.1: # %_ZN6thrust6detail18contiguous_storageIfNS_16device_allocatorIfEEE19default_construct_nENS0_15normal_iteratorINS_10device_ptrIfEEEEm.exit pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 pushq %rax .cfi_def_cfa_offset 32 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 movq %rsi, %rbx movq %rdi, %r14 movq (%rdi), %rax leaq (,%rsi,4), %rsi movq 8(%rax), %rdi movl $4, %edx callq _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm movq %rax, 8(%r14) movq %rbx, 16(%r14) movq %rbx, 24(%r14) leaq 7(%rsp), %rdi xorps %xmm0, %xmm0 movq %rax, %rsi movq %rbx, %rdx callq _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 .cfi_restore %rbx .cfi_restore %r14 .LBB53_2: retq .Lfunc_end53: .size _ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE12default_initEm, .Lfunc_end53-_ZN6thrust6detail11vector_baseIfNS_16device_allocatorIfEEE12default_initEm .cfi_endproc # -- End function .section .text._ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m,"axG",@progbits,_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m,comdat .weak _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m # -- Begin function _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m .p2align 1, 0x90 .type _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m,@function _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m: # @_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m .Lfunc_begin13: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception13 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $24, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movss %xmm0, 4(%rsp) # 4-byte Spill movq %rsi, 16(%rsp) # 8-byte Spill movl $4294967040, %ebp # imm = 0xFFFFFF00 movq %rdx, 8(%rsp) # 8-byte Spill leaq (%rdx,%rbp), %rcx decq %rcx shrq $8, %rcx movabsq $72057598332895489, %rdx # imm = 0x100000100000101 movq %rcx, %rax mulq %rdx cmpq $16777215, %rcx # imm = 0xFFFFFF jb .LBB54_5 # %bb.1: # %.lr.ph.i.preheader movq %rdx, %r15 shrq $16, %r15 xorl %r12d, %r12d leaq 512(%rbp), %r13 movabsq $-4294967040, %r14 # imm = 0xFFFFFFFF00000100 movq 8(%rsp), %rbx # 8-byte Reload .LBB54_2: # %.lr.ph.i # =>This Inner Loop Header: Depth=1 cmpq %rbp, %rbx movl $4294967040, %eax # imm = 0xFFFFFF00 cmovbq %rbx, %rax addq $255, %rax shrq $8, %rax leaq (%rax,%rbp), %rdi addq $256, %rdi # imm = 0x100 movl $1, %esi movq %r13, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB54_4 # %bb.3: # in Loop: Header=BB54_2 Depth=1 movq 16(%rsp), %rdi # 8-byte Reload movss 4(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero movq 8(%rsp), %rsi # 8-byte Reload movq %r12, %rdx callq _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_ .LBB54_4: # in Loop: Header=BB54_2 Depth=1 addq %rbp, %r12 addq %r14, %rbx decq %r15 jne .LBB54_2 .LBB54_5: # %_ZN6thrust11hip_rocprim14__parallel_for12parallel_forINS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEE10hipError_tT0_T_P12ihipStream_t.exit callq hipPeekAtLastError movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB54_6 # %bb.11: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit xorl %edi, %edi callq hipStreamSynchronize movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB54_12 # %bb.15: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit8 addq $24, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB54_6: .cfi_def_cfa_offset 80 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp131: callq _ZN6thrust6system12hip_categoryEv .Ltmp132: # %bb.7: .Ltmp133: movl $.L.str.13, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp134: jmp .LBB54_8 .LBB54_12: movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp136: callq _ZN6thrust6system12hip_categoryEv .Ltmp137: # %bb.13: .Ltmp138: movl $.L.str.14, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp139: .LBB54_8: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB54_14: .Ltmp140: jmp .LBB54_10 .LBB54_9: .Ltmp135: .LBB54_10: # %common.resume movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end54: .size _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m, .Lfunc_end54-_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m .cfi_endproc .section .gcc_except_table._ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m,"aG",@progbits,_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m,comdat .p2align 2, 0x0 GCC_except_table54: .Lexception13: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end13-.Lcst_begin13 .Lcst_begin13: .uleb128 .Lfunc_begin13-.Lfunc_begin13 # >> Call Site 1 << .uleb128 .Ltmp131-.Lfunc_begin13 # Call between .Lfunc_begin13 and .Ltmp131 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp131-.Lfunc_begin13 # >> Call Site 2 << .uleb128 .Ltmp134-.Ltmp131 # Call between .Ltmp131 and .Ltmp134 .uleb128 .Ltmp135-.Lfunc_begin13 # jumps to .Ltmp135 .byte 0 # On action: cleanup .uleb128 .Ltmp134-.Lfunc_begin13 # >> Call Site 3 << .uleb128 .Ltmp136-.Ltmp134 # Call between .Ltmp134 and .Ltmp136 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp136-.Lfunc_begin13 # >> Call Site 4 << .uleb128 .Ltmp139-.Ltmp136 # Call between .Ltmp136 and .Ltmp139 .uleb128 .Ltmp140-.Lfunc_begin13 # jumps to .Ltmp140 .byte 0 # On action: cleanup .uleb128 .Ltmp139-.Lfunc_begin13 # >> Call Site 5 << .uleb128 .Lfunc_end54-.Ltmp139 # Call between .Ltmp139 and .Lfunc_end54 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end13: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_,comdat .weak _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_ # -- Begin function _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_ .type _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_,@function _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_: # @_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 64(%rsp), %rax movq %rdi, (%rax) movss %xmm0, 8(%rax) leaq 24(%rsp), %rcx movq %rsi, (%rcx) leaq 16(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end55: .size _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_, .Lfunc_end55-_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_ .cfi_endproc # -- End function .section .text._ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS15_IS2_EES14_l,"axG",@progbits,_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS15_IS2_EES14_l,comdat .weak _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS15_IS2_EES14_l # -- Begin function _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS15_IS2_EES14_l .p2align 1, 0x90 .type _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS15_IS2_EES14_l,@function _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS15_IS2_EES14_l: # @_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS15_IS2_EES14_l .Lfunc_begin14: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception14 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $88, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl $4294967040, %r13d # imm = 0xFFFFFF00 movq 176(%rsp), %rax movq %rax, 80(%rsp) movaps 144(%rsp), %xmm0 movaps 160(%rsp), %xmm1 movaps %xmm1, 64(%rsp) movaps %xmm0, 48(%rsp) movq %rsi, 40(%rsp) # 8-byte Spill leaq (%rsi,%r13), %rcx decq %rcx shrq $8, %rcx movabsq $72057598332895489, %rdx # imm = 0x100000100000101 movq %rcx, %rax mulq %rdx cmpq $16777215, %rcx # imm = 0xFFFFFF jb .LBB56_5 # %bb.1: # %.lr.ph.i.preheader movq %rdx, %r14 shrq $16, %r14 xorl %r15d, %r15d leaq 512(%r13), %r12 movabsq $-4294967040, %rbp # imm = 0xFFFFFFFF00000100 movq 40(%rsp), %rbx # 8-byte Reload .LBB56_2: # %.lr.ph.i # =>This Inner Loop Header: Depth=1 cmpq %r13, %rbx movl $4294967040, %eax # imm = 0xFFFFFF00 cmovbq %rbx, %rax addq $255, %rax shrq $8, %rax leaq (%rax,%r13), %rdi addq $256, %rdi # imm = 0x100 movl $1, %esi movq %r12, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB56_4 # %bb.3: # in Loop: Header=BB56_2 Depth=1 movq 80(%rsp), %rax movq %rax, 32(%rsp) movaps 48(%rsp), %xmm0 movaps 64(%rsp), %xmm1 movups %xmm1, 16(%rsp) movups %xmm0, (%rsp) movq 40(%rsp), %rdi # 8-byte Reload movq %r15, %rsi callq _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_ .LBB56_4: # in Loop: Header=BB56_2 Depth=1 addq %r13, %r15 addq %rbp, %rbx decq %r14 jne .LBB56_2 .LBB56_5: # %_ZN6thrust11hip_rocprim14__parallel_for12parallel_forINS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEE10hipError_tT0_T_P12ihipStream_t.exit callq hipPeekAtLastError movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB56_6 # %bb.11: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit xorl %edi, %edi callq hipStreamSynchronize movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB56_12 # %bb.15: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit6 addq $88, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB56_6: .cfi_def_cfa_offset 144 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp141: callq _ZN6thrust6system12hip_categoryEv .Ltmp142: # %bb.7: .Ltmp143: movl $.L.str.13, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp144: jmp .LBB56_8 .LBB56_12: movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp146: callq _ZN6thrust6system12hip_categoryEv .Ltmp147: # %bb.13: .Ltmp148: movl $.L.str.14, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp149: .LBB56_8: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB56_14: .Ltmp150: jmp .LBB56_10 .LBB56_9: .Ltmp145: .LBB56_10: # %common.resume movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end56: .size _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS15_IS2_EES14_l, .Lfunc_end56-_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS15_IS2_EES14_l .cfi_endproc .section .gcc_except_table._ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS15_IS2_EES14_l,"aG",@progbits,_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS15_IS2_EES14_l,comdat .p2align 2, 0x0 GCC_except_table56: .Lexception14: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end14-.Lcst_begin14 .Lcst_begin14: .uleb128 .Lfunc_begin14-.Lfunc_begin14 # >> Call Site 1 << .uleb128 .Ltmp141-.Lfunc_begin14 # Call between .Lfunc_begin14 and .Ltmp141 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp141-.Lfunc_begin14 # >> Call Site 2 << .uleb128 .Ltmp144-.Ltmp141 # Call between .Ltmp141 and .Ltmp144 .uleb128 .Ltmp145-.Lfunc_begin14 # jumps to .Ltmp145 .byte 0 # On action: cleanup .uleb128 .Ltmp144-.Lfunc_begin14 # >> Call Site 3 << .uleb128 .Ltmp146-.Ltmp144 # Call between .Ltmp144 and .Ltmp146 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp146-.Lfunc_begin14 # >> Call Site 4 << .uleb128 .Ltmp149-.Ltmp146 # Call between .Ltmp146 and .Ltmp149 .uleb128 .Ltmp150-.Lfunc_begin14 # jumps to .Ltmp150 .byte 0 # On action: cleanup .uleb128 .Ltmp149-.Lfunc_begin14 # >> Call Site 5 << .uleb128 .Lfunc_end56-.Ltmp149 # Call between .Ltmp149 and .Lfunc_end56 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end14: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_,comdat .weak _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_ # -- Begin function _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_ .type _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_,@function _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_: # @_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $96, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 144(%rsp), %rdx leaq 64(%rsp), %rbx movq %rdx, (%rbx) movq %rax, 8(%rbx) movq %rcx, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $112, %rsp .cfi_adjust_cfa_offset -112 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end57: .size _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_, .Lfunc_end57-_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_ .cfi_endproc # -- End function .section .text._ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIfEEEElfNS_4plusIfEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_lfS9_,"axG",@progbits,_ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIfEEEElfNS_4plusIfEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_lfS9_,comdat .weak _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIfEEEElfNS_4plusIfEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_lfS9_ # -- Begin function _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIfEEEElfNS_4plusIfEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_lfS9_ .p2align 1, 0x90 .type _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIfEEEElfNS_4plusIfEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_lfS9_,@function _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIfEEEElfNS_4plusIfEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_lfS9_: # @_ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIfEEEElfNS_4plusIfEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_lfS9_ .Lfunc_begin15: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception15 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $72, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 testq %rdx, %rdx je .LBB58_18 # %bb.1: movq %rdx, %r14 movq %rsi, %r15 movq %rdi, %r13 leaq 32(%rsp), %rsi movq $0, (%rsi) movl $0, (%rsp) xorl %edi, %edi movq %r15, %rdx xorl %ecx, %ecx movss %xmm0, 20(%rsp) # 4-byte Spill movq %r14, %r8 xorl %r9d, %r9d callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIfEEEEPffNS3_4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB58_2 # %bb.7: # %.noexc.i movq 32(%rsp), %rax xorl %ecx, %ecx testb $3, %al setne %cl leaq (%rax,%rcx,4), %r12 andq $-4, %r12 leaq 4(%r12), %rax cmpq $5, %rax movl $4, %ebp cmovaeq %rax, %rbp callq hipGetLastError leaq 48(%rsp), %rbx movq %r13, 40(%rsp) # 8-byte Spill movq %r13, (%rbx) xorps %xmm0, %xmm0 movups %xmm0, 8(%rbx) movq %rbx, %rdi movq %rbp, %rsi callq _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm movq %rax, %r13 movq %rax, 8(%rbx) movq %rbp, 16(%rbx) .Ltmp156: callq hipGetLastError .Ltmp157: # %bb.8: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_t.exit.i .Ltmp158: addq %r13, %r12 movl $0, (%rsp) leaq 32(%rsp), %rsi movq %r13, %rdi movq %r15, %rdx movq %r12, %rcx movss 20(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero movq %r14, %r8 xorl %r9d, %r9d callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIfEEEEPffNS3_4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .Ltmp159: # %bb.9: # %_ZN7rocprim6reduceINS_14default_configEN6thrust6detail15normal_iteratorINS2_10device_ptrIfEEEEPffNS2_4plusIfEEEE10hipError_tPvRmT0_T1_T2_mT3_P12ihipStream_tb.exit.i .Ltmp160: movl %eax, %ebp callq hipGetLastError .Ltmp161: # %bb.10: # %.noexc31.i testl %ebp, %ebp jne .LBB58_11 # %bb.16: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit35.i .Ltmp170: leaq 27(%rsp), %rsi leaq 28(%rsp), %r8 movl $1, %ecx movq 40(%rsp), %rdi # 8-byte Reload movq %r12, %rdx callq _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPfmS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE .Ltmp171: # %bb.17: movss 28(%rsp), %xmm0 # xmm0 = mem[0],zero,zero,zero movss %xmm0, 20(%rsp) # 4-byte Spill leaq 48(%rsp), %rdi callq _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev movss 20(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero .LBB58_18: # %_ZN6thrust11hip_rocprim8__reduce6reduceINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIfEEEElfNS_4plusIfEEEET2_RNS0_16execution_policyIT_EET0_T1_SB_T3_.exit addq $72, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB58_2: .cfi_def_cfa_offset 128 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp151: callq _ZN6thrust6system12hip_categoryEv .Ltmp152: # %bb.3: .Ltmp153: movl $.L.str.15, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp154: # %bb.4: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB58_11: movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp162: callq _ZN6thrust6system12hip_categoryEv .Ltmp163: # %bb.12: .Ltmp164: movq %rax, %r14 movl $.L.str.16, %esi movq %rbx, %rdi callq _ZNSt13runtime_errorC2EPKc .Ltmp165: # %bb.13: movq $_ZTVN6thrust6system12system_errorE+16, (%rbx) movl %ebp, 16(%rbx) movq %r14, 24(%rbx) movq %rbx, %rax addq $48, %rax movq %rax, 32(%rbx) movq $0, 40(%rbx) movb $0, 48(%rbx) .Ltmp167: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .Ltmp168: # %bb.14: # %.noexc32.i .LBB58_15: .Ltmp166: movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception jmp .LBB58_22 .LBB58_5: .Ltmp155: movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception jmp .LBB58_6 .LBB58_20: .Ltmp172: jmp .LBB58_21 .LBB58_19: .Ltmp169: .LBB58_21: # %.body.i movq %rax, %r14 .LBB58_22: # %.body.i leaq 48(%rsp), %rdi callq _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev .LBB58_6: # %common.resume.i movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end58: .size _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIfEEEElfNS_4plusIfEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_lfS9_, .Lfunc_end58-_ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIfEEEElfNS_4plusIfEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_lfS9_ .cfi_endproc .section .gcc_except_table._ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIfEEEElfNS_4plusIfEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_lfS9_,"aG",@progbits,_ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIfEEEElfNS_4plusIfEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_lfS9_,comdat .p2align 2, 0x0 GCC_except_table58: .Lexception15: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end15-.Lcst_begin15 .Lcst_begin15: .uleb128 .Lfunc_begin15-.Lfunc_begin15 # >> Call Site 1 << .uleb128 .Ltmp156-.Lfunc_begin15 # Call between .Lfunc_begin15 and .Ltmp156 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp156-.Lfunc_begin15 # >> Call Site 2 << .uleb128 .Ltmp161-.Ltmp156 # Call between .Ltmp156 and .Ltmp161 .uleb128 .Ltmp169-.Lfunc_begin15 # jumps to .Ltmp169 .byte 0 # On action: cleanup .uleb128 .Ltmp170-.Lfunc_begin15 # >> Call Site 3 << .uleb128 .Ltmp171-.Ltmp170 # Call between .Ltmp170 and .Ltmp171 .uleb128 .Ltmp172-.Lfunc_begin15 # jumps to .Ltmp172 .byte 0 # On action: cleanup .uleb128 .Ltmp171-.Lfunc_begin15 # >> Call Site 4 << .uleb128 .Ltmp151-.Ltmp171 # Call between .Ltmp171 and .Ltmp151 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp151-.Lfunc_begin15 # >> Call Site 5 << .uleb128 .Ltmp154-.Ltmp151 # Call between .Ltmp151 and .Ltmp154 .uleb128 .Ltmp155-.Lfunc_begin15 # jumps to .Ltmp155 .byte 0 # On action: cleanup .uleb128 .Ltmp154-.Lfunc_begin15 # >> Call Site 6 << .uleb128 .Ltmp162-.Ltmp154 # Call between .Ltmp154 and .Ltmp162 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp162-.Lfunc_begin15 # >> Call Site 7 << .uleb128 .Ltmp165-.Ltmp162 # Call between .Ltmp162 and .Ltmp165 .uleb128 .Ltmp166-.Lfunc_begin15 # jumps to .Ltmp166 .byte 0 # On action: cleanup .uleb128 .Ltmp167-.Lfunc_begin15 # >> Call Site 8 << .uleb128 .Ltmp168-.Ltmp167 # Call between .Ltmp167 and .Ltmp168 .uleb128 .Ltmp169-.Lfunc_begin15 # jumps to .Ltmp169 .byte 0 # On action: cleanup .uleb128 .Ltmp168-.Lfunc_begin15 # >> Call Site 9 << .uleb128 .Lfunc_end58-.Ltmp168 # Call between .Ltmp168 and .Lfunc_end58 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end15: .p2align 2, 0x0 # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIfEEEEPffNS3_4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .LCPI59_0: .quad 0x41cdcd6500000000 # double 1.0E+9 .LCPI59_1: .quad 0x408f400000000000 # double 1000 .section .text._ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIfEEEEPffNS3_4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,"axG",@progbits,_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIfEEEEPffNS3_4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,comdat .weak _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIfEEEEPffNS3_4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .type _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIfEEEEPffNS3_4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,@function _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIfEEEEPffNS3_4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb: # @_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIfEEEEPffNS3_4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $1688, %rsp # imm = 0x698 .cfi_def_cfa_offset 1744 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %r9, %rbx movq %r8, %rbp movss %xmm0, 64(%rsp) # 4-byte Spill movq %rcx, %r13 movq %rdx, %r14 movq %rsi, %r12 movq %rdi, %r15 testq $-3, %r9 jne .LBB59_1 # %bb.3: # %_ZN7rocprim6detail22get_device_from_streamEP12ihipStream_tRi.exit.i leaq 88(%rsp), %rdi callq hipGetDevice testl %eax, %eax jne .LBB59_69 # %bb.4: # %thread-pre-split.i movl 88(%rsp), %esi jmp .LBB59_5 .LBB59_1: movq %rbx, %rdi callq hipGetStreamDeviceId movl %eax, %esi movl %eax, 88(%rsp) testl %eax, %eax js .LBB59_2 .LBB59_5: # %_ZN7rocprim6detail22get_device_from_streamEP12ihipStream_tRi.exit.thread.i movl $999, %eax # imm = 0x3E7 cmpl $511, %esi # imm = 0x1FF ja .LBB59_69 # %bb.6: movq %r14, 128(%rsp) # 8-byte Spill movl %esi, %r14d movl _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache(,%r14,4), %eax testl %eax, %eax je .LBB59_7 .LBB59_9: movabsq $17179869440, %rcx # imm = 0x400000100 cmpl $1029, %eax # imm = 0x405 jle .LBB59_10 # %bb.13: cmpl $1030, %eax # imm = 0x406 je .LBB59_17 # %bb.14: cmpl $1100, %eax # imm = 0x44C je .LBB59_18 # %bb.15: cmpl $1102, %eax # imm = 0x44E jne .LBB59_19 # %bb.16: movabsq $68719476992, %rcx # imm = 0x1000000100 addq $-128, %rcx jmp .LBB59_19 .LBB59_2: movl $400, %eax # imm = 0x190 jmp .LBB59_69 .LBB59_7: leaq 216(%rsp), %rdi callq hipGetDevicePropertiesR0600 testl %eax, %eax jne .LBB59_69 # %bb.8: # %_ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE.exit.thread225 movq %r13, 104(%rsp) # 8-byte Spill leaq 1376(%rsp), %r13 leaq 1632(%rsp), %rsi movq %r13, %rdi callq _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag subq %r13, %rax movq %r13, %rdi movq 104(%rsp), %r13 # 8-byte Reload movq %rax, %rsi callq _ZN7rocprim6detail25get_target_arch_from_nameEPKcm movl %eax, %ecx xchgl %ecx, _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache(,%r14,4) jmp .LBB59_9 .LBB59_10: cmpl $803, %eax # imm = 0x323 je .LBB59_18 # %bb.11: cmpl $900, %eax # imm = 0x384 jne .LBB59_19 # %bb.12: movabsq $34359738496, %rcx # imm = 0x800000080 jmp .LBB59_19 .LBB59_18: movabsq $68719476992, %rcx # imm = 0x1000000100 jmp .LBB59_19 .LBB59_17: movabsq $8589934848, %rcx # imm = 0x200000100 .LBB59_19: # %_ZN7rocprim6detail20dispatch_target_archINS0_21wrapped_reduce_configINS_14default_configEfEEEEDaNS0_11target_archE.exit movq %rcx, %rsi shrq $32, %rsi movq %rcx, 80(%rsp) # 8-byte Spill imull %ecx, %esi leaq (%rsi,%rbp), %rax decq %rax xorl %ecx, %ecx xorl %edx, %edx divq %rsi movq %rcx, 216(%rsp) movq %rcx, 88(%rsp) movq %rcx, 120(%rsp) cmpq $2, %rax movq %rsi, 96(%rsp) # 8-byte Spill jb .LBB59_22 # %bb.20: movzbl 1744(%rsp), %ecx movl %ecx, (%rsp) leaq 120(%rsp), %rsi xorl %edi, %edi xorl %edx, %edx movq %r13, %rcx movss 64(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero movq %rax, %r14 movq %rax, %r8 movq %rbx, %r9 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPfS3_fN6thrust4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb testl %eax, %eax jne .LBB59_69 # %bb.21: # %._crit_edge261 movq 120(%rsp), %rcx movq %r14, %rax movq 96(%rsp), %rsi # 8-byte Reload .LBB59_22: movq %rax, 72(%rsp) # 8-byte Spill leaq (,%rax,4), %rax xorl %edx, %edx cmpq %rbp, %rsi cmovbq %rax, %rdx leaq 216(%rsp), %rax movq %rax, 168(%rsp) movq %rdx, 176(%rsp) movl $4, %eax movq %rax, 184(%rsp) leaq 88(%rsp), %rdx movq %rdx, 192(%rsp) movq %rcx, 200(%rsp) movq %rax, 208(%rsp) movupd 168(%rsp), %xmm0 movups 184(%rsp), %xmm1 movups 200(%rsp), %xmm2 movups %xmm2, 32(%rsp) movups %xmm1, 16(%rsp) movupd %xmm0, (%rsp) movq %r15, %rdi movq %r12, %rsi callq _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIfEENS4_IvEEEEEEE10hipError_tPvRmT_ testq %r15, %r15 je .LBB59_69 # %bb.23: testl %eax, %eax jne .LBB59_69 # %bb.24: movl $-1, %eax xorl %edx, %edx movq 96(%rsp), %r14 # 8-byte Reload divl %r14d # kill: def $eax killed $eax def $rax movq %rax, 112(%rsp) # 8-byte Spill movb 1744(%rsp), %sil testb %sil, %sil je .LBB59_49 # %bb.25: movl $_ZSt4cout, %edi movl $.L.str.17, %esi movl $11, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 80(%rsp), %r15 # 8-byte Reload # kill: def $r15d killed $r15d killed $r15 def $r15 andl $384, %r15d # imm = 0x180 movl $_ZSt4cout, %edi movq %r15, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 55(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB59_27 # %bb.26: leaq 55(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB59_28 .LBB59_49: # %.thread244 cmpq $1, 72(%rsp) # 8-byte Folded Reload ja .LBB59_38 # %bb.50: # %.thread244..thread245_crit_edge movq 80(%rsp), %r15 # 8-byte Reload andl $384, %r15d # imm = 0x180 xorl %eax, %eax jmp .LBB59_61 .LBB59_27: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB59_28: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit movl $_ZSt4cout, %edi movl $.L.str.18, %esi movl $17, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 72(%rsp), %rsi # 8-byte Reload callq _ZNSo9_M_insertImEERSoT_ movb $10, 55(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB59_30 # %bb.29: leaq 55(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB59_31 .LBB59_30: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB59_31: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit163 movl $_ZSt4cout, %edi movl $.L.str.19, %esi movl $23, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 112(%rsp), %rsi # 8-byte Reload callq _ZNSo9_M_insertImEERSoT_ movb $10, 55(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB59_33 # %bb.32: leaq 55(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB59_34 .LBB59_33: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB59_34: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit166 movl $_ZSt4cout, %edi movl $.L.str.20, %esi movl $16, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r14, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 55(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB59_36 # %bb.35: leaq 55(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB59_37 .LBB59_36: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB59_37: cmpq $1, 72(%rsp) # 8-byte Folded Reload movb 1744(%rsp), %sil jbe .LBB59_60 .LBB59_38: movq %r13, 104(%rsp) # 8-byte Spill movq %rbp, 160(%rsp) # 8-byte Spill leaq -1(%rbp), %rcx movq 112(%rsp), %rbp # 8-byte Reload imulq %r14, %rbp leaq (%rcx,%rbp), %rax xorl %edx, %edx movq %rdx, 56(%rsp) # 8-byte Spill xorl %edx, %edx divq %rbp movq %rax, 152(%rsp) # 8-byte Spill addq %rbp, %rcx jb .LBB59_55 # %bb.39: # %.lr.ph movq 96(%rsp), %rax # 8-byte Reload decq %rax movq %rax, 144(%rsp) # 8-byte Spill movq 80(%rsp), %r14 # 8-byte Reload andl $384, %r14d # imm = 0x180 btsq $32, %r14 movq %r14, 80(%rsp) # 8-byte Spill xorl %r14d, %r14d xorl %r13d, %r13d xorl %eax, %eax movq %rax, 56(%rsp) # 8-byte Spill .LBB59_40: # =>This Inner Loop Header: Depth=1 movq 160(%rsp), %r12 # 8-byte Reload subq %r13, %r12 cmpq %rbp, %r12 cmovaeq %rbp, %r12 movq 144(%rsp), %rax # 8-byte Reload addq %r12, %rax xorl %edx, %edx divq 96(%rsp) # 8-byte Folded Reload movq %rax, %r15 testb %sil, %sil je .LBB59_42 # %bb.41: # in Loop: Header=BB59_40 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv movq %rax, 56(%rsp) # 8-byte Spill .LBB59_42: # in Loop: Header=BB59_40 Depth=1 movl %r15d, %edi movabsq $4294967296, %rax # imm = 0x100000000 orq %rax, %rdi movl $1, %esi movq 80(%rsp), %rdx # 8-byte Reload movl $1, %ecx xorl %r8d, %r8d movq %rbx, %r9 callq __hipPushCallConfiguration testl %eax, %eax jne .LBB59_44 # %bb.43: # in Loop: Header=BB59_40 Depth=1 movq 128(%rsp), %rax # 8-byte Reload leaq (%rax,%r13,4), %rdi movq %r14, %rdx imulq 112(%rsp), %rdx # 8-byte Folded Reload shlq $2, %rdx addq 216(%rsp), %rdx movq %r12, %rsi movss 64(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .LBB59_44: # in Loop: Header=BB59_40 Depth=1 callq hipGetLastError testl %eax, %eax movb 1744(%rsp), %sil jne .LBB59_51 # %bb.45: # in Loop: Header=BB59_40 Depth=1 testb %sil, %sil je .LBB59_51 # %bb.46: # in Loop: Header=BB59_40 Depth=1 movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r12, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi callq hipStreamSynchronize testl %eax, %eax jne .LBB59_69 # %bb.47: # in Loop: Header=BB59_40 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv subq 56(%rsp), %rax # 8-byte Folded Reload xorps %xmm0, %xmm0 cvtsi2sd %rax, %xmm0 divsd .LCPI59_0(%rip), %xmm0 movsd %xmm0, 136(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.24, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 136(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI59_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %r12 movl $.L.str.25, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movb $10, 55(%rsp) movq (%r12), %rax movq -24(%rax), %rax cmpq $0, 16(%r12,%rax) je .LBB59_52 # %bb.48: # in Loop: Header=BB59_40 Depth=1 movl $1, %edx movq %r12, %rdi leaq 55(%rsp), %rsi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB59_53 .LBB59_51: # in Loop: Header=BB59_40 Depth=1 testl %eax, %eax je .LBB59_54 jmp .LBB59_69 .LBB59_52: # in Loop: Header=BB59_40 Depth=1 movq %r12, %rdi movl $10, %esi callq _ZNSo3putEc .LBB59_53: # in Loop: Header=BB59_40 Depth=1 movb 1744(%rsp), %sil .LBB59_54: # in Loop: Header=BB59_40 Depth=1 incq %r14 addq %rbp, %r13 cmpq 152(%rsp), %r14 # 8-byte Folded Reload jb .LBB59_40 .LBB59_55: # %._crit_edge testb %sil, %sil je .LBB59_57 # %bb.56: callq _ZNSt6chrono3_V212system_clock3nowEv movb 1744(%rsp), %sil movq %rax, 56(%rsp) # 8-byte Spill .LBB59_57: movq 88(%rsp), %rdi movq 216(%rsp), %rdx movzbl %sil, %eax movl %eax, (%rsp) movl %esi, %ebp leaq 120(%rsp), %rsi movq 104(%rsp), %rcx # 8-byte Reload movss 64(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero movq 72(%rsp), %r8 # 8-byte Reload movq %rbx, %r9 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPfS3_fN6thrust4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb testl %eax, %eax jne .LBB59_70 # %bb.58: testb %bpl, %bpl je .LBB59_70 # %bb.59: movl $_ZSt4cout, %edi movl $.L.str.26, %esi movl $20, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 72(%rsp), %rsi # 8-byte Reload jmp .LBB59_66 .LBB59_60: callq _ZNSt6chrono3_V212system_clock3nowEv .LBB59_61: # %.thread245 movq %rax, 56(%rsp) # 8-byte Spill btsq $32, %r15 movabsq $4294967296, %rdi # imm = 0x100000000 orq $1, %rdi movl $1, %esi movq %r15, %rdx movl $1, %ecx xorl %r8d, %r8d movq %rbx, %r9 callq __hipPushCallConfiguration testl %eax, %eax jne .LBB59_63 # %bb.62: movq 128(%rsp), %rdi # 8-byte Reload movq %rbp, %rsi movq %r13, %rdx movss 64(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .LBB59_63: callq hipGetLastError testl %eax, %eax jne .LBB59_70 # %bb.64: cmpb $0, 1744(%rsp) je .LBB59_70 # %bb.65: movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %rbp, %rsi .LBB59_66: callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi callq hipStreamSynchronize testl %eax, %eax jne .LBB59_69 # %bb.67: # %.sink.split callq _ZNSt6chrono3_V212system_clock3nowEv subq 56(%rsp), %rax # 8-byte Folded Reload xorps %xmm0, %xmm0 cvtsi2sd %rax, %xmm0 divsd .LCPI59_0(%rip), %xmm0 movsd %xmm0, 64(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.24, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 64(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI59_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %rbx movl $.L.str.25, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi movl $10, %esi callq _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c jmp .LBB59_68 .LBB59_70: testl %eax, %eax jne .LBB59_69 .LBB59_68: xorl %eax, %eax .LBB59_69: addq $1688, %rsp # imm = 0x698 .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end59: .size _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIfEEEEPffNS3_4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb, .Lfunc_end59-_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIfEEEEPffNS3_4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_endproc # -- End function .section .text._ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE,"axG",@progbits,_ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE,comdat .weak _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE # -- Begin function _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE .type _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE,@function _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE: # @_ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $1480, %rsp # imm = 0x5C8 .cfi_def_cfa_offset 1520 .cfi_offset %rbx, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %rbx testq $-3, %rdi jne .LBB60_1 # %bb.3: # %_ZN7rocprim6detail22get_device_from_streamEP12ihipStream_tRi.exit leaq 4(%rsp), %rdi callq hipGetDevice movl %eax, %ebp testl %eax, %eax jne .LBB60_9 # %bb.4: # %thread-pre-split movl 4(%rsp), %eax jmp .LBB60_5 .LBB60_1: callq hipGetStreamDeviceId movl %eax, 4(%rsp) testl %eax, %eax js .LBB60_2 .LBB60_5: # %_ZN7rocprim6detail22get_device_from_streamEP12ihipStream_tRi.exit.thread movl $999, %ebp # imm = 0x3E7 cmpl $511, %eax # imm = 0x1FF ja .LBB60_9 # %bb.6: movl %eax, %r15d movl _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache(,%r15,4), %ecx movl %ecx, (%rbx) xorl %ebp, %ebp testl %ecx, %ecx jne .LBB60_9 # %bb.7: leaq 8(%rsp), %rdi movl %eax, %esi callq hipGetDevicePropertiesR0600 movl %eax, %ebp testl %eax, %eax jne .LBB60_9 # %bb.8: leaq 1168(%rsp), %r14 leaq 1424(%rsp), %rsi movq %r14, %rdi callq _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag subq %r14, %rax movq %r14, %rdi movq %rax, %rsi callq _ZN7rocprim6detail25get_target_arch_from_nameEPKcm movl %eax, (%rbx) xchgl %eax, _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache(,%r15,4) jmp .LBB60_9 .LBB60_2: movl $400, %ebp # imm = 0x190 .LBB60_9: # %_ZN7rocprim6detail15get_device_archEiRNS0_11target_archE.exit movl %ebp, %eax addq $1480, %rsp # imm = 0x5C8 .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end60: .size _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE, .Lfunc_end60-_ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPfS3_fN6thrust4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .LCPI61_0: .quad 0x41cdcd6500000000 # double 1.0E+9 .LCPI61_1: .quad 0x408f400000000000 # double 1000 .section .text._ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPfS3_fN6thrust4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,"axG",@progbits,_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPfS3_fN6thrust4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,comdat .weak _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPfS3_fN6thrust4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .type _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPfS3_fN6thrust4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,@function _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPfS3_fN6thrust4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb: # @_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPfS3_fN6thrust4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $232, %rsp .cfi_def_cfa_offset 288 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %r9, %rbx movq %r8, %r14 movss %xmm0, 64(%rsp) # 4-byte Spill movq %rcx, %r15 movq %rdx, %r13 movq %rsi, %rbp movq %rdi, %r12 leaq 132(%rsp), %rsi movq %r9, %rdi callq _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE testl %eax, %eax je .LBB61_1 .LBB61_61: addq $232, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB61_1: .cfi_def_cfa_offset 288 movabsq $17179869440, %rcx # imm = 0x400000100 movl 132(%rsp), %eax cmpl $1029, %eax # imm = 0x405 movq %r13, 136(%rsp) # 8-byte Spill jle .LBB61_2 # %bb.5: cmpl $1030, %eax # imm = 0x406 movss 64(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero je .LBB61_9 # %bb.6: cmpl $1100, %eax # imm = 0x44C je .LBB61_10 # %bb.7: cmpl $1102, %eax # imm = 0x44E jne .LBB61_11 # %bb.8: movabsq $68719476992, %rcx # imm = 0x1000000100 addq $-128, %rcx jmp .LBB61_11 .LBB61_2: cmpl $803, %eax # imm = 0x323 movss 64(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero je .LBB61_10 # %bb.3: cmpl $900, %eax # imm = 0x384 jne .LBB61_11 # %bb.4: movabsq $34359738496, %rcx # imm = 0x800000080 jmp .LBB61_11 .LBB61_10: movabsq $68719476992, %rcx # imm = 0x1000000100 jmp .LBB61_11 .LBB61_9: movabsq $8589934848, %rcx # imm = 0x200000100 .LBB61_11: # %_ZN7rocprim6detail20dispatch_target_archINS0_21wrapped_reduce_configINS_14default_configEfEEEEDaNS0_11target_archE.exit movq %rcx, %r13 shrq $32, %r13 movq %rcx, 80(%rsp) # 8-byte Spill imull %ecx, %r13d leaq (%r14,%r13), %rax decq %rax xorl %ecx, %ecx xorl %edx, %edx divq %r13 movq %rcx, 120(%rsp) movq %rcx, 144(%rsp) movq %rcx, 112(%rsp) cmpq $2, %rax jb .LBB61_14 # %bb.12: movq %r14, 96(%rsp) # 8-byte Spill movzbl 288(%rsp), %ecx movl %ecx, (%rsp) leaq 112(%rsp), %rsi xorl %edi, %edi xorl %edx, %edx movq %r15, %r14 movq %r15, %rcx movq %rax, %r15 movq %rax, %r8 movq %rbx, %r9 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPfS3_fN6thrust4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb testl %eax, %eax jne .LBB61_61 # %bb.13: # %._crit_edge245 movq 112(%rsp), %rcx movq %r15, %rax movq %r14, %r15 movq 96(%rsp), %r14 # 8-byte Reload .LBB61_14: movq %rax, 72(%rsp) # 8-byte Spill leaq (,%rax,4), %rax xorl %edx, %edx cmpq %r14, %r13 cmovbq %rax, %rdx leaq 120(%rsp), %rax movq %rax, 184(%rsp) movq %rdx, 192(%rsp) movl $4, %eax movq %rax, 200(%rsp) leaq 144(%rsp), %rdx movq %rdx, 208(%rsp) movq %rcx, 216(%rsp) movq %rax, 224(%rsp) movupd 184(%rsp), %xmm0 movups 200(%rsp), %xmm1 movups 216(%rsp), %xmm2 movups %xmm2, 32(%rsp) movups %xmm1, 16(%rsp) movupd %xmm0, (%rsp) movq %r12, %rdi movq %rbp, %rsi callq _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIfEENS4_IvEEEEEEE10hipError_tPvRmT_ testq %r12, %r12 je .LBB61_61 # %bb.15: testl %eax, %eax jne .LBB61_61 # %bb.16: movl $-1, %eax xorl %edx, %edx divl %r13d # kill: def $eax killed $eax def $rax movq %rax, 88(%rsp) # 8-byte Spill movb 288(%rsp), %sil testb %sil, %sil je .LBB61_41 # %bb.17: movl $_ZSt4cout, %edi movl $.L.str.17, %esi movl $11, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 80(%rsp), %r12 # 8-byte Reload # kill: def $r12d killed $r12d killed $r12 def $r12 andl $384, %r12d # imm = 0x180 movl $_ZSt4cout, %edi movq %r12, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 55(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB61_19 # %bb.18: leaq 55(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB61_20 .LBB61_41: # %.thread228 cmpq $1, 72(%rsp) # 8-byte Folded Reload ja .LBB61_30 # %bb.42: # %.thread228..thread229_crit_edge movq 80(%rsp), %r12 # 8-byte Reload andl $384, %r12d # imm = 0x180 xorl %eax, %eax jmp .LBB61_53 .LBB61_19: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB61_20: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit movl $_ZSt4cout, %edi movl $.L.str.18, %esi movl $17, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 72(%rsp), %rsi # 8-byte Reload callq _ZNSo9_M_insertImEERSoT_ movb $10, 55(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB61_22 # %bb.21: leaq 55(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB61_23 .LBB61_22: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB61_23: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit161 movl $_ZSt4cout, %edi movl $.L.str.19, %esi movl $23, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 88(%rsp), %rsi # 8-byte Reload callq _ZNSo9_M_insertImEERSoT_ movb $10, 55(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB61_25 # %bb.24: leaq 55(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB61_26 .LBB61_25: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB61_26: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit164 movl $_ZSt4cout, %edi movl $.L.str.20, %esi movl $16, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r13, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 55(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB61_28 # %bb.27: leaq 55(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB61_29 .LBB61_28: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB61_29: cmpq $1, 72(%rsp) # 8-byte Folded Reload movb 288(%rsp), %sil jbe .LBB61_52 .LBB61_30: movq %r15, 152(%rsp) # 8-byte Spill movq %rbx, 104(%rsp) # 8-byte Spill movq %r14, 96(%rsp) # 8-byte Spill leaq -1(%r14), %rcx movq 88(%rsp), %r14 # 8-byte Reload imulq %r13, %r14 leaq (%rcx,%r14), %rax xorl %edx, %edx movq %rdx, 56(%rsp) # 8-byte Spill xorl %edx, %edx divq %r14 movq %rax, 176(%rsp) # 8-byte Spill addq %r14, %rcx jb .LBB61_47 # %bb.31: # %.lr.ph leaq -1(%r13), %rax movq %rax, 168(%rsp) # 8-byte Spill movq 80(%rsp), %rax # 8-byte Reload andl $384, %eax # imm = 0x180 btsq $32, %rax movq %rax, 80(%rsp) # 8-byte Spill xorl %ebx, %ebx xorl %r15d, %r15d xorl %eax, %eax movq %rax, 56(%rsp) # 8-byte Spill .LBB61_32: # =>This Inner Loop Header: Depth=1 movq 96(%rsp), %rbp # 8-byte Reload subq %r15, %rbp cmpq %r14, %rbp cmovaeq %r14, %rbp movq 168(%rsp), %rax # 8-byte Reload addq %rbp, %rax xorl %edx, %edx divq %r13 movq %rax, %r12 testb %sil, %sil je .LBB61_34 # %bb.33: # in Loop: Header=BB61_32 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv movq %rax, 56(%rsp) # 8-byte Spill .LBB61_34: # in Loop: Header=BB61_32 Depth=1 movl %r12d, %edi movabsq $4294967296, %rax # imm = 0x100000000 orq %rax, %rdi movl $1, %esi movq 80(%rsp), %rdx # 8-byte Reload movl $1, %ecx xorl %r8d, %r8d movq 104(%rsp), %r9 # 8-byte Reload callq __hipPushCallConfiguration testl %eax, %eax jne .LBB61_36 # %bb.35: # in Loop: Header=BB61_32 Depth=1 movq 136(%rsp), %rax # 8-byte Reload leaq (%rax,%r15,4), %rdi movq %rbx, %rdx imulq 88(%rsp), %rdx # 8-byte Folded Reload shlq $2, %rdx addq 120(%rsp), %rdx movq %rbp, %rsi movss 64(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .LBB61_36: # in Loop: Header=BB61_32 Depth=1 callq hipGetLastError testl %eax, %eax movb 288(%rsp), %sil jne .LBB61_43 # %bb.37: # in Loop: Header=BB61_32 Depth=1 testb %sil, %sil je .LBB61_43 # %bb.38: # in Loop: Header=BB61_32 Depth=1 movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %rbp, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 104(%rsp), %rdi # 8-byte Reload callq hipStreamSynchronize testl %eax, %eax jne .LBB61_61 # %bb.39: # in Loop: Header=BB61_32 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv subq 56(%rsp), %rax # 8-byte Folded Reload xorps %xmm0, %xmm0 cvtsi2sd %rax, %xmm0 divsd .LCPI61_0(%rip), %xmm0 movsd %xmm0, 160(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.24, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 160(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI61_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %rbp movl $.L.str.25, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movb $10, 55(%rsp) movq (%rbp), %rax movq -24(%rax), %rax cmpq $0, 16(%rbp,%rax) je .LBB61_44 # %bb.40: # in Loop: Header=BB61_32 Depth=1 movl $1, %edx movq %rbp, %rdi leaq 55(%rsp), %rsi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB61_45 .LBB61_43: # in Loop: Header=BB61_32 Depth=1 testl %eax, %eax je .LBB61_46 jmp .LBB61_61 .LBB61_44: # in Loop: Header=BB61_32 Depth=1 movq %rbp, %rdi movl $10, %esi callq _ZNSo3putEc .LBB61_45: # in Loop: Header=BB61_32 Depth=1 movb 288(%rsp), %sil .LBB61_46: # in Loop: Header=BB61_32 Depth=1 incq %rbx addq %r14, %r15 cmpq 176(%rsp), %rbx # 8-byte Folded Reload jb .LBB61_32 .LBB61_47: # %._crit_edge testb %sil, %sil je .LBB61_49 # %bb.48: callq _ZNSt6chrono3_V212system_clock3nowEv movb 288(%rsp), %sil movq %rax, 56(%rsp) # 8-byte Spill .LBB61_49: movq 144(%rsp), %rdi movq 120(%rsp), %rdx movzbl %sil, %eax movl %eax, (%rsp) movl %esi, %ebp leaq 112(%rsp), %rsi movq 152(%rsp), %rcx # 8-byte Reload movss 64(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero movq 72(%rsp), %r8 # 8-byte Reload movq 104(%rsp), %rbx # 8-byte Reload movq %rbx, %r9 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPfS3_fN6thrust4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb testl %eax, %eax jne .LBB61_62 # %bb.50: testb %bpl, %bpl je .LBB61_62 # %bb.51: movl $_ZSt4cout, %edi movl $.L.str.26, %esi movl $20, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 72(%rsp), %rsi # 8-byte Reload jmp .LBB61_58 .LBB61_52: callq _ZNSt6chrono3_V212system_clock3nowEv .LBB61_53: # %.thread229 movq %rax, 56(%rsp) # 8-byte Spill btsq $32, %r12 movabsq $4294967296, %rdi # imm = 0x100000000 orq $1, %rdi movl $1, %esi movq %r12, %rdx movl $1, %ecx xorl %r8d, %r8d movq %rbx, %r9 callq __hipPushCallConfiguration testl %eax, %eax movq 136(%rsp), %rdi # 8-byte Reload jne .LBB61_55 # %bb.54: movq %r14, %rsi movq %r15, %rdx movss 64(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .LBB61_55: callq hipGetLastError testl %eax, %eax jne .LBB61_62 # %bb.56: cmpb $0, 288(%rsp) je .LBB61_62 # %bb.57: movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r14, %rsi .LBB61_58: callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi callq hipStreamSynchronize testl %eax, %eax jne .LBB61_61 # %bb.59: # %.sink.split callq _ZNSt6chrono3_V212system_clock3nowEv subq 56(%rsp), %rax # 8-byte Folded Reload xorps %xmm0, %xmm0 cvtsi2sd %rax, %xmm0 divsd .LCPI61_0(%rip), %xmm0 movsd %xmm0, 64(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.24, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 64(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI61_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %rbx movl $.L.str.25, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi movl $10, %esi callq _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c jmp .LBB61_60 .LBB61_62: testl %eax, %eax jne .LBB61_61 .LBB61_60: xorl %eax, %eax jmp .LBB61_61 .Lfunc_end61: .size _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPfS3_fN6thrust4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb, .Lfunc_end61-_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPfS3_fN6thrust4plusIfEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_endproc # -- End function .section .text._ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIfEENS4_IvEEEEEEE10hipError_tPvRmT_,"axG",@progbits,_ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIfEENS4_IvEEEEEEE10hipError_tPvRmT_,comdat .weak _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIfEENS4_IvEEEEEEE10hipError_tPvRmT_ # -- Begin function _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIfEENS4_IvEEEEEEE10hipError_tPvRmT_ .type _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIfEENS4_IvEEEEEEE10hipError_tPvRmT_,@function _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIfEENS4_IvEEEEEEE10hipError_tPvRmT_: # @_ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIfEENS4_IvEEEEEEE10hipError_tPvRmT_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rsi, %r15 movq %rdi, %r14 leaq 32(%rsp), %rbx movq %rbx, %rdi callq _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIfEENS3_IvEEEE10get_layoutEv cmpq $5, %rax movl $4, %edx cmovaeq %rax, %rdx testq %r14, %r14 je .LBB62_1 # %bb.2: movl $1, %ecx cmpq %rdx, (%r15) jb .LBB62_7 # %bb.3: movq (%rbx), %rcx movq 8(%rbx), %rax testq %rax, %rax movq %r14, %rdx cmoveq %rax, %rdx movq %rdx, (%rcx) xorl %ecx, %ecx cmpq $0, 32(%rbx) je .LBB62_4 # %bb.5: movq 40(%rbx), %rsi xorl %edx, %edx divq %rsi cmpq $1, %rdx sbbq $-1, %rax imulq %rsi, %rax addq %rax, %r14 jmp .LBB62_6 .LBB62_1: movq %rdx, (%r15) xorl %ecx, %ecx jmp .LBB62_7 .LBB62_4: xorl %r14d, %r14d .LBB62_6: # %_ZN7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIfEENS3_IvEEEE11set_storageEPv.exit movq 24(%rbx), %rax movq %r14, (%rax) .LBB62_7: movl %ecx, %eax popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end62: .size _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIfEENS4_IvEEEEEEE10hipError_tPvRmT_, .Lfunc_end62-_ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIfEENS4_IvEEEEEEE10hipError_tPvRmT_ .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movss %xmm0, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 3(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end63: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_, .Lfunc_end63-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movss %xmm0, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 3(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end64: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_, .Lfunc_end64-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .rodata.cst16,"aM",@progbits,16 .p2align 4, 0x0 # -- Begin function _ZN7rocprim6detail25get_target_arch_from_nameEPKcm .LCPI65_0: .long 803 # 0x323 .long 900 # 0x384 .long 906 # 0x38a .long 908 # 0x38c .LCPI65_1: .long 910 # 0x38e .long 1030 # 0x406 .long 1100 # 0x44c .long 1102 # 0x44e .section .text._ZN7rocprim6detail25get_target_arch_from_nameEPKcm,"axG",@progbits,_ZN7rocprim6detail25get_target_arch_from_nameEPKcm,comdat .weak _ZN7rocprim6detail25get_target_arch_from_nameEPKcm .type _ZN7rocprim6detail25get_target_arch_from_nameEPKcm,@function _ZN7rocprim6detail25get_target_arch_from_nameEPKcm: # @_ZN7rocprim6detail25get_target_arch_from_nameEPKcm .cfi_startproc # %bb.0: movq $.L.str.27, -104(%rsp) movq $.L.str.28, -96(%rsp) movq $.L.str.29, -88(%rsp) movq $.L.str.30, -80(%rsp) movq $.L.str.31, -72(%rsp) movq $.L.str.32, -64(%rsp) movq $.L.str.33, -56(%rsp) movq $.L.str.34, -48(%rsp) movaps .LCPI65_0(%rip), %xmm0 # xmm0 = [803,900,906,908] movaps %xmm0, -40(%rsp) movaps .LCPI65_1(%rip), %xmm0 # xmm0 = [910,1030,1100,1102] movaps %xmm0, -24(%rsp) xorl %eax, %eax .LBB65_1: # =>This Loop Header: Depth=1 # Child Loop BB65_4 Depth 2 movq -104(%rsp,%rax,8), %rcx testq %rsi, %rsi je .LBB65_2 # %bb.3: # %.lr.ph.preheader.i # in Loop: Header=BB65_1 Depth=1 leaq (%rcx,%rsi), %r8 xorl %edx, %edx .LBB65_4: # %.lr.ph.i # Parent Loop BB65_1 Depth=1 # => This Inner Loop Header: Depth=2 movb (%rcx,%rdx), %r9b testb %r9b, %r9b je .LBB65_7 # %bb.5: # %.lr.ph.i # in Loop: Header=BB65_4 Depth=2 cmpb (%rdi,%rdx), %r9b jne .LBB65_7 # %bb.6: # in Loop: Header=BB65_4 Depth=2 incq %rdx cmpq %rdx, %rsi jne .LBB65_4 jmp .LBB65_9 .LBB65_2: # in Loop: Header=BB65_1 Depth=1 xorl %edx, %edx jmp .LBB65_8 .LBB65_7: # %._crit_edge.i.loopexit # in Loop: Header=BB65_1 Depth=1 addq %rdx, %rcx .LBB65_8: # %._crit_edge.i # in Loop: Header=BB65_1 Depth=1 movq %rcx, %r8 cmpq %rsi, %rdx jne .LBB65_11 .LBB65_9: # %_ZN7rocprim6detail13prefix_equalsEPKcS2_m.exit # in Loop: Header=BB65_1 Depth=1 cmpb $0, (%r8) je .LBB65_10 .LBB65_11: # %_ZN7rocprim6detail13prefix_equalsEPKcS2_m.exit.thread # in Loop: Header=BB65_1 Depth=1 incq %rax cmpq $8, %rax jne .LBB65_1 # %bb.12: movl $-1, %eax retq .LBB65_10: movl -40(%rsp,%rax,4), %eax retq .Lfunc_end65: .size _ZN7rocprim6detail25get_target_arch_from_nameEPKcm, .Lfunc_end65-_ZN7rocprim6detail25get_target_arch_from_nameEPKcm .cfi_endproc # -- End function .section .text._ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag,"axG",@progbits,_ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag,comdat .weak _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag # -- Begin function _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag .type _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag,@function _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag: # @_ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag .cfi_startproc # %bb.0: movq %rdi, %rax movq %rsi, %rcx subq %rdi, %rcx movq %rcx, %rdx sarq $2, %rdx testq %rdx, %rdx jle .LBB66_12 # %bb.1: # %.lr.ph.preheader andq $-4, %rcx addq %rax, %rcx incq %rdx addq $3, %rax .LBB66_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 movzbl -3(%rax), %edi testl %edi, %edi je .LBB66_26 # %bb.3: # %.lr.ph # in Loop: Header=BB66_2 Depth=1 cmpl $58, %edi je .LBB66_26 # %bb.4: # in Loop: Header=BB66_2 Depth=1 movzbl -2(%rax), %edi testl %edi, %edi je .LBB66_24 # %bb.5: # in Loop: Header=BB66_2 Depth=1 cmpl $58, %edi je .LBB66_24 # %bb.6: # in Loop: Header=BB66_2 Depth=1 movzbl -1(%rax), %edi testl %edi, %edi je .LBB66_25 # %bb.7: # in Loop: Header=BB66_2 Depth=1 cmpl $58, %edi je .LBB66_25 # %bb.8: # in Loop: Header=BB66_2 Depth=1 movzbl (%rax), %edi testl %edi, %edi je .LBB66_27 # %bb.9: # in Loop: Header=BB66_2 Depth=1 cmpl $58, %edi je .LBB66_27 # %bb.10: # in Loop: Header=BB66_2 Depth=1 decq %rdx addq $4, %rax cmpq $1, %rdx jg .LBB66_2 # %bb.11: # %._crit_edge.loopexit movq %rcx, %rax .LBB66_12: # %._crit_edge movq %rsi, %rcx subq %rax, %rcx cmpq $1, %rcx je .LBB66_21 # %bb.13: # %._crit_edge cmpq $2, %rcx je .LBB66_18 # %bb.14: # %._crit_edge cmpq $3, %rcx jne .LBB66_23 # %bb.15: movzbl (%rax), %ecx testl %ecx, %ecx je .LBB66_27 # %bb.16: cmpl $58, %ecx je .LBB66_27 # %bb.17: incq %rax .LBB66_18: movzbl (%rax), %ecx testl %ecx, %ecx je .LBB66_27 # %bb.19: cmpl $58, %ecx je .LBB66_27 # %bb.20: incq %rax .LBB66_21: movzbl (%rax), %ecx testl %ecx, %ecx je .LBB66_27 # %bb.22: cmpl $58, %ecx je .LBB66_27 .LBB66_23: movq %rsi, %rax retq .LBB66_26: # %.loopexit.loopexit addq $-3, %rax .LBB66_27: # %.loopexit retq .LBB66_24: # %.loopexit.loopexit.split.loop.exit addq $-2, %rax retq .LBB66_25: # %.loopexit.loopexit.split.loop.exit52 decq %rax retq .Lfunc_end66: .size _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag, .Lfunc_end66-_ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movss %xmm0, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 3(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end67: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_, .Lfunc_end67-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movss %xmm0, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 3(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end68: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_, .Lfunc_end68-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .text._ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIfEENS3_IvEEEE10get_layoutEv,"axG",@progbits,_ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIfEENS3_IvEEEE10get_layoutEv,comdat .weak _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIfEENS3_IvEEEE10get_layoutEv # -- Begin function _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIfEENS3_IvEEEE10get_layoutEv .p2align 1, 0x90 .type _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIfEENS3_IvEEEE10get_layoutEv,@function _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIfEENS3_IvEEEE10get_layoutEv: # @_ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIfEENS3_IvEEEE10get_layoutEv .cfi_startproc # %bb.0: # %_ZZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIfEENS3_IvEEEE10get_layoutEvENKUlRKT_E_clIS4_EEDaS9_.exit.i.i movq 8(%rdi), %rax movq 16(%rdi), %rsi movq 32(%rdi), %r8 movq 40(%rdi), %rcx testq %r8, %r8 je .LBB69_2 # %bb.1: xorl %edx, %edx divq %rcx cmpq $1, %rdx sbbq $-1, %rax imulq %rcx, %rax addq %r8, %rax .LBB69_2: # %_ZN7rocprim6detail17for_each_in_tupleIRKNS_5tupleIJNS0_12temp_storage16simple_partitionIfEENS4_IvEEEEEZNKS3_16linear_partitionIJS5_S6_EE10get_layoutEvEUlRKT_E_EEvOSC_OT0_.exit cmpq %rcx, %rsi cmovaq %rsi, %rcx cmpq $1, %rcx adcq $0, %rcx movq %rcx, %rdx retq .Lfunc_end69: .size _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIfEENS3_IvEEEE10get_layoutEv, .Lfunc_end69-_ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIfEENS3_IvEEEE10get_layoutEv .cfi_endproc # -- End function .section .text._ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev,"axG",@progbits,_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev,comdat .weak _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev # -- Begin function _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev .p2align 1, 0x90 .type _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev,@function _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev: # @_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev .Lfunc_begin16: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception16 # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq 16(%rdi), %rdx testq %rdx, %rdx je .LBB70_3 # %bb.1: movq %rdi, %rbx movq 8(%rdi), %rsi .Ltmp173: callq _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm .Ltmp174: # %bb.2: # %.noexc addq $8, %rbx xorps %xmm0, %xmm0 movups %xmm0, (%rbx) .LBB70_3: # %_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEE10deallocateEv.exit popq %rbx .cfi_def_cfa_offset 8 retq .LBB70_4: .cfi_def_cfa_offset 16 .Ltmp175: movq %rax, %rdi callq __clang_call_terminate .Lfunc_end70: .size _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev, .Lfunc_end70-_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev .cfi_endproc .section .gcc_except_table._ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev,"aG",@progbits,_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev,comdat .p2align 2, 0x0 GCC_except_table70: .Lexception16: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase5-.Lttbaseref5 .Lttbaseref5: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end16-.Lcst_begin16 .Lcst_begin16: .uleb128 .Ltmp173-.Lfunc_begin16 # >> Call Site 1 << .uleb128 .Ltmp174-.Ltmp173 # Call between .Ltmp173 and .Ltmp174 .uleb128 .Ltmp175-.Lfunc_begin16 # jumps to .Ltmp175 .byte 1 # On action: 1 .Lcst_end16: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase5: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm,"axG",@progbits,_ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm,comdat .weak _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm # -- Begin function _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm .p2align 1, 0x90 .type _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm,@function _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm: # @_ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm .Lfunc_begin17: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception17 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $40, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %r14 movq %rdi, %rbx movq (%rdi), %rdi callq _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm testq %r14, %r14 je .LBB71_11 # %bb.1: testq %rax, %rax je .LBB71_2 .LBB71_11: addq $40, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB71_2: .cfi_def_cfa_offset 80 movq (%rbx), %rdi xorl %esi, %esi callq _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ movl $40, %edi callq __cxa_allocate_exception movq %rax, %rbx leaq 24(%rsp), %r15 movq %r15, -16(%r15) .Ltmp176: leaq 8(%rsp), %rdi movl $.L.str.36, %esi movl $.L.str.36+55, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp177: # %bb.3: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit movb $1, %bpl .Ltmp179: leaq 8(%rsp), %rsi movq %rbx, %rdi callq _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Ltmp180: # %bb.4: xorl %ebp, %ebp .Ltmp181: movl $_ZTIN6thrust6system6detail9bad_allocE, %esi movl $_ZN6thrust6system6detail9bad_allocD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .Ltmp182: # %bb.12: .LBB71_6: .Ltmp183: movq %rax, %r14 movq 8(%rsp), %rdi cmpq %r15, %rdi je .LBB71_8 # %bb.7: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit callq _ZdlPv .LBB71_8: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit testb %bpl, %bpl jne .LBB71_9 jmp .LBB71_10 .LBB71_5: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit.thread .Ltmp178: movq %rax, %r14 .LBB71_9: movq %rbx, %rdi callq __cxa_free_exception .LBB71_10: movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end71: .size _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm, .Lfunc_end71-_ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm .cfi_endproc .section .gcc_except_table._ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm,"aG",@progbits,_ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm,comdat .p2align 2, 0x0 GCC_except_table71: .Lexception17: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end17-.Lcst_begin17 .Lcst_begin17: .uleb128 .Lfunc_begin17-.Lfunc_begin17 # >> Call Site 1 << .uleb128 .Ltmp176-.Lfunc_begin17 # Call between .Lfunc_begin17 and .Ltmp176 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp176-.Lfunc_begin17 # >> Call Site 2 << .uleb128 .Ltmp177-.Ltmp176 # Call between .Ltmp176 and .Ltmp177 .uleb128 .Ltmp178-.Lfunc_begin17 # jumps to .Ltmp178 .byte 0 # On action: cleanup .uleb128 .Ltmp179-.Lfunc_begin17 # >> Call Site 3 << .uleb128 .Ltmp182-.Ltmp179 # Call between .Ltmp179 and .Ltmp182 .uleb128 .Ltmp183-.Lfunc_begin17 # jumps to .Ltmp183 .byte 0 # On action: cleanup .uleb128 .Ltmp182-.Lfunc_begin17 # >> Call Site 4 << .uleb128 .Lfunc_end71-.Ltmp182 # Call between .Ltmp182 and .Lfunc_end71 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end17: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm,"axG",@progbits,_ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm,comdat .weak _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm # -- Begin function _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm .type _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm,@function _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm: # @_ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm .Lfunc_begin18: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception18 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 subq $80, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 leaq 8(%rsp), %rdi movq $0, (%rdi) callq hipMalloc testl %eax, %eax jne .LBB72_1 # %bb.16: movq 8(%rsp), %rax addq $80, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB72_1: .cfi_def_cfa_offset 112 movl %eax, %ebp callq hipGetLastError movl $40, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp184: callq _ZN6thrust6system12hip_categoryEv .Ltmp185: # %bb.2: movq (%rax), %rcx .Ltmp186: leaq 16(%rsp), %rdi movq %rax, %rsi movl %ebp, %edx callq *48(%rcx) .Ltmp187: # %bb.3: movq 16(%rsp), %rsi .Ltmp189: leaq 48(%rsp), %rdi leaq 7(%rsp), %rdx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .Ltmp190: # %bb.4: movb $1, %bpl .Ltmp192: leaq 48(%rsp), %rsi movq %rbx, %rdi callq _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Ltmp193: # %bb.5: xorl %ebp, %ebp .Ltmp194: movl $_ZTIN6thrust6system6detail9bad_allocE, %esi movl $_ZN6thrust6system6detail9bad_allocD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .Ltmp195: # %bb.17: .LBB72_7: .Ltmp196: movq %rax, %r14 leaq 64(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB72_9 # %bb.8: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB72_9: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit leaq 32(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB72_11 # %bb.10: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit14 callq _ZdlPv .LBB72_11: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit14 testb %bpl, %bpl jne .LBB72_14 jmp .LBB72_15 .LBB72_12: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit.thread .Ltmp191: movq %rax, %r14 leaq 32(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB72_14 # %bb.13: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit14.thread25 callq _ZdlPv jmp .LBB72_14 .LBB72_6: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit14.thread .Ltmp188: movq %rax, %r14 .LBB72_14: movq %rbx, %rdi callq __cxa_free_exception .LBB72_15: movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end72: .size _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm, .Lfunc_end72-_ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm .cfi_endproc .section .gcc_except_table._ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm,"aG",@progbits,_ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm,comdat .p2align 2, 0x0 GCC_except_table72: .Lexception18: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end18-.Lcst_begin18 .Lcst_begin18: .uleb128 .Lfunc_begin18-.Lfunc_begin18 # >> Call Site 1 << .uleb128 .Ltmp184-.Lfunc_begin18 # Call between .Lfunc_begin18 and .Ltmp184 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp184-.Lfunc_begin18 # >> Call Site 2 << .uleb128 .Ltmp187-.Ltmp184 # Call between .Ltmp184 and .Ltmp187 .uleb128 .Ltmp188-.Lfunc_begin18 # jumps to .Ltmp188 .byte 0 # On action: cleanup .uleb128 .Ltmp189-.Lfunc_begin18 # >> Call Site 3 << .uleb128 .Ltmp190-.Ltmp189 # Call between .Ltmp189 and .Ltmp190 .uleb128 .Ltmp191-.Lfunc_begin18 # jumps to .Ltmp191 .byte 0 # On action: cleanup .uleb128 .Ltmp192-.Lfunc_begin18 # >> Call Site 4 << .uleb128 .Ltmp195-.Ltmp192 # Call between .Ltmp192 and .Ltmp195 .uleb128 .Ltmp196-.Lfunc_begin18 # jumps to .Ltmp196 .byte 0 # On action: cleanup .uleb128 .Ltmp195-.Lfunc_begin18 # >> Call Site 5 << .uleb128 .Lfunc_end72-.Ltmp195 # Call between .Ltmp195 and .Lfunc_end72 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end18: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_,"axG",@progbits,_ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_,comdat .weak _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ # -- Begin function _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ .type _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_,@function _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_: # @_ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ .Lfunc_begin19: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception19 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movq %rsi, %rdi callq hipFree movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB73_1 # %bb.5: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB73_1: .cfi_def_cfa_offset 32 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp197: callq _ZN6thrust6system12hip_categoryEv .Ltmp198: # %bb.2: .Ltmp199: movl $.L.str.37, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp200: # %bb.3: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB73_4: .Ltmp201: movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end73: .size _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_, .Lfunc_end73-_ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ .cfi_endproc .section .gcc_except_table._ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_,"aG",@progbits,_ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_,comdat .p2align 2, 0x0 GCC_except_table73: .Lexception19: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end19-.Lcst_begin19 .Lcst_begin19: .uleb128 .Lfunc_begin19-.Lfunc_begin19 # >> Call Site 1 << .uleb128 .Ltmp197-.Lfunc_begin19 # Call between .Lfunc_begin19 and .Ltmp197 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp197-.Lfunc_begin19 # >> Call Site 2 << .uleb128 .Ltmp200-.Ltmp197 # Call between .Ltmp197 and .Ltmp200 .uleb128 .Ltmp201-.Lfunc_begin19 # jumps to .Ltmp201 .byte 0 # On action: cleanup .uleb128 .Ltmp200-.Lfunc_begin19 # >> Call Site 3 << .uleb128 .Lfunc_end73-.Ltmp200 # Call between .Ltmp200 and .Lfunc_end73 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end19: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm,"axG",@progbits,_ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm,comdat .weak _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm # -- Begin function _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm .p2align 1, 0x90 .type _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm,@function _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm: # @_ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm .Lfunc_begin20: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception20 # %bb.0: pushq %rax .cfi_def_cfa_offset 16 movq (%rdi), %rdi .Ltmp202: callq _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ .Ltmp203: # %bb.1: # %_ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE10deallocateENS_7pointerIhS3_NS_11use_defaultES6_EEm.exit popq %rax .cfi_def_cfa_offset 8 retq .LBB74_2: .cfi_def_cfa_offset 16 .Ltmp204: movq %rax, %rdi callq __cxa_begin_catch popq %rax .cfi_def_cfa_offset 8 jmp __cxa_end_catch # TAILCALL .Lfunc_end74: .size _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm, .Lfunc_end74-_ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm .cfi_endproc .section .gcc_except_table._ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm,"aG",@progbits,_ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm,comdat .p2align 2, 0x0 GCC_except_table74: .Lexception20: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase6-.Lttbaseref6 .Lttbaseref6: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end20-.Lcst_begin20 .Lcst_begin20: .uleb128 .Ltmp202-.Lfunc_begin20 # >> Call Site 1 << .uleb128 .Ltmp203-.Ltmp202 # Call between .Ltmp202 and .Ltmp203 .uleb128 .Ltmp204-.Lfunc_begin20 # jumps to .Ltmp204 .byte 1 # On action: 1 .uleb128 .Ltmp203-.Lfunc_begin20 # >> Call Site 2 << .uleb128 .Lfunc_end74-.Ltmp203 # Call between .Ltmp203 and .Lfunc_end74 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end20: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase6: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPfmS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE,"axG",@progbits,_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPfmS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE,comdat .weak _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPfmS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE # -- Begin function _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPfmS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE .type _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPfmS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE,@function _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPfmS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE: # @_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPfmS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE .Lfunc_begin21: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception21 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movq %r8, %rbx movq %rcx, %r14 testq %rcx, %rcx je .LBB75_6 # %bb.1: # %_ZN6thrust11hip_rocprim24trivial_copy_from_deviceIfEE10hipError_tPT_PKS3_mP12ihipStream_t.exit.i leaq (,%r14,4), %rax movq %rbx, %rdi movq %rdx, %rsi movq %rax, %rdx movl $2, %ecx xorl %r8d, %r8d callq hipMemcpyWithStream movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB75_2 .LBB75_6: # %_ZN6thrust11hip_rocprim6__copy19trivial_device_copyINS0_3tagENS_6system3cpp6detail3tagEfmEEvRNS0_16execution_policyIT_EERNS6_16execution_policyIT0_EEPT1_PKSG_T2_.exit leaq (%rbx,%r14,4), %rax popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB75_2: .cfi_def_cfa_offset 32 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp205: callq _ZN6thrust6system12hip_categoryEv .Ltmp206: # %bb.3: .Ltmp207: movl $.L.str.38, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp208: # %bb.4: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB75_5: .Ltmp209: movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end75: .size _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPfmS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE, .Lfunc_end75-_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPfmS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE .cfi_endproc .section .gcc_except_table._ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPfmS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE,"aG",@progbits,_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPfmS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE,comdat .p2align 2, 0x0 GCC_except_table75: .Lexception21: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end21-.Lcst_begin21 .Lcst_begin21: .uleb128 .Lfunc_begin21-.Lfunc_begin21 # >> Call Site 1 << .uleb128 .Ltmp205-.Lfunc_begin21 # Call between .Lfunc_begin21 and .Ltmp205 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp205-.Lfunc_begin21 # >> Call Site 2 << .uleb128 .Ltmp208-.Ltmp205 # Call between .Ltmp205 and .Ltmp208 .uleb128 .Ltmp209-.Lfunc_begin21 # jumps to .Ltmp209 .byte 0 # On action: cleanup .uleb128 .Ltmp208-.Lfunc_begin21 # >> Call Site 3 << .uleb128 .Lfunc_end75-.Ltmp208 # Call between .Ltmp208 and .Lfunc_end75 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end21: .p2align 2, 0x0 # -- End function .text .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB76_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB76_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_, %esi movl $.L__unnamed_3, %edx movl $.L__unnamed_3, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_4, %edx movl $.L__unnamed_4, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_5, %edx movl $.L__unnamed_5, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_6, %edx movl $.L__unnamed_6, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_7, %edx movl $.L__unnamed_7, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end76: .size __hip_module_ctor, .Lfunc_end76-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB77_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB77_2: retq .Lfunc_end77: .size __hip_module_dtor, .Lfunc_end77-__hip_module_dtor .cfi_endproc # -- End function .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "pi = %f\n" .size .L.str, 9 .type _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,@object # @_ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .section .bss._ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,"awG",@nobits,_ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,comdat .weak _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .p2align 3, 0x0 _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource: .zero 16 .size _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource, 16 .type _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,@object # @_ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .section .bss._ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,"awG",@nobits,_ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,comdat .weak _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .p2align 3, 0x0 _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource: .quad 0 # 0x0 .size _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource, 8 .hidden __dso_handle .type _ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,@object # @_ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .section .rodata._ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,"aG",@progbits,_ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,comdat .weak _ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .p2align 3, 0x0 _ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE: .quad 0 .quad _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .quad _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev .quad _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev .quad _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm .quad _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm .quad _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_ .size _ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE, 56 .type _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,@object # @_ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .section .rodata._ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,"aG",@progbits,_ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,comdat .weak _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE: .asciz "N6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE" .size _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE, 200 .type _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,@object # @_ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .section .rodata._ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,"aG",@progbits,_ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,comdat .weak _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE: .asciz "N6thrust2mr15memory_resourceINS_10device_ptrIvEEEE" .size _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE, 51 .type _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,@object # @_ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .section .rodata._ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,"aG",@progbits,_ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,comdat .weak _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .p2align 3, 0x0 _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .size _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE, 16 .type _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,@object # @_ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .section .rodata._ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,"aG",@progbits,_ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,comdat .weak _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .p2align 3, 0x0 _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .quad _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .size _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE, 24 .type _ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,@object # @_ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .section .data._ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,"awG",@progbits,_ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,comdat .weak _ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .p2align 3, 0x0 _ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource: .quad _ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE+16 .size _ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource, 8 .type _ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,@object # @_ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .section .rodata._ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,"aG",@progbits,_ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,comdat .weak _ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .p2align 3, 0x0 _ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE: .quad 0 .quad _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .quad _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev .quad _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev .quad _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm .quad _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .quad _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_ .size _ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE, 56 .type _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,@object # @_ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .section .bss._ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,"awG",@nobits,_ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,comdat .weak _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .p2align 3, 0x0 _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource: .quad 0 # 0x0 .size _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource, 8 .type _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,@object # @_ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .section .rodata._ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,"aG",@progbits,_ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,comdat .weak _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE: .asciz "N6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE" .size _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE, 166 .type _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,@object # @_ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .section .rodata._ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,"aG",@progbits,_ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,comdat .weak _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE: .asciz "N6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE" .size _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE, 113 .type _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,@object # @_ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .section .rodata._ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,"aG",@progbits,_ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,comdat .weak _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .p2align 3, 0x0 _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .size _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE, 16 .type _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,@object # @_ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .section .rodata._ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,"aG",@progbits,_ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,comdat .weak _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .p2align 3, 0x0 _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .quad _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .size _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE, 24 .type _ZTSN6thrust6system6detail9bad_allocE,@object # @_ZTSN6thrust6system6detail9bad_allocE .section .rodata._ZTSN6thrust6system6detail9bad_allocE,"aG",@progbits,_ZTSN6thrust6system6detail9bad_allocE,comdat .weak _ZTSN6thrust6system6detail9bad_allocE _ZTSN6thrust6system6detail9bad_allocE: .asciz "N6thrust6system6detail9bad_allocE" .size _ZTSN6thrust6system6detail9bad_allocE, 34 .type _ZTIN6thrust6system6detail9bad_allocE,@object # @_ZTIN6thrust6system6detail9bad_allocE .section .rodata._ZTIN6thrust6system6detail9bad_allocE,"aG",@progbits,_ZTIN6thrust6system6detail9bad_allocE,comdat .weak _ZTIN6thrust6system6detail9bad_allocE .p2align 3, 0x0 _ZTIN6thrust6system6detail9bad_allocE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system6detail9bad_allocE .quad _ZTISt9bad_alloc .size _ZTIN6thrust6system6detail9bad_allocE, 24 .type _ZZN6thrust6system12hip_categoryEvE6result,@object # @_ZZN6thrust6system12hip_categoryEvE6result .section .bss._ZZN6thrust6system12hip_categoryEvE6result,"awG",@nobits,_ZZN6thrust6system12hip_categoryEvE6result,comdat .weak _ZZN6thrust6system12hip_categoryEvE6result .p2align 3, 0x0 _ZZN6thrust6system12hip_categoryEvE6result: .zero 8 .size _ZZN6thrust6system12hip_categoryEvE6result, 8 .type _ZGVZN6thrust6system12hip_categoryEvE6result,@object # @_ZGVZN6thrust6system12hip_categoryEvE6result .section .bss._ZGVZN6thrust6system12hip_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust6system12hip_categoryEvE6result,comdat .weak _ZGVZN6thrust6system12hip_categoryEvE6result .p2align 3, 0x0 _ZGVZN6thrust6system12hip_categoryEvE6result: .quad 0 # 0x0 .size _ZGVZN6thrust6system12hip_categoryEvE6result, 8 .type _ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE,@object # @_ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE .section .rodata._ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE,"aG",@progbits,_ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE,comdat .weak _ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE .p2align 3, 0x0 _ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE: .quad 0 .quad _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE .quad _ZN6thrust6system14error_categoryD2Ev .quad _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev .quad _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv .quad _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi .quad _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .quad _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .quad _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei .size _ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE, 72 .type _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE,@object # @_ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE .section .rodata._ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE,"aG",@progbits,_ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE,comdat .weak _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE: .asciz "N6thrust6system11hip_rocprim6detail18hip_error_categoryE" .size _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE, 57 .type _ZTSN6thrust6system14error_categoryE,@object # @_ZTSN6thrust6system14error_categoryE .section .rodata._ZTSN6thrust6system14error_categoryE,"aG",@progbits,_ZTSN6thrust6system14error_categoryE,comdat .weak _ZTSN6thrust6system14error_categoryE _ZTSN6thrust6system14error_categoryE: .asciz "N6thrust6system14error_categoryE" .size _ZTSN6thrust6system14error_categoryE, 33 .type _ZTIN6thrust6system14error_categoryE,@object # @_ZTIN6thrust6system14error_categoryE .section .rodata._ZTIN6thrust6system14error_categoryE,"aG",@progbits,_ZTIN6thrust6system14error_categoryE,comdat .weak _ZTIN6thrust6system14error_categoryE .p2align 3, 0x0 _ZTIN6thrust6system14error_categoryE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust6system14error_categoryE .size _ZTIN6thrust6system14error_categoryE, 16 .type _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE,@object # @_ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE .section .rodata._ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE,"aG",@progbits,_ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE,comdat .weak _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE .p2align 3, 0x0 _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE .quad _ZTIN6thrust6system14error_categoryE .size _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE, 24 .type _ZTVN6thrust6system14error_categoryE,@object # @_ZTVN6thrust6system14error_categoryE .section .rodata._ZTVN6thrust6system14error_categoryE,"aG",@progbits,_ZTVN6thrust6system14error_categoryE,comdat .weak _ZTVN6thrust6system14error_categoryE .p2align 3, 0x0 _ZTVN6thrust6system14error_categoryE: .quad 0 .quad _ZTIN6thrust6system14error_categoryE .quad _ZN6thrust6system14error_categoryD2Ev .quad _ZN6thrust6system14error_categoryD0Ev .quad __cxa_pure_virtual .quad _ZNK6thrust6system14error_category23default_error_conditionEi .quad _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .quad _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .quad __cxa_pure_virtual .size _ZTVN6thrust6system14error_categoryE, 72 .type .L.str.1,@object # @.str.1 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.1: .asciz "hip" .size .L.str.1, 4 .type _ZZN6thrust6system15system_categoryEvE6result,@object # @_ZZN6thrust6system15system_categoryEvE6result .section .bss._ZZN6thrust6system15system_categoryEvE6result,"awG",@nobits,_ZZN6thrust6system15system_categoryEvE6result,comdat .weak _ZZN6thrust6system15system_categoryEvE6result .p2align 3, 0x0 _ZZN6thrust6system15system_categoryEvE6result: .zero 8 .size _ZZN6thrust6system15system_categoryEvE6result, 8 .type _ZGVZN6thrust6system15system_categoryEvE6result,@object # @_ZGVZN6thrust6system15system_categoryEvE6result .section .bss._ZGVZN6thrust6system15system_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust6system15system_categoryEvE6result,comdat .weak _ZGVZN6thrust6system15system_categoryEvE6result .p2align 3, 0x0 _ZGVZN6thrust6system15system_categoryEvE6result: .quad 0 # 0x0 .size _ZGVZN6thrust6system15system_categoryEvE6result, 8 .type _ZTVN6thrust6system6detail21system_error_categoryE,@object # @_ZTVN6thrust6system6detail21system_error_categoryE .section .rodata._ZTVN6thrust6system6detail21system_error_categoryE,"aG",@progbits,_ZTVN6thrust6system6detail21system_error_categoryE,comdat .weak _ZTVN6thrust6system6detail21system_error_categoryE .p2align 3, 0x0 _ZTVN6thrust6system6detail21system_error_categoryE: .quad 0 .quad _ZTIN6thrust6system6detail21system_error_categoryE .quad _ZN6thrust6system14error_categoryD2Ev .quad _ZN6thrust6system6detail21system_error_categoryD0Ev .quad _ZNK6thrust6system6detail21system_error_category4nameEv .quad _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi .quad _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .quad _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .quad _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei .size _ZTVN6thrust6system6detail21system_error_categoryE, 72 .type _ZTSN6thrust6system6detail21system_error_categoryE,@object # @_ZTSN6thrust6system6detail21system_error_categoryE .section .rodata._ZTSN6thrust6system6detail21system_error_categoryE,"aG",@progbits,_ZTSN6thrust6system6detail21system_error_categoryE,comdat .weak _ZTSN6thrust6system6detail21system_error_categoryE _ZTSN6thrust6system6detail21system_error_categoryE: .asciz "N6thrust6system6detail21system_error_categoryE" .size _ZTSN6thrust6system6detail21system_error_categoryE, 47 .type _ZTIN6thrust6system6detail21system_error_categoryE,@object # @_ZTIN6thrust6system6detail21system_error_categoryE .section .rodata._ZTIN6thrust6system6detail21system_error_categoryE,"aG",@progbits,_ZTIN6thrust6system6detail21system_error_categoryE,comdat .weak _ZTIN6thrust6system6detail21system_error_categoryE .p2align 3, 0x0 _ZTIN6thrust6system6detail21system_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system6detail21system_error_categoryE .quad _ZTIN6thrust6system14error_categoryE .size _ZTIN6thrust6system6detail21system_error_categoryE, 24 .type .L.str.2,@object # @.str.2 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.2: .asciz "system" .size .L.str.2, 7 .type _ZZN6thrust6system16generic_categoryEvE6result,@object # @_ZZN6thrust6system16generic_categoryEvE6result .section .bss._ZZN6thrust6system16generic_categoryEvE6result,"awG",@nobits,_ZZN6thrust6system16generic_categoryEvE6result,comdat .weak _ZZN6thrust6system16generic_categoryEvE6result .p2align 3, 0x0 _ZZN6thrust6system16generic_categoryEvE6result: .zero 8 .size _ZZN6thrust6system16generic_categoryEvE6result, 8 .type _ZGVZN6thrust6system16generic_categoryEvE6result,@object # @_ZGVZN6thrust6system16generic_categoryEvE6result .section .bss._ZGVZN6thrust6system16generic_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust6system16generic_categoryEvE6result,comdat .weak _ZGVZN6thrust6system16generic_categoryEvE6result .p2align 3, 0x0 _ZGVZN6thrust6system16generic_categoryEvE6result: .quad 0 # 0x0 .size _ZGVZN6thrust6system16generic_categoryEvE6result, 8 .type _ZTVN6thrust6system6detail22generic_error_categoryE,@object # @_ZTVN6thrust6system6detail22generic_error_categoryE .section .rodata._ZTVN6thrust6system6detail22generic_error_categoryE,"aG",@progbits,_ZTVN6thrust6system6detail22generic_error_categoryE,comdat .weak _ZTVN6thrust6system6detail22generic_error_categoryE .p2align 3, 0x0 _ZTVN6thrust6system6detail22generic_error_categoryE: .quad 0 .quad _ZTIN6thrust6system6detail22generic_error_categoryE .quad _ZN6thrust6system14error_categoryD2Ev .quad _ZN6thrust6system6detail22generic_error_categoryD0Ev .quad _ZNK6thrust6system6detail22generic_error_category4nameEv .quad _ZNK6thrust6system14error_category23default_error_conditionEi .quad _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .quad _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .quad _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei .size _ZTVN6thrust6system6detail22generic_error_categoryE, 72 .type _ZTSN6thrust6system6detail22generic_error_categoryE,@object # @_ZTSN6thrust6system6detail22generic_error_categoryE .section .rodata._ZTSN6thrust6system6detail22generic_error_categoryE,"aG",@progbits,_ZTSN6thrust6system6detail22generic_error_categoryE,comdat .weak _ZTSN6thrust6system6detail22generic_error_categoryE _ZTSN6thrust6system6detail22generic_error_categoryE: .asciz "N6thrust6system6detail22generic_error_categoryE" .size _ZTSN6thrust6system6detail22generic_error_categoryE, 48 .type _ZTIN6thrust6system6detail22generic_error_categoryE,@object # @_ZTIN6thrust6system6detail22generic_error_categoryE .section .rodata._ZTIN6thrust6system6detail22generic_error_categoryE,"aG",@progbits,_ZTIN6thrust6system6detail22generic_error_categoryE,comdat .weak _ZTIN6thrust6system6detail22generic_error_categoryE .p2align 3, 0x0 _ZTIN6thrust6system6detail22generic_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system6detail22generic_error_categoryE .quad _ZTIN6thrust6system14error_categoryE .size _ZTIN6thrust6system6detail22generic_error_categoryE, 24 .type .L.str.3,@object # @.str.3 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.3: .asciz "generic" .size .L.str.3, 8 .type _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,@object # @_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .section .bss._ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,"awG",@nobits,_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,comdat .weak _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .p2align 3, 0x0 _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11: .zero 32 .size _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, 32 .type _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,@object # @_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .section .bss._ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,"awG",@nobits,_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,comdat .weak _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .p2align 3, 0x0 _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11: .quad 0 # 0x0 .size _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, 8 .type .L.str.4,@object # @.str.4 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.4: .asciz "Unknown error" .size .L.str.4, 14 .type .L.str.5,@object # @.str.5 .L.str.5: .asciz "unknown error" .size .L.str.5, 14 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz "hipErrorUnknown" .size .L.str.6, 16 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz ": " .size .L.str.7, 3 .type .L.str.9,@object # @.str.9 .L.str.9: .asciz "basic_string: construction from null is not valid" .size .L.str.9, 50 .type _ZTVN6thrust6system6detail9bad_allocE,@object # @_ZTVN6thrust6system6detail9bad_allocE .section .rodata._ZTVN6thrust6system6detail9bad_allocE,"aG",@progbits,_ZTVN6thrust6system6detail9bad_allocE,comdat .weak _ZTVN6thrust6system6detail9bad_allocE .p2align 3, 0x0 _ZTVN6thrust6system6detail9bad_allocE: .quad 0 .quad _ZTIN6thrust6system6detail9bad_allocE .quad _ZN6thrust6system6detail9bad_allocD2Ev .quad _ZN6thrust6system6detail9bad_allocD0Ev .quad _ZNK6thrust6system6detail9bad_alloc4whatEv .size _ZTVN6thrust6system6detail9bad_allocE, 40 .type .L.str.10,@object # @.str.10 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.10: .asciz "HIP free failed" .size .L.str.10, 16 .type _ZTSN6thrust6system12system_errorE,@object # @_ZTSN6thrust6system12system_errorE .section .rodata._ZTSN6thrust6system12system_errorE,"aG",@progbits,_ZTSN6thrust6system12system_errorE,comdat .weak _ZTSN6thrust6system12system_errorE _ZTSN6thrust6system12system_errorE: .asciz "N6thrust6system12system_errorE" .size _ZTSN6thrust6system12system_errorE, 31 .type _ZTIN6thrust6system12system_errorE,@object # @_ZTIN6thrust6system12system_errorE .section .rodata._ZTIN6thrust6system12system_errorE,"aG",@progbits,_ZTIN6thrust6system12system_errorE,comdat .weak _ZTIN6thrust6system12system_errorE .p2align 3, 0x0 _ZTIN6thrust6system12system_errorE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system12system_errorE .quad _ZTISt13runtime_error .size _ZTIN6thrust6system12system_errorE, 24 .type _ZTVN6thrust6system12system_errorE,@object # @_ZTVN6thrust6system12system_errorE .section .rodata._ZTVN6thrust6system12system_errorE,"aG",@progbits,_ZTVN6thrust6system12system_errorE,comdat .weak _ZTVN6thrust6system12system_errorE .p2align 3, 0x0 _ZTVN6thrust6system12system_errorE: .quad 0 .quad _ZTIN6thrust6system12system_errorE .quad _ZN6thrust6system12system_errorD2Ev .quad _ZN6thrust6system12system_errorD0Ev .quad _ZNK6thrust6system12system_error4whatEv .size _ZTVN6thrust6system12system_errorE, 40 .type .L.str.12,@object # @.str.12 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.12: .asciz "__copy::trivial_device_copy H->D: failed" .size .L.str.12, 41 .type .L.str.13,@object # @.str.13 .L.str.13: .asciz "parallel_for failed" .size .L.str.13, 20 .type .L.str.14,@object # @.str.14 .L.str.14: .asciz "parallel_for: failed to synchronize" .size .L.str.14, 36 .type _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_,@object # @_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_ .section .rodata._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_,"aG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_,comdat .weak _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_ .p2align 3, 0x0 _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_: .quad _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_ .size _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_, 8 .type _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_,@object # @_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_ .section .rodata._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_,"aG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_,comdat .weak _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_ .p2align 3, 0x0 _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_: .quad _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_ .size _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_, 8 .type _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_,@object # @_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_ .section .rodata._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_,"aG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_,comdat .weak _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_ .p2align 3, 0x0 _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_: .quad _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_ .size _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_, 8 .type .L.str.15,@object # @.str.15 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.15: .asciz "reduce failed on 1st step" .size .L.str.15, 26 .type .L.str.16,@object # @.str.16 .L.str.16: .asciz "reduce failed on 2nd step" .size .L.str.16, 26 .type .L.str.17,@object # @.str.17 .L.str.17: .asciz "block_size " .size .L.str.17, 12 .type .L.str.18,@object # @.str.18 .L.str.18: .asciz "number of blocks " .size .L.str.18, 18 .type .L.str.19,@object # @.str.19 .L.str.19: .asciz "number of blocks limit " .size .L.str.19, 24 .type .L.str.20,@object # @.str.20 .L.str.20: .asciz "items_per_block " .size .L.str.20, 17 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_, 8 .type .L.str.21,@object # @.str.21 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.21: .asciz "block_reduce_kernel" .size .L.str.21, 20 .type .L.str.22,@object # @.str.22 .L.str.22: .asciz "(" .size .L.str.22, 2 .type .L.str.23,@object # @.str.23 .L.str.23: .asciz ")" .size .L.str.23, 2 .type .L.str.24,@object # @.str.24 .L.str.24: .asciz " " .size .L.str.24, 2 .type .L.str.25,@object # @.str.25 .L.str.25: .asciz " ms" .size .L.str.25, 4 .type .L.str.26,@object # @.str.26 .L.str.26: .asciz "nested_device_reduce" .size .L.str.26, 21 .type _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_, 8 .type _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache,@object # @_ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache .section .bss._ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache,"awG",@nobits,_ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache,comdat .weak _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache .p2align 4, 0x0 _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache: .zero 2048 .size _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache, 2048 .type .L.str.27,@object # @.str.27 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.27: .asciz "gfx803" .size .L.str.27, 7 .type .L.str.28,@object # @.str.28 .L.str.28: .asciz "gfx900" .size .L.str.28, 7 .type .L.str.29,@object # @.str.29 .L.str.29: .asciz "gfx906" .size .L.str.29, 7 .type .L.str.30,@object # @.str.30 .L.str.30: .asciz "gfx908" .size .L.str.30, 7 .type .L.str.31,@object # @.str.31 .L.str.31: .asciz "gfx90a" .size .L.str.31, 7 .type .L.str.32,@object # @.str.32 .L.str.32: .asciz "gfx1030" .size .L.str.32, 8 .type .L.str.33,@object # @.str.33 .L.str.33: .asciz "gfx1100" .size .L.str.33, 8 .type .L.str.34,@object # @.str.34 .L.str.34: .asciz "gfx1102" .size .L.str.34, 8 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_, 8 .type _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_, 8 .type .L.str.36,@object # @.str.36 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.36: .asciz "temporary_buffer::allocate: get_temporary_buffer failed" .size .L.str.36, 56 .type .L.str.37,@object # @.str.37 .L.str.37: .asciz "device free failed" .size .L.str.37, 19 .type .L.str.38,@object # @.str.38 .L.str.38: .asciz "trivial_device_copy D->H failed" .size .L.str.38, 32 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_" .size .L__unnamed_1, 347 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_" .size .L__unnamed_2, 128 .type .L__unnamed_3,@object # @2 .L__unnamed_3: .asciz "_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_" .size .L__unnamed_3, 469 .type .L__unnamed_4,@object # @3 .L__unnamed_4: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_" .size .L__unnamed_4, 136 .type .L__unnamed_5,@object # @4 .L__unnamed_5: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_" .size .L__unnamed_5, 136 .type .L__unnamed_6,@object # @5 .L__unnamed_6: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_" .size .L__unnamed_6, 184 .type .L__unnamed_7,@object # @6 .L__unnamed_7: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_" .size .L__unnamed_7, 184 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __gxx_personality_v0 .addrsig_sym _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_ .addrsig_sym _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_ .addrsig_sym _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_ .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Unwind_Resume .addrsig_sym _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .addrsig_sym _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .addrsig_sym __dso_handle .addrsig_sym _ZTVN10__cxxabiv120__si_class_type_infoE .addrsig_sym _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .addrsig_sym _ZTVN10__cxxabiv117__class_type_infoE .addrsig_sym _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .addrsig_sym _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .addrsig_sym _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .addrsig_sym _ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .addrsig_sym _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .addrsig_sym _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .addrsig_sym _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .addrsig_sym _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .addrsig_sym _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .addrsig_sym _ZTSN6thrust6system6detail9bad_allocE .addrsig_sym _ZTISt9bad_alloc .addrsig_sym _ZTIN6thrust6system6detail9bad_allocE .addrsig_sym _ZZN6thrust6system12hip_categoryEvE6result .addrsig_sym _ZGVZN6thrust6system12hip_categoryEvE6result .addrsig_sym _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE .addrsig_sym _ZTSN6thrust6system14error_categoryE .addrsig_sym _ZTIN6thrust6system14error_categoryE .addrsig_sym _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE .addrsig_sym _ZZN6thrust6system15system_categoryEvE6result .addrsig_sym _ZGVZN6thrust6system15system_categoryEvE6result .addrsig_sym _ZTSN6thrust6system6detail21system_error_categoryE .addrsig_sym _ZTIN6thrust6system6detail21system_error_categoryE .addrsig_sym _ZZN6thrust6system16generic_categoryEvE6result .addrsig_sym _ZGVZN6thrust6system16generic_categoryEvE6result .addrsig_sym _ZTSN6thrust6system6detail22generic_error_categoryE .addrsig_sym _ZTIN6thrust6system6detail22generic_error_categoryE .addrsig_sym _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .addrsig_sym _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .addrsig_sym _ZTSN6thrust6system12system_errorE .addrsig_sym _ZTISt13runtime_error .addrsig_sym _ZTIN6thrust6system12system_errorE .addrsig_sym _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_ .addrsig_sym _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_ .addrsig_sym _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_ .addrsig_sym _ZSt4cout .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .section .text._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_,comdat .protected _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_ ; -- Begin function _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_ .globl _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_ .p2align 8 .type _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_,@function _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_: ; @_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_ ; %bb.0: s_clause 0x2 s_load_b128 s[8:11], s[0:1], 0x20 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b32 s0, s[0:1], 0x14 s_lshl_b32 s1, s15, 8 s_waitcnt lgkmcnt(0) s_add_u32 s1, s1, s10 s_addc_u32 s2, 0, s11 s_sub_u32 s8, s8, s1 s_subb_u32 s9, s9, s2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_i64_e64 s3, 0x100, s[8:9] s_and_b32 s3, s3, exec_lo s_cselect_b32 s8, s8, 0x100 s_mov_b32 s3, -1 s_cmpk_lg_i32 s8, 0x100 s_cbranch_scc0 .LBB0_4 ; %bb.1: s_mov_b32 s3, exec_lo v_cmpx_gt_u32_e64 s8, v0 s_cbranch_execz .LBB0_3 ; %bb.2: v_add_co_u32 v1, s8, s1, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_ci_u32_e64 v2, null, s2, 0, s8 v_lshlrev_b64 v[1:2], 2, v[1:2] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, s4, v1 v_add_co_ci_u32_e32 v4, vcc_lo, s5, v2, vcc_lo flat_load_b32 v3, v[3:4] v_cvt_f32_i32_e32 v4, s0 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_div_scale_f32 v5, null, v4, v4, v3 v_rcp_f32_e32 v6, v5 s_waitcnt_depctr 0xfff v_fma_f32 v7, -v5, v6, 1.0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_fmac_f32_e32 v6, v7, v6 v_div_scale_f32 v7, vcc_lo, v3, v4, v3 v_mul_f32_e32 v8, v7, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v9, -v5, v8, v7 v_fmac_f32_e32 v8, v9, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v5, -v5, v8, v7 v_div_fmas_f32 v5, v5, v6, v8 v_add_co_u32 v1, vcc_lo, s6, v1 v_add_co_ci_u32_e32 v2, vcc_lo, s7, v2, vcc_lo s_delay_alu instid0(VALU_DEP_3) v_div_fixup_f32 v3, v5, v4, v3 flat_store_b32 v[1:2], v3 .LBB0_3: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_mov_b32 s3, 0 .LBB0_4: ; %Flow36 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s3 s_cbranch_vccnz .LBB0_6 ; %bb.5: ; %.critedge v_add_co_u32 v0, s1, s1, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_ci_u32_e64 v1, null, s2, 0, s1 v_lshlrev_b64 v[0:1], 2, v[0:1] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, s4, v0 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v1, vcc_lo flat_load_b32 v2, v[2:3] v_cvt_f32_i32_e32 v3, s0 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_div_scale_f32 v4, null, v3, v3, v2 v_div_scale_f32 v7, vcc_lo, v2, v3, v2 v_rcp_f32_e32 v5, v4 s_waitcnt_depctr 0xfff v_fma_f32 v6, -v4, v5, 1.0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmac_f32_e32 v5, v6, v5 v_mul_f32_e32 v6, v7, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v8, -v4, v6, v7 v_fmac_f32_e32 v6, v8, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v4, -v4, v6, v7 v_div_fmas_f32 v4, v4, v5, v6 v_add_co_u32 v0, vcc_lo, s6, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s7, v1, vcc_lo s_delay_alu instid0(VALU_DEP_3) v_div_fixup_f32 v2, v4, v3, v2 flat_store_b32 v[0:1], v2 .LBB0_6: ; %.critedge24 s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 48 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 10 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_,comdat .Lfunc_end0: .size _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_, .Lfunc_end0-_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 484 ; NumSgprs: 18 ; NumVgprs: 10 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 10 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_,comdat .protected _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_ ; -- Begin function _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_ .globl _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_ .p2align 8 .type _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_,@function _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_: ; @_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_ ; %bb.0: s_load_b128 s[4:7], s[0:1], 0x10 s_lshl_b32 s2, s15, 8 s_waitcnt lgkmcnt(0) s_add_u32 s2, s2, s6 s_addc_u32 s3, 0, s7 s_sub_u32 s4, s4, s2 s_subb_u32 s5, s5, s3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u64_e64 s5, 0x100, s[4:5] s_and_b32 s5, s5, exec_lo s_cselect_b32 s4, s4, 0x100 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1) v_cmp_gt_u32_e32 vcc_lo, s4, v0 s_cmpk_eq_i32 s4, 0x100 s_cselect_b32 s4, -1, 0 s_or_b32 s4, s4, vcc_lo s_delay_alu instid0(SALU_CYCLE_1) s_and_saveexec_b32 s5, s4 s_cbranch_execz .LBB1_2 ; %bb.1: ; %.critedge24.sink.split s_clause 0x1 s_load_b64 s[4:5], s[0:1], 0x0 s_load_b32 s6, s[0:1], 0x8 v_lshlrev_b32_e32 v0, 2, v0 s_lshl_b64 s[0:1], s[2:3], 2 s_waitcnt lgkmcnt(0) s_add_u32 s0, s4, s0 s_addc_u32 s1, s5, s1 v_add_co_u32 v0, s0, s0, v0 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v1, null, s1, 0, s0 v_mov_b32_e32 v2, s6 flat_store_b32 v[0:1], v2 .LBB1_2: ; %.critedge24 s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 3 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_,comdat .Lfunc_end1: .size _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_, .Lfunc_end1-_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 168 ; NumSgprs: 18 ; NumVgprs: 3 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 3 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_,comdat .protected _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_ ; -- Begin function _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_ .globl _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_ .p2align 8 .type _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_,@function _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_: ; @_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_ ; %bb.0: s_clause 0x1 s_load_b128 s[16:19], s[0:1], 0x28 s_load_b128 s[4:7], s[0:1], 0x0 s_lshl_b32 s2, s15, 8 s_waitcnt lgkmcnt(0) s_add_u32 s3, s2, s18 s_addc_u32 s8, 0, s19 s_sub_u32 s10, s16, s3 s_subb_u32 s11, s17, s8 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_i64_e64 s2, 0x100, s[10:11] s_and_b32 s2, s2, exec_lo s_cselect_b32 s9, s10, 0x100 s_mov_b32 s2, 0 s_cmpk_lg_i32 s9, 0x100 s_cbranch_scc0 .LBB2_4 ; %bb.1: v_cmp_gt_u32_e32 vcc_lo, s9, v0 s_mov_b32 s9, 0 ; implicit-def: $vgpr1_vgpr2 ; implicit-def: $vgpr3 s_and_saveexec_b32 s10, vcc_lo s_delay_alu instid0(SALU_CYCLE_1) s_xor_b32 s10, exec_lo, s10 s_cbranch_execz .LBB2_3 ; %bb.2: v_add_co_u32 v1, s11, s3, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_co_ci_u32_e64 v2, null, s8, 0, s11 s_mov_b32 s2, exec_lo v_lshlrev_b64 v[3:4], 2, v[1:2] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v5, vcc_lo, s6, v3 v_add_co_ci_u32_e32 v6, vcc_lo, s7, v4, vcc_lo v_add_co_u32 v3, vcc_lo, s4, v3 v_add_co_ci_u32_e32 v4, vcc_lo, s5, v4, vcc_lo flat_load_b32 v5, v[5:6] flat_load_b32 v4, v[3:4] s_waitcnt vmcnt(1) lgkmcnt(1) v_mul_f32_e32 v3, v5, v5 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_fmac_f32_e32 v3, v4, v4 .LBB2_3: ; %Flow43 s_or_b32 exec_lo, exec_lo, s10 s_branch .LBB2_5 .LBB2_4: s_mov_b32 s9, -1 ; implicit-def: $vgpr1_vgpr2 ; implicit-def: $vgpr3 .LBB2_5: ; %Flow s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s9 s_cbranch_vccz .LBB2_7 ; %bb.6: ; %.critedge v_add_co_u32 v1, s3, s3, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_co_ci_u32_e64 v2, null, s8, 0, s3 s_or_b32 s2, s2, exec_lo v_lshlrev_b64 v[3:4], 2, v[1:2] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v5, vcc_lo, s6, v3 v_add_co_ci_u32_e32 v6, vcc_lo, s7, v4, vcc_lo v_add_co_u32 v3, vcc_lo, s4, v3 v_add_co_ci_u32_e32 v4, vcc_lo, s5, v4, vcc_lo flat_load_b32 v0, v[5:6] flat_load_b32 v4, v[3:4] s_waitcnt vmcnt(1) lgkmcnt(1) v_mul_f32_e32 v3, v0, v0 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_fmac_f32_e32 v3, v4, v4 .LBB2_7: ; %Flow44 s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB2_9 ; %bb.8: ; %.critedge24.sink.split s_clause 0x1 s_load_b32 s2, s[0:1], 0x20 s_load_b64 s[0:1], s[0:1], 0x10 v_lshlrev_b64 v[0:1], 2, v[1:2] s_waitcnt lgkmcnt(0) v_cvt_f32_i32_e32 v4, s2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_cmp_lt_f32_e32 vcc_lo, v3, v4 v_cndmask_b32_e64 v2, 0, 1.0, vcc_lo v_add_co_u32 v0, vcc_lo, s0, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo flat_store_b32 v[0:1], v2 .LBB2_9: ; %.critedge24 s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 56 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 7 .amdhsa_next_free_sgpr 20 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_,comdat .Lfunc_end2: .size _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_, .Lfunc_end2-_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 408 ; NumSgprs: 22 ; NumVgprs: 7 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 22 ; NumVGPRsForWavesPerEU: 7 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ ; %bb.0: s_clause 0x1 s_load_b128 s[16:19], s[0:1], 0x0 s_load_b64 s[22:23], s[0:1], 0x10 s_mov_b32 s3, 0 s_lshl_b32 s2, s15, 12 v_lshlrev_b32_e32 v1, 2, v0 s_lshl_b64 s[4:5], s[2:3], 2 s_mov_b32 s21, s3 v_mbcnt_lo_u32_b32 v19, -1, 0 s_mov_b32 s20, s15 s_waitcnt lgkmcnt(0) s_lshr_b64 s[6:7], s[18:19], 12 s_add_u32 s3, s16, s4 s_addc_u32 s4, s17, s5 v_add_co_u32 v17, s3, s3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v18, null, s4, 0, s3 s_cmp_lg_u64 s[6:7], s[20:21] s_cbranch_scc0 .LBB3_6 ; %bb.1: s_clause 0x3 global_load_b32 v5, v[17:18], off global_load_b32 v6, v[17:18], off offset:1024 global_load_b32 v7, v[17:18], off offset:2048 global_load_b32 v8, v[17:18], off offset:3072 v_add_co_u32 v1, vcc_lo, v17, 0x2000 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v3, vcc_lo, 0x1000, v17 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v18, vcc_lo s_clause 0x3 global_load_b32 v9, v[1:2], off offset:-4096 global_load_b32 v10, v[3:4], off offset:1024 global_load_b32 v11, v[3:4], off offset:2048 global_load_b32 v12, v[3:4], off offset:3072 v_add_co_u32 v3, vcc_lo, 0x2000, v17 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b32 v13, v[1:2], off global_load_b32 v14, v[3:4], off offset:1024 global_load_b32 v15, v[3:4], off offset:2048 v_add_co_u32 v1, vcc_lo, 0x3000, v17 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v18, vcc_lo s_clause 0x4 global_load_b32 v3, v[3:4], off offset:3072 global_load_b32 v4, v[1:2], off global_load_b32 v16, v[1:2], off offset:1024 global_load_b32 v20, v[1:2], off offset:2048 global_load_b32 v1, v[1:2], off offset:3072 s_mov_b32 s3, exec_lo s_waitcnt vmcnt(14) v_add_f32_e32 v2, v5, v6 s_waitcnt vmcnt(13) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v7 s_waitcnt vmcnt(12) v_add_f32_e32 v2, v2, v8 s_waitcnt vmcnt(11) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v9 s_waitcnt vmcnt(10) v_add_f32_e32 v2, v2, v10 s_waitcnt vmcnt(9) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v11 s_waitcnt vmcnt(8) v_add_f32_e32 v2, v2, v12 s_waitcnt vmcnt(7) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v13 s_waitcnt vmcnt(6) v_add_f32_e32 v2, v2, v14 s_waitcnt vmcnt(5) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v15 s_waitcnt vmcnt(4) v_add_f32_e32 v2, v2, v3 s_waitcnt vmcnt(3) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v4 s_waitcnt vmcnt(2) v_add_f32_e32 v2, v2, v16 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v20 s_waitcnt vmcnt(0) v_add_f32_e32 v1, v2, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v2, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_add_f32_e32 v1, v1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v2, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_add_f32_e32 v1, v1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v2, v1 row_shr:4 row_mask:0xf bank_mask:0xf v_add_f32_e32 v1, v1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v2, v1 row_shr:8 row_mask:0xf bank_mask:0xf v_add_f32_e32 v1, v1, v2 ds_swizzle_b32 v2, v1 offset:swizzle(BROADCAST,32,15) s_waitcnt lgkmcnt(0) v_dual_add_f32 v1, v1, v2 :: v_dual_mov_b32 v2, 0 ds_bpermute_b32 v1, v2, v1 offset:124 v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB3_3 ; %bb.2: v_lshrrev_b32_e32 v2, 3, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v2, 28, v2 s_waitcnt lgkmcnt(0) ds_store_b32 v2, v1 .LBB3_3: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB3_5 ; %bb.4: v_lshlrev_b32_e32 v1, 2, v19 ds_load_b32 v2, v1 v_or_b32_e32 v1, 28, v1 s_waitcnt lgkmcnt(0) v_mov_b32_dpp v3, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v3 v_mov_b32_dpp v3, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v3 v_mov_b32_dpp v3, v2 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) v_add_f32_e32 v2, v2, v3 ds_bpermute_b32 v1, v1, v2 .LBB3_5: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_mov_b32 s3, 0 s_branch .LBB3_7 .LBB3_6: s_mov_b32 s3, -1 ; implicit-def: $vgpr1 .LBB3_7: ; %Flow16 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s3 s_cbranch_vccz .LBB3_45 ; %bb.8: s_sub_i32 s17, s18, s2 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16 v_cmpx_gt_u32_e64 s17, v0 s_cbranch_execz .LBB3_10 ; %bb.9: s_waitcnt lgkmcnt(0) global_load_b32 v1, v[17:18], off .LBB3_10: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s17, v20 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB3_12 ; %bb.11: global_load_b32 v2, v[17:18], off offset:1024 .LBB3_12: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s2, s17, v20 s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB3_14 ; %bb.13: global_load_b32 v3, v[17:18], off offset:2048 .LBB3_14: s_or_b32 exec_lo, exec_lo, s3 v_or_b32_e32 v20, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s3, s17, v20 s_and_saveexec_b32 s4, s3 s_cbranch_execz .LBB3_16 ; %bb.15: global_load_b32 v4, v[17:18], off offset:3072 .LBB3_16: s_or_b32 exec_lo, exec_lo, s4 v_or_b32_e32 v20, 0x400, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s4, s17, v20 s_and_saveexec_b32 s6, s4 s_cbranch_execz .LBB3_18 ; %bb.17: v_add_co_u32 v20, s5, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s5, 0, v18, s5 global_load_b32 v5, v[20:21], off .LBB3_18: s_or_b32 exec_lo, exec_lo, s6 v_or_b32_e32 v20, 0x500, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s5, s17, v20 s_and_saveexec_b32 s7, s5 s_cbranch_execz .LBB3_20 ; %bb.19: v_add_co_u32 v20, s6, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s6, 0, v18, s6 global_load_b32 v6, v[20:21], off offset:1024 .LBB3_20: s_or_b32 exec_lo, exec_lo, s7 v_or_b32_e32 v20, 0x600, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s6, s17, v20 s_and_saveexec_b32 s8, s6 s_cbranch_execz .LBB3_22 ; %bb.21: v_add_co_u32 v20, s7, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s7, 0, v18, s7 global_load_b32 v7, v[20:21], off offset:2048 .LBB3_22: s_or_b32 exec_lo, exec_lo, s8 v_or_b32_e32 v20, 0x700, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s7, s17, v20 s_and_saveexec_b32 s9, s7 s_cbranch_execz .LBB3_24 ; %bb.23: v_add_co_u32 v20, s8, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s8, 0, v18, s8 global_load_b32 v8, v[20:21], off offset:3072 .LBB3_24: s_or_b32 exec_lo, exec_lo, s9 v_or_b32_e32 v20, 0x800, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s8, s17, v20 s_and_saveexec_b32 s10, s8 s_cbranch_execz .LBB3_26 ; %bb.25: v_add_co_u32 v20, s9, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s9, 0, v18, s9 global_load_b32 v9, v[20:21], off .LBB3_26: s_or_b32 exec_lo, exec_lo, s10 v_or_b32_e32 v20, 0x900, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s9, s17, v20 s_and_saveexec_b32 s11, s9 s_cbranch_execz .LBB3_28 ; %bb.27: v_add_co_u32 v20, s10, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s10, 0, v18, s10 global_load_b32 v10, v[20:21], off offset:1024 .LBB3_28: s_or_b32 exec_lo, exec_lo, s11 v_or_b32_e32 v20, 0xa00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s10, s17, v20 s_and_saveexec_b32 s12, s10 s_cbranch_execz .LBB3_30 ; %bb.29: v_add_co_u32 v20, s11, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s11, 0, v18, s11 global_load_b32 v11, v[20:21], off offset:2048 .LBB3_30: s_or_b32 exec_lo, exec_lo, s12 v_or_b32_e32 v20, 0xb00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s11, s17, v20 s_and_saveexec_b32 s13, s11 s_cbranch_execz .LBB3_32 ; %bb.31: v_add_co_u32 v20, s12, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s12, 0, v18, s12 global_load_b32 v12, v[20:21], off offset:3072 .LBB3_32: s_or_b32 exec_lo, exec_lo, s13 v_or_b32_e32 v20, 0xc00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s12, s17, v20 s_and_saveexec_b32 s14, s12 s_cbranch_execz .LBB3_34 ; %bb.33: v_add_co_u32 v20, s13, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s13, 0, v18, s13 global_load_b32 v13, v[20:21], off .LBB3_34: s_or_b32 exec_lo, exec_lo, s14 v_or_b32_e32 v20, 0xd00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s13, s17, v20 s_and_saveexec_b32 s15, s13 s_cbranch_execz .LBB3_36 ; %bb.35: v_add_co_u32 v20, s14, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s14, 0, v18, s14 global_load_b32 v14, v[20:21], off offset:1024 .LBB3_36: s_or_b32 exec_lo, exec_lo, s15 v_or_b32_e32 v20, 0xe00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s14, s17, v20 s_and_saveexec_b32 s16, s14 s_cbranch_execz .LBB3_38 ; %bb.37: v_add_co_u32 v20, s15, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s15, 0, v18, s15 global_load_b32 v15, v[20:21], off offset:2048 .LBB3_38: s_or_b32 exec_lo, exec_lo, s16 v_or_b32_e32 v20, 0xf00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s15, s17, v20 s_and_saveexec_b32 s24, s15 s_cbranch_execz .LBB3_40 ; %bb.39: v_add_co_u32 v16, s16, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v17, s16, 0, v18, s16 global_load_b32 v16, v[16:17], off offset:3072 .LBB3_40: ; %_ZN7rocprim25block_load_direct_stripedILj256EPffLj16EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s24 s_waitcnt vmcnt(0) v_cndmask_b32_e64 v3, 0x80000000, v3, s2 v_cndmask_b32_e32 v2, 0x80000000, v2, vcc_lo v_cmp_ne_u32_e32 vcc_lo, 31, v19 v_cmp_gt_u32_e64 s2, 28, v19 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_3) | instid1(VALU_DEP_4) v_add_f32_e32 v1, v1, v2 v_cndmask_b32_e64 v2, 0x80000000, v4, s3 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v19, vcc_lo v_cmp_gt_u32_e32 vcc_lo, 30, v19 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v5, s4 v_cmp_gt_u32_e64 s3, 24, v19 v_cmp_gt_u32_e64 s4, 16, v19 s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v6, s5 v_dual_add_f32 v1, v3, v1 :: v_dual_add_nc_u32 v6, 2, v19 v_cndmask_b32_e64 v3, 0x80000000, v7, s6 s_min_u32 s6, s17, 0x100 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v8, s7 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v9, s8 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v10, s9 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v11, s10 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v12, s11 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v13, s12 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v14, s13 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v15, s14 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v16, s15 v_add_f32_e32 v1, v3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_f32_e32 v1, v2, v1 v_lshlrev_b32_e32 v3, 2, v4 v_and_b32_e32 v4, 0xe0, v0 ds_bpermute_b32 v2, v3, v1 v_cndmask_b32_e64 v3, 0, 1, vcc_lo v_sub_nc_u32_e64 v4, s6, v4 clamp s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 v_add_lshl_u32 v3, v3, v19, 2 s_waitcnt lgkmcnt(0) v_dual_add_f32 v2, v1, v2 :: v_dual_add_nc_u32 v5, 1, v19 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_3) v_cmp_lt_u32_e32 vcc_lo, v5, v4 v_cndmask_b32_e64 v5, 0, 1, s2 v_cmp_lt_u32_e64 s2, v6, v4 v_add_nc_u32_e32 v6, 4, v19 v_dual_cndmask_b32 v2, v1, v2 :: v_dual_lshlrev_b32 v5, 2, v5 ds_bpermute_b32 v3, v3, v2 v_add_lshl_u32 v5, v5, v19, 2 s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v2, v3 s_delay_alu instid0(VALU_DEP_1) v_cndmask_b32_e64 v2, v2, v3, s2 s_or_b32 s2, vcc_lo, s2 ds_bpermute_b32 v3, v5, v2 v_cndmask_b32_e64 v5, 0, 1, s3 v_cmp_lt_u32_e64 s3, v6, v4 v_add_nc_u32_e32 v6, 8, v19 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_lshlrev_b32_e32 v5, 3, v5 s_or_b32 s2, s3, s2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_lshl_u32 v5, v5, v19, 2 s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v2, v3 v_cndmask_b32_e64 v2, v2, v3, s3 ds_bpermute_b32 v3, v5, v2 v_cndmask_b32_e64 v5, 0, 1, s4 v_cmp_lt_u32_e64 s4, v6, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b32_e32 v5, 4, v5 s_or_b32 s2, s4, s2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_lshl_u32 v5, v5, v19, 2 s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v2, v3 v_cndmask_b32_e64 v2, v2, v3, s4 ds_bpermute_b32 v3, v5, v2 v_add_nc_u32_e32 v5, 16, v19 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u32_e64 s5, v5, v4 s_or_b32 vcc_lo, s5, s2 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) v_cndmask_b32_e64 v3, 0x80000000, v3, s5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v3, v2 v_cndmask_b32_e32 v1, v1, v2, vcc_lo v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB3_42 ; %bb.41: v_lshrrev_b32_e32 v2, 3, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v2, 28, v2 ds_store_b32 v2, v1 offset:32 .LBB3_42: s_or_b32 exec_lo, exec_lo, s2 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB3_44 ; %bb.43: v_lshlrev_b32_e32 v1, 2, v19 v_and_b32_e32 v2, 7, v19 s_add_i32 s6, s6, 31 s_delay_alu instid0(SALU_CYCLE_1) s_lshr_b32 s4, s6, 5 ds_load_b32 v1, v1 offset:32 v_cmp_ne_u32_e32 vcc_lo, 7, v2 v_add_nc_u32_e32 v5, 1, v2 v_cmp_gt_u32_e64 s2, 4, v2 v_add_nc_u32_e32 v6, 2, v2 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo v_cmp_gt_u32_e32 vcc_lo, 6, v2 v_add_nc_u32_e32 v2, 4, v2 s_delay_alu instid0(VALU_DEP_3) v_lshlrev_b32_e32 v3, 2, v3 v_cndmask_b32_e64 v4, 0, 1, vcc_lo v_cmp_gt_u32_e32 vcc_lo, s4, v5 v_cndmask_b32_e64 v5, 0, 1, s2 v_cmp_gt_u32_e64 s2, s4, v6 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v3, v3, v1 v_lshlrev_b32_e32 v4, 1, v4 v_lshlrev_b32_e32 v5, 2, v5 s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_lshl_u32 v4, v4, v19, 2 v_cndmask_b32_e32 v3, v1, v3, vcc_lo ds_bpermute_b32 v4, v4, v3 s_waitcnt lgkmcnt(0) v_add_f32_e32 v4, v3, v4 s_delay_alu instid0(VALU_DEP_1) v_cndmask_b32_e64 v3, v3, v4, s2 v_add_lshl_u32 v4, v5, v19, 2 v_cmp_gt_u32_e64 s2, s4, v2 ds_bpermute_b32 v4, v4, v3 s_waitcnt lgkmcnt(0) v_cndmask_b32_e64 v2, 0x80000000, v4, s2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v3 v_cndmask_b32_e32 v1, v1, v2, vcc_lo .LBB3_44: ; %Flow15 s_or_b32 exec_lo, exec_lo, s3 .LBB3_45: ; %_ZN7rocprim12block_reduceIfLj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceIN6thrust4plusIfEEEEvfRfjT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s2, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB3_47 ; %bb.46: s_load_b32 s2, s[0:1], 0x18 s_lshl_b64 s[0:1], s[20:21], 2 v_mov_b32_e32 v0, 0 s_add_u32 s0, s22, s0 s_addc_u32 s1, s23, s1 s_cmp_eq_u64 s[18:19], 0 s_cselect_b32 s3, -1, 0 s_waitcnt lgkmcnt(0) v_cndmask_b32_e64 v1, v1, s2, s3 global_store_b32 v0, v1, s[0:1] .LBB3_47: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 64 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 22 .amdhsa_next_free_sgpr 25 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end3: .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_, .Lfunc_end3-_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2664 ; NumSgprs: 27 ; NumVgprs: 22 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 64 bytes/workgroup (compile time only) ; SGPRBlocks: 3 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 27 ; NumVGPRsForWavesPerEU: 22 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ ; %bb.0: s_clause 0x1 s_load_b128 s[16:19], s[0:1], 0x0 s_load_b64 s[22:23], s[0:1], 0x10 s_mov_b32 s3, 0 s_lshl_b32 s2, s15, 12 v_lshlrev_b32_e32 v1, 2, v0 s_lshl_b64 s[4:5], s[2:3], 2 s_mov_b32 s21, s3 v_mbcnt_lo_u32_b32 v19, -1, 0 s_mov_b32 s20, s15 s_waitcnt lgkmcnt(0) s_lshr_b64 s[6:7], s[18:19], 12 s_add_u32 s3, s16, s4 s_addc_u32 s4, s17, s5 v_add_co_u32 v17, s3, s3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v18, null, s4, 0, s3 s_cmp_lg_u64 s[6:7], s[20:21] s_cbranch_scc0 .LBB4_6 ; %bb.1: s_clause 0x3 global_load_b32 v5, v[17:18], off global_load_b32 v6, v[17:18], off offset:1024 global_load_b32 v7, v[17:18], off offset:2048 global_load_b32 v8, v[17:18], off offset:3072 v_add_co_u32 v1, vcc_lo, v17, 0x2000 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v3, vcc_lo, 0x1000, v17 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v18, vcc_lo s_clause 0x3 global_load_b32 v9, v[1:2], off offset:-4096 global_load_b32 v10, v[3:4], off offset:1024 global_load_b32 v11, v[3:4], off offset:2048 global_load_b32 v12, v[3:4], off offset:3072 v_add_co_u32 v3, vcc_lo, 0x2000, v17 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b32 v13, v[1:2], off global_load_b32 v14, v[3:4], off offset:1024 global_load_b32 v15, v[3:4], off offset:2048 v_add_co_u32 v1, vcc_lo, 0x3000, v17 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v18, vcc_lo s_clause 0x4 global_load_b32 v3, v[3:4], off offset:3072 global_load_b32 v4, v[1:2], off global_load_b32 v16, v[1:2], off offset:1024 global_load_b32 v20, v[1:2], off offset:2048 global_load_b32 v1, v[1:2], off offset:3072 s_mov_b32 s3, exec_lo s_waitcnt vmcnt(14) v_add_f32_e32 v2, v5, v6 s_waitcnt vmcnt(13) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v7 s_waitcnt vmcnt(12) v_add_f32_e32 v2, v2, v8 s_waitcnt vmcnt(11) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v9 s_waitcnt vmcnt(10) v_add_f32_e32 v2, v2, v10 s_waitcnt vmcnt(9) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v11 s_waitcnt vmcnt(8) v_add_f32_e32 v2, v2, v12 s_waitcnt vmcnt(7) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v13 s_waitcnt vmcnt(6) v_add_f32_e32 v2, v2, v14 s_waitcnt vmcnt(5) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v15 s_waitcnt vmcnt(4) v_add_f32_e32 v2, v2, v3 s_waitcnt vmcnt(3) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v4 s_waitcnt vmcnt(2) v_add_f32_e32 v2, v2, v16 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v20 s_waitcnt vmcnt(0) v_add_f32_e32 v1, v2, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v2, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_add_f32_e32 v1, v1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v2, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_add_f32_e32 v1, v1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v2, v1 row_shr:4 row_mask:0xf bank_mask:0xf v_add_f32_e32 v1, v1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v2, v1 row_shr:8 row_mask:0xf bank_mask:0xf v_add_f32_e32 v1, v1, v2 ds_swizzle_b32 v2, v1 offset:swizzle(BROADCAST,32,15) s_waitcnt lgkmcnt(0) v_dual_add_f32 v1, v1, v2 :: v_dual_mov_b32 v2, 0 ds_bpermute_b32 v1, v2, v1 offset:124 v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB4_3 ; %bb.2: v_lshrrev_b32_e32 v2, 3, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v2, 28, v2 s_waitcnt lgkmcnt(0) ds_store_b32 v2, v1 .LBB4_3: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB4_5 ; %bb.4: v_lshlrev_b32_e32 v1, 2, v19 ds_load_b32 v2, v1 v_or_b32_e32 v1, 28, v1 s_waitcnt lgkmcnt(0) v_mov_b32_dpp v3, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v3 v_mov_b32_dpp v3, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v3 v_mov_b32_dpp v3, v2 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) v_add_f32_e32 v2, v2, v3 ds_bpermute_b32 v1, v1, v2 .LBB4_5: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_mov_b32 s3, 0 s_branch .LBB4_7 .LBB4_6: s_mov_b32 s3, -1 ; implicit-def: $vgpr1 .LBB4_7: ; %Flow16 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s3 s_cbranch_vccz .LBB4_45 ; %bb.8: s_sub_i32 s17, s18, s2 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16 v_cmpx_gt_u32_e64 s17, v0 s_cbranch_execz .LBB4_10 ; %bb.9: s_waitcnt lgkmcnt(0) global_load_b32 v1, v[17:18], off .LBB4_10: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s17, v20 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB4_12 ; %bb.11: global_load_b32 v2, v[17:18], off offset:1024 .LBB4_12: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s2, s17, v20 s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB4_14 ; %bb.13: global_load_b32 v3, v[17:18], off offset:2048 .LBB4_14: s_or_b32 exec_lo, exec_lo, s3 v_or_b32_e32 v20, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s3, s17, v20 s_and_saveexec_b32 s4, s3 s_cbranch_execz .LBB4_16 ; %bb.15: global_load_b32 v4, v[17:18], off offset:3072 .LBB4_16: s_or_b32 exec_lo, exec_lo, s4 v_or_b32_e32 v20, 0x400, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s4, s17, v20 s_and_saveexec_b32 s6, s4 s_cbranch_execz .LBB4_18 ; %bb.17: v_add_co_u32 v20, s5, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s5, 0, v18, s5 global_load_b32 v5, v[20:21], off .LBB4_18: s_or_b32 exec_lo, exec_lo, s6 v_or_b32_e32 v20, 0x500, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s5, s17, v20 s_and_saveexec_b32 s7, s5 s_cbranch_execz .LBB4_20 ; %bb.19: v_add_co_u32 v20, s6, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s6, 0, v18, s6 global_load_b32 v6, v[20:21], off offset:1024 .LBB4_20: s_or_b32 exec_lo, exec_lo, s7 v_or_b32_e32 v20, 0x600, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s6, s17, v20 s_and_saveexec_b32 s8, s6 s_cbranch_execz .LBB4_22 ; %bb.21: v_add_co_u32 v20, s7, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s7, 0, v18, s7 global_load_b32 v7, v[20:21], off offset:2048 .LBB4_22: s_or_b32 exec_lo, exec_lo, s8 v_or_b32_e32 v20, 0x700, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s7, s17, v20 s_and_saveexec_b32 s9, s7 s_cbranch_execz .LBB4_24 ; %bb.23: v_add_co_u32 v20, s8, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s8, 0, v18, s8 global_load_b32 v8, v[20:21], off offset:3072 .LBB4_24: s_or_b32 exec_lo, exec_lo, s9 v_or_b32_e32 v20, 0x800, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s8, s17, v20 s_and_saveexec_b32 s10, s8 s_cbranch_execz .LBB4_26 ; %bb.25: v_add_co_u32 v20, s9, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s9, 0, v18, s9 global_load_b32 v9, v[20:21], off .LBB4_26: s_or_b32 exec_lo, exec_lo, s10 v_or_b32_e32 v20, 0x900, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s9, s17, v20 s_and_saveexec_b32 s11, s9 s_cbranch_execz .LBB4_28 ; %bb.27: v_add_co_u32 v20, s10, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s10, 0, v18, s10 global_load_b32 v10, v[20:21], off offset:1024 .LBB4_28: s_or_b32 exec_lo, exec_lo, s11 v_or_b32_e32 v20, 0xa00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s10, s17, v20 s_and_saveexec_b32 s12, s10 s_cbranch_execz .LBB4_30 ; %bb.29: v_add_co_u32 v20, s11, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s11, 0, v18, s11 global_load_b32 v11, v[20:21], off offset:2048 .LBB4_30: s_or_b32 exec_lo, exec_lo, s12 v_or_b32_e32 v20, 0xb00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s11, s17, v20 s_and_saveexec_b32 s13, s11 s_cbranch_execz .LBB4_32 ; %bb.31: v_add_co_u32 v20, s12, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s12, 0, v18, s12 global_load_b32 v12, v[20:21], off offset:3072 .LBB4_32: s_or_b32 exec_lo, exec_lo, s13 v_or_b32_e32 v20, 0xc00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s12, s17, v20 s_and_saveexec_b32 s14, s12 s_cbranch_execz .LBB4_34 ; %bb.33: v_add_co_u32 v20, s13, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s13, 0, v18, s13 global_load_b32 v13, v[20:21], off .LBB4_34: s_or_b32 exec_lo, exec_lo, s14 v_or_b32_e32 v20, 0xd00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s13, s17, v20 s_and_saveexec_b32 s15, s13 s_cbranch_execz .LBB4_36 ; %bb.35: v_add_co_u32 v20, s14, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s14, 0, v18, s14 global_load_b32 v14, v[20:21], off offset:1024 .LBB4_36: s_or_b32 exec_lo, exec_lo, s15 v_or_b32_e32 v20, 0xe00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s14, s17, v20 s_and_saveexec_b32 s16, s14 s_cbranch_execz .LBB4_38 ; %bb.37: v_add_co_u32 v20, s15, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s15, 0, v18, s15 global_load_b32 v15, v[20:21], off offset:2048 .LBB4_38: s_or_b32 exec_lo, exec_lo, s16 v_or_b32_e32 v20, 0xf00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s15, s17, v20 s_and_saveexec_b32 s24, s15 s_cbranch_execz .LBB4_40 ; %bb.39: v_add_co_u32 v16, s16, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v17, s16, 0, v18, s16 global_load_b32 v16, v[16:17], off offset:3072 .LBB4_40: ; %_ZN7rocprim25block_load_direct_stripedILj256EPffLj16EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s24 s_waitcnt vmcnt(0) v_cndmask_b32_e64 v3, 0x80000000, v3, s2 v_cndmask_b32_e32 v2, 0x80000000, v2, vcc_lo v_cmp_ne_u32_e32 vcc_lo, 31, v19 v_cmp_gt_u32_e64 s2, 28, v19 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_3) | instid1(VALU_DEP_4) v_add_f32_e32 v1, v1, v2 v_cndmask_b32_e64 v2, 0x80000000, v4, s3 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v19, vcc_lo v_cmp_gt_u32_e32 vcc_lo, 30, v19 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v5, s4 v_cmp_gt_u32_e64 s3, 24, v19 v_cmp_gt_u32_e64 s4, 16, v19 s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v6, s5 v_dual_add_f32 v1, v3, v1 :: v_dual_add_nc_u32 v6, 2, v19 v_cndmask_b32_e64 v3, 0x80000000, v7, s6 s_min_u32 s6, s17, 0x100 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v8, s7 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v9, s8 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v10, s9 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v11, s10 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v12, s11 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v13, s12 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v14, s13 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v15, s14 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v16, s15 v_add_f32_e32 v1, v3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_f32_e32 v1, v2, v1 v_lshlrev_b32_e32 v3, 2, v4 v_and_b32_e32 v4, 0xe0, v0 ds_bpermute_b32 v2, v3, v1 v_cndmask_b32_e64 v3, 0, 1, vcc_lo v_sub_nc_u32_e64 v4, s6, v4 clamp s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 v_add_lshl_u32 v3, v3, v19, 2 s_waitcnt lgkmcnt(0) v_dual_add_f32 v2, v1, v2 :: v_dual_add_nc_u32 v5, 1, v19 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_3) v_cmp_lt_u32_e32 vcc_lo, v5, v4 v_cndmask_b32_e64 v5, 0, 1, s2 v_cmp_lt_u32_e64 s2, v6, v4 v_add_nc_u32_e32 v6, 4, v19 v_dual_cndmask_b32 v2, v1, v2 :: v_dual_lshlrev_b32 v5, 2, v5 ds_bpermute_b32 v3, v3, v2 v_add_lshl_u32 v5, v5, v19, 2 s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v2, v3 s_delay_alu instid0(VALU_DEP_1) v_cndmask_b32_e64 v2, v2, v3, s2 s_or_b32 s2, vcc_lo, s2 ds_bpermute_b32 v3, v5, v2 v_cndmask_b32_e64 v5, 0, 1, s3 v_cmp_lt_u32_e64 s3, v6, v4 v_add_nc_u32_e32 v6, 8, v19 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_lshlrev_b32_e32 v5, 3, v5 s_or_b32 s2, s3, s2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_lshl_u32 v5, v5, v19, 2 s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v2, v3 v_cndmask_b32_e64 v2, v2, v3, s3 ds_bpermute_b32 v3, v5, v2 v_cndmask_b32_e64 v5, 0, 1, s4 v_cmp_lt_u32_e64 s4, v6, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b32_e32 v5, 4, v5 s_or_b32 s2, s4, s2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_lshl_u32 v5, v5, v19, 2 s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v2, v3 v_cndmask_b32_e64 v2, v2, v3, s4 ds_bpermute_b32 v3, v5, v2 v_add_nc_u32_e32 v5, 16, v19 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u32_e64 s5, v5, v4 s_or_b32 vcc_lo, s5, s2 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) v_cndmask_b32_e64 v3, 0x80000000, v3, s5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v3, v2 v_cndmask_b32_e32 v1, v1, v2, vcc_lo v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB4_42 ; %bb.41: v_lshrrev_b32_e32 v2, 3, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v2, 28, v2 ds_store_b32 v2, v1 offset:32 .LBB4_42: s_or_b32 exec_lo, exec_lo, s2 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB4_44 ; %bb.43: v_lshlrev_b32_e32 v1, 2, v19 v_and_b32_e32 v2, 7, v19 s_add_i32 s6, s6, 31 s_delay_alu instid0(SALU_CYCLE_1) s_lshr_b32 s4, s6, 5 ds_load_b32 v1, v1 offset:32 v_cmp_ne_u32_e32 vcc_lo, 7, v2 v_add_nc_u32_e32 v5, 1, v2 v_cmp_gt_u32_e64 s2, 4, v2 v_add_nc_u32_e32 v6, 2, v2 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo v_cmp_gt_u32_e32 vcc_lo, 6, v2 v_add_nc_u32_e32 v2, 4, v2 s_delay_alu instid0(VALU_DEP_3) v_lshlrev_b32_e32 v3, 2, v3 v_cndmask_b32_e64 v4, 0, 1, vcc_lo v_cmp_gt_u32_e32 vcc_lo, s4, v5 v_cndmask_b32_e64 v5, 0, 1, s2 v_cmp_gt_u32_e64 s2, s4, v6 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v3, v3, v1 v_lshlrev_b32_e32 v4, 1, v4 v_lshlrev_b32_e32 v5, 2, v5 s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_lshl_u32 v4, v4, v19, 2 v_cndmask_b32_e32 v3, v1, v3, vcc_lo ds_bpermute_b32 v4, v4, v3 s_waitcnt lgkmcnt(0) v_add_f32_e32 v4, v3, v4 s_delay_alu instid0(VALU_DEP_1) v_cndmask_b32_e64 v3, v3, v4, s2 v_add_lshl_u32 v4, v5, v19, 2 v_cmp_gt_u32_e64 s2, s4, v2 ds_bpermute_b32 v4, v4, v3 s_waitcnt lgkmcnt(0) v_cndmask_b32_e64 v2, 0x80000000, v4, s2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v3 v_cndmask_b32_e32 v1, v1, v2, vcc_lo .LBB4_44: ; %Flow15 s_or_b32 exec_lo, exec_lo, s3 .LBB4_45: ; %_ZN7rocprim12block_reduceIfLj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceIN6thrust4plusIfEEEEvfRfjT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s2, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB4_47 ; %bb.46: s_load_b32 s2, s[0:1], 0x18 s_lshl_b64 s[0:1], s[20:21], 2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s0, s22, s0 s_addc_u32 s1, s23, s1 s_cmp_lg_u64 s[18:19], 0 s_cselect_b32 vcc_lo, -1, 0 s_waitcnt lgkmcnt(0) v_dual_cndmask_b32 v0, 0x80000000, v1 :: v_dual_mov_b32 v1, 0 s_delay_alu instid0(VALU_DEP_1) v_add_f32_e32 v0, s2, v0 global_store_b32 v1, v0, s[0:1] .LBB4_47: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 64 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 22 .amdhsa_next_free_sgpr 25 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end4: .size _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_, .Lfunc_end4-_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2676 ; NumSgprs: 27 ; NumVgprs: 22 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 64 bytes/workgroup (compile time only) ; SGPRBlocks: 3 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 27 ; NumVGPRsForWavesPerEU: 22 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ ; %bb.0: s_clause 0x1 s_load_b128 s[16:19], s[0:1], 0x0 s_load_b64 s[22:23], s[0:1], 0x10 s_mov_b32 s3, 0 s_lshl_b32 s2, s15, 12 v_lshlrev_b32_e32 v1, 2, v0 s_lshl_b64 s[4:5], s[2:3], 2 s_mov_b32 s21, s3 v_mbcnt_lo_u32_b32 v19, -1, 0 s_mov_b32 s20, s15 s_waitcnt lgkmcnt(0) s_lshr_b64 s[6:7], s[18:19], 12 s_add_u32 s3, s16, s4 s_addc_u32 s4, s17, s5 v_add_co_u32 v17, s3, s3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v18, null, s4, 0, s3 s_cmp_lg_u64 s[6:7], s[20:21] s_cbranch_scc0 .LBB5_6 ; %bb.1: s_clause 0x3 global_load_b32 v5, v[17:18], off global_load_b32 v6, v[17:18], off offset:1024 global_load_b32 v7, v[17:18], off offset:2048 global_load_b32 v8, v[17:18], off offset:3072 v_add_co_u32 v1, vcc_lo, v17, 0x2000 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v3, vcc_lo, 0x1000, v17 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v18, vcc_lo s_clause 0x3 global_load_b32 v9, v[1:2], off offset:-4096 global_load_b32 v10, v[3:4], off offset:1024 global_load_b32 v11, v[3:4], off offset:2048 global_load_b32 v12, v[3:4], off offset:3072 v_add_co_u32 v3, vcc_lo, 0x2000, v17 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b32 v13, v[1:2], off global_load_b32 v14, v[3:4], off offset:1024 global_load_b32 v15, v[3:4], off offset:2048 v_add_co_u32 v1, vcc_lo, 0x3000, v17 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v18, vcc_lo s_clause 0x4 global_load_b32 v3, v[3:4], off offset:3072 global_load_b32 v4, v[1:2], off global_load_b32 v16, v[1:2], off offset:1024 global_load_b32 v20, v[1:2], off offset:2048 global_load_b32 v1, v[1:2], off offset:3072 s_mov_b32 s3, exec_lo s_waitcnt vmcnt(14) v_add_f32_e32 v2, v5, v6 s_waitcnt vmcnt(13) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v7 s_waitcnt vmcnt(12) v_add_f32_e32 v2, v2, v8 s_waitcnt vmcnt(11) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v9 s_waitcnt vmcnt(10) v_add_f32_e32 v2, v2, v10 s_waitcnt vmcnt(9) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v11 s_waitcnt vmcnt(8) v_add_f32_e32 v2, v2, v12 s_waitcnt vmcnt(7) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v13 s_waitcnt vmcnt(6) v_add_f32_e32 v2, v2, v14 s_waitcnt vmcnt(5) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v15 s_waitcnt vmcnt(4) v_add_f32_e32 v2, v2, v3 s_waitcnt vmcnt(3) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v4 s_waitcnt vmcnt(2) v_add_f32_e32 v2, v2, v16 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v20 s_waitcnt vmcnt(0) v_add_f32_e32 v1, v2, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v2, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_add_f32_e32 v1, v1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v2, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_add_f32_e32 v1, v1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v2, v1 row_shr:4 row_mask:0xf bank_mask:0xf v_add_f32_e32 v1, v1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v2, v1 row_shr:8 row_mask:0xf bank_mask:0xf v_add_f32_e32 v1, v1, v2 ds_swizzle_b32 v2, v1 offset:swizzle(BROADCAST,32,15) s_waitcnt lgkmcnt(0) v_dual_add_f32 v1, v1, v2 :: v_dual_mov_b32 v2, 0 ds_bpermute_b32 v1, v2, v1 offset:124 v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB5_3 ; %bb.2: v_lshrrev_b32_e32 v2, 3, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v2, 28, v2 s_waitcnt lgkmcnt(0) ds_store_b32 v2, v1 .LBB5_3: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB5_5 ; %bb.4: v_lshlrev_b32_e32 v1, 2, v19 ds_load_b32 v2, v1 v_or_b32_e32 v1, 28, v1 s_waitcnt lgkmcnt(0) v_mov_b32_dpp v3, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v3 v_mov_b32_dpp v3, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v3 v_mov_b32_dpp v3, v2 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) v_add_f32_e32 v2, v2, v3 ds_bpermute_b32 v1, v1, v2 .LBB5_5: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_mov_b32 s3, 0 s_branch .LBB5_7 .LBB5_6: s_mov_b32 s3, -1 ; implicit-def: $vgpr1 .LBB5_7: ; %Flow16 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s3 s_cbranch_vccz .LBB5_45 ; %bb.8: s_sub_i32 s17, s18, s2 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16 v_cmpx_gt_u32_e64 s17, v0 s_cbranch_execz .LBB5_10 ; %bb.9: s_waitcnt lgkmcnt(0) global_load_b32 v1, v[17:18], off .LBB5_10: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s17, v20 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB5_12 ; %bb.11: global_load_b32 v2, v[17:18], off offset:1024 .LBB5_12: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s2, s17, v20 s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB5_14 ; %bb.13: global_load_b32 v3, v[17:18], off offset:2048 .LBB5_14: s_or_b32 exec_lo, exec_lo, s3 v_or_b32_e32 v20, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s3, s17, v20 s_and_saveexec_b32 s4, s3 s_cbranch_execz .LBB5_16 ; %bb.15: global_load_b32 v4, v[17:18], off offset:3072 .LBB5_16: s_or_b32 exec_lo, exec_lo, s4 v_or_b32_e32 v20, 0x400, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s4, s17, v20 s_and_saveexec_b32 s6, s4 s_cbranch_execz .LBB5_18 ; %bb.17: v_add_co_u32 v20, s5, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s5, 0, v18, s5 global_load_b32 v5, v[20:21], off .LBB5_18: s_or_b32 exec_lo, exec_lo, s6 v_or_b32_e32 v20, 0x500, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s5, s17, v20 s_and_saveexec_b32 s7, s5 s_cbranch_execz .LBB5_20 ; %bb.19: v_add_co_u32 v20, s6, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s6, 0, v18, s6 global_load_b32 v6, v[20:21], off offset:1024 .LBB5_20: s_or_b32 exec_lo, exec_lo, s7 v_or_b32_e32 v20, 0x600, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s6, s17, v20 s_and_saveexec_b32 s8, s6 s_cbranch_execz .LBB5_22 ; %bb.21: v_add_co_u32 v20, s7, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s7, 0, v18, s7 global_load_b32 v7, v[20:21], off offset:2048 .LBB5_22: s_or_b32 exec_lo, exec_lo, s8 v_or_b32_e32 v20, 0x700, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s7, s17, v20 s_and_saveexec_b32 s9, s7 s_cbranch_execz .LBB5_24 ; %bb.23: v_add_co_u32 v20, s8, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s8, 0, v18, s8 global_load_b32 v8, v[20:21], off offset:3072 .LBB5_24: s_or_b32 exec_lo, exec_lo, s9 v_or_b32_e32 v20, 0x800, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s8, s17, v20 s_and_saveexec_b32 s10, s8 s_cbranch_execz .LBB5_26 ; %bb.25: v_add_co_u32 v20, s9, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s9, 0, v18, s9 global_load_b32 v9, v[20:21], off .LBB5_26: s_or_b32 exec_lo, exec_lo, s10 v_or_b32_e32 v20, 0x900, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s9, s17, v20 s_and_saveexec_b32 s11, s9 s_cbranch_execz .LBB5_28 ; %bb.27: v_add_co_u32 v20, s10, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s10, 0, v18, s10 global_load_b32 v10, v[20:21], off offset:1024 .LBB5_28: s_or_b32 exec_lo, exec_lo, s11 v_or_b32_e32 v20, 0xa00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s10, s17, v20 s_and_saveexec_b32 s12, s10 s_cbranch_execz .LBB5_30 ; %bb.29: v_add_co_u32 v20, s11, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s11, 0, v18, s11 global_load_b32 v11, v[20:21], off offset:2048 .LBB5_30: s_or_b32 exec_lo, exec_lo, s12 v_or_b32_e32 v20, 0xb00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s11, s17, v20 s_and_saveexec_b32 s13, s11 s_cbranch_execz .LBB5_32 ; %bb.31: v_add_co_u32 v20, s12, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s12, 0, v18, s12 global_load_b32 v12, v[20:21], off offset:3072 .LBB5_32: s_or_b32 exec_lo, exec_lo, s13 v_or_b32_e32 v20, 0xc00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s12, s17, v20 s_and_saveexec_b32 s14, s12 s_cbranch_execz .LBB5_34 ; %bb.33: v_add_co_u32 v20, s13, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s13, 0, v18, s13 global_load_b32 v13, v[20:21], off .LBB5_34: s_or_b32 exec_lo, exec_lo, s14 v_or_b32_e32 v20, 0xd00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s13, s17, v20 s_and_saveexec_b32 s15, s13 s_cbranch_execz .LBB5_36 ; %bb.35: v_add_co_u32 v20, s14, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s14, 0, v18, s14 global_load_b32 v14, v[20:21], off offset:1024 .LBB5_36: s_or_b32 exec_lo, exec_lo, s15 v_or_b32_e32 v20, 0xe00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s14, s17, v20 s_and_saveexec_b32 s16, s14 s_cbranch_execz .LBB5_38 ; %bb.37: v_add_co_u32 v20, s15, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s15, 0, v18, s15 global_load_b32 v15, v[20:21], off offset:2048 .LBB5_38: s_or_b32 exec_lo, exec_lo, s16 v_or_b32_e32 v20, 0xf00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s15, s17, v20 s_and_saveexec_b32 s24, s15 s_cbranch_execz .LBB5_40 ; %bb.39: v_add_co_u32 v16, s16, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v17, s16, 0, v18, s16 global_load_b32 v16, v[16:17], off offset:3072 .LBB5_40: ; %_ZN7rocprim25block_load_direct_stripedILj256EN6thrust6detail15normal_iteratorINS1_10device_ptrIfEEEEfLj16EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s24 s_waitcnt vmcnt(0) v_cndmask_b32_e64 v3, 0x80000000, v3, s2 v_cndmask_b32_e32 v2, 0x80000000, v2, vcc_lo v_cmp_ne_u32_e32 vcc_lo, 31, v19 v_cmp_gt_u32_e64 s2, 28, v19 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_3) | instid1(VALU_DEP_4) v_add_f32_e32 v1, v1, v2 v_cndmask_b32_e64 v2, 0x80000000, v4, s3 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v19, vcc_lo v_cmp_gt_u32_e32 vcc_lo, 30, v19 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v5, s4 v_cmp_gt_u32_e64 s3, 24, v19 v_cmp_gt_u32_e64 s4, 16, v19 s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v6, s5 v_dual_add_f32 v1, v3, v1 :: v_dual_add_nc_u32 v6, 2, v19 v_cndmask_b32_e64 v3, 0x80000000, v7, s6 s_min_u32 s6, s17, 0x100 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v8, s7 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v9, s8 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v10, s9 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v11, s10 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v12, s11 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v13, s12 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v14, s13 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v15, s14 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v16, s15 v_add_f32_e32 v1, v3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_f32_e32 v1, v2, v1 v_lshlrev_b32_e32 v3, 2, v4 v_and_b32_e32 v4, 0xe0, v0 ds_bpermute_b32 v2, v3, v1 v_cndmask_b32_e64 v3, 0, 1, vcc_lo v_sub_nc_u32_e64 v4, s6, v4 clamp s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 v_add_lshl_u32 v3, v3, v19, 2 s_waitcnt lgkmcnt(0) v_dual_add_f32 v2, v1, v2 :: v_dual_add_nc_u32 v5, 1, v19 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_3) v_cmp_lt_u32_e32 vcc_lo, v5, v4 v_cndmask_b32_e64 v5, 0, 1, s2 v_cmp_lt_u32_e64 s2, v6, v4 v_add_nc_u32_e32 v6, 4, v19 v_dual_cndmask_b32 v2, v1, v2 :: v_dual_lshlrev_b32 v5, 2, v5 ds_bpermute_b32 v3, v3, v2 v_add_lshl_u32 v5, v5, v19, 2 s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v2, v3 s_delay_alu instid0(VALU_DEP_1) v_cndmask_b32_e64 v2, v2, v3, s2 s_or_b32 s2, vcc_lo, s2 ds_bpermute_b32 v3, v5, v2 v_cndmask_b32_e64 v5, 0, 1, s3 v_cmp_lt_u32_e64 s3, v6, v4 v_add_nc_u32_e32 v6, 8, v19 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_lshlrev_b32_e32 v5, 3, v5 s_or_b32 s2, s3, s2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_lshl_u32 v5, v5, v19, 2 s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v2, v3 v_cndmask_b32_e64 v2, v2, v3, s3 ds_bpermute_b32 v3, v5, v2 v_cndmask_b32_e64 v5, 0, 1, s4 v_cmp_lt_u32_e64 s4, v6, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b32_e32 v5, 4, v5 s_or_b32 s2, s4, s2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_lshl_u32 v5, v5, v19, 2 s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v2, v3 v_cndmask_b32_e64 v2, v2, v3, s4 ds_bpermute_b32 v3, v5, v2 v_add_nc_u32_e32 v5, 16, v19 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u32_e64 s5, v5, v4 s_or_b32 vcc_lo, s5, s2 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) v_cndmask_b32_e64 v3, 0x80000000, v3, s5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v3, v2 v_cndmask_b32_e32 v1, v1, v2, vcc_lo v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB5_42 ; %bb.41: v_lshrrev_b32_e32 v2, 3, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v2, 28, v2 ds_store_b32 v2, v1 offset:32 .LBB5_42: s_or_b32 exec_lo, exec_lo, s2 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB5_44 ; %bb.43: v_lshlrev_b32_e32 v1, 2, v19 v_and_b32_e32 v2, 7, v19 s_add_i32 s6, s6, 31 s_delay_alu instid0(SALU_CYCLE_1) s_lshr_b32 s4, s6, 5 ds_load_b32 v1, v1 offset:32 v_cmp_ne_u32_e32 vcc_lo, 7, v2 v_add_nc_u32_e32 v5, 1, v2 v_cmp_gt_u32_e64 s2, 4, v2 v_add_nc_u32_e32 v6, 2, v2 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo v_cmp_gt_u32_e32 vcc_lo, 6, v2 v_add_nc_u32_e32 v2, 4, v2 s_delay_alu instid0(VALU_DEP_3) v_lshlrev_b32_e32 v3, 2, v3 v_cndmask_b32_e64 v4, 0, 1, vcc_lo v_cmp_gt_u32_e32 vcc_lo, s4, v5 v_cndmask_b32_e64 v5, 0, 1, s2 v_cmp_gt_u32_e64 s2, s4, v6 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v3, v3, v1 v_lshlrev_b32_e32 v4, 1, v4 v_lshlrev_b32_e32 v5, 2, v5 s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_lshl_u32 v4, v4, v19, 2 v_cndmask_b32_e32 v3, v1, v3, vcc_lo ds_bpermute_b32 v4, v4, v3 s_waitcnt lgkmcnt(0) v_add_f32_e32 v4, v3, v4 s_delay_alu instid0(VALU_DEP_1) v_cndmask_b32_e64 v3, v3, v4, s2 v_add_lshl_u32 v4, v5, v19, 2 v_cmp_gt_u32_e64 s2, s4, v2 ds_bpermute_b32 v4, v4, v3 s_waitcnt lgkmcnt(0) v_cndmask_b32_e64 v2, 0x80000000, v4, s2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v3 v_cndmask_b32_e32 v1, v1, v2, vcc_lo .LBB5_44: ; %Flow15 s_or_b32 exec_lo, exec_lo, s3 .LBB5_45: ; %_ZN7rocprim12block_reduceIfLj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceIN6thrust4plusIfEEEEvfRfjT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s2, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB5_47 ; %bb.46: s_load_b32 s2, s[0:1], 0x18 s_lshl_b64 s[0:1], s[20:21], 2 v_mov_b32_e32 v0, 0 s_add_u32 s0, s22, s0 s_addc_u32 s1, s23, s1 s_cmp_eq_u64 s[18:19], 0 s_cselect_b32 s3, -1, 0 s_waitcnt lgkmcnt(0) v_cndmask_b32_e64 v1, v1, s2, s3 global_store_b32 v0, v1, s[0:1] .LBB5_47: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 64 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 22 .amdhsa_next_free_sgpr 25 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end5: .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_, .Lfunc_end5-_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2664 ; NumSgprs: 27 ; NumVgprs: 22 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 64 bytes/workgroup (compile time only) ; SGPRBlocks: 3 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 27 ; NumVGPRsForWavesPerEU: 22 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ ; %bb.0: s_clause 0x1 s_load_b128 s[16:19], s[0:1], 0x0 s_load_b64 s[22:23], s[0:1], 0x10 s_mov_b32 s3, 0 s_lshl_b32 s2, s15, 12 v_lshlrev_b32_e32 v1, 2, v0 s_lshl_b64 s[4:5], s[2:3], 2 s_mov_b32 s21, s3 v_mbcnt_lo_u32_b32 v19, -1, 0 s_mov_b32 s20, s15 s_waitcnt lgkmcnt(0) s_lshr_b64 s[6:7], s[18:19], 12 s_add_u32 s3, s16, s4 s_addc_u32 s4, s17, s5 v_add_co_u32 v17, s3, s3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v18, null, s4, 0, s3 s_cmp_lg_u64 s[6:7], s[20:21] s_cbranch_scc0 .LBB6_6 ; %bb.1: s_clause 0x3 global_load_b32 v5, v[17:18], off global_load_b32 v6, v[17:18], off offset:1024 global_load_b32 v7, v[17:18], off offset:2048 global_load_b32 v8, v[17:18], off offset:3072 v_add_co_u32 v1, vcc_lo, v17, 0x2000 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v3, vcc_lo, 0x1000, v17 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v18, vcc_lo s_clause 0x3 global_load_b32 v9, v[1:2], off offset:-4096 global_load_b32 v10, v[3:4], off offset:1024 global_load_b32 v11, v[3:4], off offset:2048 global_load_b32 v12, v[3:4], off offset:3072 v_add_co_u32 v3, vcc_lo, 0x2000, v17 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b32 v13, v[1:2], off global_load_b32 v14, v[3:4], off offset:1024 global_load_b32 v15, v[3:4], off offset:2048 v_add_co_u32 v1, vcc_lo, 0x3000, v17 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v18, vcc_lo s_clause 0x4 global_load_b32 v3, v[3:4], off offset:3072 global_load_b32 v4, v[1:2], off global_load_b32 v16, v[1:2], off offset:1024 global_load_b32 v20, v[1:2], off offset:2048 global_load_b32 v1, v[1:2], off offset:3072 s_mov_b32 s3, exec_lo s_waitcnt vmcnt(14) v_add_f32_e32 v2, v5, v6 s_waitcnt vmcnt(13) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v7 s_waitcnt vmcnt(12) v_add_f32_e32 v2, v2, v8 s_waitcnt vmcnt(11) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v9 s_waitcnt vmcnt(10) v_add_f32_e32 v2, v2, v10 s_waitcnt vmcnt(9) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v11 s_waitcnt vmcnt(8) v_add_f32_e32 v2, v2, v12 s_waitcnt vmcnt(7) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v13 s_waitcnt vmcnt(6) v_add_f32_e32 v2, v2, v14 s_waitcnt vmcnt(5) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v15 s_waitcnt vmcnt(4) v_add_f32_e32 v2, v2, v3 s_waitcnt vmcnt(3) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v4 s_waitcnt vmcnt(2) v_add_f32_e32 v2, v2, v16 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v20 s_waitcnt vmcnt(0) v_add_f32_e32 v1, v2, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v2, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_add_f32_e32 v1, v1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v2, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_add_f32_e32 v1, v1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v2, v1 row_shr:4 row_mask:0xf bank_mask:0xf v_add_f32_e32 v1, v1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v2, v1 row_shr:8 row_mask:0xf bank_mask:0xf v_add_f32_e32 v1, v1, v2 ds_swizzle_b32 v2, v1 offset:swizzle(BROADCAST,32,15) s_waitcnt lgkmcnt(0) v_dual_add_f32 v1, v1, v2 :: v_dual_mov_b32 v2, 0 ds_bpermute_b32 v1, v2, v1 offset:124 v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB6_3 ; %bb.2: v_lshrrev_b32_e32 v2, 3, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v2, 28, v2 s_waitcnt lgkmcnt(0) ds_store_b32 v2, v1 .LBB6_3: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB6_5 ; %bb.4: v_lshlrev_b32_e32 v1, 2, v19 ds_load_b32 v2, v1 v_or_b32_e32 v1, 28, v1 s_waitcnt lgkmcnt(0) v_mov_b32_dpp v3, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v3 v_mov_b32_dpp v3, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v3 v_mov_b32_dpp v3, v2 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) v_add_f32_e32 v2, v2, v3 ds_bpermute_b32 v1, v1, v2 .LBB6_5: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_mov_b32 s3, 0 s_branch .LBB6_7 .LBB6_6: s_mov_b32 s3, -1 ; implicit-def: $vgpr1 .LBB6_7: ; %Flow16 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s3 s_cbranch_vccz .LBB6_45 ; %bb.8: s_sub_i32 s17, s18, s2 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16 v_cmpx_gt_u32_e64 s17, v0 s_cbranch_execz .LBB6_10 ; %bb.9: s_waitcnt lgkmcnt(0) global_load_b32 v1, v[17:18], off .LBB6_10: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s17, v20 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB6_12 ; %bb.11: global_load_b32 v2, v[17:18], off offset:1024 .LBB6_12: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s2, s17, v20 s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB6_14 ; %bb.13: global_load_b32 v3, v[17:18], off offset:2048 .LBB6_14: s_or_b32 exec_lo, exec_lo, s3 v_or_b32_e32 v20, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s3, s17, v20 s_and_saveexec_b32 s4, s3 s_cbranch_execz .LBB6_16 ; %bb.15: global_load_b32 v4, v[17:18], off offset:3072 .LBB6_16: s_or_b32 exec_lo, exec_lo, s4 v_or_b32_e32 v20, 0x400, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s4, s17, v20 s_and_saveexec_b32 s6, s4 s_cbranch_execz .LBB6_18 ; %bb.17: v_add_co_u32 v20, s5, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s5, 0, v18, s5 global_load_b32 v5, v[20:21], off .LBB6_18: s_or_b32 exec_lo, exec_lo, s6 v_or_b32_e32 v20, 0x500, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s5, s17, v20 s_and_saveexec_b32 s7, s5 s_cbranch_execz .LBB6_20 ; %bb.19: v_add_co_u32 v20, s6, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s6, 0, v18, s6 global_load_b32 v6, v[20:21], off offset:1024 .LBB6_20: s_or_b32 exec_lo, exec_lo, s7 v_or_b32_e32 v20, 0x600, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s6, s17, v20 s_and_saveexec_b32 s8, s6 s_cbranch_execz .LBB6_22 ; %bb.21: v_add_co_u32 v20, s7, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s7, 0, v18, s7 global_load_b32 v7, v[20:21], off offset:2048 .LBB6_22: s_or_b32 exec_lo, exec_lo, s8 v_or_b32_e32 v20, 0x700, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s7, s17, v20 s_and_saveexec_b32 s9, s7 s_cbranch_execz .LBB6_24 ; %bb.23: v_add_co_u32 v20, s8, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s8, 0, v18, s8 global_load_b32 v8, v[20:21], off offset:3072 .LBB6_24: s_or_b32 exec_lo, exec_lo, s9 v_or_b32_e32 v20, 0x800, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s8, s17, v20 s_and_saveexec_b32 s10, s8 s_cbranch_execz .LBB6_26 ; %bb.25: v_add_co_u32 v20, s9, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s9, 0, v18, s9 global_load_b32 v9, v[20:21], off .LBB6_26: s_or_b32 exec_lo, exec_lo, s10 v_or_b32_e32 v20, 0x900, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s9, s17, v20 s_and_saveexec_b32 s11, s9 s_cbranch_execz .LBB6_28 ; %bb.27: v_add_co_u32 v20, s10, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s10, 0, v18, s10 global_load_b32 v10, v[20:21], off offset:1024 .LBB6_28: s_or_b32 exec_lo, exec_lo, s11 v_or_b32_e32 v20, 0xa00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s10, s17, v20 s_and_saveexec_b32 s12, s10 s_cbranch_execz .LBB6_30 ; %bb.29: v_add_co_u32 v20, s11, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s11, 0, v18, s11 global_load_b32 v11, v[20:21], off offset:2048 .LBB6_30: s_or_b32 exec_lo, exec_lo, s12 v_or_b32_e32 v20, 0xb00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s11, s17, v20 s_and_saveexec_b32 s13, s11 s_cbranch_execz .LBB6_32 ; %bb.31: v_add_co_u32 v20, s12, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s12, 0, v18, s12 global_load_b32 v12, v[20:21], off offset:3072 .LBB6_32: s_or_b32 exec_lo, exec_lo, s13 v_or_b32_e32 v20, 0xc00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s12, s17, v20 s_and_saveexec_b32 s14, s12 s_cbranch_execz .LBB6_34 ; %bb.33: v_add_co_u32 v20, s13, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s13, 0, v18, s13 global_load_b32 v13, v[20:21], off .LBB6_34: s_or_b32 exec_lo, exec_lo, s14 v_or_b32_e32 v20, 0xd00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s13, s17, v20 s_and_saveexec_b32 s15, s13 s_cbranch_execz .LBB6_36 ; %bb.35: v_add_co_u32 v20, s14, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s14, 0, v18, s14 global_load_b32 v14, v[20:21], off offset:1024 .LBB6_36: s_or_b32 exec_lo, exec_lo, s15 v_or_b32_e32 v20, 0xe00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s14, s17, v20 s_and_saveexec_b32 s16, s14 s_cbranch_execz .LBB6_38 ; %bb.37: v_add_co_u32 v20, s15, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v21, s15, 0, v18, s15 global_load_b32 v15, v[20:21], off offset:2048 .LBB6_38: s_or_b32 exec_lo, exec_lo, s16 v_or_b32_e32 v20, 0xf00, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s15, s17, v20 s_and_saveexec_b32 s24, s15 s_cbranch_execz .LBB6_40 ; %bb.39: v_add_co_u32 v16, s16, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v17, s16, 0, v18, s16 global_load_b32 v16, v[16:17], off offset:3072 .LBB6_40: ; %_ZN7rocprim25block_load_direct_stripedILj256EN6thrust6detail15normal_iteratorINS1_10device_ptrIfEEEEfLj16EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s24 s_waitcnt vmcnt(0) v_cndmask_b32_e64 v3, 0x80000000, v3, s2 v_cndmask_b32_e32 v2, 0x80000000, v2, vcc_lo v_cmp_ne_u32_e32 vcc_lo, 31, v19 v_cmp_gt_u32_e64 s2, 28, v19 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_3) | instid1(VALU_DEP_4) v_add_f32_e32 v1, v1, v2 v_cndmask_b32_e64 v2, 0x80000000, v4, s3 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v19, vcc_lo v_cmp_gt_u32_e32 vcc_lo, 30, v19 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v5, s4 v_cmp_gt_u32_e64 s3, 24, v19 v_cmp_gt_u32_e64 s4, 16, v19 s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v6, s5 v_dual_add_f32 v1, v3, v1 :: v_dual_add_nc_u32 v6, 2, v19 v_cndmask_b32_e64 v3, 0x80000000, v7, s6 s_min_u32 s6, s17, 0x100 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v8, s7 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v9, s8 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v10, s9 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v11, s10 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v12, s11 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v13, s12 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v14, s13 v_add_f32_e32 v1, v3, v1 v_cndmask_b32_e64 v3, 0x80000000, v15, s14 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v1, v2, v1 v_cndmask_b32_e64 v2, 0x80000000, v16, s15 v_add_f32_e32 v1, v3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_f32_e32 v1, v2, v1 v_lshlrev_b32_e32 v3, 2, v4 v_and_b32_e32 v4, 0xe0, v0 ds_bpermute_b32 v2, v3, v1 v_cndmask_b32_e64 v3, 0, 1, vcc_lo v_sub_nc_u32_e64 v4, s6, v4 clamp s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 v_add_lshl_u32 v3, v3, v19, 2 s_waitcnt lgkmcnt(0) v_dual_add_f32 v2, v1, v2 :: v_dual_add_nc_u32 v5, 1, v19 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_3) v_cmp_lt_u32_e32 vcc_lo, v5, v4 v_cndmask_b32_e64 v5, 0, 1, s2 v_cmp_lt_u32_e64 s2, v6, v4 v_add_nc_u32_e32 v6, 4, v19 v_dual_cndmask_b32 v2, v1, v2 :: v_dual_lshlrev_b32 v5, 2, v5 ds_bpermute_b32 v3, v3, v2 v_add_lshl_u32 v5, v5, v19, 2 s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v2, v3 s_delay_alu instid0(VALU_DEP_1) v_cndmask_b32_e64 v2, v2, v3, s2 s_or_b32 s2, vcc_lo, s2 ds_bpermute_b32 v3, v5, v2 v_cndmask_b32_e64 v5, 0, 1, s3 v_cmp_lt_u32_e64 s3, v6, v4 v_add_nc_u32_e32 v6, 8, v19 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_lshlrev_b32_e32 v5, 3, v5 s_or_b32 s2, s3, s2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_lshl_u32 v5, v5, v19, 2 s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v2, v3 v_cndmask_b32_e64 v2, v2, v3, s3 ds_bpermute_b32 v3, v5, v2 v_cndmask_b32_e64 v5, 0, 1, s4 v_cmp_lt_u32_e64 s4, v6, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b32_e32 v5, 4, v5 s_or_b32 s2, s4, s2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_lshl_u32 v5, v5, v19, 2 s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v2, v3 v_cndmask_b32_e64 v2, v2, v3, s4 ds_bpermute_b32 v3, v5, v2 v_add_nc_u32_e32 v5, 16, v19 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u32_e64 s5, v5, v4 s_or_b32 vcc_lo, s5, s2 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) v_cndmask_b32_e64 v3, 0x80000000, v3, s5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v3, v2 v_cndmask_b32_e32 v1, v1, v2, vcc_lo v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB6_42 ; %bb.41: v_lshrrev_b32_e32 v2, 3, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v2, 28, v2 ds_store_b32 v2, v1 offset:32 .LBB6_42: s_or_b32 exec_lo, exec_lo, s2 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB6_44 ; %bb.43: v_lshlrev_b32_e32 v1, 2, v19 v_and_b32_e32 v2, 7, v19 s_add_i32 s6, s6, 31 s_delay_alu instid0(SALU_CYCLE_1) s_lshr_b32 s4, s6, 5 ds_load_b32 v1, v1 offset:32 v_cmp_ne_u32_e32 vcc_lo, 7, v2 v_add_nc_u32_e32 v5, 1, v2 v_cmp_gt_u32_e64 s2, 4, v2 v_add_nc_u32_e32 v6, 2, v2 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo v_cmp_gt_u32_e32 vcc_lo, 6, v2 v_add_nc_u32_e32 v2, 4, v2 s_delay_alu instid0(VALU_DEP_3) v_lshlrev_b32_e32 v3, 2, v3 v_cndmask_b32_e64 v4, 0, 1, vcc_lo v_cmp_gt_u32_e32 vcc_lo, s4, v5 v_cndmask_b32_e64 v5, 0, 1, s2 v_cmp_gt_u32_e64 s2, s4, v6 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v3, v3, v1 v_lshlrev_b32_e32 v4, 1, v4 v_lshlrev_b32_e32 v5, 2, v5 s_waitcnt lgkmcnt(0) v_add_f32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_lshl_u32 v4, v4, v19, 2 v_cndmask_b32_e32 v3, v1, v3, vcc_lo ds_bpermute_b32 v4, v4, v3 s_waitcnt lgkmcnt(0) v_add_f32_e32 v4, v3, v4 s_delay_alu instid0(VALU_DEP_1) v_cndmask_b32_e64 v3, v3, v4, s2 v_add_lshl_u32 v4, v5, v19, 2 v_cmp_gt_u32_e64 s2, s4, v2 ds_bpermute_b32 v4, v4, v3 s_waitcnt lgkmcnt(0) v_cndmask_b32_e64 v2, 0x80000000, v4, s2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v2, v2, v3 v_cndmask_b32_e32 v1, v1, v2, vcc_lo .LBB6_44: ; %Flow15 s_or_b32 exec_lo, exec_lo, s3 .LBB6_45: ; %_ZN7rocprim12block_reduceIfLj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceIN6thrust4plusIfEEEEvfRfjT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s2, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB6_47 ; %bb.46: s_load_b32 s2, s[0:1], 0x18 s_lshl_b64 s[0:1], s[20:21], 2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s0, s22, s0 s_addc_u32 s1, s23, s1 s_cmp_lg_u64 s[18:19], 0 s_cselect_b32 vcc_lo, -1, 0 s_waitcnt lgkmcnt(0) v_dual_cndmask_b32 v0, 0x80000000, v1 :: v_dual_mov_b32 v1, 0 s_delay_alu instid0(VALU_DEP_1) v_add_f32_e32 v0, s2, v0 global_store_b32 v1, v0, s[0:1] .LBB6_47: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 64 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 22 .amdhsa_next_free_sgpr 25 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end6: .size _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_, .Lfunc_end6-_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2676 ; NumSgprs: 27 ; NumVgprs: 22 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 64 bytes/workgroup (compile time only) ; SGPRBlocks: 3 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 27 ; NumVGPRsForWavesPerEU: 22 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 32 .value_kind: by_value - .offset: 32 .size: 8 .value_kind: by_value - .offset: 40 .size: 8 .value_kind: by_value .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 48 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform17unary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_7dividesIvEEEENSC_INSB_8argumentILj0EEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_SS_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 10 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .offset: 0 .size: 16 .value_kind: by_value - .offset: 16 .size: 8 .value_kind: by_value - .offset: 24 .size: 8 .value_kind: by_value .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmLj1EEEvT0_T1_S9_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 3 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .offset: 0 .size: 40 .value_kind: by_value - .offset: 40 .size: 8 .value_kind: by_value - .offset: 48 .size: 8 .value_kind: by_value .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 56 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_ .private_segment_fixed_size: 0 .sgpr_count: 22 .sgpr_spill_count: 0 .symbol: _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_11__transform18binary_transform_fINS_6detail15normal_iteratorINS_10device_ptrIfEEEES9_S9_NS3_14no_stencil_tagENS5_10functional5actorINSB_9compositeIJNSB_27transparent_binary_operatorINS_4lessIvEEEENSC_INSD_IJNSE_INS_4plusIvEEEENSC_INSD_IJNSE_INS_10multipliesIvEEEENSC_INSB_8argumentILj0EEEEESQ_EEEEENSC_INSD_IJSN_NSC_INSO_ILj1EEEEESU_EEEEEEEEEENSB_5valueIiEEEEEEENS3_21always_true_predicateEEElLj1EEEvT0_T1_S16_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 7 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 1 .value_kind: by_value .group_segment_fixed_size: 64 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 0 .sgpr_count: 27 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 22 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 1 .value_kind: by_value .group_segment_fixed_size: 64 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 0 .sgpr_count: 27 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfPfS5_fN6thrust4plusIfEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 22 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 1 .value_kind: by_value .group_segment_fixed_size: 64 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 0 .sgpr_count: 27 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 22 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 1 .value_kind: by_value .group_segment_fixed_size: 64 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 0 .sgpr_count: 27 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEfEEfN6thrust6detail15normal_iteratorINS5_10device_ptrIfEEEEPffNS5_4plusIfEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 22 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
30e361ca3c3097ff8eb77ace7150edbd56a62c69
#include "includes.h" __constant__ float *c_Kernel; __global__ void subtract(float *d_dst, float*d_src_1, float* d_src_2, int len) { int baseX = blockIdx.x * blockDim.x + threadIdx.x; if (baseX < len) { d_dst[baseX] = d_src_1[baseX] - d_src_2[baseX]; } }
.file "tmpxft_003469f2_00000000-6_subtract.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z32__device_stub__Z8subtractPfS_S_iPfS_S_i .type _Z32__device_stub__Z8subtractPfS_S_iPfS_S_i, @function _Z32__device_stub__Z8subtractPfS_S_iPfS_S_i: .LFB2032: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rsi, 16(%rsp) leaq 68(%rsp), %rsi movq %rdx, 8(%rsp) leaq 40(%rsp), %rdx movl %ecx, 4(%rsp) leaq 48(%rsp), %rcx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 64(%rsp) movq %rax, 104(%rsp) leaq 16(%rsp), %rax movq %rax, 112(%rsp) leaq 8(%rsp), %rax movq %rax, 120(%rsp) leaq 4(%rsp), %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _Z8subtractPfS_S_i(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L2: movq 136(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z32__device_stub__Z8subtractPfS_S_iPfS_S_i, .-_Z32__device_stub__Z8subtractPfS_S_iPfS_S_i .globl _Z8subtractPfS_S_i .type _Z8subtractPfS_S_i, @function _Z8subtractPfS_S_i: .LFB2033: .cfi_startproc endbr64 jmp _Z32__device_stub__Z8subtractPfS_S_iPfS_S_i .cfi_endproc .LFE2033: .size _Z8subtractPfS_S_i, .-_Z8subtractPfS_S_i .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z8subtractPfS_S_i" .LC1: .string "c_Kernel" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z8subtractPfS_S_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r8d, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC1(%rip), %rdx movl $8, %r9d leaq _ZL8c_Kernel(%rip), %rsi pushq $1 .cfi_def_cfa_offset 32 movq %rdx, %rcx call __cudaRegisterVar@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .local _ZL8c_Kernel .comm _ZL8c_Kernel,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z8subtractPfS_S_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0030*/ IMAD R6, R6, c[0x0][0x0], R3 ; /* 0x0000000006067a24 */ /* 0x001fca00078e0203 */ /*0040*/ ISETP.GE.AND P0, PT, R6, c[0x0][0x178], PT ; /* 0x00005e0006007a0c */ /* 0x000fda0003f06270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ MOV R7, 0x4 ; /* 0x0000000400077802 */ /* 0x000fe20000000f00 */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0080*/ IMAD.WIDE R4, R6, R7, c[0x0][0x170] ; /* 0x00005c0006047625 */ /* 0x000fc800078e0207 */ /*0090*/ IMAD.WIDE R2, R6.reuse, R7.reuse, c[0x0][0x168] ; /* 0x00005a0006027625 */ /* 0x0c0fe400078e0207 */ /*00a0*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea8000c1e1900 */ /*00b0*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea2000c1e1900 */ /*00c0*/ IMAD.WIDE R6, R6, R7, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fe200078e0207 */ /*00d0*/ FADD R9, -R4, R3 ; /* 0x0000000304097221 */ /* 0x004fca0000000100 */ /*00e0*/ STG.E [R6.64], R9 ; /* 0x0000000906007986 */ /* 0x000fe2000c101904 */ /*00f0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0100*/ BRA 0x100; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __constant__ float *c_Kernel; __global__ void subtract(float *d_dst, float*d_src_1, float* d_src_2, int len) { int baseX = blockIdx.x * blockDim.x + threadIdx.x; if (baseX < len) { d_dst[baseX] = d_src_1[baseX] - d_src_2[baseX]; } }
.text .file "subtract.hip" .globl _Z23__device_stub__subtractPfS_S_i # -- Begin function _Z23__device_stub__subtractPfS_S_i .type _Z23__device_stub__subtractPfS_S_i,@function _Z23__device_stub__subtractPfS_S_i: # @_Z23__device_stub__subtractPfS_S_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z8subtractPfS_S_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z23__device_stub__subtractPfS_S_i, .Lfunc_end0-_Z23__device_stub__subtractPfS_S_i .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z8subtractPfS_S_i, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $0, 8(%rsp) movl $1, (%rsp) movl $c_Kernel, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movl $8, %r9d movq %rbx, %rdi xorl %r8d, %r8d callq __hipRegisterVar movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type c_Kernel,@object # @c_Kernel .local c_Kernel .comm c_Kernel,8,8 .type _Z8subtractPfS_S_i,@object # @_Z8subtractPfS_S_i .section .rodata,"a",@progbits .globl _Z8subtractPfS_S_i .p2align 3, 0x0 _Z8subtractPfS_S_i: .quad _Z23__device_stub__subtractPfS_S_i .size _Z8subtractPfS_S_i, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z8subtractPfS_S_i" .size .L__unnamed_1, 19 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "c_Kernel" .size .L__unnamed_2, 9 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z23__device_stub__subtractPfS_S_i .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym c_Kernel .addrsig_sym _Z8subtractPfS_S_i .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z8subtractPfS_S_i ; -- Begin function _Z8subtractPfS_S_i .globl _Z8subtractPfS_S_i .p2align 8 .type _Z8subtractPfS_S_i,@function _Z8subtractPfS_S_i: ; @_Z8subtractPfS_S_i ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x2c s_load_b32 s3, s[0:1], 0x18 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] s_mov_b32 s2, exec_lo v_cmpx_gt_i32_e64 s3, v1 s_cbranch_execz .LBB0_2 ; %bb.1: s_clause 0x1 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[0:1], s[0:1], 0x10 v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[1:2] s_waitcnt lgkmcnt(0) v_add_co_u32 v2, vcc_lo, s6, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s7, v1, vcc_lo v_add_co_u32 v4, vcc_lo, s0, v0 v_add_co_ci_u32_e32 v5, vcc_lo, s1, v1, vcc_lo v_add_co_u32 v0, vcc_lo, s4, v0 global_load_b32 v2, v[2:3], off global_load_b32 v3, v[4:5], off v_add_co_ci_u32_e32 v1, vcc_lo, s5, v1, vcc_lo s_waitcnt vmcnt(0) v_sub_f32_e32 v2, v2, v3 global_store_b32 v[0:1], v2, off .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z8subtractPfS_S_i .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 288 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 6 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z8subtractPfS_S_i, .Lfunc_end0-_Z8subtractPfS_S_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 184 ; NumSgprs: 18 ; NumVgprs: 6 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 6 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .protected c_Kernel ; @c_Kernel .type c_Kernel,@object .section .bss,"aw",@nobits .globl c_Kernel .p2align 3, 0x0 c_Kernel: .quad 0 .size c_Kernel, 8 .type __hip_cuid_,@object ; @__hip_cuid_ .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: hidden_block_count_x - .offset: 36 .size: 4 .value_kind: hidden_block_count_y - .offset: 40 .size: 4 .value_kind: hidden_block_count_z - .offset: 44 .size: 2 .value_kind: hidden_group_size_x - .offset: 46 .size: 2 .value_kind: hidden_group_size_y - .offset: 48 .size: 2 .value_kind: hidden_group_size_z - .offset: 50 .size: 2 .value_kind: hidden_remainder_x - .offset: 52 .size: 2 .value_kind: hidden_remainder_y - .offset: 54 .size: 2 .value_kind: hidden_remainder_z - .offset: 72 .size: 8 .value_kind: hidden_global_offset_x - .offset: 80 .size: 8 .value_kind: hidden_global_offset_y - .offset: 88 .size: 8 .value_kind: hidden_global_offset_z - .offset: 96 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 288 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z8subtractPfS_S_i .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z8subtractPfS_S_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 6 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
ea0fbedb3420f95cd7759b12073a3c15c0110770
#include <stdlib.h> #include <stdio.h> #include <sys/time.h> #include <time.h> #include <string.h> #include <math.h> #include <float.h> // includes, kernels #include "vector_dot_product_kernel.cu" void run_test(unsigned int); float compute_on_device(float *, float *,int); void check_for_error(char *); extern "C" float compute_gold( float *, float *, unsigned int); int main( int argc, char** argv) { if(argc != 2){ printf("Usage: vector_dot_product <num elements> \n"); exit(0); } unsigned int num_elements = atoi(argv[1]); run_test(num_elements); return 0; } /* Perform vector dot product on the CPU and the GPU and compare results for correctness. */ void run_test(unsigned int num_elements) { struct timeval start, stop; // Obtain the vector length unsigned int size = sizeof(float) * num_elements; // Allocate memory on the CPU for the input vectors A and B float *A = (float *)malloc(size); float *B = (float *)malloc(size); // Randomly generate input data. Initialize the input data to be floating point values between [-.5 , 5] printf("Generating random vectors with values between [-.5, .5]. \n"); srand(time(NULL)); for(unsigned int i = 0; i < num_elements; i++){ A[i] = (float)rand()/(float)RAND_MAX - 0.5; B[i] = (float)rand()/(float)RAND_MAX - 0.5; } printf("Generating dot product on the CPU. \n"); // Compute the reference solution on the CPU gettimeofday(&start, NULL); float reference = compute_gold(A, B, num_elements); gettimeofday(&stop, NULL); printf("CPU Execution time = %fus. \n", (float)(stop.tv_usec - start.tv_usec + (stop.tv_usec - start.tv_usec)/(float)1000000)); /* Edit this function to compute the result vector on the GPU. The result should be placed in the gpu_result variable. */ float gpu_result = compute_on_device(A, B, num_elements); /* Compare the CPU and GPU results. */ float threshold = 0.001; printf("Result on CPU: %f, result on GPU: %f. \n", reference, gpu_result); if(fabsf((reference - gpu_result)/reference) < threshold){ printf("TEST passed. \n"); } else{ printf("TEST failed. \n"); } // cleanup memory free(A); free(B); return; } /* Edit this function to compute the dot product on the device. */ float compute_on_device(float *A_on_host, float *B_on_host, int num_elements) { struct timeval start, stop; float *A_dev = NULL; float *B_dev = NULL; float *C_dev = NULL; cudaMalloc( (void **)&A_dev, num_elements * sizeof(float) ); cudaMalloc( (void **)&B_dev, num_elements * sizeof(float) ); cudaMalloc( (void **)&C_dev, GRID_SIZE * sizeof(float) ); cudaMemcpy( A_dev, A_on_host, num_elements * sizeof(float), cudaMemcpyHostToDevice ); cudaMemcpy( B_dev, B_on_host, num_elements * sizeof(float), cudaMemcpyHostToDevice ); cudaMemset( C_dev, 0.0f, GRID_SIZE * sizeof(float) ); dim3 dimBlock(BLOCK_SIZE, 1, 1); dim3 dimGrid(GRID_SIZE, 1); int *mutex = NULL; cudaMalloc( (void **)&mutex, sizeof(int) ); cudaMemset( mutex, 0, sizeof(int) ); printf("Starting Parallel Code \n"); gettimeofday(&start, NULL); vector_dot_product_kernel <<< dimGrid, dimBlock >>> (num_elements, A_dev, B_dev, C_dev, mutex); cudaThreadSynchronize(); gettimeofday(&stop, NULL); printf("GPU Execution time = %fus. \n", (float)(stop.tv_usec - start.tv_usec + (stop.tv_usec - start.tv_usec)/(float)1000000)); check_for_error("Error in Kernel execution"); float result; cudaMemcpy( &result, C_dev, sizeof(float), cudaMemcpyDeviceToHost ); cudaFree(A_dev); cudaFree(B_dev); cudaFree(C_dev); return result; } /* This function checks for errors returned by the CUDA run time. */ void check_for_error(char *msg){ cudaError_t err = cudaGetLastError(); if(cudaSuccess != err){ printf("CUDA ERROR: %s (%s). \n", msg, cudaGetErrorString(err)); exit(EXIT_FAILURE); } }
.file "tmpxft_002d1061_00000000-6_vector_dot_product.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2035: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2035: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z4lockPi .type _Z4lockPi, @function _Z4lockPi: .LFB2027: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE2027: .size _Z4lockPi, .-_Z4lockPi .globl _Z6unlockPi .type _Z6unlockPi, @function _Z6unlockPi: .LFB2177: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 pushq %rax .cfi_def_cfa_offset 16 call _Z4lockPi .cfi_endproc .LFE2177: .size _Z6unlockPi, .-_Z6unlockPi .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "CUDA ERROR: %s (%s). \n" .text .globl _Z15check_for_errorPc .type _Z15check_for_errorPc, @function _Z15check_for_errorPc: .LFB2032: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx call cudaGetLastError@PLT testl %eax, %eax je .L6 movl %eax, %edi call cudaGetErrorString@PLT movl $2, %edi movq %rbx, %rdx leaq .LC0(%rip), %rsi movq %rax, %rcx xorl %eax, %eax call __printf_chk@PLT movl $1, %edi call exit@PLT .L6: popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z15check_for_errorPc, .-_Z15check_for_errorPc .globl _Z52__device_stub__Z25vector_dot_product_kerneliPfS_S_PiiPfS_S_Pi .type _Z52__device_stub__Z25vector_dot_product_kerneliPfS_S_PiiPfS_S_Pi, @function _Z52__device_stub__Z25vector_dot_product_kerneliPfS_S_PiiPfS_S_Pi: .LFB2057: .cfi_startproc endbr64 subq $168, %rsp .cfi_def_cfa_offset 176 movl %edi, 44(%rsp) leaq 64(%rsp), %rdi movq %rsi, 32(%rsp) leaq 76(%rsp), %rsi movq %rdx, 24(%rsp) leaq 48(%rsp), %rdx movq %rcx, 16(%rsp) leaq 56(%rsp), %rcx movq %r8, 8(%rsp) movq %fs:40, %rax movq %rax, 152(%rsp) xorl %eax, %eax leaq 44(%rsp), %rax movl $1, 72(%rsp) movq %rax, 112(%rsp) leaq 32(%rsp), %rax movq %rax, 120(%rsp) leaq 24(%rsp), %rax movq %rax, 128(%rsp) leaq 16(%rsp), %rax movq %rax, 136(%rsp) leaq 8(%rsp), %rax movq %rax, 144(%rsp) movabsq $4294967297, %rax movq %rax, 64(%rsp) movq %rax, 76(%rsp) movl $1, 84(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L10 pushq 56(%rsp) .cfi_def_cfa_offset 184 leaq _Z25vector_dot_product_kerneliPfS_S_Pi(%rip), %rdi pushq 56(%rsp) .cfi_def_cfa_offset 192 movq 92(%rsp), %rcx movl 100(%rsp), %r8d movq 80(%rsp), %rsi movl 88(%rsp), %edx leaq 128(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 184 popq %rdx .cfi_def_cfa_offset 176 .L10: movq 152(%rsp), %rax subq %fs:40, %rax je .L12 call __stack_chk_fail@PLT .L12: addq $168, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2057: .size _Z52__device_stub__Z25vector_dot_product_kerneliPfS_S_PiiPfS_S_Pi, .-_Z52__device_stub__Z25vector_dot_product_kerneliPfS_S_PiiPfS_S_Pi .globl _Z25vector_dot_product_kerneliPfS_S_Pi .type _Z25vector_dot_product_kerneliPfS_S_Pi, @function _Z25vector_dot_product_kerneliPfS_S_Pi: .LFB2058: .cfi_startproc endbr64 jmp _Z52__device_stub__Z25vector_dot_product_kerneliPfS_S_PiiPfS_S_Pi .cfi_endproc .LFE2058: .size _Z25vector_dot_product_kerneliPfS_S_Pi, .-_Z25vector_dot_product_kerneliPfS_S_Pi .section .rodata.str1.1 .LC1: .string "Starting Parallel Code \n" .LC3: .string "GPU Execution time = %fus. \n" .LC4: .string "Error in Kernel execution" .text .globl _Z17compute_on_devicePfS_i .type _Z17compute_on_devicePfS_i, @function _Z17compute_on_devicePfS_i: .LFB2031: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 movq %rdi, %r13 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movq %rsi, %r12 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movslq %edx, %rbx movq %rbx, %rbp salq $2, %rbx movq %rbx, %rsi subq $120, %rsp .cfi_def_cfa_offset 160 movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 16(%rsp), %rdi xorl %eax, %eax movq %rax, 16(%rsp) movq %rax, 24(%rsp) movq %rax, 32(%rsp) call cudaMalloc@PLT leaq 24(%rsp), %rdi movq %rbx, %rsi call cudaMalloc@PLT leaq 32(%rsp), %rdi movl $512, %esi call cudaMalloc@PLT movq 16(%rsp), %rdi movq %rbx, %rdx movq %r13, %rsi movl $1, %ecx call cudaMemcpy@PLT movq 24(%rsp), %rdi movq %rbx, %rdx movq %r12, %rsi movl $1, %ecx call cudaMemcpy@PLT movq 32(%rsp), %rdi xorl %esi, %esi movl $512, %edx call cudaMemset@PLT movl $16777217, %eax xorl %edx, %edx leaq 40(%rsp), %rdi salq $8, %rax movl $4, %esi movq %rdx, 40(%rsp) movq %rax, 48(%rsp) addq $-128, %rax movl $1, 56(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call cudaMalloc@PLT movq 40(%rsp), %rdi movl $4, %edx xorl %esi, %esi call cudaMemset@PLT leaq .LC1(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT xorl %esi, %esi leaq 72(%rsp), %rdi call gettimeofday@PLT movl 56(%rsp), %ecx movl 68(%rsp), %esi xorl %r9d, %r9d movq 48(%rsp), %rdx movq 60(%rsp), %rdi xorl %r8d, %r8d call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L16 movq 40(%rsp), %r8 movq 32(%rsp), %rcx movl %ebp, %edi movq 24(%rsp), %rdx movq 16(%rsp), %rsi call _Z52__device_stub__Z25vector_dot_product_kerneliPfS_S_PiiPfS_S_Pi .L16: call cudaThreadSynchronize@PLT leaq 88(%rsp), %rdi xorl %esi, %esi call gettimeofday@PLT movq 96(%rsp), %rax subq 80(%rsp), %rax leaq .LC3(%rip), %rsi cvtsi2ssq %rax, %xmm1 movl $2, %edi movb $1, %al movaps %xmm1, %xmm0 divss .LC2(%rip), %xmm0 addss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT leaq .LC4(%rip), %rdi call _Z15check_for_errorPc movq 32(%rsp), %rsi movl $2, %ecx movl $4, %edx leaq 12(%rsp), %rdi call cudaMemcpy@PLT movq 16(%rsp), %rdi call cudaFree@PLT movq 24(%rsp), %rdi call cudaFree@PLT movq 32(%rsp), %rdi call cudaFree@PLT movss 12(%rsp), %xmm0 movq 104(%rsp), %rax subq %fs:40, %rax je .L17 call __stack_chk_fail@PLT .L17: addq $120, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2031: .size _Z17compute_on_devicePfS_i, .-_Z17compute_on_devicePfS_i .section .rodata.str1.1 .LC5: .string "Generating random vectors with values between [-.5, .5]. \n" .LC8: .string "Generating dot product on the CPU. \n" .LC9: .string "CPU Execution time = %fus. \n" .LC10: .string "Result on CPU: %f, result on GPU: %f. \n" .LC13: .string "TEST passed. \n" .LC14: .string "TEST failed. \n" .text .globl _Z8run_testj .type _Z8run_testj, @function _Z8run_testj: .LFB2030: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movl %edi, %r14d pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 xorl %r13d, %r13d pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %r14, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 leal 0(,%r14,4), %ebx movq %rbx, %rdi subq $64, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 56(%rsp) xorl %eax, %eax call malloc@PLT movq %rbx, %rdi movq %rax, %rbp call malloc@PLT leaq .LC5(%rip), %rsi movl $2, %edi movq %rax, %rbx xorl %eax, %eax call __printf_chk@PLT xorl %edi, %edi call time@PLT movl %eax, %edi call srand@PLT .L20: cmpq %r14, %r13 je .L31 call rand@PLT cvtsi2ssl %eax, %xmm0 mulss .LC6(%rip), %xmm0 subss .LC7(%rip), %xmm0 movss %xmm0, 0(%rbp,%r13,4) call rand@PLT cvtsi2ssl %eax, %xmm0 mulss .LC6(%rip), %xmm0 subss .LC7(%rip), %xmm0 movss %xmm0, (%rbx,%r13,4) incq %r13 jmp .L20 .L31: leaq .LC8(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT xorl %esi, %esi leaq 24(%rsp), %rdi call gettimeofday@PLT movl %r12d, %edx movq %rbx, %rsi movq %rbp, %rdi call compute_gold@PLT xorl %esi, %esi leaq 40(%rsp), %rdi movss %xmm0, 8(%rsp) call gettimeofday@PLT movq 48(%rsp), %rax subq 32(%rsp), %rax leaq .LC9(%rip), %rsi cvtsi2ssq %rax, %xmm1 movl $2, %edi movb $1, %al movaps %xmm1, %xmm0 divss .LC2(%rip), %xmm0 addss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT movl %r12d, %edx movq %rbx, %rsi movq %rbp, %rdi call _Z17compute_on_devicePfS_i leaq .LC10(%rip), %rsi movl $2, %edi movb $2, %al movaps %xmm0, %xmm2 cvtss2sd 8(%rsp), %xmm0 cvtss2sd %xmm2, %xmm1 movss %xmm2, 12(%rsp) call __printf_chk@PLT movss 8(%rsp), %xmm0 movss 12(%rsp), %xmm2 leaq .LC13(%rip), %rsi movss .LC12(%rip), %xmm1 subss %xmm2, %xmm0 divss 8(%rsp), %xmm0 andps .LC11(%rip), %xmm0 comiss %xmm0, %xmm1 ja .L30 leaq .LC14(%rip), %rsi .L30: movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movq %rbp, %rdi call free@PLT movq 56(%rsp), %rax subq %fs:40, %rax je .L25 call __stack_chk_fail@PLT .L25: addq $64, %rsp .cfi_def_cfa_offset 48 movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp free@PLT .cfi_endproc .LFE2030: .size _Z8run_testj, .-_Z8run_testj .section .rodata.str1.1 .LC15: .string "Usage: vector_dot_product <num elements> \n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2029: .cfi_startproc endbr64 pushq %rcx .cfi_def_cfa_offset 16 cmpl $2, %edi je .L33 movl $2, %edi leaq .LC15(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT xorl %edi, %edi call exit@PLT .L33: movq 8(%rsi), %rdi call atoi@PLT movl %eax, %edi call _Z8run_testj xorl %eax, %eax popq %rdx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2029: .size main, .-main .section .rodata.str1.1 .LC16: .string "_Z25vector_dot_product_kerneliPfS_S_Pi" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2060: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC16(%rip), %rdx movq %rax, %rdi leaq _Z25vector_dot_product_kerneliPfS_S_Pi(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2060: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC2: .long 1232348160 .align 4 .LC6: .long 805306368 .align 4 .LC7: .long 1056964608 .section .rodata.cst16,"aM",@progbits,16 .align 16 .LC11: .long 2147483647 .long 0 .long 0 .long 0 .section .rodata.cst4 .align 4 .LC12: .long 981668463 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z25vector_dot_product_kerneliPfS_S_Pi .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fe20000000a00 */ /*0030*/ BSSY B0, 0x150 ; /* 0x0000011000007945 */ /* 0x000fe20003800000 */ /*0040*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe200078e00ff */ /*0050*/ S2R R7, SR_TID.X ; /* 0x0000000000077919 */ /* 0x000e240000002100 */ /*0060*/ IMAD R0, R0, c[0x0][0x0], R7 ; /* 0x0000000000007a24 */ /* 0x001fca00078e0207 */ /*0070*/ ISETP.GE.U32.AND P0, PT, R0, c[0x0][0x160], PT ; /* 0x0000580000007a0c */ /* 0x000fda0003f06070 */ /*0080*/ @P0 BRA 0x140 ; /* 0x000000b000000947 */ /* 0x000fea0003800000 */ /*0090*/ MOV R6, RZ ; /* 0x000000ff00067202 */ /* 0x000fe40000000f00 */ /*00a0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x4 ; /* 0x00000004ff057424 */ /* 0x000fc800078e00ff */ /*00b0*/ IMAD.WIDE.U32 R2, R0, R5, c[0x0][0x168] ; /* 0x00005a0000027625 */ /* 0x000fc800078e0005 */ /*00c0*/ IMAD.WIDE.U32 R4, R0, R5, c[0x0][0x170] ; /* 0x00005c0000047625 */ /* 0x000fe400078e0005 */ /*00d0*/ LDG.E R2, [R2.64] ; /* 0x0000000602027981 */ /* 0x000ea8000c1e1900 */ /*00e0*/ LDG.E R5, [R4.64] ; /* 0x0000000604057981 */ /* 0x000ea2000c1e1900 */ /*00f0*/ MOV R9, c[0x0][0x0] ; /* 0x0000000000097a02 */ /* 0x000fca0000000f00 */ /*0100*/ IMAD R0, R9, c[0x0][0xc], R0 ; /* 0x0000030009007a24 */ /* 0x000fca00078e0200 */ /*0110*/ ISETP.GE.U32.AND P0, PT, R0, c[0x0][0x160], PT ; /* 0x0000580000007a0c */ /* 0x000fe20003f06070 */ /*0120*/ FFMA R6, R5, R2, R6 ; /* 0x0000000205067223 */ /* 0x004fd80000000006 */ /*0130*/ @!P0 BRA 0xa0 ; /* 0xffffff6000008947 */ /* 0x000fea000383ffff */ /*0140*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0150*/ ULDC UR4, c[0x0][0x0] ; /* 0x0000000000047ab9 */ /* 0x000fe20000000800 */ /*0160*/ STS [R7.X4], R6 ; /* 0x0000000607007388 */ /* 0x0001e20000004800 */ /*0170*/ USHF.R.U32.HI UR4, URZ, 0x1, UR4 ; /* 0x000000013f047899 */ /* 0x000fc60008011604 */ /*0180*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0190*/ ISETP.NE.AND P0, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f05270 */ /*01a0*/ ISETP.NE.AND P1, PT, RZ, UR4, PT ; /* 0x00000004ff007c0c */ /* 0x000fda000bf25270 */ /*01b0*/ @!P1 BRA 0x280 ; /* 0x000000c000009947 */ /* 0x000fea0003800000 */ /*01c0*/ IMAD.SHL.U32 R0, R7, 0x4, RZ ; /* 0x0000000407007824 */ /* 0x001fe200078e00ff */ /*01d0*/ MOV R3, UR4 ; /* 0x0000000400037c02 */ /* 0x000fc80008000f00 */ /*01e0*/ ISETP.GE.AND P1, PT, R7, R3, PT ; /* 0x000000030700720c */ /* 0x000fda0003f26270 */ /*01f0*/ @!P1 IMAD R2, R3, 0x4, R0 ; /* 0x0000000403029824 */ /* 0x000fe200078e0200 */ /*0200*/ @!P1 LDS R4, [R7.X4] ; /* 0x0000000007049984 */ /* 0x000fe20000004800 */ /*0210*/ SHF.R.U32.HI R3, RZ, 0x1, R3 ; /* 0x00000001ff037819 */ /* 0x000fc60000011603 */ /*0220*/ @!P1 LDS R5, [R2] ; /* 0x0000000002059984 */ /* 0x000e240000000800 */ /*0230*/ @!P1 FADD R4, R4, R5 ; /* 0x0000000504049221 */ /* 0x001fca0000000000 */ /*0240*/ @!P1 STS [R7.X4], R4 ; /* 0x0000000407009388 */ /* 0x0001e80000004800 */ /*0250*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0260*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fda0003f25270 */ /*0270*/ @P1 BRA 0x1e0 ; /* 0xffffff6000001947 */ /* 0x001fea000383ffff */ /*0280*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x001fea0003800000 */ /*0290*/ BSSY B0, 0x330 ; /* 0x0000009000007945 */ /* 0x000fe20003800000 */ /*02a0*/ MOV R2, c[0x0][0x180] ; /* 0x0000600000027a02 */ /* 0x000fe20000000f00 */ /*02b0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x184] ; /* 0x00006100ff037624 */ /* 0x000fe200078e00ff */ /*02c0*/ MOV R5, 0x1 ; /* 0x0000000100057802 */ /* 0x000fe40000000f00 */ /*02d0*/ IMAD.MOV.U32 R4, RZ, RZ, RZ ; /* 0x000000ffff047224 */ /* 0x000fe200078e00ff */ /*02e0*/ YIELD ; /* 0x0000000000007946 */ /* 0x000fe80003800000 */ /*02f0*/ ATOMG.E.CAS.STRONG.GPU PT, R0, [R2], R4, R5 ; /* 0x00000004020073a9 */ /* 0x000ea400001ee105 */ /*0300*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*0310*/ @P0 BRA 0x2d0 ; /* 0xffffffb000000947 */ /* 0x000fea000383ffff */ /*0320*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0330*/ MOV R4, c[0x0][0x178] ; /* 0x00005e0000047a02 */ /* 0x000fe20000000f00 */ /*0340*/ LDS R0, [RZ] ; /* 0x00000000ff007984 */ /* 0x000e220000000800 */ /*0350*/ MOV R5, c[0x0][0x17c] ; /* 0x00005f0000057a02 */ /* 0x000fca0000000f00 */ /*0360*/ LDG.E R7, [R4.64] ; /* 0x0000000604077981 */ /* 0x000e24000c1e1900 */ /*0370*/ FADD R7, R0, R7 ; /* 0x0000000700077221 */ /* 0x001fca0000000000 */ /*0380*/ STG.E [R4.64], R7 ; /* 0x0000000704007986 */ /* 0x000fe8000c101906 */ /*0390*/ ATOMG.E.EXCH.STRONG.GPU PT, RZ, [R2.64], RZ ; /* 0x000000ff02ff79a8 */ /* 0x000fe2000c1ee1c6 */ /*03a0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*03b0*/ BRA 0x3b0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*03c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*03f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0400*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0410*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0420*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0430*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0440*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0450*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0460*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0470*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdlib.h> #include <stdio.h> #include <sys/time.h> #include <time.h> #include <string.h> #include <math.h> #include <float.h> // includes, kernels #include "vector_dot_product_kernel.cu" void run_test(unsigned int); float compute_on_device(float *, float *,int); void check_for_error(char *); extern "C" float compute_gold( float *, float *, unsigned int); int main( int argc, char** argv) { if(argc != 2){ printf("Usage: vector_dot_product <num elements> \n"); exit(0); } unsigned int num_elements = atoi(argv[1]); run_test(num_elements); return 0; } /* Perform vector dot product on the CPU and the GPU and compare results for correctness. */ void run_test(unsigned int num_elements) { struct timeval start, stop; // Obtain the vector length unsigned int size = sizeof(float) * num_elements; // Allocate memory on the CPU for the input vectors A and B float *A = (float *)malloc(size); float *B = (float *)malloc(size); // Randomly generate input data. Initialize the input data to be floating point values between [-.5 , 5] printf("Generating random vectors with values between [-.5, .5]. \n"); srand(time(NULL)); for(unsigned int i = 0; i < num_elements; i++){ A[i] = (float)rand()/(float)RAND_MAX - 0.5; B[i] = (float)rand()/(float)RAND_MAX - 0.5; } printf("Generating dot product on the CPU. \n"); // Compute the reference solution on the CPU gettimeofday(&start, NULL); float reference = compute_gold(A, B, num_elements); gettimeofday(&stop, NULL); printf("CPU Execution time = %fus. \n", (float)(stop.tv_usec - start.tv_usec + (stop.tv_usec - start.tv_usec)/(float)1000000)); /* Edit this function to compute the result vector on the GPU. The result should be placed in the gpu_result variable. */ float gpu_result = compute_on_device(A, B, num_elements); /* Compare the CPU and GPU results. */ float threshold = 0.001; printf("Result on CPU: %f, result on GPU: %f. \n", reference, gpu_result); if(fabsf((reference - gpu_result)/reference) < threshold){ printf("TEST passed. \n"); } else{ printf("TEST failed. \n"); } // cleanup memory free(A); free(B); return; } /* Edit this function to compute the dot product on the device. */ float compute_on_device(float *A_on_host, float *B_on_host, int num_elements) { struct timeval start, stop; float *A_dev = NULL; float *B_dev = NULL; float *C_dev = NULL; hipMalloc( (void **)&A_dev, num_elements * sizeof(float) ); hipMalloc( (void **)&B_dev, num_elements * sizeof(float) ); hipMalloc( (void **)&C_dev, GRID_SIZE * sizeof(float) ); hipMemcpy( A_dev, A_on_host, num_elements * sizeof(float), hipMemcpyHostToDevice ); hipMemcpy( B_dev, B_on_host, num_elements * sizeof(float), hipMemcpyHostToDevice ); hipMemset( C_dev, 0.0f, GRID_SIZE * sizeof(float) ); dim3 dimBlock(BLOCK_SIZE, 1, 1); dim3 dimGrid(GRID_SIZE, 1); int *mutex = NULL; hipMalloc( (void **)&mutex, sizeof(int) ); hipMemset( mutex, 0, sizeof(int) ); printf("Starting Parallel Code \n"); gettimeofday(&start, NULL); vector_dot_product_kernel <<< dimGrid, dimBlock >>> (num_elements, A_dev, B_dev, C_dev, mutex); hipDeviceSynchronize(); gettimeofday(&stop, NULL); printf("GPU Execution time = %fus. \n", (float)(stop.tv_usec - start.tv_usec + (stop.tv_usec - start.tv_usec)/(float)1000000)); check_for_error("Error in Kernel execution"); float result; hipMemcpy( &result, C_dev, sizeof(float), hipMemcpyDeviceToHost ); hipFree(A_dev); hipFree(B_dev); hipFree(C_dev); return result; } /* This function checks for errors returned by the CUDA run time. */ void check_for_error(char *msg){ hipError_t err = hipGetLastError(); if(hipSuccess != err){ printf("CUDA ERROR: %s (%s). \n", msg, hipGetErrorString(err)); exit(EXIT_FAILURE); } }
.text .file "vector_dot_product.hip" .globl _Z40__device_stub__vector_dot_product_kerneliPfS_S_Pi # -- Begin function _Z40__device_stub__vector_dot_product_kerneliPfS_S_Pi .type _Z40__device_stub__vector_dot_product_kerneliPfS_S_Pi,@function _Z40__device_stub__vector_dot_product_kerneliPfS_S_Pi: # @_Z40__device_stub__vector_dot_product_kerneliPfS_S_Pi .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $144, %rsp .cfi_def_cfa_offset 192 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 12(%rsp), %rax movl %edi, (%rax) leaq 56(%rsp), %rdi movq %rsi, (%rdi) leaq 48(%rsp), %rsi movq %rdx, (%rsi) leaq 40(%rsp), %rdx movq %rcx, (%rdx) leaq 32(%rsp), %rcx movq %r8, (%rcx) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z25vector_dot_product_kerneliPfS_S_Pi, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $160, %rsp .cfi_adjust_cfa_offset -160 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z40__device_stub__vector_dot_product_kerneliPfS_S_Pi, .Lfunc_end0-_Z40__device_stub__vector_dot_product_kerneliPfS_S_Pi .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rax .cfi_def_cfa_offset 16 cmpl $2, %edi jne .LBB1_2 # %bb.1: movq 8(%rsi), %rdi callq atoi movl %eax, %edi callq _Z8run_testj xorl %eax, %eax popq %rcx .cfi_def_cfa_offset 8 retq .LBB1_2: .cfi_def_cfa_offset 16 movl $.Lstr, %edi callq puts@PLT xorl %edi, %edi callq exit .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function _Z8run_testj .LCPI2_0: .long 0x30000000 # float 4.65661287E-10 .LCPI2_1: .long 0xbf000000 # float -0.5 .LCPI2_2: .long 0x49742400 # float 1.0E+6 .LCPI2_4: .long 0x3a83126f # float 0.00100000005 .section .rodata.cst16,"aM",@progbits,16 .p2align 4, 0x0 .LCPI2_3: .long 0x7fffffff # float NaN .long 0x7fffffff # float NaN .long 0x7fffffff # float NaN .long 0x7fffffff # float NaN .text .globl _Z8run_testj .type _Z8run_testj,@function _Z8run_testj: # @_Z8run_testj .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $48, %rsp .cfi_def_cfa_offset 96 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movl %edi, %r15d leal (,%r15,4), %r14d movq %r14, %rdi callq malloc movq %rax, %rbx movq %r14, %rdi callq malloc movq %rax, %r14 movl $.Lstr.1, %edi callq puts@PLT xorl %edi, %edi callq time movl %eax, %edi callq srand testl %r15d, %r15d je .LBB2_3 # %bb.1: # %.lr.ph.preheader movl %r15d, %r12d xorl %r13d, %r13d .LBB2_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 callq rand xorps %xmm0, %xmm0 cvtsi2ss %eax, %xmm0 movss .LCPI2_0(%rip), %xmm1 # xmm1 = mem[0],zero,zero,zero mulss %xmm1, %xmm0 movss .LCPI2_1(%rip), %xmm1 # xmm1 = mem[0],zero,zero,zero addss %xmm1, %xmm0 movss %xmm0, (%rbx,%r13,4) callq rand xorps %xmm0, %xmm0 cvtsi2ss %eax, %xmm0 mulss .LCPI2_0(%rip), %xmm0 addss .LCPI2_1(%rip), %xmm0 movss %xmm0, (%r14,%r13,4) incq %r13 cmpq %r13, %r12 jne .LBB2_2 .LBB2_3: # %._crit_edge movl $.Lstr.2, %edi callq puts@PLT leaq 32(%rsp), %r12 movq %r12, %rdi xorl %esi, %esi callq gettimeofday movq %rbx, %rdi movq %r14, %rsi movl %r15d, %edx callq compute_gold movss %xmm0, 8(%rsp) # 4-byte Spill leaq 16(%rsp), %r13 movq %r13, %rdi xorl %esi, %esi callq gettimeofday movq 8(%r13), %rax subq 8(%r12), %rax xorps %xmm0, %xmm0 cvtsi2ss %rax, %xmm0 movaps %xmm0, %xmm1 divss .LCPI2_2(%rip), %xmm1 addss %xmm0, %xmm1 xorps %xmm0, %xmm0 cvtss2sd %xmm1, %xmm0 movl $.L.str.3, %edi movb $1, %al callq printf movq %rbx, %rdi movq %r14, %rsi movl %r15d, %edx callq _Z17compute_on_devicePfS_i movaps %xmm0, %xmm1 movss %xmm0, 12(%rsp) # 4-byte Spill xorps %xmm0, %xmm0 cvtss2sd 8(%rsp), %xmm0 # 4-byte Folded Reload cvtss2sd %xmm1, %xmm1 movl $.L.str.4, %edi movb $2, %al callq printf movss 8(%rsp), %xmm1 # 4-byte Reload # xmm1 = mem[0],zero,zero,zero movaps %xmm1, %xmm0 subss 12(%rsp), %xmm0 # 4-byte Folded Reload divss %xmm1, %xmm0 andps .LCPI2_3(%rip), %xmm0 movss .LCPI2_4(%rip), %xmm1 # xmm1 = mem[0],zero,zero,zero ucomiss %xmm0, %xmm1 movl $.Lstr.4, %eax movl $.Lstr.3, %edi cmovaq %rax, %rdi callq puts@PLT movq %rbx, %rdi callq free movq %r14, %rdi addq $48, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 jmp free # TAILCALL .Lfunc_end2: .size _Z8run_testj, .Lfunc_end2-_Z8run_testj .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function _Z17compute_on_devicePfS_i .LCPI3_0: .long 0x49742400 # float 1.0E+6 .text .globl _Z17compute_on_devicePfS_i .type _Z17compute_on_devicePfS_i,@function _Z17compute_on_devicePfS_i: # @_Z17compute_on_devicePfS_i .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $88, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, 32(%rsp) # 8-byte Spill movq %rdi, %r12 xorl %r14d, %r14d leaq 24(%rsp), %rbx movq %r14, (%rbx) leaq 16(%rsp), %rbp movq %r14, (%rbp) movq %rsp, %r15 movq %r14, (%r15) movl %edx, 12(%rsp) # 4-byte Spill movslq %edx, %r13 shlq $2, %r13 movq %rbx, %rdi movq %r13, %rsi callq hipMalloc movq %rbp, %rdi movq %r13, %rsi callq hipMalloc movl $512, %esi # imm = 0x200 movq %r15, %rdi callq hipMalloc movq (%rbx), %rdi movq %r12, %rsi movq %r13, %rdx movl $1, %ecx callq hipMemcpy movq (%rbp), %rdi movq 32(%rsp), %rsi # 8-byte Reload movq %r13, %rdx movl $1, %ecx callq hipMemcpy movq (%r15), %rdi movl $512, %edx # imm = 0x200 xorl %esi, %esi callq hipMemset leaq 40(%rsp), %rbx movq %r14, (%rbx) movl $4, %esi movq %rbx, %rdi callq hipMalloc movq (%rbx), %rdi movl $4, %edx xorl %esi, %esi callq hipMemset movl $.Lstr.5, %edi callq puts@PLT leaq 56(%rsp), %rdi xorl %esi, %esi callq gettimeofday movabsq $4294967424, %rdi # imm = 0x100000080 leaq 128(%rdi), %rdx movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB3_2 # %bb.1: movq 24(%rsp), %rsi movq 16(%rsp), %rdx movq (%rsp), %rcx movq 40(%rsp), %r8 movl 12(%rsp), %edi # 4-byte Reload callq _Z40__device_stub__vector_dot_product_kerneliPfS_S_Pi .LBB3_2: callq hipDeviceSynchronize leaq 72(%rsp), %rbx movq %rbx, %rdi xorl %esi, %esi callq gettimeofday movq 8(%rbx), %rax subq 64(%rsp), %rax cvtsi2ss %rax, %xmm0 movaps %xmm0, %xmm1 divss .LCPI3_0(%rip), %xmm1 addss %xmm0, %xmm1 xorps %xmm0, %xmm0 cvtss2sd %xmm1, %xmm0 movl $.L.str.8, %edi movb $1, %al callq printf movl $.L.str.9, %edi callq _Z15check_for_errorPc movq (%rsp), %rsi leaq 52(%rsp), %rbx movl $4, %edx movq %rbx, %rdi movl $2, %ecx callq hipMemcpy movq 24(%rsp), %rdi callq hipFree movq 16(%rsp), %rdi callq hipFree movq (%rsp), %rdi callq hipFree movss (%rbx), %xmm0 # xmm0 = mem[0],zero,zero,zero addq $88, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end3: .size _Z17compute_on_devicePfS_i, .Lfunc_end3-_Z17compute_on_devicePfS_i .cfi_endproc # -- End function .globl _Z15check_for_errorPc # -- Begin function _Z15check_for_errorPc .type _Z15check_for_errorPc,@function _Z15check_for_errorPc: # @_Z15check_for_errorPc .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx callq hipGetLastError testl %eax, %eax jne .LBB4_2 # %bb.1: popq %rbx .cfi_def_cfa_offset 8 retq .LBB4_2: .cfi_def_cfa_offset 16 movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %edi movq %rbx, %rsi movq %rax, %rdx xorl %eax, %eax callq printf movl $1, %edi callq exit .Lfunc_end4: .size _Z15check_for_errorPc, .Lfunc_end4-_Z15check_for_errorPc .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB5_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB5_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z25vector_dot_product_kerneliPfS_S_Pi, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end5: .size __hip_module_ctor, .Lfunc_end5-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB6_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB6_2: retq .Lfunc_end6: .size __hip_module_dtor, .Lfunc_end6-__hip_module_dtor .cfi_endproc # -- End function .type _Z25vector_dot_product_kerneliPfS_S_Pi,@object # @_Z25vector_dot_product_kerneliPfS_S_Pi .section .rodata,"a",@progbits .globl _Z25vector_dot_product_kerneliPfS_S_Pi .p2align 3, 0x0 _Z25vector_dot_product_kerneliPfS_S_Pi: .quad _Z40__device_stub__vector_dot_product_kerneliPfS_S_Pi .size _Z25vector_dot_product_kerneliPfS_S_Pi, 8 .type .L.str.3,@object # @.str.3 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.3: .asciz "CPU Execution time = %fus. \n" .size .L.str.3, 29 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz "Result on CPU: %f, result on GPU: %f. \n" .size .L.str.4, 40 .type .L.str.8,@object # @.str.8 .L.str.8: .asciz "GPU Execution time = %fus. \n" .size .L.str.8, 29 .type .L.str.9,@object # @.str.9 .L.str.9: .asciz "Error in Kernel execution" .size .L.str.9, 26 .type .L.str.10,@object # @.str.10 .L.str.10: .asciz "CUDA ERROR: %s (%s). \n" .size .L.str.10, 23 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z25vector_dot_product_kerneliPfS_S_Pi" .size .L__unnamed_1, 39 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "Usage: vector_dot_product <num elements> " .size .Lstr, 42 .type .Lstr.1,@object # @str.1 .Lstr.1: .asciz "Generating random vectors with values between [-.5, .5]. " .size .Lstr.1, 58 .type .Lstr.2,@object # @str.2 .Lstr.2: .asciz "Generating dot product on the CPU. " .size .Lstr.2, 36 .type .Lstr.3,@object # @str.3 .Lstr.3: .asciz "TEST failed. " .size .Lstr.3, 14 .type .Lstr.4,@object # @str.4 .Lstr.4: .asciz "TEST passed. " .size .Lstr.4, 14 .type .Lstr.5,@object # @str.5 .Lstr.5: .asciz "Starting Parallel Code " .size .Lstr.5, 24 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z40__device_stub__vector_dot_product_kerneliPfS_S_Pi .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z25vector_dot_product_kerneliPfS_S_Pi .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z25vector_dot_product_kerneliPfS_S_Pi ; -- Begin function _Z25vector_dot_product_kerneliPfS_S_Pi .globl _Z25vector_dot_product_kerneliPfS_S_Pi .p2align 8 .type _Z25vector_dot_product_kerneliPfS_S_Pi,@function _Z25vector_dot_product_kerneliPfS_S_Pi: ; @_Z25vector_dot_product_kerneliPfS_S_Pi ; %bb.0: s_clause 0x2 s_load_b32 s2, s[0:1], 0x34 s_load_b32 s3, s[0:1], 0x0 s_load_b256 s[4:11], s[0:1], 0x8 s_add_u32 s0, s0, 40 s_addc_u32 s1, s1, 0 v_mov_b32_e32 v3, 0 s_mov_b32 s12, exec_lo s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] v_cmpx_gt_u32_e64 s3, v1 s_cbranch_execz .LBB0_4 ; %bb.1: ; %.lr.ph.preheader s_load_b32 s1, s[0:1], 0x0 v_mov_b32_e32 v2, 0 s_mov_b32 s0, 0 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v3, v2 s_waitcnt lgkmcnt(0) s_mul_i32 s1, s1, s2 .LBB0_2: ; %.lr.ph ; =>This Inner Loop Header: Depth=1 v_lshlrev_b64 v[4:5], 2, v[1:2] v_add_nc_u32_e32 v1, s1, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, s4, v4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v5, vcc_lo v_add_co_u32 v4, vcc_lo, s6, v4 v_add_co_ci_u32_e32 v5, vcc_lo, s7, v5, vcc_lo v_cmp_le_u32_e32 vcc_lo, s3, v1 global_load_b32 v6, v[6:7], off global_load_b32 v4, v[4:5], off s_or_b32 s0, vcc_lo, s0 s_waitcnt vmcnt(0) v_fmac_f32_e32 v3, v6, v4 s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_2 ; %bb.3: ; %Flow50 s_or_b32 exec_lo, exec_lo, s0 .LBB0_4: ; %Flow51 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s12 v_lshlrev_b32_e32 v1, 2, v0 s_cmp_lt_u32 s2, 2 ds_store_b32 v1, v3 s_waitcnt lgkmcnt(0) s_barrier .LBB0_5: ; %Flow51 ; =>This Inner Loop Header: Depth=1 buffer_gl0_inv s_cbranch_scc1 .LBB0_9 ; %bb.6: ; %.lr.ph33 ; in Loop: Header=BB0_5 Depth=1 s_lshr_b32 s0, s2, 1 s_mov_b32 s1, exec_lo v_cmpx_gt_u32_e64 s0, v0 s_cbranch_execz .LBB0_8 ; %bb.7: ; in Loop: Header=BB0_5 Depth=1 v_lshl_add_u32 v2, s0, 2, v1 ds_load_b32 v2, v2 ds_load_b32 v3, v1 s_waitcnt lgkmcnt(0) v_add_f32_e32 v2, v2, v3 ds_store_b32 v1, v2 .LBB0_8: ; in Loop: Header=BB0_5 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_waitcnt lgkmcnt(0) s_barrier s_cmp_lt_u32 s2, 4 s_mov_b32 s2, s0 s_branch .LBB0_5 .LBB0_9: ; %._crit_edge34 s_mov_b32 s0, 0 s_mov_b32 s1, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB0_13 ; %bb.10: ; %.preheader.preheader v_dual_mov_b32 v0, 1 :: v_dual_mov_b32 v1, 0 .LBB0_11: ; %.preheader ; =>This Inner Loop Header: Depth=1 global_atomic_cmpswap_b32 v2, v1, v[0:1], s[10:11] glc s_waitcnt vmcnt(0) v_cmp_eq_u32_e32 vcc_lo, 0, v2 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_11 ; %bb.12: ; %_Z4lockPi.exit s_or_b32 exec_lo, exec_lo, s0 v_mov_b32_e32 v0, 0 global_load_b32 v1, v0, s[8:9] ds_load_b32 v2, v0 s_waitcnt vmcnt(0) lgkmcnt(0) v_add_f32_e32 v1, v2, v1 global_store_b32 v0, v1, s[8:9] global_atomic_swap_b32 v0, v0, s[10:11] .LBB0_13: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z25vector_dot_product_kerneliPfS_S_Pi .amdhsa_group_segment_fixed_size 1024 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 296 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 8 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z25vector_dot_product_kerneliPfS_S_Pi, .Lfunc_end0-_Z25vector_dot_product_kerneliPfS_S_Pi ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 440 ; NumSgprs: 18 ; NumVgprs: 8 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 1024 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 8 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 4 .value_kind: by_value - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 24 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 32 .size: 8 .value_kind: global_buffer - .offset: 40 .size: 4 .value_kind: hidden_block_count_x - .offset: 44 .size: 4 .value_kind: hidden_block_count_y - .offset: 48 .size: 4 .value_kind: hidden_block_count_z - .offset: 52 .size: 2 .value_kind: hidden_group_size_x - .offset: 54 .size: 2 .value_kind: hidden_group_size_y - .offset: 56 .size: 2 .value_kind: hidden_group_size_z - .offset: 58 .size: 2 .value_kind: hidden_remainder_x - .offset: 60 .size: 2 .value_kind: hidden_remainder_y - .offset: 62 .size: 2 .value_kind: hidden_remainder_z - .offset: 80 .size: 8 .value_kind: hidden_global_offset_x - .offset: 88 .size: 8 .value_kind: hidden_global_offset_y - .offset: 96 .size: 8 .value_kind: hidden_global_offset_z - .offset: 104 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 1024 .kernarg_segment_align: 8 .kernarg_segment_size: 296 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z25vector_dot_product_kerneliPfS_S_Pi .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z25vector_dot_product_kerneliPfS_S_Pi.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 8 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
9b601cd0a8a41c9434d1c6c13203e168ef876b35
#include <stdio.h> #include <vector> __global__ void add_kernel(int *a, int *b, int *c) { *c = *a + *b; } //template <typename T> //struct Matrix { // int width; // int height; // std::vector<T> data; //}; // //template <> //struct Matrix { // int width; // int height; // std::vector<float> data; //}; #define BS 2 typedef struct { int width; int height; int stride; float *data; } Matrix; // run inner GPU threads __device__ float GetElement(Matrix mat, int row, int col) { return mat.data[row * mat.width + col]; } __device__ void SetElement(Matrix mat, int row, int col, float val) { mat.data[row * mat.stride + col] = val; } __device__ Matrix GetSubMatrix(Matrix mat, int row, int col) { Matrix subx; subx.width = subx.height = BS; subx.stride = mat.stride; subx.data = &mat.data[row * BS * mat.width + col * BS]; return subx; } // kernel __global__ void KDot(Matrix A, Matrix B, Matrix C) { int block_row = blockIdx.y; int block_col = blockIdx.x; // in RK(inner register in each thread) float res = 0; // b * b sub matrix Matrix csub = GetSubMatrix(C, block_row, block_col); int row = threadIdx.y; int col = threadIdx.x; for (int k = 0; k < A.width / BS; k++) { Matrix asub = GetSubMatrix(A, block_row, k); Matrix bsub = GetSubMatrix(B, k, block_col); // shm set __shared__ float a_shm[BS][BS]; __shared__ float b_shm[BS][BS]; // each thread load an element from global memory only once a_shm[row][col] = GetElement(asub, row, col); b_shm[row][col] = GetElement(bsub, row, col); __syncthreads(); // sync all threads ensure all elements in sub matrix are stored to shm // compute this op for (int e = 0; e < BS; e++) { res += a_shm[row][e] * b_shm[e][col]; } __syncthreads(); } SetElement(csub, row, col, res); } // call the kernel void MatMul(const Matrix A, const Matrix B, Matrix C) { dim3 dim_block(BS, BS); // block internal dim3 dim_grid(A.height / BS, B.width / BS); Matrix d_A, d_B, d_C; d_A.width = A.width; d_A.height = A.height; d_A.stride = A.stride; // only zcopy 'data' field to GPU memory size_t size = d_A.width * d_A.height * sizeof(float); cudaError_t err = cudaMalloc(&d_A.data, size); if (err) { printf("Error while allocate matrix A ==> %s\n", cudaGetErrorString(err)); exit(-1); } // pointer to dest, pointer to src, size, type cudaMemcpy(d_A.data, A.data, size, cudaMemcpyHostToDevice); d_B.width = B.width; d_B.height = B.height; d_B.stride = B.stride; // only zcopy 'data' field to GPU memory size = d_B.width * d_B.height * sizeof(float); err = cudaMalloc(&d_B.data, size); if (err) { printf("Error while allocate matrix B ==> %s\n", cudaGetErrorString(err)); exit(-1); } // pointer to dest, pointer to src, size, type cudaMemcpy(d_B.data, B.data, size, cudaMemcpyHostToDevice); d_C.width = C.width; d_C.height = C.height; d_C.stride = C.stride; // only zcopy 'data' field to GPU memory size = d_C.width * d_C.height * sizeof(float); err = cudaMalloc(&d_C.data, size); if (err) { printf("Error while allocate matrix C ==> %s\n", cudaGetErrorString(err)); exit(-1); } // invoke kernel KDot<<<dim_grid, dim_block>>>(d_A, d_B, d_C); err = cudaThreadSynchronize(); if (err) { printf("Error while launch kernel ==> %s\n", cudaGetErrorString(err)); } // zcopy result to host when computation done err = cudaMemcpy(C.data, d_C.data, size, cudaMemcpyDeviceToHost); if (err) { printf("Error while copy result to host memory ==> %s\n", cudaGetErrorString(err)); } // free all these memory finally cudaFree(d_A.data); cudaFree(d_B.data); cudaFree(d_C.data); } int main() { Matrix A, B, C; // A[6 * 5] B[5 * 6] C[6 * 6] A.width = A.stride = B.height = 4; A.height = B.stride = B.width = 6; C.width = C.height = C.stride = 6; // allocate memory for these matrices A.data = (float*)malloc(A.width * A.height * sizeof(float)); B.data = (float*)malloc(B.width * B.height * sizeof(float)); C.data = (float*)malloc(C.width * C.height * sizeof(float)); // initialize A B to I[M * N] for (int i = 0; i < A.height; i++) { for (int j = 0; j < A.width; j++) { A.data[i * A.width + j] = 1; } } for (int i = 0; i < B.height; i++) { for (int j = 0; j < B.width; j++) { B.data[i * B.width + j] = 1; } } MatMul(A, B, C); printf("res: \n"); // print out the result for (int i = 0; i < C.height; i++) { for (int j = 0; j < C.width; j++) { printf("%.1f ", C.data[i * C.width + j]); } printf("\n"); } return 0; }
.file "tmpxft_0024a099_00000000-6_kernel.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2903: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2903: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z10GetElement6Matrixii .type _Z10GetElement6Matrixii, @function _Z10GetElement6Matrixii: .LFB2896: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE2896: .size _Z10GetElement6Matrixii, .-_Z10GetElement6Matrixii .globl _Z10SetElement6Matrixiif .type _Z10SetElement6Matrixiif, @function _Z10SetElement6Matrixiif: .LFB2897: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE2897: .size _Z10SetElement6Matrixiif, .-_Z10SetElement6Matrixiif .globl _Z12GetSubMatrix6Matrixii .type _Z12GetSubMatrix6Matrixii, @function _Z12GetSubMatrix6Matrixii: .LFB2898: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE2898: .size _Z12GetSubMatrix6Matrixii, .-_Z12GetSubMatrix6Matrixii .globl _Z34__device_stub__Z10add_kernelPiS_S_PiS_S_ .type _Z34__device_stub__Z10add_kernelPiS_S_PiS_S_, @function _Z34__device_stub__Z10add_kernelPiS_S_PiS_S_: .LFB2925: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rdx, 8(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 8(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L8 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z10add_kernelPiS_S_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L8: movq 120(%rsp), %rax subq %fs:40, %rax je .L10 call __stack_chk_fail@PLT .L10: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2925: .size _Z34__device_stub__Z10add_kernelPiS_S_PiS_S_, .-_Z34__device_stub__Z10add_kernelPiS_S_PiS_S_ .globl _Z10add_kernelPiS_S_ .type _Z10add_kernelPiS_S_, @function _Z10add_kernelPiS_S_: .LFB2926: .cfi_startproc endbr64 jmp _Z34__device_stub__Z10add_kernelPiS_S_PiS_S_ .cfi_endproc .LFE2926: .size _Z10add_kernelPiS_S_, .-_Z10add_kernelPiS_S_ .globl _Z32__device_stub__Z4KDot6MatrixS_S_R6MatrixS0_S0_ .type _Z32__device_stub__Z4KDot6MatrixS_S_R6MatrixS0_S0_, @function _Z32__device_stub__Z4KDot6MatrixS_S_R6MatrixS0_S0_: .LFB2927: .cfi_startproc endbr64 subq $104, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax leaq 8(%rsp), %rcx movq %rdi, 64(%rsp) movabsq $4294967297, %rax movq %rsi, 72(%rsp) leaq 16(%rsp), %rdi leaq 28(%rsp), %rsi movq %rdx, 80(%rsp) movq %rsp, %rdx movq %rax, 16(%rsp) movl $1, 24(%rsp) movq %rax, 28(%rsp) movl $1, 36(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L14 pushq 8(%rsp) .cfi_def_cfa_offset 120 leaq _Z4KDot6MatrixS_S_(%rip), %rdi pushq 8(%rsp) .cfi_def_cfa_offset 128 movq 44(%rsp), %rcx movl 52(%rsp), %r8d movq 32(%rsp), %rsi movl 40(%rsp), %edx leaq 80(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 120 popq %rdx .cfi_def_cfa_offset 112 .L14: movq 88(%rsp), %rax subq %fs:40, %rax je .L16 call __stack_chk_fail@PLT .L16: addq $104, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2927: .size _Z32__device_stub__Z4KDot6MatrixS_S_R6MatrixS0_S0_, .-_Z32__device_stub__Z4KDot6MatrixS_S_R6MatrixS0_S0_ .globl _Z4KDot6MatrixS_S_ .type _Z4KDot6MatrixS_S_, @function _Z4KDot6MatrixS_S_: .LFB2928: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq 64(%rsp), %rdx leaq 40(%rsp), %rsi leaq 16(%rsp), %rdi call _Z32__device_stub__Z4KDot6MatrixS_S_R6MatrixS0_S0_ popq %rdx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2928: .size _Z4KDot6MatrixS_S_, .-_Z4KDot6MatrixS_S_ .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "Error while allocate matrix A ==> %s\n" .LC1: .string "Error while allocate matrix B ==> %s\n" .LC2: .string "Error while allocate matrix C ==> %s\n" .LC3: .string "Error while launch kernel ==> %s\n" .LC4: .string "Error while copy result to host memory ==> %s\n" .text .globl _Z6MatMul6MatrixS_S_ .type _Z6MatMul6MatrixS_S_, @function _Z6MatMul6MatrixS_S_: .LFB2899: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movl $2, %esi pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 subq $184, %rsp .cfi_def_cfa_offset 208 movq %fs:40, %rax movq %rax, 168(%rsp) xorl %eax, %eax movl 212(%rsp), %ecx movabsq $8589934594, %rax movl 232(%rsp), %ebx movq %rax, (%rsp) movl 208(%rsp), %ebp leaq 40(%rsp), %rdi movl %ecx, %eax movl $1, 8(%rsp) cltd movl %ebp, 24(%rsp) imull %ecx, %ebp idivl %esi movl $1, 20(%rsp) movl %ecx, 28(%rsp) movslq %ebp, %rbp salq $2, %rbp movl %eax, 12(%rsp) movl %ebx, %eax cltd idivl %esi movq %rbp, %rsi movl %eax, 16(%rsp) movl 216(%rsp), %eax movl %eax, 32(%rsp) call cudaMalloc@PLT testl %eax, %eax je .L21 movl %eax, %edi call cudaGetErrorString@PLT leaq .LC0(%rip), %rsi movq %rax, %rdx jmp .L35 .L21: movq 224(%rsp), %rsi movq 40(%rsp), %rdi movl $1, %ecx movq %rbp, %rdx call cudaMemcpy@PLT movl %ebx, 48(%rsp) leaq 64(%rsp), %rdi movq 236(%rsp), %rax imull 236(%rsp), %ebx movq %rax, 52(%rsp) movslq %ebx, %rbx salq $2, %rbx movq %rbx, %rsi call cudaMalloc@PLT movl %eax, %edi testl %eax, %eax je .L22 call cudaGetErrorString@PLT leaq .LC1(%rip), %rsi movq %rax, %rdx .L35: movl $2, %edi xorl %eax, %eax call __printf_chk@PLT orl $-1, %edi call exit@PLT .L22: movq 248(%rsp), %rsi movq 64(%rsp), %rdi movq %rbx, %rdx movl $1, %ecx call cudaMemcpy@PLT movl 256(%rsp), %ebx leaq 88(%rsp), %rdi movl 260(%rsp), %eax movl 264(%rsp), %edx movl %ebx, 72(%rsp) imull %eax, %ebx movl %eax, 76(%rsp) movl %edx, 80(%rsp) movslq %ebx, %rbx salq $2, %rbx movq %rbx, %rsi call cudaMalloc@PLT movl %eax, %edi testl %eax, %eax je .L23 call cudaGetErrorString@PLT leaq .LC2(%rip), %rsi movq %rax, %rdx jmp .L35 .L23: movl 8(%rsp), %ecx movq (%rsp), %rdx xorl %r9d, %r9d xorl %r8d, %r8d movq 12(%rsp), %rdi movl 20(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L24 movq 40(%rsp), %rax movups 24(%rsp), %xmm0 leaq 144(%rsp), %rdx leaq 120(%rsp), %rsi movups 48(%rsp), %xmm1 movups 72(%rsp), %xmm2 leaq 96(%rsp), %rdi movq %rax, 112(%rsp) movq 64(%rsp), %rax movups %xmm0, 96(%rsp) movq %rax, 136(%rsp) movq 88(%rsp), %rax movups %xmm1, 120(%rsp) movq %rax, 160(%rsp) movups %xmm2, 144(%rsp) call _Z32__device_stub__Z4KDot6MatrixS_S_R6MatrixS0_S0_ .L24: call cudaThreadSynchronize@PLT movl %eax, %edi testl %eax, %eax je .L25 call cudaGetErrorString@PLT leaq .LC3(%rip), %rsi movl $2, %edi movq %rax, %rdx xorl %eax, %eax call __printf_chk@PLT .L25: movq 272(%rsp), %rdi movq 88(%rsp), %rsi movl $2, %ecx movq %rbx, %rdx call cudaMemcpy@PLT movl %eax, %edi testl %eax, %eax je .L26 call cudaGetErrorString@PLT leaq .LC4(%rip), %rsi movl $2, %edi movq %rax, %rdx xorl %eax, %eax call __printf_chk@PLT .L26: movq 40(%rsp), %rdi call cudaFree@PLT movq 64(%rsp), %rdi call cudaFree@PLT movq 88(%rsp), %rdi call cudaFree@PLT movq 168(%rsp), %rax subq %fs:40, %rax je .L27 call __stack_chk_fail@PLT .L27: addq $184, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2899: .size _Z6MatMul6MatrixS_S_, .-_Z6MatMul6MatrixS_S_ .section .rodata.str1.1 .LC6: .string "res: \n" .LC7: .string "%.1f " .LC8: .string "\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2900: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movl $96, %edi pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 subq $80, %rsp .cfi_def_cfa_offset 128 call malloc@PLT movl $96, %edi movq %rax, %rbx call malloc@PLT movl $144, %edi movq %rax, %r12 call malloc@PLT movss .LC5(%rip), %xmm0 movq %rbx, %rcx xorl %edx, %edx movq %rax, %rbp .L37: xorl %eax, %eax .L38: movss %xmm0, (%rcx,%rax,4) incq %rax cmpq $4, %rax jne .L38 addl $4, %edx addq $16, %rcx cmpl $24, %edx jne .L37 movq %r12, %rcx xorl %edx, %edx .L39: xorl %eax, %eax .L40: movss %xmm0, (%rcx,%rax,4) incq %rax cmpq $6, %rax jne .L40 addl $6, %edx addq $24, %rcx cmpl $24, %edx jne .L39 movabsq $25769803780, %rax movl $4, 16(%rsp) subq $80, %rsp .cfi_def_cfa_offset 208 leaq .LC7(%rip), %r14 movq %rax, 88(%rsp) movabsq $17179869190, %rax movq %rax, 112(%rsp) movabsq $25769803782, %rax movq %rax, 136(%rsp) movl $6, 120(%rsp) movl $6, 144(%rsp) movups 112(%rsp), %xmm2 movups 136(%rsp), %xmm1 movups 88(%rsp), %xmm3 movq %r12, 40(%rsp) xorl %r12d, %r12d movups %xmm2, 24(%rsp) movups %xmm1, 48(%rsp) movups %xmm3, (%rsp) movq %rbp, 64(%rsp) movq %rbx, 16(%rsp) call _Z6MatMul6MatrixS_S_ addq $80, %rsp .cfi_def_cfa_offset 128 movl $2, %edi xorl %eax, %eax leaq .LC6(%rip), %rsi call __printf_chk@PLT .L42: imulq $24, %r12, %r13 xorl %ebx, %ebx addq %rbp, %r13 .L43: cvtss2sd 0(%r13,%rbx,4), %xmm0 movq %r14, %rsi movl $2, %edi movb $1, %al call __printf_chk@PLT incq %rbx cmpq $6, %rbx jne .L43 leaq .LC8(%rip), %rsi movl $2, %edi xorl %eax, %eax incq %r12 call __printf_chk@PLT cmpq $6, %r12 jne .L42 addq $80, %rsp .cfi_def_cfa_offset 48 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2900: .size main, .-main .section .rodata.str1.1 .LC9: .string "_Z4KDot6MatrixS_S_" .LC10: .string "_Z10add_kernelPiS_S_" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2930: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC9(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z4KDot6MatrixS_S_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC10(%rip), %rdx orl $-1, %r8d leaq _Z10add_kernelPiS_S_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2930: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC5: .long 1065353216 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z4KDot6MatrixS_S_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_TID.Y ; /* 0x0000000000007919 */ /* 0x000e220000002200 */ /*0020*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff027624 */ /* 0x000fe200078e00ff */ /*0030*/ S2UR UR6, SR_CTAID.Y ; /* 0x00000000000679c3 */ /* 0x000e620000002600 */ /*0040*/ ULDC.64 UR10, c[0x0][0x118] ; /* 0x00004600000a7ab9 */ /* 0x000fe20000000a00 */ /*0050*/ S2R R15, SR_TID.X ; /* 0x00000000000f7919 */ /* 0x000ea20000002100 */ /*0060*/ IMAD.MOV.U32 R17, RZ, RZ, RZ ; /* 0x000000ffff117224 */ /* 0x000fe200078e00ff */ /*0070*/ ISETP.GE.AND P0, PT, R2.reuse, 0x2, PT ; /* 0x000000020200780c */ /* 0x040fe40003f06270 */ /*0080*/ LEA.HI R2, R2, c[0x0][0x160], RZ, 0x1 ; /* 0x0000580002027a11 */ /* 0x000fe400078f08ff */ /*0090*/ S2UR UR7, SR_CTAID.X ; /* 0x00000000000779c3 */ /* 0x000ef20000002500 */ /*00a0*/ @!P0 BRA 0x810 ; /* 0x0000076000008947 */ /* 0x00afea0003800000 */ /*00b0*/ SHF.R.S32.HI R2, RZ, 0x1, R2 ; /* 0x00000001ff027819 */ /* 0x000fe20000011402 */ /*00c0*/ ULDC UR5, c[0x0][0x160] ; /* 0x0000580000057ab9 */ /* 0x000fe20000000800 */ /*00d0*/ IMAD R14, R0, 0x2, R15 ; /* 0x00000002000e7824 */ /* 0x005fe200078e020f */ /*00e0*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fe20008000000 */ /*00f0*/ IADD3 R3, R2, -0x1, RZ ; /* 0xffffffff02037810 */ /* 0x000fe20007ffe0ff */ /*0100*/ IMAD.SHL.U32 R16, R0, 0x8, RZ ; /* 0x0000000800107824 */ /* 0x000fe200078e00ff */ /*0110*/ LOP3.LUT R19, R2, 0x3, RZ, 0xc0, !PT ; /* 0x0000000302137812 */ /* 0x000fe200078ec0ff */ /*0120*/ UIMAD UR5, UR6, UR5, URZ ; /* 0x00000005060572a4 */ /* 0x000fe2000f8e023f */ /*0130*/ ISETP.GE.U32.AND P1, PT, R3, 0x3, PT ; /* 0x000000030300780c */ /* 0x000fe20003f26070 */ /*0140*/ IMAD.MOV.U32 R17, RZ, RZ, RZ ; /* 0x000000ffff117224 */ /* 0x000fe200078e00ff */ /*0150*/ ISETP.NE.AND P0, PT, R19, RZ, PT ; /* 0x000000ff1300720c */ /* 0x000fe20003f05270 */ /*0160*/ IMAD R16, R15, 0x4, R16 ; /* 0x000000040f107824 */ /* 0x000fe200078e0210 */ /*0170*/ SHF.R.S32.HI R18, RZ, 0x1f, R14 ; /* 0x0000001fff127819 */ /* 0x000fd2000001140e */ /*0180*/ @!P1 BRA 0x600 ; /* 0x0000047000009947 */ /* 0x000fea0003800000 */ /*0190*/ USHF.L.U32 UR8, UR7, 0x1, URZ ; /* 0x0000000107087899 */ /* 0x000fe2000800063f */ /*01a0*/ IMAD.MOV.U32 R20, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff147624 */ /* 0x000fe200078e00ff */ /*01b0*/ ULEA UR4, UR5, 0x6, 0x1 ; /* 0x0000000605047891 */ /* 0x000fe2000f8e083f */ /*01c0*/ IMAD.IADD R21, R19, 0x1, -R2 ; /* 0x0000000113157824 */ /* 0x000fe400078e0a02 */ /*01d0*/ IMAD.MOV.U32 R17, RZ, RZ, RZ ; /* 0x000000ffff117224 */ /* 0x000fe400078e00ff */ /*01e0*/ IMAD.SHL.U32 R23, R20, 0x2, RZ ; /* 0x0000000214177824 */ /* 0x000fe400078e00ff */ /*01f0*/ IMAD.U32 R25, RZ, RZ, UR8 ; /* 0x00000008ff197e24 */ /* 0x000fe4000f8e00ff */ /*0200*/ IMAD.U32 R30, RZ, RZ, UR4 ; /* 0x00000004ff1e7e24 */ /* 0x000fe2000f8e00ff */ /*0210*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fc80008000000 */ /*0220*/ IADD3 R3, R30, -0x6, RZ ; /* 0xfffffffa1e037810 */ /* 0x000fe40007ffe0ff */ /*0230*/ IADD3 R2, P1, R14, R25, RZ ; /* 0x000000190e027210 */ /* 0x000fc40007f3e0ff */ /*0240*/ IADD3 R8, P2, R14, R3, RZ ; /* 0x000000030e087210 */ /* 0x000fe40007f5e0ff */ /*0250*/ LEA.HI.X.SX32 R5, R25, R18.reuse, 0x1, P1 ; /* 0x0000001219057211 */ /* 0x080fe400008f0eff */ /*0260*/ LEA R6, P1, R2, c[0x0][0x188], 0x2 ; /* 0x0000620002067a11 */ /* 0x000fe400078210ff */ /*0270*/ LEA.HI.X.SX32 R3, R3, R18, 0x1, P2 ; /* 0x0000001203037211 */ /* 0x000fe400010f0eff */ /*0280*/ LEA R4, P2, R8, c[0x0][0x170], 0x2 ; /* 0x00005c0008047a11 */ /* 0x000fe400078410ff */ /*0290*/ LEA.HI.X R7, R2, c[0x0][0x18c], R5, 0x2, P1 ; /* 0x0000630002077a11 */ /* 0x000fc400008f1405 */ /*02a0*/ LEA.HI.X R5, R8, c[0x0][0x174], R3, 0x2, P2 ; /* 0x00005d0008057a11 */ /* 0x000fc600010f1403 */ /*02b0*/ LDG.E R27, [R6.64] ; /* 0x0000000a061b7981 */ /* 0x000ea8000c1e1900 */ /*02c0*/ LDG.E R11, [R4.64] ; /* 0x0000000a040b7981 */ /* 0x000ee2000c1e1900 */ /*02d0*/ IMAD.WIDE R8, R23, 0x4, R6 ; /* 0x0000000417087825 */ /* 0x000fc600078e0206 */ /*02e0*/ STS [R16+0x10], R27 ; /* 0x0000101b10007388 */ /* 0x004fe80000000800 */ /*02f0*/ STS [R16], R11 ; /* 0x0000000b10007388 */ /* 0x0081e80000000800 */ /*0300*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0310*/ LDS R24, [R15.X4+0x10] ; /* 0x000010000f187984 */ /* 0x000fe80000004800 */ /*0320*/ LDS R22, [R15.X4+0x18] ; /* 0x000018000f167984 */ /* 0x000fe80000004800 */ /*0330*/ LDS.64 R2, [R0.X8] ; /* 0x0000000000027984 */ /* 0x000e680000008a00 */ /*0340*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0350*/ LDG.E R29, [R4.64+0x8] ; /* 0x0000080a041d7981 */ /* 0x000ea8000c1e1900 */ /*0360*/ LDG.E R31, [R8.64] ; /* 0x0000000a081f7981 */ /* 0x000ee2000c1e1900 */ /*0370*/ IMAD.WIDE R12, R23, 0x4, R8 ; /* 0x00000004170c7825 */ /* 0x000fc600078e0208 */ /*0380*/ STS [R16], R29 ; /* 0x0000001d10007388 */ /* 0x004fe80000000800 */ /*0390*/ STS [R16+0x10], R31 ; /* 0x0000101f10007388 */ /* 0x0085e80000000800 */ /*03a0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*03b0*/ LDS R27, [R15.X4+0x10] ; /* 0x000010000f1b7984 */ /* 0x000fe80000004800 */ /*03c0*/ LDS R26, [R15.X4+0x18] ; /* 0x000018000f1a7984 */ /* 0x000fe80000004800 */ /*03d0*/ LDS.64 R6, [R0.X8] ; /* 0x0000000000067984 */ /* 0x000ee80000008a00 */ /*03e0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*03f0*/ LDG.E R33, [R4.64+0x10] ; /* 0x0000100a04217981 */ /* 0x000f28000c1e1900 */ /*0400*/ LDG.E R35, [R12.64] ; /* 0x0000000a0c237981 */ /* 0x000f62000c1e1900 */ /*0410*/ IMAD.WIDE R10, R23, 0x4, R12 ; /* 0x00000004170a7825 */ /* 0x001fc600078e020c */ /*0420*/ STS [R16], R33 ; /* 0x0000002110007388 */ /* 0x010fe80000000800 */ /*0430*/ STS [R16+0x10], R35 ; /* 0x0000102310007388 */ /* 0x020fe80000000800 */ /*0440*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0450*/ LDS R29, [R15.X4+0x10] ; /* 0x000010000f1d7984 */ /* 0x000fe80000004800 */ /*0460*/ LDS R28, [R15.X4+0x18] ; /* 0x000018000f1c7984 */ /* 0x000fe80000004800 */ /*0470*/ LDS.64 R8, [R0.X8] ; /* 0x0000000000087984 */ /* 0x000e280000008a00 */ /*0480*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0490*/ LDG.E R31, [R4.64+0x18] ; /* 0x0000180a041f7981 */ /* 0x004ea8000c1e1900 */ /*04a0*/ LDG.E R11, [R10.64] ; /* 0x0000000a0a0b7981 */ /* 0x000f22000c1e1900 */ /*04b0*/ FFMA R17, R24, R2, R17 ; /* 0x0000000218117223 */ /* 0x002fe20000000011 */ /*04c0*/ UIADD3 UR4, UR4, 0x4, URZ ; /* 0x0000000404047890 */ /* 0x000fe2000fffe03f */ /*04d0*/ IADD3 R30, R30, 0x8, RZ ; /* 0x000000081e1e7810 */ /* 0x000fe20007ffe0ff */ /*04e0*/ IMAD R25, R20, 0x8, R25 ; /* 0x0000000814197824 */ /* 0x000fe200078e0219 */ /*04f0*/ FFMA R22, R22, R3, R17 ; /* 0x0000000316167223 */ /* 0x000fc60000000011 */ /*0500*/ IADD3 R2, R21, UR4, RZ ; /* 0x0000000415027c10 */ /* 0x000fe2000fffe0ff */ /*0510*/ FFMA R27, R27, R6, R22 ; /* 0x000000061b1b7223 */ /* 0x008fc60000000016 */ /*0520*/ ISETP.NE.AND P1, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fe20003f25270 */ /*0530*/ FFMA R26, R26, R7, R27 ; /* 0x000000071a1a7223 */ /* 0x000fc8000000001b */ /*0540*/ FFMA R29, R29, R8, R26 ; /* 0x000000081d1d7223 */ /* 0x001fc8000000001a */ /*0550*/ FFMA R9, R28, R9, R29 ; /* 0x000000091c097223 */ /* 0x000fe2000000001d */ /*0560*/ STS [R16], R31 ; /* 0x0000001f10007388 */ /* 0x004fe80000000800 */ /*0570*/ STS [R16+0x10], R11 ; /* 0x0000100b10007388 */ /* 0x010fe80000000800 */ /*0580*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0590*/ LDS R32, [R15.X4+0x10] ; /* 0x000010000f207984 */ /* 0x000fe80000004800 */ /*05a0*/ LDS.64 R12, [R0.X8] ; /* 0x00000000000c7984 */ /* 0x000e280000008a00 */ /*05b0*/ LDS R33, [R15.X4+0x18] ; /* 0x000018000f217984 */ /* 0x000e620000004800 */ /*05c0*/ FFMA R12, R32, R12, R9 ; /* 0x0000000c200c7223 */ /* 0x001fc80000000009 */ /*05d0*/ FFMA R17, R33, R13, R12 ; /* 0x0000000d21117223 */ /* 0x002fe2000000000c */ /*05e0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*05f0*/ @P1 BRA 0x220 ; /* 0xfffffc2000001947 */ /* 0x000fea000383ffff */ /*0600*/ @!P0 BRA 0x810 ; /* 0x0000020000008947 */ /* 0x000fea0003800000 */ /*0610*/ ULDC UR8, c[0x0][0x178] ; /* 0x00005e0000087ab9 */ /* 0x000fe40000000800 */ /*0620*/ UIADD3 UR5, UR5, UR4, URZ ; /* 0x0000000405057290 */ /* 0x000fe4000fffe03f */ /*0630*/ UIMAD UR4, UR4, UR8, UR7 ; /* 0x00000008040472a4 */ /* 0x000fc4000f8e0207 */ /*0640*/ USHF.L.U32 UR5, UR5, 0x1, URZ ; /* 0x0000000105057899 */ /* 0x000fe4000800063f */ /*0650*/ USHF.L.U32 UR4, UR4, 0x1, URZ ; /* 0x0000000104047899 */ /* 0x000fc8000800063f */ /*0660*/ IMAD.U32 R9, RZ, RZ, UR5 ; /* 0x00000005ff097e24 */ /* 0x000fe4000f8e00ff */ /*0670*/ IMAD.U32 R7, RZ, RZ, UR4 ; /* 0x00000004ff077e24 */ /* 0x000fc6000f8e00ff */ /*0680*/ IADD3 R3, P0, R14.reuse, R9, RZ ; /* 0x000000090e037210 */ /* 0x040fe40007f1e0ff */ /*0690*/ IADD3 R5, P1, R14, R7, RZ ; /* 0x000000070e057210 */ /* 0x000fe40007f3e0ff */ /*06a0*/ LEA.HI.X.SX32 R8, R9, R18.reuse, 0x1, P0 ; /* 0x0000001209087211 */ /* 0x080fe400000f0eff */ /*06b0*/ LEA.HI.X.SX32 R6, R7, R18, 0x1, P1 ; /* 0x0000001207067211 */ /* 0x000fe400008f0eff */ /*06c0*/ LEA R2, P0, R3, c[0x0][0x170], 0x2 ; /* 0x00005c0003027a11 */ /* 0x000fc400078010ff */ /*06d0*/ LEA R4, P1, R5, c[0x0][0x188], 0x2 ; /* 0x0000620005047a11 */ /* 0x000fe400078210ff */ /*06e0*/ LEA.HI.X R3, R3, c[0x0][0x174], R8, 0x2, P0 ; /* 0x00005d0003037a11 */ /* 0x000fe400000f1408 */ /*06f0*/ LEA.HI.X R5, R5, c[0x0][0x18c], R6, 0x2, P1 ; /* 0x0000630005057a11 */ /* 0x000fc800008f1406 */ /*0700*/ LDG.E R3, [R2.64] ; /* 0x0000000a02037981 */ /* 0x000ea8000c1e1900 */ /*0710*/ LDG.E R5, [R4.64] ; /* 0x0000000a04057981 */ /* 0x000ee2000c1e1900 */ /*0720*/ IADD3 R19, R19, -0x1, RZ ; /* 0xffffffff13137810 */ /* 0x000fe20007ffe0ff */ /*0730*/ IMAD.MOV.U32 R8, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff087624 */ /* 0x000fe200078e00ff */ /*0740*/ IADD3 R9, R9, 0x2, RZ ; /* 0x0000000209097810 */ /* 0x000fe40007ffe0ff */ /*0750*/ ISETP.NE.AND P0, PT, R19, RZ, PT ; /* 0x000000ff1300720c */ /* 0x000fe20003f05270 */ /*0760*/ IMAD R7, R8, 0x2, R7 ; /* 0x0000000208077824 */ /* 0x000fe200078e0207 */ /*0770*/ STS [R16], R3 ; /* 0x0000000310007388 */ /* 0x004fe80000000800 */ /*0780*/ STS [R16+0x10], R5 ; /* 0x0000100510007388 */ /* 0x008fe80000000800 */ /*0790*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*07a0*/ LDS R6, [R15.X4+0x10] ; /* 0x000010000f067984 */ /* 0x000fe80000004800 */ /*07b0*/ LDS.64 R10, [R0.X8] ; /* 0x00000000000a7984 */ /* 0x000e280000008a00 */ /*07c0*/ LDS R13, [R15.X4+0x18] ; /* 0x000018000f0d7984 */ /* 0x000e620000004800 */ /*07d0*/ FFMA R6, R6, R10, R17 ; /* 0x0000000a06067223 */ /* 0x001fc80000000011 */ /*07e0*/ FFMA R17, R13, R11, R6 ; /* 0x0000000b0d117223 */ /* 0x002fe20000000006 */ /*07f0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0800*/ @P0 BRA 0x680 ; /* 0xfffffe7000000947 */ /* 0x000fea000383ffff */ /*0810*/ ULDC UR4, c[0x0][0x190] ; /* 0x0000640000047ab9 */ /* 0x000fe20000000800 */ /*0820*/ IMAD R0, R0, c[0x0][0x198], R15 ; /* 0x0000660000007a24 */ /* 0x005fe200078e020f */ /*0830*/ UIMAD UR4, UR6, UR4, UR7 ; /* 0x00000004060472a4 */ /* 0x000fc8000f8e0207 */ /*0840*/ USHF.L.U32 UR4, UR4, 0x1, URZ ; /* 0x0000000104047899 */ /* 0x000fc8000800063f */ /*0850*/ USHF.R.S32.HI UR5, URZ, 0x1f, UR4 ; /* 0x0000001f3f057899 */ /* 0x000fe40008011404 */ /*0860*/ IADD3 R3, P0, R0, UR4, RZ ; /* 0x0000000400037c10 */ /* 0x000fc8000ff1e0ff */ /*0870*/ LEA.HI.X.SX32 R0, R0, UR5, 0x1, P0 ; /* 0x0000000500007c11 */ /* 0x000fe400080f0eff */ /*0880*/ LEA R2, P0, R3, c[0x0][0x1a0], 0x2 ; /* 0x0000680003027a11 */ /* 0x000fc800078010ff */ /*0890*/ LEA.HI.X R3, R3, c[0x0][0x1a4], R0, 0x2, P0 ; /* 0x0000690003037a11 */ /* 0x000fca00000f1400 */ /*08a0*/ STG.E [R2.64], R17 ; /* 0x0000001102007986 */ /* 0x000fe2000c10190a */ /*08b0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*08c0*/ BRA 0x8c0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*08d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0900*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0910*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0920*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0930*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0940*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0950*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0960*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0970*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z10add_kernelPiS_S_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff027624 */ /* 0x000fe200078e00ff */ /*0020*/ MOV R5, c[0x0][0x16c] ; /* 0x00005b0000057a02 */ /* 0x000fe20000000f00 */ /*0030*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff047624 */ /* 0x000fe200078e00ff */ /*0040*/ MOV R3, c[0x0][0x164] ; /* 0x0000590000037a02 */ /* 0x000fe20000000f00 */ /*0050*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*0060*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea8000c1e1900 */ /*0070*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea2000c1e1900 */ /*0080*/ IMAD.MOV.U32 R6, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff067624 */ /* 0x000fe200078e00ff */ /*0090*/ MOV R7, c[0x0][0x174] ; /* 0x00005d0000077a02 */ /* 0x000fe40000000f00 */ /*00a0*/ IADD3 R9, R2, R5, RZ ; /* 0x0000000502097210 */ /* 0x004fca0007ffe0ff */ /*00b0*/ STG.E [R6.64], R9 ; /* 0x0000000906007986 */ /* 0x000fe2000c101904 */ /*00c0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00d0*/ BRA 0xd0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> #include <vector> __global__ void add_kernel(int *a, int *b, int *c) { *c = *a + *b; } //template <typename T> //struct Matrix { // int width; // int height; // std::vector<T> data; //}; // //template <> //struct Matrix { // int width; // int height; // std::vector<float> data; //}; #define BS 2 typedef struct { int width; int height; int stride; float *data; } Matrix; // run inner GPU threads __device__ float GetElement(Matrix mat, int row, int col) { return mat.data[row * mat.width + col]; } __device__ void SetElement(Matrix mat, int row, int col, float val) { mat.data[row * mat.stride + col] = val; } __device__ Matrix GetSubMatrix(Matrix mat, int row, int col) { Matrix subx; subx.width = subx.height = BS; subx.stride = mat.stride; subx.data = &mat.data[row * BS * mat.width + col * BS]; return subx; } // kernel __global__ void KDot(Matrix A, Matrix B, Matrix C) { int block_row = blockIdx.y; int block_col = blockIdx.x; // in RK(inner register in each thread) float res = 0; // b * b sub matrix Matrix csub = GetSubMatrix(C, block_row, block_col); int row = threadIdx.y; int col = threadIdx.x; for (int k = 0; k < A.width / BS; k++) { Matrix asub = GetSubMatrix(A, block_row, k); Matrix bsub = GetSubMatrix(B, k, block_col); // shm set __shared__ float a_shm[BS][BS]; __shared__ float b_shm[BS][BS]; // each thread load an element from global memory only once a_shm[row][col] = GetElement(asub, row, col); b_shm[row][col] = GetElement(bsub, row, col); __syncthreads(); // sync all threads ensure all elements in sub matrix are stored to shm // compute this op for (int e = 0; e < BS; e++) { res += a_shm[row][e] * b_shm[e][col]; } __syncthreads(); } SetElement(csub, row, col, res); } // call the kernel void MatMul(const Matrix A, const Matrix B, Matrix C) { dim3 dim_block(BS, BS); // block internal dim3 dim_grid(A.height / BS, B.width / BS); Matrix d_A, d_B, d_C; d_A.width = A.width; d_A.height = A.height; d_A.stride = A.stride; // only zcopy 'data' field to GPU memory size_t size = d_A.width * d_A.height * sizeof(float); hipError_t err = hipMalloc(&d_A.data, size); if (err) { printf("Error while allocate matrix A ==> %s\n", hipGetErrorString(err)); exit(-1); } // pointer to dest, pointer to src, size, type hipMemcpy(d_A.data, A.data, size, hipMemcpyHostToDevice); d_B.width = B.width; d_B.height = B.height; d_B.stride = B.stride; // only zcopy 'data' field to GPU memory size = d_B.width * d_B.height * sizeof(float); err = hipMalloc(&d_B.data, size); if (err) { printf("Error while allocate matrix B ==> %s\n", hipGetErrorString(err)); exit(-1); } // pointer to dest, pointer to src, size, type hipMemcpy(d_B.data, B.data, size, hipMemcpyHostToDevice); d_C.width = C.width; d_C.height = C.height; d_C.stride = C.stride; // only zcopy 'data' field to GPU memory size = d_C.width * d_C.height * sizeof(float); err = hipMalloc(&d_C.data, size); if (err) { printf("Error while allocate matrix C ==> %s\n", hipGetErrorString(err)); exit(-1); } // invoke kernel KDot<<<dim_grid, dim_block>>>(d_A, d_B, d_C); err = hipDeviceSynchronize(); if (err) { printf("Error while launch kernel ==> %s\n", hipGetErrorString(err)); } // zcopy result to host when computation done err = hipMemcpy(C.data, d_C.data, size, hipMemcpyDeviceToHost); if (err) { printf("Error while copy result to host memory ==> %s\n", hipGetErrorString(err)); } // free all these memory finally hipFree(d_A.data); hipFree(d_B.data); hipFree(d_C.data); } int main() { Matrix A, B, C; // A[6 * 5] B[5 * 6] C[6 * 6] A.width = A.stride = B.height = 4; A.height = B.stride = B.width = 6; C.width = C.height = C.stride = 6; // allocate memory for these matrices A.data = (float*)malloc(A.width * A.height * sizeof(float)); B.data = (float*)malloc(B.width * B.height * sizeof(float)); C.data = (float*)malloc(C.width * C.height * sizeof(float)); // initialize A B to I[M * N] for (int i = 0; i < A.height; i++) { for (int j = 0; j < A.width; j++) { A.data[i * A.width + j] = 1; } } for (int i = 0; i < B.height; i++) { for (int j = 0; j < B.width; j++) { B.data[i * B.width + j] = 1; } } MatMul(A, B, C); printf("res: \n"); // print out the result for (int i = 0; i < C.height; i++) { for (int j = 0; j < C.width; j++) { printf("%.1f ", C.data[i * C.width + j]); } printf("\n"); } return 0; }
.text .file "kernel.hip" .globl _Z25__device_stub__add_kernelPiS_S_ # -- Begin function _Z25__device_stub__add_kernelPiS_S_ .type _Z25__device_stub__add_kernelPiS_S_,@function _Z25__device_stub__add_kernelPiS_S_: # @_Z25__device_stub__add_kernelPiS_S_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z10add_kernelPiS_S_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z25__device_stub__add_kernelPiS_S_, .Lfunc_end0-_Z25__device_stub__add_kernelPiS_S_ .cfi_endproc # -- End function .globl _Z19__device_stub__KDot6MatrixS_S_ # -- Begin function _Z19__device_stub__KDot6MatrixS_S_ .type _Z19__device_stub__KDot6MatrixS_S_,@function _Z19__device_stub__KDot6MatrixS_S_: # @_Z19__device_stub__KDot6MatrixS_S_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 128(%rsp), %rax leaq 48(%rsp), %rbx movq %rax, (%rbx) leaq 152(%rsp), %rax movq %rax, 8(%rbx) leaq 176(%rsp), %rax movq %rax, 16(%rbx) leaq 32(%rsp), %r14 leaq 16(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z4KDot6MatrixS_S_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z19__device_stub__KDot6MatrixS_S_, .Lfunc_end1-_Z19__device_stub__KDot6MatrixS_S_ .cfi_endproc # -- End function .globl _Z6MatMul6MatrixS_S_ # -- Begin function _Z6MatMul6MatrixS_S_ .type _Z6MatMul6MatrixS_S_,@function _Z6MatMul6MatrixS_S_: # @_Z6MatMul6MatrixS_S_ .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $248, %rsp .cfi_def_cfa_offset 304 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl 304(%rsp), %eax movl 308(%rsp), %r14d movl 328(%rsp), %ebp leaq 80(%rsp), %rdi movl %eax, -16(%rdi) movl %r14d, -12(%rdi) movl 312(%rsp), %ecx movl %ecx, -8(%rdi) imull %r14d, %eax movslq %eax, %rbx shlq $2, %rbx movq %rbx, %rsi callq hipMalloc testl %eax, %eax jne .LBB2_1 # %bb.3: leaq 328(%rsp), %r15 leaq 304(%rsp), %rax movq 80(%rsp), %rdi movq 16(%rax), %rsi movq %rbx, %rdx movl $1, %ecx callq hipMemcpy leaq 56(%rsp), %rdi movl %ebp, -16(%rdi) movl 4(%r15), %eax movl %eax, -12(%rdi) movl 8(%r15), %ecx movl %ecx, -8(%rdi) imull %ebp, %eax movslq %eax, %rbx shlq $2, %rbx movq %rbx, %rsi callq hipMalloc testl %eax, %eax jne .LBB2_4 # %bb.5: leaq 352(%rsp), %r13 movq 56(%rsp), %rdi movq 16(%r15), %rsi movq %rbx, %rdx movl $1, %ecx callq hipMemcpy movl (%r13), %eax leaq 32(%rsp), %rdi movl %eax, -16(%rdi) movl 4(%r13), %ecx movl %ecx, -12(%rdi) movl 8(%r13), %edx movl %edx, -8(%rdi) imull %eax, %ecx movslq %ecx, %rbx shlq $2, %rbx movq %rbx, %rsi callq hipMalloc testl %eax, %eax jne .LBB2_6 # %bb.7: movl %r14d, %eax shrl $31, %eax addl %r14d, %eax sarl %eax movl %ebp, %edi shrl $31, %edi addl %ebp, %edi sarl %edi shlq $32, %rdi orq %rax, %rdi movabsq $8589934594, %rdx # imm = 0x200000002 movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_9 # %bb.8: movq 80(%rsp), %rax leaq 128(%rsp), %rcx movq %rax, 16(%rcx) movups 64(%rsp), %xmm0 movaps %xmm0, (%rcx) movq 56(%rsp), %rax leaq 160(%rsp), %rdx movq %rax, 16(%rdx) movups 40(%rsp), %xmm0 movaps %xmm0, (%rdx) movq 32(%rsp), %rax leaq 192(%rsp), %rsi movq %rax, 16(%rsi) movups 16(%rsp), %xmm0 movaps %xmm0, (%rsi) leaq 224(%rsp), %r14 movq %rcx, (%r14) movq %rdx, 8(%r14) movq %rsi, 16(%r14) leaq 112(%rsp), %r15 leaq 96(%rsp), %r12 leaq 8(%rsp), %rdx leaq 88(%rsp), %rbp movq %r15, %rdi movq %r12, %rsi movq %rbp, %rcx callq __hipPopCallConfiguration movq (%r15), %rsi movl 8(%r15), %edx movq (%r12), %rcx movl 8(%r12), %r8d movl $_Z4KDot6MatrixS_S_, %edi movq %r14, %r9 pushq (%rbp) .cfi_adjust_cfa_offset 8 leaq 16(%rsp), %rax pushq (%rax) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $16, %rsp .cfi_adjust_cfa_offset -16 .LBB2_9: callq hipDeviceSynchronize testl %eax, %eax je .LBB2_11 # %bb.10: movl %eax, %edi callq hipGetErrorString movl $.L.str.3, %edi movq %rax, %rsi xorl %eax, %eax callq printf .LBB2_11: movq 16(%r13), %rdi movq 32(%rsp), %rsi movq %rbx, %rdx movl $2, %ecx callq hipMemcpy testl %eax, %eax je .LBB2_13 # %bb.12: movl %eax, %edi callq hipGetErrorString movl $.L.str.4, %edi movq %rax, %rsi xorl %eax, %eax callq printf .LBB2_13: movq 80(%rsp), %rdi callq hipFree movq 56(%rsp), %rdi callq hipFree movq 32(%rsp), %rdi callq hipFree addq $248, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB2_1: .cfi_def_cfa_offset 304 movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi jmp .LBB2_2 .LBB2_4: movl %eax, %edi callq hipGetErrorString movl $.L.str.1, %edi jmp .LBB2_2 .LBB2_6: movl %eax, %edi callq hipGetErrorString movl $.L.str.2, %edi .LBB2_2: movq %rax, %rsi xorl %eax, %eax callq printf movl $-1, %edi callq exit .Lfunc_end2: .size _Z6MatMul6MatrixS_S_, .Lfunc_end2-_Z6MatMul6MatrixS_S_ .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 subq $144, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movl $96, %edi callq malloc movq %rax, %r14 movl $96, %edi callq malloc movq %rax, %r15 movl $144, %edi callq malloc movq %rax, %rbx xorl %eax, %eax movq %r14, %rcx .LBB3_1: # %.preheader46 # =>This Loop Header: Depth=1 # Child Loop BB3_2 Depth 2 xorl %edx, %edx .LBB3_2: # Parent Loop BB3_1 Depth=1 # => This Inner Loop Header: Depth=2 movl $1065353216, (%rcx,%rdx,4) # imm = 0x3F800000 incq %rdx cmpq $4, %rdx jne .LBB3_2 # %bb.3: # in Loop: Header=BB3_1 Depth=1 incq %rax addq $16, %rcx cmpq $6, %rax jne .LBB3_1 # %bb.4: # %.preheader44.preheader xorl %eax, %eax movq %r15, %rcx .LBB3_5: # %.preheader44 # =>This Loop Header: Depth=1 # Child Loop BB3_6 Depth 2 xorl %edx, %edx .LBB3_6: # Parent Loop BB3_5 Depth=1 # => This Inner Loop Header: Depth=2 movl $1065353216, (%rcx,%rdx,4) # imm = 0x3F800000 incq %rdx cmpq $6, %rdx jne .LBB3_6 # %bb.7: # in Loop: Header=BB3_5 Depth=1 incq %rax addq $24, %rcx cmpq $4, %rax jne .LBB3_5 # %bb.8: movabsq $25769803780, %rax # imm = 0x600000004 movq %rax, 96(%rsp) movl $4, 104(%rsp) movq %r14, 112(%rsp) movabsq $17179869190, %rax # imm = 0x400000006 movq %rax, 72(%rsp) movl $6, %eax movl %eax, 80(%rsp) movq %r15, 88(%rsp) movabsq $25769803782, %rcx # imm = 0x600000006 movq %rcx, 120(%rsp) movl %eax, 128(%rsp) movq %rbx, 136(%rsp) movq %rbx, 64(%rsp) movups 120(%rsp), %xmm0 movups %xmm0, 48(%rsp) movq 88(%rsp), %rax movq %rax, 40(%rsp) movups 72(%rsp), %xmm0 movups %xmm0, 24(%rsp) movq 112(%rsp), %rax movq %rax, 16(%rsp) movups 96(%rsp), %xmm0 movups %xmm0, (%rsp) callq _Z6MatMul6MatrixS_S_ movl $.Lstr, %edi callq puts@PLT xorl %r14d, %r14d .LBB3_9: # %.preheader # =>This Loop Header: Depth=1 # Child Loop BB3_10 Depth 2 xorl %r15d, %r15d .LBB3_10: # Parent Loop BB3_9 Depth=1 # => This Inner Loop Header: Depth=2 xorps %xmm0, %xmm0 cvtss2sd (%rbx,%r15,4), %xmm0 movl $.L.str.6, %edi movb $1, %al callq printf incq %r15 cmpq $6, %r15 jne .LBB3_10 # %bb.11: # in Loop: Header=BB3_9 Depth=1 movl $10, %edi callq putchar@PLT incq %r14 addq $24, %rbx cmpq $6, %r14 jne .LBB3_9 # %bb.12: xorl %eax, %eax addq $144, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end3: .size main, .Lfunc_end3-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB4_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB4_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z10add_kernelPiS_S_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z4KDot6MatrixS_S_, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end4: .size __hip_module_ctor, .Lfunc_end4-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB5_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB5_2: retq .Lfunc_end5: .size __hip_module_dtor, .Lfunc_end5-__hip_module_dtor .cfi_endproc # -- End function .type _Z10add_kernelPiS_S_,@object # @_Z10add_kernelPiS_S_ .section .rodata,"a",@progbits .globl _Z10add_kernelPiS_S_ .p2align 3, 0x0 _Z10add_kernelPiS_S_: .quad _Z25__device_stub__add_kernelPiS_S_ .size _Z10add_kernelPiS_S_, 8 .type _Z4KDot6MatrixS_S_,@object # @_Z4KDot6MatrixS_S_ .globl _Z4KDot6MatrixS_S_ .p2align 3, 0x0 _Z4KDot6MatrixS_S_: .quad _Z19__device_stub__KDot6MatrixS_S_ .size _Z4KDot6MatrixS_S_, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "Error while allocate matrix A ==> %s\n" .size .L.str, 38 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "Error while allocate matrix B ==> %s\n" .size .L.str.1, 38 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "Error while allocate matrix C ==> %s\n" .size .L.str.2, 38 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "Error while launch kernel ==> %s\n" .size .L.str.3, 34 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz "Error while copy result to host memory ==> %s\n" .size .L.str.4, 47 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz "%.1f " .size .L.str.6, 6 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z10add_kernelPiS_S_" .size .L__unnamed_1, 21 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_Z4KDot6MatrixS_S_" .size .L__unnamed_2, 19 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "res: " .size .Lstr, 6 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z25__device_stub__add_kernelPiS_S_ .addrsig_sym _Z19__device_stub__KDot6MatrixS_S_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z10add_kernelPiS_S_ .addrsig_sym _Z4KDot6MatrixS_S_ .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z10add_kernelPiS_S_ ; -- Begin function _Z10add_kernelPiS_S_ .globl _Z10add_kernelPiS_S_ .p2align 8 .type _Z10add_kernelPiS_S_,@function _Z10add_kernelPiS_S_: ; @_Z10add_kernelPiS_S_ ; %bb.0: s_clause 0x1 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[0:1], s[0:1], 0x10 s_waitcnt lgkmcnt(0) s_load_b32 s2, s[4:5], 0x0 s_load_b32 s3, s[6:7], 0x0 s_waitcnt lgkmcnt(0) s_add_i32 s2, s3, s2 s_delay_alu instid0(SALU_CYCLE_1) v_dual_mov_b32 v0, 0 :: v_dual_mov_b32 v1, s2 global_store_b32 v0, v1, s[0:1] s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z10add_kernelPiS_S_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 24 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 2 .amdhsa_next_free_sgpr 8 .amdhsa_reserve_vcc 0 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z10add_kernelPiS_S_, .Lfunc_end0-_Z10add_kernelPiS_S_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 80 ; NumSgprs: 8 ; NumVgprs: 2 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 0 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 8 ; NumVGPRsForWavesPerEU: 2 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z4KDot6MatrixS_S_ ; -- Begin function _Z4KDot6MatrixS_S_ .globl _Z4KDot6MatrixS_S_ .p2align 8 .type _Z4KDot6MatrixS_S_,@function _Z4KDot6MatrixS_S_: ; @_Z4KDot6MatrixS_S_ ; %bb.0: s_clause 0x1 s_load_b32 s4, s[0:1], 0x0 s_load_b64 s[2:3], s[0:1], 0x40 v_bfe_u32 v1, v0, 10, 10 v_and_b32_e32 v0, 0x3ff, v0 v_mov_b32_e32 v2, 0 s_waitcnt lgkmcnt(0) s_cmp_lt_i32 s4, 2 s_cbranch_scc1 .LBB1_3 ; %bb.1: ; %.lr.ph s_clause 0x2 s_load_b64 s[6:7], s[0:1], 0x10 s_load_b64 s[10:11], s[0:1], 0x28 s_load_b32 s5, s[0:1], 0x18 v_lshlrev_b32_e32 v4, 1, v1 v_dual_mov_b32 v2, 0 :: v_dual_lshlrev_b32 v5, 2, v0 v_lshlrev_b32_e32 v3, 3, v1 s_lshr_b32 s8, s4, 31 s_delay_alu instid0(VALU_DEP_3) v_add_lshl_u32 v8, v4, v0, 2 s_add_i32 s8, s4, s8 s_mul_i32 s4, s15, s4 v_add_nc_u32_e32 v4, v3, v5 v_add_nc_u32_e32 v5, 16, v5 s_ashr_i32 s8, s8, 1 s_lshl_b32 s4, s4, 1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v10, v5, v3 s_waitcnt lgkmcnt(0) v_add_co_u32 v6, s6, s6, v8 v_add_co_ci_u32_e64 v7, null, s7, 0, s6 v_add_co_u32 v8, s6, s10, v8 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v9, null, s11, 0, s6 s_lshl_b32 s6, s14, 1 s_lshl_b32 s9, s5, 1 .LBB1_2: ; =>This Inner Loop Header: Depth=1 s_ashr_i32 s5, s4, 31 s_ashr_i32 s7, s6, 31 s_lshl_b64 s[10:11], s[4:5], 2 s_add_i32 s8, s8, -1 v_add_co_u32 v11, vcc_lo, v6, s10 v_add_co_ci_u32_e32 v12, vcc_lo, s11, v7, vcc_lo s_lshl_b64 s[10:11], s[6:7], 2 s_add_i32 s4, s4, 2 v_add_co_u32 v13, vcc_lo, v8, s10 v_add_co_ci_u32_e32 v14, vcc_lo, s11, v9, vcc_lo global_load_b32 v11, v[11:12], off global_load_b32 v12, v[13:14], off s_add_i32 s6, s6, s9 s_cmp_eq_u32 s8, 0 s_waitcnt vmcnt(1) ds_store_b32 v4, v11 s_waitcnt vmcnt(0) ds_store_b32 v10, v12 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv ds_load_b64 v[11:12], v3 ds_load_2addr_b32 v[13:14], v5 offset1:2 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_fmac_f32_e32 v2, v11, v13 s_delay_alu instid0(VALU_DEP_1) v_fmac_f32_e32 v2, v12, v14 s_cbranch_scc0 .LBB1_2 .LBB1_3: ; %Flow102 s_clause 0x1 s_load_b32 s4, s[0:1], 0x30 s_load_b32 s0, s[0:1], 0x38 s_waitcnt lgkmcnt(0) v_mad_u64_u32 v[3:4], null, s0, v1, v[0:1] s_mul_i32 s0, s4, s15 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_add_i32 s0, s0, s14 s_lshl_b32 s0, s0, 1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_ashr_i32 s1, s0, 31 v_ashrrev_i32_e32 v4, 31, v3 s_lshl_b64 s[0:1], s[0:1], 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) s_add_u32 s0, s2, s0 s_addc_u32 s1, s3, s1 v_lshlrev_b64 v[0:1], 2, v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, s0, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo global_store_b32 v[0:1], v2, off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z4KDot6MatrixS_S_ .amdhsa_group_segment_fixed_size 32 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 72 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 15 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end1: .size _Z4KDot6MatrixS_S_, .Lfunc_end1-_Z4KDot6MatrixS_S_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 472 ; NumSgprs: 18 ; NumVgprs: 15 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 32 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 15 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 24 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z10add_kernelPiS_S_ .private_segment_fixed_size: 0 .sgpr_count: 8 .sgpr_spill_count: 0 .symbol: _Z10add_kernelPiS_S_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 2 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .offset: 0 .size: 24 .value_kind: by_value - .offset: 24 .size: 24 .value_kind: by_value - .offset: 48 .size: 24 .value_kind: by_value .group_segment_fixed_size: 32 .kernarg_segment_align: 8 .kernarg_segment_size: 72 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z4KDot6MatrixS_S_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z4KDot6MatrixS_S_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 15 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
3295a851bdf4dfc373e39fbce85c459a7d85bee3
#include <stdio.h> #define N 64 #define TPB 32 __device__ float scale(int i, int n){ return ((float) i)/(n - 1); } __device__ float distance(float x1, float x2){ return sqrt((x2-x1)*(x2-x1)); } __global__ void distanceKernel(float *d_out, float ref, int len){ const int i = blockIdx.x*blockDim.x + threadIdx.x; const float x = scale(i, len); d_out[i] = distance(x, ref); printf("blockIdx:%2d,blockDim:%2d,threadIdx:%2d,i = %2d: dist from %f to %f.\n", blockIdx.x,blockDim.x,threadIdx.x,i, ref, x, d_out[i]); } int main(){ const float ref = 0.5f; float *d_out = 0; cudaMalloc(&d_out, N*sizeof(float)); distanceKernel<<<N/TPB, TPB>>>(d_out, ref, N); cudaFree(d_out); return 0; }
.file "tmpxft_00381d30_00000000-6_kernel.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2032: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2032: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z5scaleii .type _Z5scaleii, @function _Z5scaleii: .LFB2027: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE2027: .size _Z5scaleii, .-_Z5scaleii .globl _Z8distanceff .type _Z8distanceff, @function _Z8distanceff: .LFB2028: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE2028: .size _Z8distanceff, .-_Z8distanceff .globl _Z36__device_stub__Z14distanceKernelPffiPffi .type _Z36__device_stub__Z14distanceKernelPffiPffi, @function _Z36__device_stub__Z14distanceKernelPffiPffi: .LFB2054: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 24(%rsp), %rcx leaq 16(%rsp), %rdx movl %esi, (%rsp) leaq 32(%rsp), %rdi leaq 44(%rsp), %rsi movss %xmm0, 4(%rsp) movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 40(%rsp) movq %rax, 80(%rsp) leaq 4(%rsp), %rax movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L6 pushq 24(%rsp) .cfi_def_cfa_offset 136 leaq _Z14distanceKernelPffi(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 144 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 96(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L6: movq 104(%rsp), %rax subq %fs:40, %rax je .L8 call __stack_chk_fail@PLT .L8: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2054: .size _Z36__device_stub__Z14distanceKernelPffiPffi, .-_Z36__device_stub__Z14distanceKernelPffiPffi .globl _Z14distanceKernelPffi .type _Z14distanceKernelPffi, @function _Z14distanceKernelPffi: .LFB2055: .cfi_startproc endbr64 jmp _Z36__device_stub__Z14distanceKernelPffiPffi .cfi_endproc .LFE2055: .size _Z14distanceKernelPffi, .-_Z14distanceKernelPffi .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2029: .cfi_startproc endbr64 subq $56, %rsp .cfi_def_cfa_offset 64 movl $256, %esi movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax leaq 8(%rsp), %rdi xorl %eax, %eax movq %rax, 8(%rsp) call cudaMalloc@PLT movl $134217729, %edx xorl %r9d, %r9d xorl %r8d, %r8d movl $2147483649, %edi salq $5, %rdx movl $1, %ecx movl $1, %esi addq %rdi, %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L13 movss .LC0(%rip), %xmm0 movq 8(%rsp), %rdi movl $64, %esi call _Z36__device_stub__Z14distanceKernelPffiPffi .L13: movq 8(%rsp), %rdi call cudaFree@PLT movq 40(%rsp), %rax subq %fs:40, %rax je .L14 call __stack_chk_fail@PLT .L14: xorl %eax, %eax addq $56, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2029: .size main, .-main .section .rodata.str1.1,"aMS",@progbits,1 .LC1: .string "_Z14distanceKernelPffi" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2057: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC1(%rip), %rdx movq %rax, %rdi leaq _Z14distanceKernelPffi(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2057: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC0: .long 1056964608 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z14distanceKernelPffi .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */ /* 0x000e220000002500 */ /*0020*/ ULDC UR4, c[0x0][0x16c] ; /* 0x00005b0000047ab9 */ /* 0x000fe20000000800 */ /*0030*/ BSSY B0, 0x160 ; /* 0x0000012000007945 */ /* 0x000fe20003800000 */ /*0040*/ UIADD3 UR4, UR4, -0x1, URZ ; /* 0xffffffff04047890 */ /* 0x000fe2000fffe03f */ /*0050*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000e220000002100 */ /*0060*/ IADD3 R1, R1, -0x28, RZ ; /* 0xffffffd801017810 */ /* 0x000fc80007ffe0ff */ /*0070*/ I2FP.F32.S32 R3, UR4 ; /* 0x0000000400037c45 */ /* 0x000fc80008201400 */ /*0080*/ MUFU.RCP R6, R3 ; /* 0x0000000300067308 */ /* 0x000e620000001000 */ /*0090*/ IMAD R5, R2, c[0x0][0x0], R4 ; /* 0x0000000002057a24 */ /* 0x001fe200078e0204 */ /*00a0*/ FFMA R7, -R3, R6, 1 ; /* 0x3f80000003077423 */ /* 0x002fc80000000106 */ /*00b0*/ I2FP.F32.S32 R0, R5 ; /* 0x0000000500007245 */ /* 0x000fe20000201400 */ /*00c0*/ FFMA R7, R6, R7, R6 ; /* 0x0000000706077223 */ /* 0x000fc60000000006 */ /*00d0*/ FCHK P0, R0, R3 ; /* 0x0000000300007302 */ /* 0x000e220000000000 */ /*00e0*/ FFMA R6, R0, R7, RZ ; /* 0x0000000700067223 */ /* 0x000fc800000000ff */ /*00f0*/ FFMA R8, -R3, R6, R0 ; /* 0x0000000603087223 */ /* 0x000fc80000000100 */ /*0100*/ FFMA R12, R7, R8, R6 ; /* 0x00000008070c7223 */ /* 0x000fe20000000006 */ /*0110*/ @!P0 BRA 0x150 ; /* 0x0000003000008947 */ /* 0x001fea0003800000 */ /*0120*/ MOV R6, 0x140 ; /* 0x0000014000067802 */ /* 0x000fe40000000f00 */ /*0130*/ CALL.REL.NOINC 0x5a0 ; /* 0x0000046000007944 */ /* 0x000fea0003c00000 */ /*0140*/ IMAD.MOV.U32 R12, RZ, RZ, R9 ; /* 0x000000ffff0c7224 */ /* 0x001fe400078e0009 */ /*0150*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0160*/ FADD R0, -R12, c[0x0][0x168] ; /* 0x00005a000c007621 */ /* 0x000fe20000000100 */ /*0170*/ IADD3 R6, P1, R1, c[0x0][0x20], RZ ; /* 0x0000080001067a10 */ /* 0x000fe20007f3e0ff */ /*0180*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0190*/ BSSY B0, 0x2b0 ; /* 0x0000011000007945 */ /* 0x000fe20003800000 */ /*01a0*/ FMUL R3, R0, R0 ; /* 0x0000000000037220 */ /* 0x000fe40000400000 */ /*01b0*/ IMAD.X R7, RZ, RZ, c[0x0][0x24], P1 ; /* 0x00000900ff077624 */ /* 0x000fe400008e06ff */ /*01c0*/ MUFU.RSQ R8, R3 ; /* 0x0000000300087308 */ /* 0x0000620000001400 */ /*01d0*/ IADD3 R0, R3, -0xd000000, RZ ; /* 0xf300000003007810 */ /* 0x000fc80007ffe0ff */ /*01e0*/ ISETP.GT.U32.AND P0, PT, R0, 0x727fffff, PT ; /* 0x727fffff0000780c */ /* 0x000fda0003f04070 */ /*01f0*/ @!P0 BRA 0x260 ; /* 0x0000006000008947 */ /* 0x000fea0003800000 */ /*0200*/ BSSY B1, 0x240 ; /* 0x0000003000017945 */ /* 0x003fe20003800000 */ /*0210*/ MOV R13, 0x230 ; /* 0x00000230000d7802 */ /* 0x000fe40000000f00 */ /*0220*/ CALL.REL.NOINC 0x440 ; /* 0x0000021000007944 */ /* 0x000fea0003c00000 */ /*0230*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0240*/ IMAD.MOV.U32 R0, RZ, RZ, R3 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0003 */ /*0250*/ BRA 0x2a0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0260*/ FMUL.FTZ R0, R3, R8 ; /* 0x0000000803007220 */ /* 0x003fe20000410000 */ /*0270*/ FMUL.FTZ R8, R8, 0.5 ; /* 0x3f00000008087820 */ /* 0x000fc60000410000 */ /*0280*/ FFMA R3, -R0, R0, R3 ; /* 0x0000000000037223 */ /* 0x000fc80000000103 */ /*0290*/ FFMA R0, R3, R8, R0 ; /* 0x0000000803007223 */ /* 0x000fe40000000000 */ /*02a0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*02b0*/ F2F.F64.F32 R12, R12 ; /* 0x0000000c000c7310 */ /* 0x000e220000201800 */ /*02c0*/ IMAD.MOV.U32 R8, RZ, RZ, 0x4 ; /* 0x00000004ff087424 */ /* 0x000fe200078e00ff */ /*02d0*/ MOV R16, 0x0 ; /* 0x0000000000107802 */ /* 0x000fe20000000f00 */ /*02e0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff037624 */ /* 0x000fe200078e00ff */ /*02f0*/ STL.64 [R1+0x8], R4 ; /* 0x0000080401007387 */ /* 0x0003e20000100a00 */ /*0300*/ IMAD.WIDE R8, R5, R8, c[0x0][0x160] ; /* 0x0000580005087625 */ /* 0x000fc600078e0208 */ /*0310*/ F2F.F64.F32 R14, R0 ; /* 0x00000000000e7310 */ /* 0x000ea20000201800 */ /*0320*/ STL.64 [R1], R2 ; /* 0x0000000201007387 */ /* 0x0007e20000100a00 */ /*0330*/ LDC.64 R16, c[0x4][R16] ; /* 0x0100000010107b82 */ /* 0x000f260000000a00 */ /*0340*/ STG.E [R8.64], R0 ; /* 0x0000000008007986 */ /* 0x0007e6000c101904 */ /*0350*/ F2F.F64.F32 R10, c[0x0][0x168] ; /* 0x00005a00000a7b10 */ /* 0x000f620000201800 */ /*0360*/ STL.64 [R1+0x18], R12 ; /* 0x0000180c01007387 */ /* 0x0017e20000100a00 */ /*0370*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x8] ; /* 0x01000200ff047624 */ /* 0x002fc400078e00ff */ /*0380*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0xc] ; /* 0x01000300ff057624 */ /* 0x000fe200078e00ff */ /*0390*/ STL.64 [R1+0x20], R14 ; /* 0x0000200e01007387 */ /* 0x0047e80000100a00 */ /*03a0*/ STL.64 [R1+0x10], R10 ; /* 0x0000100a01007387 */ /* 0x0207e40000100a00 */ /*03b0*/ LEPC R2 ; /* 0x000000000002734e */ /* 0x008fe20000000000 */ /*03c0*/ MOV R9, 0x430 ; /* 0x0000043000097802 */ /* 0x000fe40000000f00 */ /*03d0*/ MOV R20, 0x3b0 ; /* 0x000003b000147802 */ /* 0x000fe40000000f00 */ /*03e0*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fc40000000f00 */ /*03f0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0400*/ IADD3 R20, P0, P1, -R20, R9, R2 ; /* 0x0000000914147210 */ /* 0x000fc8000791e102 */ /*0410*/ IADD3.X R21, ~R0, R21, R3, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2503 */ /*0420*/ CALL.ABS.NOINC R16 ; /* 0x0000000010007343 */ /* 0x010fea0003c00000 */ /*0430*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0440*/ LOP3.LUT P0, RZ, R3, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff03ff7812 */ /* 0x000fda000780c0ff */ /*0450*/ @!P0 BRA 0x570 ; /* 0x0000011000008947 */ /* 0x000fea0003800000 */ /*0460*/ FSETP.GEU.FTZ.AND P0, PT, R3, RZ, PT ; /* 0x000000ff0300720b */ /* 0x000fe20003f1e000 */ /*0470*/ IMAD.MOV.U32 R0, RZ, RZ, R3 ; /* 0x000000ffff007224 */ /* 0x000fd800078e0003 */ /*0480*/ @!P0 IMAD.MOV.U32 R3, RZ, RZ, 0x7fffffff ; /* 0x7fffffffff038424 */ /* 0x000fe200078e00ff */ /*0490*/ @!P0 BRA 0x570 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*04a0*/ FSETP.GTU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fda0003f1c200 */ /*04b0*/ @P0 FADD.FTZ R3, R0, 1 ; /* 0x3f80000000030421 */ /* 0x000fe20000010000 */ /*04c0*/ @P0 BRA 0x570 ; /* 0x000000a000000947 */ /* 0x000fea0003800000 */ /*04d0*/ FSETP.NEU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fda0003f1d200 */ /*04e0*/ @P0 FFMA R8, R0, 1.84467440737095516160e+19, RZ ; /* 0x5f80000000080823 */ /* 0x000fc800000000ff */ /*04f0*/ @P0 MUFU.RSQ R3, R8 ; /* 0x0000000800030308 */ /* 0x000e240000001400 */ /*0500*/ @P0 FMUL.FTZ R9, R8, R3 ; /* 0x0000000308090220 */ /* 0x001fe20000410000 */ /*0510*/ @P0 FMUL.FTZ R11, R3, 0.5 ; /* 0x3f000000030b0820 */ /* 0x000fe20000410000 */ /*0520*/ @!P0 IMAD.MOV.U32 R3, RZ, RZ, R0 ; /* 0x000000ffff038224 */ /* 0x000fe400078e0000 */ /*0530*/ @P0 FADD.FTZ R10, -R9, -RZ ; /* 0x800000ff090a0221 */ /* 0x000fc80000010100 */ /*0540*/ @P0 FFMA R10, R9, R10, R8 ; /* 0x0000000a090a0223 */ /* 0x000fc80000000008 */ /*0550*/ @P0 FFMA R10, R10, R11, R9 ; /* 0x0000000b0a0a0223 */ /* 0x000fc80000000009 */ /*0560*/ @P0 FMUL.FTZ R3, R10, 2.3283064365386962891e-10 ; /* 0x2f8000000a030820 */ /* 0x000fe20000410000 */ /*0570*/ IMAD.MOV.U32 R8, RZ, RZ, R13 ; /* 0x000000ffff087224 */ /* 0x000fe400078e000d */ /*0580*/ IMAD.MOV.U32 R9, RZ, RZ, 0x0 ; /* 0x00000000ff097424 */ /* 0x000fc800078e00ff */ /*0590*/ RET.REL.NODEC R8 0x0 ; /* 0xfffffa6008007950 */ /* 0x000fea0003c3ffff */ /*05a0*/ SHF.R.U32.HI R8, RZ, 0x17, R3.reuse ; /* 0x00000017ff087819 */ /* 0x100fe20000011603 */ /*05b0*/ BSSY B1, 0xc00 ; /* 0x0000064000017945 */ /* 0x000fe20003800000 */ /*05c0*/ SHF.R.U32.HI R7, RZ, 0x17, R0.reuse ; /* 0x00000017ff077819 */ /* 0x100fe20000011600 */ /*05d0*/ IMAD.MOV.U32 R9, RZ, RZ, R0 ; /* 0x000000ffff097224 */ /* 0x000fe200078e0000 */ /*05e0*/ LOP3.LUT R8, R8, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff08087812 */ /* 0x000fe200078ec0ff */ /*05f0*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe200078e0003 */ /*0600*/ LOP3.LUT R7, R7, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff07077812 */ /* 0x000fe400078ec0ff */ /*0610*/ IADD3 R13, R8, -0x1, RZ ; /* 0xffffffff080d7810 */ /* 0x000fe40007ffe0ff */ /*0620*/ IADD3 R12, R7, -0x1, RZ ; /* 0xffffffff070c7810 */ /* 0x000fc40007ffe0ff */ /*0630*/ ISETP.GT.U32.AND P0, PT, R13, 0xfd, PT ; /* 0x000000fd0d00780c */ /* 0x000fc80003f04070 */ /*0640*/ ISETP.GT.U32.OR P0, PT, R12, 0xfd, P0 ; /* 0x000000fd0c00780c */ /* 0x000fda0000704470 */ /*0650*/ @!P0 IMAD.MOV.U32 R11, RZ, RZ, RZ ; /* 0x000000ffff0b8224 */ /* 0x000fe200078e00ff */ /*0660*/ @!P0 BRA 0x7e0 ; /* 0x0000017000008947 */ /* 0x000fea0003800000 */ /*0670*/ FSETP.GTU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fe40003f1c200 */ /*0680*/ FSETP.GTU.FTZ.AND P1, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fc80003f3c200 */ /*0690*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000703570 */ /*06a0*/ @P0 BRA 0xbe0 ; /* 0x0000053000000947 */ /* 0x000fea0003800000 */ /*06b0*/ LOP3.LUT P0, RZ, R10, 0x7fffffff, R9, 0xc8, !PT ; /* 0x7fffffff0aff7812 */ /* 0x000fda000780c809 */ /*06c0*/ @!P0 BRA 0xbc0 ; /* 0x000004f000008947 */ /* 0x000fea0003800000 */ /*06d0*/ FSETP.NEU.FTZ.AND P2, PT, |R0|.reuse, +INF , PT ; /* 0x7f8000000000780b */ /* 0x040fe40003f5d200 */ /*06e0*/ FSETP.NEU.FTZ.AND P1, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fe40003f3d200 */ /*06f0*/ FSETP.NEU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fd60003f1d200 */ /*0700*/ @!P1 BRA !P2, 0xbc0 ; /* 0x000004b000009947 */ /* 0x000fea0005000000 */ /*0710*/ LOP3.LUT P2, RZ, R9, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff09ff7812 */ /* 0x000fc8000784c0ff */ /*0720*/ PLOP3.LUT P1, PT, P1, P2, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000f24572 */ /*0730*/ @P1 BRA 0xba0 ; /* 0x0000046000001947 */ /* 0x000fea0003800000 */ /*0740*/ LOP3.LUT P1, RZ, R10, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff0aff7812 */ /* 0x000fc8000782c0ff */ /*0750*/ PLOP3.LUT P0, PT, P0, P1, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000702572 */ /*0760*/ @P0 BRA 0xb70 ; /* 0x0000040000000947 */ /* 0x000fea0003800000 */ /*0770*/ ISETP.GE.AND P0, PT, R12, RZ, PT ; /* 0x000000ff0c00720c */ /* 0x000fe40003f06270 */ /*0780*/ ISETP.GE.AND P1, PT, R13, RZ, PT ; /* 0x000000ff0d00720c */ /* 0x000fd60003f26270 */ /*0790*/ @P0 IMAD.MOV.U32 R11, RZ, RZ, RZ ; /* 0x000000ffff0b0224 */ /* 0x000fe200078e00ff */ /*07a0*/ @!P0 FFMA R9, R0, 1.84467440737095516160e+19, RZ ; /* 0x5f80000000098823 */ /* 0x000fe200000000ff */ /*07b0*/ @!P0 IMAD.MOV.U32 R11, RZ, RZ, -0x40 ; /* 0xffffffc0ff0b8424 */ /* 0x000fe200078e00ff */ /*07c0*/ @!P1 FFMA R10, R3, 1.84467440737095516160e+19, RZ ; /* 0x5f800000030a9823 */ /* 0x000fc800000000ff */ /*07d0*/ @!P1 IADD3 R11, R11, 0x40, RZ ; /* 0x000000400b0b9810 */ /* 0x000fe40007ffe0ff */ /*07e0*/ LEA R3, R8, 0xc0800000, 0x17 ; /* 0xc080000008037811 */ /* 0x000fe200078eb8ff */ /*07f0*/ BSSY B2, 0xb60 ; /* 0x0000036000027945 */ /* 0x000fe20003800000 */ /*0800*/ IADD3 R7, R7, -0x7f, RZ ; /* 0xffffff8107077810 */ /* 0x000fc60007ffe0ff */ /*0810*/ IMAD.IADD R3, R10, 0x1, -R3 ; /* 0x000000010a037824 */ /* 0x000fe200078e0a03 */ /*0820*/ IADD3 R8, R7.reuse, 0x7f, -R8 ; /* 0x0000007f07087810 */ /* 0x040fe20007ffe808 */ /*0830*/ IMAD R0, R7, -0x800000, R9 ; /* 0xff80000007007824 */ /* 0x000fe400078e0209 */ /*0840*/ MUFU.RCP R10, R3 ; /* 0x00000003000a7308 */ /* 0x000e220000001000 */ /*0850*/ FADD.FTZ R13, -R3, -RZ ; /* 0x800000ff030d7221 */ /* 0x000fe20000010100 */ /*0860*/ IMAD.IADD R8, R8, 0x1, R11 ; /* 0x0000000108087824 */ /* 0x000fc600078e020b */ /*0870*/ FFMA R15, R10, R13, 1 ; /* 0x3f8000000a0f7423 */ /* 0x001fc8000000000d */ /*0880*/ FFMA R12, R10, R15, R10 ; /* 0x0000000f0a0c7223 */ /* 0x000fc8000000000a */ /*0890*/ FFMA R9, R0, R12, RZ ; /* 0x0000000c00097223 */ /* 0x000fc800000000ff */ /*08a0*/ FFMA R10, R13, R9, R0 ; /* 0x000000090d0a7223 */ /* 0x000fc80000000000 */ /*08b0*/ FFMA R15, R12, R10, R9 ; /* 0x0000000a0c0f7223 */ /* 0x000fc80000000009 */ /*08c0*/ FFMA R10, R13, R15, R0 ; /* 0x0000000f0d0a7223 */ /* 0x000fc80000000000 */ /*08d0*/ FFMA R9, R12, R10, R15 ; /* 0x0000000a0c097223 */ /* 0x000fca000000000f */ /*08e0*/ SHF.R.U32.HI R0, RZ, 0x17, R9 ; /* 0x00000017ff007819 */ /* 0x000fc80000011609 */ /*08f0*/ LOP3.LUT R0, R0, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff00007812 */ /* 0x000fca00078ec0ff */ /*0900*/ IMAD.IADD R11, R0, 0x1, R8 ; /* 0x00000001000b7824 */ /* 0x000fca00078e0208 */ /*0910*/ IADD3 R0, R11, -0x1, RZ ; /* 0xffffffff0b007810 */ /* 0x000fc80007ffe0ff */ /*0920*/ ISETP.GE.U32.AND P0, PT, R0, 0xfe, PT ; /* 0x000000fe0000780c */ /* 0x000fda0003f06070 */ /*0930*/ @!P0 BRA 0xb40 ; /* 0x0000020000008947 */ /* 0x000fea0003800000 */ /*0940*/ ISETP.GT.AND P0, PT, R11, 0xfe, PT ; /* 0x000000fe0b00780c */ /* 0x000fda0003f04270 */ /*0950*/ @P0 BRA 0xb10 ; /* 0x000001b000000947 */ /* 0x000fea0003800000 */ /*0960*/ ISETP.GE.AND P0, PT, R11, 0x1, PT ; /* 0x000000010b00780c */ /* 0x000fda0003f06270 */ /*0970*/ @P0 BRA 0xb50 ; /* 0x000001d000000947 */ /* 0x000fea0003800000 */ /*0980*/ ISETP.GE.AND P0, PT, R11, -0x18, PT ; /* 0xffffffe80b00780c */ /* 0x000fe40003f06270 */ /*0990*/ LOP3.LUT R9, R9, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000009097812 */ /* 0x000fd600078ec0ff */ /*09a0*/ @!P0 BRA 0xb50 ; /* 0x000001a000008947 */ /* 0x000fea0003800000 */ /*09b0*/ FFMA.RZ R0, R12.reuse, R10.reuse, R15.reuse ; /* 0x0000000a0c007223 */ /* 0x1c0fe2000000c00f */ /*09c0*/ IADD3 R8, R11.reuse, 0x20, RZ ; /* 0x000000200b087810 */ /* 0x040fe20007ffe0ff */ /*09d0*/ FFMA.RM R3, R12, R10.reuse, R15.reuse ; /* 0x0000000a0c037223 */ /* 0x180fe2000000400f */ /*09e0*/ ISETP.NE.AND P2, PT, R11.reuse, RZ, PT ; /* 0x000000ff0b00720c */ /* 0x040fe40003f45270 */ /*09f0*/ LOP3.LUT R7, R0, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff00077812 */ /* 0x000fe200078ec0ff */ /*0a00*/ FFMA.RP R0, R12, R10, R15 ; /* 0x0000000a0c007223 */ /* 0x000fe2000000800f */ /*0a10*/ IMAD.MOV R10, RZ, RZ, -R11 ; /* 0x000000ffff0a7224 */ /* 0x000fe200078e0a0b */ /*0a20*/ ISETP.NE.AND P1, PT, R11, RZ, PT ; /* 0x000000ff0b00720c */ /* 0x000fe40003f25270 */ /*0a30*/ LOP3.LUT R7, R7, 0x800000, RZ, 0xfc, !PT ; /* 0x0080000007077812 */ /* 0x000fc400078efcff */ /*0a40*/ FSETP.NEU.FTZ.AND P0, PT, R0, R3, PT ; /* 0x000000030000720b */ /* 0x000fe40003f1d000 */ /*0a50*/ SHF.L.U32 R8, R7, R8, RZ ; /* 0x0000000807087219 */ /* 0x000fe400000006ff */ /*0a60*/ SEL R0, R10, RZ, P2 ; /* 0x000000ff0a007207 */ /* 0x000fe40001000000 */ /*0a70*/ ISETP.NE.AND P1, PT, R8, RZ, P1 ; /* 0x000000ff0800720c */ /* 0x000fe40000f25270 */ /*0a80*/ SHF.R.U32.HI R0, RZ, R0, R7 ; /* 0x00000000ff007219 */ /* 0x000fe40000011607 */ /*0a90*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40000703570 */ /*0aa0*/ SHF.R.U32.HI R8, RZ, 0x1, R0 ; /* 0x00000001ff087819 */ /* 0x000fe40000011600 */ /*0ab0*/ SEL R3, RZ, 0x1, !P0 ; /* 0x00000001ff037807 */ /* 0x000fc80004000000 */ /*0ac0*/ LOP3.LUT R3, R3, 0x1, R8, 0xf8, !PT ; /* 0x0000000103037812 */ /* 0x000fc800078ef808 */ /*0ad0*/ LOP3.LUT R3, R3, R0, RZ, 0xc0, !PT ; /* 0x0000000003037212 */ /* 0x000fca00078ec0ff */ /*0ae0*/ IMAD.IADD R8, R8, 0x1, R3 ; /* 0x0000000108087824 */ /* 0x000fca00078e0203 */ /*0af0*/ LOP3.LUT R9, R8, R9, RZ, 0xfc, !PT ; /* 0x0000000908097212 */ /* 0x000fe200078efcff */ /*0b00*/ BRA 0xb50 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0b10*/ LOP3.LUT R9, R9, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000009097812 */ /* 0x000fc800078ec0ff */ /*0b20*/ LOP3.LUT R9, R9, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000009097812 */ /* 0x000fe200078efcff */ /*0b30*/ BRA 0xb50 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0b40*/ IMAD R9, R8, 0x800000, R9 ; /* 0x0080000008097824 */ /* 0x000fe400078e0209 */ /*0b50*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0b60*/ BRA 0xbf0 ; /* 0x0000008000007947 */ /* 0x000fea0003800000 */ /*0b70*/ LOP3.LUT R9, R10, 0x80000000, R9, 0x48, !PT ; /* 0x800000000a097812 */ /* 0x000fc800078e4809 */ /*0b80*/ LOP3.LUT R9, R9, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000009097812 */ /* 0x000fe200078efcff */ /*0b90*/ BRA 0xbf0 ; /* 0x0000005000007947 */ /* 0x000fea0003800000 */ /*0ba0*/ LOP3.LUT R9, R10, 0x80000000, R9, 0x48, !PT ; /* 0x800000000a097812 */ /* 0x000fe200078e4809 */ /*0bb0*/ BRA 0xbf0 ; /* 0x0000003000007947 */ /* 0x000fea0003800000 */ /*0bc0*/ MUFU.RSQ R9, -QNAN ; /* 0xffc0000000097908 */ /* 0x000e220000001400 */ /*0bd0*/ BRA 0xbf0 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0be0*/ FADD.FTZ R9, R0, R3 ; /* 0x0000000300097221 */ /* 0x000fe40000010000 */ /*0bf0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0c00*/ IMAD.MOV.U32 R7, RZ, RZ, 0x0 ; /* 0x00000000ff077424 */ /* 0x000fc800078e00ff */ /*0c10*/ RET.REL.NODEC R6 0x0 ; /* 0xfffff3e006007950 */ /* 0x000fea0003c3ffff */ /*0c20*/ BRA 0xc20; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0c30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ca0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ce0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cf0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> #define N 64 #define TPB 32 __device__ float scale(int i, int n){ return ((float) i)/(n - 1); } __device__ float distance(float x1, float x2){ return sqrt((x2-x1)*(x2-x1)); } __global__ void distanceKernel(float *d_out, float ref, int len){ const int i = blockIdx.x*blockDim.x + threadIdx.x; const float x = scale(i, len); d_out[i] = distance(x, ref); printf("blockIdx:%2d,blockDim:%2d,threadIdx:%2d,i = %2d: dist from %f to %f.\n", blockIdx.x,blockDim.x,threadIdx.x,i, ref, x, d_out[i]); } int main(){ const float ref = 0.5f; float *d_out = 0; hipMalloc(&d_out, N*sizeof(float)); distanceKernel<<<N/TPB, TPB>>>(d_out, ref, N); hipFree(d_out); return 0; }
.text .file "kernel.hip" .globl _Z29__device_stub__distanceKernelPffi # -- Begin function _Z29__device_stub__distanceKernelPffi .type _Z29__device_stub__distanceKernelPffi,@function _Z29__device_stub__distanceKernelPffi: # @_Z29__device_stub__distanceKernelPffi .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $96, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 4(%rsp), %rcx movss %xmm0, (%rcx) movq %rsp, %rdx movl %esi, (%rdx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rdx, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z14distanceKernelPffi, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $112, %rsp .cfi_adjust_cfa_offset -112 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z29__device_stub__distanceKernelPffi, .Lfunc_end0-_Z29__device_stub__distanceKernelPffi .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function main .LCPI1_0: .long 0x3f000000 # float 0.5 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rax .cfi_def_cfa_offset 16 movq %rsp, %rdi movq $0, (%rdi) movl $256, %esi # imm = 0x100 callq hipMalloc movabsq $4294967298, %rdi # imm = 0x100000002 leaq 30(%rdi), %rdx movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_2 # %bb.1: movq (%rsp), %rdi movss .LCPI1_0(%rip), %xmm0 # xmm0 = mem[0],zero,zero,zero movl $64, %esi callq _Z29__device_stub__distanceKernelPffi .LBB1_2: movq (%rsp), %rdi callq hipFree xorl %eax, %eax popq %rcx .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z14distanceKernelPffi, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z14distanceKernelPffi,@object # @_Z14distanceKernelPffi .section .rodata,"a",@progbits .globl _Z14distanceKernelPffi .p2align 3, 0x0 _Z14distanceKernelPffi: .quad _Z29__device_stub__distanceKernelPffi .size _Z14distanceKernelPffi, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z14distanceKernelPffi" .size .L__unnamed_1, 23 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z29__device_stub__distanceKernelPffi .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z14distanceKernelPffi .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z14distanceKernelPffi ; -- Begin function _Z14distanceKernelPffi .globl _Z14distanceKernelPffi .p2align 8 .type _Z14distanceKernelPffi,@function _Z14distanceKernelPffi: ; @_Z14distanceKernelPffi ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x1c s_load_b128 s[4:7], s[0:1], 0x0 v_mov_b32_e32 v5, v0 v_mbcnt_lo_u32_b32 v34, -1, 0 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v10, v34 s_waitcnt lgkmcnt(0) s_and_b32 s14, s2, 0xffff s_add_i32 s2, s7, -1 v_mad_u64_u32 v[2:3], null, s15, s14, v[5:6] v_cvt_f32_i32_e32 v0, s2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cvt_f32_i32_e32 v1, v2 v_div_scale_f32 v3, null, v0, v0, v1 v_div_scale_f32 v7, vcc_lo, v1, v0, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_rcp_f32_e32 v4, v3 s_waitcnt_depctr 0xfff v_fma_f32 v6, -v3, v4, 1.0 v_fmac_f32_e32 v4, v6, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v6, v7, v4 v_fma_f32 v8, -v3, v6, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmac_f32_e32 v6, v8, v4 v_fma_f32 v3, -v3, v6, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_div_fmas_f32 v3, v3, v4, v6 v_div_fixup_f32 v35, v3, v0, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_sub_f32_e32 v0, s6, v35 v_mul_f32_e32 v0, v0, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_f32_e32 v1, 0x4f800000, v0 v_cmp_gt_f32_e32 vcc_lo, 0xf800000, v0 v_cndmask_b32_e32 v4, v0, v1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_2) v_sqrt_f32_e32 v0, v4 s_waitcnt_depctr 0xfff v_add_nc_u32_e32 v1, -1, v0 v_add_nc_u32_e32 v3, 1, v0 v_fma_f32 v6, -v1, v0, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f32 v7, -v3, v0, v4 v_cmp_ge_f32_e64 s2, 0, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_cndmask_b32_e64 v0, v0, v1, s2 v_cmp_lt_f32_e64 s2, 0, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v6, v0, v3, s2 v_ashrrev_i32_e32 v3, 31, v2 v_mul_f32_e32 v7, 0x37800000, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b64 v[0:1], 2, v[2:3] v_cndmask_b32_e32 v3, v6, v7, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v0, vcc_lo, s4, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s5, v1, vcc_lo v_cmp_class_f32_e64 vcc_lo, v4, 0x260 s_delay_alu instid0(VALU_DEP_4) v_cndmask_b32_e32 v36, v3, v4, vcc_lo global_store_b32 v[0:1], v36, off v_mov_b32_e32 v0, 0 s_load_b64 s[2:3], s[0:1], 0x60 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v10 v_mov_b32_e32 v1, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v10 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_6 ; %bb.1: v_mov_b32_e32 v3, 0 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v3, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[0:1], v3, s[2:3] offset:40 global_load_b64 v[6:7], v3, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v0, v0, v8 v_and_b32_e32 v1, v1, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v4, v0, 24 v_mul_lo_u32 v1, v1, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v4, v1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v6, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, v7, v1, vcc_lo global_load_b64 v[6:7], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v3, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[0:1], v[8:9] s_cbranch_execz .LBB0_5 ; %bb.2: ; %.preheader3.i.i.i.preheader s_mov_b32 s5, 0 .LBB0_3: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[6:7], v3, s[2:3] offset:40 global_load_b64 v[11:12], v3, s[2:3] v_dual_mov_b32 v9, v1 :: v_dual_mov_b32 v8, v0 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v4, v6, v8 s_waitcnt vmcnt(0) v_mad_u64_u32 v[0:1], null, v4, 24, v[11:12] v_and_b32_e32 v4, v7, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[6:7], null, v4, 24, v[1:2] v_mov_b32_e32 v1, v6 global_load_b64 v[6:7], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v3, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[8:9] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_3 ; %bb.4: ; %Flow626 s_or_b32 exec_lo, exec_lo, s5 .LBB0_5: ; %Flow628 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_6: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v11, 0 v_readfirstlane_b32 s4, v0 v_readfirstlane_b32 s5, v1 s_mov_b32 s11, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[3:4], v11, s[2:3] offset:40 global_load_b128 v[6:9], v11, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s8, v3 v_readfirstlane_b32 s9, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[4:5], s[8:9] s_mul_i32 s1, s9, 24 s_mul_hi_u32 s7, s8, 24 s_mul_i32 s10, s8, 24 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_8 ; %bb.7: v_dual_mov_b32 v12, s11 :: v_dual_mov_b32 v13, v11 s_add_i32 s11, s7, s1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v6, s10 v_add_co_ci_u32_e32 v1, vcc_lo, s11, v7, vcc_lo v_dual_mov_b32 v14, 2 :: v_dual_mov_b32 v15, 1 global_store_b128 v[0:1], v[12:15], off offset:8 .LBB0_8: s_or_b32 exec_lo, exec_lo, s12 s_lshl_b64 s[8:9], s[8:9], 12 v_lshlrev_b64 v[0:1], 6, v[10:11] s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v8, s8 v_add_co_ci_u32_e32 v4, vcc_lo, s9, v9, vcc_lo s_mov_b32 s16, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v3, v0 s_mov_b32 s17, s16 s_mov_b32 s18, s16 s_mov_b32 s19, s16 v_add_co_ci_u32_e32 v1, vcc_lo, v4, v1, vcc_lo v_dual_mov_b32 v10, 33 :: v_dual_mov_b32 v13, v11 v_mov_b32_e32 v12, v11 v_dual_mov_b32 v14, s16 :: v_dual_mov_b32 v17, s19 v_dual_mov_b32 v15, s17 :: v_dual_mov_b32 v16, s18 s_clause 0x3 global_store_b128 v[0:1], v[10:13], off global_store_b128 v[0:1], v[14:17], off offset:16 global_store_b128 v[0:1], v[14:17], off offset:32 global_store_b128 v[0:1], v[14:17], off offset:48 s_and_saveexec_b32 s8, s0 s_cbranch_execz .LBB0_16 ; %bb.9: v_mov_b32_e32 v12, 0 v_mov_b32_e32 v14, s5 s_mov_b32 s9, exec_lo s_clause 0x1 global_load_b64 v[15:16], v12, s[2:3] offset:32 glc global_load_b64 v[3:4], v12, s[2:3] offset:40 v_mov_b32_e32 v13, s4 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s4, v3 v_and_b32_e32 v4, s5, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v8, v3, 24 v_mul_lo_u32 v4, v4, 24 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v4, v8, v4 v_add_co_u32 v3, vcc_lo, v6, v3 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, v7, v4, vcc_lo global_store_b64 v[3:4], v[15:16], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v12, v[13:16], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[10:11], v[15:16] s_cbranch_execz .LBB0_12 ; %bb.10: ; %.preheader1.i.i.i.preheader s_mov_b32 s11, 0 .LBB0_11: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v8, s4 :: v_dual_mov_b32 v9, s5 s_sleep 1 global_store_b64 v[3:4], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v12, v[8:11], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[10:11] v_dual_mov_b32 v11, v9 :: v_dual_mov_b32 v10, v8 s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_11 .LBB0_12: ; %Flow624 s_or_b32 exec_lo, exec_lo, s9 v_mov_b32_e32 v9, 0 s_mov_b32 s11, exec_lo s_mov_b32 s9, exec_lo v_mbcnt_lo_u32_b32 v8, s11, 0 global_load_b64 v[3:4], v9, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v8 s_cbranch_execz .LBB0_14 ; %bb.13: s_bcnt1_i32_b32 s11, s11 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v8, s11 s_waitcnt vmcnt(0) global_atomic_add_u64 v[3:4], v[8:9], off offset:8 .LBB0_14: s_or_b32 exec_lo, exec_lo, s9 s_waitcnt vmcnt(0) global_load_b64 v[8:9], v[3:4], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[8:9] s_cbranch_vccnz .LBB0_16 ; %bb.15: global_load_b32 v3, v[3:4], off offset:24 v_mov_b32_e32 v4, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s9, v3 s_waitcnt_vscnt null, 0x0 global_store_b64 v[8:9], v[3:4], off s_and_b32 m0, s9, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_16: ; %Flow625 s_or_b32 exec_lo, exec_lo, s8 s_add_i32 s7, s7, s1 v_add_co_u32 v3, vcc_lo, v6, s10 v_add_co_ci_u32_e32 v4, vcc_lo, s7, v7, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v3, 20 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v4, vcc_lo .LBB0_17: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v6, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_19 ; %bb.18: ; in Loop: Header=BB0_17 Depth=1 global_load_b32 v6, v[3:4], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v6, 1, v6 .LBB0_19: ; in Loop: Header=BB0_17 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v6 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_21 ; %bb.20: ; in Loop: Header=BB0_17 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_22 .LBB0_21: ; in Loop: Header=BB0_17 Depth=1 s_mov_b32 s1, -1 .LBB0_22: ; %Flow619 ; in Loop: Header=BB0_17 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_17 ; %bb.23: global_load_b64 v[6:7], v[0:1], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_27 ; %bb.24: v_mov_b32_e32 v3, 0 s_clause 0x2 global_load_b64 v[0:1], v3, s[2:3] offset:40 global_load_b64 v[12:13], v3, s[2:3] offset:24 glc global_load_b64 v[10:11], v3, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v4, vcc_lo, v0, 1 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v4, s4 v_add_co_ci_u32_e32 v9, vcc_lo, s5, v14, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[8:9] v_dual_cndmask_b32 v8, v8, v4 :: v_dual_cndmask_b32 v9, v9, v14 v_and_b32_e32 v0, v8, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v9, v1 v_mul_hi_u32 v4, v0, 24 v_mul_lo_u32 v0, v0, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v0, vcc_lo, v10, v0 v_mov_b32_e32 v10, v12 v_mul_lo_u32 v1, v1, 24 v_add_nc_u32_e32 v1, v4, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v1, vcc_lo, v11, v1, vcc_lo v_mov_b32_e32 v11, v13 global_store_b64 v[0:1], v[12:13], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v3, v[8:11], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[10:11], v[12:13] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_27 ; %bb.25: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB0_26: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[0:1], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[12:13], v3, v[8:11], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[12:13], v[10:11] v_dual_mov_b32 v10, v12 :: v_dual_mov_b32 v11, v13 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_26 .LBB0_27: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[4:5] s_add_u32 s4, s4, .str@rel32@lo+4 s_addc_u32 s5, s5, .str@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_lg_u64 s[4:5], 0 s_cbranch_scc0 .LBB0_113 ; %bb.28: s_waitcnt vmcnt(0) v_dual_mov_b32 v12, 2 :: v_dual_and_b32 v37, 2, v6 v_dual_mov_b32 v1, 0 :: v_dual_and_b32 v8, -3, v6 v_mov_b32_e32 v9, v7 v_mov_b32_e32 v13, 1 s_mov_b64 s[8:9], 0x46 .LBB0_29: ; =>This Loop Header: Depth=1 ; Child Loop BB0_32 Depth 2 ; Child Loop BB0_39 Depth 2 ; Child Loop BB0_47 Depth 2 ; Child Loop BB0_55 Depth 2 ; Child Loop BB0_63 Depth 2 ; Child Loop BB0_71 Depth 2 ; Child Loop BB0_79 Depth 2 ; Child Loop BB0_87 Depth 2 ; Child Loop BB0_95 Depth 2 ; Child Loop BB0_101 Depth 2 ; Child Loop BB0_110 Depth 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u64_e64 s0, s[8:9], 56 ; implicit-def: $vgpr16_vgpr17 ; implicit-def: $sgpr18 s_and_b32 s0, s0, exec_lo s_cselect_b32 s10, s8, 56 s_cselect_b32 s11, s9, 0 s_cmp_gt_u32 s10, 7 s_mov_b32 s0, -1 s_cbranch_scc1 .LBB0_34 ; %bb.30: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v16, 0 v_mov_b32_e32 v17, 0 s_cmp_eq_u32 s10, 0 s_cbranch_scc1 .LBB0_33 ; %bb.31: ; %.preheader31.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_lshl_b64 s[0:1], s[10:11], 3 s_mov_b64 s[12:13], 0 s_mov_b64 s[16:17], s[4:5] .LBB0_32: ; %.preheader31.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v0, v1, s[16:17] s_waitcnt vmcnt(0) v_and_b32_e32 v0, 0xffff, v0 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[3:4], s12, v[0:1] s_add_u32 s12, s12, 8 s_addc_u32 s13, s13, 0 s_add_u32 s16, s16, 1 s_addc_u32 s17, s17, 0 s_cmp_lg_u32 s0, s12 v_or_b32_e32 v16, v3, v16 v_or_b32_e32 v17, v4, v17 s_cbranch_scc1 .LBB0_32 .LBB0_33: ; %Flow595 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s0, 0 s_mov_b32 s18, 0 .LBB0_34: ; %Flow597 ; in Loop: Header=BB0_29 Depth=1 s_and_not1_b32 vcc_lo, exec_lo, s0 s_mov_b64 s[0:1], s[4:5] s_cbranch_vccnz .LBB0_36 ; %bb.35: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[16:17], v1, s[4:5] s_add_i32 s18, s10, -8 s_add_u32 s0, s4, 8 s_addc_u32 s1, s5, 0 .LBB0_36: ; %.loopexit32.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s18, 7 s_cbranch_scc1 .LBB0_41 ; %bb.37: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v18, 0 v_mov_b32_e32 v19, 0 s_cmp_eq_u32 s18, 0 s_cbranch_scc1 .LBB0_40 ; %bb.38: ; %.preheader29.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[12:13], 0 s_mov_b64 s[16:17], 0 .LBB0_39: ; %.preheader29.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s20, s0, s16 s_addc_u32 s21, s1, s17 s_add_u32 s16, s16, 1 global_load_u8 v0, v1, s[20:21] s_addc_u32 s17, s17, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v0, 0xffff, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s12, v[0:1] s_add_u32 s12, s12, 8 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s18, s16 v_or_b32_e32 v18, v3, v18 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v19, v4, v19 s_cbranch_scc1 .LBB0_39 .LBB0_40: ; %Flow590 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s12, 0 s_mov_b32 s7, 0 s_branch .LBB0_42 .LBB0_41: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s12, -1 ; implicit-def: $vgpr18_vgpr19 ; implicit-def: $sgpr7 .LBB0_42: ; %Flow592 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s12 s_cbranch_vccnz .LBB0_44 ; %bb.43: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[18:19], v1, s[0:1] s_add_i32 s7, s18, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_44: ; %.loopexit30.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s7, 7 s_cbranch_scc1 .LBB0_49 ; %bb.45: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v20, 0 v_mov_b32_e32 v21, 0 s_cmp_eq_u32 s7, 0 s_cbranch_scc1 .LBB0_48 ; %bb.46: ; %.preheader27.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[12:13], 0 s_mov_b64 s[16:17], 0 .LBB0_47: ; %.preheader27.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s18, s0, s16 s_addc_u32 s19, s1, s17 s_add_u32 s16, s16, 1 global_load_u8 v0, v1, s[18:19] s_addc_u32 s17, s17, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v0, 0xffff, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s12, v[0:1] s_add_u32 s12, s12, 8 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s7, s16 v_or_b32_e32 v20, v3, v20 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v21, v4, v21 s_cbranch_scc1 .LBB0_47 .LBB0_48: ; %Flow585 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s12, 0 s_mov_b32 s18, 0 s_branch .LBB0_50 .LBB0_49: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s12, -1 ; implicit-def: $sgpr18 .LBB0_50: ; %Flow587 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s12 s_cbranch_vccnz .LBB0_52 ; %bb.51: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[20:21], v1, s[0:1] s_add_i32 s18, s7, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_52: ; %.loopexit28.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s18, 7 s_cbranch_scc1 .LBB0_57 ; %bb.53: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v22, 0 v_mov_b32_e32 v23, 0 s_cmp_eq_u32 s18, 0 s_cbranch_scc1 .LBB0_56 ; %bb.54: ; %.preheader25.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[12:13], 0 s_mov_b64 s[16:17], 0 .LBB0_55: ; %.preheader25.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s20, s0, s16 s_addc_u32 s21, s1, s17 s_add_u32 s16, s16, 1 global_load_u8 v0, v1, s[20:21] s_addc_u32 s17, s17, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v0, 0xffff, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s12, v[0:1] s_add_u32 s12, s12, 8 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s18, s16 v_or_b32_e32 v22, v3, v22 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v23, v4, v23 s_cbranch_scc1 .LBB0_55 .LBB0_56: ; %Flow580 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s12, 0 s_mov_b32 s7, 0 s_branch .LBB0_58 .LBB0_57: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s12, -1 ; implicit-def: $vgpr22_vgpr23 ; implicit-def: $sgpr7 .LBB0_58: ; %Flow582 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s12 s_cbranch_vccnz .LBB0_60 ; %bb.59: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[22:23], v1, s[0:1] s_add_i32 s7, s18, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_60: ; %.loopexit26.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s7, 7 s_cbranch_scc1 .LBB0_65 ; %bb.61: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v24, 0 v_mov_b32_e32 v25, 0 s_cmp_eq_u32 s7, 0 s_cbranch_scc1 .LBB0_64 ; %bb.62: ; %.preheader23.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[12:13], 0 s_mov_b64 s[16:17], 0 .LBB0_63: ; %.preheader23.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s18, s0, s16 s_addc_u32 s19, s1, s17 s_add_u32 s16, s16, 1 global_load_u8 v0, v1, s[18:19] s_addc_u32 s17, s17, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v0, 0xffff, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s12, v[0:1] s_add_u32 s12, s12, 8 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s7, s16 v_or_b32_e32 v24, v3, v24 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v25, v4, v25 s_cbranch_scc1 .LBB0_63 .LBB0_64: ; %Flow575 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s12, 0 s_mov_b32 s18, 0 s_branch .LBB0_66 .LBB0_65: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s12, -1 ; implicit-def: $sgpr18 .LBB0_66: ; %Flow577 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s12 s_cbranch_vccnz .LBB0_68 ; %bb.67: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[24:25], v1, s[0:1] s_add_i32 s18, s7, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_68: ; %.loopexit24.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s18, 7 s_cbranch_scc1 .LBB0_73 ; %bb.69: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v26, 0 v_mov_b32_e32 v27, 0 s_cmp_eq_u32 s18, 0 s_cbranch_scc1 .LBB0_72 ; %bb.70: ; %.preheader21.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[12:13], 0 s_mov_b64 s[16:17], 0 .LBB0_71: ; %.preheader21.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s20, s0, s16 s_addc_u32 s21, s1, s17 s_add_u32 s16, s16, 1 global_load_u8 v0, v1, s[20:21] s_addc_u32 s17, s17, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v0, 0xffff, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s12, v[0:1] s_add_u32 s12, s12, 8 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s18, s16 v_or_b32_e32 v26, v3, v26 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v27, v4, v27 s_cbranch_scc1 .LBB0_71 .LBB0_72: ; %Flow570 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s12, 0 s_mov_b32 s7, 0 s_branch .LBB0_74 .LBB0_73: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s12, -1 ; implicit-def: $vgpr26_vgpr27 ; implicit-def: $sgpr7 .LBB0_74: ; %Flow572 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s12 s_cbranch_vccnz .LBB0_76 ; %bb.75: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[26:27], v1, s[0:1] s_add_i32 s7, s18, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_76: ; %.loopexit22.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s7, 7 s_cbranch_scc1 .LBB0_81 ; %bb.77: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v28, 0 v_mov_b32_e32 v29, 0 s_cmp_eq_u32 s7, 0 s_cbranch_scc1 .LBB0_80 ; %bb.78: ; %.preheader.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[12:13], 0 s_mov_b64 s[16:17], s[0:1] .LBB0_79: ; %.preheader.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v0, v1, s[16:17] s_add_i32 s7, s7, -1 s_waitcnt vmcnt(0) v_and_b32_e32 v0, 0xffff, v0 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[3:4], s12, v[0:1] s_add_u32 s12, s12, 8 s_addc_u32 s13, s13, 0 s_add_u32 s16, s16, 1 s_addc_u32 s17, s17, 0 s_cmp_lg_u32 s7, 0 v_or_b32_e32 v28, v3, v28 v_or_b32_e32 v29, v4, v29 s_cbranch_scc1 .LBB0_79 .LBB0_80: ; %Flow565 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s7, 0 s_branch .LBB0_82 .LBB0_81: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s7, -1 .LBB0_82: ; %Flow567 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s7 s_cbranch_vccnz .LBB0_84 ; %bb.83: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[28:29], v1, s[0:1] .LBB0_84: ; %.loopexit.i ; in Loop: Header=BB0_29 Depth=1 v_dual_mov_b32 v0, v34 :: v_dual_mov_b32 v3, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_readfirstlane_b32 s0, v0 v_mov_b32_e32 v4, 0 v_cmp_eq_u32_e64 s0, s0, v0 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_90 ; %bb.85: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[32:33], v1, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[3:4], v1, s[2:3] offset:40 global_load_b64 v[10:11], v1, s[2:3] s_mov_b32 s7, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v33 v_and_b32_e32 v3, v3, v32 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v4, v4, 24 v_mul_hi_u32 v14, v3, 24 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v4, v14, v4 s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v10, v3 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, v11, v4, vcc_lo global_load_b64 v[30:31], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[3:4], v1, v[30:33], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[3:4], v[32:33] s_cbranch_execz .LBB0_89 ; %bb.86: ; %.preheader3.i.i19.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s12, 0 .LBB0_87: ; %.preheader3.i.i19.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 s_clause 0x1 global_load_b64 v[10:11], v1, s[2:3] offset:40 global_load_b64 v[14:15], v1, s[2:3] v_dual_mov_b32 v33, v4 :: v_dual_mov_b32 v32, v3 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v10, v10, v32 s_waitcnt vmcnt(0) v_mad_u64_u32 v[3:4], null, v10, 24, v[14:15] v_and_b32_e32 v14, v11, v33 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[10:11], null, v14, 24, v[4:5] v_mov_b32_e32 v4, v10 global_load_b64 v[30:31], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[3:4], v1, v[30:33], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[3:4], v[32:33] s_or_b32 s12, vcc_lo, s12 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s12 s_cbranch_execnz .LBB0_87 ; %bb.88: ; %Flow560 ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s12 .LBB0_89: ; %Flow562 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 .LBB0_90: ; %.loopexit4.i.i14.i ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_clause 0x1 global_load_b64 v[10:11], v1, s[2:3] offset:40 global_load_b128 v[30:33], v1, s[2:3] v_readfirstlane_b32 s12, v3 v_readfirstlane_b32 s13, v4 s_mov_b32 s19, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s16, v10 v_readfirstlane_b32 s17, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[16:17], s[12:13], s[16:17] s_mul_i32 s1, s17, 24 s_mul_hi_u32 s7, s16, 24 s_mul_i32 s18, s16, 24 s_and_saveexec_b32 s20, s0 s_cbranch_execz .LBB0_92 ; %bb.91: ; in Loop: Header=BB0_29 Depth=1 v_dual_mov_b32 v10, s19 :: v_dual_mov_b32 v11, v1 s_add_i32 s19, s7, s1 s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v30, s18 v_add_co_ci_u32_e32 v4, vcc_lo, s19, v31, vcc_lo global_store_b128 v[3:4], v[10:13], off offset:8 .LBB0_92: ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s20 v_cmp_gt_u64_e64 vcc_lo, s[8:9], 56 v_or_b32_e32 v3, 0, v9 v_or_b32_e32 v4, v8, v37 s_lshl_b64 s[16:17], s[16:17], 12 s_lshl_b32 s19, s10, 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_add_i32 s19, s19, 28 v_dual_cndmask_b32 v15, v3, v9 :: v_dual_cndmask_b32 v8, v4, v8 v_lshlrev_b64 v[3:4], 6, v[0:1] s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v32, s16 v_add_co_ci_u32_e32 v9, vcc_lo, s17, v33, vcc_lo s_and_b32 s19, s19, 0x1e0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v3, vcc_lo, v0, v3 v_and_or_b32 v14, 0xffffff1f, v8, s19 v_add_co_ci_u32_e32 v4, vcc_lo, v9, v4, vcc_lo s_clause 0x3 global_store_b128 v[3:4], v[14:17], off global_store_b128 v[3:4], v[18:21], off offset:16 global_store_b128 v[3:4], v[22:25], off offset:32 global_store_b128 v[3:4], v[26:29], off offset:48 s_and_saveexec_b32 s16, s0 s_cbranch_execz .LBB0_100 ; %bb.93: ; in Loop: Header=BB0_29 Depth=1 s_clause 0x1 global_load_b64 v[18:19], v1, s[2:3] offset:32 glc global_load_b64 v[8:9], v1, s[2:3] offset:40 v_dual_mov_b32 v16, s12 :: v_dual_mov_b32 v17, s13 s_waitcnt vmcnt(0) v_readfirstlane_b32 s20, v8 v_readfirstlane_b32 s21, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[20:21], s[20:21], s[12:13] s_mul_i32 s17, s21, 24 s_mul_hi_u32 s19, s20, 24 s_mul_i32 s20, s20, 24 s_add_i32 s19, s19, s17 v_add_co_u32 v14, vcc_lo, v30, s20 v_add_co_ci_u32_e32 v15, vcc_lo, s19, v31, vcc_lo s_mov_b32 s17, exec_lo global_store_b64 v[14:15], v[18:19], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v1, v[16:19], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[10:11], v[18:19] s_cbranch_execz .LBB0_96 ; %bb.94: ; %.preheader1.i.i17.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s19, 0 .LBB0_95: ; %.preheader1.i.i17.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 v_dual_mov_b32 v8, s12 :: v_dual_mov_b32 v9, s13 s_sleep 1 global_store_b64 v[14:15], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v1, v[8:11], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[10:11] v_dual_mov_b32 v11, v9 :: v_dual_mov_b32 v10, v8 s_or_b32 s19, vcc_lo, s19 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s19 s_cbranch_execnz .LBB0_95 .LBB0_96: ; %Flow558 ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s17 global_load_b64 v[8:9], v1, s[2:3] offset:16 s_mov_b32 s19, exec_lo s_mov_b32 s17, exec_lo v_mbcnt_lo_u32_b32 v0, s19, 0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB0_98 ; %bb.97: ; in Loop: Header=BB0_29 Depth=1 s_bcnt1_i32_b32 s19, s19 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v0, s19 s_waitcnt vmcnt(0) global_atomic_add_u64 v[8:9], v[0:1], off offset:8 .LBB0_98: ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s17 s_waitcnt vmcnt(0) global_load_b64 v[10:11], v[8:9], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[10:11] s_cbranch_vccnz .LBB0_100 ; %bb.99: ; in Loop: Header=BB0_29 Depth=1 global_load_b32 v0, v[8:9], off offset:24 s_waitcnt vmcnt(0) v_readfirstlane_b32 s17, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[10:11], v[0:1], off s_and_b32 m0, s17, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_100: ; %Flow559 ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s16 s_add_i32 s7, s7, s1 v_add_co_u32 v0, vcc_lo, v30, s18 v_add_co_ci_u32_e32 v9, vcc_lo, s7, v31, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v9, vcc_lo .LBB0_101: ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 v_mov_b32_e32 v0, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_103 ; %bb.102: ; in Loop: Header=BB0_101 Depth=2 global_load_b32 v0, v[8:9], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v0, 1, v0 .LBB0_103: ; in Loop: Header=BB0_101 Depth=2 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v0 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_105 ; %bb.104: ; in Loop: Header=BB0_101 Depth=2 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_106 .LBB0_105: ; in Loop: Header=BB0_101 Depth=2 s_mov_b32 s1, -1 .LBB0_106: ; %Flow553 ; in Loop: Header=BB0_101 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_101 ; %bb.107: ; in Loop: Header=BB0_29 Depth=1 global_load_b128 v[8:11], v[3:4], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_111 ; %bb.108: ; in Loop: Header=BB0_29 Depth=1 s_clause 0x2 global_load_b64 v[3:4], v1, s[2:3] offset:40 global_load_b64 v[10:11], v1, s[2:3] offset:24 glc global_load_b64 v[16:17], v1, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v0, vcc_lo, v3, 1 v_add_co_ci_u32_e32 v18, vcc_lo, 0, v4, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v14, vcc_lo, v0, s12 v_add_co_ci_u32_e32 v15, vcc_lo, s13, v18, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[14:15] v_dual_cndmask_b32 v15, v15, v18 :: v_dual_cndmask_b32 v14, v14, v0 v_and_b32_e32 v0, v15, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v3, v14, v3 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v4, v3, 24 v_mul_lo_u32 v3, v3, 24 v_add_nc_u32_e32 v0, v4, v0 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v3, vcc_lo, v16, v3 v_mov_b32_e32 v16, v10 v_add_co_ci_u32_e32 v4, vcc_lo, v17, v0, vcc_lo v_mov_b32_e32 v17, v11 global_store_b64 v[3:4], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[16:17], v1, v[14:17], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[16:17], v[10:11] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_111 ; %bb.109: ; %.preheader.i.i16.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s0, 0 .LBB0_110: ; %.preheader.i.i16.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_store_b64 v[3:4], v[16:17], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v1, v[14:17], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[10:11], v[16:17] v_dual_mov_b32 v17, v11 :: v_dual_mov_b32 v16, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_110 .LBB0_111: ; %__ockl_hostcall_preview.exit20.i ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_sub_u32 s8, s8, s10 s_subb_u32 s9, s9, s11 s_add_u32 s4, s4, s10 s_addc_u32 s5, s5, s11 s_cmp_lg_u64 s[8:9], 0 s_cbranch_scc1 .LBB0_29 ; %bb.112: ; %Flow598 s_mov_b32 s0, 0 s_branch .LBB0_114 .LBB0_113: s_mov_b32 s0, -1 ; implicit-def: $vgpr8_vgpr9 .LBB0_114: ; %Flow613 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s0 s_cbranch_vccz .LBB0_143 ; %bb.115: s_waitcnt vmcnt(0) v_mov_b32_e32 v8, v34 v_mov_b32_e32 v0, 0 v_mov_b32_e32 v1, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v8 v_cmp_eq_u32_e64 s0, s0, v8 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_121 ; %bb.116: v_mov_b32_e32 v3, 0 s_mov_b32 s4, exec_lo global_load_b64 v[11:12], v3, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[0:1], v3, s[2:3] offset:40 global_load_b64 v[9:10], v3, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v0, v0, v11 v_and_b32_e32 v1, v1, v12 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v4, v0, 24 v_mul_lo_u32 v1, v1, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v4, v1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v9, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, v10, v1, vcc_lo global_load_b64 v[9:10], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v3, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[0:1], v[11:12] s_cbranch_execz .LBB0_120 ; %bb.117: ; %.preheader3.i.i.i16.preheader s_mov_b32 s5, 0 .LBB0_118: ; %.preheader3.i.i.i16 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[9:10], v3, s[2:3] offset:40 global_load_b64 v[13:14], v3, s[2:3] v_dual_mov_b32 v12, v1 :: v_dual_mov_b32 v11, v0 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v4, v9, v11 s_waitcnt vmcnt(0) v_mad_u64_u32 v[0:1], null, v4, 24, v[13:14] v_and_b32_e32 v4, v10, v12 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v4, 24, v[1:2] v_mov_b32_e32 v1, v9 global_load_b64 v[9:10], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v3, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[11:12] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_118 ; %bb.119: ; %Flow610 s_or_b32 exec_lo, exec_lo, s5 .LBB0_120: ; %Flow612 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_121: ; %.loopexit4.i.i.i11 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v9, 0 v_readfirstlane_b32 s4, v0 v_readfirstlane_b32 s5, v1 s_mov_b32 s11, exec_lo s_clause 0x1 global_load_b64 v[3:4], v9, s[2:3] offset:40 global_load_b128 v[10:13], v9, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s8, v3 v_readfirstlane_b32 s9, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[4:5], s[8:9] s_mul_i32 s1, s9, 24 s_mul_hi_u32 s7, s8, 24 s_mul_i32 s10, s8, 24 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_123 ; %bb.122: v_dual_mov_b32 v14, s11 :: v_dual_mov_b32 v15, v9 s_add_i32 s11, s7, s1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v10, s10 v_add_co_ci_u32_e32 v1, vcc_lo, s11, v11, vcc_lo v_dual_mov_b32 v16, 2 :: v_dual_mov_b32 v17, 1 global_store_b128 v[0:1], v[14:17], off offset:8 .LBB0_123: s_or_b32 exec_lo, exec_lo, s12 s_lshl_b64 s[8:9], s[8:9], 12 v_lshlrev_b64 v[0:1], 6, v[8:9] s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v12, s8 v_add_co_ci_u32_e32 v4, vcc_lo, s9, v13, vcc_lo s_mov_b32 s16, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v3, v0 s_mov_b32 s17, s16 s_mov_b32 s18, s16 s_mov_b32 s19, s16 v_and_or_b32 v6, 0xffffff1f, v6, 32 v_add_co_ci_u32_e32 v1, vcc_lo, v4, v1, vcc_lo v_mov_b32_e32 v8, v9 v_dual_mov_b32 v12, s16 :: v_dual_mov_b32 v15, s19 v_dual_mov_b32 v13, s17 :: v_dual_mov_b32 v14, s18 s_clause 0x3 global_store_b128 v[0:1], v[6:9], off global_store_b128 v[0:1], v[12:15], off offset:16 global_store_b128 v[0:1], v[12:15], off offset:32 global_store_b128 v[0:1], v[12:15], off offset:48 s_and_saveexec_b32 s8, s0 s_cbranch_execz .LBB0_131 ; %bb.124: v_dual_mov_b32 v12, 0 :: v_dual_mov_b32 v13, s4 v_mov_b32_e32 v14, s5 s_clause 0x1 global_load_b64 v[15:16], v12, s[2:3] offset:32 glc global_load_b64 v[3:4], v12, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s12, v3 v_readfirstlane_b32 s13, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[12:13], s[12:13], s[4:5] s_mul_i32 s9, s13, 24 s_mul_hi_u32 s11, s12, 24 s_mul_i32 s12, s12, 24 s_add_i32 s11, s11, s9 v_add_co_u32 v3, vcc_lo, v10, s12 v_add_co_ci_u32_e32 v4, vcc_lo, s11, v11, vcc_lo s_mov_b32 s9, exec_lo global_store_b64 v[3:4], v[15:16], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v12, v[13:16], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[8:9], v[15:16] s_cbranch_execz .LBB0_127 ; %bb.125: ; %.preheader1.i.i.i14.preheader s_mov_b32 s11, 0 .LBB0_126: ; %.preheader1.i.i.i14 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v6, s4 :: v_dual_mov_b32 v7, s5 s_sleep 1 global_store_b64 v[3:4], v[8:9], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[6:7], v12, v[6:9], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_126 .LBB0_127: ; %Flow608 s_or_b32 exec_lo, exec_lo, s9 v_mov_b32_e32 v7, 0 s_mov_b32 s11, exec_lo s_mov_b32 s9, exec_lo v_mbcnt_lo_u32_b32 v6, s11, 0 global_load_b64 v[3:4], v7, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v6 s_cbranch_execz .LBB0_129 ; %bb.128: s_bcnt1_i32_b32 s11, s11 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v6, s11 s_waitcnt vmcnt(0) global_atomic_add_u64 v[3:4], v[6:7], off offset:8 .LBB0_129: s_or_b32 exec_lo, exec_lo, s9 s_waitcnt vmcnt(0) global_load_b64 v[6:7], v[3:4], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[6:7] s_cbranch_vccnz .LBB0_131 ; %bb.130: global_load_b32 v3, v[3:4], off offset:24 v_mov_b32_e32 v4, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s9, v3 s_waitcnt_vscnt null, 0x0 global_store_b64 v[6:7], v[3:4], off s_and_b32 m0, s9, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_131: ; %Flow609 s_or_b32 exec_lo, exec_lo, s8 s_add_i32 s7, s7, s1 v_add_co_u32 v3, vcc_lo, v10, s10 v_add_co_ci_u32_e32 v4, vcc_lo, s7, v11, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v3, 20 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v4, vcc_lo .LBB0_132: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v6, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_134 ; %bb.133: ; in Loop: Header=BB0_132 Depth=1 global_load_b32 v6, v[3:4], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v6, 1, v6 .LBB0_134: ; in Loop: Header=BB0_132 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v6 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_136 ; %bb.135: ; in Loop: Header=BB0_132 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_137 .LBB0_136: ; in Loop: Header=BB0_132 Depth=1 s_mov_b32 s1, -1 .LBB0_137: ; %Flow603 ; in Loop: Header=BB0_132 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_132 ; %bb.138: global_load_b128 v[8:11], v[0:1], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_142 ; %bb.139: v_mov_b32_e32 v3, 0 s_clause 0x2 global_load_b64 v[0:1], v3, s[2:3] offset:40 global_load_b64 v[6:7], v3, s[2:3] offset:24 glc global_load_b64 v[12:13], v3, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v4, vcc_lo, v0, 1 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v10, vcc_lo, v4, s4 v_add_co_ci_u32_e32 v11, vcc_lo, s5, v14, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[10:11] v_dual_cndmask_b32 v10, v10, v4 :: v_dual_cndmask_b32 v11, v11, v14 v_and_b32_e32 v0, v10, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v11, v1 v_mul_hi_u32 v4, v0, 24 v_mul_lo_u32 v0, v0, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v0, vcc_lo, v12, v0 v_mov_b32_e32 v12, v6 v_mul_lo_u32 v1, v1, 24 v_add_nc_u32_e32 v1, v4, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v1, vcc_lo, v13, v1, vcc_lo v_mov_b32_e32 v13, v7 global_store_b64 v[0:1], v[6:7], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[12:13], v3, v[10:13], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[12:13], v[6:7] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_142 ; %bb.140: ; %.preheader.i.i.i13.preheader s_mov_b32 s0, 0 .LBB0_141: ; %.preheader.i.i.i13 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[0:1], v[12:13], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[6:7], v3, v[10:13], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[12:13] v_dual_mov_b32 v13, v7 :: v_dual_mov_b32 v12, v6 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_141 .LBB0_142: ; %__ockl_hostcall_preview.exit.i s_or_b32 exec_lo, exec_lo, s1 .LBB0_143: ; %__ockl_printf_append_string_n.exit s_waitcnt vmcnt(0) v_mov_b32_e32 v10, v34 v_mov_b32_e32 v0, 0 v_mov_b32_e32 v1, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v10 v_cmp_eq_u32_e64 s0, s0, v10 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_149 ; %bb.144: v_mov_b32_e32 v3, 0 s_mov_b32 s4, exec_lo global_load_b64 v[13:14], v3, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[0:1], v3, s[2:3] offset:40 global_load_b64 v[6:7], v3, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v0, v0, v13 v_and_b32_e32 v1, v1, v14 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v4, v0, 24 v_mul_lo_u32 v1, v1, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v4, v1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v6, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, v7, v1, vcc_lo global_load_b64 v[11:12], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v3, v[11:14], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[0:1], v[13:14] s_cbranch_execz .LBB0_148 ; %bb.145: ; %.preheader3.i.i.i23.preheader s_mov_b32 s5, 0 .LBB0_146: ; %.preheader3.i.i.i23 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[6:7], v3, s[2:3] offset:40 global_load_b64 v[11:12], v3, s[2:3] v_dual_mov_b32 v14, v1 :: v_dual_mov_b32 v13, v0 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v4, v6, v13 s_waitcnt vmcnt(0) v_mad_u64_u32 v[0:1], null, v4, 24, v[11:12] v_and_b32_e32 v4, v7, v14 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[6:7], null, v4, 24, v[1:2] v_mov_b32_e32 v1, v6 global_load_b64 v[11:12], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v3, v[11:14], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[13:14] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_146 ; %bb.147: ; %Flow546 s_or_b32 exec_lo, exec_lo, s5 .LBB0_148: ; %Flow548 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_149: ; %.loopexit4.i.i.i17 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v11, 0 v_readfirstlane_b32 s4, v0 v_readfirstlane_b32 s5, v1 s_mov_b32 s11, exec_lo s_clause 0x1 global_load_b64 v[3:4], v11, s[2:3] offset:40 global_load_b128 v[12:15], v11, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s8, v3 v_readfirstlane_b32 s9, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[4:5], s[8:9] s_mul_i32 s1, s9, 24 s_mul_hi_u32 s7, s8, 24 s_mul_i32 s10, s8, 24 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_151 ; %bb.150: v_dual_mov_b32 v16, s11 :: v_dual_mov_b32 v17, v11 s_add_i32 s11, s7, s1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v12, s10 v_add_co_ci_u32_e32 v1, vcc_lo, s11, v13, vcc_lo v_dual_mov_b32 v18, 2 :: v_dual_mov_b32 v19, 1 global_store_b128 v[0:1], v[16:19], off offset:8 .LBB0_151: s_or_b32 exec_lo, exec_lo, s12 s_lshl_b64 s[8:9], s[8:9], 12 v_lshlrev_b64 v[0:1], 6, v[10:11] s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v14, s8 v_add_co_ci_u32_e32 v4, vcc_lo, s9, v15, vcc_lo s_mov_b32 s16, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v3, v0 s_mov_b32 s17, s16 s_mov_b32 s18, s16 s_mov_b32 s19, s16 v_and_or_b32 v8, 0xffffff1f, v8, 32 v_add_co_ci_u32_e32 v1, vcc_lo, v4, v1, vcc_lo v_mov_b32_e32 v10, s15 v_dual_mov_b32 v14, s16 :: v_dual_mov_b32 v17, s19 v_dual_mov_b32 v15, s17 :: v_dual_mov_b32 v16, s18 s_clause 0x3 global_store_b128 v[0:1], v[8:11], off global_store_b128 v[0:1], v[14:17], off offset:16 global_store_b128 v[0:1], v[14:17], off offset:32 global_store_b128 v[0:1], v[14:17], off offset:48 s_and_saveexec_b32 s8, s0 s_cbranch_execz .LBB0_159 ; %bb.152: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v15, s5 v_mov_b32_e32 v14, s4 s_clause 0x1 global_load_b64 v[16:17], v10, s[2:3] offset:32 glc global_load_b64 v[3:4], v10, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s12, v3 v_readfirstlane_b32 s13, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[12:13], s[12:13], s[4:5] s_mul_i32 s9, s13, 24 s_mul_hi_u32 s11, s12, 24 s_mul_i32 s12, s12, 24 s_add_i32 s11, s11, s9 v_add_co_u32 v3, vcc_lo, v12, s12 v_add_co_ci_u32_e32 v4, vcc_lo, s11, v13, vcc_lo s_mov_b32 s9, exec_lo global_store_b64 v[3:4], v[16:17], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v10, v[14:17], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[8:9], v[16:17] s_cbranch_execz .LBB0_155 ; %bb.153: ; %.preheader1.i.i.i21.preheader s_mov_b32 s11, 0 .LBB0_154: ; %.preheader1.i.i.i21 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v6, s4 :: v_dual_mov_b32 v7, s5 s_sleep 1 global_store_b64 v[3:4], v[8:9], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[6:7], v10, v[6:9], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_154 .LBB0_155: ; %Flow544 s_or_b32 exec_lo, exec_lo, s9 v_mov_b32_e32 v7, 0 s_mov_b32 s11, exec_lo s_mov_b32 s9, exec_lo v_mbcnt_lo_u32_b32 v6, s11, 0 global_load_b64 v[3:4], v7, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v6 s_cbranch_execz .LBB0_157 ; %bb.156: s_bcnt1_i32_b32 s11, s11 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v6, s11 s_waitcnt vmcnt(0) global_atomic_add_u64 v[3:4], v[6:7], off offset:8 .LBB0_157: s_or_b32 exec_lo, exec_lo, s9 s_waitcnt vmcnt(0) global_load_b64 v[6:7], v[3:4], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[6:7] s_cbranch_vccnz .LBB0_159 ; %bb.158: global_load_b32 v3, v[3:4], off offset:24 v_mov_b32_e32 v4, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s9, v3 s_waitcnt_vscnt null, 0x0 global_store_b64 v[6:7], v[3:4], off s_and_b32 m0, s9, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_159: ; %Flow545 s_or_b32 exec_lo, exec_lo, s8 s_add_i32 s7, s7, s1 v_add_co_u32 v3, vcc_lo, v12, s10 v_add_co_ci_u32_e32 v4, vcc_lo, s7, v13, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v3, 20 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v4, vcc_lo .LBB0_160: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v6, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_162 ; %bb.161: ; in Loop: Header=BB0_160 Depth=1 global_load_b32 v6, v[3:4], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v6, 1, v6 .LBB0_162: ; in Loop: Header=BB0_160 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v6 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_164 ; %bb.163: ; in Loop: Header=BB0_160 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_165 .LBB0_164: ; in Loop: Header=BB0_160 Depth=1 s_mov_b32 s1, -1 .LBB0_165: ; %Flow539 ; in Loop: Header=BB0_160 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_160 ; %bb.166: global_load_b64 v[6:7], v[0:1], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_170 ; %bb.167: v_mov_b32_e32 v3, 0 s_clause 0x2 global_load_b64 v[0:1], v3, s[2:3] offset:40 global_load_b64 v[12:13], v3, s[2:3] offset:24 glc global_load_b64 v[10:11], v3, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v4, vcc_lo, v0, 1 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v4, s4 v_add_co_ci_u32_e32 v9, vcc_lo, s5, v14, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[8:9] v_dual_cndmask_b32 v8, v8, v4 :: v_dual_cndmask_b32 v9, v9, v14 v_and_b32_e32 v0, v8, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v9, v1 v_mul_hi_u32 v4, v0, 24 v_mul_lo_u32 v0, v0, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v0, vcc_lo, v10, v0 v_mov_b32_e32 v10, v12 v_mul_lo_u32 v1, v1, 24 v_add_nc_u32_e32 v1, v4, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v1, vcc_lo, v11, v1, vcc_lo v_mov_b32_e32 v11, v13 global_store_b64 v[0:1], v[12:13], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v3, v[8:11], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[10:11], v[12:13] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_170 ; %bb.168: ; %.preheader.i.i.i20.preheader s_mov_b32 s0, 0 .LBB0_169: ; %.preheader.i.i.i20 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[0:1], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[12:13], v3, v[8:11], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[12:13], v[10:11] v_dual_mov_b32 v10, v12 :: v_dual_mov_b32 v11, v13 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_169 .LBB0_170: ; %__ockl_printf_append_args.exit s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v8, v34 v_mov_b32_e32 v0, 0 v_mov_b32_e32 v1, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v8 v_cmp_eq_u32_e64 s0, s0, v8 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_176 ; %bb.171: v_mov_b32_e32 v3, 0 s_mov_b32 s4, exec_lo global_load_b64 v[11:12], v3, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[0:1], v3, s[2:3] offset:40 global_load_b64 v[9:10], v3, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v0, v0, v11 v_and_b32_e32 v1, v1, v12 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v4, v0, 24 v_mul_lo_u32 v1, v1, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v4, v1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v9, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, v10, v1, vcc_lo global_load_b64 v[9:10], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v3, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[0:1], v[11:12] s_cbranch_execz .LBB0_175 ; %bb.172: ; %.preheader3.i.i.i30.preheader s_mov_b32 s5, 0 .LBB0_173: ; %.preheader3.i.i.i30 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[9:10], v3, s[2:3] offset:40 global_load_b64 v[13:14], v3, s[2:3] v_dual_mov_b32 v12, v1 :: v_dual_mov_b32 v11, v0 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v4, v9, v11 s_waitcnt vmcnt(0) v_mad_u64_u32 v[0:1], null, v4, 24, v[13:14] v_and_b32_e32 v4, v10, v12 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v4, 24, v[1:2] v_mov_b32_e32 v1, v9 global_load_b64 v[9:10], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v3, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[11:12] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_173 ; %bb.174: ; %Flow532 s_or_b32 exec_lo, exec_lo, s5 .LBB0_175: ; %Flow534 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_176: ; %.loopexit4.i.i.i24 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v9, 0 v_readfirstlane_b32 s4, v0 v_readfirstlane_b32 s5, v1 s_mov_b32 s11, exec_lo s_clause 0x1 global_load_b64 v[3:4], v9, s[2:3] offset:40 global_load_b128 v[10:13], v9, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s8, v3 v_readfirstlane_b32 s9, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[4:5], s[8:9] s_mul_i32 s1, s9, 24 s_mul_hi_u32 s7, s8, 24 s_mul_i32 s10, s8, 24 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_178 ; %bb.177: v_dual_mov_b32 v14, s11 :: v_dual_mov_b32 v15, v9 s_add_i32 s11, s7, s1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v10, s10 v_add_co_ci_u32_e32 v1, vcc_lo, s11, v11, vcc_lo v_dual_mov_b32 v16, 2 :: v_dual_mov_b32 v17, 1 global_store_b128 v[0:1], v[14:17], off offset:8 .LBB0_178: s_or_b32 exec_lo, exec_lo, s12 s_lshl_b64 s[8:9], s[8:9], 12 v_lshlrev_b64 v[0:1], 6, v[8:9] s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v12, s8 v_add_co_ci_u32_e32 v4, vcc_lo, s9, v13, vcc_lo s_mov_b32 s16, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v3, v0 s_mov_b32 s17, s16 s_mov_b32 s18, s16 s_mov_b32 s19, s16 v_and_or_b32 v6, 0xffffff1f, v6, 32 v_add_co_ci_u32_e32 v1, vcc_lo, v4, v1, vcc_lo v_mov_b32_e32 v8, s14 v_dual_mov_b32 v12, s16 :: v_dual_mov_b32 v15, s19 v_dual_mov_b32 v13, s17 :: v_dual_mov_b32 v14, s18 s_clause 0x3 global_store_b128 v[0:1], v[6:9], off global_store_b128 v[0:1], v[12:15], off offset:16 global_store_b128 v[0:1], v[12:15], off offset:32 global_store_b128 v[0:1], v[12:15], off offset:48 s_and_saveexec_b32 s8, s0 s_cbranch_execz .LBB0_186 ; %bb.179: v_dual_mov_b32 v12, 0 :: v_dual_mov_b32 v13, s4 v_mov_b32_e32 v14, s5 s_clause 0x1 global_load_b64 v[15:16], v12, s[2:3] offset:32 glc global_load_b64 v[3:4], v12, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s12, v3 v_readfirstlane_b32 s13, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[12:13], s[12:13], s[4:5] s_mul_i32 s9, s13, 24 s_mul_hi_u32 s11, s12, 24 s_mul_i32 s12, s12, 24 s_add_i32 s11, s11, s9 v_add_co_u32 v3, vcc_lo, v10, s12 v_add_co_ci_u32_e32 v4, vcc_lo, s11, v11, vcc_lo s_mov_b32 s9, exec_lo global_store_b64 v[3:4], v[15:16], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v12, v[13:16], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[8:9], v[15:16] s_cbranch_execz .LBB0_182 ; %bb.180: ; %.preheader1.i.i.i28.preheader s_mov_b32 s11, 0 .LBB0_181: ; %.preheader1.i.i.i28 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v6, s4 :: v_dual_mov_b32 v7, s5 s_sleep 1 global_store_b64 v[3:4], v[8:9], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[6:7], v12, v[6:9], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_181 .LBB0_182: ; %Flow530 s_or_b32 exec_lo, exec_lo, s9 v_mov_b32_e32 v7, 0 s_mov_b32 s11, exec_lo s_mov_b32 s9, exec_lo v_mbcnt_lo_u32_b32 v6, s11, 0 global_load_b64 v[3:4], v7, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v6 s_cbranch_execz .LBB0_184 ; %bb.183: s_bcnt1_i32_b32 s11, s11 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v6, s11 s_waitcnt vmcnt(0) global_atomic_add_u64 v[3:4], v[6:7], off offset:8 .LBB0_184: s_or_b32 exec_lo, exec_lo, s9 s_waitcnt vmcnt(0) global_load_b64 v[6:7], v[3:4], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[6:7] s_cbranch_vccnz .LBB0_186 ; %bb.185: global_load_b32 v3, v[3:4], off offset:24 v_mov_b32_e32 v4, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s9, v3 s_waitcnt_vscnt null, 0x0 global_store_b64 v[6:7], v[3:4], off s_and_b32 m0, s9, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_186: ; %Flow531 s_or_b32 exec_lo, exec_lo, s8 s_add_i32 s7, s7, s1 v_add_co_u32 v3, vcc_lo, v10, s10 v_add_co_ci_u32_e32 v4, vcc_lo, s7, v11, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v3, 20 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v4, vcc_lo .LBB0_187: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v6, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_189 ; %bb.188: ; in Loop: Header=BB0_187 Depth=1 global_load_b32 v6, v[3:4], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v6, 1, v6 .LBB0_189: ; in Loop: Header=BB0_187 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v6 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_191 ; %bb.190: ; in Loop: Header=BB0_187 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_192 .LBB0_191: ; in Loop: Header=BB0_187 Depth=1 s_mov_b32 s1, -1 .LBB0_192: ; %Flow525 ; in Loop: Header=BB0_187 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_187 ; %bb.193: global_load_b64 v[3:4], v[0:1], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_197 ; %bb.194: v_mov_b32_e32 v10, 0 s_clause 0x2 global_load_b64 v[0:1], v10, s[2:3] offset:40 global_load_b64 v[11:12], v10, s[2:3] offset:24 glc global_load_b64 v[8:9], v10, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v13, vcc_lo, v0, 1 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v13, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v14, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[6:7] v_dual_cndmask_b32 v7, v7, v14 :: v_dual_cndmask_b32 v6, v6, v13 v_and_b32_e32 v1, v7, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v0, v6, v0 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v13, v0, 24 v_mul_lo_u32 v0, v0, 24 v_add_nc_u32_e32 v1, v13, v1 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v0, vcc_lo, v8, v0 v_mov_b32_e32 v8, v11 v_add_co_ci_u32_e32 v1, vcc_lo, v9, v1, vcc_lo v_mov_b32_e32 v9, v12 global_store_b64 v[0:1], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v10, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[8:9], v[11:12] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_197 ; %bb.195: ; %.preheader.i.i.i27.preheader s_mov_b32 s0, 0 .LBB0_196: ; %.preheader.i.i.i27 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[0:1], v[8:9], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[11:12], v10, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[11:12], v[8:9] v_dual_mov_b32 v8, v11 :: v_dual_mov_b32 v9, v12 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_196 .LBB0_197: ; %__ockl_printf_append_args.exit31 s_or_b32 exec_lo, exec_lo, s1 v_dual_mov_b32 v11, v34 :: v_dual_mov_b32 v0, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_readfirstlane_b32 s0, v11 v_mov_b32_e32 v1, 0 v_cmp_eq_u32_e64 s0, s0, v11 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_203 ; %bb.198: v_mov_b32_e32 v6, 0 s_mov_b32 s4, exec_lo global_load_b64 v[9:10], v6, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[0:1], v6, s[2:3] offset:40 global_load_b64 v[7:8], v6, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v10 v_and_b32_e32 v0, v0, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v1, v1, 24 v_mul_hi_u32 v12, v0, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v12, v1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v7, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, v8, v1, vcc_lo global_load_b64 v[7:8], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v6, v[7:10], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[0:1], v[9:10] s_cbranch_execz .LBB0_202 ; %bb.199: ; %.preheader3.i.i.i38.preheader s_mov_b32 s5, 0 .LBB0_200: ; %.preheader3.i.i.i38 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[7:8], v6, s[2:3] offset:40 global_load_b64 v[12:13], v6, s[2:3] v_dual_mov_b32 v10, v1 :: v_dual_mov_b32 v9, v0 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v7, v7, v9 s_waitcnt vmcnt(0) v_mad_u64_u32 v[0:1], null, v7, 24, v[12:13] v_and_b32_e32 v12, v8, v10 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[7:8], null, v12, 24, v[1:2] v_mov_b32_e32 v1, v7 global_load_b64 v[7:8], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v6, v[7:10], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[9:10] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_200 ; %bb.201: ; %Flow518 s_or_b32 exec_lo, exec_lo, s5 .LBB0_202: ; %Flow520 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_203: ; %.loopexit4.i.i.i32 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v12, 0 v_readfirstlane_b32 s4, v0 v_readfirstlane_b32 s5, v1 s_mov_b32 s11, exec_lo s_clause 0x1 global_load_b64 v[13:14], v12, s[2:3] offset:40 global_load_b128 v[7:10], v12, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s8, v13 v_readfirstlane_b32 s9, v14 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[4:5], s[8:9] s_mul_i32 s1, s9, 24 s_mul_hi_u32 s7, s8, 24 s_mul_i32 s10, s8, 24 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_205 ; %bb.204: v_dual_mov_b32 v13, s11 :: v_dual_mov_b32 v14, v12 s_add_i32 s11, s7, s1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v7, s10 v_add_co_ci_u32_e32 v1, vcc_lo, s11, v8, vcc_lo v_dual_mov_b32 v15, 2 :: v_dual_mov_b32 v16, 1 global_store_b128 v[0:1], v[13:16], off offset:8 .LBB0_205: s_or_b32 exec_lo, exec_lo, s12 s_lshl_b64 s[8:9], s[8:9], 12 v_lshlrev_b64 v[0:1], 6, v[11:12] s_waitcnt vmcnt(0) v_add_co_u32 v6, vcc_lo, v9, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v10, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v6, v0 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v3, 0xffffff1f, v3, 32 v_add_co_ci_u32_e32 v1, vcc_lo, v9, v1, vcc_lo v_dual_mov_b32 v6, v12 :: v_dual_mov_b32 v9, s12 v_dual_mov_b32 v10, s13 :: v_dual_mov_b32 v11, s14 v_mov_b32_e32 v12, s15 s_clause 0x3 global_store_b128 v[0:1], v[3:6], off global_store_b128 v[0:1], v[9:12], off offset:16 global_store_b128 v[0:1], v[9:12], off offset:32 global_store_b128 v[0:1], v[9:12], off offset:48 s_and_saveexec_b32 s8, s0 s_cbranch_execz .LBB0_213 ; %bb.206: v_dual_mov_b32 v11, 0 :: v_dual_mov_b32 v12, s4 v_mov_b32_e32 v13, s5 s_clause 0x1 global_load_b64 v[14:15], v11, s[2:3] offset:32 glc global_load_b64 v[3:4], v11, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s12, v3 v_readfirstlane_b32 s13, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[12:13], s[12:13], s[4:5] s_mul_i32 s9, s13, 24 s_mul_hi_u32 s11, s12, 24 s_mul_i32 s12, s12, 24 s_add_i32 s11, s11, s9 v_add_co_u32 v9, vcc_lo, v7, s12 v_add_co_ci_u32_e32 v10, vcc_lo, s11, v8, vcc_lo s_mov_b32 s9, exec_lo global_store_b64 v[9:10], v[14:15], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v11, v[12:15], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[5:6], v[14:15] s_cbranch_execz .LBB0_209 ; %bb.207: ; %.preheader1.i.i.i36.preheader s_mov_b32 s11, 0 .LBB0_208: ; %.preheader1.i.i.i36 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v3, s4 :: v_dual_mov_b32 v4, s5 s_sleep 1 global_store_b64 v[9:10], v[5:6], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[3:4], v11, v[3:6], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[3:4], v[5:6] v_dual_mov_b32 v6, v4 :: v_dual_mov_b32 v5, v3 s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_208 .LBB0_209: ; %Flow516 s_or_b32 exec_lo, exec_lo, s9 v_mov_b32_e32 v6, 0 s_mov_b32 s11, exec_lo s_mov_b32 s9, exec_lo v_mbcnt_lo_u32_b32 v5, s11, 0 global_load_b64 v[3:4], v6, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v5 s_cbranch_execz .LBB0_211 ; %bb.210: s_bcnt1_i32_b32 s11, s11 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v5, s11 s_waitcnt vmcnt(0) global_atomic_add_u64 v[3:4], v[5:6], off offset:8 .LBB0_211: s_or_b32 exec_lo, exec_lo, s9 s_waitcnt vmcnt(0) global_load_b64 v[5:6], v[3:4], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[5:6] s_cbranch_vccnz .LBB0_213 ; %bb.212: global_load_b32 v3, v[3:4], off offset:24 v_mov_b32_e32 v4, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s9, v3 s_waitcnt_vscnt null, 0x0 global_store_b64 v[5:6], v[3:4], off s_and_b32 m0, s9, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_213: ; %Flow517 s_or_b32 exec_lo, exec_lo, s8 s_add_i32 s7, s7, s1 v_add_co_u32 v3, vcc_lo, v7, s10 v_add_co_ci_u32_e32 v4, vcc_lo, s7, v8, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v3, 20 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v4, vcc_lo .LBB0_214: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v5, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_216 ; %bb.215: ; in Loop: Header=BB0_214 Depth=1 global_load_b32 v5, v[3:4], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v5, 1, v5 .LBB0_216: ; in Loop: Header=BB0_214 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v5 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_218 ; %bb.217: ; in Loop: Header=BB0_214 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_219 .LBB0_218: ; in Loop: Header=BB0_214 Depth=1 s_mov_b32 s1, -1 .LBB0_219: ; %Flow511 ; in Loop: Header=BB0_214 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_214 ; %bb.220: global_load_b64 v[0:1], v[0:1], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_224 ; %bb.221: v_mov_b32_e32 v9, 0 s_clause 0x2 global_load_b64 v[5:6], v9, s[2:3] offset:40 global_load_b64 v[10:11], v9, s[2:3] offset:24 glc global_load_b64 v[7:8], v9, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v12, vcc_lo, v5, 1 v_add_co_ci_u32_e32 v13, vcc_lo, 0, v6, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v12, s4 v_add_co_ci_u32_e32 v4, vcc_lo, s5, v13, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[3:4] v_dual_cndmask_b32 v4, v4, v13 :: v_dual_cndmask_b32 v3, v3, v12 v_and_b32_e32 v6, v4, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v5, v3, v5 v_mul_lo_u32 v6, v6, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v12, v5, 24 v_mul_lo_u32 v5, v5, 24 v_add_nc_u32_e32 v6, v12, v6 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v7, vcc_lo, v7, v5 v_mov_b32_e32 v5, v10 v_add_co_ci_u32_e32 v8, vcc_lo, v8, v6, vcc_lo v_mov_b32_e32 v6, v11 global_store_b64 v[7:8], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v9, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[5:6], v[10:11] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_224 ; %bb.222: ; %.preheader.i.i.i35.preheader s_mov_b32 s0, 0 .LBB0_223: ; %.preheader.i.i.i35 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[7:8], v[5:6], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v9, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[10:11], v[5:6] v_dual_mov_b32 v5, v10 :: v_dual_mov_b32 v6, v11 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_223 .LBB0_224: ; %__ockl_printf_append_args.exit39 s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v8, v34 v_mov_b32_e32 v10, 0 v_mov_b32_e32 v11, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v8 v_cmp_eq_u32_e64 s0, s0, v8 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_230 ; %bb.225: v_mov_b32_e32 v3, 0 s_mov_b32 s4, exec_lo global_load_b64 v[6:7], v3, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[2:3] offset:40 global_load_b64 v[9:10], v3, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v9, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v10, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[10:11], v3, v[4:7], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[10:11], v[6:7] s_cbranch_execz .LBB0_229 ; %bb.226: ; %.preheader3.i.i.i46.preheader s_mov_b32 s5, 0 .LBB0_227: ; %.preheader3.i.i.i46 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[2:3] offset:40 global_load_b64 v[12:13], v3, s[2:3] v_dual_mov_b32 v6, v10 :: v_dual_mov_b32 v7, v11 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v4, v4, v6 s_waitcnt vmcnt(0) v_mad_u64_u32 v[9:10], null, v4, 24, v[12:13] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v4, v10 :: v_dual_and_b32 v5, v5, v7 v_mad_u64_u32 v[10:11], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[9:10], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[10:11], v3, v[4:7], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[10:11], v[6:7] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_227 ; %bb.228: ; %Flow504 s_or_b32 exec_lo, exec_lo, s5 .LBB0_229: ; %Flow506 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_230: ; %.loopexit4.i.i.i40 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v9, 0 v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_mov_b32 s11, exec_lo s_clause 0x1 global_load_b64 v[12:13], v9, s[2:3] offset:40 global_load_b128 v[4:7], v9, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s8, v12 v_readfirstlane_b32 s9, v13 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[4:5], s[8:9] s_mul_i32 s1, s9, 24 s_mul_hi_u32 s7, s8, 24 s_mul_i32 s10, s8, 24 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_232 ; %bb.231: v_dual_mov_b32 v10, s11 :: v_dual_mov_b32 v11, v9 s_add_i32 s11, s7, s1 s_waitcnt vmcnt(0) v_add_co_u32 v14, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v15, vcc_lo, s11, v5, vcc_lo v_dual_mov_b32 v12, 2 :: v_dual_mov_b32 v13, 1 global_store_b128 v[14:15], v[10:13], off offset:8 .LBB0_232: s_or_b32 exec_lo, exec_lo, s12 s_lshl_b64 s[8:9], s[8:9], 12 v_lshlrev_b64 v[10:11], 6, v[8:9] s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v6, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v7, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v3, v10 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v11, vcc_lo v_dual_mov_b32 v3, v9 :: v_dual_mov_b32 v8, s12 v_dual_mov_b32 v9, s13 :: v_dual_mov_b32 v10, s14 v_mov_b32_e32 v11, s15 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s8, s0 s_cbranch_execz .LBB0_240 ; %bb.233: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s4 v_mov_b32_e32 v12, s5 s_clause 0x1 global_load_b64 v[13:14], v10, s[2:3] offset:32 glc global_load_b64 v[0:1], v10, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s12, v0 v_readfirstlane_b32 s13, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[12:13], s[12:13], s[4:5] s_mul_i32 s9, s13, 24 s_mul_hi_u32 s11, s12, 24 s_mul_i32 s12, s12, 24 s_add_i32 s11, s11, s9 v_add_co_u32 v8, vcc_lo, v4, s12 v_add_co_ci_u32_e32 v9, vcc_lo, s11, v5, vcc_lo s_mov_b32 s9, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB0_236 ; %bb.234: ; %.preheader1.i.i.i44.preheader s_mov_b32 s11, 0 .LBB0_235: ; %.preheader1.i.i.i44 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_235 .LBB0_236: ; %Flow502 s_or_b32 exec_lo, exec_lo, s9 v_mov_b32_e32 v3, 0 s_mov_b32 s11, exec_lo s_mov_b32 s9, exec_lo v_mbcnt_lo_u32_b32 v2, s11, 0 global_load_b64 v[0:1], v3, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_238 ; %bb.237: s_bcnt1_i32_b32 s11, s11 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s11 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB0_238: s_or_b32 exec_lo, exec_lo, s9 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_240 ; %bb.239: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s9, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s9, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_240: ; %Flow503 s_or_b32 exec_lo, exec_lo, s8 s_add_i32 s7, s7, s1 v_add_co_u32 v0, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v1, vcc_lo, s7, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_241: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_243 ; %bb.242: ; in Loop: Header=BB0_241 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_243: ; in Loop: Header=BB0_241 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_245 ; %bb.244: ; in Loop: Header=BB0_241 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_246 .LBB0_245: ; in Loop: Header=BB0_241 Depth=1 s_mov_b32 s1, -1 .LBB0_246: ; %Flow497 ; in Loop: Header=BB0_241 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_241 ; %bb.247: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_251 ; %bb.248: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[2:3] offset:40 global_load_b64 v[9:10], v8, s[2:3] offset:24 glc global_load_b64 v[6:7], v8, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_251 ; %bb.249: ; %.preheader.i.i.i43.preheader s_mov_b32 s0, 0 .LBB0_250: ; %.preheader.i.i.i43 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_250 .LBB0_251: ; %__ockl_printf_append_args.exit47 s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v8, v34 v_mov_b32_e32 v2, 0 v_mov_b32_e32 v3, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v8 v_cmp_eq_u32_e64 s0, s0, v8 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_257 ; %bb.252: v_mov_b32_e32 v4, 0 s_mov_b32 s4, exec_lo global_load_b64 v[11:12], v4, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[2:3], v4, s[2:3] offset:40 global_load_b64 v[5:6], v4, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v3, v3, v12 v_and_b32_e32 v2, v2, v11 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v7, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v7, v3 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v5, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, v6, v3, vcc_lo global_load_b64 v[9:10], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[2:3], v4, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[2:3], v[11:12] s_cbranch_execz .LBB0_256 ; %bb.253: ; %.preheader3.i.i.i54.preheader s_mov_b32 s5, 0 .LBB0_254: ; %.preheader3.i.i.i54 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[5:6], v4, s[2:3] offset:40 global_load_b64 v[9:10], v4, s[2:3] v_dual_mov_b32 v12, v3 :: v_dual_mov_b32 v11, v2 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v5, v5, v11 v_and_b32_e32 v7, v6, v12 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v5, 24, v[9:10] v_mad_u64_u32 v[5:6], null, v7, 24, v[3:4] s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v3, v5 global_load_b64 v[9:10], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[2:3], v4, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[11:12] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_254 ; %bb.255: ; %Flow490 s_or_b32 exec_lo, exec_lo, s5 .LBB0_256: ; %Flow492 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_257: ; %.loopexit4.i.i.i48 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v9, 0 v_readfirstlane_b32 s4, v2 v_readfirstlane_b32 s5, v3 s_mov_b32 s11, exec_lo s_clause 0x1 global_load_b64 v[10:11], v9, s[2:3] offset:40 global_load_b128 v[4:7], v9, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s8, v10 v_readfirstlane_b32 s9, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[4:5], s[8:9] s_mul_i32 s1, s9, 24 s_mul_hi_u32 s7, s8, 24 s_mul_i32 s10, s8, 24 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_259 ; %bb.258: v_dual_mov_b32 v10, s11 :: v_dual_mov_b32 v11, v9 s_add_i32 s11, s7, s1 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v3, vcc_lo, s11, v5, vcc_lo v_dual_mov_b32 v12, 2 :: v_dual_mov_b32 v13, 1 global_store_b128 v[2:3], v[10:13], off offset:8 .LBB0_259: s_or_b32 exec_lo, exec_lo, s12 v_cvt_f64_f32_e32 v[2:3], s6 s_lshl_b64 s[8:9], s[8:9], 12 v_lshlrev_b64 v[8:9], 6, v[8:9] s_waitcnt vmcnt(0) v_add_co_u32 v6, vcc_lo, v6, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v7, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v6, v8 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_dual_mov_b32 v8, s12 :: v_dual_mov_b32 v9, s13 v_dual_mov_b32 v10, s14 :: v_dual_mov_b32 v11, s15 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_267 ; %bb.260: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s4 v_mov_b32_e32 v12, s5 s_clause 0x1 global_load_b64 v[13:14], v10, s[2:3] offset:32 glc global_load_b64 v[0:1], v10, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[4:5] s_mul_i32 s9, s9, 24 s_mul_hi_u32 s11, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s11, s11, s9 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s11, v5, vcc_lo s_mov_b32 s8, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB0_263 ; %bb.261: ; %.preheader1.i.i.i52.preheader s_mov_b32 s9, 0 .LBB0_262: ; %.preheader1.i.i.i52 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s9, vcc_lo, s9 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s9 s_cbranch_execnz .LBB0_262 .LBB0_263: ; %Flow488 s_or_b32 exec_lo, exec_lo, s8 v_mov_b32_e32 v3, 0 s_mov_b32 s9, exec_lo s_mov_b32 s8, exec_lo v_mbcnt_lo_u32_b32 v2, s9, 0 global_load_b64 v[0:1], v3, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_265 ; %bb.264: s_bcnt1_i32_b32 s9, s9 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s9 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB0_265: s_or_b32 exec_lo, exec_lo, s8 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_267 ; %bb.266: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s8, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_267: ; %Flow489 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s7, s7, s1 v_add_co_u32 v0, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v1, vcc_lo, s7, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_268: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_270 ; %bb.269: ; in Loop: Header=BB0_268 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_270: ; in Loop: Header=BB0_268 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_272 ; %bb.271: ; in Loop: Header=BB0_268 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_273 .LBB0_272: ; in Loop: Header=BB0_268 Depth=1 s_mov_b32 s1, -1 .LBB0_273: ; %Flow483 ; in Loop: Header=BB0_268 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_268 ; %bb.274: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_278 ; %bb.275: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[2:3] offset:40 global_load_b64 v[9:10], v8, s[2:3] offset:24 glc global_load_b64 v[6:7], v8, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_278 ; %bb.276: ; %.preheader.i.i.i51.preheader s_mov_b32 s0, 0 .LBB0_277: ; %.preheader.i.i.i51 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_277 .LBB0_278: ; %__ockl_printf_append_args.exit55 s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v8, v34 v_mov_b32_e32 v2, 0 v_mov_b32_e32 v3, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v8 v_cmp_eq_u32_e64 s0, s0, v8 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_284 ; %bb.279: v_mov_b32_e32 v4, 0 s_mov_b32 s4, exec_lo global_load_b64 v[11:12], v4, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[2:3], v4, s[2:3] offset:40 global_load_b64 v[5:6], v4, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v3, v3, v12 v_and_b32_e32 v2, v2, v11 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v7, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v7, v3 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v5, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, v6, v3, vcc_lo global_load_b64 v[9:10], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[2:3], v4, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[2:3], v[11:12] s_cbranch_execz .LBB0_283 ; %bb.280: ; %.preheader3.i.i.i62.preheader s_mov_b32 s5, 0 .LBB0_281: ; %.preheader3.i.i.i62 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[5:6], v4, s[2:3] offset:40 global_load_b64 v[9:10], v4, s[2:3] v_dual_mov_b32 v12, v3 :: v_dual_mov_b32 v11, v2 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v5, v5, v11 v_and_b32_e32 v7, v6, v12 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v5, 24, v[9:10] v_mad_u64_u32 v[5:6], null, v7, 24, v[3:4] s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v3, v5 global_load_b64 v[9:10], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[2:3], v4, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[11:12] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_281 ; %bb.282: ; %Flow476 s_or_b32 exec_lo, exec_lo, s5 .LBB0_283: ; %Flow478 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_284: ; %.loopexit4.i.i.i56 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v9, 0 v_readfirstlane_b32 s4, v2 v_readfirstlane_b32 s5, v3 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[10:11], v9, s[2:3] offset:40 global_load_b128 v[4:7], v9, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v10 v_readfirstlane_b32 s7, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_286 ; %bb.285: v_dual_mov_b32 v10, s10 :: v_dual_mov_b32 v11, v9 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v4, s9 v_add_co_ci_u32_e32 v3, vcc_lo, s10, v5, vcc_lo v_dual_mov_b32 v12, 2 :: v_dual_mov_b32 v13, 1 global_store_b128 v[2:3], v[10:13], off offset:8 .LBB0_286: s_or_b32 exec_lo, exec_lo, s11 v_cvt_f64_f32_e32 v[2:3], v35 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[8:9], 6, v[8:9] s_waitcnt vmcnt(0) v_add_co_u32 v6, vcc_lo, v6, s6 v_add_co_ci_u32_e32 v7, vcc_lo, s7, v7, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v6, v8 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_dual_mov_b32 v8, s12 :: v_dual_mov_b32 v9, s13 v_dual_mov_b32 v10, s14 :: v_dual_mov_b32 v11, s15 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_294 ; %bb.287: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s4 v_mov_b32_e32 v12, s5 s_clause 0x1 global_load_b64 v[13:14], v10, s[2:3] offset:32 glc global_load_b64 v[0:1], v10, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v0 v_readfirstlane_b32 s11, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v8, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v9, vcc_lo, s11, v5, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB0_290 ; %bb.288: ; %.preheader1.i.i.i60.preheader s_mov_b32 s10, 0 .LBB0_289: ; %.preheader1.i.i.i60 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_289 .LBB0_290: ; %Flow474 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v3, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v2, s10, 0 global_load_b64 v[0:1], v3, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_292 ; %bb.291: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB0_292: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_294 ; %bb.293: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_294: ; %Flow475 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v4, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_295: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_297 ; %bb.296: ; in Loop: Header=BB0_295 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_297: ; in Loop: Header=BB0_295 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_299 ; %bb.298: ; in Loop: Header=BB0_295 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_300 .LBB0_299: ; in Loop: Header=BB0_295 Depth=1 s_mov_b32 s1, -1 .LBB0_300: ; %Flow469 ; in Loop: Header=BB0_295 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_295 ; %bb.301: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_305 ; %bb.302: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[2:3] offset:40 global_load_b64 v[9:10], v8, s[2:3] offset:24 glc global_load_b64 v[6:7], v8, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_305 ; %bb.303: ; %.preheader.i.i.i59.preheader s_mov_b32 s0, 0 .LBB0_304: ; %.preheader.i.i.i59 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_304 .LBB0_305: ; %__ockl_printf_append_args.exit63 s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v34 v_mov_b32_e32 v2, 0 v_mov_b32_e32 v3, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v34 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_311 ; %bb.306: v_mov_b32_e32 v4, 0 s_mov_b32 s4, exec_lo global_load_b64 v[7:8], v4, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[2:3], v4, s[2:3] offset:40 global_load_b64 v[5:6], v4, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v3, v3, v8 v_and_b32_e32 v2, v2, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v5, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, v6, v3, vcc_lo global_load_b64 v[5:6], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[2:3], v4, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[2:3], v[7:8] s_cbranch_execz .LBB0_310 ; %bb.307: ; %.preheader3.i.i.i70.preheader s_mov_b32 s5, 0 .LBB0_308: ; %.preheader3.i.i.i70 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[5:6], v4, s[2:3] offset:40 global_load_b64 v[9:10], v4, s[2:3] v_dual_mov_b32 v8, v3 :: v_dual_mov_b32 v7, v2 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) v_mad_u64_u32 v[2:3], null, v5, 24, v[9:10] v_and_b32_e32 v9, v6, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v9, 24, v[3:4] v_mov_b32_e32 v3, v5 global_load_b64 v[5:6], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[2:3], v4, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[7:8] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_308 ; %bb.309: ; %Flow462 s_or_b32 exec_lo, exec_lo, s5 .LBB0_310: ; %Flow464 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_311: ; %.loopexit4.i.i.i64 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v35, 0 v_readfirstlane_b32 s4, v2 v_readfirstlane_b32 s5, v3 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[8:9], v35, s[2:3] offset:40 global_load_b128 v[4:7], v35, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v8 v_readfirstlane_b32 s7, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_313 ; %bb.312: v_dual_mov_b32 v8, s10 :: v_dual_mov_b32 v9, v35 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v4, s9 v_add_co_ci_u32_e32 v3, vcc_lo, s10, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[2:3], v[8:11], off offset:8 .LBB0_313: s_or_b32 exec_lo, exec_lo, s11 v_cvt_f64_f32_e32 v[2:3], v36 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[8:9], 6, v[34:35] s_waitcnt vmcnt(0) v_add_co_u32 v6, vcc_lo, v6, s6 v_add_co_ci_u32_e32 v7, vcc_lo, s7, v7, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v10, vcc_lo, v6, v8 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v0, 0xffffff1d, v0, 34 v_add_co_ci_u32_e32 v11, vcc_lo, v7, v9, vcc_lo v_dual_mov_b32 v6, s12 :: v_dual_mov_b32 v7, s13 v_dual_mov_b32 v8, s14 :: v_dual_mov_b32 v9, s15 s_clause 0x3 global_store_b128 v[10:11], v[0:3], off global_store_b128 v[10:11], v[6:9], off offset:16 global_store_b128 v[10:11], v[6:9], off offset:32 global_store_b128 v[10:11], v[6:9], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_321 ; %bb.314: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s4 v_mov_b32_e32 v10, s5 s_clause 0x1 global_load_b64 v[11:12], v8, s[2:3] offset:32 glc global_load_b64 v[0:1], v8, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v0 v_readfirstlane_b32 s11, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v6, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v7, vcc_lo, s11, v5, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[9:12], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[11:12] s_cbranch_execz .LBB0_317 ; %bb.315: ; %.preheader1.i.i.i68.preheader s_mov_b32 s10, 0 .LBB0_316: ; %.preheader1.i.i.i68 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[6:7], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v8, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_316 .LBB0_317: ; %Flow460 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v3, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v2, s10, 0 global_load_b64 v[0:1], v3, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_319 ; %bb.318: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB0_319: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_321 ; %bb.320: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_321: ; %Flow461 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v4, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_322: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_324 ; %bb.323: ; in Loop: Header=BB0_322 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_324: ; in Loop: Header=BB0_322 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_326 ; %bb.325: ; in Loop: Header=BB0_322 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_327 .LBB0_326: ; in Loop: Header=BB0_322 Depth=1 s_mov_b32 s1, -1 .LBB0_327: ; %Flow455 ; in Loop: Header=BB0_322 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_322 ; %bb.328: s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_332 ; %bb.329: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[2:3] offset:40 global_load_b64 v[7:8], v6, s[2:3] offset:24 glc global_load_b64 v[4:5], v6, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s4 v_add_co_ci_u32_e32 v1, vcc_lo, s5, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_332 ; %bb.330: ; %.preheader.i.i.i67.preheader s_mov_b32 s0, 0 .LBB0_331: ; %.preheader.i.i.i67 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_331 .LBB0_332: ; %__ockl_printf_append_args.exit71 s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z14distanceKernelPffi .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 38 .amdhsa_next_free_sgpr 22 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z14distanceKernelPffi, .Lfunc_end0-_Z14distanceKernelPffi ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 15140 ; NumSgprs: 24 ; NumVgprs: 38 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 4 ; NumSGPRsForWavesPerEU: 24 ; NumVGPRsForWavesPerEU: 38 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type .str,@object ; @.str .section .rodata.str1.1,"aMS",@progbits,1 .str: .asciz "blockIdx:%2d,blockDim:%2d,threadIdx:%2d,i = %2d: dist from %f to %f.\n" .size .str, 70 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value - .offset: 12 .size: 4 .value_kind: by_value - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims - .offset: 96 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z14distanceKernelPffi .private_segment_fixed_size: 0 .sgpr_count: 24 .sgpr_spill_count: 0 .symbol: _Z14distanceKernelPffi.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 38 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
dad992755c5c2ff374ed020dba4a9ee71a3798f0
#include <stdio.h> #include <sys/time.h> #include "cuda.h" #include <string.h> #define MAX_ARGS 10 #define REC_LENGTH 49 // size of a record in db #ifndef REC_WINDOW #define REC_WINDOW 15000 // number of records to take in at a time #endif #define LATITUDE_POS 28 // character position of the latitude value in each record #define OPEN 10000 // initial value of nearest neighbors struct neighbor { char entry[REC_LENGTH]; float dist; }; /** * Kernel * Executed on GPU * Calculates the Euclidean distance from each record in the database to the target position */ __global__ void euclid(char *data, float x2, float y2,float *z, int N, int W, int L_POS) { int idx=blockIdx.x*blockDim.x+threadIdx.x; float tmp_lat=0.0, tmp_long=0.0; int position = ( idx * W ) + L_POS - 1; if(idx < N) { char temp1[5]; for( int i = 0 ; i < 5 ; i++ ) { temp1[i] = data[position+i]; } char temp2[5]; for( int i = 0 ; i < 5 ; i++ ) { temp2[i] = data[position+6+i]; } int dig1, dig2, dig3, dig_1; if( temp1[0] == ' ' ) { dig1 = 0; } else { dig1 = temp1[0] - 48; tmp_lat += dig1 * 100; } if( temp1[1] == ' ' ) { dig2 = 0; } else { dig2 = temp1[1] - 48; tmp_lat += dig2 * 10; } if( temp1[2] == ' ' ) { dig3 = 0; } else { dig3 = temp1[2] - 48; tmp_lat += dig3 * 1; } dig_1 = temp1[4] - 48; tmp_lat += (float) dig_1 / 10; if( temp2[0] == ' ' ) { dig1 = 0; } else { dig1 = temp2[0] - 48; tmp_long += dig1 * 100; } if( temp2[1] == ' ' ) { dig2 = 0; } else { dig2 = temp2[1] - 48; tmp_long += dig2 * 10; } if( temp2[2] == ' ' ) { dig3 = 0; } else { dig3 = temp2[2] - 48; tmp_long += dig3 * 1; } dig_1 = temp2[4] - 48; tmp_long += (float) dig_1 / 10; z[idx]=sqrt(((tmp_lat-x2)*(tmp_lat-x2))+((tmp_long-y2)*(tmp_long-y2))); } } /** * This program finds the k-nearest neighbors * Usage: ./nn <filelist> <num> <target latitude> <target longitude> * filelist: File with the filenames to the records * num: Number of nearest neighbors to find * target lat: Latitude coordinate for distance calculations * target long: Longitude coordinate for distance calculations * The filelist and data are generated by hurricane_gen.c * REC_WINDOW has been assigned to read in a large number of records to increase work */ int main(int argc, char* argv[]) { FILE *flist,*fp; int i=0,j=0, k=0, rec_count=0, done=0; char sandbox[REC_WINDOW * REC_LENGTH], dbname[64]; struct neighbor *neighbors = NULL; float target_lat, target_long; char* goldfile; if(argc < 6) { fprintf(stderr, "Invalid set of arguments\n"); exit(-1); } flist = fopen(argv[1], "r"); if(!flist) { printf("error opening flist\n"); exit(1); } k = atoi(argv[2]); target_lat = atof(argv[3]); target_long = atof(argv[4]); goldfile = argv[5]; neighbors = (struct neighbor*) malloc(k*sizeof(struct neighbor)); if(neighbors == NULL) { fprintf(stderr, "no room for neighbors\n"); exit(0); } for(j=0;j<k;j++) { neighbors[j].dist = OPEN; } /**Main processing **/ if(fscanf(flist, "%s\n", dbname) != 1) { fprintf(stderr, "error reading filelist\n"); exit(0); } fp = fopen(dbname, "r"); if(!fp) { printf("error opening flist\n"); exit(1); } //Pointers to host memory float *z; //Pointers to device memory float *z_d; char *data; /** * Allocate memory on host and device */ z = (float *) malloc(REC_WINDOW * sizeof(float)); cudaMalloc((void **) &data, sizeof(char) * REC_WINDOW * REC_LENGTH); cudaMalloc((void **) &z_d, sizeof(float) * REC_WINDOW); for(unsigned i=0; i<REC_WINDOW * REC_LENGTH;i++) { sandbox[i]=' '; } while(!done) { /** * Read in REC_WINDOW records of length REC_LENGTH * If this is the last file in the filelist, then done * else open next file to be read next iteration */ rec_count = fread(sandbox, REC_LENGTH, REC_WINDOW, fp); if(rec_count != REC_WINDOW) { if(!ferror(flist)) {// an eof occured fclose(fp); if(feof(flist)) done = 1; else { if(fscanf(flist, "%s\n", dbname) != 1) { fprintf(stderr, "error reading filelist\n"); exit(0); } fp = fopen(dbname, "r"); if(!fp) { printf("error opening a db\n"); exit(1); } } } else { perror("Error"); exit(0); } } //Initialize a and b float x2 = target_lat; float y2 = target_long; /** * Transfer data from host to device */ cudaMemcpy( data, sandbox, (sizeof(char)*REC_WINDOW*REC_LENGTH), cudaMemcpyHostToDevice); /** * Execute kernel */ //Compute the execution configuration int block_size = 16; dim3 dimBlock(block_size); dim3 dimGrid( (REC_WINDOW/dimBlock.x) + (!(REC_WINDOW%dimBlock.x)?0:1) ); //Add a and b, store in c euclid<<<dimGrid,dimBlock>>>(data, x2, y2, z_d, REC_WINDOW, REC_LENGTH, LATITUDE_POS); cudaThreadSynchronize(); //Copy data from device memory to host memory cudaMemcpy( z, z_d, sizeof(float)*REC_WINDOW, cudaMemcpyDeviceToHost ); /** * Update list of nearest neighbors */ for(i=0;i< rec_count;i++) { float max_dist = -1; int max_idx = 0; // find a neighbor with greatest dist and take his spot if allowed! for( j = 0 ; j < k ; j++ ) { if(neighbors[j].dist > max_dist) { max_dist = neighbors[j].dist; max_idx = j; } } // compare each record with max value to find the nearest neighbor if(z[i] < neighbors[max_idx].dist) { sandbox[(i+1)*REC_LENGTH-1] = '\0'; strcpy(neighbors[max_idx].entry, sandbox +i*REC_LENGTH); neighbors[max_idx].dist = z[i]; } } } //End while //Free memory free(z); cudaFree(data); cudaFree(z_d); fprintf(stderr, "The %d nearest neighbors are:\n", k); FILE* fpo = fopen("result.txt", "w"); for( j = 0 ; j < k ; j++ ) { if(!(neighbors[j].dist==OPEN)){ fprintf(stderr, "%s --> %f\n", neighbors[j].entry, neighbors[j].dist); fprintf(fpo, "%s --> %f\n", neighbors[j].entry, neighbors[j].dist); } } fclose(fpo); if(goldfile){ FILE *gold = fopen(goldfile, "r"); FILE *result = fopen("result.txt", "r"); int result_error=0; while(!feof(gold)&&!feof(result)){ if (fgetc(gold)!=fgetc(result)) { result_error = 1; break; } } if((feof(gold)^feof(result)) | result_error) { printf("\nFAILED\n"); } else { printf("\nPASSED\n"); } fclose(gold); fclose(result); } free(neighbors); fclose(flist); }
.file "tmpxft_00343083_00000000-6_nn_cuda.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z32__device_stub__Z6euclidPcffPfiiiPcffPfiii .type _Z32__device_stub__Z6euclidPcffPfiiiPcffPfiii, @function _Z32__device_stub__Z6euclidPcffPfiiiPcffPfiii: .LFB2052: .cfi_startproc endbr64 subq $184, %rsp .cfi_def_cfa_offset 192 movq %rdi, 40(%rsp) leaq 64(%rsp), %rdi movq %rsi, 24(%rsp) leaq 76(%rsp), %rsi movl %edx, 20(%rsp) leaq 48(%rsp), %rdx movl %ecx, 16(%rsp) leaq 56(%rsp), %rcx movl %r8d, 12(%rsp) movss %xmm0, 36(%rsp) movss %xmm1, 32(%rsp) movq %fs:40, %rax movq %rax, 168(%rsp) xorl %eax, %eax leaq 40(%rsp), %rax movl $1, 72(%rsp) movq %rax, 112(%rsp) leaq 36(%rsp), %rax movq %rax, 120(%rsp) leaq 32(%rsp), %rax movq %rax, 128(%rsp) leaq 24(%rsp), %rax movq %rax, 136(%rsp) leaq 20(%rsp), %rax movq %rax, 144(%rsp) leaq 16(%rsp), %rax movq %rax, 152(%rsp) leaq 12(%rsp), %rax movq %rax, 160(%rsp) movabsq $4294967297, %rax movq %rax, 64(%rsp) movq %rax, 76(%rsp) movl $1, 84(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 56(%rsp) .cfi_def_cfa_offset 200 leaq _Z6euclidPcffPfiii(%rip), %rdi pushq 56(%rsp) .cfi_def_cfa_offset 208 movq 92(%rsp), %rcx movl 100(%rsp), %r8d movq 80(%rsp), %rsi movl 88(%rsp), %edx leaq 128(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 200 popq %rdx .cfi_def_cfa_offset 192 .L2: movq 168(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $184, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z32__device_stub__Z6euclidPcffPfiiiPcffPfiii, .-_Z32__device_stub__Z6euclidPcffPfiiiPcffPfiii .globl _Z6euclidPcffPfiii .type _Z6euclidPcffPfiii, @function _Z6euclidPcffPfiii: .LFB2053: .cfi_startproc endbr64 jmp _Z32__device_stub__Z6euclidPcffPfiiiPcffPfiii .cfi_endproc .LFE2053: .size _Z6euclidPcffPfiii, .-_Z6euclidPcffPfiii .section .rodata.str1.1,"aMS",@progbits,1 .LC1: .string "Invalid set of arguments\n" .LC2: .string "r" .LC3: .string "error opening flist\n" .LC4: .string "no room for neighbors\n" .LC6: .string "%s\n" .LC7: .string "error reading filelist\n" .LC8: .string "error opening a db\n" .LC9: .string "Error" .LC10: .string "The %d nearest neighbors are:\n" .LC11: .string "w" .LC12: .string "result.txt" .LC13: .string "%s --> %f\n" .LC14: .string "\nFAILED\n" .LC15: .string "\nPASSED\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 leaq -733184(%rsp), %r11 .cfi_def_cfa 11, 733240 .LPSRL0: subq $4096, %rsp orq $0, (%rsp) cmpq %r11, %rsp jne .LPSRL0 .cfi_def_cfa_register 7 subq $2008, %rsp .cfi_def_cfa_offset 735248 movq %fs:40, %rax movq %rax, 735176(%rsp) xorl %eax, %eax cmpl $5, %edi jg .L9 movq stderr(%rip), %rdi leaq .LC1(%rip), %rdx movl $2, %esi call __fprintf_chk@PLT orl $-1, %edi jmp .L58 .L9: movq 8(%rsi), %rdi leaq .LC2(%rip), %r12 movq %rsi, %rbx movq %r12, %rsi call fopen@PLT movq %rax, 8(%rsp) testq %rax, %rax jne .L10 .L14: leaq .LC3(%rip), %rsi .L59: movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movl $1, %edi .L58: call exit@PLT .L10: movq 16(%rbx), %rdi call atoi@PLT movq 24(%rbx), %rdi movslq %eax, %r15 call atof@PLT movq %r15, %r13 movq 32(%rbx), %rdi imulq $56, %r15, %r15 movsd %xmm0, 24(%rsp) call atof@PLT movq 40(%rbx), %rax movq %r15, %rdi movsd %xmm0, 32(%rsp) movq %rax, 16(%rsp) call malloc@PLT movss .LC5(%rip), %xmm0 movq %rax, %rbp xorl %eax, %eax testq %rbp, %rbp jne .L11 movq stderr(%rip), %rdi leaq .LC4(%rip), %rdx movl $2, %esi jmp .L61 .L11: cmpl %eax, %r13d jle .L63 imulq $56, %rax, %rdx incq %rax movss %xmm0, 52(%rbp,%rdx) jmp .L11 .L63: movq 8(%rsp), %rdi leaq 112(%rsp), %rbx xorl %eax, %eax leaq .LC6(%rip), %rsi movq %rbx, %rdx call __isoc23_fscanf@PLT decl %eax je .L13 .L62: movq stderr(%rip), %rdi leaq .LC7(%rip), %rdx movl $2, %esi xorl %eax, %eax .L61: call __fprintf_chk@PLT jmp .L60 .L13: movq %rbx, %rdi movq %r12, %rsi call fopen@PLT movq %rax, %rbx testq %rax, %rax je .L14 movl $60000, %edi call malloc@PLT leaq 80(%rsp), %rdi movl $735000, %esi movq %rax, %r14 call cudaMalloc@PLT leaq 72(%rsp), %rdi movl $60000, %esi call cudaMalloc@PLT leaq 176(%rsp), %rdx movl $735000, %ecx movb $32, %al movq %rdx, %rdi cvtsd2ss 24(%rsp), %xmm2 cvtsd2ss 32(%rsp), %xmm3 movss %xmm2, 24(%rsp) rep stosb movss %xmm3, 32(%rsp) .L26: leaq 176(%rsp), %rdi movq %rbx, %r8 movl $15000, %ecx movl $49, %edx movl $735000, %esi call __fread_chk@PLT movl %eax, 56(%rsp) cmpl $15000, %eax je .L40 movq 8(%rsp), %rdi call ferror@PLT testl %eax, %eax jne .L16 movq %rbx, %rdi call fclose@PLT movq 8(%rsp), %rdi call feof@PLT movl %eax, %r12d testl %eax, %eax jne .L41 movq 8(%rsp), %rdi leaq 112(%rsp), %rbx xorl %eax, %eax leaq .LC6(%rip), %rsi movq %rbx, %rdx call __isoc23_fscanf@PLT decl %eax jne .L62 movq %rbx, %rdi leaq .LC2(%rip), %rsi call fopen@PLT movq %rax, %rbx testq %rax, %rax jne .L15 leaq .LC8(%rip), %rsi jmp .L59 .L16: leaq .LC9(%rip), %rdi call perror@PLT .L60: xorl %edi, %edi jmp .L58 .L40: xorl %r12d, %r12d jmp .L15 .L41: movl $1, %r12d .L15: movq 80(%rsp), %rdi movl $1, %ecx movl $735000, %edx leaq 176(%rsp), %rsi call cudaMemcpy@PLT movl $2147484117, %edi xorl %r9d, %r9d xorl %r8d, %r8d movl $268435457, %edx addq %rdi, %rdi movl $1, %ecx movl $1, %esi salq $4, %rdx movq %rdi, 100(%rsp) movl $1, 108(%rsp) movq %rdx, 88(%rsp) movl $1, 96(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L18 movq 72(%rsp), %rsi movss 32(%rsp), %xmm1 movl $49, %ecx movl $28, %r8d movss 24(%rsp), %xmm0 movq 80(%rsp), %rdi movl $15000, %edx call _Z32__device_stub__Z6euclidPcffPfiiiPcffPfiii .L18: call cudaThreadSynchronize@PLT movq 72(%rsp), %rsi movl $2, %ecx movq %r14, %rdi movl $60000, %edx call cudaMemcpy@PLT xorl %ecx, %ecx leaq 176(%rsp), %r8 .L19: cmpl %ecx, 56(%rsp) jle .L64 movss .LC0(%rip), %xmm0 xorl %edx, %edx xorl %eax, %eax .L25: cmpl %edx, %r13d jle .L65 imulq $56, %rdx, %rsi movss 52(%rbp,%rsi), %xmm1 comiss %xmm0, %xmm1 maxss %xmm0, %xmm1 cmova %edx, %eax movaps %xmm1, %xmm0 incq %rdx jmp .L25 .L65: cltq movss (%r14,%rcx,4), %xmm0 imulq $56, %rax, %rax leaq 0(%rbp,%rax), %rdi movss 52(%rdi), %xmm1 comiss %xmm0, %xmm1 jbe .L23 imull $49, %ecx, %esi cmpq %rax, %r15 movq %rcx, 48(%rsp) movq %r8, 40(%rsp) movss %xmm0, 60(%rsp) leal 48(%rsi), %edx movslq %esi, %rsi movslq %edx, %rdx movb $0, 176(%rsp,%rdx) movq %rax, %rdx cmovnb %r15, %rdx subq %rax, %rdx movl $49, %eax cmpq %rax, %rdx cmova %rax, %rdx addq %r8, %rsi call __strcpy_chk@PLT movss 60(%rsp), %xmm0 movq 48(%rsp), %rcx movq 40(%rsp), %r8 movss %xmm0, 52(%rax) .L23: incq %rcx jmp .L19 .L64: testl %r12d, %r12d je .L26 movq %r14, %rdi xorl %ebx, %ebx leaq .LC13(%rip), %r15 movq %rbp, %r14 call free@PLT movq 80(%rsp), %rdi call cudaFree@PLT movq 72(%rsp), %rdi call cudaFree@PLT movl %r13d, %ecx movl $2, %esi xorl %eax, %eax movq stderr(%rip), %rdi leaq .LC10(%rip), %rdx call __fprintf_chk@PLT leaq .LC11(%rip), %rsi leaq .LC12(%rip), %rdi call fopen@PLT movq %rax, 24(%rsp) .L27: cmpl %r13d, %ebx jge .L66 movss 52(%r14), %xmm0 ucomiss .LC5(%rip), %xmm0 jp .L45 je .L28 .L45: movq stderr(%rip), %rdi movq %r14, %rcx movq %r15, %rdx movb $1, %al movl $2, %esi cvtss2sd %xmm0, %xmm0 call __fprintf_chk@PLT movq 24(%rsp), %rdi movq %r14, %rcx movq %r15, %rdx movl $2, %esi movb $1, %al cvtss2sd 52(%r14), %xmm0 call __fprintf_chk@PLT .L28: incl %ebx addq $56, %r14 jmp .L27 .L66: movq 24(%rsp), %rdi call fclose@PLT cmpq $0, 16(%rsp) je .L31 leaq .LC2(%rip), %rbx movq 16(%rsp), %rdi movq %rbx, %rsi call fopen@PLT movq %rbx, %rsi leaq .LC12(%rip), %rdi movq %rax, %r13 call fopen@PLT movq %rax, %rbx .L35: movq %r13, %rdi call feof@PLT testl %eax, %eax je .L32 .L34: xorl %r12d, %r12d jmp .L33 .L32: movq %rbx, %rdi call feof@PLT testl %eax, %eax jne .L34 movq %r13, %rdi call fgetc@PLT movq %rbx, %rdi movl %eax, %r14d call fgetc@PLT cmpl %eax, %r14d je .L35 .L33: movq %r13, %rdi call feof@PLT movq %rbx, %rdi movl %eax, %r14d call feof@PLT leaq .LC14(%rip), %rsi xorl %eax, %r14d orl %r12d, %r14d jne .L57 leaq .LC15(%rip), %rsi .L57: movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movq %r13, %rdi call fclose@PLT movq %rbx, %rdi call fclose@PLT .L31: movq %rbp, %rdi call free@PLT movq 8(%rsp), %rdi call fclose@PLT movq 735176(%rsp), %rax subq %fs:40, %rax je .L38 call __stack_chk_fail@PLT .L38: addq $735192, %rsp .cfi_def_cfa_offset 56 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC16: .string "_Z6euclidPcffPfiii" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC16(%rip), %rdx movq %rax, %rdi leaq _Z6euclidPcffPfiii(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC0: .long -1082130432 .align 4 .LC5: .long 1176256512 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z6euclidPcffPfiii .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0030*/ IMAD R2, R2, c[0x0][0x0], R3 ; /* 0x0000000002027a24 */ /* 0x001fca00078e0203 */ /*0040*/ ISETP.GE.AND P0, PT, R2, c[0x0][0x178], PT ; /* 0x00005e0002007a0c */ /* 0x000fda0003f06270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x17c] ; /* 0x00005f00ff037624 */ /* 0x000fe200078e00ff */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*0080*/ IMAD R0, R2, R3, c[0x0][0x180] ; /* 0x0000600002007624 */ /* 0x000fca00078e0203 */ /*0090*/ IADD3 R4, P0, R0, c[0x0][0x160], RZ ; /* 0x0000580000047a10 */ /* 0x000fc80007f1e0ff */ /*00a0*/ LEA.HI.X.SX32 R5, R0, c[0x0][0x164], 0x1, P0 ; /* 0x0000590000057a11 */ /* 0x000fca00000f0eff */ /*00b0*/ LDG.E.S8 R0, [R4.64+-0x1] ; /* 0xffffff0404007981 */ /* 0x000ea8000c1e1300 */ /*00c0*/ LDG.E.S8 R7, [R4.64+0x3] ; /* 0x0000030404077981 */ /* 0x000ee8000c1e1300 */ /*00d0*/ LDG.E.S8 R3, [R4.64] ; /* 0x0000000404037981 */ /* 0x000f28000c1e1300 */ /*00e0*/ LDG.E.S8 R8, [R4.64+0x1] ; /* 0x0000010404087981 */ /* 0x000f62000c1e1300 */ /*00f0*/ IMAD.MOV.U32 R11, RZ, RZ, 0x3dcccccd ; /* 0x3dcccccdff0b7424 */ /* 0x000fc400078e00ff */ /*0100*/ IMAD.MOV.U32 R6, RZ, RZ, 0x41200000 ; /* 0x41200000ff067424 */ /* 0x000fe400078e00ff */ /*0110*/ IMAD.MOV.U32 R13, RZ, RZ, 0x64 ; /* 0x00000064ff0d7424 */ /* 0x000fe400078e00ff */ /*0120*/ FFMA R9, R11, -R6, 1 ; /* 0x3f8000000b097423 */ /* 0x000fc80000000806 */ /*0130*/ FFMA R11, R9, R11, 0.10000000149011611938 ; /* 0x3dcccccd090b7423 */ /* 0x000fe2000000000b */ /*0140*/ IMAD.MOV.U32 R10, RZ, RZ, 0xa ; /* 0x0000000aff0a7424 */ /* 0x000fe200078e00ff */ /*0150*/ BSSY B0, 0x2e0 ; /* 0x0000018000007945 */ /* 0x000fe20003800000 */ /*0160*/ ISETP.NE.AND P2, PT, R0.reuse, 0x20, PT ; /* 0x000000200000780c */ /* 0x044fe20003f45270 */ /*0170*/ IMAD R0, R0, R13, -0x12c0 ; /* 0xffffed4000007424 */ /* 0x000fe200078e020d */ /*0180*/ IADD3 R9, R7, -0x30, RZ ; /* 0xffffffd007097810 */ /* 0x008fc80007ffe0ff */ /*0190*/ I2FP.F32.S32 R7, R0 ; /* 0x0000000000077245 */ /* 0x000fe40000201400 */ /*01a0*/ I2FP.F32.S32 R0, R9 ; /* 0x0000000900007245 */ /* 0x000fe40000201400 */ /*01b0*/ FSEL R7, R7, RZ, P2 ; /* 0x000000ff07077208 */ /* 0x000fe40001000000 */ /*01c0*/ FCHK P2, R0, 10 ; /* 0x4120000000007902 */ /* 0x000e220000040000 */ /*01d0*/ ISETP.NE.AND P0, PT, R3.reuse, 0x20, PT ; /* 0x000000200300780c */ /* 0x050fe20003f05270 */ /*01e0*/ IMAD R3, R3, R10, -0x1e0 ; /* 0xfffffe2003037424 */ /* 0x000fe200078e020a */ /*01f0*/ ISETP.NE.AND P1, PT, R8.reuse, 0x20, PT ; /* 0x000000200800780c */ /* 0x060fe40003f25270 */ /*0200*/ IADD3 R9, R8, -0x30, RZ ; /* 0xffffffd008097810 */ /* 0x000fc40007ffe0ff */ /*0210*/ I2FP.F32.S32 R8, R3 ; /* 0x0000000300087245 */ /* 0x000fe20000201400 */ /*0220*/ FFMA R3, R0, R11, RZ ; /* 0x0000000b00037223 */ /* 0x000fe200000000ff */ /*0230*/ I2FP.F32.S32 R10, R9 ; /* 0x00000009000a7245 */ /* 0x000fc60000201400 */ /*0240*/ FFMA R12, R3, -10, R0 ; /* 0xc1200000030c7823 */ /* 0x000fe40000000000 */ /*0250*/ @P0 FADD R7, R7, R8 ; /* 0x0000000807070221 */ /* 0x000fe40000000000 */ /*0260*/ FFMA R12, R11, R12, R3 ; /* 0x0000000c0b0c7223 */ /* 0x000fe40000000003 */ /*0270*/ @P1 FADD R7, R7, R10 ; /* 0x0000000a07071221 */ /* 0x000fe20000000000 */ /*0280*/ @!P2 BRA 0x2d0 ; /* 0x000000400000a947 */ /* 0x001fea0003800000 */ /*0290*/ IMAD.MOV.U32 R3, RZ, RZ, R0 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0000 */ /*02a0*/ MOV R8, 0x2c0 ; /* 0x000002c000087802 */ /* 0x000fe40000000f00 */ /*02b0*/ CALL.REL.NOINC 0x7d0 ; /* 0x0000051000007944 */ /* 0x000fea0003c00000 */ /*02c0*/ IMAD.MOV.U32 R12, RZ, RZ, R3 ; /* 0x000000ffff0c7224 */ /* 0x001fe400078e0003 */ /*02d0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*02e0*/ LDG.E.S8 R3, [R4.64+0x5] ; /* 0x0000050404037981 */ /* 0x000ea8000c1e1300 */ /*02f0*/ LDG.E.S8 R10, [R4.64+0x9] ; /* 0x00000904040a7981 */ /* 0x000ee8000c1e1300 */ /*0300*/ LDG.E.S8 R8, [R4.64+0x6] ; /* 0x0000060404087981 */ /* 0x000f28000c1e1300 */ /*0310*/ LDG.E.S8 R9, [R4.64+0x7] ; /* 0x0000070404097981 */ /* 0x000162000c1e1300 */ /*0320*/ IMAD.MOV.U32 R11, RZ, RZ, 0x3dcccccd ; /* 0x3dcccccdff0b7424 */ /* 0x000fc400078e00ff */ /*0330*/ IMAD.MOV.U32 R14, RZ, RZ, 0x64 ; /* 0x00000064ff0e7424 */ /* 0x000fe400078e00ff */ /*0340*/ FFMA R0, R11, -R6, 1 ; /* 0x3f8000000b007423 */ /* 0x000fc80000000806 */ /*0350*/ FFMA R0, R0, R11, 0.10000000149011611938 ; /* 0x3dcccccd00007423 */ /* 0x000fe2000000000b */ /*0360*/ IMAD.MOV.U32 R11, RZ, RZ, 0xa ; /* 0x0000000aff0b7424 */ /* 0x000fe200078e00ff */ /*0370*/ BSSY B0, 0x500 ; /* 0x0000018000007945 */ /* 0x000fe20003800000 */ /*0380*/ FADD R7, R7, R12 ; /* 0x0000000c07077221 */ /* 0x000fe20000000000 */ /*0390*/ ISETP.NE.AND P2, PT, R3.reuse, 0x20, PT ; /* 0x000000200300780c */ /* 0x044fe20003f45270 */ /*03a0*/ IMAD R3, R3, R14, -0x12c0 ; /* 0xffffed4003037424 */ /* 0x000fe200078e020e */ /*03b0*/ IADD3 R10, R10, -0x30, RZ ; /* 0xffffffd00a0a7810 */ /* 0x008fc80007ffe0ff */ /*03c0*/ I2FP.F32.S32 R3, R3 ; /* 0x0000000300037245 */ /* 0x000fe40000201400 */ /*03d0*/ ISETP.NE.AND P0, PT, R8.reuse, 0x20, PT ; /* 0x000000200800780c */ /* 0x050fe20003f05270 */ /*03e0*/ IMAD R8, R8, R11, -0x1e0 ; /* 0xfffffe2008087424 */ /* 0x000fe200078e020b */ /*03f0*/ I2FP.F32.S32 R11, R10 ; /* 0x0000000a000b7245 */ /* 0x000fe40000201400 */ /*0400*/ FSEL R4, R3, RZ, P2 ; /* 0x000000ff03047208 */ /* 0x001fe40001000000 */ /*0410*/ FCHK P2, R11, 10 ; /* 0x412000000b007902 */ /* 0x000e220000040000 */ /*0420*/ ISETP.NE.AND P1, PT, R9.reuse, 0x20, PT ; /* 0x000000200900780c */ /* 0x060fe40003f25270 */ /*0430*/ I2FP.F32.S32 R5, R8 ; /* 0x0000000800057245 */ /* 0x000fe20000201400 */ /*0440*/ FFMA R3, R0, R11, RZ ; /* 0x0000000b00037223 */ /* 0x000fe200000000ff */ /*0450*/ IADD3 R9, R9, -0x30, RZ ; /* 0xffffffd009097810 */ /* 0x000fc60007ffe0ff */ /*0460*/ @P0 FADD R4, R4, R5 ; /* 0x0000000504040221 */ /* 0x000fe20000000000 */ /*0470*/ I2FP.F32.S32 R9, R9 ; /* 0x0000000900097245 */ /* 0x000fe20000201400 */ /*0480*/ FFMA R5, R3, -10, R11 ; /* 0xc120000003057823 */ /* 0x000fc8000000000b */ /*0490*/ @P1 FADD R4, R4, R9 ; /* 0x0000000904041221 */ /* 0x000fe20000000000 */ /*04a0*/ FFMA R3, R0, R5, R3 ; /* 0x0000000500037223 */ /* 0x000fe20000000003 */ /*04b0*/ @!P2 BRA 0x4f0 ; /* 0x000000300000a947 */ /* 0x001fea0003800000 */ /*04c0*/ IMAD.MOV.U32 R3, RZ, RZ, R11 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000b */ /*04d0*/ MOV R8, 0x4f0 ; /* 0x000004f000087802 */ /* 0x000fe40000000f00 */ /*04e0*/ CALL.REL.NOINC 0x7d0 ; /* 0x000002e000007944 */ /* 0x000fea0003c00000 */ /*04f0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0500*/ FADD R3, R4, R3 ; /* 0x0000000304037221 */ /* 0x001fe20000000000 */ /*0510*/ FADD R7, R7, -c[0x0][0x168] ; /* 0x80005a0007077621 */ /* 0x000fe20000000000 */ /*0520*/ BSSY B0, 0x630 ; /* 0x0000010000007945 */ /* 0x000fe40003800000 */ /*0530*/ FADD R3, R3, -c[0x0][0x16c] ; /* 0x80005b0003037621 */ /* 0x000fc80000000000 */ /*0540*/ FMUL R0, R3, R3 ; /* 0x0000000303007220 */ /* 0x000fc80000400000 */ /*0550*/ FFMA R0, R7, R7, R0 ; /* 0x0000000707007223 */ /* 0x000fc80000000000 */ /*0560*/ MUFU.RSQ R3, R0 ; /* 0x0000000000037308 */ /* 0x0000620000001400 */ /*0570*/ IADD3 R4, R0, -0xd000000, RZ ; /* 0xf300000000047810 */ /* 0x000fc80007ffe0ff */ /*0580*/ ISETP.GT.U32.AND P0, PT, R4, 0x727fffff, PT ; /* 0x727fffff0400780c */ /* 0x000fda0003f04070 */ /*0590*/ @!P0 BRA 0x5e0 ; /* 0x0000004000008947 */ /* 0x000fea0003800000 */ /*05a0*/ MOV R8, 0x5c0 ; /* 0x000005c000087802 */ /* 0x003fe40000000f00 */ /*05b0*/ CALL.REL.NOINC 0x670 ; /* 0x000000b000007944 */ /* 0x000fea0003c00000 */ /*05c0*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0003 */ /*05d0*/ BRA 0x620 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*05e0*/ FMUL.FTZ R5, R0, R3 ; /* 0x0000000300057220 */ /* 0x003fe20000410000 */ /*05f0*/ FMUL.FTZ R3, R3, 0.5 ; /* 0x3f00000003037820 */ /* 0x000fc60000410000 */ /*0600*/ FFMA R0, -R5, R5, R0 ; /* 0x0000000505007223 */ /* 0x000fc80000000100 */ /*0610*/ FFMA R5, R0, R3, R5 ; /* 0x0000000300057223 */ /* 0x000fe40000000005 */ /*0620*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0630*/ IMAD.MOV.U32 R3, RZ, RZ, 0x4 ; /* 0x00000004ff037424 */ /* 0x000fc800078e00ff */ /*0640*/ IMAD.WIDE R2, R2, R3, c[0x0][0x170] ; /* 0x00005c0002027625 */ /* 0x000fca00078e0203 */ /*0650*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*0660*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0670*/ LOP3.LUT P0, RZ, R0, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff00ff7812 */ /* 0x000fda000780c0ff */ /*0680*/ @!P0 IMAD.MOV.U32 R3, RZ, RZ, R0 ; /* 0x000000ffff038224 */ /* 0x000fe200078e0000 */ /*0690*/ @!P0 BRA 0x7a0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*06a0*/ FSETP.GEU.FTZ.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720b */ /* 0x000fda0003f1e000 */ /*06b0*/ @!P0 IMAD.MOV.U32 R3, RZ, RZ, 0x7fffffff ; /* 0x7fffffffff038424 */ /* 0x000fe200078e00ff */ /*06c0*/ @!P0 BRA 0x7a0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*06d0*/ FSETP.GTU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fda0003f1c200 */ /*06e0*/ @P0 FADD.FTZ R3, R0, 1 ; /* 0x3f80000000030421 */ /* 0x000fe20000010000 */ /*06f0*/ @P0 BRA 0x7a0 ; /* 0x000000a000000947 */ /* 0x000fea0003800000 */ /*0700*/ FSETP.NEU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fda0003f1d200 */ /*0710*/ @P0 FFMA R4, R0, 1.84467440737095516160e+19, RZ ; /* 0x5f80000000040823 */ /* 0x000fc800000000ff */ /*0720*/ @P0 MUFU.RSQ R3, R4 ; /* 0x0000000400030308 */ /* 0x000e240000001400 */ /*0730*/ @P0 FMUL.FTZ R5, R4, R3 ; /* 0x0000000304050220 */ /* 0x001fe20000410000 */ /*0740*/ @P0 FMUL.FTZ R7, R3, 0.5 ; /* 0x3f00000003070820 */ /* 0x000fe20000410000 */ /*0750*/ @!P0 IMAD.MOV.U32 R3, RZ, RZ, R0 ; /* 0x000000ffff038224 */ /* 0x000fe400078e0000 */ /*0760*/ @P0 FADD.FTZ R6, -R5, -RZ ; /* 0x800000ff05060221 */ /* 0x000fc80000010100 */ /*0770*/ @P0 FFMA R6, R5, R6, R4 ; /* 0x0000000605060223 */ /* 0x000fc80000000004 */ /*0780*/ @P0 FFMA R6, R6, R7, R5 ; /* 0x0000000706060223 */ /* 0x000fc80000000005 */ /*0790*/ @P0 FMUL.FTZ R3, R6, 2.3283064365386962891e-10 ; /* 0x2f80000006030820 */ /* 0x000fe20000410000 */ /*07a0*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0008 */ /*07b0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x0 ; /* 0x00000000ff057424 */ /* 0x000fc800078e00ff */ /*07c0*/ RET.REL.NODEC R4 0x0 ; /* 0xfffff83004007950 */ /* 0x000fea0003c3ffff */ /*07d0*/ SHF.R.U32.HI R9, RZ, 0x17, R6 ; /* 0x00000017ff097819 */ /* 0x000fe20000011606 */ /*07e0*/ BSSY B1, 0xe30 ; /* 0x0000064000017945 */ /* 0x000fe20003800000 */ /*07f0*/ SHF.R.U32.HI R0, RZ, 0x17, R3 ; /* 0x00000017ff007819 */ /* 0x000fe20000011603 */ /*0800*/ IMAD.MOV.U32 R10, RZ, RZ, 0x41200000 ; /* 0x41200000ff0a7424 */ /* 0x000fe200078e00ff */ /*0810*/ LOP3.LUT R9, R9, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff09097812 */ /* 0x000fe400078ec0ff */ /*0820*/ LOP3.LUT R14, R0, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff000e7812 */ /* 0x000fe400078ec0ff */ /*0830*/ IADD3 R12, R9, -0x1, RZ ; /* 0xffffffff090c7810 */ /* 0x000fe40007ffe0ff */ /*0840*/ IADD3 R13, R14, -0x1, RZ ; /* 0xffffffff0e0d7810 */ /* 0x000fc40007ffe0ff */ /*0850*/ ISETP.GT.U32.AND P0, PT, R12, 0xfd, PT ; /* 0x000000fd0c00780c */ /* 0x000fc80003f04070 */ /*0860*/ ISETP.GT.U32.OR P0, PT, R13, 0xfd, P0 ; /* 0x000000fd0d00780c */ /* 0x000fda0000704470 */ /*0870*/ @!P0 IMAD.MOV.U32 R11, RZ, RZ, RZ ; /* 0x000000ffff0b8224 */ /* 0x000fe200078e00ff */ /*0880*/ @!P0 BRA 0xa10 ; /* 0x0000018000008947 */ /* 0x000fea0003800000 */ /*0890*/ IMAD.MOV.U32 R0, RZ, RZ, 0x41200000 ; /* 0x41200000ff007424 */ /* 0x000fe200078e00ff */ /*08a0*/ FSETP.GTU.FTZ.AND P0, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fc80003f1c200 */ /*08b0*/ FSETP.GTU.FTZ.AND P1, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fc80003f3c200 */ /*08c0*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000703570 */ /*08d0*/ @P0 BRA 0xe10 ; /* 0x0000053000000947 */ /* 0x000fea0003800000 */ /*08e0*/ LOP3.LUT P0, RZ, R10, 0x7fffffff, R3, 0xc8, !PT ; /* 0x7fffffff0aff7812 */ /* 0x000fda000780c803 */ /*08f0*/ @!P0 BRA 0xdf0 ; /* 0x000004f000008947 */ /* 0x000fea0003800000 */ /*0900*/ FSETP.NEU.FTZ.AND P2, PT, |R3|.reuse, +INF , PT ; /* 0x7f8000000300780b */ /* 0x040fe40003f5d200 */ /*0910*/ FSETP.NEU.FTZ.AND P1, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fe40003f3d200 */ /*0920*/ FSETP.NEU.FTZ.AND P0, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fd60003f1d200 */ /*0930*/ @!P1 BRA !P2, 0xdf0 ; /* 0x000004b000009947 */ /* 0x000fea0005000000 */ /*0940*/ LOP3.LUT P2, RZ, R3, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff03ff7812 */ /* 0x000fc8000784c0ff */ /*0950*/ PLOP3.LUT P1, PT, P1, P2, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000f24572 */ /*0960*/ @P1 BRA 0xdd0 ; /* 0x0000046000001947 */ /* 0x000fea0003800000 */ /*0970*/ LOP3.LUT P1, RZ, R10, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff0aff7812 */ /* 0x000fc8000782c0ff */ /*0980*/ PLOP3.LUT P0, PT, P0, P1, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000702572 */ /*0990*/ @P0 BRA 0xda0 ; /* 0x0000040000000947 */ /* 0x000fea0003800000 */ /*09a0*/ ISETP.GE.AND P0, PT, R13, RZ, PT ; /* 0x000000ff0d00720c */ /* 0x000fe40003f06270 */ /*09b0*/ ISETP.GE.AND P1, PT, R12, RZ, PT ; /* 0x000000ff0c00720c */ /* 0x000fd60003f26270 */ /*09c0*/ @P0 IMAD.MOV.U32 R11, RZ, RZ, RZ ; /* 0x000000ffff0b0224 */ /* 0x000fe200078e00ff */ /*09d0*/ @!P0 FFMA R3, R3, 1.84467440737095516160e+19, RZ ; /* 0x5f80000003038823 */ /* 0x000fe200000000ff */ /*09e0*/ @!P0 IMAD.MOV.U32 R11, RZ, RZ, -0x40 ; /* 0xffffffc0ff0b8424 */ /* 0x000fe200078e00ff */ /*09f0*/ @!P1 FFMA R10, R0, 1.84467440737095516160e+19, RZ ; /* 0x5f800000000a9823 */ /* 0x000fc800000000ff */ /*0a00*/ @!P1 IADD3 R11, R11, 0x40, RZ ; /* 0x000000400b0b9810 */ /* 0x000fe40007ffe0ff */ /*0a10*/ LEA R13, R9, 0xc0800000, 0x17 ; /* 0xc0800000090d7811 */ /* 0x000fe200078eb8ff */ /*0a20*/ BSSY B2, 0xd90 ; /* 0x0000036000027945 */ /* 0x000fe80003800000 */ /*0a30*/ IMAD.IADD R13, R10, 0x1, -R13 ; /* 0x000000010a0d7824 */ /* 0x000fe200078e0a0d */ /*0a40*/ IADD3 R10, R14, -0x7f, RZ ; /* 0xffffff810e0a7810 */ /* 0x000fc60007ffe0ff */ /*0a50*/ MUFU.RCP R12, R13 ; /* 0x0000000d000c7308 */ /* 0x000e220000001000 */ /*0a60*/ FADD.FTZ R15, -R13, -RZ ; /* 0x800000ff0d0f7221 */ /* 0x000fe20000010100 */ /*0a70*/ IMAD R0, R10.reuse, -0x800000, R3 ; /* 0xff8000000a007824 */ /* 0x040fe200078e0203 */ /*0a80*/ IADD3 R10, R10, 0x7f, -R9 ; /* 0x0000007f0a0a7810 */ /* 0x000fca0007ffe809 */ /*0a90*/ IMAD.IADD R10, R10, 0x1, R11 ; /* 0x000000010a0a7824 */ /* 0x000fe200078e020b */ /*0aa0*/ FFMA R17, R12, R15, 1 ; /* 0x3f8000000c117423 */ /* 0x001fc8000000000f */ /*0ab0*/ FFMA R14, R12, R17, R12 ; /* 0x000000110c0e7223 */ /* 0x000fc8000000000c */ /*0ac0*/ FFMA R3, R0, R14, RZ ; /* 0x0000000e00037223 */ /* 0x000fc800000000ff */ /*0ad0*/ FFMA R12, R15, R3, R0 ; /* 0x000000030f0c7223 */ /* 0x000fc80000000000 */ /*0ae0*/ FFMA R17, R14, R12, R3 ; /* 0x0000000c0e117223 */ /* 0x000fc80000000003 */ /*0af0*/ FFMA R12, R15, R17, R0 ; /* 0x000000110f0c7223 */ /* 0x000fc80000000000 */ /*0b00*/ FFMA R3, R14, R12, R17 ; /* 0x0000000c0e037223 */ /* 0x000fca0000000011 */ /*0b10*/ SHF.R.U32.HI R0, RZ, 0x17, R3 ; /* 0x00000017ff007819 */ /* 0x000fc80000011603 */ /*0b20*/ LOP3.LUT R0, R0, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff00007812 */ /* 0x000fca00078ec0ff */ /*0b30*/ IMAD.IADD R13, R0, 0x1, R10 ; /* 0x00000001000d7824 */ /* 0x000fca00078e020a */ /*0b40*/ IADD3 R0, R13, -0x1, RZ ; /* 0xffffffff0d007810 */ /* 0x000fc80007ffe0ff */ /*0b50*/ ISETP.GE.U32.AND P0, PT, R0, 0xfe, PT ; /* 0x000000fe0000780c */ /* 0x000fda0003f06070 */ /*0b60*/ @!P0 BRA 0xd70 ; /* 0x0000020000008947 */ /* 0x000fea0003800000 */ /*0b70*/ ISETP.GT.AND P0, PT, R13, 0xfe, PT ; /* 0x000000fe0d00780c */ /* 0x000fda0003f04270 */ /*0b80*/ @P0 BRA 0xd40 ; /* 0x000001b000000947 */ /* 0x000fea0003800000 */ /*0b90*/ ISETP.GE.AND P0, PT, R13, 0x1, PT ; /* 0x000000010d00780c */ /* 0x000fda0003f06270 */ /*0ba0*/ @P0 BRA 0xd80 ; /* 0x000001d000000947 */ /* 0x000fea0003800000 */ /*0bb0*/ ISETP.GE.AND P0, PT, R13, -0x18, PT ; /* 0xffffffe80d00780c */ /* 0x000fe40003f06270 */ /*0bc0*/ LOP3.LUT R3, R3, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000003037812 */ /* 0x000fd600078ec0ff */ /*0bd0*/ @!P0 BRA 0xd80 ; /* 0x000001a000008947 */ /* 0x000fea0003800000 */ /*0be0*/ FFMA.RZ R0, R14.reuse, R12.reuse, R17.reuse ; /* 0x0000000c0e007223 */ /* 0x1c0fe2000000c011 */ /*0bf0*/ IADD3 R11, R13.reuse, 0x20, RZ ; /* 0x000000200d0b7810 */ /* 0x040fe20007ffe0ff */ /*0c00*/ FFMA.RM R9, R14, R12.reuse, R17.reuse ; /* 0x0000000c0e097223 */ /* 0x180fe20000004011 */ /*0c10*/ ISETP.NE.AND P2, PT, R13.reuse, RZ, PT ; /* 0x000000ff0d00720c */ /* 0x040fe40003f45270 */ /*0c20*/ LOP3.LUT R10, R0, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff000a7812 */ /* 0x000fe200078ec0ff */ /*0c30*/ FFMA.RP R0, R14, R12, R17 ; /* 0x0000000c0e007223 */ /* 0x000fe20000008011 */ /*0c40*/ IMAD.MOV R12, RZ, RZ, -R13 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e0a0d */ /*0c50*/ ISETP.NE.AND P1, PT, R13, RZ, PT ; /* 0x000000ff0d00720c */ /* 0x000fe40003f25270 */ /*0c60*/ LOP3.LUT R10, R10, 0x800000, RZ, 0xfc, !PT ; /* 0x008000000a0a7812 */ /* 0x000fc400078efcff */ /*0c70*/ FSETP.NEU.FTZ.AND P0, PT, R0, R9, PT ; /* 0x000000090000720b */ /* 0x000fe40003f1d000 */ /*0c80*/ SHF.L.U32 R11, R10, R11, RZ ; /* 0x0000000b0a0b7219 */ /* 0x000fe400000006ff */ /*0c90*/ SEL R9, R12, RZ, P2 ; /* 0x000000ff0c097207 */ /* 0x000fe40001000000 */ /*0ca0*/ ISETP.NE.AND P1, PT, R11, RZ, P1 ; /* 0x000000ff0b00720c */ /* 0x000fe40000f25270 */ /*0cb0*/ SHF.R.U32.HI R9, RZ, R9, R10 ; /* 0x00000009ff097219 */ /* 0x000fe4000001160a */ /*0cc0*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40000703570 */ /*0cd0*/ SHF.R.U32.HI R11, RZ, 0x1, R9 ; /* 0x00000001ff0b7819 */ /* 0x000fe40000011609 */ /*0ce0*/ SEL R0, RZ, 0x1, !P0 ; /* 0x00000001ff007807 */ /* 0x000fc80004000000 */ /*0cf0*/ LOP3.LUT R0, R0, 0x1, R11, 0xf8, !PT ; /* 0x0000000100007812 */ /* 0x000fc800078ef80b */ /*0d00*/ LOP3.LUT R0, R0, R9, RZ, 0xc0, !PT ; /* 0x0000000900007212 */ /* 0x000fca00078ec0ff */ /*0d10*/ IMAD.IADD R0, R11, 0x1, R0 ; /* 0x000000010b007824 */ /* 0x000fca00078e0200 */ /*0d20*/ LOP3.LUT R3, R0, R3, RZ, 0xfc, !PT ; /* 0x0000000300037212 */ /* 0x000fe200078efcff */ /*0d30*/ BRA 0xd80 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0d40*/ LOP3.LUT R3, R3, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000003037812 */ /* 0x000fc800078ec0ff */ /*0d50*/ LOP3.LUT R3, R3, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000003037812 */ /* 0x000fe200078efcff */ /*0d60*/ BRA 0xd80 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0d70*/ IMAD R3, R10, 0x800000, R3 ; /* 0x008000000a037824 */ /* 0x000fe400078e0203 */ /*0d80*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0d90*/ BRA 0xe20 ; /* 0x0000008000007947 */ /* 0x000fea0003800000 */ /*0da0*/ LOP3.LUT R3, R10, 0x80000000, R3, 0x48, !PT ; /* 0x800000000a037812 */ /* 0x000fc800078e4803 */ /*0db0*/ LOP3.LUT R3, R3, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000003037812 */ /* 0x000fe200078efcff */ /*0dc0*/ BRA 0xe20 ; /* 0x0000005000007947 */ /* 0x000fea0003800000 */ /*0dd0*/ LOP3.LUT R3, R10, 0x80000000, R3, 0x48, !PT ; /* 0x800000000a037812 */ /* 0x000fe200078e4803 */ /*0de0*/ BRA 0xe20 ; /* 0x0000003000007947 */ /* 0x000fea0003800000 */ /*0df0*/ MUFU.RSQ R3, -QNAN ; /* 0xffc0000000037908 */ /* 0x000e220000001400 */ /*0e00*/ BRA 0xe20 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0e10*/ FADD.FTZ R3, R3, R0 ; /* 0x0000000003037221 */ /* 0x000fe40000010000 */ /*0e20*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0e30*/ IMAD.MOV.U32 R9, RZ, RZ, 0x0 ; /* 0x00000000ff097424 */ /* 0x000fc800078e00ff */ /*0e40*/ RET.REL.NODEC R8 0x0 ; /* 0xfffff1b008007950 */ /* 0x000fea0003c3ffff */ /*0e50*/ BRA 0xe50; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0e60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ea0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0eb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ec0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ed0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ee0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ef0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <stdio.h> #include <sys/time.h> #include "hip/hip_runtime.h" #include <string.h> #define MAX_ARGS 10 #define REC_LENGTH 49 // size of a record in db #ifndef REC_WINDOW #define REC_WINDOW 15000 // number of records to take in at a time #endif #define LATITUDE_POS 28 // character position of the latitude value in each record #define OPEN 10000 // initial value of nearest neighbors struct neighbor { char entry[REC_LENGTH]; float dist; }; /** * Kernel * Executed on GPU * Calculates the Euclidean distance from each record in the database to the target position */ __global__ void euclid(char *data, float x2, float y2,float *z, int N, int W, int L_POS) { int idx=blockIdx.x*blockDim.x+threadIdx.x; float tmp_lat=0.0, tmp_long=0.0; int position = ( idx * W ) + L_POS - 1; if(idx < N) { char temp1[5]; for( int i = 0 ; i < 5 ; i++ ) { temp1[i] = data[position+i]; } char temp2[5]; for( int i = 0 ; i < 5 ; i++ ) { temp2[i] = data[position+6+i]; } int dig1, dig2, dig3, dig_1; if( temp1[0] == ' ' ) { dig1 = 0; } else { dig1 = temp1[0] - 48; tmp_lat += dig1 * 100; } if( temp1[1] == ' ' ) { dig2 = 0; } else { dig2 = temp1[1] - 48; tmp_lat += dig2 * 10; } if( temp1[2] == ' ' ) { dig3 = 0; } else { dig3 = temp1[2] - 48; tmp_lat += dig3 * 1; } dig_1 = temp1[4] - 48; tmp_lat += (float) dig_1 / 10; if( temp2[0] == ' ' ) { dig1 = 0; } else { dig1 = temp2[0] - 48; tmp_long += dig1 * 100; } if( temp2[1] == ' ' ) { dig2 = 0; } else { dig2 = temp2[1] - 48; tmp_long += dig2 * 10; } if( temp2[2] == ' ' ) { dig3 = 0; } else { dig3 = temp2[2] - 48; tmp_long += dig3 * 1; } dig_1 = temp2[4] - 48; tmp_long += (float) dig_1 / 10; z[idx]=sqrt(((tmp_lat-x2)*(tmp_lat-x2))+((tmp_long-y2)*(tmp_long-y2))); } } /** * This program finds the k-nearest neighbors * Usage: ./nn <filelist> <num> <target latitude> <target longitude> * filelist: File with the filenames to the records * num: Number of nearest neighbors to find * target lat: Latitude coordinate for distance calculations * target long: Longitude coordinate for distance calculations * The filelist and data are generated by hurricane_gen.c * REC_WINDOW has been assigned to read in a large number of records to increase work */ int main(int argc, char* argv[]) { FILE *flist,*fp; int i=0,j=0, k=0, rec_count=0, done=0; char sandbox[REC_WINDOW * REC_LENGTH], dbname[64]; struct neighbor *neighbors = NULL; float target_lat, target_long; char* goldfile; if(argc < 6) { fprintf(stderr, "Invalid set of arguments\n"); exit(-1); } flist = fopen(argv[1], "r"); if(!flist) { printf("error opening flist\n"); exit(1); } k = atoi(argv[2]); target_lat = atof(argv[3]); target_long = atof(argv[4]); goldfile = argv[5]; neighbors = (struct neighbor*) malloc(k*sizeof(struct neighbor)); if(neighbors == NULL) { fprintf(stderr, "no room for neighbors\n"); exit(0); } for(j=0;j<k;j++) { neighbors[j].dist = OPEN; } /**Main processing **/ if(fscanf(flist, "%s\n", dbname) != 1) { fprintf(stderr, "error reading filelist\n"); exit(0); } fp = fopen(dbname, "r"); if(!fp) { printf("error opening flist\n"); exit(1); } //Pointers to host memory float *z; //Pointers to device memory float *z_d; char *data; /** * Allocate memory on host and device */ z = (float *) malloc(REC_WINDOW * sizeof(float)); hipMalloc((void **) &data, sizeof(char) * REC_WINDOW * REC_LENGTH); hipMalloc((void **) &z_d, sizeof(float) * REC_WINDOW); for(unsigned i=0; i<REC_WINDOW * REC_LENGTH;i++) { sandbox[i]=' '; } while(!done) { /** * Read in REC_WINDOW records of length REC_LENGTH * If this is the last file in the filelist, then done * else open next file to be read next iteration */ rec_count = fread(sandbox, REC_LENGTH, REC_WINDOW, fp); if(rec_count != REC_WINDOW) { if(!ferror(flist)) {// an eof occured fclose(fp); if(feof(flist)) done = 1; else { if(fscanf(flist, "%s\n", dbname) != 1) { fprintf(stderr, "error reading filelist\n"); exit(0); } fp = fopen(dbname, "r"); if(!fp) { printf("error opening a db\n"); exit(1); } } } else { perror("Error"); exit(0); } } //Initialize a and b float x2 = target_lat; float y2 = target_long; /** * Transfer data from host to device */ hipMemcpy( data, sandbox, (sizeof(char)*REC_WINDOW*REC_LENGTH), hipMemcpyHostToDevice); /** * Execute kernel */ //Compute the execution configuration int block_size = 16; dim3 dimBlock(block_size); dim3 dimGrid( (REC_WINDOW/dimBlock.x) + (!(REC_WINDOW%dimBlock.x)?0:1) ); //Add a and b, store in c euclid<<<dimGrid,dimBlock>>>(data, x2, y2, z_d, REC_WINDOW, REC_LENGTH, LATITUDE_POS); hipDeviceSynchronize(); //Copy data from device memory to host memory hipMemcpy( z, z_d, sizeof(float)*REC_WINDOW, hipMemcpyDeviceToHost ); /** * Update list of nearest neighbors */ for(i=0;i< rec_count;i++) { float max_dist = -1; int max_idx = 0; // find a neighbor with greatest dist and take his spot if allowed! for( j = 0 ; j < k ; j++ ) { if(neighbors[j].dist > max_dist) { max_dist = neighbors[j].dist; max_idx = j; } } // compare each record with max value to find the nearest neighbor if(z[i] < neighbors[max_idx].dist) { sandbox[(i+1)*REC_LENGTH-1] = '\0'; strcpy(neighbors[max_idx].entry, sandbox +i*REC_LENGTH); neighbors[max_idx].dist = z[i]; } } } //End while //Free memory free(z); hipFree(data); hipFree(z_d); fprintf(stderr, "The %d nearest neighbors are:\n", k); FILE* fpo = fopen("result.txt", "w"); for( j = 0 ; j < k ; j++ ) { if(!(neighbors[j].dist==OPEN)){ fprintf(stderr, "%s --> %f\n", neighbors[j].entry, neighbors[j].dist); fprintf(fpo, "%s --> %f\n", neighbors[j].entry, neighbors[j].dist); } } fclose(fpo); if(goldfile){ FILE *gold = fopen(goldfile, "r"); FILE *result = fopen("result.txt", "r"); int result_error=0; while(!feof(gold)&&!feof(result)){ if (fgetc(gold)!=fgetc(result)) { result_error = 1; break; } } if((feof(gold)^feof(result)) | result_error) { printf("\nFAILED\n"); } else { printf("\nPASSED\n"); } fclose(gold); fclose(result); } free(neighbors); fclose(flist); }
.text .file "nn_cuda.hip" .globl _Z21__device_stub__euclidPcffPfiii # -- Begin function _Z21__device_stub__euclidPcffPfiii .type _Z21__device_stub__euclidPcffPfiii,@function _Z21__device_stub__euclidPcffPfiii: # @_Z21__device_stub__euclidPcffPfiii .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $160, %rsp .cfi_def_cfa_offset 208 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 56(%rsp), %rax movq %rdi, (%rax) leaq 28(%rsp), %rdi movss %xmm0, (%rdi) leaq 24(%rsp), %r9 movss %xmm1, (%r9) leaq 48(%rsp), %r10 movq %rsi, (%r10) leaq 20(%rsp), %rsi movl %edx, (%rsi) leaq 16(%rsp), %rdx movl %ecx, (%rdx) leaq 12(%rsp), %rcx movl %r8d, (%rcx) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %r9, 16(%rbx) movq %r10, 24(%rbx) movq %rsi, 32(%rbx) movq %rdx, 40(%rbx) movq %rcx, 48(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 40(%rsp), %r12 leaq 32(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z6euclidPcffPfiii, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $176, %rsp .cfi_adjust_cfa_offset -176 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z21__device_stub__euclidPcffPfiii, .Lfunc_end0-_Z21__device_stub__euclidPcffPfiii .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function main .LCPI1_0: .long 0xbf800000 # float -1 .LCPI1_1: .long 0x461c4000 # float 1.0E+4 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $735160, %rsp # imm = 0xB37B8 .cfi_def_cfa_offset 735216 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 cmpl $5, %edi jle .LBB1_47 # %bb.1: movq %rsi, %rbx movq 8(%rsi), %rdi movl $.L.str.1, %esi callq fopen testq %rax, %rax je .LBB1_45 # %bb.2: movq %rax, %r15 movq 16(%rbx), %rdi callq atoi movl %eax, %ebp movq 24(%rbx), %rdi callq atof movsd %xmm0, 40(%rsp) # 8-byte Spill movq 32(%rbx), %rdi callq atof movsd %xmm0, 32(%rsp) # 8-byte Spill movq 40(%rbx), %r12 movslq %ebp, %rax imulq $56, %rax, %rdi callq malloc testq %rax, %rax je .LBB1_48 # %bb.3: # %.preheader134 movl %ebp, %ebx testl %ebp, %ebp jle .LBB1_6 # %bb.4: # %.lr.ph.preheader imulq $56, %rbx, %rdx xorl %ecx, %ecx .LBB1_5: # %.lr.ph # =>This Inner Loop Header: Depth=1 movl $1176256512, 52(%rax,%rcx) # imm = 0x461C4000 addq $56, %rcx cmpq %rcx, %rdx jne .LBB1_5 .LBB1_6: # %._crit_edge movq %rax, 8(%rsp) # 8-byte Spill leaq 96(%rsp), %rdx movl $.L.str.4, %esi movq %r15, %rdi xorl %eax, %eax callq __isoc23_fscanf cmpl $1, %eax jne .LBB1_41 # %bb.7: leaq 96(%rsp), %rdi movl $.L.str.1, %esi callq fopen movq %rax, 24(%rsp) # 8-byte Spill testq %rax, %rax je .LBB1_45 # %bb.8: # %.preheader133 movq %r12, 80(%rsp) # 8-byte Spill xorps %xmm0, %xmm0 cvtsd2ss 40(%rsp), %xmm0 # 8-byte Folded Reload movss %xmm0, 68(%rsp) # 4-byte Spill xorps %xmm0, %xmm0 cvtsd2ss 32(%rsp), %xmm0 # 8-byte Folded Reload movss %xmm0, 64(%rsp) # 4-byte Spill movabsq $4294967312, %r12 # imm = 0x100000010 movl $60000, %edi # imm = 0xEA60 callq malloc movq %rax, %r13 leaq 48(%rsp), %rdi movl $735000, %esi # imm = 0xB3718 callq hipMalloc leaq 56(%rsp), %rdi movl $60000, %esi # imm = 0xEA60 callq hipMalloc leaq 160(%rsp), %rdi movl $735000, %edx # imm = 0xB3718 movl $32, %esi callq memset@PLT movq 8(%rsp), %rax # 8-byte Reload addq $52, %rax movq %rax, 32(%rsp) # 8-byte Spill leaq 922(%r12), %rax movq %rax, 88(%rsp) # 8-byte Spill leaq 96(%rsp), %r14 movq %r15, 72(%rsp) # 8-byte Spill .LBB1_9: # =>This Loop Header: Depth=1 # Child Loop BB1_19 Depth 2 # Child Loop BB1_21 Depth 3 movl $49, %esi movl $15000, %edx # imm = 0x3A98 leaq 160(%rsp), %rdi movq 24(%rsp), %rcx # 8-byte Reload callq fread movq %rax, %r12 movb $1, %al movl %eax, 20(%rsp) # 4-byte Spill cmpl $15000, %r12d # imm = 0x3A98 je .LBB1_15 # %bb.10: # in Loop: Header=BB1_9 Depth=1 movq %r15, %rdi callq ferror testl %eax, %eax jne .LBB1_40 # %bb.11: # in Loop: Header=BB1_9 Depth=1 movq 24(%rsp), %rdi # 8-byte Reload callq fclose movq %r15, %rdi callq feof testl %eax, %eax je .LBB1_13 # %bb.12: # in Loop: Header=BB1_9 Depth=1 movl $0, 20(%rsp) # 4-byte Folded Spill jmp .LBB1_15 .LBB1_13: # in Loop: Header=BB1_9 Depth=1 movl $.L.str.4, %esi movq %r15, %rdi movq %r14, %rdx xorl %eax, %eax callq __isoc23_fscanf cmpl $1, %eax jne .LBB1_41 # %bb.14: # in Loop: Header=BB1_9 Depth=1 movl $.L.str.1, %esi movq %r14, %rdi callq fopen movq %rax, 24(%rsp) # 8-byte Spill testq %rax, %rax je .LBB1_44 .LBB1_15: # in Loop: Header=BB1_9 Depth=1 movq 48(%rsp), %rdi movl $735000, %edx # imm = 0xB3718 leaq 160(%rsp), %rsi movl $1, %ecx callq hipMemcpy movq 88(%rsp), %rdi # 8-byte Reload movl $1, %esi movabsq $4294967312, %rdx # imm = 0x100000010 movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_17 # %bb.16: # in Loop: Header=BB1_9 Depth=1 movq 48(%rsp), %rdi movq 56(%rsp), %rsi movss 68(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero movss 64(%rsp), %xmm1 # 4-byte Reload # xmm1 = mem[0],zero,zero,zero movl $15000, %edx # imm = 0x3A98 movl $49, %ecx movl $28, %r8d callq _Z21__device_stub__euclidPcffPfiii .LBB1_17: # in Loop: Header=BB1_9 Depth=1 callq hipDeviceSynchronize movq 56(%rsp), %rsi movl $60000, %edx # imm = 0xEA60 movq %r13, %rdi movl $2, %ecx callq hipMemcpy testl %r12d, %r12d movq 8(%rsp), %rsi # 8-byte Reload jle .LBB1_26 # %bb.18: # %.preheader.preheader # in Loop: Header=BB1_9 Depth=1 movl %r12d, %r12d xorl %r15d, %r15d .LBB1_19: # %.preheader # Parent Loop BB1_9 Depth=1 # => This Loop Header: Depth=2 # Child Loop BB1_21 Depth 3 testl %ebp, %ebp jle .LBB1_22 # %bb.20: # %.lr.ph140.preheader # in Loop: Header=BB1_19 Depth=2 xorl %ecx, %ecx movq 32(%rsp), %rdx # 8-byte Reload xorl %eax, %eax movss .LCPI1_0(%rip), %xmm0 # xmm0 = mem[0],zero,zero,zero .LBB1_21: # %.lr.ph140 # Parent Loop BB1_9 Depth=1 # Parent Loop BB1_19 Depth=2 # => This Inner Loop Header: Depth=3 movss (%rdx), %xmm1 # xmm1 = mem[0],zero,zero,zero ucomiss %xmm0, %xmm1 maxss %xmm0, %xmm1 cmoval %ecx, %eax incq %rcx addq $56, %rdx movaps %xmm1, %xmm0 cmpq %rcx, %rbx jne .LBB1_21 jmp .LBB1_23 .LBB1_22: # in Loop: Header=BB1_19 Depth=2 xorl %eax, %eax .LBB1_23: # %._crit_edge141 # in Loop: Header=BB1_19 Depth=2 movss (%r13,%r15,4), %xmm1 # xmm1 = mem[0],zero,zero,zero cltq imulq $56, %rax, %rdi movss 52(%rsi,%rdi), %xmm0 # xmm0 = mem[0],zero,zero,zero ucomiss %xmm1, %xmm0 jbe .LBB1_25 # %bb.24: # in Loop: Header=BB1_19 Depth=2 movq %r13, %r14 movl %ebp, %r13d leaq (%rsi,%rdi), %rbp addq $52, %rbp addq %rsi, %rdi imull $49, %r15d, %eax leal 48(%rax), %ecx movslq %ecx, %rcx movb $0, 160(%rsp,%rcx) leaq (%rsp,%rax), %rsi addq $160, %rsi movss %xmm1, 40(%rsp) # 4-byte Spill callq strcpy movq 8(%rsp), %rsi # 8-byte Reload movss 40(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero movss %xmm0, (%rbp) movl %r13d, %ebp movq %r14, %r13 leaq 96(%rsp), %r14 .LBB1_25: # in Loop: Header=BB1_19 Depth=2 incq %r15 cmpq %r12, %r15 jne .LBB1_19 .LBB1_26: # %.loopexit # in Loop: Header=BB1_9 Depth=1 cmpb $0, 20(%rsp) # 1-byte Folded Reload movq 72(%rsp), %r15 # 8-byte Reload jne .LBB1_9 # %bb.27: movq %r13, %rdi callq free movq 48(%rsp), %rdi callq hipFree movq 56(%rsp), %rdi callq hipFree movq stderr(%rip), %rdi movl $.L.str.8, %esi movl %ebp, %edx xorl %eax, %eax callq fprintf movl $.L.str.9, %edi movl $.L.str.10, %esi callq fopen movq %rax, %r12 testl %ebp, %ebp movq 8(%rsp), %r15 # 8-byte Reload jle .LBB1_32 # %bb.28: # %.lr.ph146.preheader movss .LCPI1_1(%rip), %xmm1 # xmm1 = mem[0],zero,zero,zero .LBB1_29: # %.lr.ph146 # =>This Inner Loop Header: Depth=1 movss 52(%r15), %xmm0 # xmm0 = mem[0],zero,zero,zero ucomiss %xmm1, %xmm0 jne .LBB1_31 jp .LBB1_31 .LBB1_30: # in Loop: Header=BB1_29 Depth=1 addq $56, %r15 decq %rbx jne .LBB1_29 jmp .LBB1_32 .LBB1_31: # in Loop: Header=BB1_29 Depth=1 movq stderr(%rip), %rdi cvtss2sd %xmm0, %xmm0 movl $.L.str.11, %esi movq %r15, %rdx movb $1, %al callq fprintf xorps %xmm0, %xmm0 cvtss2sd 52(%r15), %xmm0 movl $.L.str.11, %esi movq %r12, %rdi movq %r15, %rdx movb $1, %al callq fprintf movss .LCPI1_1(%rip), %xmm1 # xmm1 = mem[0],zero,zero,zero jmp .LBB1_30 .LBB1_32: # %._crit_edge147 movq %r12, %rdi callq fclose movq 80(%rsp), %rdi # 8-byte Reload testq %rdi, %rdi je .LBB1_39 # %bb.33: movl $.L.str.1, %esi callq fopen movq %rax, %rbx movl $.L.str.9, %edi movl $.L.str.1, %esi callq fopen movq %rax, %r15 xorl %r12d, %r12d .LBB1_34: # =>This Inner Loop Header: Depth=1 movq %rbx, %rdi callq feof testl %eax, %eax jne .LBB1_38 # %bb.35: # in Loop: Header=BB1_34 Depth=1 movq %r15, %rdi callq feof testl %eax, %eax jne .LBB1_38 # %bb.36: # in Loop: Header=BB1_34 Depth=1 movq %rbx, %rdi callq fgetc movl %eax, %ebp movq %r15, %rdi callq fgetc cmpl %eax, %ebp je .LBB1_34 # %bb.37: movl $1, %r12d .LBB1_38: # %.critedge movq %rbx, %rdi callq feof movl %eax, %ebp movq %r15, %rdi callq feof xorl %ebp, %eax orl %r12d, %eax movl $.Lstr.2, %eax movl $.Lstr.3, %edi cmoveq %rax, %rdi callq puts@PLT movq %rbx, %rdi callq fclose movq %r15, %rdi callq fclose .LBB1_39: movq 8(%rsp), %rdi # 8-byte Reload callq free movq 72(%rsp), %rdi # 8-byte Reload callq fclose xorl %eax, %eax addq $735160, %rsp # imm = 0xB37B8 .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB1_40: .cfi_def_cfa_offset 735216 movl $.L.str.7, %edi callq perror jmp .LBB1_43 .LBB1_41: movq stderr(%rip), %rcx movl $.L.str.5, %edi movl $23, %esi .LBB1_42: movl $1, %edx callq fwrite@PLT .LBB1_43: xorl %edi, %edi callq exit .LBB1_44: movl $.Lstr.4, %edi jmp .LBB1_46 .LBB1_45: movl $.Lstr.1, %edi .LBB1_46: callq puts@PLT movl $1, %edi callq exit .LBB1_47: movq stderr(%rip), %rcx movl $.L.str, %edi movl $25, %esi movl $1, %edx callq fwrite@PLT movl $-1, %edi callq exit .LBB1_48: movq stderr(%rip), %rcx movl $.L.str.3, %edi movl $22, %esi jmp .LBB1_42 .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z6euclidPcffPfiii, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z6euclidPcffPfiii,@object # @_Z6euclidPcffPfiii .section .rodata,"a",@progbits .globl _Z6euclidPcffPfiii .p2align 3, 0x0 _Z6euclidPcffPfiii: .quad _Z21__device_stub__euclidPcffPfiii .size _Z6euclidPcffPfiii, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "Invalid set of arguments\n" .size .L.str, 26 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "r" .size .L.str.1, 2 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "no room for neighbors\n" .size .L.str.3, 23 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz "%s\n" .size .L.str.4, 4 .type .L.str.5,@object # @.str.5 .L.str.5: .asciz "error reading filelist\n" .size .L.str.5, 24 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz "Error" .size .L.str.7, 6 .type .L.str.8,@object # @.str.8 .L.str.8: .asciz "The %d nearest neighbors are:\n" .size .L.str.8, 31 .type .L.str.9,@object # @.str.9 .L.str.9: .asciz "result.txt" .size .L.str.9, 11 .type .L.str.10,@object # @.str.10 .L.str.10: .asciz "w" .size .L.str.10, 2 .type .L.str.11,@object # @.str.11 .L.str.11: .asciz "%s --> %f\n" .size .L.str.11, 11 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z6euclidPcffPfiii" .size .L__unnamed_1, 19 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr.1,@object # @str.1 .section .rodata.str1.1,"aMS",@progbits,1 .Lstr.1: .asciz "error opening flist" .size .Lstr.1, 20 .type .Lstr.2,@object # @str.2 .Lstr.2: .asciz "\nPASSED" .size .Lstr.2, 8 .type .Lstr.3,@object # @str.3 .Lstr.3: .asciz "\nFAILED" .size .Lstr.3, 8 .type .Lstr.4,@object # @str.4 .Lstr.4: .asciz "error opening a db" .size .Lstr.4, 19 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z21__device_stub__euclidPcffPfiii .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z6euclidPcffPfiii .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z6euclidPcffPfiii ; -- Begin function _Z6euclidPcffPfiii .globl _Z6euclidPcffPfiii .p2align 8 .type _Z6euclidPcffPfiii,@function _Z6euclidPcffPfiii: ; @_Z6euclidPcffPfiii ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x34 s_load_b128 s[4:7], s[0:1], 0x18 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] s_mov_b32 s2, exec_lo v_cmpx_gt_i32_e64 s4, v1 s_cbranch_execz .LBB0_10 ; %bb.1: ; %.preheader58.preheader s_load_b64 s[2:3], s[0:1], 0x0 v_mad_u64_u32 v[2:3], null, v1, s5, s[6:7] s_mov_b64 s[4:5], 0 ; implicit-def: $vgpr12 ; implicit-def: $vgpr14 ; implicit-def: $vgpr11 ; implicit-def: $vgpr13 ; implicit-def: $vgpr3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v4, 31, v2 s_waitcnt lgkmcnt(0) v_add_co_u32 v5, vcc_lo, v2, s2 v_add_co_ci_u32_e64 v0, s2, s3, v4, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v8, s2, v5, -1 v_add_co_ci_u32_e64 v9, s2, -1, v0, s2 .LBB0_2: ; %.preheader58 ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v6, s2, v8, s4 v_add_co_ci_u32_e64 v7, s2, s5, v9, s2 v_and_b32_e32 v2, 0xff, v12 v_lshlrev_b16 v10, 8, v13 v_and_b32_e32 v3, 0xff, v3 global_load_u8 v0, v[6:7], off v_lshlrev_b16 v6, 8, v14 v_and_b32_e32 v7, 0xff, v11 s_lshl_b32 s2, s4, 3 v_and_b32_e32 v3, 0xffff, v3 s_lshl_b64 s[6:7], 0xff, s2 v_or_b32_e32 v2, v2, v6 v_or_b32_e32 v6, v7, v10 s_add_u32 s4, s4, 1 s_addc_u32 s5, s5, 0 s_cmp_eq_u32 s4, 5 v_and_b32_e32 v2, 0xffff, v2 v_lshlrev_b32_e32 v6, 16, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_or_b32_e32 v2, v2, v6 s_waitcnt vmcnt(0) v_perm_b32 v0, v0, v0, 0x4040404 v_bfi_b32 v3, s7, v0, v3 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_bfi_b32 v2, s6, v0, v2 v_lshrrev_b64 v[10:11], 24, v[2:3] v_lshrrev_b32_e32 v6, 16, v2 v_lshrrev_b32_e32 v7, 8, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_4) v_and_b32_e32 v0, 0xff, v6 v_lshlrev_b16 v10, 8, v10 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b16 v12, 8, v7 v_or_b32_e32 v11, v0, v10 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_and_b32_e32 v13, 0xffff, v12 v_and_b32_e32 v10, 0xff, v2 v_lshlrev_b32_e32 v14, 16, v11 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_or_b32_e32 v12, v10, v12 v_or_b32_e32 v15, v13, v14 v_lshrrev_b32_e32 v13, 24, v14 s_delay_alu instid0(VALU_DEP_2) v_lshrrev_b32_e32 v14, 8, v15 s_cbranch_scc0 .LBB0_2 ; %bb.3: ; %.preheader v_add_co_ci_u32_e32 v4, vcc_lo, s3, v4, vcc_lo v_add_co_u32 v11, vcc_lo, v5, 5 s_mov_b64 s[2:3], 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v12, vcc_lo, 0, v4, vcc_lo ; implicit-def: $vgpr16 ; implicit-def: $vgpr18 ; implicit-def: $vgpr14 ; implicit-def: $vgpr17 ; implicit-def: $vgpr5 .LBB0_4: ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v9, vcc_lo, s3, v12, vcc_lo v_and_b32_e32 v13, 0xff, v14 v_lshlrev_b16 v14, 8, v17 v_and_b32_e32 v5, 0xff, v5 global_load_u8 v4, v[8:9], off v_and_b32_e32 v8, 0xff, v16 v_lshlrev_b16 v9, 8, v18 s_lshl_b32 s4, s2, 3 v_and_b32_e32 v5, 0xffff, v5 s_lshl_b64 s[4:5], 0xff, s4 s_add_u32 s2, s2, 1 v_or_b32_e32 v8, v8, v9 v_or_b32_e32 v9, v13, v14 s_addc_u32 s3, s3, 0 s_cmp_eq_u32 s2, 5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v8, 0xffff, v8 v_lshlrev_b32_e32 v9, 16, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_or_b32_e32 v8, v8, v9 s_waitcnt vmcnt(0) v_perm_b32 v4, v4, v4, 0x4040404 v_bfi_b32 v5, s5, v4, v5 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_bfi_b32 v4, s4, v4, v8 v_lshrrev_b64 v[14:15], 24, v[4:5] v_lshrrev_b32_e32 v9, 16, v4 v_lshrrev_b32_e32 v13, 8, v4 v_and_b32_e32 v15, 0xff, v4 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_and_b32_e32 v8, 0xff, v9 v_lshlrev_b16 v14, 8, v14 v_lshlrev_b16 v16, 8, v13 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_or_b32_e32 v14, v8, v14 v_and_b32_e32 v17, 0xffff, v16 v_or_b32_e32 v16, v15, v16 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v18, 16, v14 v_or_b32_e32 v19, v17, v18 v_lshrrev_b32_e32 v17, 24, v18 s_delay_alu instid0(VALU_DEP_2) v_lshrrev_b32_e32 v18, 8, v19 s_cbranch_scc0 .LBB0_4 ; %bb.5: v_bfe_i32 v2, v2, 0, 8 s_movk_i32 s2, 0x64 v_cmp_ne_u16_e32 vcc_lo, 32, v10 s_mov_b32 s3, exec_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_i32_i24 v2, v2, s2, 0xffffed40 v_cvt_f32_i32_e32 v2, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_cndmask_b32 v2, 0, v2 :: v_dual_and_b32 v11, 0xff, v7 v_cmpx_ne_u16_e32 32, v11 ; %bb.6: v_bfe_i32 v7, v7, 0, 8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_i32_i24 v7, v7, 10, 0xfffffe20 v_cvt_f32_i32_e32 v7, v7 s_delay_alu instid0(VALU_DEP_1) v_add_f32_e32 v2, v2, v7 ; %bb.7: s_or_b32 exec_lo, exec_lo, s3 v_bfe_i32 v4, v4, 0, 8 v_cmp_ne_u16_e32 vcc_lo, 32, v15 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_i32_i24 v4, v4, s2, 0xffffed40 s_mov_b32 s2, exec_lo v_cvt_f32_i32_e32 v4, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_cndmask_b32 v4, 0, v4 :: v_dual_and_b32 v7, 0xff, v13 v_cmpx_ne_u16_e32 32, v7 ; %bb.8: v_bfe_i32 v7, v13, 0, 8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_i32_i24 v7, v7, 10, 0xfffffe20 v_cvt_f32_i32_e32 v7, v7 s_delay_alu instid0(VALU_DEP_1) v_add_f32_e32 v4, v4, v7 ; %bb.9: s_or_b32 exec_lo, exec_lo, s2 v_bfe_i32 v3, v3, 0, 8 v_bfe_i32 v5, v5, 0, 8 v_bfe_i32 v9, v9, 0, 8 s_load_b128 s[4:7], s[0:1], 0x8 v_cmp_ne_u16_e64 s0, 32, v8 v_subrev_nc_u32_e32 v3, 48, v3 v_subrev_nc_u32_e32 v5, 48, v5 v_subrev_nc_u32_e32 v9, 48, v9 v_bfe_i32 v6, v6, 0, 8 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_cvt_f32_i32_e32 v3, v3 v_cvt_f32_i32_e32 v5, v5 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_cvt_f32_i32_e32 v9, v9 v_subrev_nc_u32_e32 v6, 48, v6 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_div_scale_f32 v7, null, 0x41200000, 0x41200000, v3 v_div_scale_f32 v10, null, 0x41200000, 0x41200000, v5 v_div_scale_f32 v15, vcc_lo, v3, 0x41200000, v3 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_rcp_f32_e32 v11, v7 v_rcp_f32_e32 v12, v10 v_cndmask_b32_e64 v8, 0x80000000, v9, s0 v_cvt_f32_i32_e32 v6, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_add_f32_e32 v4, v8, v4 s_waitcnt_depctr 0xfff v_fma_f32 v13, -v7, v11, 1.0 v_fma_f32 v14, -v10, v12, 1.0 v_dual_fmac_f32 v11, v13, v11 :: v_dual_fmac_f32 v12, v14, v12 v_div_scale_f32 v13, s2, v5, 0x41200000, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_f32_e32 v14, v15, v11 v_mul_f32_e32 v16, v13, v12 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f32 v17, -v7, v14, v15 v_fma_f32 v18, -v10, v16, v13 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fmac_f32_e32 v14, v17, v11 v_fmac_f32_e32 v16, v18, v12 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f32 v7, -v7, v14, v15 v_fma_f32 v9, -v10, v16, v13 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_div_fmas_f32 v7, v7, v11, v14 s_mov_b32 vcc_lo, s2 v_div_fmas_f32 v9, v9, v12, v16 v_cmp_ne_u16_e32 vcc_lo, 32, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_div_fixup_f32 v5, v9, 0x41200000, v5 v_cndmask_b32_e32 v0, 0x80000000, v6, vcc_lo v_add_f32_e32 v0, v0, v2 v_div_fixup_f32 v2, v7, 0x41200000, v3 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f32_e32 v3, v5, v4 v_add_f32_e32 v0, v2, v0 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_subrev_f32_e32 v2, s5, v3 v_subrev_f32_e32 v0, s4, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v2, v2, v2 v_fmac_f32_e32 v2, v0, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_f32_e32 v0, 0x4f800000, v2 v_cmp_gt_f32_e32 vcc_lo, 0xf800000, v2 v_cndmask_b32_e32 v3, v2, v0, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_2) v_sqrt_f32_e32 v0, v3 s_waitcnt_depctr 0xfff v_add_nc_u32_e32 v2, -1, v0 v_add_nc_u32_e32 v4, 1, v0 v_fma_f32 v5, -v2, v0, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f32 v6, -v4, v0, v3 v_cmp_ge_f32_e64 s0, 0, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_cndmask_b32_e64 v0, v0, v2, s0 v_cmp_lt_f32_e64 s0, 0, v6 v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e64 v0, v0, v4, s0 v_mul_f32_e32 v4, 0x37800000, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_4) v_cndmask_b32_e32 v4, v0, v4, vcc_lo v_lshlrev_b64 v[0:1], 2, v[1:2] v_cmp_class_f32_e64 vcc_lo, v3, 0x260 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_cndmask_b32_e32 v2, v4, v3, vcc_lo v_add_co_u32 v0, vcc_lo, s6, v0 s_delay_alu instid0(VALU_DEP_4) v_add_co_ci_u32_e32 v1, vcc_lo, s7, v1, vcc_lo global_store_b32 v[0:1], v2, off .LBB0_10: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z6euclidPcffPfiii .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 296 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 20 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z6euclidPcffPfiii, .Lfunc_end0-_Z6euclidPcffPfiii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 1440 ; NumSgprs: 18 ; NumVgprs: 20 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 20 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value - .offset: 12 .size: 4 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: by_value - .offset: 40 .size: 4 .value_kind: hidden_block_count_x - .offset: 44 .size: 4 .value_kind: hidden_block_count_y - .offset: 48 .size: 4 .value_kind: hidden_block_count_z - .offset: 52 .size: 2 .value_kind: hidden_group_size_x - .offset: 54 .size: 2 .value_kind: hidden_group_size_y - .offset: 56 .size: 2 .value_kind: hidden_group_size_z - .offset: 58 .size: 2 .value_kind: hidden_remainder_x - .offset: 60 .size: 2 .value_kind: hidden_remainder_y - .offset: 62 .size: 2 .value_kind: hidden_remainder_z - .offset: 80 .size: 8 .value_kind: hidden_global_offset_x - .offset: 88 .size: 8 .value_kind: hidden_global_offset_y - .offset: 96 .size: 8 .value_kind: hidden_global_offset_z - .offset: 104 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 296 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z6euclidPcffPfiii .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z6euclidPcffPfiii.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 20 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
dd26e2a270862e9bf8830a71fccd378d5a016fed
/** * Author: Zachariah Bryant * Description: Pre-generates a thermalized lattice configuration for later use. */ // ******************** // * Headers * // ******************** #include <sys/stat.h> #include <iostream> #include <stdio.h> #include <stdlib.h> #include <fstream> #include <string> #include "./Headers/Complex.cuh" #include "./Headers/LattiCuda.cuh" using namespace std; // ************************************ // * Definition of Variables * // ************************************ #define LATTSIZE 16 #define BETA 5.7 #define THERMAL 1000 // ************************** // * Main Function * // ************************** int main() { LattiCuda model(LATTSIZE, BETA); for(int i = 0; i < THERMAL; i++){ model.equilibrate(); } model.save(); return 0; }
.file "tmpxft_0031e9f1_00000000-6_genconfig.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB3781: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE3781: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB3778: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA3778 endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movl $16, %esi movl $1000, %ebp pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 subq $56, %rsp .cfi_def_cfa_offset 80 movsd .LC0(%rip), %xmm0 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax movq %rsp, %rbx movq %rbx, %rdi .LEHB0: call _ZN9LattiCudaC1Eid@PLT .LEHE0: .L3: movq %rbx, %rdi .LEHB1: call _ZN9LattiCuda11equilibrateEv@PLT decl %ebp jne .L3 movq %rbx, %rdi call _ZN9LattiCuda4saveEv@PLT .LEHE1: movq %rbx, %rdi call _ZN9LattiCudaD1Ev@PLT movq 40(%rsp), %rax subq %fs:40, %rax je .L6 jmp .L9 .L7: endbr64 movq %rax, %rbp .L4: movq %rbx, %rdi call _ZN9LattiCudaD1Ev@PLT movq 40(%rsp), %rax subq %fs:40, %rax jne .L9 movq %rbp, %rdi .LEHB2: call _Unwind_Resume@PLT .LEHE2: .L9: call __stack_chk_fail@PLT .L6: addq $56, %rsp .cfi_def_cfa_offset 24 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3778: .globl __gxx_personality_v0 .section .gcc_except_table,"a",@progbits .LLSDA3778: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE3778-.LLSDACSB3778 .LLSDACSB3778: .uleb128 .LEHB0-.LFB3778 .uleb128 .LEHE0-.LEHB0 .uleb128 0 .uleb128 0 .uleb128 .LEHB1-.LFB3778 .uleb128 .LEHE1-.LEHB1 .uleb128 .L7-.LFB3778 .uleb128 0 .uleb128 .LEHB2-.LFB3778 .uleb128 .LEHE2-.LEHB2 .uleb128 0 .uleb128 0 .LLSDACSE3778: .section .text.startup .size main, .-main .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB3804: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT movq %rax, %rdi movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE3804: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC0: .long -858993459 .long 1075236044 .hidden DW.ref.__gxx_personality_v0 .weak DW.ref.__gxx_personality_v0 .section .data.rel.local.DW.ref.__gxx_personality_v0,"awG",@progbits,DW.ref.__gxx_personality_v0,comdat .align 8 .type DW.ref.__gxx_personality_v0, @object .size DW.ref.__gxx_personality_v0, 8 DW.ref.__gxx_personality_v0: .quad __gxx_personality_v0 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89
/** * Author: Zachariah Bryant * Description: Pre-generates a thermalized lattice configuration for later use. */ // ******************** // * Headers * // ******************** #include <hip/hip_runtime.h> #include <sys/stat.h> #include <iostream> #include <stdio.h> #include <stdlib.h> #include <fstream> #include <string> #include "./Headers/Complex.cuh" #include "./Headers/LattiCuda.cuh" using namespace std; // ************************************ // * Definition of Variables * // ************************************ #define LATTSIZE 16 #define BETA 5.7 #define THERMAL 1000 // ************************** // * Main Function * // ************************** int main() { LattiCuda model(LATTSIZE, BETA); for(int i = 0; i < THERMAL; i++){ model.equilibrate(); } model.save(); return 0; }
.text .file "genconfig.hip" # Start of file scope inline assembly .globl _ZSt21ios_base_library_initv # End of file scope inline assembly .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function main .LCPI0_0: .quad 0x4016cccccccccccd # double 5.7000000000000002 .text .globl main .type main,@function main: # @main .Lfunc_begin0: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception0 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 subq $40, %rsp .cfi_def_cfa_offset 64 .cfi_offset %rbx, -24 .cfi_offset %rbp, -16 movq %rsp, %rbx movsd .LCPI0_0(%rip), %xmm0 # xmm0 = mem[0],zero movq %rbx, %rdi movl $16, %esi callq _ZN9LattiCudaC1Eid movl $1000, %ebp # imm = 0x3E8 .LBB0_1: # =>This Inner Loop Header: Depth=1 .Ltmp0: movq %rbx, %rdi callq _ZN9LattiCuda11equilibrateEv .Ltmp1: # %bb.2: # in Loop: Header=BB0_1 Depth=1 decl %ebp jne .LBB0_1 # %bb.3: .Ltmp3: movq %rsp, %rdi callq _ZN9LattiCuda4saveEv .Ltmp4: # %bb.4: movq %rsp, %rdi callq _ZN9LattiCudaD1Ev xorl %eax, %eax addq $40, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB0_5: .cfi_def_cfa_offset 64 .Ltmp5: jmp .LBB0_6 .LBB0_7: .Ltmp2: .LBB0_6: movq %rax, %rbx movq %rsp, %rdi callq _ZN9LattiCudaD1Ev movq %rbx, %rdi callq _Unwind_Resume@PLT .Lfunc_end0: .size main, .Lfunc_end0-main .cfi_endproc .section .gcc_except_table,"a",@progbits .p2align 2, 0x0 GCC_except_table0: .Lexception0: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end0-.Lcst_begin0 .Lcst_begin0: .uleb128 .Lfunc_begin0-.Lfunc_begin0 # >> Call Site 1 << .uleb128 .Ltmp0-.Lfunc_begin0 # Call between .Lfunc_begin0 and .Ltmp0 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp0-.Lfunc_begin0 # >> Call Site 2 << .uleb128 .Ltmp1-.Ltmp0 # Call between .Ltmp0 and .Ltmp1 .uleb128 .Ltmp2-.Lfunc_begin0 # jumps to .Ltmp2 .byte 0 # On action: cleanup .uleb128 .Ltmp3-.Lfunc_begin0 # >> Call Site 3 << .uleb128 .Ltmp4-.Ltmp3 # Call between .Ltmp3 and .Ltmp4 .uleb128 .Ltmp5-.Lfunc_begin0 # jumps to .Ltmp5 .byte 0 # On action: cleanup .uleb128 .Ltmp4-.Lfunc_begin0 # >> Call Site 4 << .uleb128 .Lfunc_end0-.Ltmp4 # Call between .Ltmp4 and .Lfunc_end0 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end0: .p2align 2, 0x0 # -- End function .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __gxx_personality_v0 .addrsig_sym _Unwind_Resume .addrsig_sym __hip_cuid_
.text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .amdgpu_metadata --- amdhsa.kernels: [] amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
79c74f2a93d3b5e8a47e05915cf52bc62d6424dd
#include <stdio.h> #include <stdlib.h> #include <curand_kernel.h> // CURAND lib header file #define TRIALS_PER_THREAD 1024 // Set the value for global variables #define BLOCKS 256 #define THREADS 512 #define PI 3.1415926535 // Known value of pi, to calculate error __global__ void pi_mc(float *estimate, curandState *states){ unsigned int tid = threadIdx.x + blockDim.x * blockIdx.x; int points_in_circle = 0; float x, y; // Initialize CURAND curand_init(tid, 0, 0, &states[tid]); for(int i = 0; i < TRIALS_PER_THREAD; i++){ x = curand_uniform(&states[tid]); y = curand_uniform(&states[tid]); // Count if x & y is in the circle points_in_circle += (x*x + y*y <= 1.0f); } estimate[tid] = 4.0f * points_in_circle / (float) TRIALS_PER_THREAD; } int main(int argc, char *argv[]){ float host[BLOCKS * THREADS]; float *dev; curandState *devStates; // Allocate memory on GPU cudaMalloc((void **) &dev, BLOCKS * THREADS * sizeof(float)); cudaMalloc((void **) &devStates, BLOCKS * THREADS * sizeof(curandState)); // Invoke the kernel pi_mc<<<BLOCKS, THREADS>>>(dev, devStates); // Copy from device back to host cudaMemcpy(host, dev, BLOCKS * THREADS * sizeof(float), cudaMemcpyDeviceToHost); // Free the memory on GPU cudaFree(dev); cudaFree(devStates); // Get the average estimate pi value among all blocks and threads, and calculate error float pi_gpu = 0.0; for(int i = 0; i < BLOCKS * THREADS; i++){ pi_gpu += host[i]; } pi_gpu /= (BLOCKS * THREADS); printf("Trials per thread is: %d, number of blocks is: %d, number of threads is: %d\n", TRIALS_PER_THREAD, BLOCKS, THREADS); printf("CUDA estimate of PI = %f [error of %f]\n", pi_gpu, pi_gpu - PI); return 0; }
.file "tmpxft_002a80b6_00000000-6_cuda_monte_carlo_pi.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2244: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2244: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z44__device_stub__Z5pi_mcPfP17curandStateXORWOWPfP17curandStateXORWOW .type _Z44__device_stub__Z5pi_mcPfP17curandStateXORWOWPfP17curandStateXORWOW, @function _Z44__device_stub__Z5pi_mcPfP17curandStateXORWOWPfP17curandStateXORWOW: .LFB2266: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movq %rsi, (%rsp) leaq 40(%rsp), %rdi leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z5pi_mcPfP17curandStateXORWOW(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L2: movq 104(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2266: .size _Z44__device_stub__Z5pi_mcPfP17curandStateXORWOWPfP17curandStateXORWOW, .-_Z44__device_stub__Z5pi_mcPfP17curandStateXORWOWPfP17curandStateXORWOW .globl _Z5pi_mcPfP17curandStateXORWOW .type _Z5pi_mcPfP17curandStateXORWOW, @function _Z5pi_mcPfP17curandStateXORWOW: .LFB2267: .cfi_startproc endbr64 jmp _Z44__device_stub__Z5pi_mcPfP17curandStateXORWOWPfP17curandStateXORWOW .cfi_endproc .LFE2267: .size _Z5pi_mcPfP17curandStateXORWOW, .-_Z5pi_mcPfP17curandStateXORWOW .section .rodata.str1.1,"aMS",@progbits,1 .LC2: .string "Trials per thread is: %d, number of blocks is: %d, number of threads is: %d\n" .LC4: .string "CUDA estimate of PI = %f [error of %f]\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2241: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq -524288(%rsp), %r11 .cfi_def_cfa 11, 524304 .LPSRL0: subq $4096, %rsp orq $0, (%rsp) cmpq %r11, %rsp jne .LPSRL0 .cfi_def_cfa_register 7 subq $64, %rsp .cfi_def_cfa_offset 524368 movl $524288, %esi movq %fs:40, %rax movq %rax, 524344(%rsp) xorl %eax, %eax leaq 16(%rsp), %rdi call cudaMalloc@PLT leaq 24(%rsp), %rdi movl $6291456, %esi call cudaMalloc@PLT movl $8388609, %edx xorl %r9d, %r9d xorl %r8d, %r8d movl $16777217, %edi salq $9, %rdx movl $1, %ecx movl $1, %esi salq $8, %rdi movq %rdx, 44(%rsp) movl $1, 52(%rsp) movq %rdi, 32(%rsp) movl $1, 40(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L9 movq 24(%rsp), %rsi movq 16(%rsp), %rdi call _Z44__device_stub__Z5pi_mcPfP17curandStateXORWOWPfP17curandStateXORWOW .L9: movq 16(%rsp), %rsi leaq 56(%rsp), %rbx movl $2, %ecx movl $524288, %edx movq %rbx, %rdi call cudaMemcpy@PLT movq 16(%rsp), %rdi call cudaFree@PLT movq 24(%rsp), %rdi call cudaFree@PLT xorl %eax, %eax xorps %xmm0, %xmm0 .L10: addss (%rbx,%rax,4), %xmm0 incq %rax cmpq $131072, %rax jne .L10 mulss .LC1(%rip), %xmm0 leaq .LC2(%rip), %rsi movl $2, %edi xorl %eax, %eax movl $512, %r8d movl $256, %ecx movl $1024, %edx movss %xmm0, 12(%rsp) call __printf_chk@PLT movss 12(%rsp), %xmm0 leaq .LC4(%rip), %rsi movb $2, %al movl $2, %edi cvtss2sd %xmm0, %xmm0 movaps %xmm0, %xmm1 subsd .LC3(%rip), %xmm1 call __printf_chk@PLT movq 524344(%rsp), %rax subq %fs:40, %rax je .L11 call __stack_chk_fail@PLT .L11: addq $524352, %rsp .cfi_def_cfa_offset 16 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2241: .size main, .-main .section .rodata.str1.1 .LC5: .string "_Z5pi_mcPfP17curandStateXORWOW" .LC6: .string "precalc_xorwow_matrix" .LC7: .string "precalc_xorwow_offset_matrix" .LC8: .string "mrg32k3aM1" .LC9: .string "mrg32k3aM2" .LC10: .string "mrg32k3aM1SubSeq" .LC11: .string "mrg32k3aM2SubSeq" .LC12: .string "mrg32k3aM1Seq" .LC13: .string "mrg32k3aM2Seq" .LC14: .string "__cr_lgamma_table" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2269: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC5(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z5pi_mcPfP17curandStateXORWOW(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r8d, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC6(%rip), %rdx movl $102400, %r9d leaq _ZL21precalc_xorwow_matrix(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC7(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $102400, %r9d leaq _ZL28precalc_xorwow_offset_matrix(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC8(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $2304, %r9d leaq _ZL10mrg32k3aM1(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC9(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $2304, %r9d leaq _ZL10mrg32k3aM2(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC10(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $2016, %r9d leaq _ZL16mrg32k3aM1SubSeq(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC11(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $2016, %r9d leaq _ZL16mrg32k3aM2SubSeq(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC12(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $2304, %r9d leaq _ZL13mrg32k3aM1Seq(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC13(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $2304, %r9d leaq _ZL13mrg32k3aM2Seq(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $1 .cfi_def_cfa_offset 32 leaq .LC14(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movl $72, %r9d movq %rdx, %rcx leaq _ZL17__cr_lgamma_table(%rip), %rsi call __cudaRegisterVar@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2269: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .local _ZL17__cr_lgamma_table .comm _ZL17__cr_lgamma_table,72,32 .local _ZL13mrg32k3aM2Seq .comm _ZL13mrg32k3aM2Seq,2304,32 .local _ZL13mrg32k3aM1Seq .comm _ZL13mrg32k3aM1Seq,2304,32 .local _ZL16mrg32k3aM2SubSeq .comm _ZL16mrg32k3aM2SubSeq,2016,32 .local _ZL16mrg32k3aM1SubSeq .comm _ZL16mrg32k3aM1SubSeq,2016,32 .local _ZL10mrg32k3aM2 .comm _ZL10mrg32k3aM2,2304,32 .local _ZL10mrg32k3aM1 .comm _ZL10mrg32k3aM1,2304,32 .local _ZL28precalc_xorwow_offset_matrix .comm _ZL28precalc_xorwow_offset_matrix,102400,32 .local _ZL21precalc_xorwow_matrix .comm _ZL21precalc_xorwow_matrix,102400,32 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC1: .long 922746880 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC3: .long 1413551940 .long 1074340347 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z5pi_mcPfP17curandStateXORWOW .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e220000002500 */ /*0020*/ IMAD.MOV.U32 R9, RZ, RZ, -0x75bd8fc ; /* 0xf8a42704ff097424 */ /* 0x000fe200078e00ff */ /*0030*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fe20000000a00 */ /*0040*/ IMAD.MOV.U32 R12, RZ, RZ, -0x23270784 ; /* 0xdcd8f87cff0c7424 */ /* 0x000fe200078e00ff */ /*0050*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e220000002100 */ /*0060*/ IMAD.MOV.U32 R7, RZ, RZ, RZ ; /* 0x000000ffff077224 */ /* 0x000fe200078e00ff */ /*0070*/ UMOV UR4, 0x400 ; /* 0x0000040000047882 */ /* 0x000fe20000000000 */ /*0080*/ IMAD.MOV.U32 R5, RZ, RZ, -0x75bd8fc ; /* 0xf8a42704ff057424 */ /* 0x000fe400078e00ff */ /*0090*/ IMAD.MOV.U32 R6, RZ, RZ, -0x23270784 ; /* 0xdcd8f87cff067424 */ /* 0x000fe400078e00ff */ /*00a0*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x001fc400078e0203 */ /*00b0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x30 ; /* 0x00000030ff037424 */ /* 0x000fc600078e00ff */ /*00c0*/ LOP3.LUT R14, R0.reuse, 0xaad26b49, RZ, 0x3c, !PT ; /* 0xaad26b49000e7812 */ /* 0x040fe200078e3cff */ /*00d0*/ IMAD.WIDE.U32 R2, R0, R3, c[0x0][0x168] ; /* 0x00005a0000027625 */ /* 0x000fc800078e0003 */ /*00e0*/ IMAD R14, R14, 0x4182bed5, RZ ; /* 0x4182bed50e0e7824 */ /* 0x000fe200078e02ff */ /*00f0*/ STG.E.64 [R2.64+0x18], RZ ; /* 0x000018ff02007986 */ /* 0x0001e6000c101b06 */ /*0100*/ IMAD.MOV.U32 R16, RZ, RZ, R14 ; /* 0x000000ffff107224 */ /* 0x000fe200078e000e */ /*0110*/ IADD3 R11, R14.reuse, 0x75bcd15, RZ ; /* 0x075bcd150e0b7810 */ /* 0x040fe20007ffe0ff */ /*0120*/ STG.E [R2.64+0x20], RZ ; /* 0x000020ff02007986 */ /* 0x0001e2000c101906 */ /*0130*/ IADD3 R10, R14.reuse, -0x260923e8, RZ ; /* 0xd9f6dc180e0a7810 */ /* 0x040fe40007ffe0ff */ /*0140*/ LOP3.LUT R8, R14.reuse, 0x159a55e5, RZ, 0x3c, !PT ; /* 0x159a55e50e087812 */ /* 0x040fe200078e3cff */ /*0150*/ STG.E.64 [R2.64+0x28], RZ ; /* 0x000028ff02007986 */ /* 0x0001e2000c101b06 */ /*0160*/ IADD3 R13, R14, 0x583f19, RZ ; /* 0x00583f190e0d7810 */ /* 0x000fc40007ffe0ff */ /*0170*/ IADD3 R4, R14, -0x25dce5c0, RZ ; /* 0xda231a400e047810 */ /* 0x000fe20007ffe0ff */ /*0180*/ STG.E.64 [R2.64], R10 ; /* 0x0000000a02007986 */ /* 0x0001e8000c101b06 */ /*0190*/ STG.E.64 [R2.64+0x8], R8 ; /* 0x0000080802007986 */ /* 0x0001e8000c101b06 */ /*01a0*/ STG.E.64 [R2.64+0x10], R12 ; /* 0x0000100c02007986 */ /* 0x0001e4000c101b06 */ /*01b0*/ SHF.R.U32.HI R10, RZ, 0x2, R11 ; /* 0x00000002ff0a7819 */ /* 0x001fe2000001160b */ /*01c0*/ IMAD.SHL.U32 R12, R13, 0x10, RZ ; /* 0x000000100d0c7824 */ /* 0x000fe200078e00ff */ /*01d0*/ SHF.R.U32.HI R18, RZ, 0x2, R5 ; /* 0x00000002ff127819 */ /* 0x000fe20000011605 */ /*01e0*/ UIADD3 UR4, UR4, -0x4, URZ ; /* 0xfffffffc04047890 */ /* 0x000fe2000fffe03f */ /*01f0*/ LOP3.LUT R10, R10, R11, RZ, 0x3c, !PT ; /* 0x0000000b0a0a7212 */ /* 0x000fc400078e3cff */ /*0200*/ SHF.R.U32.HI R11, RZ, 0x2, R8 ; /* 0x00000002ff0b7819 */ /* 0x000fe40000011608 */ /*0210*/ LOP3.LUT R18, R18, R5, RZ, 0x3c, !PT ; /* 0x0000000512127212 */ /* 0x000fe200078e3cff */ /*0220*/ IMAD.SHL.U32 R9, R10, 0x2, RZ ; /* 0x000000020a097824 */ /* 0x000fe200078e00ff */ /*0230*/ LOP3.LUT R8, R11, R8, RZ, 0x3c, !PT ; /* 0x000000080b087212 */ /* 0x000fe400078e3cff */ /*0240*/ SHF.R.U32.HI R11, RZ, 0x2, R6 ; /* 0x00000002ff0b7819 */ /* 0x000fe40000011606 */ /*0250*/ LOP3.LUT R9, R13, R9, R10, 0x96, !PT ; /* 0x000000090d097212 */ /* 0x000fe200078e960a */ /*0260*/ IMAD.SHL.U32 R10, R8, 0x2, RZ ; /* 0x00000002080a7824 */ /* 0x000fe200078e00ff */ /*0270*/ LOP3.LUT R6, R11, R6, RZ, 0x3c, !PT ; /* 0x000000060b067212 */ /* 0x000fc400078e3cff */ /*0280*/ LOP3.LUT R9, R9, R12, RZ, 0x3c, !PT ; /* 0x0000000c09097212 */ /* 0x000fc800078e3cff */ /*0290*/ LOP3.LUT R10, R9.reuse, R10, R8, 0x96, !PT ; /* 0x0000000a090a7212 */ /* 0x040fe200078e9608 */ /*02a0*/ IMAD.SHL.U32 R5, R9, 0x10, RZ ; /* 0x0000001009057824 */ /* 0x000fe400078e00ff */ /*02b0*/ IMAD.SHL.U32 R8, R18, 0x2, RZ ; /* 0x0000000212087824 */ /* 0x000fc600078e00ff */ /*02c0*/ LOP3.LUT R17, R10, R5, RZ, 0x3c, !PT ; /* 0x000000050a117212 */ /* 0x000fe200078e3cff */ /*02d0*/ IMAD.SHL.U32 R5, R6, 0x2, RZ ; /* 0x0000000206057824 */ /* 0x000fe200078e00ff */ /*02e0*/ SHF.R.U32.HI R10, RZ, 0x2, R13 ; /* 0x00000002ff0a7819 */ /* 0x000fe4000001160d */ /*02f0*/ LOP3.LUT R8, R17.reuse, R8, R18, 0x96, !PT ; /* 0x0000000811087212 */ /* 0x040fe200078e9612 */ /*0300*/ IMAD.SHL.U32 R15, R17, 0x10, RZ ; /* 0x00000010110f7824 */ /* 0x000fe200078e00ff */ /*0310*/ LOP3.LUT R10, R10, R13, RZ, 0x3c, !PT ; /* 0x0000000d0a0a7212 */ /* 0x000fc800078e3cff */ /*0320*/ LOP3.LUT R15, R8, R15, RZ, 0x3c, !PT ; /* 0x0000000f080f7212 */ /* 0x000fe400078e3cff */ /*0330*/ SHF.R.U32.HI R8, RZ, 0x2, R9.reuse ; /* 0x00000002ff087819 */ /* 0x100fe40000011609 */ /*0340*/ LOP3.LUT R6, R15.reuse, R5, R6, 0x96, !PT ; /* 0x000000050f067212 */ /* 0x040fe200078e9606 */ /*0350*/ IMAD.SHL.U32 R11, R15, 0x10, RZ ; /* 0x000000100f0b7824 */ /* 0x000fe200078e00ff */ /*0360*/ LOP3.LUT R13, R8, R9, RZ, 0x3c, !PT ; /* 0x00000009080d7212 */ /* 0x000fe200078e3cff */ /*0370*/ IMAD.SHL.U32 R5, R10, 0x2, RZ ; /* 0x000000020a057824 */ /* 0x000fe200078e00ff */ /*0380*/ IADD3 R9, R16, -0x26039c23, R9 ; /* 0xd9fc63dd10097810 */ /* 0x000fe40007ffe009 */ /*0390*/ LOP3.LUT R11, R6, R11, RZ, 0x3c, !PT ; /* 0x0000000b060b7212 */ /* 0x000fe200078e3cff */ /*03a0*/ IMAD.SHL.U32 R6, R13, 0x2, RZ ; /* 0x000000020d067824 */ /* 0x000fe200078e00ff */ /*03b0*/ I2FP.F32.U32 R9, R9 ; /* 0x0000000900097245 */ /* 0x000fc40000201000 */ /*03c0*/ LOP3.LUT R5, R11.reuse, R5, R10, 0x96, !PT ; /* 0x000000050b057212 */ /* 0x040fe200078e960a */ /*03d0*/ IMAD.SHL.U32 R8, R11, 0x10, RZ ; /* 0x000000100b087824 */ /* 0x000fe200078e00ff */ /*03e0*/ SHF.R.U32.HI R10, RZ, 0x2, R17 ; /* 0x00000002ff0a7819 */ /* 0x000fc80000011611 */ /*03f0*/ LOP3.LUT R8, R5, R8, RZ, 0x3c, !PT ; /* 0x0000000805087212 */ /* 0x000fe400078e3cff */ /*0400*/ LOP3.LUT R12, R10, R17, RZ, 0x3c, !PT ; /* 0x000000110a0c7212 */ /* 0x000fe200078e3cff */ /*0410*/ IMAD.MOV.U32 R10, RZ, RZ, 0x2f800000 ; /* 0x2f800000ff0a7424 */ /* 0x000fe200078e00ff */ /*0420*/ LOP3.LUT R6, R8.reuse, R6, R13, 0x96, !PT ; /* 0x0000000608067212 */ /* 0x040fe200078e960d */ /*0430*/ IMAD.SHL.U32 R5, R8, 0x10, RZ ; /* 0x0000001008057824 */ /* 0x000fe200078e00ff */ /*0440*/ IADD3 R17, R16, -0x25fe145e, R17 ; /* 0xda01eba210117810 */ /* 0x000fe20007ffe011 */ /*0450*/ IMAD.SHL.U32 R13, R12, 0x2, RZ ; /* 0x000000020c0d7824 */ /* 0x000fe200078e00ff */ /*0460*/ FFMA R9, R9, R10, 1.1641532182693481445e-10 ; /* 0x2f00000009097423 */ /* 0x000fe4000000000a */ /*0470*/ LOP3.LUT R5, R6, R5, RZ, 0x3c, !PT ; /* 0x0000000506057212 */ /* 0x000fc400078e3cff */ /*0480*/ I2FP.F32.U32 R17, R17 ; /* 0x0000001100117245 */ /* 0x000fe40000201000 */ /*0490*/ LOP3.LUT R13, R5.reuse, R13, R12, 0x96, !PT ; /* 0x0000000d050d7212 */ /* 0x040fe200078e960c */ /*04a0*/ IMAD.SHL.U32 R6, R5, 0x10, RZ ; /* 0x0000001005067824 */ /* 0x000fe200078e00ff */ /*04b0*/ SHF.R.U32.HI R12, RZ, 0x2, R15 ; /* 0x00000002ff0c7819 */ /* 0x000fe2000001160f */ /*04c0*/ FFMA R17, R17, R10, 1.1641532182693481445e-10 ; /* 0x2f00000011117423 */ /* 0x000fc6000000000a */ /*04d0*/ LOP3.LUT R19, R12, R15, RZ, 0x3c, !PT ; /* 0x0000000f0c137212 */ /* 0x000fe200078e3cff */ /*04e0*/ FMUL R12, R17, R17 ; /* 0x00000011110c7220 */ /* 0x000fe20000400000 */ /*04f0*/ LOP3.LUT R6, R13, R6, RZ, 0x3c, !PT ; /* 0x000000060d067212 */ /* 0x000fe400078e3cff */ /*0500*/ IADD3 R13, R16.reuse, -0x25f304d4, R11 ; /* 0xda0cfb2c100d7810 */ /* 0x040fe20007ffe00b */ /*0510*/ IMAD.SHL.U32 R17, R19, 0x2, RZ ; /* 0x0000000213117824 */ /* 0x000fe200078e00ff */ /*0520*/ IADD3 R15, R16, -0x25f88c99, R15 ; /* 0xda077367100f7810 */ /* 0x000fe20007ffe00f */ /*0530*/ FFMA R12, R9, R9, R12 ; /* 0x00000009090c7223 */ /* 0x000fe2000000000c */ /*0540*/ I2FP.F32.U32 R13, R13 ; /* 0x0000000d000d7245 */ /* 0x000fe40000201000 */ /*0550*/ LOP3.LUT R20, R6.reuse, R17, R19, 0x96, !PT ; /* 0x0000001106147212 */ /* 0x040fe200078e9613 */ /*0560*/ IMAD.SHL.U32 R19, R6, 0x10, RZ ; /* 0x0000001006137824 */ /* 0x000fe200078e00ff */ /*0570*/ IADD3 R17, R4, -0xb0f8a, R5 ; /* 0xfff4f07604117810 */ /* 0x000fe20007ffe005 */ /*0580*/ FFMA R13, R13, R10, 1.1641532182693481445e-10 ; /* 0x2f0000000d0d7423 */ /* 0x000fe2000000000a */ /*0590*/ I2FP.F32.U32 R15, R15 ; /* 0x0000000f000f7245 */ /* 0x000fc40000201000 */ /*05a0*/ IADD3 R9, R4, -0x10974f, R8 ; /* 0xffef68b104097810 */ /* 0x000fe20007ffe008 */ /*05b0*/ FMUL R18, R13, R13 ; /* 0x0000000d0d127220 */ /* 0x000fe20000400000 */ /*05c0*/ I2FP.F32.U32 R17, R17 ; /* 0x0000001100117245 */ /* 0x000fe20000201000 */ /*05d0*/ FFMA R15, R15, R10.reuse, 1.1641532182693481445e-10 ; /* 0x2f0000000f0f7423 */ /* 0x080fe2000000000a */ /*05e0*/ I2FP.F32.U32 R9, R9 ; /* 0x0000000900097245 */ /* 0x000fe40000201000 */ /*05f0*/ FSETP.GTU.AND P0, PT, R12, 1, PT ; /* 0x3f8000000c00780b */ /* 0x000fe20003f0c000 */ /*0600*/ FFMA R17, R17, R10.reuse, 1.1641532182693481445e-10 ; /* 0x2f00000011117423 */ /* 0x080fe2000000000a */ /*0610*/ LOP3.LUT R13, R20, R19, RZ, 0x3c, !PT ; /* 0x00000013140d7212 */ /* 0x000fe200078e3cff */ /*0620*/ FFMA R18, R15, R15, R18 ; /* 0x0000000f0f127223 */ /* 0x000fe20000000012 */ /*0630*/ FFMA R9, R9, R10, 1.1641532182693481445e-10 ; /* 0x2f00000009097423 */ /* 0x000fe2000000000a */ /*0640*/ FMUL R12, R17, R17 ; /* 0x00000011110c7220 */ /* 0x000fe20000400000 */ /*0650*/ IADD3 R15, R4, -0x587c5, R6 ; /* 0xfffa783b040f7810 */ /* 0x000fe20007ffe006 */ /*0660*/ IMAD.IADD R19, R13, 0x1, R4 ; /* 0x000000010d137824 */ /* 0x000fe200078e0204 */ /*0670*/ FSETP.GTU.AND P1, PT, R18, 1, PT ; /* 0x3f8000001200780b */ /* 0x000fe20003f2c000 */ /*0680*/ FFMA R12, R9, R9, R12 ; /* 0x00000009090c7223 */ /* 0x000fe2000000000c */ /*0690*/ IADD3 R17, R7, 0x1, RZ ; /* 0x0000000107117810 */ /* 0x000fc40007ffe0ff */ /*06a0*/ I2FP.F32.U32 R19, R19 ; /* 0x0000001300137245 */ /* 0x000fe20000201000 */ /*06b0*/ @P0 IMAD.MOV R17, RZ, RZ, R7 ; /* 0x000000ffff110224 */ /* 0x000fe200078e0207 */ /*06c0*/ FSETP.GTU.AND P0, PT, R12, 1, PT ; /* 0x3f8000000c00780b */ /* 0x000fe40003f0c000 */ /*06d0*/ I2FP.F32.U32 R15, R15 ; /* 0x0000000f000f7245 */ /* 0x000fe20000201000 */ /*06e0*/ FFMA R19, R19, R10.reuse, 1.1641532182693481445e-10 ; /* 0x2f00000013137423 */ /* 0x080fe2000000000a */ /*06f0*/ IADD3 R7, R17, 0x1, RZ ; /* 0x0000000111077810 */ /* 0x000fe40007ffe0ff */ /*0700*/ IADD3 R16, R16, 0x2c3e28, RZ ; /* 0x002c3e2810107810 */ /* 0x000fe20007ffe0ff */ /*0710*/ FFMA R15, R15, R10, 1.1641532182693481445e-10 ; /* 0x2f0000000f0f7423 */ /* 0x000fe2000000000a */ /*0720*/ FMUL R10, R19, R19 ; /* 0x00000013130a7220 */ /* 0x000fe20000400000 */ /*0730*/ @P1 IMAD.MOV R7, RZ, RZ, R17 ; /* 0x000000ffff071224 */ /* 0x000fe200078e0211 */ /*0740*/ IADD3 R4, R4, 0x2c3e28, RZ ; /* 0x002c3e2804047810 */ /* 0x000fc40007ffe0ff */ /*0750*/ FFMA R10, R15, R15, R10 ; /* 0x0000000f0f0a7223 */ /* 0x000fe4000000000a */ /*0760*/ IADD3 R9, R7, 0x1, RZ ; /* 0x0000000107097810 */ /* 0x000fe20007ffe0ff */ /*0770*/ @P0 IMAD.MOV R9, RZ, RZ, R7 ; /* 0x000000ffff090224 */ /* 0x000fe200078e0207 */ /*0780*/ ISETP.NE.AND P0, PT, RZ, UR4, PT ; /* 0x00000004ff007c0c */ /* 0x000fe4000bf05270 */ /*0790*/ FSETP.GTU.AND P1, PT, R10, 1, PT ; /* 0x3f8000000a00780b */ /* 0x000fe40003f2c000 */ /*07a0*/ IADD3 R7, R9, 0x1, RZ ; /* 0x0000000109077810 */ /* 0x000fd60007ffe0ff */ /*07b0*/ @P1 IMAD.MOV R7, RZ, RZ, R9 ; /* 0x000000ffff071224 */ /* 0x000fe200078e0209 */ /*07c0*/ @P0 BRA 0x1b0 ; /* 0xfffff9e000000947 */ /* 0x000fea000383ffff */ /*07d0*/ I2FP.F32.S32 R9, R7 ; /* 0x0000000700097245 */ /* 0x000fe20000201400 */ /*07e0*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0008 */ /*07f0*/ LEA R8, P0, R0, c[0x0][0x160], 0x2 ; /* 0x0000580000087a11 */ /* 0x000fe200078010ff */ /*0800*/ IMAD.MOV.U32 R7, RZ, RZ, R13 ; /* 0x000000ffff077224 */ /* 0x000fe200078e000d */ /*0810*/ IADD3 R10, R14, 0x6350418, RZ ; /* 0x063504180e0a7810 */ /* 0x000fe20007ffe0ff */ /*0820*/ FMUL R12, R9, 4 ; /* 0x40800000090c7820 */ /* 0x000fe20000400000 */ /*0830*/ LEA.HI.X R9, R0, c[0x0][0x164], RZ, 0x2, P0 ; /* 0x0000590000097a11 */ /* 0x000fe200000f14ff */ /*0840*/ STG.E.64 [R2.64+0x8], R4 ; /* 0x0000080402007986 */ /* 0x000fe4000c101b06 */ /*0850*/ FMUL R13, R12, 0.0009765625 ; /* 0x3a8000000c0d7820 */ /* 0x000fc40000400000 */ /*0860*/ STG.E.64 [R2.64+0x10], R6 ; /* 0x0000100602007986 */ /* 0x000fe8000c101b06 */ /*0870*/ STG.E.64 [R2.64], R10 ; /* 0x0000000a02007986 */ /* 0x000fe8000c101b06 */ /*0880*/ STG.E [R8.64], R13 ; /* 0x0000000d08007986 */ /* 0x000fe2000c101906 */ /*0890*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*08a0*/ BRA 0x8a0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*08b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0900*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0910*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0920*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0930*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0940*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0950*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0960*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0970*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> #include <stdlib.h> #include <hiprand/hiprand_kernel.h> // CURAND lib header file #define TRIALS_PER_THREAD 1024 // Set the value for global variables #define BLOCKS 256 #define THREADS 512 #define PI 3.1415926535 // Known value of pi, to calculate error __global__ void pi_mc(float *estimate, hiprandState *states){ unsigned int tid = threadIdx.x + blockDim.x * blockIdx.x; int points_in_circle = 0; float x, y; // Initialize CURAND hiprand_init(tid, 0, 0, &states[tid]); for(int i = 0; i < TRIALS_PER_THREAD; i++){ x = hiprand_uniform(&states[tid]); y = hiprand_uniform(&states[tid]); // Count if x & y is in the circle points_in_circle += (x*x + y*y <= 1.0f); } estimate[tid] = 4.0f * points_in_circle / (float) TRIALS_PER_THREAD; } int main(int argc, char *argv[]){ float host[BLOCKS * THREADS]; float *dev; hiprandState *devStates; // Allocate memory on GPU hipMalloc((void **) &dev, BLOCKS * THREADS * sizeof(float)); hipMalloc((void **) &devStates, BLOCKS * THREADS * sizeof(hiprandState)); // Invoke the kernel pi_mc<<<BLOCKS, THREADS>>>(dev, devStates); // Copy from device back to host hipMemcpy(host, dev, BLOCKS * THREADS * sizeof(float), hipMemcpyDeviceToHost); // Free the memory on GPU hipFree(dev); hipFree(devStates); // Get the average estimate pi value among all blocks and threads, and calculate error float pi_gpu = 0.0; for(int i = 0; i < BLOCKS * THREADS; i++){ pi_gpu += host[i]; } pi_gpu /= (BLOCKS * THREADS); printf("Trials per thread is: %d, number of blocks is: %d, number of threads is: %d\n", TRIALS_PER_THREAD, BLOCKS, THREADS); printf("CUDA estimate of PI = %f [error of %f]\n", pi_gpu, pi_gpu - PI); return 0; }
.text .file "cuda_monte_carlo_pi.hip" .globl _Z20__device_stub__pi_mcPfP12hiprandState # -- Begin function _Z20__device_stub__pi_mcPfP12hiprandState .type _Z20__device_stub__pi_mcPfP12hiprandState,@function _Z20__device_stub__pi_mcPfP12hiprandState: # @_Z20__device_stub__pi_mcPfP12hiprandState .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z5pi_mcPfP12hiprandState, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z20__device_stub__pi_mcPfP12hiprandState, .Lfunc_end0-_Z20__device_stub__pi_mcPfP12hiprandState .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function main .LCPI1_0: .long 0x37000000 # float 7.62939453E-6 .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 .LCPI1_1: .quad 0xc00921fb54411744 # double -3.1415926535000001 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: subq $524328, %rsp # imm = 0x80028 .cfi_def_cfa_offset 524336 leaq 8(%rsp), %rdi movl $524288, %esi # imm = 0x80000 callq hipMalloc leaq 24(%rsp), %rdi movl $6291456, %esi # imm = 0x600000 callq hipMalloc movabsq $4294967552, %rdi # imm = 0x100000100 leaq 256(%rdi), %rdx movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_2 # %bb.1: movq 8(%rsp), %rdi movq 24(%rsp), %rsi callq _Z20__device_stub__pi_mcPfP12hiprandState .LBB1_2: movq 8(%rsp), %rsi leaq 32(%rsp), %rdi movl $524288, %edx # imm = 0x80000 movl $2, %ecx callq hipMemcpy movq 8(%rsp), %rdi callq hipFree movq 24(%rsp), %rdi callq hipFree xorps %xmm0, %xmm0 xorl %eax, %eax .LBB1_3: # =>This Inner Loop Header: Depth=1 addss 32(%rsp,%rax,4), %xmm0 incq %rax cmpq $131072, %rax # imm = 0x20000 jne .LBB1_3 # %bb.4: mulss .LCPI1_0(%rip), %xmm0 movss %xmm0, 20(%rsp) # 4-byte Spill movl $.L.str, %edi movl $1024, %esi # imm = 0x400 movl $256, %edx # imm = 0x100 movl $512, %ecx # imm = 0x200 xorl %eax, %eax callq printf xorps %xmm0, %xmm0 cvtss2sd 20(%rsp), %xmm0 # 4-byte Folded Reload movsd .LCPI1_1(%rip), %xmm1 # xmm1 = mem[0],zero addsd %xmm0, %xmm1 movl $.L.str.1, %edi movb $2, %al callq printf xorl %eax, %eax addq $524328, %rsp # imm = 0x80028 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z5pi_mcPfP12hiprandState, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z5pi_mcPfP12hiprandState,@object # @_Z5pi_mcPfP12hiprandState .section .rodata,"a",@progbits .globl _Z5pi_mcPfP12hiprandState .p2align 3, 0x0 _Z5pi_mcPfP12hiprandState: .quad _Z20__device_stub__pi_mcPfP12hiprandState .size _Z5pi_mcPfP12hiprandState, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "Trials per thread is: %d, number of blocks is: %d, number of threads is: %d\n" .size .L.str, 77 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "CUDA estimate of PI = %f [error of %f]\n" .size .L.str.1, 40 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z5pi_mcPfP12hiprandState" .size .L__unnamed_1, 26 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z20__device_stub__pi_mcPfP12hiprandState .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z5pi_mcPfP12hiprandState .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z5pi_mcPfP12hiprandState ; -- Begin function _Z5pi_mcPfP12hiprandState .globl _Z5pi_mcPfP12hiprandState .p2align 8 .type _Z5pi_mcPfP12hiprandState,@function _Z5pi_mcPfP12hiprandState: ; @_Z5pi_mcPfP12hiprandState ; %bb.0: s_clause 0x1 s_load_b32 s4, s[0:1], 0x1c s_load_b128 s[0:3], s[0:1], 0x0 v_mov_b32_e32 v2, 0xa96f9d04 s_waitcnt lgkmcnt(0) s_and_b32 s4, s4, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_mad_u64_u32 v[4:5], null, s15, s4, v[0:1] v_mov_b32_e32 v5, 0 v_mov_b32_e32 v3, 0x8f14727c v_mov_b32_e32 v9, v5 s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_xor_b32_e32 v0, 0x2c7f967f, v4 v_mad_u64_u32 v[6:7], null, v4, 48, s[2:3] s_mov_b32 s2, 0xd3c1d800 v_mul_lo_u32 v8, 0x493c4aa1, v0 v_mov_b32_e32 v0, v5 s_delay_alu instid0(VALU_DEP_2) v_dual_mov_b32 v1, v5 :: v_dual_add_nc_u32 v12, 0x75bcd15, v8 v_xor_b32_e32 v11, 0x159a55e5, v8 v_add_nc_u32_e32 v10, 0x583f19, v8 global_store_b64 v[6:7], v[0:1], off offset:4 .LBB0_1: ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_3) | instid1(VALU_DEP_4) v_lshrrev_b32_e32 v1, 2, v12 v_mov_b32_e32 v0, v2 v_mov_b32_e32 v2, v10 v_lshrrev_b32_e32 v13, 2, v11 v_xor_b32_e32 v10, v1, v12 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_lshlrev_b32_e32 v1, 4, v2 v_xor_b32_e32 v11, v13, v11 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v12, 1, v10 v_xor_b32_e32 v12, v12, v1 v_mov_b32_e32 v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_xor3_b32 v3, v12, v10, v2 v_lshlrev_b32_e32 v10, 1, v11 v_lshlrev_b32_e32 v12, 4, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1) v_xor_b32_e32 v10, v10, v12 v_add_nc_u32_e32 v12, s2, v8 s_add_i32 s2, s2, 0xb0f8a s_cmp_eq_u32 s2, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_xor3_b32 v10, v10, v11, v3 v_add3_u32 v11, v12, v10, 0xb70b89a2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cvt_f32_u32_e32 v11, v11 v_fmaak_f32 v11, 0x2f800000, v11, 0x2f800000 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_mul_f32_e32 v13, v11, v11 v_add3_u32 v12, v12, v3, 0xb70601dd v_mov_b32_e32 v11, v1 v_cvt_f32_u32_e32 v12, v12 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmaak_f32 v12, 0x2f800000, v12, 0x2f800000 v_fmac_f32_e32 v13, v12, v12 v_mov_b32_e32 v12, v0 s_delay_alu instid0(VALU_DEP_2) v_cmp_ge_f32_e32 vcc_lo, 1.0, v13 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v9, vcc_lo s_cbranch_scc0 .LBB0_1 ; %bb.2: s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cvt_f32_i32_e32 v9, v9 v_lshlrev_b64 v[4:5], 2, v[4:5] v_dual_mul_f32 v9, 4.0, v9 :: v_dual_add_nc_u32 v8, 0xb7007a18, v8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, s0, v4 v_add_co_ci_u32_e32 v5, vcc_lo, s1, v5, vcc_lo s_delay_alu instid0(VALU_DEP_3) v_mul_f32_e32 v9, 0x3a800000, v9 s_clause 0x2 global_store_b32 v[6:7], v10, off offset:40 global_store_b128 v[6:7], v[0:3], off offset:24 global_store_b32 v[6:7], v8, off global_store_b32 v[4:5], v9, off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z5pi_mcPfP12hiprandState .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 14 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z5pi_mcPfP12hiprandState, .Lfunc_end0-_Z5pi_mcPfP12hiprandState ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 456 ; NumSgprs: 18 ; NumVgprs: 14 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 14 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z5pi_mcPfP12hiprandState .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z5pi_mcPfP12hiprandState.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 14 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
458d9212970c93d6ef4303e09291f3eb2a8238bc
#include <stdio.h> #include <stdlib.h> #include <math.h> __global__ void matrixMultGPU(int *A,int *B,int *C, int N,int mod){ int k, sum=0; int col = threadIdx.x + blockDim.x * blockIdx.x; int fil = threadIdx.y + blockDim.y * blockIdx.y; if (col < N && fil < N) { for (k = 0; k < N; k++) { sum += A[fil * N + k] * B[k * N + col]; } if(mod==0) { C[fil * N + col] = sum; } else { C[fil * N + col] += sum; } __syncthreads(); } } int main (void){ //Creación de variables del sistema int *a, *b, *c, N,NN; int *a_ul,*a_ur,*a_ll,*a_lr,*b_ul,*b_ur,*b_ll,*b_lr,*c_ul,*c_ur,*c_ll,*c_lr; int *DB,*DA,*DC1,*DC2; int i,j; int T,div=1, iteraciones=10,ind=0; float elapsedTime; printf("Ingrese el tamano deseado para las matrices:\n"); scanf("%d",&NN); if(NN%2!=0 || NN<2) { printf("El tamaño debe ser mayor a dos y par\n"); exit(1); } N=(int)NN/2; //Creación de variables de tiempo cudaEvent_t start,stop; cudaEventCreate(&start); cudaEventCreate(&stop); printf("Creando espacio e inicializando matrices...\n"); //Asignación e inicialización de memoria a=(int*)malloc(NN*NN*sizeof(int)); b=(int*)malloc(NN*NN*sizeof(int)); c=(int*)malloc(NN*NN*sizeof(int)); a_ll=(int*)malloc(N*N*sizeof(int)); a_lr=(int*)malloc(N*N*sizeof(int)); a_ul=(int*)malloc(N*N*sizeof(int)); a_ur=(int*)malloc(N*N*sizeof(int)); b_ll=(int*)malloc(N*N*sizeof(int)); b_lr=(int*)malloc(N*N*sizeof(int)); b_ul=(int*)malloc(N*N*sizeof(int)); b_ur=(int*)malloc(N*N*sizeof(int)); c_ll=(int*)malloc(N*N*sizeof(int)); c_lr=(int*)malloc(N*N*sizeof(int)); c_ul=(int*)malloc(N*N*sizeof(int)); c_ur=(int*)malloc(N*N*sizeof(int)); //Inicialización de Matrices for(i=0;i<NN;i++) { for(j=0;j<NN;j++) { a[i*NN+j]=i*j; b[i*NN+j]=i*j; } } //Creación de submatrices for(i=0;i<N;i++) { for(j=0;j<N;j++) { a_ul[i*N+j]=a[i*NN+j]; a_ur[i*N+j]=a[i*NN+j+N]; a_ll[i*N+j]=a[(i+N)*NN+j]; a_lr[i*N+j]=a[(i+N)*NN+j+N]; b_ul[i*N+j]=b[i*NN+j]; b_ur[i*N+j]=b[i*NN+j+N]; b_ll[i*N+j]=b[(i+N)*NN+j]; b_lr[i*N+j]=b[(i+N)*NN+j+N]; } } if(cudaMalloc(&DA,N*N*sizeof(int))!=cudaSuccess) { printf("########\nHubo un problema en la asignacion de memoria en la GPU\n########\n"); exit(1); } if(cudaMalloc(&DB,N*N*sizeof(int))!=cudaSuccess) { printf("########\nHubo un problema en la asignacion de memoria en la GPU\n########\n"); exit(1); } if(cudaMalloc(&DC1,N*N*sizeof(int))!=cudaSuccess) { printf("########\nHubo un problema en la asignacion de memoria en la GPU\n########\n"); exit(1); } if(cudaMalloc(&DC2,N*N*sizeof(int))!=cudaSuccess) { printf("########\nHubo un problema en la asignacion de memoria en la GPU\n########\n"); exit(1); } printf("Asignacion de memoria correcta\n"); //Cálculo de bloques e hilos while((float)N/(float)div>32) { div++; } float f_N=(float)N,f_div=(float)div; T=(int)ceil(f_N/f_div); dim3 ThreadsBloque(T,T); dim3 Bloques(div, div); printf("Se va a realizar la suma con %d bloques y %d hilos\n",div,T); printf("Se va a realizar %d iteraciones de matrices %dx%d\n",iteraciones,NN,NN); //Ejecución de kernel cudaEventRecord(start,0); while(ind<iteraciones) { if(cudaMemcpy(DA,a_ul,N*N*sizeof(int),cudaMemcpyHostToDevice)!=cudaSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } if(cudaMemcpy(DB,b_ul,N*N*sizeof(int),cudaMemcpyHostToDevice)!=cudaSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } matrixMultGPU<<<Bloques, ThreadsBloque>>>(DA,DB,DC1,N,0); if(cudaMemcpy(DB,b_ur,N*N*sizeof(int),cudaMemcpyHostToDevice)!=cudaSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } matrixMultGPU<<<Bloques, ThreadsBloque>>>(DA,DB,DC2,N,0); if(cudaMemcpy(DA,a_ur,N*N*sizeof(int),cudaMemcpyHostToDevice)!=cudaSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } if(cudaMemcpy(DB,b_ll,N*N*sizeof(int),cudaMemcpyHostToDevice)!=cudaSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } matrixMultGPU<<<Bloques, ThreadsBloque>>>(DA,DB,DC1,N,1); if(cudaMemcpy(DB,b_lr,N*N*sizeof(int),cudaMemcpyHostToDevice)!=cudaSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } matrixMultGPU<<<Bloques, ThreadsBloque>>>(DA,DB,DC2,N,1); cudaMemcpy(c_ul,DC1,N*N*sizeof(int),cudaMemcpyDeviceToHost); cudaMemcpy(c_ur,DC1,N*N*sizeof(int),cudaMemcpyDeviceToHost); if(cudaMemcpy(DA,a_ll,N*N*sizeof(int),cudaMemcpyHostToDevice)!=cudaSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } if(cudaMemcpy(DB,b_ul,N*N*sizeof(int),cudaMemcpyHostToDevice)!=cudaSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } matrixMultGPU<<<Bloques, ThreadsBloque>>>(DA,DB,DC1,N,0); if(cudaMemcpy(DB,b_ur,N*N*sizeof(int),cudaMemcpyHostToDevice)!=cudaSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } matrixMultGPU<<<Bloques, ThreadsBloque>>>(DA,DB,DC2,N,0); if(cudaMemcpy(DA,a_lr,N*N*sizeof(int),cudaMemcpyHostToDevice)!=cudaSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } if(cudaMemcpy(DB,b_ll,N*N*sizeof(int),cudaMemcpyHostToDevice)!=cudaSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } matrixMultGPU<<<Bloques, ThreadsBloque>>>(DA,DB,DC1,N,1); if(cudaMemcpy(DB,b_lr,N*N*sizeof(int),cudaMemcpyHostToDevice)!=cudaSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } matrixMultGPU<<<Bloques, ThreadsBloque>>>(DA,DB,DC2,N,1); cudaMemcpy(c_ll,DC1,N*N*sizeof(int),cudaMemcpyDeviceToHost); cudaMemcpy(c_lr,DC2,N*N*sizeof(int),cudaMemcpyDeviceToHost); ind++; } cudaEventRecord(stop,0); cudaEventSynchronize(stop); cudaEventElapsedTime(&elapsedTime,start,stop); printf("El tiempo tomado para %d iteraciones fue de %3.5f ms\n",iteraciones,elapsedTime); for(i=0;i<N;i++) { for(j=0;j<N;j++) { c[i*NN+j]=c_ul[i*N+j]; c[i*NN+j+N]=c_ur[i*N+j]; c[(i+N)*NN+j]=c_ll[i*N+j]; c[(i+N)*NN+j+N]=c_lr[i*N+j]; } } printf("Por ejemplo %d deberia ser 0\n",c[3*NN]); printf("Por ejemplo %d deberia ser 0\n",c[(int)NN/2]); printf("Por ejemplo %d deberia ser %d\n",c[NN+1],(int)((2*pow(NN-1,3)+3*pow(NN-1,2)+NN-1)/6)); /* for(i=0;i<NN;i++) { printf("\n"); for(j=0;j<NN;j++) { printf("\t%d",a[i*NN+j]); } //printf("\t"); for(j=0;j<NN;j++) { printf("\t%d",b[i*NN+j]); } //printf("\t"); for(j=0;j<NN;j++) { printf("\t%d",c[i*NN+j]); } } */ free(a); free(a_ll); free(a_lr); free(a_ul); free(a_ur); free(b_ur); free(b_ll); free(b_lr); free(b_ul); free(c_ll); free(c_lr); free(c_ul); free(c_ur); free(b); free(c); cudaFree(DA); cudaFree(DB); cudaFree(DC1); cudaFree(DC2); return 0; }
.file "tmpxft_00234a29_00000000-6_Mat_3_2.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z39__device_stub__Z13matrixMultGPUPiS_S_iiPiS_S_ii .type _Z39__device_stub__Z13matrixMultGPUPiS_S_iiPiS_S_ii, @function _Z39__device_stub__Z13matrixMultGPUPiS_S_iiPiS_S_ii: .LFB2052: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rdx, 8(%rsp) leaq 32(%rsp), %rdx movl %ecx, 4(%rsp) leaq 40(%rsp), %rcx movl %r8d, (%rsp) movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 8(%rsp), %rax movq %rax, 112(%rsp) leaq 4(%rsp), %rax movq %rax, 120(%rsp) movq %rsp, %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 40(%rsp) .cfi_def_cfa_offset 168 leaq _Z13matrixMultGPUPiS_S_ii(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 176 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L2: movq 136(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z39__device_stub__Z13matrixMultGPUPiS_S_iiPiS_S_ii, .-_Z39__device_stub__Z13matrixMultGPUPiS_S_iiPiS_S_ii .globl _Z13matrixMultGPUPiS_S_ii .type _Z13matrixMultGPUPiS_S_ii, @function _Z13matrixMultGPUPiS_S_ii: .LFB2053: .cfi_startproc endbr64 jmp _Z39__device_stub__Z13matrixMultGPUPiS_S_iiPiS_S_ii .cfi_endproc .LFE2053: .size _Z13matrixMultGPUPiS_S_ii, .-_Z13matrixMultGPUPiS_S_ii .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "Ingrese el tamano deseado para las matrices:\n" .LC1: .string "%d" .LC2: .string "El tama\303\261o debe ser mayor a dos y par\n" .LC3: .string "Creando espacio e inicializando matrices...\n" .LC4: .string "########\nHubo un problema en la asignacion de memoria en la GPU\n########\n" .LC5: .string "Asignacion de memoria correcta\n" .LC7: .string "Se va a realizar la suma con %d bloques y %d hilos\n" .LC8: .string "Se va a realizar %d iteraciones de matrices %dx%d\n" .LC9: .string "#########\nHubo un problema en la copia de memoria a la GPU\n#########\n" .LC10: .string "El tiempo tomado para %d iteraciones fue de %3.5f ms\n" .LC11: .string "Por ejemplo %d deberia ser 0\n" .LC15: .string "Por ejemplo %d deberia ser %d\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 leaq .LC0(%rip), %rsi movl $2, %edi pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $264, %rsp .cfi_def_cfa_offset 320 movq %fs:40, %rax movq %rax, 248(%rsp) xorl %eax, %eax call __printf_chk@PLT leaq 168(%rsp), %rsi leaq .LC1(%rip), %rdi xorl %eax, %eax call __isoc23_scanf@PLT movl 168(%rsp), %eax cmpl $1, %eax jle .L38 testb $1, %al je .L9 .L38: leaq .LC2(%rip), %rsi jmp .L47 .L9: sarl %eax leaq 208(%rsp), %rdi movl %eax, %r14d call cudaEventCreate@PLT leaq 216(%rsp), %rdi call cudaEventCreate@PLT leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movl 168(%rsp), %ebx movl %ebx, %ebp imull %ebx, %ebp movslq %ebp, %rbp salq $2, %rbp movq %rbp, %rdi call malloc@PLT movq %rbp, %rdi movq %rax, 24(%rsp) call malloc@PLT movq %rbp, %rdi movq %rax, 32(%rsp) call malloc@PLT movq %rax, %r15 movl %r14d, %eax imull %r14d, %eax cltq salq $2, %rax movq %rax, %rdi movq %rax, 8(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 112(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 120(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 128(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 136(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 40(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 48(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 56(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 64(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 72(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 80(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 88(%rsp) call malloc@PLT movslq %ebx, %r9 xorl %esi, %esi movq %rax, 96(%rsp) salq $2, %r9 xorl %eax, %eax .L11: cmpl %eax, %ebx jle .L48 movq %rsi, %rdx xorl %ecx, %ecx xorl %edi, %edi .L12: movq 24(%rsp), %r10 movq 32(%rsp), %r11 incl %edi movl %ecx, (%r10,%rdx) movl %ecx, (%r11,%rdx) addl %eax, %ecx addq $4, %rdx cmpl %edi, %ebx jne .L12 incl %eax addq %r9, %rsi jmp .L11 .L48: imull %r14d, %ebx movslq %r14d, %rax movl %r14d, %edx xorl %r8d, %r8d leaq 0(,%rax,4), %r12 movq %rax, 144(%rsp) leal -1(%r14), %r13d xorl %r10d, %r10d movslq %ebx, %rax leaq 0(,%rdx,4), %rbx movq 32(%rsp), %rdx movq %rbx, 16(%rsp) movq 24(%rsp), %rbx salq $2, %rax leaq (%r12,%rdx), %r11 xorl %edx, %edx addq %r12, %rbx .L14: movq 128(%rsp), %rcx incl %r10d leaq (%rcx,%rdx), %rbp movq 24(%rsp), %rcx movq %rbp, %rdi leaq (%rcx,%r8), %rsi movq 16(%rsp), %rcx rep movsb movq 136(%rsp), %rcx leaq (%r8,%rbx), %rsi leaq (%rcx,%rdx), %rbp movq 16(%rsp), %rcx movq %rbp, %rdi rep movsb movq 112(%rsp), %rcx leaq (%rcx,%rdx), %rbp movq 24(%rsp), %rcx movq %rbp, %rdi leaq (%rcx,%rax), %rsi movq 16(%rsp), %rcx rep movsb movq 120(%rsp), %rsi movq 16(%rsp), %rcx leaq (%rsi,%rdx), %rbp leaq (%rax,%rbx), %rsi movq %rbp, %rdi rep movsb movq 56(%rsp), %rcx movq 32(%rsp), %rsi leaq (%rcx,%rdx), %rbp addq %r8, %rsi movq 16(%rsp), %rcx movq %rbp, %rdi rep movsb movq 64(%rsp), %rcx leaq (%r8,%r11), %rsi addq %r9, %r8 leaq (%rcx,%rdx), %rbp movq 16(%rsp), %rcx movq %rbp, %rdi rep movsb movq 40(%rsp), %rsi movq 32(%rsp), %rcx leaq (%rsi,%rdx), %rbp leaq (%rcx,%rax), %rsi movq 16(%rsp), %rcx movq %rbp, %rdi rep movsb movq 48(%rsp), %rsi movq 16(%rsp), %rcx leaq (%rsi,%rdx), %rbp leaq (%rax,%r11), %rsi addq %r12, %rdx addq %r9, %rax movq %rbp, %rdi rep movsb cmpl %r10d, %r14d jne .L14 movq 8(%rsp), %rsi leaq 184(%rsp), %rdi call cudaMalloc@PLT testl %eax, %eax je .L15 .L16: leaq .LC4(%rip), %rsi .L47: movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movl $1, %edi call exit@PLT .L15: movq 8(%rsp), %rsi leaq 176(%rsp), %rdi call cudaMalloc@PLT testl %eax, %eax jne .L16 movq 8(%rsp), %rsi leaq 192(%rsp), %rdi call cudaMalloc@PLT testl %eax, %eax jne .L16 movq 8(%rsp), %rsi leaq 200(%rsp), %rdi call cudaMalloc@PLT testl %eax, %eax jne .L16 leaq .LC5(%rip), %rsi movl $2, %edi movl $1, %ebx call __printf_chk@PLT cvtsi2ssl %r14d, %xmm2 .L17: cvtsi2ssl %ebx, %xmm1 movaps %xmm2, %xmm0 divss %xmm1, %xmm0 comiss .LC6(%rip), %xmm0 jbe .L49 incl %ebx jmp .L17 .L49: call ceilf@PLT movl %ebx, %edx leaq .LC7(%rip), %rsi xorl %eax, %eax cvttss2sil %xmm0, %ecx movl $2, %edi movl %ebx, 236(%rsp) movl %ebx, 240(%rsp) movl $10, %ebx movl $1, 232(%rsp) movl $1, 244(%rsp) movl %ecx, 224(%rsp) movl %ecx, 228(%rsp) call __printf_chk@PLT movl 168(%rsp), %ecx movl $10, %edx xorl %eax, %eax leaq .LC8(%rip), %rsi movl $2, %edi movl %ecx, %r8d call __printf_chk@PLT movq 208(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT .L29: movq 8(%rsp), %rdx movq 128(%rsp), %rsi movl $1, %ecx movq 184(%rsp), %rdi call cudaMemcpy@PLT testl %eax, %eax je .L19 .L20: leaq .LC9(%rip), %rsi jmp .L47 .L19: movq 8(%rsp), %rdx movq 56(%rsp), %rsi movl $1, %ecx movq 176(%rsp), %rdi call cudaMemcpy@PLT testl %eax, %eax jne .L20 movl 232(%rsp), %ecx xorl %r9d, %r9d xorl %r8d, %r8d movq 224(%rsp), %rdx movq 236(%rsp), %rdi movl 244(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L21 movq 192(%rsp), %rdx movq 176(%rsp), %rsi xorl %r8d, %r8d movl %r14d, %ecx movq 184(%rsp), %rdi call _Z39__device_stub__Z13matrixMultGPUPiS_S_iiPiS_S_ii .L21: movq 8(%rsp), %rdx movq 64(%rsp), %rsi movl $1, %ecx movq 176(%rsp), %rdi call cudaMemcpy@PLT testl %eax, %eax jne .L20 movl 232(%rsp), %ecx xorl %r9d, %r9d xorl %r8d, %r8d movq 224(%rsp), %rdx movq 236(%rsp), %rdi movl 244(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L22 movq 200(%rsp), %rdx movq 176(%rsp), %rsi xorl %r8d, %r8d movl %r14d, %ecx movq 184(%rsp), %rdi call _Z39__device_stub__Z13matrixMultGPUPiS_S_iiPiS_S_ii .L22: movq 8(%rsp), %rdx movq 136(%rsp), %rsi movl $1, %ecx movq 184(%rsp), %rdi call cudaMemcpy@PLT testl %eax, %eax jne .L20 movq 8(%rsp), %rdx movq 40(%rsp), %rsi movl $1, %ecx movq 176(%rsp), %rdi call cudaMemcpy@PLT testl %eax, %eax jne .L20 movl 232(%rsp), %ecx xorl %r9d, %r9d xorl %r8d, %r8d movq 224(%rsp), %rdx movq 236(%rsp), %rdi movl 244(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L23 movq 192(%rsp), %rdx movl $1, %r8d movl %r14d, %ecx movq 176(%rsp), %rsi movq 184(%rsp), %rdi call _Z39__device_stub__Z13matrixMultGPUPiS_S_iiPiS_S_ii .L23: movq 8(%rsp), %rdx movq 48(%rsp), %rsi movl $1, %ecx movq 176(%rsp), %rdi call cudaMemcpy@PLT testl %eax, %eax jne .L20 movl 232(%rsp), %ecx xorl %r9d, %r9d xorl %r8d, %r8d movq 224(%rsp), %rdx movq 236(%rsp), %rdi movl 244(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L24 movq 200(%rsp), %rdx movl $1, %r8d movl %r14d, %ecx movq 176(%rsp), %rsi movq 184(%rsp), %rdi call _Z39__device_stub__Z13matrixMultGPUPiS_S_iiPiS_S_ii .L24: movq 8(%rsp), %rdx movq 88(%rsp), %rdi movl $2, %ecx movq 192(%rsp), %rsi call cudaMemcpy@PLT movq 8(%rsp), %rdx movq 96(%rsp), %rdi movl $2, %ecx movq 192(%rsp), %rsi call cudaMemcpy@PLT movq 8(%rsp), %rdx movq 112(%rsp), %rsi movl $1, %ecx movq 184(%rsp), %rdi call cudaMemcpy@PLT testl %eax, %eax jne .L20 movq 8(%rsp), %rdx movq 56(%rsp), %rsi movl $1, %ecx movq 176(%rsp), %rdi call cudaMemcpy@PLT testl %eax, %eax jne .L20 movl 232(%rsp), %ecx xorl %r9d, %r9d xorl %r8d, %r8d movq 224(%rsp), %rdx movq 236(%rsp), %rdi movl 244(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L25 movq 192(%rsp), %rdx movq 176(%rsp), %rsi xorl %r8d, %r8d movl %r14d, %ecx movq 184(%rsp), %rdi call _Z39__device_stub__Z13matrixMultGPUPiS_S_iiPiS_S_ii .L25: movq 8(%rsp), %rdx movq 64(%rsp), %rsi movl $1, %ecx movq 176(%rsp), %rdi call cudaMemcpy@PLT testl %eax, %eax jne .L20 movl 232(%rsp), %ecx xorl %r9d, %r9d xorl %r8d, %r8d movq 224(%rsp), %rdx movq 236(%rsp), %rdi movl 244(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L26 movq 200(%rsp), %rdx movq 176(%rsp), %rsi xorl %r8d, %r8d movl %r14d, %ecx movq 184(%rsp), %rdi call _Z39__device_stub__Z13matrixMultGPUPiS_S_iiPiS_S_ii .L26: movq 8(%rsp), %rdx movq 120(%rsp), %rsi movl $1, %ecx movq 184(%rsp), %rdi call cudaMemcpy@PLT testl %eax, %eax jne .L20 movq 8(%rsp), %rdx movq 40(%rsp), %rsi movl $1, %ecx movq 176(%rsp), %rdi call cudaMemcpy@PLT testl %eax, %eax jne .L20 movl 232(%rsp), %ecx xorl %r9d, %r9d xorl %r8d, %r8d movq 224(%rsp), %rdx movq 236(%rsp), %rdi movl 244(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L27 movq 192(%rsp), %rdx movl $1, %r8d movl %r14d, %ecx movq 176(%rsp), %rsi movq 184(%rsp), %rdi call _Z39__device_stub__Z13matrixMultGPUPiS_S_iiPiS_S_ii .L27: movq 8(%rsp), %rdx movq 48(%rsp), %rsi movl $1, %ecx movq 176(%rsp), %rdi call cudaMemcpy@PLT testl %eax, %eax jne .L20 movl 232(%rsp), %ecx xorl %r9d, %r9d xorl %r8d, %r8d movq 224(%rsp), %rdx movq 236(%rsp), %rdi movl 244(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L28 movq 200(%rsp), %rdx movl $1, %r8d movl %r14d, %ecx movq 176(%rsp), %rsi movq 184(%rsp), %rdi call _Z39__device_stub__Z13matrixMultGPUPiS_S_iiPiS_S_ii .L28: movq 8(%rsp), %rdx movq 72(%rsp), %rdi movl $2, %ecx movq 192(%rsp), %rsi call cudaMemcpy@PLT movq 8(%rsp), %rdx movq 80(%rsp), %rdi movl $2, %ecx movq 200(%rsp), %rsi call cudaMemcpy@PLT decl %ebx jne .L29 movq 216(%rsp), %rdi xorl %esi, %esi movq %r12, %rbx call cudaEventRecord@PLT movq 216(%rsp), %rdi call cudaEventSynchronize@PLT movq 216(%rsp), %rdx movq 208(%rsp), %rsi leaq 172(%rsp), %rdi call cudaEventElapsedTime@PLT movl $10, %edx leaq .LC10(%rip), %rsi movb $1, %al cvtss2sd 172(%rsp), %xmm0 movl $2, %edi call __printf_chk@PLT movq 16(%rsp), %rbp xorl %r10d, %r10d xorl %r9d, %r9d movslq 168(%rsp), %rdx movq %rdx, %rax movl %edx, 108(%rsp) salq $2, %rdx movl %eax, %ecx movq 144(%rsp), %rax imull %r14d, %ecx movslq %ecx, %rcx addq %rcx, %rax leaq 1(%rcx,%r13), %r8 leaq 0(,%rcx,4), %r11 xorl %ecx, %ecx salq $2, %rax movl %ecx, 156(%rsp) salq $2, %r8 movq %rax, 8(%rsp) .L30: leaq 0(%rbp,%r12), %r13 leaq (%r8,%r12), %rdi cmpq %r9, %r13 setle %cl cmpq %rbp, %rbx setge %sil orl %esi, %ecx cmpq %rdi, %rbx setge %sil cmpq %r13, 8(%rsp) setge %al orl %eax, %esi andl %ecx, %esi cmpq %r8, %r9 setge %cl cmpq %r11, %rbp setle %al orl %eax, %ecx andl %ecx, %esi cmpq %r8, %rbx setge %al cmpq %r11, %r13 setle %cl orl %eax, %ecx andl %esi, %ecx cmpq %r9, %rdi setle %sil cmpq %rbp, 8(%rsp) setge %r13b orl %r13d, %esi testb %sil, %cl jne .L50 .L36: xorl %eax, %eax leaq (%r9,%r15), %rdi leaq (%r11,%r15), %rsi movq %r10, %rcx movl %eax, 152(%rsp) .L31: movq 88(%rsp), %rax incl 152(%rsp) movl (%rax,%rcx), %eax movl %eax, (%rdi) movq 96(%rsp), %rax movl (%rax,%rcx), %r13d movq 144(%rsp), %rax movl %r13d, (%rdi,%rax,4) movq 72(%rsp), %rax addq $4, %rdi movl (%rax,%rcx), %eax movl %eax, (%rsi) movq 80(%rsp), %rax movl (%rax,%rcx), %r13d movq 144(%rsp), %rax addq $4, %rcx movl %r13d, (%rsi,%rax,4) movl 152(%rsp), %eax addq $4, %rsi cmpl %eax, %r14d jne .L31 jmp .L32 .L50: cmpq %r11, %rdi setle %cl cmpq %r8, 8(%rsp) setge %sil orb %sil, %cl je .L36 movq 88(%rsp), %rax leaq (%r9,%r15), %r13 movq 16(%rsp), %rcx movq %r13, %rdi leaq (%rbx,%r15), %r13 leaq (%rax,%r10), %rsi movq 96(%rsp), %rax rep movsb movq %r13, %rdi movq 16(%rsp), %rcx leaq (%r11,%r15), %r13 leaq (%rax,%r10), %rsi movq 72(%rsp), %rax rep movsb movq %r13, %rdi movq 16(%rsp), %rcx leaq (%rax,%r10), %rsi movq 8(%rsp), %rax rep movsb movq 16(%rsp), %rcx leaq (%rax,%r15), %r13 movq 80(%rsp), %rax movq %r13, %rdi leaq (%rax,%r10), %rsi rep movsb .L32: incl 156(%rsp) addq %rdx, %rbx addq %rdx, %rbp addq %rdx, %r9 movl 156(%rsp), %eax addq %rdx, %r11 addq %rdx, %r8 addq %r12, %r10 addq %rdx, 8(%rsp) cmpl %eax, %r14d jne .L30 imull $3, 108(%rsp), %r14d leaq .LC11(%rip), %rbx movl $2, %edi xorl %eax, %eax movq %rbx, %rsi movslq %r14d, %r14 movl (%r15,%r14,4), %edx call __printf_chk@PLT movl 168(%rsp), %eax movl $2, %ecx movq %rbx, %rsi movl $2, %edi cltd idivl %ecx cltq movl (%r15,%rax,4), %edx xorl %eax, %eax call __printf_chk@PLT movslq 168(%rsp), %rbx movsd .LC12(%rip), %xmm1 leal -1(%rbx), %eax cvtsi2sdl %eax, %xmm2 movaps %xmm2, %xmm0 movsd %xmm2, 8(%rsp) call pow@PLT movsd 8(%rsp), %xmm2 movl 4(%r15,%rbx,4), %edx xorl %eax, %eax addsd %xmm0, %xmm0 leaq .LC15(%rip), %rsi movl $2, %edi mulsd %xmm2, %xmm2 mulsd .LC12(%rip), %xmm2 addsd %xmm0, %xmm2 cvtsi2sdl %ebx, %xmm0 addsd %xmm0, %xmm2 subsd .LC13(%rip), %xmm2 divsd .LC14(%rip), %xmm2 cvttsd2sil %xmm2, %ecx call __printf_chk@PLT movq 24(%rsp), %rdi call free@PLT movq 112(%rsp), %rdi call free@PLT movq 120(%rsp), %rdi call free@PLT movq 128(%rsp), %rdi call free@PLT movq 136(%rsp), %rdi call free@PLT movq 64(%rsp), %rdi call free@PLT movq 40(%rsp), %rdi call free@PLT movq 48(%rsp), %rdi call free@PLT movq 56(%rsp), %rdi call free@PLT movq 72(%rsp), %rdi call free@PLT movq 80(%rsp), %rdi call free@PLT movq 88(%rsp), %rdi call free@PLT movq 96(%rsp), %rdi call free@PLT movq 32(%rsp), %rdi call free@PLT movq %r15, %rdi call free@PLT movq 184(%rsp), %rdi call cudaFree@PLT movq 176(%rsp), %rdi call cudaFree@PLT movq 192(%rsp), %rdi call cudaFree@PLT movq 200(%rsp), %rdi call cudaFree@PLT movq 248(%rsp), %rax subq %fs:40, %rax je .L37 call __stack_chk_fail@PLT .L37: addq $264, %rsp .cfi_def_cfa_offset 56 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC16: .string "_Z13matrixMultGPUPiS_S_ii" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC16(%rip), %rdx movq %rax, %rdi leaq _Z13matrixMultGPUPiS_S_ii(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC6: .long 1107296256 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC12: .long 0 .long 1074266112 .align 8 .LC13: .long 0 .long 1072693248 .align 8 .LC14: .long 0 .long 1075314688 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z13matrixMultGPUPiS_S_ii .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R0, SR_CTAID.Y ; /* 0x0000000000007919 */ /* 0x000e280000002600 */ /*0020*/ S2R R5, SR_TID.Y ; /* 0x0000000000057919 */ /* 0x000e280000002200 */ /*0030*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x000e680000002500 */ /*0040*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */ /* 0x000e620000002100 */ /*0050*/ IMAD R0, R0, c[0x0][0x4], R5 ; /* 0x0000010000007a24 */ /* 0x001fca00078e0205 */ /*0060*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x178], PT ; /* 0x00005e0000007a0c */ /* 0x000fe20003f06270 */ /*0070*/ IMAD R3, R3, c[0x0][0x0], R2 ; /* 0x0000000003037a24 */ /* 0x002fca00078e0202 */ /*0080*/ ISETP.GE.OR P0, PT, R3, c[0x0][0x178], P0 ; /* 0x00005e0003007a0c */ /* 0x000fda0000706670 */ /*0090*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*00a0*/ MOV R2, c[0x0][0x178] ; /* 0x00005e0000027a02 */ /* 0x000fe20000000f00 */ /*00b0*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*00c0*/ MOV R28, RZ ; /* 0x000000ff001c7202 */ /* 0x000fe40000000f00 */ /*00d0*/ ISETP.GE.AND P0, PT, R2, 0x1, PT ; /* 0x000000010200780c */ /* 0x000fda0003f06270 */ /*00e0*/ @!P0 BRA 0xbf0 ; /* 0x00000b0000008947 */ /* 0x000fea0003800000 */ /*00f0*/ IADD3 R4, R2.reuse, -0x1, RZ ; /* 0xffffffff02047810 */ /* 0x040fe40007ffe0ff */ /*0100*/ LOP3.LUT R5, R2, 0x3, RZ, 0xc0, !PT ; /* 0x0000000302057812 */ /* 0x000fe400078ec0ff */ /*0110*/ ISETP.GE.U32.AND P0, PT, R4, 0x3, PT ; /* 0x000000030400780c */ /* 0x000fe40003f06070 */ /*0120*/ MOV R28, RZ ; /* 0x000000ff001c7202 */ /* 0x000fe40000000f00 */ /*0130*/ MOV R4, RZ ; /* 0x000000ff00047202 */ /* 0x000fd20000000f00 */ /*0140*/ @!P0 BRA 0xaf0 ; /* 0x000009a000008947 */ /* 0x000fea0003800000 */ /*0150*/ IADD3 R6, -R5, c[0x0][0x178], RZ ; /* 0x00005e0005067a10 */ /* 0x000fe20007ffe1ff */ /*0160*/ ULDC.64 UR6, c[0x0][0x160] ; /* 0x0000580000067ab9 */ /* 0x000fe20000000a00 */ /*0170*/ MOV R32, 0x4 ; /* 0x0000000400207802 */ /* 0x000fe20000000f00 */ /*0180*/ IMAD R7, R0, c[0x0][0x178], RZ ; /* 0x00005e0000077a24 */ /* 0x000fe200078e02ff */ /*0190*/ ISETP.GT.AND P0, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f04270 */ /*01a0*/ MOV R28, RZ ; /* 0x000000ff001c7202 */ /* 0x000fe20000000f00 */ /*01b0*/ IMAD.WIDE R32, R3, R32, c[0x0][0x168] ; /* 0x00005a0003207625 */ /* 0x000fd400078e0220 */ /*01c0*/ @!P0 BRA 0x960 ; /* 0x0000079000008947 */ /* 0x000fea0003800000 */ /*01d0*/ ISETP.GT.AND P1, PT, R6, 0xc, PT ; /* 0x0000000c0600780c */ /* 0x000fe40003f24270 */ /*01e0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fd60003f0f070 */ /*01f0*/ @!P1 BRA 0x6a0 ; /* 0x000004a000009947 */ /* 0x000fea0003800000 */ /*0200*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0210*/ MOV R14, UR6 ; /* 0x00000006000e7c02 */ /* 0x000fe20008000f00 */ /*0220*/ IMAD.WIDE R22, R2.reuse, 0x4, R32 ; /* 0x0000000402167825 */ /* 0x040fe200078e0220 */ /*0230*/ MOV R15, UR7 ; /* 0x00000007000f7c02 */ /* 0x000fe20008000f00 */ /*0240*/ LDG.E R32, [R32.64] ; /* 0x0000000420207981 */ /* 0x0000a8000c1e1900 */ /*0250*/ IMAD.WIDE R14, R7, 0x4, R14 ; /* 0x00000004070e7825 */ /* 0x000fe200078e020e */ /*0260*/ LDG.E R12, [R22.64] ; /* 0x00000004160c7981 */ /* 0x0002e8000c1e1900 */ /*0270*/ LDG.E R29, [R14.64] ; /* 0x000000040e1d7981 */ /* 0x000ea2000c1e1900 */ /*0280*/ IMAD.WIDE R26, R2, 0x4, R22 ; /* 0x00000004021a7825 */ /* 0x000fc600078e0216 */ /*0290*/ LDG.E R11, [R14.64+0x4] ; /* 0x000004040e0b7981 */ /* 0x000ee6000c1e1900 */ /*02a0*/ IMAD.WIDE R30, R2.reuse, 0x4, R26 ; /* 0x00000004021e7825 */ /* 0x040fe200078e021a */ /*02b0*/ LDG.E R13, [R26.64] ; /* 0x000000041a0d7981 */ /* 0x000968000c1e1900 */ /*02c0*/ LDG.E R10, [R14.64+0x8] ; /* 0x000008040e0a7981 */ /* 0x000f68000c1e1900 */ /*02d0*/ LDG.E R9, [R30.64] ; /* 0x000000041e097981 */ /* 0x000368000c1e1900 */ /*02e0*/ LDG.E R8, [R14.64+0xc] ; /* 0x00000c040e087981 */ /* 0x000f62000c1e1900 */ /*02f0*/ IMAD.WIDE R16, R2, 0x4, R30 ; /* 0x0000000402107825 */ /* 0x000fc600078e021e */ /*0300*/ LDG.E R33, [R14.64+0x10] ; /* 0x000010040e217981 */ /* 0x001f66000c1e1900 */ /*0310*/ IMAD.WIDE R18, R2.reuse, 0x4, R16 ; /* 0x0000000402127825 */ /* 0x040fe200078e0210 */ /*0320*/ LDG.E R35, [R14.64+0x14] ; /* 0x000014040e237981 */ /* 0x000f68000c1e1900 */ /*0330*/ LDG.E R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000162000c1e1900 */ /*0340*/ IMAD.WIDE R20, R2, 0x4, R18 ; /* 0x0000000402147825 */ /* 0x000fc600078e0212 */ /*0350*/ LDG.E R34, [R18.64] ; /* 0x0000000412227981 */ /* 0x000166000c1e1900 */ /*0360*/ IMAD.WIDE R22, R2.reuse, 0x4, R20 ; /* 0x0000000402167825 */ /* 0x042fe200078e0214 */ /*0370*/ LDG.E R36, [R20.64] ; /* 0x0000000414247981 */ /* 0x000368000c1e1900 */ /*0380*/ LDG.E R37, [R14.64+0x18] ; /* 0x000018040e257981 */ /* 0x000f62000c1e1900 */ /*0390*/ IMAD.WIDE R24, R2, 0x4, R22 ; /* 0x0000000402187825 */ /* 0x000fc600078e0216 */ /*03a0*/ LDG.E R22, [R22.64] ; /* 0x0000000416167981 */ /* 0x000366000c1e1900 */ /*03b0*/ IMAD.WIDE R26, R2.reuse, 0x4, R24 ; /* 0x00000004021a7825 */ /* 0x050fe200078e0218 */ /*03c0*/ LDG.E R17, [R14.64+0x1c] ; /* 0x00001c040e117981 */ /* 0x001f28000c1e1900 */ /*03d0*/ LDG.E R24, [R24.64] ; /* 0x0000000418187981 */ /* 0x000122000c1e1900 */ /*03e0*/ IMAD.WIDE R30, R2, 0x4, R26 ; /* 0x00000004021e7825 */ /* 0x000fc600078e021a */ /*03f0*/ LDG.E R26, [R26.64] ; /* 0x000000041a1a7981 */ /* 0x000126000c1e1900 */ /*0400*/ IMAD.WIDE R18, R2.reuse, 0x4, R30 ; /* 0x0000000402127825 */ /* 0x040fe200078e021e */ /*0410*/ LDG.E R23, [R14.64+0x24] ; /* 0x000024040e177981 */ /* 0x002f28000c1e1900 */ /*0420*/ LDG.E R30, [R30.64] ; /* 0x000000041e1e7981 */ /* 0x000322000c1e1900 */ /*0430*/ IMAD.WIDE R20, R2, 0x4, R18 ; /* 0x0000000402147825 */ /* 0x000fc600078e0212 */ /*0440*/ LDG.E R25, [R14.64+0x28] ; /* 0x000028040e197981 */ /* 0x001f28000c1e1900 */ /*0450*/ LDG.E R18, [R18.64] ; /* 0x0000000412127981 */ /* 0x000128000c1e1900 */ /*0460*/ LDG.E R27, [R14.64+0x2c] ; /* 0x00002c040e1b7981 */ /* 0x000f28000c1e1900 */ /*0470*/ LDG.E R31, [R14.64+0x30] ; /* 0x000030040e1f7981 */ /* 0x002f22000c1e1900 */ /*0480*/ IMAD R32, R32, R29, R28 ; /* 0x0000001d20207224 */ /* 0x004fc600078e021c */ /*0490*/ LDG.E R29, [R14.64+0x20] ; /* 0x000020040e1d7981 */ /* 0x000ea2000c1e1900 */ /*04a0*/ IMAD R11, R12, R11, R32 ; /* 0x0000000b0c0b7224 */ /* 0x008fc600078e0220 */ /*04b0*/ LDG.E R32, [R14.64+0x34] ; /* 0x000034040e207981 */ /* 0x000ee2000c1e1900 */ /*04c0*/ IMAD R13, R13, R10, R11 ; /* 0x0000000a0d0d7224 */ /* 0x020fe400078e020b */ /*04d0*/ IMAD.WIDE R10, R2.reuse, 0x4, R20 ; /* 0x00000004020a7825 */ /* 0x040fe400078e0214 */ /*04e0*/ LDG.E R20, [R20.64] ; /* 0x0000000414147981 */ /* 0x000f64000c1e1900 */ /*04f0*/ IMAD R28, R9, R8, R13 ; /* 0x00000008091c7224 */ /* 0x000fe400078e020d */ /*0500*/ IMAD.WIDE R12, R2.reuse, 0x4, R10 ; /* 0x00000004020c7825 */ /* 0x040fe400078e020a */ /*0510*/ LDG.E R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x0002e8000c1e1900 */ /*0520*/ LDG.E R19, [R12.64] ; /* 0x000000040c137981 */ /* 0x0010e2000c1e1900 */ /*0530*/ IMAD.WIDE R8, R2, 0x4, R12 ; /* 0x0000000402087825 */ /* 0x000fca00078e020c */ /*0540*/ LDG.E R11, [R8.64] ; /* 0x00000004080b7981 */ /* 0x002ee8000c1e1900 */ /*0550*/ LDG.E R12, [R14.64+0x38] ; /* 0x000038040e0c7981 */ /* 0x001ee8000c1e1900 */ /*0560*/ LDG.E R13, [R14.64+0x3c] ; /* 0x00003c040e0d7981 */ /* 0x000ee2000c1e1900 */ /*0570*/ IMAD R16, R16, R33, R28 ; /* 0x0000002110107224 */ /* 0x000fc800078e021c */ /*0580*/ IMAD R16, R34, R35, R16 ; /* 0x0000002322107224 */ /* 0x000fc800078e0210 */ /*0590*/ IMAD R16, R36, R37, R16 ; /* 0x0000002524107224 */ /* 0x000fc800078e0210 */ /*05a0*/ IMAD R16, R22, R17, R16 ; /* 0x0000001116107224 */ /* 0x010fe200078e0210 */ /*05b0*/ IADD3 R6, R6, -0x10, RZ ; /* 0xfffffff006067810 */ /* 0x000fc80007ffe0ff */ /*05c0*/ ISETP.GT.AND P1, PT, R6, 0xc, PT ; /* 0x0000000c0600780c */ /* 0x000fe20003f24270 */ /*05d0*/ UIADD3 UR6, UP0, UR6, 0x40, URZ ; /* 0x0000004006067890 */ /* 0x000fe2000ff1e03f */ /*05e0*/ IADD3 R4, R4, 0x10, RZ ; /* 0x0000001004047810 */ /* 0x000fc60007ffe0ff */ /*05f0*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*0600*/ IMAD R16, R24, R29, R16 ; /* 0x0000001d18107224 */ /* 0x004fc800078e0210 */ /*0610*/ IMAD R16, R26, R23, R16 ; /* 0x000000171a107224 */ /* 0x000fc800078e0210 */ /*0620*/ IMAD R16, R30, R25, R16 ; /* 0x000000191e107224 */ /* 0x000fc800078e0210 */ /*0630*/ IMAD R16, R18, R27, R16 ; /* 0x0000001b12107224 */ /* 0x000fc800078e0210 */ /*0640*/ IMAD R31, R20, R31, R16 ; /* 0x0000001f141f7224 */ /* 0x020fc800078e0210 */ /*0650*/ IMAD R10, R10, R32, R31 ; /* 0x000000200a0a7224 */ /* 0x008fe400078e021f */ /*0660*/ IMAD.WIDE R32, R2, 0x4, R8 ; /* 0x0000000402207825 */ /* 0x000fc800078e0208 */ /*0670*/ IMAD R10, R19, R12, R10 ; /* 0x0000000c130a7224 */ /* 0x000fc800078e020a */ /*0680*/ IMAD R28, R11, R13, R10 ; /* 0x0000000d0b1c7224 */ /* 0x000fe200078e020a */ /*0690*/ @P1 BRA 0x210 ; /* 0xfffffb7000001947 */ /* 0x000fea000383ffff */ /*06a0*/ ISETP.GT.AND P1, PT, R6, 0x4, PT ; /* 0x000000040600780c */ /* 0x000fda0003f24270 */ /*06b0*/ @!P1 BRA 0x940 ; /* 0x0000028000009947 */ /* 0x000fea0003800000 */ /*06c0*/ IMAD.WIDE R26, R2, 0x4, R32 ; /* 0x00000004021a7825 */ /* 0x000fe200078e0220 */ /*06d0*/ MOV R8, UR6 ; /* 0x0000000600087c02 */ /* 0x000fe20008000f00 */ /*06e0*/ LDG.E R20, [R32.64] ; /* 0x0000000420147981 */ /* 0x0000a2000c1e1900 */ /*06f0*/ MOV R9, UR7 ; /* 0x0000000700097c02 */ /* 0x000fc60008000f00 */ /*0700*/ IMAD.WIDE R14, R2, 0x4, R26 ; /* 0x00000004020e7825 */ /* 0x000fe200078e021a */ /*0710*/ LDG.E R22, [R26.64] ; /* 0x000000041a167981 */ /* 0x0002e6000c1e1900 */ /*0720*/ IMAD.WIDE R8, R7, 0x4, R8 ; /* 0x0000000407087825 */ /* 0x000fc800078e0208 */ /*0730*/ IMAD.WIDE R12, R2.reuse, 0x4, R14 ; /* 0x00000004020c7825 */ /* 0x040fe200078e020e */ /*0740*/ LDG.E R21, [R8.64] ; /* 0x0000000408157981 */ /* 0x000ea8000c1e1900 */ /*0750*/ LDG.E R23, [R8.64+0x4] ; /* 0x0000040408177981 */ /* 0x000ee2000c1e1900 */ /*0760*/ IMAD.WIDE R10, R2, 0x4, R12 ; /* 0x00000004020a7825 */ /* 0x000fc600078e020c */ /*0770*/ LDG.E R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000968000c1e1900 */ /*0780*/ LDG.E R25, [R8.64+0x8] ; /* 0x0000080408197981 */ /* 0x000f62000c1e1900 */ /*0790*/ IMAD.WIDE R16, R2, 0x4, R10 ; /* 0x0000000402107825 */ /* 0x000fc600078e020a */ /*07a0*/ LDG.E R13, [R12.64] ; /* 0x000000040c0d7981 */ /* 0x000168000c1e1900 */ /*07b0*/ LDG.E R24, [R8.64+0xc] ; /* 0x00000c0408187981 */ /* 0x000f62000c1e1900 */ /*07c0*/ IMAD.WIDE R18, R2, 0x4, R16 ; /* 0x0000000402127825 */ /* 0x000fc600078e0210 */ /*07d0*/ LDG.E R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000f68000c1e1900 */ /*07e0*/ LDG.E R29, [R8.64+0x10] ; /* 0x00001004081d7981 */ /* 0x000f62000c1e1900 */ /*07f0*/ IMAD.WIDE R32, R2, 0x4, R18 ; /* 0x0000000402207825 */ /* 0x001fc600078e0212 */ /*0800*/ LDG.E R17, [R16.64] ; /* 0x0000000410117981 */ /* 0x000f68000c1e1900 */ /*0810*/ LDG.E R26, [R8.64+0x14] ; /* 0x00001404081a7981 */ /* 0x002f68000c1e1900 */ /*0820*/ LDG.E R27, [R18.64] ; /* 0x00000004121b7981 */ /* 0x000f68000c1e1900 */ /*0830*/ LDG.E R15, [R8.64+0x18] ; /* 0x00001804080f7981 */ /* 0x010f28000c1e1900 */ /*0840*/ LDG.E R12, [R8.64+0x1c] ; /* 0x00001c04080c7981 */ /* 0x000f28000c1e1900 */ /*0850*/ LDG.E R31, [R32.64] ; /* 0x00000004201f7981 */ /* 0x000122000c1e1900 */ /*0860*/ UIADD3 UR6, UP0, UR6, 0x20, URZ ; /* 0x0000002006067890 */ /* 0x000fe2000ff1e03f */ /*0870*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40003f0e170 */ /*0880*/ IADD3 R4, R4, 0x8, RZ ; /* 0x0000000804047810 */ /* 0x000fe40007ffe0ff */ /*0890*/ IADD3 R6, R6, -0x8, RZ ; /* 0xfffffff806067810 */ /* 0x000fe20007ffe0ff */ /*08a0*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*08b0*/ IMAD.WIDE R32, R2, 0x4, R32 ; /* 0x0000000402207825 */ /* 0x001fc800078e0220 */ /*08c0*/ IMAD R20, R20, R21, R28 ; /* 0x0000001514147224 */ /* 0x004fc800078e021c */ /*08d0*/ IMAD R20, R22, R23, R20 ; /* 0x0000001716147224 */ /* 0x008fc800078e0214 */ /*08e0*/ IMAD R14, R14, R25, R20 ; /* 0x000000190e0e7224 */ /* 0x020fc800078e0214 */ /*08f0*/ IMAD R13, R13, R24, R14 ; /* 0x000000180d0d7224 */ /* 0x000fc800078e020e */ /*0900*/ IMAD R10, R10, R29, R13 ; /* 0x0000001d0a0a7224 */ /* 0x000fc800078e020d */ /*0910*/ IMAD R10, R17, R26, R10 ; /* 0x0000001a110a7224 */ /* 0x000fc800078e020a */ /*0920*/ IMAD R10, R27, R15, R10 ; /* 0x0000000f1b0a7224 */ /* 0x010fc800078e020a */ /*0930*/ IMAD R28, R31, R12, R10 ; /* 0x0000000c1f1c7224 */ /* 0x000fe400078e020a */ /*0940*/ ISETP.NE.OR P0, PT, R6, RZ, P0 ; /* 0x000000ff0600720c */ /* 0x000fda0000705670 */ /*0950*/ @!P0 BRA 0xaf0 ; /* 0x0000019000008947 */ /* 0x000fea0003800000 */ /*0960*/ MOV R8, UR6 ; /* 0x0000000600087c02 */ /* 0x000fe20008000f00 */ /*0970*/ IMAD.WIDE R12, R2, 0x4, R32 ; /* 0x00000004020c7825 */ /* 0x000fe200078e0220 */ /*0980*/ MOV R9, UR7 ; /* 0x0000000700097c02 */ /* 0x000fe20008000f00 */ /*0990*/ LDG.E R33, [R32.64] ; /* 0x0000000420217981 */ /* 0x000ea8000c1e1900 */ /*09a0*/ IMAD.WIDE R8, R7, 0x4, R8 ; /* 0x0000000407087825 */ /* 0x000fc800078e0208 */ /*09b0*/ IMAD.WIDE R14, R2.reuse, 0x4, R12 ; /* 0x00000004020e7825 */ /* 0x040fe200078e020c */ /*09c0*/ LDG.E R16, [R8.64] ; /* 0x0000000408107981 */ /* 0x000ea8000c1e1900 */ /*09d0*/ LDG.E R13, [R12.64] ; /* 0x000000040c0d7981 */ /* 0x000ee2000c1e1900 */ /*09e0*/ IMAD.WIDE R10, R2, 0x4, R14 ; /* 0x00000004020a7825 */ /* 0x000fc600078e020e */ /*09f0*/ LDG.E R17, [R8.64+0x4] ; /* 0x0000040408117981 */ /* 0x000ee8000c1e1900 */ /*0a00*/ LDG.E R19, [R14.64] ; /* 0x000000040e137981 */ /* 0x000f28000c1e1900 */ /*0a10*/ LDG.E R18, [R8.64+0x8] ; /* 0x0000080408127981 */ /* 0x000f28000c1e1900 */ /*0a20*/ LDG.E R20, [R8.64+0xc] ; /* 0x00000c0408147981 */ /* 0x000f68000c1e1900 */ /*0a30*/ LDG.E R21, [R10.64] ; /* 0x000000040a157981 */ /* 0x000f62000c1e1900 */ /*0a40*/ IADD3 R6, R6, -0x4, RZ ; /* 0xfffffffc06067810 */ /* 0x000fc80007ffe0ff */ /*0a50*/ ISETP.NE.AND P0, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f05270 */ /*0a60*/ UIADD3 UR6, UP0, UR6, 0x10, URZ ; /* 0x0000001006067890 */ /* 0x000fe2000ff1e03f */ /*0a70*/ IADD3 R4, R4, 0x4, RZ ; /* 0x0000000404047810 */ /* 0x000fc60007ffe0ff */ /*0a80*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*0a90*/ IMAD R16, R33, R16, R28 ; /* 0x0000001021107224 */ /* 0x004fc800078e021c */ /*0aa0*/ IMAD R16, R13, R17, R16 ; /* 0x000000110d107224 */ /* 0x008fe400078e0210 */ /*0ab0*/ IMAD.WIDE R32, R2, 0x4, R10 ; /* 0x0000000402207825 */ /* 0x000fc800078e020a */ /*0ac0*/ IMAD R16, R19, R18, R16 ; /* 0x0000001213107224 */ /* 0x010fc800078e0210 */ /*0ad0*/ IMAD R28, R21, R20, R16 ; /* 0x00000014151c7224 */ /* 0x020fe200078e0210 */ /*0ae0*/ @P0 BRA 0x960 ; /* 0xfffffe7000000947 */ /* 0x000fea000383ffff */ /*0af0*/ ISETP.NE.AND P0, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fda0003f05270 */ /*0b00*/ @!P0 BRA 0xbf0 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0b10*/ MOV R9, 0x4 ; /* 0x0000000400097802 */ /* 0x000fe20000000f00 */ /*0b20*/ IMAD R6, R0, c[0x0][0x178], R4 ; /* 0x00005e0000067a24 */ /* 0x000fe400078e0204 */ /*0b30*/ IMAD R4, R4, c[0x0][0x178], R3 ; /* 0x00005e0004047a24 */ /* 0x000fe400078e0203 */ /*0b40*/ IMAD.WIDE R6, R6, R9, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fc800078e0209 */ /*0b50*/ IMAD.WIDE R8, R4, R9, c[0x0][0x168] ; /* 0x00005a0004087625 */ /* 0x000fca00078e0209 */ /*0b60*/ LDG.E R11, [R8.64] ; /* 0x00000004080b7981 */ /* 0x0000a8000c1e1900 */ /*0b70*/ LDG.E R4, [R6.64] ; /* 0x0000000406047981 */ /* 0x0002a2000c1e1900 */ /*0b80*/ IADD3 R5, R5, -0x1, RZ ; /* 0xffffffff05057810 */ /* 0x000fc80007ffe0ff */ /*0b90*/ ISETP.NE.AND P0, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fe20003f05270 */ /*0ba0*/ IMAD.WIDE R8, R2, 0x4, R8 ; /* 0x0000000402087825 */ /* 0x001fe200078e0208 */ /*0bb0*/ IADD3 R6, P1, R6, 0x4, RZ ; /* 0x0000000406067810 */ /* 0x002fc80007f3e0ff */ /*0bc0*/ IADD3.X R7, RZ, R7, RZ, P1, !PT ; /* 0x00000007ff077210 */ /* 0x000fe20000ffe4ff */ /*0bd0*/ IMAD R28, R11, R4, R28 ; /* 0x000000040b1c7224 */ /* 0x004fcc00078e021c */ /*0be0*/ @P0 BRA 0xb60 ; /* 0xffffff7000000947 */ /* 0x000fea000383ffff */ /*0bf0*/ ISETP.NE.AND P0, PT, RZ, c[0x0][0x17c], PT ; /* 0x00005f00ff007a0c */ /* 0x000fe20003f05270 */ /*0c00*/ IMAD R3, R0, c[0x0][0x178], R3 ; /* 0x00005e0000037a24 */ /* 0x000fe200078e0203 */ /*0c10*/ MOV R2, 0x4 ; /* 0x0000000400027802 */ /* 0x000fca0000000f00 */ /*0c20*/ IMAD.WIDE R2, R3, R2, c[0x0][0x170] ; /* 0x00005c0003027625 */ /* 0x000fcc00078e0202 */ /*0c30*/ @!P0 BRA 0xc60 ; /* 0x0000002000008947 */ /* 0x000fea0003800000 */ /*0c40*/ LDG.E R5, [R2.64] ; /* 0x0000000402057981 */ /* 0x000ea4000c1e1900 */ /*0c50*/ IADD3 R28, R28, R5, RZ ; /* 0x000000051c1c7210 */ /* 0x004fca0007ffe0ff */ /*0c60*/ STG.E [R2.64], R28 ; /* 0x0000001c02007986 */ /* 0x000fe8000c101904 */ /*0c70*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0c80*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0c90*/ BRA 0xc90; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0ca0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ce0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cf0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d00*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d10*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> #include <stdlib.h> #include <math.h> __global__ void matrixMultGPU(int *A,int *B,int *C, int N,int mod){ int k, sum=0; int col = threadIdx.x + blockDim.x * blockIdx.x; int fil = threadIdx.y + blockDim.y * blockIdx.y; if (col < N && fil < N) { for (k = 0; k < N; k++) { sum += A[fil * N + k] * B[k * N + col]; } if(mod==0) { C[fil * N + col] = sum; } else { C[fil * N + col] += sum; } __syncthreads(); } } int main (void){ //Creación de variables del sistema int *a, *b, *c, N,NN; int *a_ul,*a_ur,*a_ll,*a_lr,*b_ul,*b_ur,*b_ll,*b_lr,*c_ul,*c_ur,*c_ll,*c_lr; int *DB,*DA,*DC1,*DC2; int i,j; int T,div=1, iteraciones=10,ind=0; float elapsedTime; printf("Ingrese el tamano deseado para las matrices:\n"); scanf("%d",&NN); if(NN%2!=0 || NN<2) { printf("El tamaño debe ser mayor a dos y par\n"); exit(1); } N=(int)NN/2; //Creación de variables de tiempo hipEvent_t start,stop; hipEventCreate(&start); hipEventCreate(&stop); printf("Creando espacio e inicializando matrices...\n"); //Asignación e inicialización de memoria a=(int*)malloc(NN*NN*sizeof(int)); b=(int*)malloc(NN*NN*sizeof(int)); c=(int*)malloc(NN*NN*sizeof(int)); a_ll=(int*)malloc(N*N*sizeof(int)); a_lr=(int*)malloc(N*N*sizeof(int)); a_ul=(int*)malloc(N*N*sizeof(int)); a_ur=(int*)malloc(N*N*sizeof(int)); b_ll=(int*)malloc(N*N*sizeof(int)); b_lr=(int*)malloc(N*N*sizeof(int)); b_ul=(int*)malloc(N*N*sizeof(int)); b_ur=(int*)malloc(N*N*sizeof(int)); c_ll=(int*)malloc(N*N*sizeof(int)); c_lr=(int*)malloc(N*N*sizeof(int)); c_ul=(int*)malloc(N*N*sizeof(int)); c_ur=(int*)malloc(N*N*sizeof(int)); //Inicialización de Matrices for(i=0;i<NN;i++) { for(j=0;j<NN;j++) { a[i*NN+j]=i*j; b[i*NN+j]=i*j; } } //Creación de submatrices for(i=0;i<N;i++) { for(j=0;j<N;j++) { a_ul[i*N+j]=a[i*NN+j]; a_ur[i*N+j]=a[i*NN+j+N]; a_ll[i*N+j]=a[(i+N)*NN+j]; a_lr[i*N+j]=a[(i+N)*NN+j+N]; b_ul[i*N+j]=b[i*NN+j]; b_ur[i*N+j]=b[i*NN+j+N]; b_ll[i*N+j]=b[(i+N)*NN+j]; b_lr[i*N+j]=b[(i+N)*NN+j+N]; } } if(hipMalloc(&DA,N*N*sizeof(int))!=hipSuccess) { printf("########\nHubo un problema en la asignacion de memoria en la GPU\n########\n"); exit(1); } if(hipMalloc(&DB,N*N*sizeof(int))!=hipSuccess) { printf("########\nHubo un problema en la asignacion de memoria en la GPU\n########\n"); exit(1); } if(hipMalloc(&DC1,N*N*sizeof(int))!=hipSuccess) { printf("########\nHubo un problema en la asignacion de memoria en la GPU\n########\n"); exit(1); } if(hipMalloc(&DC2,N*N*sizeof(int))!=hipSuccess) { printf("########\nHubo un problema en la asignacion de memoria en la GPU\n########\n"); exit(1); } printf("Asignacion de memoria correcta\n"); //Cálculo de bloques e hilos while((float)N/(float)div>32) { div++; } float f_N=(float)N,f_div=(float)div; T=(int)ceil(f_N/f_div); dim3 ThreadsBloque(T,T); dim3 Bloques(div, div); printf("Se va a realizar la suma con %d bloques y %d hilos\n",div,T); printf("Se va a realizar %d iteraciones de matrices %dx%d\n",iteraciones,NN,NN); //Ejecución de kernel hipEventRecord(start,0); while(ind<iteraciones) { if(hipMemcpy(DA,a_ul,N*N*sizeof(int),hipMemcpyHostToDevice)!=hipSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } if(hipMemcpy(DB,b_ul,N*N*sizeof(int),hipMemcpyHostToDevice)!=hipSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } matrixMultGPU<<<Bloques, ThreadsBloque>>>(DA,DB,DC1,N,0); if(hipMemcpy(DB,b_ur,N*N*sizeof(int),hipMemcpyHostToDevice)!=hipSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } matrixMultGPU<<<Bloques, ThreadsBloque>>>(DA,DB,DC2,N,0); if(hipMemcpy(DA,a_ur,N*N*sizeof(int),hipMemcpyHostToDevice)!=hipSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } if(hipMemcpy(DB,b_ll,N*N*sizeof(int),hipMemcpyHostToDevice)!=hipSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } matrixMultGPU<<<Bloques, ThreadsBloque>>>(DA,DB,DC1,N,1); if(hipMemcpy(DB,b_lr,N*N*sizeof(int),hipMemcpyHostToDevice)!=hipSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } matrixMultGPU<<<Bloques, ThreadsBloque>>>(DA,DB,DC2,N,1); hipMemcpy(c_ul,DC1,N*N*sizeof(int),hipMemcpyDeviceToHost); hipMemcpy(c_ur,DC1,N*N*sizeof(int),hipMemcpyDeviceToHost); if(hipMemcpy(DA,a_ll,N*N*sizeof(int),hipMemcpyHostToDevice)!=hipSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } if(hipMemcpy(DB,b_ul,N*N*sizeof(int),hipMemcpyHostToDevice)!=hipSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } matrixMultGPU<<<Bloques, ThreadsBloque>>>(DA,DB,DC1,N,0); if(hipMemcpy(DB,b_ur,N*N*sizeof(int),hipMemcpyHostToDevice)!=hipSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } matrixMultGPU<<<Bloques, ThreadsBloque>>>(DA,DB,DC2,N,0); if(hipMemcpy(DA,a_lr,N*N*sizeof(int),hipMemcpyHostToDevice)!=hipSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } if(hipMemcpy(DB,b_ll,N*N*sizeof(int),hipMemcpyHostToDevice)!=hipSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } matrixMultGPU<<<Bloques, ThreadsBloque>>>(DA,DB,DC1,N,1); if(hipMemcpy(DB,b_lr,N*N*sizeof(int),hipMemcpyHostToDevice)!=hipSuccess) { printf("#########\nHubo un problema en la copia de memoria a la GPU\n#########\n"); exit(1); } matrixMultGPU<<<Bloques, ThreadsBloque>>>(DA,DB,DC2,N,1); hipMemcpy(c_ll,DC1,N*N*sizeof(int),hipMemcpyDeviceToHost); hipMemcpy(c_lr,DC2,N*N*sizeof(int),hipMemcpyDeviceToHost); ind++; } hipEventRecord(stop,0); hipEventSynchronize(stop); hipEventElapsedTime(&elapsedTime,start,stop); printf("El tiempo tomado para %d iteraciones fue de %3.5f ms\n",iteraciones,elapsedTime); for(i=0;i<N;i++) { for(j=0;j<N;j++) { c[i*NN+j]=c_ul[i*N+j]; c[i*NN+j+N]=c_ur[i*N+j]; c[(i+N)*NN+j]=c_ll[i*N+j]; c[(i+N)*NN+j+N]=c_lr[i*N+j]; } } printf("Por ejemplo %d deberia ser 0\n",c[3*NN]); printf("Por ejemplo %d deberia ser 0\n",c[(int)NN/2]); printf("Por ejemplo %d deberia ser %d\n",c[NN+1],(int)((2*pow(NN-1,3)+3*pow(NN-1,2)+NN-1)/6)); /* for(i=0;i<NN;i++) { printf("\n"); for(j=0;j<NN;j++) { printf("\t%d",a[i*NN+j]); } //printf("\t"); for(j=0;j<NN;j++) { printf("\t%d",b[i*NN+j]); } //printf("\t"); for(j=0;j<NN;j++) { printf("\t%d",c[i*NN+j]); } } */ free(a); free(a_ll); free(a_lr); free(a_ul); free(a_ur); free(b_ur); free(b_ll); free(b_lr); free(b_ul); free(c_ll); free(c_lr); free(c_ul); free(c_ur); free(b); free(c); hipFree(DA); hipFree(DB); hipFree(DC1); hipFree(DC2); return 0; }
.text .file "Mat_3_2.hip" .globl _Z28__device_stub__matrixMultGPUPiS_S_ii # -- Begin function _Z28__device_stub__matrixMultGPUPiS_S_ii .type _Z28__device_stub__matrixMultGPUPiS_S_ii,@function _Z28__device_stub__matrixMultGPUPiS_S_ii: # @_Z28__device_stub__matrixMultGPUPiS_S_ii .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) movq %rsp, %rcx movl %r8d, (%rcx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z13matrixMultGPUPiS_S_ii, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z28__device_stub__matrixMultGPUPiS_S_ii, .Lfunc_end0-_Z28__device_stub__matrixMultGPUPiS_S_ii .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function main .LCPI1_0: .long 0x42000000 # float 32 .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 .LCPI1_1: .quad 0x4008000000000000 # double 3 .LCPI1_2: .quad 0xbff0000000000000 # double -1 .LCPI1_3: .quad 0x4018000000000000 # double 6 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $344, %rsp # imm = 0x158 .cfi_def_cfa_offset 400 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl $.Lstr, %edi callq puts@PLT leaq 28(%rsp), %rbx movl $.L.str.1, %edi movq %rbx, %rsi xorl %eax, %eax callq __isoc23_scanf movl (%rbx), %ebp cmpl $2, %ebp jl .LBB1_2 # %bb.1: movl %ebp, %eax andl $1, %eax jne .LBB1_2 # %bb.4: movl %ebp, %r15d shrl %r15d leaq 200(%rsp), %rdi callq hipEventCreate leaq 176(%rsp), %rdi callq hipEventCreate movl $.Lstr.1, %edi callq puts@PLT movslq 28(%rsp), %r12 movl %r12d, %ebx imull %ebx, %ebx shlq $2, %rbx movq %rbx, %rdi callq malloc movq %rax, 96(%rsp) # 8-byte Spill movq %rbx, %rdi callq malloc movq %rax, %r13 movq %rbx, %rdi callq malloc movq %rax, 184(%rsp) # 8-byte Spill movq %r15, 32(%rsp) # 8-byte Spill # kill: def $r15d killed $r15d killed $r15 def $r15 imull %r15d, %r15d shlq $2, %r15 movq %r15, %rdi callq malloc movq %rax, 160(%rsp) # 8-byte Spill movq %r15, %rdi callq malloc movq %rax, 136(%rsp) # 8-byte Spill movq %r15, %rdi callq malloc movq %rax, %r14 movq %r15, %rdi callq malloc movq %rax, 144(%rsp) # 8-byte Spill movq %r15, %rdi callq malloc movq %rax, %rbx movq %r15, %rdi callq malloc movq %rax, 80(%rsp) # 8-byte Spill movq %r15, %rdi callq malloc movq %rax, 64(%rsp) # 8-byte Spill movq %r15, %rdi callq malloc movq %rax, 88(%rsp) # 8-byte Spill movq %r15, %rdi callq malloc movq %rax, 112(%rsp) # 8-byte Spill movq %r15, %rdi callq malloc movq %rax, 104(%rsp) # 8-byte Spill movq %r15, %rdi callq malloc movq %rax, 128(%rsp) # 8-byte Spill movq %r15, 40(%rsp) # 8-byte Spill movq %r15, %rdi callq malloc movq %r12, %r10 movq %rbx, %r12 movq %r14, %rbx movq 96(%rsp), %r9 # 8-byte Reload movq %rax, 120(%rsp) # 8-byte Spill movl %r10d, %r15d testq %r10, %r10 movq %r13, 192(%rsp) # 8-byte Spill movq %r12, 152(%rsp) # 8-byte Spill movq %r14, 168(%rsp) # 8-byte Spill jle .LBB1_10 # %bb.5: # %.preheader392.lr.ph xorl %eax, %eax xorl %ecx, %ecx .LBB1_6: # %.lr.ph # =>This Loop Header: Depth=1 # Child Loop BB1_7 Depth 2 movl %eax, %esi leaq (,%rsi,4), %rdx addq %r13, %rdx leaq (%r9,%rsi,4), %rsi xorl %edi, %edi xorl %r8d, %r8d .LBB1_7: # Parent Loop BB1_6 Depth=1 # => This Inner Loop Header: Depth=2 movl %edi, (%rsi,%r8,4) movl %edi, (%rdx,%r8,4) incq %r8 addl %ecx, %edi cmpq %r8, %r15 jne .LBB1_7 # %bb.8: # %._crit_edge # in Loop: Header=BB1_6 Depth=1 incq %rcx addl %r15d, %eax cmpq %r15, %rcx jne .LBB1_6 # %bb.9: # %.preheader391 movb $1, %al cmpl $2, %ebp jb .LBB1_13 .LBB1_10: # %.preheader390.preheader addq %rbp, %rbp andq $-4, %rbp movq %rbp, 72(%rsp) # 8-byte Spill movq %r10, %rax shlq $2, %rax movq %rax, 208(%rsp) # 8-byte Spill movq 32(%rsp), %rcx # 8-byte Reload leal -1(%rcx), %eax leaq 4(,%rax,4), %r14 movl %r10d, %ebx imull %ecx, %ebx incl %r15d imull %ecx, %r15d xorl %r12d, %r12d movq %r9, %rbp movq %r10, 216(%rsp) # 8-byte Spill .LBB1_11: # %.preheader390 # =>This Inner Loop Header: Depth=1 movq %rcx, 328(%rsp) # 8-byte Spill movq 80(%rsp), %rax # 8-byte Reload addq %r12, %rax movq %rax, 320(%rsp) # 8-byte Spill movslq %r15d, %r15 movq 192(%rsp), %rcx # 8-byte Reload leaq (%rcx,%r15,4), %rax movq %rax, 312(%rsp) # 8-byte Spill movq 152(%rsp), %rax # 8-byte Reload leaq (%rax,%r12), %rax movq %rax, 304(%rsp) # 8-byte Spill movslq %ebx, %rbx leaq (%rcx,%rbx,4), %rax movq %rax, 296(%rsp) # 8-byte Spill movq 88(%rsp), %rax # 8-byte Reload leaq (%rax,%r12), %rax movq %rax, 288(%rsp) # 8-byte Spill movq 72(%rsp), %rcx # 8-byte Reload leaq (%r13,%rcx), %rax movq %rax, 280(%rsp) # 8-byte Spill movq 64(%rsp), %rax # 8-byte Reload leaq (%rax,%r12), %rax movq %rax, 272(%rsp) # 8-byte Spill movq 136(%rsp), %rax # 8-byte Reload leaq (%rax,%r12), %rax movq %rax, 264(%rsp) # 8-byte Spill leaq (%r9,%r15,4), %rax movq %rax, 256(%rsp) # 8-byte Spill movq 160(%rsp), %rax # 8-byte Reload leaq (%rax,%r12), %rax movq %rax, 248(%rsp) # 8-byte Spill leaq (%r9,%rbx,4), %rax movq %rax, 240(%rsp) # 8-byte Spill movq 144(%rsp), %rax # 8-byte Reload addq %r12, %rax movq %rax, 232(%rsp) # 8-byte Spill leaq (%rbp,%rcx), %rax movq %rax, 224(%rsp) # 8-byte Spill movq 168(%rsp), %rax # 8-byte Reload leaq (%rax,%r12), %rdi movq %rbp, %rsi movq %r14, %rdx callq memcpy@PLT movq 232(%rsp), %rdi # 8-byte Reload movq 224(%rsp), %rsi # 8-byte Reload movq %r14, %rdx callq memcpy@PLT movq 248(%rsp), %rdi # 8-byte Reload movq 240(%rsp), %rsi # 8-byte Reload movq %r14, %rdx callq memcpy@PLT movq 264(%rsp), %rdi # 8-byte Reload movq 256(%rsp), %rsi # 8-byte Reload movq %r14, %rdx callq memcpy@PLT movq 272(%rsp), %rdi # 8-byte Reload movq %r13, %rsi movq %r14, %rdx callq memcpy@PLT movq 288(%rsp), %rdi # 8-byte Reload movq 280(%rsp), %rsi # 8-byte Reload movq %r14, %rdx callq memcpy@PLT movq 304(%rsp), %rdi # 8-byte Reload movq 296(%rsp), %rsi # 8-byte Reload movq %r14, %rdx callq memcpy@PLT movq 320(%rsp), %rdi # 8-byte Reload movq 312(%rsp), %rsi # 8-byte Reload movq %r14, %rdx callq memcpy@PLT movq 216(%rsp), %r10 # 8-byte Reload movq 96(%rsp), %r9 # 8-byte Reload addl %r10d, %ebx addl %r10d, %r15d addq 72(%rsp), %r12 # 8-byte Folded Reload movq 208(%rsp), %rax # 8-byte Reload addq %rax, %rbp addq %rax, %r13 movq 328(%rsp), %rcx # 8-byte Reload decq %rcx jne .LBB1_11 # %bb.12: xorl %eax, %eax .LBB1_13: # %._crit_edge397 movl %eax, 72(%rsp) # 4-byte Spill leaq 16(%rsp), %rdi movq 40(%rsp), %r14 # 8-byte Reload movq %r14, %rsi callq hipMalloc testl %eax, %eax jne .LBB1_14 # %bb.15: leaq 8(%rsp), %rdi movq %r14, %rsi callq hipMalloc testl %eax, %eax movq 64(%rsp), %r15 # 8-byte Reload jne .LBB1_14 # %bb.16: leaq 48(%rsp), %rdi movq %r14, %rsi callq hipMalloc testl %eax, %eax jne .LBB1_14 # %bb.17: leaq 56(%rsp), %rdi movq %r14, %rsi callq hipMalloc testl %eax, %eax jne .LBB1_14 # %bb.18: movabsq $4294967297, %r13 # imm = 0x100000001 movl $.Lstr.2, %edi callq puts@PLT cvtsi2ssl 32(%rsp), %xmm1 # 4-byte Folded Reload xorl %r14d, %r14d movss .LCPI1_0(%rip), %xmm2 # xmm2 = mem[0],zero,zero,zero .LBB1_19: # =>This Inner Loop Header: Depth=1 leal 1(%r14), %eax xorps %xmm3, %xmm3 cvtsi2ss %eax, %xmm3 movaps %xmm1, %xmm0 divss %xmm3, %xmm0 addq %r13, %r14 ucomiss %xmm2, %xmm0 ja .LBB1_19 # %bb.20: callq ceilf@PLT cvttss2si %xmm0, %edx imulq %rdx, %r13 movl $.L.str.6, %edi movl %r14d, %esi # kill: def $edx killed $edx killed $rdx xorl %eax, %eax callq printf movl 28(%rsp), %ecx movl $10, %ebx movl $.L.str.7, %edi movl $10, %esi movl %ecx, %edx xorl %eax, %eax callq printf movq 200(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movq 40(%rsp), %r12 # 8-byte Reload .LBB1_21: # =>This Inner Loop Header: Depth=1 movq 16(%rsp), %rdi movq 168(%rsp), %rsi # 8-byte Reload movq %r12, %rdx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB1_22 # %bb.23: # in Loop: Header=BB1_21 Depth=1 movq 8(%rsp), %rdi movq %r15, %rsi movq %r12, %rdx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB1_22 # %bb.24: # in Loop: Header=BB1_21 Depth=1 movq %r14, %rdi movl $1, %esi movq %r13, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax movq 160(%rsp), %r15 # 8-byte Reload movq 152(%rsp), %r12 # 8-byte Reload jne .LBB1_26 # %bb.25: # in Loop: Header=BB1_21 Depth=1 movq 16(%rsp), %rdi movq 8(%rsp), %rsi movq 48(%rsp), %rdx movq 32(%rsp), %rcx # 8-byte Reload # kill: def $ecx killed $ecx killed $rcx xorl %r8d, %r8d callq _Z28__device_stub__matrixMultGPUPiS_S_ii .LBB1_26: # in Loop: Header=BB1_21 Depth=1 movq 8(%rsp), %rdi movq 88(%rsp), %rsi # 8-byte Reload movq 40(%rsp), %rdx # 8-byte Reload movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB1_22 # %bb.27: # in Loop: Header=BB1_21 Depth=1 movq %r14, %rdi movl $1, %esi movq %r13, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_29 # %bb.28: # in Loop: Header=BB1_21 Depth=1 movq 16(%rsp), %rdi movq 8(%rsp), %rsi movq 56(%rsp), %rdx movq 32(%rsp), %rcx # 8-byte Reload # kill: def $ecx killed $ecx killed $rcx xorl %r8d, %r8d callq _Z28__device_stub__matrixMultGPUPiS_S_ii .LBB1_29: # in Loop: Header=BB1_21 Depth=1 movq 16(%rsp), %rdi movq 144(%rsp), %rsi # 8-byte Reload movq 40(%rsp), %rbp # 8-byte Reload movq %rbp, %rdx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB1_22 # %bb.30: # in Loop: Header=BB1_21 Depth=1 movq 8(%rsp), %rdi movq %r12, %rsi movq %rbp, %rdx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB1_22 # %bb.31: # in Loop: Header=BB1_21 Depth=1 movq %r14, %rdi movl $1, %esi movq %r13, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_33 # %bb.32: # in Loop: Header=BB1_21 Depth=1 movq 16(%rsp), %rdi movq 8(%rsp), %rsi movq 48(%rsp), %rdx movq 32(%rsp), %rcx # 8-byte Reload # kill: def $ecx killed $ecx killed $rcx movl $1, %r8d callq _Z28__device_stub__matrixMultGPUPiS_S_ii .LBB1_33: # in Loop: Header=BB1_21 Depth=1 movq 8(%rsp), %rdi movq 80(%rsp), %rsi # 8-byte Reload movq 40(%rsp), %rdx # 8-byte Reload movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB1_22 # %bb.34: # in Loop: Header=BB1_21 Depth=1 movq %r14, %rdi movl $1, %esi movq %r13, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_36 # %bb.35: # in Loop: Header=BB1_21 Depth=1 movq 16(%rsp), %rdi movq 8(%rsp), %rsi movq 56(%rsp), %rdx movq 32(%rsp), %rcx # 8-byte Reload # kill: def $ecx killed $ecx killed $rcx movl $1, %r8d callq _Z28__device_stub__matrixMultGPUPiS_S_ii .LBB1_36: # in Loop: Header=BB1_21 Depth=1 movq 48(%rsp), %rsi movq 128(%rsp), %rdi # 8-byte Reload movq 40(%rsp), %rbp # 8-byte Reload movq %rbp, %rdx movl $2, %ecx callq hipMemcpy movq 48(%rsp), %rsi movq 120(%rsp), %rdi # 8-byte Reload movq %rbp, %rdx movl $2, %ecx callq hipMemcpy movq 16(%rsp), %rdi movq %r15, %rsi movq %rbp, %rdx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB1_22 # %bb.37: # in Loop: Header=BB1_21 Depth=1 movq 8(%rsp), %rdi movq 64(%rsp), %rsi # 8-byte Reload movq %rbp, %rdx movl $1, %ecx callq hipMemcpy testl %eax, %eax movq 136(%rsp), %r15 # 8-byte Reload jne .LBB1_22 # %bb.38: # in Loop: Header=BB1_21 Depth=1 movq %r14, %rdi movl $1, %esi movq %r13, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_40 # %bb.39: # in Loop: Header=BB1_21 Depth=1 movq 16(%rsp), %rdi movq 8(%rsp), %rsi movq 48(%rsp), %rdx movq 32(%rsp), %rcx # 8-byte Reload # kill: def $ecx killed $ecx killed $rcx xorl %r8d, %r8d callq _Z28__device_stub__matrixMultGPUPiS_S_ii .LBB1_40: # in Loop: Header=BB1_21 Depth=1 movq 8(%rsp), %rdi movq 88(%rsp), %rsi # 8-byte Reload movq 40(%rsp), %rdx # 8-byte Reload movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB1_22 # %bb.41: # in Loop: Header=BB1_21 Depth=1 movq %r14, %rdi movl $1, %esi movq %r13, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_43 # %bb.42: # in Loop: Header=BB1_21 Depth=1 movq 16(%rsp), %rdi movq 8(%rsp), %rsi movq 56(%rsp), %rdx movq 32(%rsp), %rcx # 8-byte Reload # kill: def $ecx killed $ecx killed $rcx xorl %r8d, %r8d callq _Z28__device_stub__matrixMultGPUPiS_S_ii .LBB1_43: # in Loop: Header=BB1_21 Depth=1 movq 16(%rsp), %rdi movq %r15, %rsi movq 40(%rsp), %r15 # 8-byte Reload movq %r15, %rdx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB1_22 # %bb.44: # in Loop: Header=BB1_21 Depth=1 movq 8(%rsp), %rdi movq %r12, %rsi movq %r15, %rdx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB1_22 # %bb.45: # in Loop: Header=BB1_21 Depth=1 movq %r15, %r12 movq %r14, %rdi movl $1, %esi movq %r13, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax movq 80(%rsp), %r15 # 8-byte Reload jne .LBB1_47 # %bb.46: # in Loop: Header=BB1_21 Depth=1 movq 16(%rsp), %rdi movq 8(%rsp), %rsi movq 48(%rsp), %rdx movq 32(%rsp), %rcx # 8-byte Reload # kill: def $ecx killed $ecx killed $rcx movl $1, %r8d callq _Z28__device_stub__matrixMultGPUPiS_S_ii .LBB1_47: # in Loop: Header=BB1_21 Depth=1 movq 8(%rsp), %rdi movq %r15, %rsi movq %r12, %rdx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB1_22 # %bb.48: # in Loop: Header=BB1_21 Depth=1 movq %r14, %rdi movl $1, %esi movq %r13, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax movq 64(%rsp), %r15 # 8-byte Reload jne .LBB1_50 # %bb.49: # in Loop: Header=BB1_21 Depth=1 movq 16(%rsp), %rdi movq 8(%rsp), %rsi movq 56(%rsp), %rdx movq 32(%rsp), %rcx # 8-byte Reload # kill: def $ecx killed $ecx killed $rcx movl $1, %r8d callq _Z28__device_stub__matrixMultGPUPiS_S_ii .LBB1_50: # in Loop: Header=BB1_21 Depth=1 movq 48(%rsp), %rsi movq 112(%rsp), %rdi # 8-byte Reload movq %r12, %rdx movl $2, %ecx callq hipMemcpy movq 56(%rsp), %rsi movq 104(%rsp), %rdi # 8-byte Reload movq %r12, %rdx movl $2, %ecx callq hipMemcpy decl %ebx jne .LBB1_21 # %bb.51: movq 176(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movq 176(%rsp), %rdi callq hipEventSynchronize movq 200(%rsp), %rsi movq 176(%rsp), %rdx leaq 340(%rsp), %rbx movq %rbx, %rdi callq hipEventElapsedTime cvtss2sd (%rbx), %xmm0 movl $.L.str.9, %edi movl $10, %esi movb $1, %al callq printf movslq 28(%rsp), %rax cmpb $0, 72(%rsp) # 1-byte Folded Reload jne .LBB1_56 # %bb.52: # %.preheader.lr.ph movl 32(%rsp), %ecx # 4-byte Reload movq 184(%rsp), %r12 # 8-byte Reload leaq (%r12,%rcx,4), %rdx leaq (,%rax,4), %rsi leaq 4(,%rax,4), %rdi imulq %rcx, %rdi addq %r12, %rdi movq %rcx, %r8 imulq %rax, %r8 leaq (%r12,%r8,4), %r8 leaq (,%rcx,4), %r9 xorl %r10d, %r10d movq 128(%rsp), %r11 # 8-byte Reload movq 120(%rsp), %rbx # 8-byte Reload movq 112(%rsp), %r14 # 8-byte Reload movq 104(%rsp), %r15 # 8-byte Reload .LBB1_53: # %.preheader # =>This Loop Header: Depth=1 # Child Loop BB1_54 Depth 2 xorl %r13d, %r13d .LBB1_54: # Parent Loop BB1_53 Depth=1 # => This Inner Loop Header: Depth=2 movl (%r11,%r13,4), %ebp movl %ebp, (%r12,%r13,4) movl (%rbx,%r13,4), %ebp movl %ebp, (%rdx,%r13,4) movl (%r14,%r13,4), %ebp movl %ebp, (%r8,%r13,4) movl (%r15,%r13,4), %ebp movl %ebp, (%rdi,%r13,4) incq %r13 cmpq %r13, %rcx jne .LBB1_54 # %bb.55: # in Loop: Header=BB1_53 Depth=1 incq %r10 addq %rsi, %rdi addq %rsi, %r8 addq %rsi, %rdx addq %rsi, %r12 addq %r9, %r15 addq %r9, %r14 addq %r9, %rbx addq %r9, %r11 cmpq %rcx, %r10 jne .LBB1_53 .LBB1_56: # %._crit_edge401 leal (%rax,%rax,2), %eax cltq movq 184(%rsp), %r14 # 8-byte Reload movl (%r14,%rax,4), %esi movl $.L.str.10, %edi xorl %eax, %eax callq printf movl 28(%rsp), %eax movl %eax, %ecx shrl $31, %ecx addl %eax, %ecx sarl %ecx movslq %ecx, %rax movl (%r14,%rax,4), %esi movl $.L.str.10, %edi xorl %eax, %eax callq printf movslq 28(%rsp), %rax movl 4(%r14,%rax,4), %ebx decl %eax xorps %xmm0, %xmm0 cvtsi2sd %eax, %xmm0 movsd .LCPI1_1(%rip), %xmm1 # xmm1 = mem[0],zero callq pow addsd %xmm0, %xmm0 movl 28(%rsp), %eax leal -1(%rax), %ecx xorps %xmm1, %xmm1 cvtsi2sd %ecx, %xmm1 mulsd %xmm1, %xmm1 mulsd .LCPI1_1(%rip), %xmm1 cvtsi2sd %eax, %xmm2 addsd %xmm0, %xmm1 addsd %xmm1, %xmm2 addsd .LCPI1_2(%rip), %xmm2 divsd .LCPI1_3(%rip), %xmm2 cvttsd2si %xmm2, %edx movl $.L.str.11, %edi movl %ebx, %esi xorl %eax, %eax callq printf movq 96(%rsp), %rdi # 8-byte Reload callq free movq 160(%rsp), %rdi # 8-byte Reload callq free movq 136(%rsp), %rdi # 8-byte Reload callq free movq 168(%rsp), %rdi # 8-byte Reload callq free movq 144(%rsp), %rdi # 8-byte Reload callq free movq 88(%rsp), %rdi # 8-byte Reload callq free movq 152(%rsp), %rdi # 8-byte Reload callq free movq 80(%rsp), %rdi # 8-byte Reload callq free movq 64(%rsp), %rdi # 8-byte Reload callq free movq 112(%rsp), %rdi # 8-byte Reload callq free movq 104(%rsp), %rdi # 8-byte Reload callq free movq 128(%rsp), %rdi # 8-byte Reload callq free movq 120(%rsp), %rdi # 8-byte Reload callq free movq 192(%rsp), %rdi # 8-byte Reload callq free movq %r14, %rdi callq free movq 16(%rsp), %rdi callq hipFree movq 8(%rsp), %rdi callq hipFree movq 48(%rsp), %rdi callq hipFree movq 56(%rsp), %rdi callq hipFree xorl %eax, %eax addq $344, %rsp # imm = 0x158 .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB1_22: .cfi_def_cfa_offset 400 movl $.Lstr.14, %edi .LBB1_3: callq puts@PLT movl $1, %edi callq exit .LBB1_14: movl $.Lstr.18, %edi jmp .LBB1_3 .LBB1_2: movl $.Lstr.19, %edi jmp .LBB1_3 .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z13matrixMultGPUPiS_S_ii, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z13matrixMultGPUPiS_S_ii,@object # @_Z13matrixMultGPUPiS_S_ii .section .rodata,"a",@progbits .globl _Z13matrixMultGPUPiS_S_ii .p2align 3, 0x0 _Z13matrixMultGPUPiS_S_ii: .quad _Z28__device_stub__matrixMultGPUPiS_S_ii .size _Z13matrixMultGPUPiS_S_ii, 8 .type .L.str.1,@object # @.str.1 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.1: .asciz "%d" .size .L.str.1, 3 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz "Se va a realizar la suma con %d bloques y %d hilos\n" .size .L.str.6, 52 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz "Se va a realizar %d iteraciones de matrices %dx%d\n" .size .L.str.7, 51 .type .L.str.9,@object # @.str.9 .L.str.9: .asciz "El tiempo tomado para %d iteraciones fue de %3.5f ms\n" .size .L.str.9, 54 .type .L.str.10,@object # @.str.10 .L.str.10: .asciz "Por ejemplo %d deberia ser 0\n" .size .L.str.10, 30 .type .L.str.11,@object # @.str.11 .L.str.11: .asciz "Por ejemplo %d deberia ser %d\n" .size .L.str.11, 31 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z13matrixMultGPUPiS_S_ii" .size .L__unnamed_1, 26 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "Ingrese el tamano deseado para las matrices:" .size .Lstr, 45 .type .Lstr.1,@object # @str.1 .Lstr.1: .asciz "Creando espacio e inicializando matrices..." .size .Lstr.1, 44 .type .Lstr.2,@object # @str.2 .Lstr.2: .asciz "Asignacion de memoria correcta" .size .Lstr.2, 31 .type .Lstr.14,@object # @str.14 .Lstr.14: .asciz "#########\nHubo un problema en la copia de memoria a la GPU\n#########" .size .Lstr.14, 69 .type .Lstr.18,@object # @str.18 .Lstr.18: .asciz "########\nHubo un problema en la asignacion de memoria en la GPU\n########" .size .Lstr.18, 73 .type .Lstr.19,@object # @str.19 .Lstr.19: .asciz "El tama\303\261o debe ser mayor a dos y par" .size .Lstr.19, 38 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z28__device_stub__matrixMultGPUPiS_S_ii .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z13matrixMultGPUPiS_S_ii .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z13matrixMultGPUPiS_S_ii ; -- Begin function _Z13matrixMultGPUPiS_S_ii .globl _Z13matrixMultGPUPiS_S_ii .p2align 8 .type _Z13matrixMultGPUPiS_S_ii,@function _Z13matrixMultGPUPiS_S_ii: ; @_Z13matrixMultGPUPiS_S_ii ; %bb.0: s_clause 0x1 s_load_b32 s4, s[0:1], 0x2c s_load_b64 s[2:3], s[0:1], 0x18 v_and_b32_e32 v2, 0x3ff, v0 v_bfe_u32 v3, v0, 10, 10 s_waitcnt lgkmcnt(0) s_lshr_b32 s5, s4, 16 s_and_b32 s4, s4, 0xffff s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mad_u64_u32 v[0:1], null, s14, s4, v[2:3] v_mad_u64_u32 v[1:2], null, s15, s5, v[3:4] s_mov_b32 s4, exec_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_max_i32_e32 v2, v0, v1 v_cmpx_gt_i32_e64 s2, v2 s_cbranch_execz .LBB0_8 ; %bb.1: ; %.preheader s_clause 0x1 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[0:1], s[0:1], 0x10 s_cmp_lt_i32 s2, 1 s_cbranch_scc1 .LBB0_4 ; %bb.2: ; %.lr.ph v_mul_lo_u32 v2, v1, s2 v_mov_b32_e32 v5, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v3, 31, v2 v_lshlrev_b64 v[3:4], 2, v[2:3] v_mov_b32_e32 v2, 0 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v3, vcc_lo, s4, v3 v_add_co_ci_u32_e32 v4, vcc_lo, s5, v4, vcc_lo s_mov_b32 s4, s2 .LBB0_3: ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) v_ashrrev_i32_e32 v6, 31, v5 s_add_i32 s4, s4, -1 s_cmp_lg_u32 s4, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[6:7], 2, v[5:6] v_add_co_u32 v6, vcc_lo, s6, v6 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, s7, v7, vcc_lo global_load_b32 v8, v[3:4], off global_load_b32 v9, v[6:7], off s_waitcnt vmcnt(0) v_mad_u64_u32 v[6:7], null, v9, v8, v[2:3] v_add_co_u32 v3, vcc_lo, v3, 4 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v4, vcc_lo s_delay_alu instid0(VALU_DEP_3) v_dual_mov_b32 v2, v6 :: v_dual_add_nc_u32 v5, s2, v5 s_cbranch_scc1 .LBB0_3 s_branch .LBB0_5 .LBB0_4: v_mov_b32_e32 v2, 0 .LBB0_5: ; %._crit_edge v_mad_u64_u32 v[3:4], null, v1, s2, v[0:1] s_cmp_eq_u32 s3, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v4, 31, v3 v_lshlrev_b64 v[0:1], 2, v[3:4] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, s0, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo s_cbranch_scc1 .LBB0_7 ; %bb.6: global_load_b32 v3, v[0:1], off s_waitcnt vmcnt(0) v_add_nc_u32_e32 v2, v3, v2 .LBB0_7: global_store_b32 v[0:1], v2, off s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv .LBB0_8: s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z13matrixMultGPUPiS_S_ii .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 288 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 10 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z13matrixMultGPUPiS_S_ii, .Lfunc_end0-_Z13matrixMultGPUPiS_S_ii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 384 ; NumSgprs: 18 ; NumVgprs: 10 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 10 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: hidden_block_count_x - .offset: 36 .size: 4 .value_kind: hidden_block_count_y - .offset: 40 .size: 4 .value_kind: hidden_block_count_z - .offset: 44 .size: 2 .value_kind: hidden_group_size_x - .offset: 46 .size: 2 .value_kind: hidden_group_size_y - .offset: 48 .size: 2 .value_kind: hidden_group_size_z - .offset: 50 .size: 2 .value_kind: hidden_remainder_x - .offset: 52 .size: 2 .value_kind: hidden_remainder_y - .offset: 54 .size: 2 .value_kind: hidden_remainder_z - .offset: 72 .size: 8 .value_kind: hidden_global_offset_x - .offset: 80 .size: 8 .value_kind: hidden_global_offset_y - .offset: 88 .size: 8 .value_kind: hidden_global_offset_z - .offset: 96 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 288 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z13matrixMultGPUPiS_S_ii .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z13matrixMultGPUPiS_S_ii.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 10 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
cfb1c799b0a98f0bf7e51ff332839589fe3a8b93
#pragma once #include "Vector3.cuh.cu" #include "Ray.cuh.cu" namespace RayTracing { class Plane { protected: Point3 m_A, m_B, m_C; Vector3 m_normal; float m_D; public: Plane( const Vector3 &A, const Vector3 &B, const Vector3 &C, const Point3 &origin ) : m_A(A + origin), m_B(B + origin), m_C(C + origin) { m_normal = (m_B - m_A).Cross((m_C - m_A)).UnitVector(); m_D = m_A.Dot(m_normal); } __host__ __device__ float PlanePoint(const Ray &ray) const { return (m_D - m_normal.Dot(ray.origin)) / m_normal.Dot(ray.direction); } }; } // namespace RayTracing
.file "tmpxft_0034cb3d_00000000-6_Plane.cuh.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB3657: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE3657: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB3680: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT movq %rax, %rdi movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE3680: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89
#pragma once #include <hip/hip_runtime.h> #include "Vector3.cuh.cu" #include "Ray.cuh.cu" namespace RayTracing { class Plane { protected: Point3 m_A, m_B, m_C; Vector3 m_normal; float m_D; public: Plane( const Vector3 &A, const Vector3 &B, const Vector3 &C, const Point3 &origin ) : m_A(A + origin), m_B(B + origin), m_C(C + origin) { m_normal = (m_B - m_A).Cross((m_C - m_A)).UnitVector(); m_D = m_A.Dot(m_normal); } __host__ __device__ float PlanePoint(const Ray &ray) const { return (m_D - m_normal.Dot(ray.origin)) / m_normal.Dot(ray.direction); } }; } // namespace RayTracing
.text .file "Plane.cuh.hip" # Start of file scope inline assembly .globl _ZSt21ios_base_library_initv # End of file scope inline assembly .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_
.text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .amdgpu_metadata --- amdhsa.kernels: [] amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
bd5ca2d6a1e86e7f41707ce2f4991d70cffb56c1
#include <stdio.h> #include <stdlib.h> #include <cuda.h> #include <assert.h> //#include <time.h> #define N 2 __global__ void MoreSums(int *a, int *b, int *c){ c[blockIdx.x] = a[blockIdx.x] + b[blockIdx.x]; }
.file "tmpxft_0039b241_00000000-6_main.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2029: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2029: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z31__device_stub__Z8MoreSumsPiS_S_PiS_S_ .type _Z31__device_stub__Z8MoreSumsPiS_S_PiS_S_, @function _Z31__device_stub__Z8MoreSumsPiS_S_PiS_S_: .LFB2051: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rdx, 8(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 8(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z8MoreSumsPiS_S_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L2: movq 120(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2051: .size _Z31__device_stub__Z8MoreSumsPiS_S_PiS_S_, .-_Z31__device_stub__Z8MoreSumsPiS_S_PiS_S_ .globl _Z8MoreSumsPiS_S_ .type _Z8MoreSumsPiS_S_, @function _Z8MoreSumsPiS_S_: .LFB2052: .cfi_startproc endbr64 jmp _Z31__device_stub__Z8MoreSumsPiS_S_PiS_S_ .cfi_endproc .LFE2052: .size _Z8MoreSumsPiS_S_, .-_Z8MoreSumsPiS_S_ .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z8MoreSumsPiS_S_" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2054: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z8MoreSumsPiS_S_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2054: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z8MoreSumsPiS_S_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */ /* 0x000e220000002500 */ /*0020*/ MOV R7, 0x4 ; /* 0x0000000400077802 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0040*/ IMAD.WIDE.U32 R2, R6, R7, c[0x0][0x160] ; /* 0x0000580006027625 */ /* 0x001fc800078e0007 */ /*0050*/ IMAD.WIDE.U32 R4, R6.reuse, R7.reuse, c[0x0][0x168] ; /* 0x00005a0006047625 */ /* 0x0c0fe400078e0007 */ /*0060*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea8000c1e1900 */ /*0070*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea2000c1e1900 */ /*0080*/ IMAD.WIDE.U32 R6, R6, R7, c[0x0][0x170] ; /* 0x00005c0006067625 */ /* 0x000fe200078e0007 */ /*0090*/ IADD3 R9, R2, R5, RZ ; /* 0x0000000502097210 */ /* 0x004fca0007ffe0ff */ /*00a0*/ STG.E [R6.64], R9 ; /* 0x0000000906007986 */ /* 0x000fe2000c101904 */ /*00b0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00c0*/ BRA 0xc0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <stdio.h> #include <stdlib.h> #include <hip/hip_runtime.h> #include <assert.h> //#include <time.h> #define N 2 __global__ void MoreSums(int *a, int *b, int *c){ c[blockIdx.x] = a[blockIdx.x] + b[blockIdx.x]; }
.text .file "main.hip" .globl _Z23__device_stub__MoreSumsPiS_S_ # -- Begin function _Z23__device_stub__MoreSumsPiS_S_ .type _Z23__device_stub__MoreSumsPiS_S_,@function _Z23__device_stub__MoreSumsPiS_S_: # @_Z23__device_stub__MoreSumsPiS_S_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z8MoreSumsPiS_S_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z23__device_stub__MoreSumsPiS_S_, .Lfunc_end0-_Z23__device_stub__MoreSumsPiS_S_ .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z8MoreSumsPiS_S_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z8MoreSumsPiS_S_,@object # @_Z8MoreSumsPiS_S_ .section .rodata,"a",@progbits .globl _Z8MoreSumsPiS_S_ .p2align 3, 0x0 _Z8MoreSumsPiS_S_: .quad _Z23__device_stub__MoreSumsPiS_S_ .size _Z8MoreSumsPiS_S_, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z8MoreSumsPiS_S_" .size .L__unnamed_1, 18 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z23__device_stub__MoreSumsPiS_S_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z8MoreSumsPiS_S_ .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z8MoreSumsPiS_S_ ; -- Begin function _Z8MoreSumsPiS_S_ .globl _Z8MoreSumsPiS_S_ .p2align 8 .type _Z8MoreSumsPiS_S_,@function _Z8MoreSumsPiS_S_: ; @_Z8MoreSumsPiS_S_ ; %bb.0: s_load_b128 s[4:7], s[0:1], 0x0 s_mov_b32 s2, s15 s_mov_b32 s3, 0 s_load_b64 s[0:1], s[0:1], 0x10 s_lshl_b64 s[2:3], s[2:3], 2 s_waitcnt lgkmcnt(0) s_add_u32 s4, s4, s2 s_addc_u32 s5, s5, s3 s_add_u32 s6, s6, s2 s_addc_u32 s7, s7, s3 s_load_b32 s4, s[4:5], 0x0 s_load_b32 s5, s[6:7], 0x0 s_waitcnt lgkmcnt(0) s_add_i32 s4, s5, s4 s_delay_alu instid0(SALU_CYCLE_1) v_dual_mov_b32 v0, 0 :: v_dual_mov_b32 v1, s4 s_add_u32 s0, s0, s2 s_addc_u32 s1, s1, s3 global_store_b32 v0, v1, s[0:1] s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z8MoreSumsPiS_S_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 24 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 2 .amdhsa_next_free_sgpr 16 .amdhsa_reserve_vcc 0 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z8MoreSumsPiS_S_, .Lfunc_end0-_Z8MoreSumsPiS_S_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 112 ; NumSgprs: 16 ; NumVgprs: 2 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 1 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 16 ; NumVGPRsForWavesPerEU: 2 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 24 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z8MoreSumsPiS_S_ .private_segment_fixed_size: 0 .sgpr_count: 16 .sgpr_spill_count: 0 .symbol: _Z8MoreSumsPiS_S_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 2 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
a0dac4ce3a7ddcf5435354c57ead3a601a5034a4
#include <stdio.h> #include <stdlib.h> #include <math.h> __global__ void vector_add(float *a, float *b, float *c, int n) { int tid = blockIdx.x * blockDim.x + threadIdx.x; if(tid < n) c[tid] = a[tid] + b[tid]; } int main( int argc, char* argv[] ) { cudaEvent_t start,stop; float elapsedTime; cudaEventCreate(&start); cudaEventCreate(&stop); if(argc < 2) { printf("need exactly 1 argument\n"); return 0; } int vector_size = atoi(argv[1]); float* host_a = (float*)malloc(sizeof(float) * vector_size); float* host_b = (float*)malloc(sizeof(float) * vector_size); float* host_c = (float*)malloc(sizeof(float) * vector_size); float* device_a; float* device_b; float* device_c; cudaMalloc(&device_a, sizeof(float)*vector_size); cudaMalloc(&device_b, sizeof(float)*vector_size); cudaMalloc(&device_c, sizeof(float)*vector_size); int i; for(i=0; i<vector_size; i++) { host_a[i] = 1; host_b[i] = 1; //host_a[i] = rand() % vector_size; //host_b[i] = rand() % vector_size; } cudaEventRecord(start,0); cudaMemcpy( device_a, host_a, sizeof(float)*vector_size, cudaMemcpyHostToDevice); cudaMemcpy( device_b, host_a, sizeof(float)*vector_size, cudaMemcpyHostToDevice); int block_size = 1024; int grid_size = vector_size / block_size; if(vector_size % block_size) { grid_size = grid_size + 1; } vector_add<<<grid_size, block_size>>>(device_a, device_b, device_c, vector_size); cudaMemcpy( host_c, device_c, sizeof(float)*vector_size, cudaMemcpyDeviceToHost); float sum = 0; for(i=0; i<vector_size; i++) { sum += host_c[i]; } cudaEventRecord(stop,0); cudaEventSynchronize(stop); cudaEventElapsedTime(&elapsedTime,start,stop); printf("%f\n", elapsedTime); cudaFree(device_a); cudaFree(device_b); cudaFree(device_c); free(host_a); free(host_b); free(host_c); return 0; }
.file "tmpxft_0034fbe8_00000000-6_vector_add.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z35__device_stub__Z10vector_addPfS_S_iPfS_S_i .type _Z35__device_stub__Z10vector_addPfS_S_iPfS_S_i, @function _Z35__device_stub__Z10vector_addPfS_S_iPfS_S_i: .LFB2052: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rsi, 16(%rsp) leaq 68(%rsp), %rsi movq %rdx, 8(%rsp) leaq 40(%rsp), %rdx movl %ecx, 4(%rsp) leaq 48(%rsp), %rcx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 64(%rsp) movq %rax, 104(%rsp) leaq 16(%rsp), %rax movq %rax, 112(%rsp) leaq 8(%rsp), %rax movq %rax, 120(%rsp) leaq 4(%rsp), %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _Z10vector_addPfS_S_i(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L2: movq 136(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z35__device_stub__Z10vector_addPfS_S_iPfS_S_i, .-_Z35__device_stub__Z10vector_addPfS_S_iPfS_S_i .globl _Z10vector_addPfS_S_i .type _Z10vector_addPfS_S_i, @function _Z10vector_addPfS_S_i: .LFB2053: .cfi_startproc endbr64 jmp _Z35__device_stub__Z10vector_addPfS_S_iPfS_S_i .cfi_endproc .LFE2053: .size _Z10vector_addPfS_S_i, .-_Z10vector_addPfS_S_i .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "need exactly 1 argument\n" .LC2: .string "%f\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movl %edi, %ebp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %rsi, %rbx subq $80, %rsp .cfi_def_cfa_offset 128 movq %fs:40, %rax movq %rax, 72(%rsp) xorl %eax, %eax leaq 8(%rsp), %rdi call cudaEventCreate@PLT leaq 16(%rsp), %rdi call cudaEventCreate@PLT decl %ebp jg .L9 leaq .LC0(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L10 .L9: movq 8(%rbx), %rdi call atoi@PLT movslq %eax, %rbx movq %rbx, %rbp salq $2, %rbx movq %rbx, %rdi call malloc@PLT movq %rbx, %rdi movq %rax, %r12 call malloc@PLT movq %rbx, %rdi movq %rax, %r14 call malloc@PLT leaq 24(%rsp), %rdi movq %rbx, %rsi movq %rax, %r13 call cudaMalloc@PLT leaq 32(%rsp), %rdi movq %rbx, %rsi call cudaMalloc@PLT leaq 40(%rsp), %rdi movq %rbx, %rsi call cudaMalloc@PLT movss .LC1(%rip), %xmm0 xorl %eax, %eax .L11: cmpl %eax, %ebp jle .L19 movss %xmm0, (%r12,%rax,4) movss %xmm0, (%r14,%rax,4) incq %rax jmp .L11 .L19: movq 8(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movq 24(%rsp), %rdi movq %rbx, %rdx movq %r12, %rsi movl $1, %ecx call cudaMemcpy@PLT movq 32(%rsp), %rdi movq %rbx, %rdx movq %r12, %rsi movl $1, %ecx call cudaMemcpy@PLT movl %ebp, %eax movl $1024, %ecx movl $1, 68(%rsp) cltd idivl %ecx movl %ebp, %edx movl $1, %ecx andl $1023, %edx cmpl $1, %edx movl $4194305, %edx sbbl $-1, %eax salq $10, %rdx xorl %r9d, %r9d xorl %r8d, %r8d movl %eax, 48(%rsp) movabsq $4294967297, %rax movq %rax, 52(%rsp) movq 48(%rsp), %rdi movl 56(%rsp), %esi movq %rdx, 60(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L14 movq 40(%rsp), %rdx movq 32(%rsp), %rsi movl %ebp, %ecx movq 24(%rsp), %rdi call _Z35__device_stub__Z10vector_addPfS_S_iPfS_S_i .L14: movq 40(%rsp), %rsi movl $2, %ecx movq %rbx, %rdx movq %r13, %rdi call cudaMemcpy@PLT movq 16(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movq 16(%rsp), %rdi call cudaEventSynchronize@PLT movq 16(%rsp), %rdx movq 8(%rsp), %rsi leaq 60(%rsp), %rdi call cudaEventElapsedTime@PLT leaq .LC2(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd 60(%rsp), %xmm0 call __printf_chk@PLT movq 24(%rsp), %rdi call cudaFree@PLT movq 32(%rsp), %rdi call cudaFree@PLT movq 40(%rsp), %rdi call cudaFree@PLT movq %r12, %rdi call free@PLT movq %r14, %rdi call free@PLT movq %r13, %rdi call free@PLT .L10: movq 72(%rsp), %rax subq %fs:40, %rax je .L15 call __stack_chk_fail@PLT .L15: addq $80, %rsp .cfi_def_cfa_offset 48 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC3: .string "_Z10vector_addPfS_S_i" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC3(%rip), %rdx movq %rax, %rdi leaq _Z10vector_addPfS_S_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC1: .long 1065353216 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z10vector_addPfS_S_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0030*/ IMAD R6, R6, c[0x0][0x0], R3 ; /* 0x0000000006067a24 */ /* 0x001fca00078e0203 */ /*0040*/ ISETP.GE.AND P0, PT, R6, c[0x0][0x178], PT ; /* 0x00005e0006007a0c */ /* 0x000fda0003f06270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ MOV R7, 0x4 ; /* 0x0000000400077802 */ /* 0x000fe20000000f00 */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0080*/ IMAD.WIDE R4, R6, R7, c[0x0][0x168] ; /* 0x00005a0006047625 */ /* 0x000fc800078e0207 */ /*0090*/ IMAD.WIDE R2, R6.reuse, R7.reuse, c[0x0][0x160] ; /* 0x0000580006027625 */ /* 0x0c0fe400078e0207 */ /*00a0*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea8000c1e1900 */ /*00b0*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea2000c1e1900 */ /*00c0*/ IMAD.WIDE R6, R6, R7, c[0x0][0x170] ; /* 0x00005c0006067625 */ /* 0x000fe200078e0207 */ /*00d0*/ FADD R9, R4, R3 ; /* 0x0000000304097221 */ /* 0x004fca0000000000 */ /*00e0*/ STG.E [R6.64], R9 ; /* 0x0000000906007986 */ /* 0x000fe2000c101904 */ /*00f0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0100*/ BRA 0x100; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> #include <stdlib.h> #include <math.h> __global__ void vector_add(float *a, float *b, float *c, int n) { int tid = blockIdx.x * blockDim.x + threadIdx.x; if(tid < n) c[tid] = a[tid] + b[tid]; } int main( int argc, char* argv[] ) { hipEvent_t start,stop; float elapsedTime; hipEventCreate(&start); hipEventCreate(&stop); if(argc < 2) { printf("need exactly 1 argument\n"); return 0; } int vector_size = atoi(argv[1]); float* host_a = (float*)malloc(sizeof(float) * vector_size); float* host_b = (float*)malloc(sizeof(float) * vector_size); float* host_c = (float*)malloc(sizeof(float) * vector_size); float* device_a; float* device_b; float* device_c; hipMalloc(&device_a, sizeof(float)*vector_size); hipMalloc(&device_b, sizeof(float)*vector_size); hipMalloc(&device_c, sizeof(float)*vector_size); int i; for(i=0; i<vector_size; i++) { host_a[i] = 1; host_b[i] = 1; //host_a[i] = rand() % vector_size; //host_b[i] = rand() % vector_size; } hipEventRecord(start,0); hipMemcpy( device_a, host_a, sizeof(float)*vector_size, hipMemcpyHostToDevice); hipMemcpy( device_b, host_a, sizeof(float)*vector_size, hipMemcpyHostToDevice); int block_size = 1024; int grid_size = vector_size / block_size; if(vector_size % block_size) { grid_size = grid_size + 1; } vector_add<<<grid_size, block_size>>>(device_a, device_b, device_c, vector_size); hipMemcpy( host_c, device_c, sizeof(float)*vector_size, hipMemcpyDeviceToHost); float sum = 0; for(i=0; i<vector_size; i++) { sum += host_c[i]; } hipEventRecord(stop,0); hipEventSynchronize(stop); hipEventElapsedTime(&elapsedTime,start,stop); printf("%f\n", elapsedTime); hipFree(device_a); hipFree(device_b); hipFree(device_c); free(host_a); free(host_b); free(host_c); return 0; }
.text .file "vector_add.hip" .globl _Z25__device_stub__vector_addPfS_S_i # -- Begin function _Z25__device_stub__vector_addPfS_S_i .type _Z25__device_stub__vector_addPfS_S_i,@function _Z25__device_stub__vector_addPfS_S_i: # @_Z25__device_stub__vector_addPfS_S_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z10vector_addPfS_S_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z25__device_stub__vector_addPfS_S_i, .Lfunc_end0-_Z25__device_stub__vector_addPfS_S_i .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $48, %rsp .cfi_def_cfa_offset 96 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %rbx movl %edi, %ebp leaq 32(%rsp), %rdi callq hipEventCreate leaq 24(%rsp), %rdi callq hipEventCreate cmpl $1, %ebp jg .LBB1_2 # %bb.1: movl $.Lstr, %edi callq puts@PLT jmp .LBB1_8 .LBB1_2: movq 8(%rbx), %rdi callq atoi movl %eax, %r12d movslq %eax, %r15 shlq $2, %r15 movq %r15, %rdi callq malloc movq %rax, %rbx movq %r15, %rdi callq malloc movq %rax, %r14 leaq 16(%rsp), %rdi movq %r15, %rsi callq hipMalloc leaq 8(%rsp), %rdi movq %r15, %rsi callq hipMalloc movq %rsp, %rdi movq %r15, %rsi callq hipMalloc testl %r12d, %r12d jle .LBB1_5 # %bb.3: # %.lr.ph.preheader movl %r12d, %eax xorl %ecx, %ecx .LBB1_4: # %.lr.ph # =>This Inner Loop Header: Depth=1 movl $1065353216, (%rbx,%rcx,4) # imm = 0x3F800000 incq %rcx cmpq %rcx, %rax jne .LBB1_4 .LBB1_5: # %._crit_edge movq 32(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movq 16(%rsp), %rdi movq %rbx, %rsi movq %r15, %rdx movl $1, %ecx callq hipMemcpy movq 8(%rsp), %rdi movq %rbx, %rsi movq %r15, %rdx movl $1, %ecx callq hipMemcpy movl $1023, %eax # imm = 0x3FF leal (%r12,%rax), %edi testl %r12d, %r12d cmovnsl %r12d, %edi sarl $10, %edi andl %r12d, %eax cmpl $1, %eax sbbl $-1, %edi btsq $32, %rdi movabsq $4294967296, %rdx # imm = 0x100000000 orq $1024, %rdx # imm = 0x400 movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_7 # %bb.6: movq 16(%rsp), %rdi movq 8(%rsp), %rsi movq (%rsp), %rdx movl %r12d, %ecx callq _Z25__device_stub__vector_addPfS_S_i .LBB1_7: movq (%rsp), %rsi movq %r14, %rdi movq %r15, %rdx movl $2, %ecx callq hipMemcpy movq 24(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movq 24(%rsp), %rdi callq hipEventSynchronize movq 32(%rsp), %rsi movq 24(%rsp), %rdx leaq 44(%rsp), %r15 movq %r15, %rdi callq hipEventElapsedTime cvtss2sd (%r15), %xmm0 movl $.L.str.1, %edi movb $1, %al callq printf movq 16(%rsp), %rdi callq hipFree movq 8(%rsp), %rdi callq hipFree movq (%rsp), %rdi callq hipFree movq %rbx, %rdi callq free movq %r14, %rdi callq free .LBB1_8: xorl %eax, %eax addq $48, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z10vector_addPfS_S_i, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z10vector_addPfS_S_i,@object # @_Z10vector_addPfS_S_i .section .rodata,"a",@progbits .globl _Z10vector_addPfS_S_i .p2align 3, 0x0 _Z10vector_addPfS_S_i: .quad _Z25__device_stub__vector_addPfS_S_i .size _Z10vector_addPfS_S_i, 8 .type .L.str.1,@object # @.str.1 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.1: .asciz "%f\n" .size .L.str.1, 4 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z10vector_addPfS_S_i" .size .L__unnamed_1, 22 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "need exactly 1 argument" .size .Lstr, 24 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z25__device_stub__vector_addPfS_S_i .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z10vector_addPfS_S_i .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z10vector_addPfS_S_i ; -- Begin function _Z10vector_addPfS_S_i .globl _Z10vector_addPfS_S_i .p2align 8 .type _Z10vector_addPfS_S_i,@function _Z10vector_addPfS_S_i: ; @_Z10vector_addPfS_S_i ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x2c s_load_b32 s3, s[0:1], 0x18 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] s_mov_b32 s2, exec_lo v_cmpx_gt_i32_e64 s3, v1 s_cbranch_execz .LBB0_2 ; %bb.1: s_load_b128 s[4:7], s[0:1], 0x0 v_ashrrev_i32_e32 v2, 31, v1 s_load_b64 s[0:1], s[0:1], 0x10 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[1:2] s_waitcnt lgkmcnt(0) v_add_co_u32 v2, vcc_lo, s4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s5, v1, vcc_lo v_add_co_u32 v4, vcc_lo, s6, v0 v_add_co_ci_u32_e32 v5, vcc_lo, s7, v1, vcc_lo v_add_co_u32 v0, vcc_lo, s0, v0 global_load_b32 v2, v[2:3], off global_load_b32 v3, v[4:5], off v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo s_waitcnt vmcnt(0) v_add_f32_e32 v2, v2, v3 global_store_b32 v[0:1], v2, off .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z10vector_addPfS_S_i .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 288 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 6 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z10vector_addPfS_S_i, .Lfunc_end0-_Z10vector_addPfS_S_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 180 ; NumSgprs: 18 ; NumVgprs: 6 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 6 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: hidden_block_count_x - .offset: 36 .size: 4 .value_kind: hidden_block_count_y - .offset: 40 .size: 4 .value_kind: hidden_block_count_z - .offset: 44 .size: 2 .value_kind: hidden_group_size_x - .offset: 46 .size: 2 .value_kind: hidden_group_size_y - .offset: 48 .size: 2 .value_kind: hidden_group_size_z - .offset: 50 .size: 2 .value_kind: hidden_remainder_x - .offset: 52 .size: 2 .value_kind: hidden_remainder_y - .offset: 54 .size: 2 .value_kind: hidden_remainder_z - .offset: 72 .size: 8 .value_kind: hidden_global_offset_x - .offset: 80 .size: 8 .value_kind: hidden_global_offset_y - .offset: 88 .size: 8 .value_kind: hidden_global_offset_z - .offset: 96 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 288 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z10vector_addPfS_S_i .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z10vector_addPfS_S_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 6 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
e956a8148bd74ef1265753fdea58be3d28003ffa
#include "includes.h" __global__ void update_positions( const int size, const double position_step, const double* force_per_atom, const double* position_per_atom, double* position_per_atom_temp) { const int n = blockIdx.x * blockDim.x + threadIdx.x; if (n < size) { const double position_change = force_per_atom[n] * position_step; position_per_atom_temp[n] = position_per_atom[n] + position_change; } }
.file "tmpxft_002bd611_00000000-6_update_positions.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z44__device_stub__Z16update_positionsidPKdS0_PdidPKdS0_Pd .type _Z44__device_stub__Z16update_positionsidPKdS0_PdidPKdS0_Pd, @function _Z44__device_stub__Z16update_positionsidPKdS0_PdidPKdS0_Pd: .LFB2032: .cfi_startproc endbr64 subq $168, %rsp .cfi_def_cfa_offset 176 movl %edi, 44(%rsp) leaq 64(%rsp), %rdi movq %rsi, 24(%rsp) leaq 76(%rsp), %rsi movq %rdx, 16(%rsp) leaq 48(%rsp), %rdx movq %rcx, 8(%rsp) leaq 56(%rsp), %rcx movsd %xmm0, 32(%rsp) movq %fs:40, %rax movq %rax, 152(%rsp) xorl %eax, %eax leaq 44(%rsp), %rax movl $1, 72(%rsp) movq %rax, 112(%rsp) leaq 32(%rsp), %rax movq %rax, 120(%rsp) leaq 24(%rsp), %rax movq %rax, 128(%rsp) leaq 16(%rsp), %rax movq %rax, 136(%rsp) leaq 8(%rsp), %rax movq %rax, 144(%rsp) movabsq $4294967297, %rax movq %rax, 64(%rsp) movq %rax, 76(%rsp) movl $1, 84(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 56(%rsp) .cfi_def_cfa_offset 184 leaq _Z16update_positionsidPKdS0_Pd(%rip), %rdi pushq 56(%rsp) .cfi_def_cfa_offset 192 movq 92(%rsp), %rcx movl 100(%rsp), %r8d movq 80(%rsp), %rsi movl 88(%rsp), %edx leaq 128(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 184 popq %rdx .cfi_def_cfa_offset 176 .L2: movq 152(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $168, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z44__device_stub__Z16update_positionsidPKdS0_PdidPKdS0_Pd, .-_Z44__device_stub__Z16update_positionsidPKdS0_PdidPKdS0_Pd .globl _Z16update_positionsidPKdS0_Pd .type _Z16update_positionsidPKdS0_Pd, @function _Z16update_positionsidPKdS0_Pd: .LFB2033: .cfi_startproc endbr64 jmp _Z44__device_stub__Z16update_positionsidPKdS0_PdidPKdS0_Pd .cfi_endproc .LFE2033: .size _Z16update_positionsidPKdS0_Pd, .-_Z16update_positionsidPKdS0_Pd .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z16update_positionsidPKdS0_Pd" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z16update_positionsidPKdS0_Pd(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z16update_positionsidPKdS0_Pd .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R8, SR_CTAID.X ; /* 0x0000000000087919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0030*/ IMAD R8, R8, c[0x0][0x0], R3 ; /* 0x0000000008087a24 */ /* 0x001fca00078e0203 */ /*0040*/ ISETP.GE.AND P0, PT, R8, c[0x0][0x160], PT ; /* 0x0000580008007a0c */ /* 0x000fda0003f06270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ MOV R9, 0x8 ; /* 0x0000000800097802 */ /* 0x000fe20000000f00 */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0080*/ IMAD.WIDE R2, R8, R9, c[0x0][0x170] ; /* 0x00005c0008027625 */ /* 0x000fc800078e0209 */ /*0090*/ IMAD.WIDE R4, R8.reuse, R9.reuse, c[0x0][0x178] ; /* 0x00005e0008047625 */ /* 0x0c0fe400078e0209 */ /*00a0*/ LDG.E.64 R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea8000c1e1b00 */ /*00b0*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e1b00 */ /*00c0*/ IMAD.WIDE R8, R8, R9, c[0x0][0x180] ; /* 0x0000600008087625 */ /* 0x000fe200078e0209 */ /*00d0*/ DFMA R6, R2, c[0x0][0x168], R4 ; /* 0x00005a0002067a2b */ /* 0x004e0e0000000004 */ /*00e0*/ STG.E.64 [R8.64], R6 ; /* 0x0000000608007986 */ /* 0x001fe2000c101b04 */ /*00f0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0100*/ BRA 0x100; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __global__ void update_positions( const int size, const double position_step, const double* force_per_atom, const double* position_per_atom, double* position_per_atom_temp) { const int n = blockIdx.x * blockDim.x + threadIdx.x; if (n < size) { const double position_change = force_per_atom[n] * position_step; position_per_atom_temp[n] = position_per_atom[n] + position_change; } }
.text .file "update_positions.hip" .globl _Z31__device_stub__update_positionsidPKdS0_Pd # -- Begin function _Z31__device_stub__update_positionsidPKdS0_Pd .type _Z31__device_stub__update_positionsidPKdS0_Pd,@function _Z31__device_stub__update_positionsidPKdS0_Pd: # @_Z31__device_stub__update_positionsidPKdS0_Pd .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $144, %rsp .cfi_def_cfa_offset 192 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 12(%rsp), %rax movl %edi, (%rax) leaq 56(%rsp), %rdi movsd %xmm0, (%rdi) leaq 48(%rsp), %r8 movq %rsi, (%r8) leaq 40(%rsp), %rsi movq %rdx, (%rsi) leaq 32(%rsp), %rdx movq %rcx, (%rdx) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %r8, 16(%rbx) movq %rsi, 24(%rbx) movq %rdx, 32(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z16update_positionsidPKdS0_Pd, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $160, %rsp .cfi_adjust_cfa_offset -160 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z31__device_stub__update_positionsidPKdS0_Pd, .Lfunc_end0-_Z31__device_stub__update_positionsidPKdS0_Pd .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z16update_positionsidPKdS0_Pd, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z16update_positionsidPKdS0_Pd,@object # @_Z16update_positionsidPKdS0_Pd .section .rodata,"a",@progbits .globl _Z16update_positionsidPKdS0_Pd .p2align 3, 0x0 _Z16update_positionsidPKdS0_Pd: .quad _Z31__device_stub__update_positionsidPKdS0_Pd .size _Z16update_positionsidPKdS0_Pd, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z16update_positionsidPKdS0_Pd" .size .L__unnamed_1, 31 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z31__device_stub__update_positionsidPKdS0_Pd .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z16update_positionsidPKdS0_Pd .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z16update_positionsidPKdS0_Pd ; -- Begin function _Z16update_positionsidPKdS0_Pd .globl _Z16update_positionsidPKdS0_Pd .p2align 8 .type _Z16update_positionsidPKdS0_Pd,@function _Z16update_positionsidPKdS0_Pd: ; @_Z16update_positionsidPKdS0_Pd ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x34 s_load_b32 s3, s[0:1], 0x0 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] s_mov_b32 s2, exec_lo v_cmpx_gt_i32_e64 s3, v1 s_cbranch_execz .LBB0_2 ; %bb.1: s_load_b256 s[0:7], s[0:1], 0x8 v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 3, v[1:2] s_waitcnt lgkmcnt(0) v_add_co_u32 v2, vcc_lo, s2, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s3, v1, vcc_lo v_add_co_u32 v4, vcc_lo, s4, v0 v_add_co_ci_u32_e32 v5, vcc_lo, s5, v1, vcc_lo v_add_co_u32 v0, vcc_lo, s6, v0 global_load_b64 v[2:3], v[2:3], off global_load_b64 v[4:5], v[4:5], off v_add_co_ci_u32_e32 v1, vcc_lo, s7, v1, vcc_lo s_waitcnt vmcnt(0) v_fma_f64 v[2:3], v[2:3], s[0:1], v[4:5] global_store_b64 v[0:1], v[2:3], off .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z16update_positionsidPKdS0_Pd .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 296 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 6 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z16update_positionsidPKdS0_Pd, .Lfunc_end0-_Z16update_positionsidPKdS0_Pd ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 176 ; NumSgprs: 18 ; NumVgprs: 6 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 6 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 4 .value_kind: by_value - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 24 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 32 .size: 8 .value_kind: global_buffer - .offset: 40 .size: 4 .value_kind: hidden_block_count_x - .offset: 44 .size: 4 .value_kind: hidden_block_count_y - .offset: 48 .size: 4 .value_kind: hidden_block_count_z - .offset: 52 .size: 2 .value_kind: hidden_group_size_x - .offset: 54 .size: 2 .value_kind: hidden_group_size_y - .offset: 56 .size: 2 .value_kind: hidden_group_size_z - .offset: 58 .size: 2 .value_kind: hidden_remainder_x - .offset: 60 .size: 2 .value_kind: hidden_remainder_y - .offset: 62 .size: 2 .value_kind: hidden_remainder_z - .offset: 80 .size: 8 .value_kind: hidden_global_offset_x - .offset: 88 .size: 8 .value_kind: hidden_global_offset_y - .offset: 96 .size: 8 .value_kind: hidden_global_offset_z - .offset: 104 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 296 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z16update_positionsidPKdS0_Pd .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z16update_positionsidPKdS0_Pd.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 6 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
2d0e71c8ee1ff96fee236e1855b194dad49e923e
#include "includes.h" __global__ void calc_lut(int *lut, int * hist_in, int img_size, int nbr_bin){ __shared__ int shared_hist[256]; shared_hist[threadIdx.x] = hist_in[threadIdx.x]; __syncthreads(); int i, cdf, min, d; cdf = 0; min = 0; i = 0; while(min == 0){ min = shared_hist[i++]; } d = img_size - min; for(i = 0; i <= threadIdx.x; i ++){ //tha mporouse na ginei me prefix sum san veltistoipohsh FIXME cdf += shared_hist[i]; //lut[i] = (cdf - min)*(nbr_bin - 1)/d; } lut[threadIdx.x] = (int)(((float)cdf - min)*255/d + 0.5); if(lut[threadIdx.x] < 0){ lut[threadIdx.x] = 0; } }
.file "tmpxft_0027d747_00000000-6_calc_lut.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z31__device_stub__Z8calc_lutPiS_iiPiS_ii .type _Z31__device_stub__Z8calc_lutPiS_iiPiS_ii, @function _Z31__device_stub__Z8calc_lutPiS_iiPiS_ii: .LFB2032: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rsi, 16(%rsp) leaq 68(%rsp), %rsi movl %edx, 12(%rsp) leaq 40(%rsp), %rdx movl %ecx, 8(%rsp) leaq 48(%rsp), %rcx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 64(%rsp) movq %rax, 104(%rsp) leaq 16(%rsp), %rax movq %rax, 112(%rsp) leaq 12(%rsp), %rax movq %rax, 120(%rsp) leaq 8(%rsp), %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _Z8calc_lutPiS_ii(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L2: movq 136(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z31__device_stub__Z8calc_lutPiS_iiPiS_ii, .-_Z31__device_stub__Z8calc_lutPiS_iiPiS_ii .globl _Z8calc_lutPiS_ii .type _Z8calc_lutPiS_ii, @function _Z8calc_lutPiS_ii: .LFB2033: .cfi_startproc endbr64 jmp _Z31__device_stub__Z8calc_lutPiS_iiPiS_ii .cfi_endproc .LFE2033: .size _Z8calc_lutPiS_ii, .-_Z8calc_lutPiS_ii .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z8calc_lutPiS_ii" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z8calc_lutPiS_ii(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z8calc_lutPiS_ii .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */ /* 0x000e220000002100 */ /*0020*/ IMAD.MOV.U32 R5, RZ, RZ, 0x4 ; /* 0x00000004ff057424 */ /* 0x000fe200078e00ff */ /*0030*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fc60000000a00 */ /*0040*/ IMAD.WIDE.U32 R4, R2, R5, c[0x0][0x168] ; /* 0x00005a0002047625 */ /* 0x001fcc00078e0005 */ /*0050*/ LDG.E R5, [R4.64] ; /* 0x0000000604057981 */ /* 0x000ea2000c1e1900 */ /*0060*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fc60008000000 */ /*0070*/ STS [R2.X4], R5 ; /* 0x0000000502007388 */ /* 0x0041e80000004800 */ /*0080*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0090*/ USHF.L.U32 UR5, UR4, 0x2, URZ ; /* 0x0000000204057899 */ /* 0x000fe4000800063f */ /*00a0*/ UIADD3 UR4, UR4, 0x1, URZ ; /* 0x0000000104047890 */ /* 0x000fce000fffe03f */ /*00b0*/ LDS R21, [UR5] ; /* 0x00000005ff157984 */ /* 0x000e640008000800 */ /*00c0*/ ISETP.NE.AND P0, PT, R21, RZ, PT ; /* 0x000000ff1500720c */ /* 0x002fda0003f05270 */ /*00d0*/ @!P0 BRA 0x90 ; /* 0xffffffb000008947 */ /* 0x000fea000383ffff */ /*00e0*/ ISETP.GE.U32.AND P0, PT, R2.reuse, 0x3, PT ; /* 0x000000030200780c */ /* 0x040fe20003f06070 */ /*00f0*/ BSSY B1, 0x4f0 ; /* 0x000003f000017945 */ /* 0x000fe20003800000 */ /*0100*/ IADD3 R3, R2, 0x1, RZ ; /* 0x0000000102037810 */ /* 0x000fe20007ffe0ff */ /*0110*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fe400078e00ff */ /*0120*/ IMAD.MOV.U32 R20, RZ, RZ, RZ ; /* 0x000000ffff147224 */ /* 0x000fe200078e00ff */ /*0130*/ LOP3.LUT R3, R3, 0x3, RZ, 0xc0, !PT ; /* 0x0000000303037812 */ /* 0x000fce00078ec0ff */ /*0140*/ @!P0 BRA 0x4e0 ; /* 0x0000039000008947 */ /* 0x000fea0003800000 */ /*0150*/ IMAD.IADD R23, R2, 0x1, -R3 ; /* 0x0000000102177824 */ /* 0x000fe200078e0a03 */ /*0160*/ BSSY B0, 0x460 ; /* 0x000002f000007945 */ /* 0x000fe20003800000 */ /*0170*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fe400078e00ff */ /*0180*/ IMAD.MOV.U32 R22, RZ, RZ, RZ ; /* 0x000000ffff167224 */ /* 0x000fe200078e00ff */ /*0190*/ ISETP.GT.AND P0, PT, R23, -0x1, PT ; /* 0xffffffff1700780c */ /* 0x000fda0003f04270 */ /*01a0*/ @!P0 BRA 0x450 ; /* 0x000002a000008947 */ /* 0x000fea0003800000 */ /*01b0*/ IADD3 R4, R23, 0x1, RZ ; /* 0x0000000117047810 */ /* 0x000fe20007ffe0ff */ /*01c0*/ BSSY B2, 0x330 ; /* 0x0000016000027945 */ /* 0x000fe20003800000 */ /*01d0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*01e0*/ ISETP.GT.AND P1, PT, R4, 0xc, PT ; /* 0x0000000c0400780c */ /* 0x000fda0003f24270 */ /*01f0*/ @!P1 BRA 0x320 ; /* 0x0000012000009947 */ /* 0x000fea0003800000 */ /*0200*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0210*/ LDS.128 R4, [R22] ; /* 0x0000000016047984 */ /* 0x001e220000000c00 */ /*0220*/ IADD3 R23, R23, -0x10, RZ ; /* 0xfffffff017177810 */ /* 0x000fe40007ffe0ff */ /*0230*/ IADD3 R20, R20, 0x10, RZ ; /* 0x0000001014147810 */ /* 0x000fe20007ffe0ff */ /*0240*/ LDS.128 R8, [R22+0x10] ; /* 0x0000100016087984 */ /* 0x000e620000000c00 */ /*0250*/ ISETP.GT.AND P1, PT, R23, 0xb, PT ; /* 0x0000000b1700780c */ /* 0x000fc60003f24270 */ /*0260*/ LDS.128 R12, [R22+0x20] ; /* 0x00002000160c7984 */ /* 0x000ea80000000c00 */ /*0270*/ LDS.128 R16, [R22+0x30] ; /* 0x0000300016107984 */ /* 0x0007240000000c00 */ /*0280*/ IADD3 R22, R22, 0x40, RZ ; /* 0x0000004016167810 */ /* 0x008fe40007ffe0ff */ /*0290*/ IADD3 R4, R5, R4, R0 ; /* 0x0000000405047210 */ /* 0x001fc80007ffe000 */ /*02a0*/ IADD3 R4, R7, R6, R4 ; /* 0x0000000607047210 */ /* 0x000fc80007ffe004 */ /*02b0*/ IADD3 R4, R9, R8, R4 ; /* 0x0000000809047210 */ /* 0x002fc80007ffe004 */ /*02c0*/ IADD3 R4, R11, R10, R4 ; /* 0x0000000a0b047210 */ /* 0x000fc80007ffe004 */ /*02d0*/ IADD3 R4, R13, R12, R4 ; /* 0x0000000c0d047210 */ /* 0x004fc80007ffe004 */ /*02e0*/ IADD3 R4, R15, R14, R4 ; /* 0x0000000e0f047210 */ /* 0x000fc80007ffe004 */ /*02f0*/ IADD3 R4, R17, R16, R4 ; /* 0x0000001011047210 */ /* 0x010fc80007ffe004 */ /*0300*/ IADD3 R0, R19, R18, R4 ; /* 0x0000001213007210 */ /* 0x000fe20007ffe004 */ /*0310*/ @P1 BRA 0x210 ; /* 0xfffffef000001947 */ /* 0x000fea000383ffff */ /*0320*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0330*/ IADD3 R4, R23, 0x1, RZ ; /* 0x0000000117047810 */ /* 0x000fe20007ffe0ff */ /*0340*/ BSSY B2, 0x420 ; /* 0x000000d000027945 */ /* 0x000fe60003800000 */ /*0350*/ ISETP.GT.AND P1, PT, R4, 0x4, PT ; /* 0x000000040400780c */ /* 0x000fda0003f24270 */ /*0360*/ @!P1 BRA 0x410 ; /* 0x000000a000009947 */ /* 0x000fea0003800000 */ /*0370*/ LDS.128 R4, [R22] ; /* 0x0000000016047984 */ /* 0x001e220000000c00 */ /*0380*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0390*/ IADD3 R20, R20, 0x8, RZ ; /* 0x0000000814147810 */ /* 0x000fe20007ffe0ff */ /*03a0*/ LDS.128 R8, [R22+0x10] ; /* 0x0000100016087984 */ /* 0x0002a20000000c00 */ /*03b0*/ IADD3 R23, R23, -0x8, RZ ; /* 0xfffffff817177810 */ /* 0x000fe40007ffe0ff */ /*03c0*/ IADD3 R22, R22, 0x20, RZ ; /* 0x0000002016167810 */ /* 0x002fe40007ffe0ff */ /*03d0*/ IADD3 R4, R5, R4, R0 ; /* 0x0000000405047210 */ /* 0x001fc80007ffe000 */ /*03e0*/ IADD3 R4, R7, R6, R4 ; /* 0x0000000607047210 */ /* 0x000fc80007ffe004 */ /*03f0*/ IADD3 R4, R9, R8, R4 ; /* 0x0000000809047210 */ /* 0x004fc80007ffe004 */ /*0400*/ IADD3 R0, R11, R10, R4 ; /* 0x0000000a0b007210 */ /* 0x000fe40007ffe004 */ /*0410*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0420*/ ISETP.NE.OR P0, PT, R23, -0x1, P0 ; /* 0xffffffff1700780c */ /* 0x000fda0000705670 */ /*0430*/ @!P0 BREAK B0 ; /* 0x0000000000008942 */ /* 0x000fe20003800000 */ /*0440*/ @!P0 BRA 0x4e0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0450*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0460*/ LDS.128 R4, [R22] ; /* 0x0000000016047984 */ /* 0x0010620000000c00 */ /*0470*/ IADD3 R23, R23, -0x4, RZ ; /* 0xfffffffc17177810 */ /* 0x000fe40007ffe0ff */ /*0480*/ IADD3 R20, R20, 0x4, RZ ; /* 0x0000000414147810 */ /* 0x000fe40007ffe0ff */ /*0490*/ ISETP.NE.AND P0, PT, R23, -0x1, PT ; /* 0xffffffff1700780c */ /* 0x000fe40003f05270 */ /*04a0*/ IADD3 R22, R22, 0x10, RZ ; /* 0x0000001016167810 */ /* 0x001fe40007ffe0ff */ /*04b0*/ IADD3 R0, R5, R4, R0 ; /* 0x0000000405007210 */ /* 0x002fc80007ffe000 */ /*04c0*/ IADD3 R0, R7, R6, R0 ; /* 0x0000000607007210 */ /* 0x000fca0007ffe000 */ /*04d0*/ @P0 BRA 0x460 ; /* 0xffffff8000000947 */ /* 0x000fea000383ffff */ /*04e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*04f0*/ WARPSYNC 0xffffffff ; /* 0xffffffff00007948 */ /* 0x000fe20003800000 */ /*0500*/ IADD3 R4, -R21, c[0x0][0x170], RZ ; /* 0x00005c0015047a10 */ /* 0x000fe20007ffe1ff */ /*0510*/ BSSY B0, 0x5f0 ; /* 0x000000d000007945 */ /* 0x000fe20003800000 */ /*0520*/ ISETP.NE.AND P0, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fe40003f05270 */ /*0530*/ I2FP.F32.S32 R9, R4 ; /* 0x0000000400097245 */ /* 0x000fe40000201400 */ /*0540*/ I2FP.F32.S32 R21, R21 ; /* 0x0000001500157245 */ /* 0x000fe40000201400 */ /*0550*/ MUFU.RCP R4, R9 ; /* 0x0000000900047308 */ /* 0x0002ae0000001000 */ /*0560*/ @!P0 BRA 0x5e0 ; /* 0x0000007000008947 */ /* 0x000fea0003800000 */ /*0570*/ IMAD.SHL.U32 R20, R20, 0x4, RZ ; /* 0x0000000414147824 */ /* 0x000fca00078e00ff */ /*0580*/ LDS R5, [R20] ; /* 0x0000000014057984 */ /* 0x0010e20000000800 */ /*0590*/ IADD3 R3, R3, -0x1, RZ ; /* 0xffffffff03037810 */ /* 0x000fc80007ffe0ff */ /*05a0*/ ISETP.NE.AND P0, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fe40003f05270 */ /*05b0*/ IADD3 R20, R20, 0x4, RZ ; /* 0x0000000414147810 */ /* 0x001fe20007ffe0ff */ /*05c0*/ IMAD.IADD R0, R5, 0x1, R0 ; /* 0x0000000105007824 */ /* 0x008fd400078e0200 */ /*05d0*/ @P0 BRA 0x580 ; /* 0xffffffa000000947 */ /* 0x000fea000383ffff */ /*05e0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*05f0*/ I2FP.F32.S32 R0, R0 ; /* 0x0000000000007245 */ /* 0x000fe20000201400 */ /*0600*/ FFMA R3, -R9, R4, 1 ; /* 0x3f80000009037423 */ /* 0x004fe20000000104 */ /*0610*/ BSSY B0, 0x6d0 ; /* 0x000000b000007945 */ /* 0x000fe60003800000 */ /*0620*/ FADD R0, -R21, R0 ; /* 0x0000000015007221 */ /* 0x000fe20000000100 */ /*0630*/ FFMA R3, R4, R3, R4 ; /* 0x0000000304037223 */ /* 0x000fc60000000004 */ /*0640*/ FMUL R0, R0, 255 ; /* 0x437f000000007820 */ /* 0x000fc80000400000 */ /*0650*/ FCHK P0, R0, R9 ; /* 0x0000000900007302 */ /* 0x000ea20000000000 */ /*0660*/ FFMA R4, R0, R3, RZ ; /* 0x0000000300047223 */ /* 0x000fc800000000ff */ /*0670*/ FFMA R5, -R9, R4, R0 ; /* 0x0000000409057223 */ /* 0x001fc80000000100 */ /*0680*/ FFMA R3, R3, R5, R4 ; /* 0x0000000503037223 */ /* 0x000fe20000000004 */ /*0690*/ @!P0 BRA 0x6c0 ; /* 0x0000002000008947 */ /* 0x004fea0003800000 */ /*06a0*/ MOV R4, 0x6c0 ; /* 0x000006c000047802 */ /* 0x000fe40000000f00 */ /*06b0*/ CALL.REL.NOINC 0x750 ; /* 0x0000009000007944 */ /* 0x002fea0003c00000 */ /*06c0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*06d0*/ F2F.F64.F32 R4, R3 ; /* 0x0000000300047310 */ /* 0x000e220000201800 */ /*06e0*/ LEA R6, P0, R2, c[0x0][0x160], 0x2 ; /* 0x0000580002067a11 */ /* 0x000fc800078010ff */ /*06f0*/ LEA.HI.X R7, R2, c[0x0][0x164], RZ, 0x2, P0 ; /* 0x0000590002077a11 */ /* 0x000fe200000f14ff */ /*0700*/ DADD R4, R4, 0.5 ; /* 0x3fe0000004047429 */ /* 0x001e140000000000 */ /*0710*/ F2I.F64.TRUNC R4, R4 ; /* 0x0000000400047311 */ /* 0x001e24000030d100 */ /*0720*/ IMNMX R9, RZ, R4, !PT ; /* 0x00000004ff097217 */ /* 0x003fca0007800200 */ /*0730*/ STG.E [R6.64], R9 ; /* 0x0000000906007986 */ /* 0x000fe2000c101906 */ /*0740*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0750*/ SHF.R.U32.HI R5, RZ, 0x17, R9.reuse ; /* 0x00000017ff057819 */ /* 0x100fe20000011609 */ /*0760*/ BSSY B1, 0xdc0 ; /* 0x0000065000017945 */ /* 0x000fe20003800000 */ /*0770*/ SHF.R.U32.HI R3, RZ, 0x17, R0.reuse ; /* 0x00000017ff037819 */ /* 0x100fe20000011600 */ /*0780*/ IMAD.MOV.U32 R6, RZ, RZ, R9 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0009 */ /*0790*/ LOP3.LUT R13, R5, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff050d7812 */ /* 0x000fe200078ec0ff */ /*07a0*/ IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0000 */ /*07b0*/ LOP3.LUT R10, R3, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff030a7812 */ /* 0x000fe400078ec0ff */ /*07c0*/ IADD3 R11, R13, -0x1, RZ ; /* 0xffffffff0d0b7810 */ /* 0x000fe40007ffe0ff */ /*07d0*/ IADD3 R8, R10, -0x1, RZ ; /* 0xffffffff0a087810 */ /* 0x000fc40007ffe0ff */ /*07e0*/ ISETP.GT.U32.AND P0, PT, R11, 0xfd, PT ; /* 0x000000fd0b00780c */ /* 0x000fc80003f04070 */ /*07f0*/ ISETP.GT.U32.OR P0, PT, R8, 0xfd, P0 ; /* 0x000000fd0800780c */ /* 0x000fda0000704470 */ /*0800*/ @!P0 IMAD.MOV.U32 R7, RZ, RZ, RZ ; /* 0x000000ffff078224 */ /* 0x000fe200078e00ff */ /*0810*/ @!P0 BRA 0x9a0 ; /* 0x0000018000008947 */ /* 0x000fea0003800000 */ /*0820*/ FSETP.GTU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fe20003f1c200 */ /*0830*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0009 */ /*0840*/ FSETP.GTU.FTZ.AND P1, PT, |R9|, +INF , PT ; /* 0x7f8000000900780b */ /* 0x000fc80003f3c200 */ /*0850*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000703570 */ /*0860*/ @P0 BRA 0xda0 ; /* 0x0000053000000947 */ /* 0x000fea0003800000 */ /*0870*/ LOP3.LUT P0, RZ, R6, 0x7fffffff, R5, 0xc8, !PT ; /* 0x7fffffff06ff7812 */ /* 0x000fda000780c805 */ /*0880*/ @!P0 BRA 0xd80 ; /* 0x000004f000008947 */ /* 0x000fea0003800000 */ /*0890*/ FSETP.NEU.FTZ.AND P2, PT, |R0|.reuse, +INF , PT ; /* 0x7f8000000000780b */ /* 0x040fe40003f5d200 */ /*08a0*/ FSETP.NEU.FTZ.AND P1, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fe40003f3d200 */ /*08b0*/ FSETP.NEU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fd60003f1d200 */ /*08c0*/ @!P1 BRA !P2, 0xd80 ; /* 0x000004b000009947 */ /* 0x000fea0005000000 */ /*08d0*/ LOP3.LUT P2, RZ, R5, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff05ff7812 */ /* 0x000fc8000784c0ff */ /*08e0*/ PLOP3.LUT P1, PT, P1, P2, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000f24572 */ /*08f0*/ @P1 BRA 0xd60 ; /* 0x0000046000001947 */ /* 0x000fea0003800000 */ /*0900*/ LOP3.LUT P1, RZ, R6, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff06ff7812 */ /* 0x000fc8000782c0ff */ /*0910*/ PLOP3.LUT P0, PT, P0, P1, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000702572 */ /*0920*/ @P0 BRA 0xd30 ; /* 0x0000040000000947 */ /* 0x000fea0003800000 */ /*0930*/ ISETP.GE.AND P0, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f06270 */ /*0940*/ ISETP.GE.AND P1, PT, R11, RZ, PT ; /* 0x000000ff0b00720c */ /* 0x000fd60003f26270 */ /*0950*/ @P0 IMAD.MOV.U32 R7, RZ, RZ, RZ ; /* 0x000000ffff070224 */ /* 0x000fe200078e00ff */ /*0960*/ @!P0 FFMA R5, R0, 1.84467440737095516160e+19, RZ ; /* 0x5f80000000058823 */ /* 0x000fe200000000ff */ /*0970*/ @!P0 IMAD.MOV.U32 R7, RZ, RZ, -0x40 ; /* 0xffffffc0ff078424 */ /* 0x000fe200078e00ff */ /*0980*/ @!P1 FFMA R6, R3, 1.84467440737095516160e+19, RZ ; /* 0x5f80000003069823 */ /* 0x000fc800000000ff */ /*0990*/ @!P1 IADD3 R7, R7, 0x40, RZ ; /* 0x0000004007079810 */ /* 0x000fe40007ffe0ff */ /*09a0*/ LEA R3, R13, 0xc0800000, 0x17 ; /* 0xc08000000d037811 */ /* 0x000fe200078eb8ff */ /*09b0*/ BSSY B2, 0xd20 ; /* 0x0000036000027945 */ /* 0x000fe80003800000 */ /*09c0*/ IMAD.IADD R3, R6, 0x1, -R3 ; /* 0x0000000106037824 */ /* 0x000fe200078e0a03 */ /*09d0*/ IADD3 R6, R10, -0x7f, RZ ; /* 0xffffff810a067810 */ /* 0x000fc60007ffe0ff */ /*09e0*/ MUFU.RCP R8, R3 ; /* 0x0000000300087308 */ /* 0x000e220000001000 */ /*09f0*/ FADD.FTZ R9, -R3, -RZ ; /* 0x800000ff03097221 */ /* 0x000fe20000010100 */ /*0a00*/ IMAD R0, R6.reuse, -0x800000, R5 ; /* 0xff80000006007824 */ /* 0x040fe200078e0205 */ /*0a10*/ IADD3 R6, R6, 0x7f, -R13 ; /* 0x0000007f06067810 */ /* 0x000fca0007ffe80d */ /*0a20*/ IMAD.IADD R6, R6, 0x1, R7 ; /* 0x0000000106067824 */ /* 0x000fe200078e0207 */ /*0a30*/ FFMA R11, R8, R9, 1 ; /* 0x3f800000080b7423 */ /* 0x001fc80000000009 */ /*0a40*/ FFMA R10, R8, R11, R8 ; /* 0x0000000b080a7223 */ /* 0x000fc80000000008 */ /*0a50*/ FFMA R5, R0, R10, RZ ; /* 0x0000000a00057223 */ /* 0x000fc800000000ff */ /*0a60*/ FFMA R8, R9, R5, R0 ; /* 0x0000000509087223 */ /* 0x000fc80000000000 */ /*0a70*/ FFMA R11, R10, R8, R5 ; /* 0x000000080a0b7223 */ /* 0x000fc80000000005 */ /*0a80*/ FFMA R8, R9, R11, R0 ; /* 0x0000000b09087223 */ /* 0x000fc80000000000 */ /*0a90*/ FFMA R5, R10, R8, R11 ; /* 0x000000080a057223 */ /* 0x000fca000000000b */ /*0aa0*/ SHF.R.U32.HI R0, RZ, 0x17, R5 ; /* 0x00000017ff007819 */ /* 0x000fc80000011605 */ /*0ab0*/ LOP3.LUT R0, R0, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff00007812 */ /* 0x000fca00078ec0ff */ /*0ac0*/ IMAD.IADD R9, R0, 0x1, R6 ; /* 0x0000000100097824 */ /* 0x000fca00078e0206 */ /*0ad0*/ IADD3 R0, R9, -0x1, RZ ; /* 0xffffffff09007810 */ /* 0x000fc80007ffe0ff */ /*0ae0*/ ISETP.GE.U32.AND P0, PT, R0, 0xfe, PT ; /* 0x000000fe0000780c */ /* 0x000fda0003f06070 */ /*0af0*/ @!P0 BRA 0xd00 ; /* 0x0000020000008947 */ /* 0x000fea0003800000 */ /*0b00*/ ISETP.GT.AND P0, PT, R9, 0xfe, PT ; /* 0x000000fe0900780c */ /* 0x000fda0003f04270 */ /*0b10*/ @P0 BRA 0xcd0 ; /* 0x000001b000000947 */ /* 0x000fea0003800000 */ /*0b20*/ ISETP.GE.AND P0, PT, R9, 0x1, PT ; /* 0x000000010900780c */ /* 0x000fda0003f06270 */ /*0b30*/ @P0 BRA 0xd10 ; /* 0x000001d000000947 */ /* 0x000fea0003800000 */ /*0b40*/ ISETP.GE.AND P0, PT, R9, -0x18, PT ; /* 0xffffffe80900780c */ /* 0x000fe40003f06270 */ /*0b50*/ LOP3.LUT R5, R5, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000005057812 */ /* 0x000fd600078ec0ff */ /*0b60*/ @!P0 BRA 0xd10 ; /* 0x000001a000008947 */ /* 0x000fea0003800000 */ /*0b70*/ FFMA.RZ R0, R10.reuse, R8.reuse, R11.reuse ; /* 0x000000080a007223 */ /* 0x1c0fe2000000c00b */ /*0b80*/ IADD3 R7, R9.reuse, 0x20, RZ ; /* 0x0000002009077810 */ /* 0x040fe20007ffe0ff */ /*0b90*/ FFMA.RM R3, R10, R8.reuse, R11.reuse ; /* 0x000000080a037223 */ /* 0x180fe2000000400b */ /*0ba0*/ ISETP.NE.AND P2, PT, R9.reuse, RZ, PT ; /* 0x000000ff0900720c */ /* 0x040fe40003f45270 */ /*0bb0*/ LOP3.LUT R6, R0, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff00067812 */ /* 0x000fe200078ec0ff */ /*0bc0*/ FFMA.RP R0, R10, R8, R11 ; /* 0x000000080a007223 */ /* 0x000fe2000000800b */ /*0bd0*/ IMAD.MOV R8, RZ, RZ, -R9 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0a09 */ /*0be0*/ ISETP.NE.AND P1, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x000fe40003f25270 */ /*0bf0*/ LOP3.LUT R6, R6, 0x800000, RZ, 0xfc, !PT ; /* 0x0080000006067812 */ /* 0x000fc400078efcff */ /*0c00*/ FSETP.NEU.FTZ.AND P0, PT, R0, R3, PT ; /* 0x000000030000720b */ /* 0x000fe40003f1d000 */ /*0c10*/ SHF.L.U32 R7, R6, R7, RZ ; /* 0x0000000706077219 */ /* 0x000fe400000006ff */ /*0c20*/ SEL R3, R8, RZ, P2 ; /* 0x000000ff08037207 */ /* 0x000fe40001000000 */ /*0c30*/ ISETP.NE.AND P1, PT, R7, RZ, P1 ; /* 0x000000ff0700720c */ /* 0x000fe40000f25270 */ /*0c40*/ SHF.R.U32.HI R3, RZ, R3, R6 ; /* 0x00000003ff037219 */ /* 0x000fe40000011606 */ /*0c50*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40000703570 */ /*0c60*/ SHF.R.U32.HI R7, RZ, 0x1, R3 ; /* 0x00000001ff077819 */ /* 0x000fe40000011603 */ /*0c70*/ SEL R0, RZ, 0x1, !P0 ; /* 0x00000001ff007807 */ /* 0x000fc80004000000 */ /*0c80*/ LOP3.LUT R0, R0, 0x1, R7, 0xf8, !PT ; /* 0x0000000100007812 */ /* 0x000fc800078ef807 */ /*0c90*/ LOP3.LUT R0, R0, R3, RZ, 0xc0, !PT ; /* 0x0000000300007212 */ /* 0x000fca00078ec0ff */ /*0ca0*/ IMAD.IADD R0, R7, 0x1, R0 ; /* 0x0000000107007824 */ /* 0x000fca00078e0200 */ /*0cb0*/ LOP3.LUT R5, R0, R5, RZ, 0xfc, !PT ; /* 0x0000000500057212 */ /* 0x000fe200078efcff */ /*0cc0*/ BRA 0xd10 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0cd0*/ LOP3.LUT R5, R5, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000005057812 */ /* 0x000fc800078ec0ff */ /*0ce0*/ LOP3.LUT R5, R5, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000005057812 */ /* 0x000fe200078efcff */ /*0cf0*/ BRA 0xd10 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0d00*/ IMAD R5, R6, 0x800000, R5 ; /* 0x0080000006057824 */ /* 0x000fe400078e0205 */ /*0d10*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0d20*/ BRA 0xdb0 ; /* 0x0000008000007947 */ /* 0x000fea0003800000 */ /*0d30*/ LOP3.LUT R5, R6, 0x80000000, R5, 0x48, !PT ; /* 0x8000000006057812 */ /* 0x000fc800078e4805 */ /*0d40*/ LOP3.LUT R5, R5, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000005057812 */ /* 0x000fe200078efcff */ /*0d50*/ BRA 0xdb0 ; /* 0x0000005000007947 */ /* 0x000fea0003800000 */ /*0d60*/ LOP3.LUT R5, R6, 0x80000000, R5, 0x48, !PT ; /* 0x8000000006057812 */ /* 0x000fe200078e4805 */ /*0d70*/ BRA 0xdb0 ; /* 0x0000003000007947 */ /* 0x000fea0003800000 */ /*0d80*/ MUFU.RSQ R5, -QNAN ; /* 0xffc0000000057908 */ /* 0x000e220000001400 */ /*0d90*/ BRA 0xdb0 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0da0*/ FADD.FTZ R5, R0, R3 ; /* 0x0000000300057221 */ /* 0x000fe40000010000 */ /*0db0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0dc0*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x001fe400078e0005 */ /*0dd0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x0 ; /* 0x00000000ff057424 */ /* 0x000fc800078e00ff */ /*0de0*/ RET.REL.NODEC R4 0x0 ; /* 0xfffff21004007950 */ /* 0x000fea0003c3ffff */ /*0df0*/ BRA 0xdf0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0e00*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e10*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __global__ void calc_lut(int *lut, int * hist_in, int img_size, int nbr_bin){ __shared__ int shared_hist[256]; shared_hist[threadIdx.x] = hist_in[threadIdx.x]; __syncthreads(); int i, cdf, min, d; cdf = 0; min = 0; i = 0; while(min == 0){ min = shared_hist[i++]; } d = img_size - min; for(i = 0; i <= threadIdx.x; i ++){ //tha mporouse na ginei me prefix sum san veltistoipohsh FIXME cdf += shared_hist[i]; //lut[i] = (cdf - min)*(nbr_bin - 1)/d; } lut[threadIdx.x] = (int)(((float)cdf - min)*255/d + 0.5); if(lut[threadIdx.x] < 0){ lut[threadIdx.x] = 0; } }
.text .file "calc_lut.hip" .globl _Z23__device_stub__calc_lutPiS_ii # -- Begin function _Z23__device_stub__calc_lutPiS_ii .type _Z23__device_stub__calc_lutPiS_ii,@function _Z23__device_stub__calc_lutPiS_ii: # @_Z23__device_stub__calc_lutPiS_ii .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 12(%rsp), %rsi movl %edx, (%rsi) leaq 8(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z8calc_lutPiS_ii, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z23__device_stub__calc_lutPiS_ii, .Lfunc_end0-_Z23__device_stub__calc_lutPiS_ii .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z8calc_lutPiS_ii, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z8calc_lutPiS_ii,@object # @_Z8calc_lutPiS_ii .section .rodata,"a",@progbits .globl _Z8calc_lutPiS_ii .p2align 3, 0x0 _Z8calc_lutPiS_ii: .quad _Z23__device_stub__calc_lutPiS_ii .size _Z8calc_lutPiS_ii, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z8calc_lutPiS_ii" .size .L__unnamed_1, 18 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z23__device_stub__calc_lutPiS_ii .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z8calc_lutPiS_ii .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z8calc_lutPiS_ii ; -- Begin function _Z8calc_lutPiS_ii .globl _Z8calc_lutPiS_ii .p2align 8 .type _Z8calc_lutPiS_ii,@function _Z8calc_lutPiS_ii: ; @_Z8calc_lutPiS_ii ; %bb.0: s_load_b128 s[4:7], s[0:1], 0x0 v_lshlrev_b32_e32 v1, 2, v0 s_mov_b32 s2, 0 s_waitcnt lgkmcnt(0) global_load_b32 v2, v1, s[6:7] s_waitcnt vmcnt(0) ds_store_b32 v1, v2 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv .LBB0_1: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v1, s2 s_add_i32 s2, s2, 4 ds_load_b32 v1, v1 s_waitcnt lgkmcnt(0) v_cmp_eq_u32_e32 vcc_lo, 0, v1 s_cbranch_vccnz .LBB0_1 ; %bb.2: ; %.preheader.preheader v_dual_mov_b32 v2, 0 :: v_dual_add_nc_u32 v3, 1, v0 s_mov_b32 s3, 0 s_mov_b32 s2, 0 .LBB0_3: ; %.preheader ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(VALU_DEP_1) v_dual_mov_b32 v4, s3 :: v_dual_add_nc_u32 v3, -1, v3 s_add_i32 s3, s3, 4 ds_load_b32 v4, v4 v_cmp_eq_u32_e32 vcc_lo, 0, v3 s_or_b32 s2, vcc_lo, s2 s_waitcnt lgkmcnt(0) v_add_nc_u32_e32 v2, v4, v2 s_and_not1_b32 exec_lo, exec_lo, s2 s_cbranch_execnz .LBB0_3 ; %bb.4: s_or_b32 exec_lo, exec_lo, s2 s_load_b32 s0, s[0:1], 0x10 v_cvt_f32_i32_e32 v2, v2 v_cvt_f32_i32_e32 v3, v1 v_lshlrev_b32_e32 v0, 2, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_sub_f32_e32 v2, v2, v3 v_mul_f32_e32 v2, 0x437f0000, v2 s_waitcnt lgkmcnt(0) v_sub_nc_u32_e32 v1, s0, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cvt_f32_i32_e32 v1, v1 v_div_scale_f32 v3, null, v1, v1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_rcp_f32_e32 v4, v3 s_waitcnt_depctr 0xfff v_fma_f32 v5, -v3, v4, 1.0 v_fmac_f32_e32 v4, v5, v4 v_div_scale_f32 v5, vcc_lo, v2, v1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v6, v5, v4 v_fma_f32 v7, -v3, v6, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmac_f32_e32 v6, v7, v4 v_fma_f32 v3, -v3, v6, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_div_fmas_f32 v3, v3, v4, v6 v_div_fixup_f32 v1, v3, v1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cvt_f64_f32_e32 v[1:2], v1 v_add_f64 v[1:2], v[1:2], 0.5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cvt_i32_f64_e32 v1, v[1:2] v_max_i32_e32 v1, 0, v1 global_store_b32 v0, v1, s[4:5] s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z8calc_lutPiS_ii .amdhsa_group_segment_fixed_size 1024 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 24 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 8 .amdhsa_next_free_sgpr 8 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z8calc_lutPiS_ii, .Lfunc_end0-_Z8calc_lutPiS_ii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 344 ; NumSgprs: 10 ; NumVgprs: 8 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 1024 bytes/workgroup (compile time only) ; SGPRBlocks: 1 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 10 ; NumVGPRsForWavesPerEU: 8 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: by_value - .offset: 20 .size: 4 .value_kind: by_value .group_segment_fixed_size: 1024 .kernarg_segment_align: 8 .kernarg_segment_size: 24 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z8calc_lutPiS_ii .private_segment_fixed_size: 0 .sgpr_count: 10 .sgpr_spill_count: 0 .symbol: _Z8calc_lutPiS_ii.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 8 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
4df62a63e99501cd8a906206f86924e1363fbf30
#include "includes.h" __global__ void zupdate2_dummy(float *z1, float *z2, float *f, float tau, int nx, int ny) { int px = blockIdx.x * blockDim.x + threadIdx.x; int py = blockIdx.y * blockDim.y + threadIdx.y; int idx = px + py*nx; float a, b, t; if (px<nx && py<ny) { // compute the gradient a = 0; b = 0; float fc = f[idx]; // float fr=f[idx+1]; // float fu=f[idx+nx]; // if (!(px==(nx-1))) a = fr - fc; // if (!(py==(ny-1))) b = fu - fc; a = fc; b = fc; // update z t = 1 / (1 + tau*sqrtf(a*a + b*b)); z1[idx] = (z1[idx] + tau*a)*t; z2[idx] = (z2[idx] + tau*b)*t; } }
.file "tmpxft_0032fc9c_00000000-6_zupdate2_dummy.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z41__device_stub__Z14zupdate2_dummyPfS_S_fiiPfS_S_fii .type _Z41__device_stub__Z14zupdate2_dummyPfS_S_fiiPfS_S_fii, @function _Z41__device_stub__Z14zupdate2_dummyPfS_S_fiiPfS_S_fii: .LFB2032: .cfi_startproc endbr64 subq $184, %rsp .cfi_def_cfa_offset 192 movq %rdi, 40(%rsp) leaq 72(%rsp), %rdi movq %rsi, 32(%rsp) leaq 84(%rsp), %rsi movq %rdx, 24(%rsp) leaq 56(%rsp), %rdx movl %ecx, 16(%rsp) leaq 64(%rsp), %rcx movl %r8d, 12(%rsp) movss %xmm0, 20(%rsp) movq %fs:40, %rax movq %rax, 168(%rsp) xorl %eax, %eax leaq 40(%rsp), %rax movl $1, 80(%rsp) movq %rax, 120(%rsp) leaq 32(%rsp), %rax movq %rax, 128(%rsp) leaq 24(%rsp), %rax movq %rax, 136(%rsp) leaq 20(%rsp), %rax movq %rax, 144(%rsp) leaq 16(%rsp), %rax movq %rax, 152(%rsp) leaq 12(%rsp), %rax movq %rax, 160(%rsp) movabsq $4294967297, %rax movq %rax, 72(%rsp) movq %rax, 84(%rsp) movl $1, 92(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 64(%rsp) .cfi_def_cfa_offset 200 leaq _Z14zupdate2_dummyPfS_S_fii(%rip), %rdi pushq 64(%rsp) .cfi_def_cfa_offset 208 movq 100(%rsp), %rcx movl 108(%rsp), %r8d movq 88(%rsp), %rsi movl 96(%rsp), %edx leaq 136(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 200 popq %rdx .cfi_def_cfa_offset 192 .L2: movq 168(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $184, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z41__device_stub__Z14zupdate2_dummyPfS_S_fiiPfS_S_fii, .-_Z41__device_stub__Z14zupdate2_dummyPfS_S_fiiPfS_S_fii .globl _Z14zupdate2_dummyPfS_S_fii .type _Z14zupdate2_dummyPfS_S_fii, @function _Z14zupdate2_dummyPfS_S_fii: .LFB2033: .cfi_startproc endbr64 jmp _Z41__device_stub__Z14zupdate2_dummyPfS_S_fiiPfS_S_fii .cfi_endproc .LFE2033: .size _Z14zupdate2_dummyPfS_S_fii, .-_Z14zupdate2_dummyPfS_S_fii .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z14zupdate2_dummyPfS_S_fii" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z14zupdate2_dummyPfS_S_fii(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z14zupdate2_dummyPfS_S_fii .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R3, SR_CTAID.Y ; /* 0x0000000000037919 */ /* 0x000e280000002600 */ /*0020*/ S2R R0, SR_TID.Y ; /* 0x0000000000007919 */ /* 0x000e280000002200 */ /*0030*/ S2R R4, SR_CTAID.X ; /* 0x0000000000047919 */ /* 0x000e680000002500 */ /*0040*/ S2R R5, SR_TID.X ; /* 0x0000000000057919 */ /* 0x000e620000002100 */ /*0050*/ IMAD R3, R3, c[0x0][0x4], R0 ; /* 0x0000010003037a24 */ /* 0x001fca00078e0200 */ /*0060*/ ISETP.GE.AND P0, PT, R3, c[0x0][0x180], PT ; /* 0x0000600003007a0c */ /* 0x000fe20003f06270 */ /*0070*/ IMAD R4, R4, c[0x0][0x0], R5 ; /* 0x0000000004047a24 */ /* 0x002fca00078e0205 */ /*0080*/ ISETP.GE.OR P0, PT, R4, c[0x0][0x17c], P0 ; /* 0x00005f0004007a0c */ /* 0x000fda0000706670 */ /*0090*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*00a0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x4 ; /* 0x00000004ff057424 */ /* 0x000fe200078e00ff */ /*00b0*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*00c0*/ IMAD R4, R3, c[0x0][0x17c], R4 ; /* 0x00005f0003047a24 */ /* 0x000fc800078e0204 */ /*00d0*/ IMAD.WIDE R2, R4, R5, c[0x0][0x170] ; /* 0x00005c0004027625 */ /* 0x000fcc00078e0205 */ /*00e0*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea2000c1e1900 */ /*00f0*/ BSSY B0, 0x1f0 ; /* 0x000000f000007945 */ /* 0x000fe20003800000 */ /*0100*/ FMUL R0, R3, R3 ; /* 0x0000000303007220 */ /* 0x004fc80000400000 */ /*0110*/ FFMA R0, R3, R3, R0 ; /* 0x0000000303007223 */ /* 0x000fc80000000000 */ /*0120*/ MUFU.RSQ R5, R0 ; /* 0x0000000000057308 */ /* 0x0000620000001400 */ /*0130*/ IADD3 R6, R0, -0xd000000, RZ ; /* 0xf300000000067810 */ /* 0x000fc80007ffe0ff */ /*0140*/ ISETP.GT.U32.AND P0, PT, R6, 0x727fffff, PT ; /* 0x727fffff0600780c */ /* 0x000fda0003f04070 */ /*0150*/ @!P0 BRA 0x1a0 ; /* 0x0000004000008947 */ /* 0x000fea0003800000 */ /*0160*/ MOV R9, 0x180 ; /* 0x0000018000097802 */ /* 0x003fe40000000f00 */ /*0170*/ CALL.REL.NOINC 0x710 ; /* 0x0000059000007944 */ /* 0x000fea0003c00000 */ /*0180*/ MOV R0, R2 ; /* 0x0000000200007202 */ /* 0x000fe20000000f00 */ /*0190*/ BRA 0x1e0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*01a0*/ FMUL.FTZ R7, R0, R5 ; /* 0x0000000500077220 */ /* 0x003fe20000410000 */ /*01b0*/ FMUL.FTZ R5, R5, 0.5 ; /* 0x3f00000005057820 */ /* 0x000fc60000410000 */ /*01c0*/ FFMA R0, -R7, R7, R0 ; /* 0x0000000707007223 */ /* 0x000fc80000000100 */ /*01d0*/ FFMA R0, R0, R5, R7 ; /* 0x0000000500007223 */ /* 0x000fe40000000007 */ /*01e0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*01f0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff057624 */ /* 0x000fe200078e00ff */ /*0200*/ BSSY B0, 0x2f0 ; /* 0x000000e000007945 */ /* 0x000fe60003800000 */ /*0210*/ FFMA R7, R0, R5, 1 ; /* 0x3f80000000077423 */ /* 0x000fca0000000005 */ /*0220*/ IADD3 R0, R7, 0x1800000, RZ ; /* 0x0180000007007810 */ /* 0x000fc80007ffe0ff */ /*0230*/ LOP3.LUT R0, R0, 0x7f800000, RZ, 0xc0, !PT ; /* 0x7f80000000007812 */ /* 0x000fc800078ec0ff */ /*0240*/ ISETP.GT.U32.AND P0, PT, R0, 0x1ffffff, PT ; /* 0x01ffffff0000780c */ /* 0x000fda0003f04070 */ /*0250*/ @P0 BRA 0x2a0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*0260*/ MOV R9, 0x280 ; /* 0x0000028000097802 */ /* 0x000fe40000000f00 */ /*0270*/ CALL.REL.NOINC 0x3b0 ; /* 0x0000013000007944 */ /* 0x000fea0003c00000 */ /*0280*/ MOV R0, R5 ; /* 0x0000000500007202 */ /* 0x003fe20000000f00 */ /*0290*/ BRA 0x2e0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*02a0*/ MUFU.RCP R0, R7 ; /* 0x0000000700007308 */ /* 0x000e240000001000 */ /*02b0*/ FFMA R2, R7, R0, -1 ; /* 0xbf80000007027423 */ /* 0x001fc80000000000 */ /*02c0*/ FADD.FTZ R5, -R2, -RZ ; /* 0x800000ff02057221 */ /* 0x000fc80000010100 */ /*02d0*/ FFMA R0, R0, R5, R0 ; /* 0x0000000500007223 */ /* 0x000fe40000000000 */ /*02e0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*02f0*/ IMAD.MOV.U32 R11, RZ, RZ, 0x4 ; /* 0x00000004ff0b7424 */ /* 0x000fc800078e00ff */ /*0300*/ IMAD.WIDE R6, R4, R11, c[0x0][0x160] ; /* 0x0000580004067625 */ /* 0x000fca00078e020b */ /*0310*/ LDG.E R2, [R6.64] ; /* 0x0000000406027981 */ /* 0x000ea4000c1e1900 */ /*0320*/ FFMA R5, R3, c[0x0][0x178], R2 ; /* 0x00005e0003057a23 */ /* 0x004fc80000000002 */ /*0330*/ FMUL R9, R5, R0 ; /* 0x0000000005097220 */ /* 0x000fe20000400000 */ /*0340*/ IMAD.WIDE R4, R4, R11, c[0x0][0x168] ; /* 0x00005a0004047625 */ /* 0x000fc800078e020b */ /*0350*/ STG.E [R6.64], R9 ; /* 0x0000000906007986 */ /* 0x000fe8000c101904 */ /*0360*/ LDG.E R2, [R4.64] ; /* 0x0000000404027981 */ /* 0x000ea4000c1e1900 */ /*0370*/ FFMA R3, R3, c[0x0][0x178], R2 ; /* 0x00005e0003037a23 */ /* 0x004fc80000000002 */ /*0380*/ FMUL R3, R3, R0 ; /* 0x0000000003037220 */ /* 0x000fca0000400000 */ /*0390*/ STG.E [R4.64], R3 ; /* 0x0000000304007986 */ /* 0x000fe2000c101904 */ /*03a0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*03b0*/ SHF.L.U32 R0, R7, 0x1, RZ ; /* 0x0000000107007819 */ /* 0x000fe200000006ff */ /*03c0*/ BSSY B1, 0x6e0 ; /* 0x0000031000017945 */ /* 0x000fe60003800000 */ /*03d0*/ SHF.R.U32.HI R10, RZ, 0x18, R0 ; /* 0x00000018ff0a7819 */ /* 0x000fe20000011600 */ /*03e0*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fc600078e0007 */ /*03f0*/ ISETP.NE.U32.AND P0, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fda0003f05070 */ /*0400*/ @P0 BRA 0x4b0 ; /* 0x000000a000000947 */ /* 0x000fea0003800000 */ /*0410*/ SHF.L.U32 R2, R0, 0x1, RZ ; /* 0x0000000100027819 */ /* 0x000fc800000006ff */ /*0420*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fda0003f05270 */ /*0430*/ @P0 FFMA R6, R0, 1.84467440737095516160e+19, RZ ; /* 0x5f80000000060823 */ /* 0x000fe200000000ff */ /*0440*/ @!P0 MUFU.RCP R5, R0 ; /* 0x0000000000058308 */ /* 0x000ff00000001000 */ /*0450*/ @P0 MUFU.RCP R7, R6 ; /* 0x0000000600070308 */ /* 0x000e240000001000 */ /*0460*/ @P0 FFMA R2, R6, R7, -1 ; /* 0xbf80000006020423 */ /* 0x001fc80000000007 */ /*0470*/ @P0 FADD.FTZ R2, -R2, -RZ ; /* 0x800000ff02020221 */ /* 0x000fc80000010100 */ /*0480*/ @P0 FFMA R2, R7, R2, R7 ; /* 0x0000000207020223 */ /* 0x000fc80000000007 */ /*0490*/ @P0 FFMA R5, R2, 1.84467440737095516160e+19, RZ ; /* 0x5f80000002050823 */ /* 0x000fe200000000ff */ /*04a0*/ BRA 0x6d0 ; /* 0x0000022000007947 */ /* 0x000fea0003800000 */ /*04b0*/ IADD3 R11, R10, -0xfd, RZ ; /* 0xffffff030a0b7810 */ /* 0x000fc80007ffe0ff */ /*04c0*/ ISETP.GT.U32.AND P0, PT, R11, 0x1, PT ; /* 0x000000010b00780c */ /* 0x000fda0003f04070 */ /*04d0*/ @P0 BRA 0x6c0 ; /* 0x000001e000000947 */ /* 0x000fea0003800000 */ /*04e0*/ LOP3.LUT R2, R0, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff00027812 */ /* 0x000fe200078ec0ff */ /*04f0*/ IMAD.MOV.U32 R8, RZ, RZ, 0x3 ; /* 0x00000003ff087424 */ /* 0x000fc600078e00ff */ /*0500*/ LOP3.LUT R2, R2, 0x3f800000, RZ, 0xfc, !PT ; /* 0x3f80000002027812 */ /* 0x000fe400078efcff */ /*0510*/ SHF.L.U32 R8, R8, R11, RZ ; /* 0x0000000b08087219 */ /* 0x000fe400000006ff */ /*0520*/ MUFU.RCP R5, R2 ; /* 0x0000000200057308 */ /* 0x000e240000001000 */ /*0530*/ FFMA R6, R2, R5, -1 ; /* 0xbf80000002067423 */ /* 0x001fc80000000005 */ /*0540*/ FADD.FTZ R6, -R6, -RZ ; /* 0x800000ff06067221 */ /* 0x000fc80000010100 */ /*0550*/ FFMA.RM R7, R5.reuse, R6.reuse, R5.reuse ; /* 0x0000000605077223 */ /* 0x1c0fe20000004005 */ /*0560*/ FFMA.RP R6, R5, R6, R5 ; /* 0x0000000605067223 */ /* 0x000fc80000008005 */ /*0570*/ LOP3.LUT R5, R7.reuse, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff07057812 */ /* 0x040fe400078ec0ff */ /*0580*/ FSETP.NEU.FTZ.AND P0, PT, R7, R6, PT ; /* 0x000000060700720b */ /* 0x000fe40003f1d000 */ /*0590*/ LOP3.LUT R5, R5, 0x800000, RZ, 0xfc, !PT ; /* 0x0080000005057812 */ /* 0x000fe400078efcff */ /*05a0*/ SEL R6, RZ, 0xffffffff, !P0 ; /* 0xffffffffff067807 */ /* 0x000fe40004000000 */ /*05b0*/ LOP3.LUT R8, R8, R5, RZ, 0xc0, !PT ; /* 0x0000000508087212 */ /* 0x000fe400078ec0ff */ /*05c0*/ IADD3 R6, -R6, RZ, RZ ; /* 0x000000ff06067210 */ /* 0x000fc40007ffe1ff */ /*05d0*/ SHF.R.U32.HI R8, RZ, R11.reuse, R8 ; /* 0x0000000bff087219 */ /* 0x080fe40000011608 */ /*05e0*/ LOP3.LUT P1, RZ, R6, R11, R5, 0xf8, !PT ; /* 0x0000000b06ff7212 */ /* 0x000fe4000782f805 */ /*05f0*/ LOP3.LUT P0, RZ, R8.reuse, 0x1, RZ, 0xc0, !PT ; /* 0x0000000108ff7812 */ /* 0x040fe4000780c0ff */ /*0600*/ LOP3.LUT P2, RZ, R8, 0x2, RZ, 0xc0, !PT ; /* 0x0000000208ff7812 */ /* 0x000fc8000784c0ff */ /*0610*/ PLOP3.LUT P0, PT, P0, P1, P2, 0xe0, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40000703c20 */ /*0620*/ LOP3.LUT P1, RZ, R0, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff00ff7812 */ /* 0x000fe4000782c0ff */ /*0630*/ SEL R2, RZ, 0x1, !P0 ; /* 0x00000001ff027807 */ /* 0x000fca0004000000 */ /*0640*/ IMAD.MOV R2, RZ, RZ, -R2 ; /* 0x000000ffff027224 */ /* 0x000fca00078e0a02 */ /*0650*/ ISETP.GE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fe40003f06270 */ /*0660*/ IADD3 R2, R10, -0xfc, RZ ; /* 0xffffff040a027810 */ /* 0x000fc80007ffe0ff */ /*0670*/ SHF.R.U32.HI R5, RZ, R2, R5 ; /* 0x00000002ff057219 */ /* 0x000fce0000011605 */ /*0680*/ @!P0 IADD3 R5, R5, 0x1, RZ ; /* 0x0000000105058810 */ /* 0x000fc80007ffe0ff */ /*0690*/ @!P1 SHF.L.U32 R5, R5, 0x1, RZ ; /* 0x0000000105059819 */ /* 0x000fc800000006ff */ /*06a0*/ LOP3.LUT R5, R5, 0x80000000, R0, 0xf8, !PT ; /* 0x8000000005057812 */ /* 0x000fe200078ef800 */ /*06b0*/ BRA 0x6d0 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*06c0*/ MUFU.RCP R5, R0 ; /* 0x0000000000057308 */ /* 0x0000640000001000 */ /*06d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*06e0*/ IMAD.MOV.U32 R6, RZ, RZ, R9 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0009 */ /*06f0*/ MOV R7, 0x0 ; /* 0x0000000000077802 */ /* 0x000fc80000000f00 */ /*0700*/ RET.REL.NODEC R6 0x0 ; /* 0xfffff8f006007950 */ /* 0x000fea0003c3ffff */ /*0710*/ LOP3.LUT P0, RZ, R0, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff00ff7812 */ /* 0x000fda000780c0ff */ /*0720*/ @!P0 IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff028224 */ /* 0x000fe200078e0000 */ /*0730*/ @!P0 BRA 0x840 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0740*/ FSETP.GEU.FTZ.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720b */ /* 0x000fda0003f1e000 */ /*0750*/ @!P0 MOV R2, 0x7fffffff ; /* 0x7fffffff00028802 */ /* 0x000fe20000000f00 */ /*0760*/ @!P0 BRA 0x840 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*0770*/ FSETP.GTU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fda0003f1c200 */ /*0780*/ @P0 FADD.FTZ R2, R0, 1 ; /* 0x3f80000000020421 */ /* 0x000fe20000010000 */ /*0790*/ @P0 BRA 0x840 ; /* 0x000000a000000947 */ /* 0x000fea0003800000 */ /*07a0*/ FSETP.NEU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fda0003f1d200 */ /*07b0*/ @P0 FFMA R5, R0, 1.84467440737095516160e+19, RZ ; /* 0x5f80000000050823 */ /* 0x000fc800000000ff */ /*07c0*/ @P0 MUFU.RSQ R2, R5 ; /* 0x0000000500020308 */ /* 0x000e240000001400 */ /*07d0*/ @P0 FMUL.FTZ R6, R5, R2 ; /* 0x0000000205060220 */ /* 0x001fe20000410000 */ /*07e0*/ @P0 FMUL.FTZ R8, R2, 0.5 ; /* 0x3f00000002080820 */ /* 0x000fe20000410000 */ /*07f0*/ @!P0 IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff028224 */ /* 0x000fe400078e0000 */ /*0800*/ @P0 FADD.FTZ R7, -R6, -RZ ; /* 0x800000ff06070221 */ /* 0x000fc80000010100 */ /*0810*/ @P0 FFMA R7, R6, R7, R5 ; /* 0x0000000706070223 */ /* 0x000fc80000000005 */ /*0820*/ @P0 FFMA R7, R7, R8, R6 ; /* 0x0000000807070223 */ /* 0x000fc80000000006 */ /*0830*/ @P0 FMUL.FTZ R2, R7, 2.3283064365386962891e-10 ; /* 0x2f80000007020820 */ /* 0x000fe20000410000 */ /*0840*/ MOV R6, R9 ; /* 0x0000000900067202 */ /* 0x000fe40000000f00 */ /*0850*/ MOV R7, 0x0 ; /* 0x0000000000077802 */ /* 0x000fc80000000f00 */ /*0860*/ RET.REL.NODEC R6 0x0 ; /* 0xfffff79006007950 */ /* 0x000fea0003c3ffff */ /*0870*/ BRA 0x870; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0880*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0890*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __global__ void zupdate2_dummy(float *z1, float *z2, float *f, float tau, int nx, int ny) { int px = blockIdx.x * blockDim.x + threadIdx.x; int py = blockIdx.y * blockDim.y + threadIdx.y; int idx = px + py*nx; float a, b, t; if (px<nx && py<ny) { // compute the gradient a = 0; b = 0; float fc = f[idx]; // float fr=f[idx+1]; // float fu=f[idx+nx]; // if (!(px==(nx-1))) a = fr - fc; // if (!(py==(ny-1))) b = fu - fc; a = fc; b = fc; // update z t = 1 / (1 + tau*sqrtf(a*a + b*b)); z1[idx] = (z1[idx] + tau*a)*t; z2[idx] = (z2[idx] + tau*b)*t; } }
.text .file "zupdate2_dummy.hip" .globl _Z29__device_stub__zupdate2_dummyPfS_S_fii # -- Begin function _Z29__device_stub__zupdate2_dummyPfS_S_fii .type _Z29__device_stub__zupdate2_dummyPfS_S_fii,@function _Z29__device_stub__zupdate2_dummyPfS_S_fii: # @_Z29__device_stub__zupdate2_dummyPfS_S_fii .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $144, %rsp .cfi_def_cfa_offset 192 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 56(%rsp), %rax movq %rdi, (%rax) leaq 48(%rsp), %rdi movq %rsi, (%rdi) leaq 40(%rsp), %rsi movq %rdx, (%rsi) leaq 20(%rsp), %rdx movss %xmm0, (%rdx) leaq 16(%rsp), %r9 movl %ecx, (%r9) leaq 12(%rsp), %rcx movl %r8d, (%rcx) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %r9, 32(%rbx) movq %rcx, 40(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 32(%rsp), %r12 leaq 24(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z14zupdate2_dummyPfS_S_fii, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $160, %rsp .cfi_adjust_cfa_offset -160 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z29__device_stub__zupdate2_dummyPfS_S_fii, .Lfunc_end0-_Z29__device_stub__zupdate2_dummyPfS_S_fii .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z14zupdate2_dummyPfS_S_fii, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z14zupdate2_dummyPfS_S_fii,@object # @_Z14zupdate2_dummyPfS_S_fii .section .rodata,"a",@progbits .globl _Z14zupdate2_dummyPfS_S_fii .p2align 3, 0x0 _Z14zupdate2_dummyPfS_S_fii: .quad _Z29__device_stub__zupdate2_dummyPfS_S_fii .size _Z14zupdate2_dummyPfS_S_fii, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z14zupdate2_dummyPfS_S_fii" .size .L__unnamed_1, 28 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z29__device_stub__zupdate2_dummyPfS_S_fii .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z14zupdate2_dummyPfS_S_fii .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z14zupdate2_dummyPfS_S_fii ; -- Begin function _Z14zupdate2_dummyPfS_S_fii .globl _Z14zupdate2_dummyPfS_S_fii .p2align 8 .type _Z14zupdate2_dummyPfS_S_fii,@function _Z14zupdate2_dummyPfS_S_fii: ; @_Z14zupdate2_dummyPfS_S_fii ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x34 s_load_b128 s[4:7], s[0:1], 0x18 v_and_b32_e32 v2, 0x3ff, v0 v_bfe_u32 v3, v0, 10, 10 s_waitcnt lgkmcnt(0) s_lshr_b32 s3, s2, 16 s_and_b32 s2, s2, 0xffff s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mad_u64_u32 v[0:1], null, s14, s2, v[2:3] v_mad_u64_u32 v[1:2], null, s15, s3, v[3:4] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_i32_e32 vcc_lo, s5, v0 v_cmp_gt_i32_e64 s2, s6, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s2, vcc_lo, s2 s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB0_2 ; %bb.1: s_load_b64 s[2:3], s[0:1], 0x10 v_mad_u64_u32 v[2:3], null, v1, s5, v[0:1] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v3, 31, v2 v_lshlrev_b64 v[0:1], 2, v[2:3] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, s2, v0 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v1, vcc_lo s_load_b128 s[0:3], s[0:1], 0x0 global_load_b32 v4, v[2:3], off s_waitcnt lgkmcnt(0) v_add_co_u32 v2, vcc_lo, s0, v0 v_add_co_ci_u32_e32 v3, vcc_lo, s1, v1, vcc_lo global_load_b32 v5, v[2:3], off s_waitcnt vmcnt(1) v_mul_f32_e32 v6, v4, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v6, v6, v6 v_mul_f32_e32 v7, 0x4f800000, v6 v_cmp_gt_f32_e32 vcc_lo, 0xf800000, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e32 v6, v6, v7, vcc_lo v_sqrt_f32_e32 v7, v6 s_waitcnt vmcnt(0) s_waitcnt_depctr 0xfff v_dual_fmac_f32 v5, s4, v4 :: v_dual_add_nc_u32 v8, -1, v7 v_add_nc_u32_e32 v9, 1, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f32 v10, -v8, v7, v6 v_fma_f32 v11, -v9, v7, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_ge_f32_e64 s0, 0, v10 v_cndmask_b32_e64 v7, v7, v8, s0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_f32_e64 s0, 0, v11 v_cndmask_b32_e64 v7, v7, v9, s0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v8, 0x37800000, v7 v_cndmask_b32_e32 v7, v7, v8, vcc_lo v_cmp_class_f32_e64 vcc_lo, v6, 0x260 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e32 v6, v7, v6, vcc_lo v_fma_f32 v6, v6, s4, 1.0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_div_scale_f32 v7, null, v6, v6, 1.0 v_div_scale_f32 v10, vcc_lo, 1.0, v6, 1.0 v_rcp_f32_e32 v8, v7 s_waitcnt_depctr 0xfff v_fma_f32 v9, -v7, v8, 1.0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmac_f32_e32 v8, v9, v8 v_mul_f32_e32 v9, v10, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v11, -v7, v9, v10 v_fmac_f32_e32 v9, v11, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v7, -v7, v9, v10 v_div_fmas_f32 v7, v7, v8, v9 v_add_co_u32 v0, vcc_lo, s2, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v1, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_div_fixup_f32 v6, v7, v6, 1.0 v_mul_f32_e32 v5, v5, v6 global_store_b32 v[2:3], v5, off global_load_b32 v2, v[0:1], off s_waitcnt vmcnt(0) v_fmac_f32_e32 v2, s4, v4 s_delay_alu instid0(VALU_DEP_1) v_mul_f32_e32 v2, v2, v6 global_store_b32 v[0:1], v2, off .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z14zupdate2_dummyPfS_S_fii .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 296 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 12 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z14zupdate2_dummyPfS_S_fii, .Lfunc_end0-_Z14zupdate2_dummyPfS_S_fii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 528 ; NumSgprs: 18 ; NumVgprs: 12 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 12 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: by_value - .offset: 40 .size: 4 .value_kind: hidden_block_count_x - .offset: 44 .size: 4 .value_kind: hidden_block_count_y - .offset: 48 .size: 4 .value_kind: hidden_block_count_z - .offset: 52 .size: 2 .value_kind: hidden_group_size_x - .offset: 54 .size: 2 .value_kind: hidden_group_size_y - .offset: 56 .size: 2 .value_kind: hidden_group_size_z - .offset: 58 .size: 2 .value_kind: hidden_remainder_x - .offset: 60 .size: 2 .value_kind: hidden_remainder_y - .offset: 62 .size: 2 .value_kind: hidden_remainder_z - .offset: 80 .size: 8 .value_kind: hidden_global_offset_x - .offset: 88 .size: 8 .value_kind: hidden_global_offset_y - .offset: 96 .size: 8 .value_kind: hidden_global_offset_z - .offset: 104 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 296 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z14zupdate2_dummyPfS_S_fii .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z14zupdate2_dummyPfS_S_fii.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 12 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
d1d9c9621c69b7b4c349e779eff5ae2f09532b71
#include <stdio.h> #include <thrust/extrema.h> #include <thrust/device_vector.h> struct type { int key; int value; }; struct comparator { __host__ __device__ bool operator()(type a, type b) { return a.key < b.key; } }; int main() { srand(time(NULL)); comparator comp; int i, i_max = -1, n = 100000; type *arr = (type *)malloc(sizeof(type) * n); for(i = 0; i < n; i++) { arr[i].key = 5; arr[i].value = 5; if (i_max == -1 || comp(arr[i_max], arr[i])) i_max = i; } type *dev_arr; cudaMalloc(&dev_arr, sizeof(type) * n); cudaMemcpy(dev_arr, arr, sizeof(type) * n, cudaMemcpyHostToDevice); thrust::device_ptr<type> p_arr = thrust::device_pointer_cast(dev_arr); thrust::device_ptr<type> res = thrust::max_element(p_arr, p_arr + n,comp); int pos = (int)(res - p_arr); printf("cpu: %d\ngpu: %d\n", i_max, pos); printf("%d\n", arr[pos].key); cudaFree(dev_arr); free(arr); return 0; }
.file "tmpxft_002ad502_00000000-6_thrust.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .section .text.nvtxEtiGetModuleFunctionTable_v3,"axG",@progbits,nvtxEtiGetModuleFunctionTable_v3,comdat .weak nvtxEtiGetModuleFunctionTable_v3 .hidden nvtxEtiGetModuleFunctionTable_v3 .type nvtxEtiGetModuleFunctionTable_v3, @function nvtxEtiGetModuleFunctionTable_v3: .LFB6268: .cfi_startproc endbr64 decl %edi xorl %eax, %eax cmpl $5, %edi ja .L1 leaq .L4(%rip), %rcx movslq (%rcx,%rdi,4), %rax addq %rcx, %rax notrack jmp *%rax .section .rodata.nvtxEtiGetModuleFunctionTable_v3,"aG",@progbits,nvtxEtiGetModuleFunctionTable_v3,comdat .align 4 .align 4 .L4: .long .L9-.L4 .long .L14-.L4 .long .L7-.L4 .long .L6-.L4 .long .L5-.L4 .long .L3-.L4 .section .text.nvtxEtiGetModuleFunctionTable_v3,"axG",@progbits,nvtxEtiGetModuleFunctionTable_v3,comdat .L9: leaq 560+nvtxGlobals_v3(%rip), %rcx jmp .L18 .L7: leaq 776+nvtxGlobals_v3(%rip), %rcx movl $128, %eax jmp .L8 .L6: leaq 904+nvtxGlobals_v3(%rip), %rcx jmp .L19 .L5: leaq 968+nvtxGlobals_v3(%rip), %rcx .L18: movl $136, %eax jmp .L8 .L3: leaq 1104+nvtxGlobals_v3(%rip), %rcx .L19: movl $64, %eax jmp .L8 .L14: leaq 696+nvtxGlobals_v3(%rip), %rcx movl $80, %eax .L8: testq %rdx, %rdx je .L10 shrl $3, %eax decl %eax movl %eax, (%rdx) .L10: testq %rsi, %rsi jne .L11 .L12: movl $1, %eax ret .L11: movq %rcx, (%rsi) jmp .L12 .L1: ret .cfi_endproc .LFE6268: .size nvtxEtiGetModuleFunctionTable_v3, .-nvtxEtiGetModuleFunctionTable_v3 .section .text.nvtxGetExportTable_v3,"axG",@progbits,nvtxGetExportTable_v3,comdat .weak nvtxGetExportTable_v3 .hidden nvtxGetExportTable_v3 .type nvtxGetExportTable_v3, @function nvtxGetExportTable_v3: .LFB6269: .cfi_startproc endbr64 leaq 8+nvtxGlobals_v3(%rip), %rax cmpl $1, %edi je .L21 cmpl $3, %edi leaq 16(%rax), %rax movl $0, %edx cmovne %rdx, %rax .L21: ret .cfi_endproc .LFE6269: .size nvtxGetExportTable_v3, .-nvtxGetExportTable_v3 .section .text.nvtxEtiSetInjectionNvtxVersion_v3,"axG",@progbits,nvtxEtiSetInjectionNvtxVersion_v3,comdat .weak nvtxEtiSetInjectionNvtxVersion_v3 .hidden nvtxEtiSetInjectionNvtxVersion_v3 .type nvtxEtiSetInjectionNvtxVersion_v3, @function nvtxEtiSetInjectionNvtxVersion_v3: .LFB6270: .cfi_startproc endbr64 ret .cfi_endproc .LFE6270: .size nvtxEtiSetInjectionNvtxVersion_v3, .-nvtxEtiSetInjectionNvtxVersion_v3 .section .text._ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi .type _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi, @function _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi: .LFB9124: .cfi_startproc endbr64 movq %rdi, %rdx movl %esi, %eax ret .cfi_endproc .LFE9124: .size _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi, .-_ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi .section .text._ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .type _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi, @function _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi: .LFB9126: .cfi_startproc endbr64 xorl %eax, %eax cmpq %rdi, 8(%rsi) jne .L28 cmpl %edx, (%rsi) sete %al .L28: ret .cfi_endproc .LFE9126: .size _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi, .-_ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv.str1.1,"aMS",@progbits,1 .LC0: .string "generic" .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv .type _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv: .LFB9136: .cfi_startproc endbr64 leaq .LC0(%rip), %rax ret .cfi_endproc .LFE9136: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv.str1.1,"aMS",@progbits,1 .LC1: .string "system" .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv .type _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv: .LFB9141: .cfi_startproc endbr64 leaq .LC1(%rip), %rax ret .cfi_endproc .LFE9141: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev: .LFB9146: .cfi_startproc endbr64 ret .cfi_endproc .LFE9146: .size _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD1Ev,_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev: .LFB9151: .cfi_startproc endbr64 ret .cfi_endproc .LFE9151: .size _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD1Ev,_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev .section .text._ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .type _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE, @function _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE: .LFB9125: .cfi_startproc endbr64 movq (%rdi), %rax pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdx, %rbx call *24(%rax) movq %rdx, %rcx xorl %edx, %edx cmpq %rcx, 8(%rbx) jne .L36 cmpl %eax, (%rbx) sete %dl .L36: movl %edx, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE9125: .size _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE, .-_ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv.str1.1,"aMS",@progbits,1 .LC2: .string "cuda" .section .text._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv .type _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv, @function _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv: .LFB9201: .cfi_startproc endbr64 leaq .LC2(%rip), %rax ret .cfi_endproc .LFE9201: .size _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv, .-_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv .section .text._ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev: .LFB9206: .cfi_startproc endbr64 ret .cfi_endproc .LFE9206: .size _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD1Ev,_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv .type _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv: .LFB9541: .cfi_startproc endbr64 movq 8(%rdi), %rax ret .cfi_endproc .LFE9541: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev: .LFB9148: .cfi_startproc endbr64 movl $8, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE9148: .size _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev: .LFB9153: .cfi_startproc endbr64 movl $8, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE9153: .size _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev: .LFB9208: .cfi_startproc endbr64 movl $8, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE9208: .size _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev: .LFB9538: .cfi_startproc endbr64 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE(%rip), %rax pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx leaq 8(%rdi), %rdi movq %rax, -8(%rdi) call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZNSt9bad_allocD2Ev@PLT .cfi_endproc .LFE9538: .size _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev: .LFB9540: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev movq 8(%rsp), %rdi movl $40, %esi addq $24, %rsp .cfi_def_cfa_offset 8 jmp _ZdlPvm@PLT .cfi_endproc .LFE9540: .size _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev .section .text._ZN4cuda3__410cuda_errorD2Ev,"axG",@progbits,_ZN4cuda3__410cuda_errorD5Ev,comdat .align 2 .weak _ZN4cuda3__410cuda_errorD2Ev .type _ZN4cuda3__410cuda_errorD2Ev, @function _ZN4cuda3__410cuda_errorD2Ev: .LFB7187: .cfi_startproc endbr64 leaq 16+_ZTVN4cuda3__410cuda_errorE(%rip), %rax movq %rax, (%rdi) jmp _ZNSt13runtime_errorD2Ev@PLT .cfi_endproc .LFE7187: .size _ZN4cuda3__410cuda_errorD2Ev, .-_ZN4cuda3__410cuda_errorD2Ev .weak _ZN4cuda3__410cuda_errorD1Ev .set _ZN4cuda3__410cuda_errorD1Ev,_ZN4cuda3__410cuda_errorD2Ev .section .text._ZN4cuda3__410cuda_errorD0Ev,"axG",@progbits,_ZN4cuda3__410cuda_errorD5Ev,comdat .align 2 .weak _ZN4cuda3__410cuda_errorD0Ev .type _ZN4cuda3__410cuda_errorD0Ev, @function _ZN4cuda3__410cuda_errorD0Ev: .LFB7189: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call _ZN4cuda3__410cuda_errorD1Ev movq 8(%rsp), %rdi movl $16, %esi addq $24, %rsp .cfi_def_cfa_offset 8 jmp _ZdlPvm@PLT .cfi_endproc .LFE7189: .size _ZN4cuda3__410cuda_errorD0Ev, .-_ZN4cuda3__410cuda_errorD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system12system_errorD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev: .LFB9210: .cfi_startproc endbr64 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE(%rip), %rax pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx leaq 32(%rdi), %rdi movq %rax, -32(%rdi) call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZNSt13runtime_errorD2Ev@PLT .cfi_endproc .LFE9210: .size _ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev,_ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system12system_errorD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev: .LFB9212: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev movq 8(%rsp), %rdi movl $64, %esi addq $24, %rsp .cfi_def_cfa_offset 8 jmp _ZdlPvm@PLT .cfi_endproc .LFE9212: .size _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev .text .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB11452: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE11452: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPNS0_5tupleIJ4typelEEES8_iNS1_9__extrema9arg_max_fIS6_l10comparatorEEEJS8_S8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPNS0_5tupleIJ4typelEEES8_iNS1_9__extrema9arg_max_fIS6_l10comparatorEEEJS8_S8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB12837: .cfi_startproc pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 movq %rdi, %rax movq %r8, %r13 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movq %rcx, %r12 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movq %rdx, %rbp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movq %rsi, %rbx pushq %r9 .cfi_def_cfa_offset 48 movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L59 movl 0(%r13), %edx movq (%r12), %rsi movq 0(%rbp), %rdi call *%rbx .L59: popq %rax .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE12837: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPNS0_5tupleIJ4typelEEES8_iNS1_9__extrema9arg_max_fIS6_l10comparatorEEEJS8_S8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPNS0_5tupleIJ4typelEEES8_iNS1_9__extrema9arg_max_fIS6_l10comparatorEEEJS8_S8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0 .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_lNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_lNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_,comdat .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_lNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_ .hidden _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_lNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_ .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_lNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_lNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_: .LFB11971: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl %edx, 20(%rsp) leaq 48(%rsp), %rcx movq %rax, 104(%rsp) leaq 32(%rsp), %rax leaq 40(%rsp), %rdx movq %rax, 112(%rsp) leaq 20(%rsp), %rax movq %rax, 120(%rsp) leaq 15(%rsp), %rax movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rsi, 32(%rsp) leaq 68(%rsp), %rsi movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movl $1, 64(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L61 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_lNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L61: movq 136(%rsp), %rax subq %fs:40, %rax je .L63 call __stack_chk_fail@PLT .L63: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11971: .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_lNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_lNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_ .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv.str1.1,"aMS",@progbits,1 .LC3: .string ": " .LC4: .string "basic_string::append" .section .text._ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv .type _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv, @function _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv: .LFB9233: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA9233 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movq %rdi, %rbx subq $56, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax cmpq $0, 40(%rdi) jne .L67 call _ZNKSt13runtime_error4whatEv@PLT leaq 32(%rbx), %r13 movq %rax, %rdi movq %rax, %rbp call strlen@PLT movq 40(%rbx), %rdx movq %rbp, %rcx xorl %esi, %esi movq %rax, %r8 movq %r13, %rdi .LEHB0: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm@PLT cmpl $0, 16(%rbx) je .L67 cmpq $0, 40(%rbx) jne .L69 .L71: movq 24(%rbx), %rsi leaq 8(%rsp), %r12 movl 16(%rbx), %edx movq %r12, %rdi movq (%rsi), %rax call *48(%rax) jmp .L83 .L69: leaq .LC3(%rip), %rsi movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc@PLT .LEHE0: jmp .L71 .L83: movq 16(%rsp), %rdx movq 8(%rsp), %rsi movabsq $4611686018427387903, %rax subq 40(%rbx), %rax cmpq %rdx, %rax jnb .L72 movq 40(%rsp), %rax subq %fs:40, %rax jne .L82 leaq .LC4(%rip), %rdi .LEHB1: call _ZSt20__throw_length_errorPKc@PLT .L72: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm@PLT .LEHE1: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT .L67: movq 32(%rbx), %rbx jmp .L65 .L79: endbr64 movq %rax, %rbp .L74: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbp, %rdi jmp .L75 .L78: endbr64 movq %rax, %rdi .L75: call __cxa_begin_catch@PLT movq %rbx, %rdi call _ZNKSt13runtime_error4whatEv@PLT movq %rax, %rbx call __cxa_end_catch@PLT .L65: movq 40(%rsp), %rax subq %fs:40, %rax je .L77 .L82: call __stack_chk_fail@PLT .L77: addq $56, %rsp .cfi_def_cfa_offset 40 movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE9233: .globl __gxx_personality_v0 .section .gcc_except_table._ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,"aG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,comdat .align 4 .LLSDA9233: .byte 0xff .byte 0x9b .uleb128 .LLSDATT9233-.LLSDATTD9233 .LLSDATTD9233: .byte 0x1 .uleb128 .LLSDACSE9233-.LLSDACSB9233 .LLSDACSB9233: .uleb128 .LEHB0-.LFB9233 .uleb128 .LEHE0-.LEHB0 .uleb128 .L78-.LFB9233 .uleb128 0x1 .uleb128 .LEHB1-.LFB9233 .uleb128 .LEHE1-.LEHB1 .uleb128 .L79-.LFB9233 .uleb128 0x3 .LLSDACSE9233: .byte 0x1 .byte 0 .byte 0 .byte 0x7d .align 4 .long 0 .LLSDATT9233: .section .text._ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,comdat .size _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv, .-_ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv .section .text._ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv,"axG",@progbits,_ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv,comdat .weak _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv .hidden _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv .type _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv, @function _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv: .LFB11885: .cfi_startproc endbr64 subq $88, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 72(%rsp) movabsq $4294967297, %rax leaq 8(%rsp), %rcx movq %rsp, %rdx leaq 28(%rsp), %rsi leaq 16(%rsp), %rdi movl $1, 24(%rsp) movl $1, 36(%rsp) movq %rax, 16(%rsp) movq %rax, 28(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L84 pushq 8(%rsp) .cfi_def_cfa_offset 104 leaq _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv(%rip), %rdi pushq 8(%rsp) .cfi_def_cfa_offset 112 movq 44(%rsp), %rcx movl 52(%rsp), %r8d movq 32(%rsp), %rsi movl 40(%rsp), %edx leaq 80(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 104 popq %rdx .cfi_def_cfa_offset 96 .L84: movq 72(%rsp), %rax subq %fs:40, %rax je .L86 call __stack_chk_fail@PLT .L86: addq $88, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11885: .size _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv, .-_ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iSK_EEEvDpT0_,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iSK_EEEvDpT0_,comdat .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iSK_EEEvDpT0_ .hidden _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iSK_EEEvDpT0_ .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iSK_EEEvDpT0_, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iSK_EEEvDpT0_: .LFB11959: .cfi_startproc endbr64 subq $168, %rsp .cfi_def_cfa_offset 176 movq %rdi, 16(%rsp) leaq 72(%rsp), %rdi movq %rsi, 24(%rsp) leaq 84(%rsp), %rsi movq %fs:40, %rax movq %rax, 152(%rsp) xorl %eax, %eax leaq 16(%rsp), %rax movq %rdx, 48(%rsp) leaq 56(%rsp), %rdx movq %rax, 120(%rsp) leaq 48(%rsp), %rax movq %rax, 128(%rsp) leaq 44(%rsp), %rax movq %rax, 136(%rsp) leaq 15(%rsp), %rax movl %ecx, 44(%rsp) leaq 64(%rsp), %rcx movq %rax, 144(%rsp) movabsq $4294967297, %rax movq %rax, 72(%rsp) movl $1, 80(%rsp) movq %rax, 84(%rsp) movl $1, 92(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L88 pushq 64(%rsp) .cfi_def_cfa_offset 184 leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iSK_EEEvDpT0_(%rip), %rdi pushq 64(%rsp) .cfi_def_cfa_offset 192 movq 100(%rsp), %rcx movl 108(%rsp), %r8d movq 88(%rsp), %rsi movl 96(%rsp), %edx leaq 136(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 184 popq %rdx .cfi_def_cfa_offset 176 .L88: movq 152(%rsp), %rax subq %fs:40, %rax je .L90 call __stack_chk_fail@PLT .L90: addq $168, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11959: .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iSK_EEEvDpT0_, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iSK_EEEvDpT0_ .text .type _ZL336__device_stub__ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_RN6thrust20THRUST_200700_890_NS12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS0_8cuda_cub19counting_iterator_tIlEEEEEEEPNS2_IJS4_lEEEiRN3cub17CUB_200700_890_NS13GridEvenShareIiEERNSF_9GridQueueIjEERNS6_9__extrema9arg_max_fIS4_l10comparatorEE, @function _ZL336__device_stub__ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_RN6thrust20THRUST_200700_890_NS12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS0_8cuda_cub19counting_iterator_tIlEEEEEEEPNS2_IJS4_lEEEiRN3cub17CUB_200700_890_NS13GridEvenShareIiEERNSF_9GridQueueIjEERNS6_9__extrema9arg_max_fIS4_l10comparatorEE: .LFB11480: .cfi_startproc subq $152, %rsp .cfi_def_cfa_offset 160 movq %rsi, 8(%rsp) leaq 52(%rsp), %rsi movl %edx, 4(%rsp) leaq 24(%rsp), %rdx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rdi, 88(%rsp) leaq 40(%rsp), %rdi movq %rax, 96(%rsp) leaq 4(%rsp), %rax movq %rax, 104(%rsp) movabsq $4294967297, %rax movq %rcx, 112(%rsp) leaq 32(%rsp), %rcx movq %r8, 120(%rsp) movq %r9, 128(%rsp) movq %rax, 40(%rsp) movl $1, 48(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L92 pushq 32(%rsp) .cfi_def_cfa_offset 168 leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 176 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L92: movq 136(%rsp), %rax subq %fs:40, %rax je .L94 call __stack_chk_fail@PLT .L94: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11480: .size _ZL336__device_stub__ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_RN6thrust20THRUST_200700_890_NS12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS0_8cuda_cub19counting_iterator_tIlEEEEEEEPNS2_IJS4_lEEEiRN3cub17CUB_200700_890_NS13GridEvenShareIiEERNSF_9GridQueueIjEERNS6_9__extrema9arg_max_fIS4_l10comparatorEE, .-_ZL336__device_stub__ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_RN6thrust20THRUST_200700_890_NS12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS0_8cuda_cub19counting_iterator_tIlEEEEEEEPNS2_IJS4_lEEEiRN3cub17CUB_200700_890_NS13GridEvenShareIiEERNSF_9GridQueueIjEERNS6_9__extrema9arg_max_fIS4_l10comparatorEE .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_,comdat .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_ .hidden _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_ .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_: .LFB11963: .cfi_startproc endbr64 subq $40, %rsp .cfi_def_cfa_offset 48 movq %rdi, 16(%rsp) leaq 7(%rsp), %r9 leaq 16(%rsp), %rdi movq %rsi, 24(%rsp) movq %rdx, %rsi movl %ecx, %edx leaq 48(%rsp), %rcx movq %r8, 8(%rsp) leaq 8(%rsp), %r8 call _ZL336__device_stub__ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_RN6thrust20THRUST_200700_890_NS12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS0_8cuda_cub19counting_iterator_tIlEEEEEEEPNS2_IJS4_lEEEiRN3cub17CUB_200700_890_NS13GridEvenShareIiEERNSF_9GridQueueIjEERNS6_9__extrema9arg_max_fIS4_l10comparatorEE addq $40, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11963: .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_ .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIiEEJN3cub17CUB_200700_890_NS9GridQueueIjEEiEEEvDpT0_,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIiEEJN3cub17CUB_200700_890_NS9GridQueueIjEEiEEEvDpT0_,comdat .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIiEEJN3cub17CUB_200700_890_NS9GridQueueIjEEiEEEvDpT0_ .hidden _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIiEEJN3cub17CUB_200700_890_NS9GridQueueIjEEiEEEvDpT0_ .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIiEEJN3cub17CUB_200700_890_NS9GridQueueIjEEiEEEvDpT0_, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIiEEJN3cub17CUB_200700_890_NS9GridQueueIjEEiEEEvDpT0_: .LFB11964: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx leaq 40(%rsp), %rdi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl %esi, 20(%rsp) leaq 52(%rsp), %rsi movq %rax, 88(%rsp) leaq 20(%rsp), %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movl $1, 48(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L98 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIiEEJN3cub17CUB_200700_890_NS9GridQueueIjEEiEEEvDpT0_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L98: movq 104(%rsp), %rax subq %fs:40, %rax je .L100 call __stack_chk_fail@PLT .L100: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11964: .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIiEEJN3cub17CUB_200700_890_NS9GridQueueIjEEiEEEvDpT0_, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIiEEJN3cub17CUB_200700_890_NS9GridQueueIjEEiEEEvDpT0_ .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_iNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_iNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_,comdat .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_iNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_ .hidden _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_iNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_ .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_iNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_iNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_: .LFB11965: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl %edx, 20(%rsp) leaq 48(%rsp), %rcx movq %rax, 104(%rsp) leaq 32(%rsp), %rax leaq 40(%rsp), %rdx movq %rax, 112(%rsp) leaq 20(%rsp), %rax movq %rax, 120(%rsp) leaq 15(%rsp), %rax movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rsi, 32(%rsp) leaq 68(%rsp), %rsi movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movl $1, 64(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L102 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_iNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L102: movq 136(%rsp), %rax subq %fs:40, %rax je .L104 call __stack_chk_fail@PLT .L104: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11965: .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_iNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_iNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_ .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lSK_EEEvDpT0_,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lSK_EEEvDpT0_,comdat .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lSK_EEEvDpT0_ .hidden _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lSK_EEEvDpT0_ .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lSK_EEEvDpT0_, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lSK_EEEvDpT0_: .LFB11966: .cfi_startproc endbr64 subq $168, %rsp .cfi_def_cfa_offset 176 movq %rdi, 16(%rsp) leaq 72(%rsp), %rdi movq %rsi, 24(%rsp) leaq 84(%rsp), %rsi movq %fs:40, %rax movq %rax, 152(%rsp) xorl %eax, %eax leaq 16(%rsp), %rax movq %rdx, 40(%rsp) leaq 56(%rsp), %rdx movq %rax, 120(%rsp) leaq 40(%rsp), %rax movq %rax, 128(%rsp) leaq 48(%rsp), %rax movq %rax, 136(%rsp) leaq 15(%rsp), %rax movq %rcx, 48(%rsp) leaq 64(%rsp), %rcx movq %rax, 144(%rsp) movabsq $4294967297, %rax movq %rax, 72(%rsp) movl $1, 80(%rsp) movq %rax, 84(%rsp) movl $1, 92(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L106 pushq 64(%rsp) .cfi_def_cfa_offset 184 leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lSK_EEEvDpT0_(%rip), %rdi pushq 64(%rsp) .cfi_def_cfa_offset 192 movq 100(%rsp), %rcx movl 108(%rsp), %r8d movq 88(%rsp), %rsi movl 96(%rsp), %edx leaq 136(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 184 popq %rdx .cfi_def_cfa_offset 176 .L106: movq 152(%rsp), %rax subq %fs:40, %rax je .L108 call __stack_chk_fail@PLT .L108: addq $168, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11966: .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lSK_EEEvDpT0_, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lSK_EEEvDpT0_ .text .type _ZL336__device_stub__ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_RN6thrust20THRUST_200700_890_NS12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS0_8cuda_cub19counting_iterator_tIlEEEEEEEPNS2_IJS4_lEEElRN3cub17CUB_200700_890_NS13GridEvenShareIlEERNSF_9GridQueueIyEERNS6_9__extrema9arg_max_fIS4_l10comparatorEE, @function _ZL336__device_stub__ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_RN6thrust20THRUST_200700_890_NS12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS0_8cuda_cub19counting_iterator_tIlEEEEEEEPNS2_IJS4_lEEElRN3cub17CUB_200700_890_NS13GridEvenShareIlEERNSF_9GridQueueIyEERNS6_9__extrema9arg_max_fIS4_l10comparatorEE: .LFB11488: .cfi_startproc subq $152, %rsp .cfi_def_cfa_offset 160 movq %rsi, 8(%rsp) leaq 52(%rsp), %rsi movq %rdx, (%rsp) leaq 24(%rsp), %rdx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rdi, 88(%rsp) leaq 40(%rsp), %rdi movq %rax, 96(%rsp) movq %rsp, %rax movq %rax, 104(%rsp) movabsq $4294967297, %rax movq %rcx, 112(%rsp) leaq 32(%rsp), %rcx movq %r8, 120(%rsp) movq %r9, 128(%rsp) movq %rax, 40(%rsp) movl $1, 48(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L110 pushq 32(%rsp) .cfi_def_cfa_offset 168 leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 176 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L110: movq 136(%rsp), %rax subq %fs:40, %rax je .L112 call __stack_chk_fail@PLT .L112: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11488: .size _ZL336__device_stub__ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_RN6thrust20THRUST_200700_890_NS12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS0_8cuda_cub19counting_iterator_tIlEEEEEEEPNS2_IJS4_lEEElRN3cub17CUB_200700_890_NS13GridEvenShareIlEERNSF_9GridQueueIyEERNS6_9__extrema9arg_max_fIS4_l10comparatorEE, .-_ZL336__device_stub__ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_RN6thrust20THRUST_200700_890_NS12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS0_8cuda_cub19counting_iterator_tIlEEEEEEEPNS2_IJS4_lEEElRN3cub17CUB_200700_890_NS13GridEvenShareIlEERNSF_9GridQueueIyEERNS6_9__extrema9arg_max_fIS4_l10comparatorEE .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_,comdat .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_ .hidden _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_ .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_: .LFB11969: .cfi_startproc endbr64 subq $40, %rsp .cfi_def_cfa_offset 48 movq %rdi, 16(%rsp) leaq 7(%rsp), %r9 leaq 16(%rsp), %rdi movq %rsi, 24(%rsp) movq %rdx, %rsi movq %rcx, %rdx leaq 48(%rsp), %rcx movq %r8, 8(%rsp) leaq 8(%rsp), %r8 call _ZL336__device_stub__ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_RN6thrust20THRUST_200700_890_NS12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS0_8cuda_cub19counting_iterator_tIlEEEEEEEPNS2_IJS4_lEEElRN3cub17CUB_200700_890_NS13GridEvenShareIlEERNSF_9GridQueueIyEERNS6_9__extrema9arg_max_fIS4_l10comparatorEE addq $40, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11969: .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_ .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIlEEJN3cub17CUB_200700_890_NS9GridQueueIyEElEEEvDpT0_,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIlEEJN3cub17CUB_200700_890_NS9GridQueueIyEElEEEvDpT0_,comdat .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIlEEJN3cub17CUB_200700_890_NS9GridQueueIyEElEEEvDpT0_ .hidden _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIlEEJN3cub17CUB_200700_890_NS9GridQueueIyEElEEEvDpT0_ .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIlEEJN3cub17CUB_200700_890_NS9GridQueueIyEElEEEvDpT0_, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIlEEJN3cub17CUB_200700_890_NS9GridQueueIyEElEEEvDpT0_: .LFB11970: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx leaq 40(%rsp), %rdi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 16(%rsp) leaq 52(%rsp), %rsi movq %rax, 88(%rsp) leaq 16(%rsp), %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movl $1, 48(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L116 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIlEEJN3cub17CUB_200700_890_NS9GridQueueIyEElEEEvDpT0_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L116: movq 104(%rsp), %rax subq %fs:40, %rax je .L118 call __stack_chk_fail@PLT .L118: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11970: .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIlEEJN3cub17CUB_200700_890_NS9GridQueueIyEElEEEvDpT0_, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIlEEJN3cub17CUB_200700_890_NS9GridQueueIyEElEEEvDpT0_ .section .text.nvtxSetInitFunctionsToNoops_v3,"axG",@progbits,nvtxSetInitFunctionsToNoops_v3,comdat .weak nvtxSetInitFunctionsToNoops_v3 .hidden nvtxSetInitFunctionsToNoops_v3 .type nvtxSetInitFunctionsToNoops_v3, @function nvtxSetInitFunctionsToNoops_v3: .LFB6335: .cfi_startproc endbr64 testl %edi, %edi leaq nvtxMarkEx_impl_init_v3(%rip), %rdx setne %al cmpq %rdx, 48+nvtxGlobals_v3(%rip) je .L249 testb %al, %al je .L121 .L249: xorl %r10d, %r10d movq %r10, 48+nvtxGlobals_v3(%rip) .L121: leaq nvtxMarkA_impl_init_v3(%rip), %rdx cmpq %rdx, 56+nvtxGlobals_v3(%rip) je .L250 testb %al, %al je .L123 .L250: xorl %r9d, %r9d movq %r9, 56+nvtxGlobals_v3(%rip) .L123: leaq nvtxMarkW_impl_init_v3(%rip), %rdx cmpq %rdx, 64+nvtxGlobals_v3(%rip) je .L251 testb %al, %al je .L125 .L251: xorl %r8d, %r8d movq %r8, 64+nvtxGlobals_v3(%rip) .L125: leaq nvtxRangeStartEx_impl_init_v3(%rip), %rdx cmpq %rdx, 72+nvtxGlobals_v3(%rip) je .L252 testb %al, %al je .L127 .L252: xorl %edi, %edi movq %rdi, 72+nvtxGlobals_v3(%rip) .L127: leaq nvtxRangeStartA_impl_init_v3(%rip), %rdx cmpq %rdx, 80+nvtxGlobals_v3(%rip) je .L253 testb %al, %al je .L129 .L253: xorl %esi, %esi movq %rsi, 80+nvtxGlobals_v3(%rip) .L129: leaq nvtxRangeStartW_impl_init_v3(%rip), %rdx cmpq %rdx, 88+nvtxGlobals_v3(%rip) je .L254 testb %al, %al je .L131 .L254: xorl %ecx, %ecx movq %rcx, 88+nvtxGlobals_v3(%rip) .L131: leaq nvtxRangeEnd_impl_init_v3(%rip), %rdx cmpq %rdx, 96+nvtxGlobals_v3(%rip) je .L255 testb %al, %al je .L133 .L255: xorl %edx, %edx movq %rdx, 96+nvtxGlobals_v3(%rip) .L133: leaq nvtxRangePushEx_impl_init_v3(%rip), %rdx cmpq %rdx, 104+nvtxGlobals_v3(%rip) je .L256 testb %al, %al je .L135 .L256: xorl %r11d, %r11d movq %r11, 104+nvtxGlobals_v3(%rip) .L135: leaq nvtxRangePushA_impl_init_v3(%rip), %rdx cmpq %rdx, 112+nvtxGlobals_v3(%rip) je .L257 testb %al, %al je .L137 .L257: xorl %r10d, %r10d movq %r10, 112+nvtxGlobals_v3(%rip) .L137: leaq nvtxRangePushW_impl_init_v3(%rip), %rdx cmpq %rdx, 120+nvtxGlobals_v3(%rip) je .L258 testb %al, %al je .L139 .L258: xorl %r9d, %r9d movq %r9, 120+nvtxGlobals_v3(%rip) .L139: leaq nvtxRangePop_impl_init_v3(%rip), %rdx cmpq %rdx, 128+nvtxGlobals_v3(%rip) je .L259 testb %al, %al je .L141 .L259: xorl %r8d, %r8d movq %r8, 128+nvtxGlobals_v3(%rip) .L141: leaq nvtxNameCategoryA_impl_init_v3(%rip), %rdx cmpq %rdx, 136+nvtxGlobals_v3(%rip) je .L260 testb %al, %al je .L143 .L260: xorl %edi, %edi movq %rdi, 136+nvtxGlobals_v3(%rip) .L143: leaq nvtxNameCategoryW_impl_init_v3(%rip), %rdx cmpq %rdx, 144+nvtxGlobals_v3(%rip) je .L261 testb %al, %al je .L145 .L261: xorl %esi, %esi movq %rsi, 144+nvtxGlobals_v3(%rip) .L145: leaq nvtxNameOsThreadA_impl_init_v3(%rip), %rdx cmpq %rdx, 152+nvtxGlobals_v3(%rip) je .L262 testb %al, %al je .L147 .L262: xorl %ecx, %ecx movq %rcx, 152+nvtxGlobals_v3(%rip) .L147: leaq nvtxNameOsThreadW_impl_init_v3(%rip), %rdx cmpq %rdx, 160+nvtxGlobals_v3(%rip) je .L263 testb %al, %al je .L149 .L263: xorl %edx, %edx movq %rdx, 160+nvtxGlobals_v3(%rip) .L149: leaq nvtxNameCuDeviceA_impl_init_v3(%rip), %rdx cmpq %rdx, 168+nvtxGlobals_v3(%rip) je .L264 testb %al, %al je .L151 .L264: xorl %r11d, %r11d movq %r11, 168+nvtxGlobals_v3(%rip) .L151: leaq nvtxNameCuDeviceW_impl_init_v3(%rip), %rdx cmpq %rdx, 176+nvtxGlobals_v3(%rip) je .L265 testb %al, %al je .L153 .L265: xorl %r10d, %r10d movq %r10, 176+nvtxGlobals_v3(%rip) .L153: leaq nvtxNameCuContextA_impl_init_v3(%rip), %rdx cmpq %rdx, 184+nvtxGlobals_v3(%rip) je .L266 testb %al, %al je .L155 .L266: xorl %r9d, %r9d movq %r9, 184+nvtxGlobals_v3(%rip) .L155: leaq nvtxNameCuContextW_impl_init_v3(%rip), %rdx cmpq %rdx, 192+nvtxGlobals_v3(%rip) je .L267 testb %al, %al je .L157 .L267: xorl %r8d, %r8d movq %r8, 192+nvtxGlobals_v3(%rip) .L157: leaq nvtxNameCuStreamA_impl_init_v3(%rip), %rdx cmpq %rdx, 200+nvtxGlobals_v3(%rip) je .L268 testb %al, %al je .L159 .L268: xorl %edi, %edi movq %rdi, 200+nvtxGlobals_v3(%rip) .L159: leaq nvtxNameCuStreamW_impl_init_v3(%rip), %rdx cmpq %rdx, 208+nvtxGlobals_v3(%rip) je .L269 testb %al, %al je .L161 .L269: xorl %esi, %esi movq %rsi, 208+nvtxGlobals_v3(%rip) .L161: leaq nvtxNameCuEventA_impl_init_v3(%rip), %rdx cmpq %rdx, 216+nvtxGlobals_v3(%rip) je .L270 testb %al, %al je .L163 .L270: xorl %ecx, %ecx movq %rcx, 216+nvtxGlobals_v3(%rip) .L163: leaq nvtxNameCuEventW_impl_init_v3(%rip), %rdx cmpq %rdx, 224+nvtxGlobals_v3(%rip) je .L271 testb %al, %al je .L165 .L271: xorl %edx, %edx movq %rdx, 224+nvtxGlobals_v3(%rip) .L165: leaq nvtxNameClDeviceA_impl_init_v3(%rip), %rdx cmpq %rdx, 232+nvtxGlobals_v3(%rip) je .L272 testb %al, %al je .L167 .L272: xorl %r11d, %r11d movq %r11, 232+nvtxGlobals_v3(%rip) .L167: leaq nvtxNameClDeviceW_impl_init_v3(%rip), %rdx cmpq %rdx, 240+nvtxGlobals_v3(%rip) je .L273 testb %al, %al je .L169 .L273: xorl %r10d, %r10d movq %r10, 240+nvtxGlobals_v3(%rip) .L169: leaq nvtxNameClContextA_impl_init_v3(%rip), %rdx cmpq %rdx, 248+nvtxGlobals_v3(%rip) je .L274 testb %al, %al je .L171 .L274: xorl %r9d, %r9d movq %r9, 248+nvtxGlobals_v3(%rip) .L171: leaq nvtxNameClContextW_impl_init_v3(%rip), %rdx cmpq %rdx, 256+nvtxGlobals_v3(%rip) je .L275 testb %al, %al je .L173 .L275: xorl %r8d, %r8d movq %r8, 256+nvtxGlobals_v3(%rip) .L173: leaq nvtxNameClCommandQueueA_impl_init_v3(%rip), %rdx cmpq %rdx, 264+nvtxGlobals_v3(%rip) je .L276 testb %al, %al je .L175 .L276: xorl %edi, %edi movq %rdi, 264+nvtxGlobals_v3(%rip) .L175: leaq nvtxNameClCommandQueueW_impl_init_v3(%rip), %rdx cmpq %rdx, 272+nvtxGlobals_v3(%rip) je .L277 testb %al, %al je .L177 .L277: xorl %esi, %esi movq %rsi, 272+nvtxGlobals_v3(%rip) .L177: leaq nvtxNameClMemObjectA_impl_init_v3(%rip), %rdx cmpq %rdx, 280+nvtxGlobals_v3(%rip) je .L278 testb %al, %al je .L179 .L278: xorl %ecx, %ecx movq %rcx, 280+nvtxGlobals_v3(%rip) .L179: leaq nvtxNameClMemObjectW_impl_init_v3(%rip), %rdx cmpq %rdx, 288+nvtxGlobals_v3(%rip) je .L279 testb %al, %al je .L181 .L279: xorl %edx, %edx movq %rdx, 288+nvtxGlobals_v3(%rip) .L181: leaq nvtxNameClSamplerA_impl_init_v3(%rip), %rdx cmpq %rdx, 296+nvtxGlobals_v3(%rip) je .L280 testb %al, %al je .L183 .L280: xorl %r11d, %r11d movq %r11, 296+nvtxGlobals_v3(%rip) .L183: leaq nvtxNameClSamplerW_impl_init_v3(%rip), %rdx cmpq %rdx, 304+nvtxGlobals_v3(%rip) je .L281 testb %al, %al je .L185 .L281: xorl %r10d, %r10d movq %r10, 304+nvtxGlobals_v3(%rip) .L185: leaq nvtxNameClProgramA_impl_init_v3(%rip), %rdx cmpq %rdx, 312+nvtxGlobals_v3(%rip) je .L282 testb %al, %al je .L187 .L282: xorl %r9d, %r9d movq %r9, 312+nvtxGlobals_v3(%rip) .L187: leaq nvtxNameClProgramW_impl_init_v3(%rip), %rdx cmpq %rdx, 320+nvtxGlobals_v3(%rip) je .L283 testb %al, %al je .L189 .L283: xorl %r8d, %r8d movq %r8, 320+nvtxGlobals_v3(%rip) .L189: leaq nvtxNameClEventA_impl_init_v3(%rip), %rdx cmpq %rdx, 328+nvtxGlobals_v3(%rip) je .L284 testb %al, %al je .L191 .L284: xorl %edi, %edi movq %rdi, 328+nvtxGlobals_v3(%rip) .L191: leaq nvtxNameClEventW_impl_init_v3(%rip), %rdx cmpq %rdx, 336+nvtxGlobals_v3(%rip) je .L285 testb %al, %al je .L193 .L285: xorl %esi, %esi movq %rsi, 336+nvtxGlobals_v3(%rip) .L193: leaq nvtxNameCudaDeviceA_impl_init_v3(%rip), %rdx cmpq %rdx, 344+nvtxGlobals_v3(%rip) je .L286 testb %al, %al je .L195 .L286: xorl %ecx, %ecx movq %rcx, 344+nvtxGlobals_v3(%rip) .L195: leaq nvtxNameCudaDeviceW_impl_init_v3(%rip), %rdx cmpq %rdx, 352+nvtxGlobals_v3(%rip) je .L287 testb %al, %al je .L197 .L287: xorl %edx, %edx movq %rdx, 352+nvtxGlobals_v3(%rip) .L197: leaq nvtxNameCudaStreamA_impl_init_v3(%rip), %rdx cmpq %rdx, 360+nvtxGlobals_v3(%rip) je .L288 testb %al, %al je .L199 .L288: xorl %r11d, %r11d movq %r11, 360+nvtxGlobals_v3(%rip) .L199: leaq nvtxNameCudaStreamW_impl_init_v3(%rip), %rdx cmpq %rdx, 368+nvtxGlobals_v3(%rip) je .L289 testb %al, %al je .L201 .L289: xorl %r10d, %r10d movq %r10, 368+nvtxGlobals_v3(%rip) .L201: leaq nvtxNameCudaEventA_impl_init_v3(%rip), %rdx cmpq %rdx, 376+nvtxGlobals_v3(%rip) je .L290 testb %al, %al je .L203 .L290: xorl %r9d, %r9d movq %r9, 376+nvtxGlobals_v3(%rip) .L203: leaq nvtxNameCudaEventW_impl_init_v3(%rip), %rdx cmpq %rdx, 384+nvtxGlobals_v3(%rip) je .L291 testb %al, %al je .L205 .L291: xorl %r8d, %r8d movq %r8, 384+nvtxGlobals_v3(%rip) .L205: leaq nvtxDomainMarkEx_impl_init_v3(%rip), %rdx cmpq %rdx, 392+nvtxGlobals_v3(%rip) je .L292 testb %al, %al je .L207 .L292: xorl %edi, %edi movq %rdi, 392+nvtxGlobals_v3(%rip) .L207: leaq nvtxDomainRangeStartEx_impl_init_v3(%rip), %rdx cmpq %rdx, 400+nvtxGlobals_v3(%rip) je .L293 testb %al, %al je .L209 .L293: xorl %esi, %esi movq %rsi, 400+nvtxGlobals_v3(%rip) .L209: leaq nvtxDomainRangeEnd_impl_init_v3(%rip), %rdx cmpq %rdx, 408+nvtxGlobals_v3(%rip) je .L294 testb %al, %al je .L211 .L294: xorl %ecx, %ecx movq %rcx, 408+nvtxGlobals_v3(%rip) .L211: leaq nvtxDomainRangePushEx_impl_init_v3(%rip), %rdx cmpq %rdx, 416+nvtxGlobals_v3(%rip) je .L295 testb %al, %al je .L213 .L295: xorl %edx, %edx movq %rdx, 416+nvtxGlobals_v3(%rip) .L213: leaq nvtxDomainRangePop_impl_init_v3(%rip), %rdx cmpq %rdx, 424+nvtxGlobals_v3(%rip) je .L296 testb %al, %al je .L215 .L296: xorl %r11d, %r11d movq %r11, 424+nvtxGlobals_v3(%rip) .L215: leaq nvtxDomainResourceCreate_impl_init_v3(%rip), %rdx cmpq %rdx, 432+nvtxGlobals_v3(%rip) je .L297 testb %al, %al je .L217 .L297: xorl %r10d, %r10d movq %r10, 432+nvtxGlobals_v3(%rip) .L217: leaq nvtxDomainResourceDestroy_impl_init_v3(%rip), %rdx cmpq %rdx, 440+nvtxGlobals_v3(%rip) je .L298 testb %al, %al je .L219 .L298: xorl %r9d, %r9d movq %r9, 440+nvtxGlobals_v3(%rip) .L219: leaq nvtxDomainNameCategoryA_impl_init_v3(%rip), %rdx cmpq %rdx, 448+nvtxGlobals_v3(%rip) je .L299 testb %al, %al je .L221 .L299: xorl %r8d, %r8d movq %r8, 448+nvtxGlobals_v3(%rip) .L221: leaq nvtxDomainNameCategoryW_impl_init_v3(%rip), %rdx cmpq %rdx, 456+nvtxGlobals_v3(%rip) je .L300 testb %al, %al je .L223 .L300: xorl %edi, %edi movq %rdi, 456+nvtxGlobals_v3(%rip) .L223: leaq nvtxDomainRegisterStringA_impl_init_v3(%rip), %rdx cmpq %rdx, 464+nvtxGlobals_v3(%rip) je .L301 testb %al, %al je .L225 .L301: xorl %esi, %esi movq %rsi, 464+nvtxGlobals_v3(%rip) .L225: leaq nvtxDomainRegisterStringW_impl_init_v3(%rip), %rdx cmpq %rdx, 472+nvtxGlobals_v3(%rip) je .L302 testb %al, %al je .L227 .L302: xorl %ecx, %ecx movq %rcx, 472+nvtxGlobals_v3(%rip) .L227: leaq nvtxDomainCreateA_impl_init_v3(%rip), %rdx cmpq %rdx, 480+nvtxGlobals_v3(%rip) je .L303 testb %al, %al je .L229 .L303: xorl %edx, %edx movq %rdx, 480+nvtxGlobals_v3(%rip) .L229: leaq nvtxDomainCreateW_impl_init_v3(%rip), %rdx cmpq %rdx, 488+nvtxGlobals_v3(%rip) je .L304 testb %al, %al je .L231 .L304: xorl %r11d, %r11d movq %r11, 488+nvtxGlobals_v3(%rip) .L231: leaq nvtxDomainDestroy_impl_init_v3(%rip), %rdx cmpq %rdx, 496+nvtxGlobals_v3(%rip) je .L305 testb %al, %al je .L233 .L305: xorl %r10d, %r10d movq %r10, 496+nvtxGlobals_v3(%rip) .L233: leaq nvtxInitialize_impl_init_v3(%rip), %rdx cmpq %rdx, 504+nvtxGlobals_v3(%rip) je .L306 testb %al, %al je .L235 .L306: xorl %r9d, %r9d movq %r9, 504+nvtxGlobals_v3(%rip) .L235: leaq nvtxDomainSyncUserCreate_impl_init_v3(%rip), %rdx cmpq %rdx, 512+nvtxGlobals_v3(%rip) je .L307 testb %al, %al je .L237 .L307: xorl %r8d, %r8d movq %r8, 512+nvtxGlobals_v3(%rip) .L237: leaq nvtxDomainSyncUserDestroy_impl_init_v3(%rip), %rdx cmpq %rdx, 520+nvtxGlobals_v3(%rip) je .L308 testb %al, %al je .L239 .L308: xorl %edi, %edi movq %rdi, 520+nvtxGlobals_v3(%rip) .L239: leaq nvtxDomainSyncUserAcquireStart_impl_init_v3(%rip), %rdx cmpq %rdx, 528+nvtxGlobals_v3(%rip) je .L309 testb %al, %al je .L241 .L309: xorl %esi, %esi movq %rsi, 528+nvtxGlobals_v3(%rip) .L241: leaq nvtxDomainSyncUserAcquireFailed_impl_init_v3(%rip), %rdx cmpq %rdx, 536+nvtxGlobals_v3(%rip) je .L310 testb %al, %al je .L243 .L310: xorl %ecx, %ecx movq %rcx, 536+nvtxGlobals_v3(%rip) .L243: leaq nvtxDomainSyncUserAcquireSuccess_impl_init_v3(%rip), %rdx cmpq %rdx, 544+nvtxGlobals_v3(%rip) je .L311 testb %al, %al je .L245 .L311: xorl %edx, %edx movq %rdx, 544+nvtxGlobals_v3(%rip) .L245: leaq nvtxDomainSyncUserReleasing_impl_init_v3(%rip), %rdx cmpq %rdx, 552+nvtxGlobals_v3(%rip) je .L312 testb %al, %al je .L120 .L312: xorl %eax, %eax movq %rax, 552+nvtxGlobals_v3(%rip) .L120: ret .cfi_endproc .LFE6335: .size nvtxSetInitFunctionsToNoops_v3, .-nvtxSetInitFunctionsToNoops_v3 .section .rodata.nvtxInitializeInjectionLibrary_v3.str1.1,"aMS",@progbits,1 .LC5: .string "NVTX_INJECTION64_PATH" .LC6: .string "InitializeInjectionNvtx2" .section .text.nvtxInitializeInjectionLibrary_v3,"axG",@progbits,nvtxInitializeInjectionLibrary_v3,comdat .weak nvtxInitializeInjectionLibrary_v3 .hidden nvtxInitializeInjectionLibrary_v3 .type nvtxInitializeInjectionLibrary_v3, @function nvtxInitializeInjectionLibrary_v3: .LFB6336: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq .LC5(%rip), %rdi call getenv@PLT movq %rax, %rbx testq %rax, %rax je .L506 movl $1, %esi movq %rax, %rdi call dlopen@PLT movl $4, %edx movq %rax, %rbx testq %rax, %rax je .L505 leaq .LC6(%rip), %rsi movq %rax, %rdi call dlsym@PLT testq %rax, %rax jne .L508 movq %rbx, %rdi call dlclose@PLT movl $5, %edx jmp .L505 .L506: movq InitializeInjectionNvtx2_fnptr(%rip), %rax movl $7, %edx testq %rax, %rax je .L505 .L508: leaq nvtxGetExportTable_v3(%rip), %rdi call *%rax xorl %edx, %edx testl %eax, %eax jne .L505 testq %rbx, %rbx je .L509 movq %rbx, %rdi call dlclose@PLT .L509: movl $6, %edx .L505: movl %edx, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6336: .size nvtxInitializeInjectionLibrary_v3, .-nvtxInitializeInjectionLibrary_v3 .section .text.nvtxInitOnce_v3,"axG",@progbits,nvtxInitOnce_v3,comdat .weak nvtxInitOnce_v3 .hidden nvtxInitOnce_v3 .type nvtxInitOnce_v3, @function nvtxInitOnce_v3: .LFB6337: .cfi_startproc endbr64 movl nvtxGlobals_v3(%rip), %eax cmpl $2, %eax je .L525 pushq %rdx .cfi_def_cfa_offset 16 movl $1, %eax xorl %edx, %edx mfence lock cmpxchgl %edx, nvtxGlobals_v3(%rip) testl %eax, %eax jne .L528 call nvtxInitializeInjectionLibrary_v3 xorl %edi, %edi testl %eax, %eax setne %dil call nvtxSetInitFunctionsToNoops_v3 movl $2, %eax mfence xchgl nvtxGlobals_v3(%rip), %eax jmp .L517 .L528: mfence movl nvtxGlobals_v3(%rip), %eax cmpl $2, %eax je .L517 call sched_yield@PLT jmp .L528 .L517: popq %rax .cfi_def_cfa_offset 8 ret .L525: ret .cfi_endproc .LFE6337: .size nvtxInitOnce_v3, .-nvtxInitOnce_v3 .section .text.nvtxDomainSyncUserReleasing_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserReleasing_impl_init_v3,comdat .weak nvtxDomainSyncUserReleasing_impl_init_v3 .hidden nvtxDomainSyncUserReleasing_impl_init_v3 .type nvtxDomainSyncUserReleasing_impl_init_v3, @function nvtxDomainSyncUserReleasing_impl_init_v3: .LFB6334: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 552+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L529 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L529: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6334: .size nvtxDomainSyncUserReleasing_impl_init_v3, .-nvtxDomainSyncUserReleasing_impl_init_v3 .section .text.nvtxDomainSyncUserAcquireSuccess_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserAcquireSuccess_impl_init_v3,comdat .weak nvtxDomainSyncUserAcquireSuccess_impl_init_v3 .hidden nvtxDomainSyncUserAcquireSuccess_impl_init_v3 .type nvtxDomainSyncUserAcquireSuccess_impl_init_v3, @function nvtxDomainSyncUserAcquireSuccess_impl_init_v3: .LFB6333: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 544+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L532 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L532: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6333: .size nvtxDomainSyncUserAcquireSuccess_impl_init_v3, .-nvtxDomainSyncUserAcquireSuccess_impl_init_v3 .section .text.nvtxDomainSyncUserAcquireFailed_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserAcquireFailed_impl_init_v3,comdat .weak nvtxDomainSyncUserAcquireFailed_impl_init_v3 .hidden nvtxDomainSyncUserAcquireFailed_impl_init_v3 .type nvtxDomainSyncUserAcquireFailed_impl_init_v3, @function nvtxDomainSyncUserAcquireFailed_impl_init_v3: .LFB6332: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 536+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L535 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L535: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6332: .size nvtxDomainSyncUserAcquireFailed_impl_init_v3, .-nvtxDomainSyncUserAcquireFailed_impl_init_v3 .section .text.nvtxDomainSyncUserAcquireStart_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserAcquireStart_impl_init_v3,comdat .weak nvtxDomainSyncUserAcquireStart_impl_init_v3 .hidden nvtxDomainSyncUserAcquireStart_impl_init_v3 .type nvtxDomainSyncUserAcquireStart_impl_init_v3, @function nvtxDomainSyncUserAcquireStart_impl_init_v3: .LFB6331: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 528+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L538 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L538: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6331: .size nvtxDomainSyncUserAcquireStart_impl_init_v3, .-nvtxDomainSyncUserAcquireStart_impl_init_v3 .section .text.nvtxDomainSyncUserDestroy_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserDestroy_impl_init_v3,comdat .weak nvtxDomainSyncUserDestroy_impl_init_v3 .hidden nvtxDomainSyncUserDestroy_impl_init_v3 .type nvtxDomainSyncUserDestroy_impl_init_v3, @function nvtxDomainSyncUserDestroy_impl_init_v3: .LFB6330: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 520+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L541 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L541: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6330: .size nvtxDomainSyncUserDestroy_impl_init_v3, .-nvtxDomainSyncUserDestroy_impl_init_v3 .section .text.nvtxDomainSyncUserCreate_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserCreate_impl_init_v3,comdat .weak nvtxDomainSyncUserCreate_impl_init_v3 .hidden nvtxDomainSyncUserCreate_impl_init_v3 .type nvtxDomainSyncUserCreate_impl_init_v3, @function nvtxDomainSyncUserCreate_impl_init_v3: .LFB6329: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 512+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L545 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L545: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6329: .size nvtxDomainSyncUserCreate_impl_init_v3, .-nvtxDomainSyncUserCreate_impl_init_v3 .section .text.nvtxInitialize_impl_init_v3,"axG",@progbits,nvtxInitialize_impl_init_v3,comdat .weak nvtxInitialize_impl_init_v3 .hidden nvtxInitialize_impl_init_v3 .type nvtxInitialize_impl_init_v3, @function nvtxInitialize_impl_init_v3: .LFB6300: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 504+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L547 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L547: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6300: .size nvtxInitialize_impl_init_v3, .-nvtxInitialize_impl_init_v3 .section .text.nvtxDomainDestroy_impl_init_v3,"axG",@progbits,nvtxDomainDestroy_impl_init_v3,comdat .weak nvtxDomainDestroy_impl_init_v3 .hidden nvtxDomainDestroy_impl_init_v3 .type nvtxDomainDestroy_impl_init_v3, @function nvtxDomainDestroy_impl_init_v3: .LFB6299: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 496+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L550 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L550: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6299: .size nvtxDomainDestroy_impl_init_v3, .-nvtxDomainDestroy_impl_init_v3 .section .text.nvtxDomainCreateW_impl_init_v3,"axG",@progbits,nvtxDomainCreateW_impl_init_v3,comdat .weak nvtxDomainCreateW_impl_init_v3 .hidden nvtxDomainCreateW_impl_init_v3 .type nvtxDomainCreateW_impl_init_v3, @function nvtxDomainCreateW_impl_init_v3: .LFB6298: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 488+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L554 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L554: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6298: .size nvtxDomainCreateW_impl_init_v3, .-nvtxDomainCreateW_impl_init_v3 .section .text.nvtxDomainCreateA_impl_init_v3,"axG",@progbits,nvtxDomainCreateA_impl_init_v3,comdat .weak nvtxDomainCreateA_impl_init_v3 .hidden nvtxDomainCreateA_impl_init_v3 .type nvtxDomainCreateA_impl_init_v3, @function nvtxDomainCreateA_impl_init_v3: .LFB6297: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 480+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L557 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L557: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6297: .size nvtxDomainCreateA_impl_init_v3, .-nvtxDomainCreateA_impl_init_v3 .section .text.nvtxDomainRegisterStringW_impl_init_v3,"axG",@progbits,nvtxDomainRegisterStringW_impl_init_v3,comdat .weak nvtxDomainRegisterStringW_impl_init_v3 .hidden nvtxDomainRegisterStringW_impl_init_v3 .type nvtxDomainRegisterStringW_impl_init_v3, @function nvtxDomainRegisterStringW_impl_init_v3: .LFB6296: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 472+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L560 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L560: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6296: .size nvtxDomainRegisterStringW_impl_init_v3, .-nvtxDomainRegisterStringW_impl_init_v3 .section .text.nvtxDomainRegisterStringA_impl_init_v3,"axG",@progbits,nvtxDomainRegisterStringA_impl_init_v3,comdat .weak nvtxDomainRegisterStringA_impl_init_v3 .hidden nvtxDomainRegisterStringA_impl_init_v3 .type nvtxDomainRegisterStringA_impl_init_v3, @function nvtxDomainRegisterStringA_impl_init_v3: .LFB6295: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 464+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L563 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L563: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6295: .size nvtxDomainRegisterStringA_impl_init_v3, .-nvtxDomainRegisterStringA_impl_init_v3 .section .text.nvtxDomainNameCategoryW_impl_init_v3,"axG",@progbits,nvtxDomainNameCategoryW_impl_init_v3,comdat .weak nvtxDomainNameCategoryW_impl_init_v3 .hidden nvtxDomainNameCategoryW_impl_init_v3 .type nvtxDomainNameCategoryW_impl_init_v3, @function nvtxDomainNameCategoryW_impl_init_v3: .LFB6294: .cfi_startproc endbr64 subq $40, %rsp .cfi_def_cfa_offset 48 movq %rdi, 24(%rsp) movl %esi, 20(%rsp) movq %rdx, 8(%rsp) call nvtxInitOnce_v3 movq 456+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L565 movq 8(%rsp), %rdx movl 20(%rsp), %esi movq 24(%rsp), %rdi addq $40, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L565: .cfi_restore_state addq $40, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6294: .size nvtxDomainNameCategoryW_impl_init_v3, .-nvtxDomainNameCategoryW_impl_init_v3 .section .text.nvtxDomainNameCategoryA_impl_init_v3,"axG",@progbits,nvtxDomainNameCategoryA_impl_init_v3,comdat .weak nvtxDomainNameCategoryA_impl_init_v3 .hidden nvtxDomainNameCategoryA_impl_init_v3 .type nvtxDomainNameCategoryA_impl_init_v3, @function nvtxDomainNameCategoryA_impl_init_v3: .LFB6293: .cfi_startproc endbr64 subq $40, %rsp .cfi_def_cfa_offset 48 movq %rdi, 24(%rsp) movl %esi, 20(%rsp) movq %rdx, 8(%rsp) call nvtxInitOnce_v3 movq 448+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L568 movq 8(%rsp), %rdx movl 20(%rsp), %esi movq 24(%rsp), %rdi addq $40, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L568: .cfi_restore_state addq $40, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6293: .size nvtxDomainNameCategoryA_impl_init_v3, .-nvtxDomainNameCategoryA_impl_init_v3 .section .text.nvtxDomainResourceDestroy_impl_init_v3,"axG",@progbits,nvtxDomainResourceDestroy_impl_init_v3,comdat .weak nvtxDomainResourceDestroy_impl_init_v3 .hidden nvtxDomainResourceDestroy_impl_init_v3 .type nvtxDomainResourceDestroy_impl_init_v3, @function nvtxDomainResourceDestroy_impl_init_v3: .LFB6292: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 440+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L571 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L571: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6292: .size nvtxDomainResourceDestroy_impl_init_v3, .-nvtxDomainResourceDestroy_impl_init_v3 .section .text.nvtxDomainResourceCreate_impl_init_v3,"axG",@progbits,nvtxDomainResourceCreate_impl_init_v3,comdat .weak nvtxDomainResourceCreate_impl_init_v3 .hidden nvtxDomainResourceCreate_impl_init_v3 .type nvtxDomainResourceCreate_impl_init_v3, @function nvtxDomainResourceCreate_impl_init_v3: .LFB6291: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 432+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L575 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L575: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6291: .size nvtxDomainResourceCreate_impl_init_v3, .-nvtxDomainResourceCreate_impl_init_v3 .section .text.nvtxDomainRangePop_impl_init_v3,"axG",@progbits,nvtxDomainRangePop_impl_init_v3,comdat .weak nvtxDomainRangePop_impl_init_v3 .hidden nvtxDomainRangePop_impl_init_v3 .type nvtxDomainRangePop_impl_init_v3, @function nvtxDomainRangePop_impl_init_v3: .LFB6290: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 424+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L578 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L578: .cfi_restore_state movl $-2, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6290: .size nvtxDomainRangePop_impl_init_v3, .-nvtxDomainRangePop_impl_init_v3 .section .text.nvtxDomainRangePushEx_impl_init_v3,"axG",@progbits,nvtxDomainRangePushEx_impl_init_v3,comdat .weak nvtxDomainRangePushEx_impl_init_v3 .hidden nvtxDomainRangePushEx_impl_init_v3 .type nvtxDomainRangePushEx_impl_init_v3, @function nvtxDomainRangePushEx_impl_init_v3: .LFB6289: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 416+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L581 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L581: .cfi_restore_state movl $-2, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6289: .size nvtxDomainRangePushEx_impl_init_v3, .-nvtxDomainRangePushEx_impl_init_v3 .section .text.nvtxDomainRangeEnd_impl_init_v3,"axG",@progbits,nvtxDomainRangeEnd_impl_init_v3,comdat .weak nvtxDomainRangeEnd_impl_init_v3 .hidden nvtxDomainRangeEnd_impl_init_v3 .type nvtxDomainRangeEnd_impl_init_v3, @function nvtxDomainRangeEnd_impl_init_v3: .LFB6288: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 408+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L583 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L583: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6288: .size nvtxDomainRangeEnd_impl_init_v3, .-nvtxDomainRangeEnd_impl_init_v3 .section .text.nvtxDomainRangeStartEx_impl_init_v3,"axG",@progbits,nvtxDomainRangeStartEx_impl_init_v3,comdat .weak nvtxDomainRangeStartEx_impl_init_v3 .hidden nvtxDomainRangeStartEx_impl_init_v3 .type nvtxDomainRangeStartEx_impl_init_v3, @function nvtxDomainRangeStartEx_impl_init_v3: .LFB6287: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 400+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L587 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L587: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6287: .size nvtxDomainRangeStartEx_impl_init_v3, .-nvtxDomainRangeStartEx_impl_init_v3 .section .text.nvtxDomainMarkEx_impl_init_v3,"axG",@progbits,nvtxDomainMarkEx_impl_init_v3,comdat .weak nvtxDomainMarkEx_impl_init_v3 .hidden nvtxDomainMarkEx_impl_init_v3 .type nvtxDomainMarkEx_impl_init_v3, @function nvtxDomainMarkEx_impl_init_v3: .LFB6286: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 392+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L589 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L589: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6286: .size nvtxDomainMarkEx_impl_init_v3, .-nvtxDomainMarkEx_impl_init_v3 .section .text.nvtxNameCudaEventW_impl_init_v3,"axG",@progbits,nvtxNameCudaEventW_impl_init_v3,comdat .weak nvtxNameCudaEventW_impl_init_v3 .hidden nvtxNameCudaEventW_impl_init_v3 .type nvtxNameCudaEventW_impl_init_v3, @function nvtxNameCudaEventW_impl_init_v3: .LFB6314: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 384+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L592 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L592: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6314: .size nvtxNameCudaEventW_impl_init_v3, .-nvtxNameCudaEventW_impl_init_v3 .section .text.nvtxNameCudaEventA_impl_init_v3,"axG",@progbits,nvtxNameCudaEventA_impl_init_v3,comdat .weak nvtxNameCudaEventA_impl_init_v3 .hidden nvtxNameCudaEventA_impl_init_v3 .type nvtxNameCudaEventA_impl_init_v3, @function nvtxNameCudaEventA_impl_init_v3: .LFB6313: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 376+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L595 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L595: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6313: .size nvtxNameCudaEventA_impl_init_v3, .-nvtxNameCudaEventA_impl_init_v3 .section .text.nvtxNameCudaStreamW_impl_init_v3,"axG",@progbits,nvtxNameCudaStreamW_impl_init_v3,comdat .weak nvtxNameCudaStreamW_impl_init_v3 .hidden nvtxNameCudaStreamW_impl_init_v3 .type nvtxNameCudaStreamW_impl_init_v3, @function nvtxNameCudaStreamW_impl_init_v3: .LFB6312: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 368+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L598 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L598: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6312: .size nvtxNameCudaStreamW_impl_init_v3, .-nvtxNameCudaStreamW_impl_init_v3 .section .text.nvtxNameCudaStreamA_impl_init_v3,"axG",@progbits,nvtxNameCudaStreamA_impl_init_v3,comdat .weak nvtxNameCudaStreamA_impl_init_v3 .hidden nvtxNameCudaStreamA_impl_init_v3 .type nvtxNameCudaStreamA_impl_init_v3, @function nvtxNameCudaStreamA_impl_init_v3: .LFB6311: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 360+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L601 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L601: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6311: .size nvtxNameCudaStreamA_impl_init_v3, .-nvtxNameCudaStreamA_impl_init_v3 .section .text.nvtxNameCudaDeviceW_impl_init_v3,"axG",@progbits,nvtxNameCudaDeviceW_impl_init_v3,comdat .weak nvtxNameCudaDeviceW_impl_init_v3 .hidden nvtxNameCudaDeviceW_impl_init_v3 .type nvtxNameCudaDeviceW_impl_init_v3, @function nvtxNameCudaDeviceW_impl_init_v3: .LFB6310: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 352+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L604 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L604: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6310: .size nvtxNameCudaDeviceW_impl_init_v3, .-nvtxNameCudaDeviceW_impl_init_v3 .section .text.nvtxNameCudaDeviceA_impl_init_v3,"axG",@progbits,nvtxNameCudaDeviceA_impl_init_v3,comdat .weak nvtxNameCudaDeviceA_impl_init_v3 .hidden nvtxNameCudaDeviceA_impl_init_v3 .type nvtxNameCudaDeviceA_impl_init_v3, @function nvtxNameCudaDeviceA_impl_init_v3: .LFB6309: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 344+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L607 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L607: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6309: .size nvtxNameCudaDeviceA_impl_init_v3, .-nvtxNameCudaDeviceA_impl_init_v3 .section .text.nvtxNameClEventW_impl_init_v3,"axG",@progbits,nvtxNameClEventW_impl_init_v3,comdat .weak nvtxNameClEventW_impl_init_v3 .hidden nvtxNameClEventW_impl_init_v3 .type nvtxNameClEventW_impl_init_v3, @function nvtxNameClEventW_impl_init_v3: .LFB6328: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 336+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L610 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L610: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6328: .size nvtxNameClEventW_impl_init_v3, .-nvtxNameClEventW_impl_init_v3 .section .text.nvtxNameClEventA_impl_init_v3,"axG",@progbits,nvtxNameClEventA_impl_init_v3,comdat .weak nvtxNameClEventA_impl_init_v3 .hidden nvtxNameClEventA_impl_init_v3 .type nvtxNameClEventA_impl_init_v3, @function nvtxNameClEventA_impl_init_v3: .LFB6327: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 328+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L613 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L613: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6327: .size nvtxNameClEventA_impl_init_v3, .-nvtxNameClEventA_impl_init_v3 .section .text.nvtxNameClProgramW_impl_init_v3,"axG",@progbits,nvtxNameClProgramW_impl_init_v3,comdat .weak nvtxNameClProgramW_impl_init_v3 .hidden nvtxNameClProgramW_impl_init_v3 .type nvtxNameClProgramW_impl_init_v3, @function nvtxNameClProgramW_impl_init_v3: .LFB6326: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 320+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L616 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L616: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6326: .size nvtxNameClProgramW_impl_init_v3, .-nvtxNameClProgramW_impl_init_v3 .section .text.nvtxNameClProgramA_impl_init_v3,"axG",@progbits,nvtxNameClProgramA_impl_init_v3,comdat .weak nvtxNameClProgramA_impl_init_v3 .hidden nvtxNameClProgramA_impl_init_v3 .type nvtxNameClProgramA_impl_init_v3, @function nvtxNameClProgramA_impl_init_v3: .LFB6325: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 312+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L619 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L619: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6325: .size nvtxNameClProgramA_impl_init_v3, .-nvtxNameClProgramA_impl_init_v3 .section .text.nvtxNameClSamplerW_impl_init_v3,"axG",@progbits,nvtxNameClSamplerW_impl_init_v3,comdat .weak nvtxNameClSamplerW_impl_init_v3 .hidden nvtxNameClSamplerW_impl_init_v3 .type nvtxNameClSamplerW_impl_init_v3, @function nvtxNameClSamplerW_impl_init_v3: .LFB6324: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 304+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L622 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L622: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6324: .size nvtxNameClSamplerW_impl_init_v3, .-nvtxNameClSamplerW_impl_init_v3 .section .text.nvtxNameClSamplerA_impl_init_v3,"axG",@progbits,nvtxNameClSamplerA_impl_init_v3,comdat .weak nvtxNameClSamplerA_impl_init_v3 .hidden nvtxNameClSamplerA_impl_init_v3 .type nvtxNameClSamplerA_impl_init_v3, @function nvtxNameClSamplerA_impl_init_v3: .LFB6323: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 296+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L625 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L625: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6323: .size nvtxNameClSamplerA_impl_init_v3, .-nvtxNameClSamplerA_impl_init_v3 .section .text.nvtxNameClMemObjectW_impl_init_v3,"axG",@progbits,nvtxNameClMemObjectW_impl_init_v3,comdat .weak nvtxNameClMemObjectW_impl_init_v3 .hidden nvtxNameClMemObjectW_impl_init_v3 .type nvtxNameClMemObjectW_impl_init_v3, @function nvtxNameClMemObjectW_impl_init_v3: .LFB6322: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 288+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L628 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L628: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6322: .size nvtxNameClMemObjectW_impl_init_v3, .-nvtxNameClMemObjectW_impl_init_v3 .section .text.nvtxNameClMemObjectA_impl_init_v3,"axG",@progbits,nvtxNameClMemObjectA_impl_init_v3,comdat .weak nvtxNameClMemObjectA_impl_init_v3 .hidden nvtxNameClMemObjectA_impl_init_v3 .type nvtxNameClMemObjectA_impl_init_v3, @function nvtxNameClMemObjectA_impl_init_v3: .LFB6321: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 280+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L631 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L631: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6321: .size nvtxNameClMemObjectA_impl_init_v3, .-nvtxNameClMemObjectA_impl_init_v3 .section .text.nvtxNameClCommandQueueW_impl_init_v3,"axG",@progbits,nvtxNameClCommandQueueW_impl_init_v3,comdat .weak nvtxNameClCommandQueueW_impl_init_v3 .hidden nvtxNameClCommandQueueW_impl_init_v3 .type nvtxNameClCommandQueueW_impl_init_v3, @function nvtxNameClCommandQueueW_impl_init_v3: .LFB6320: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 272+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L634 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L634: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6320: .size nvtxNameClCommandQueueW_impl_init_v3, .-nvtxNameClCommandQueueW_impl_init_v3 .section .text.nvtxNameClCommandQueueA_impl_init_v3,"axG",@progbits,nvtxNameClCommandQueueA_impl_init_v3,comdat .weak nvtxNameClCommandQueueA_impl_init_v3 .hidden nvtxNameClCommandQueueA_impl_init_v3 .type nvtxNameClCommandQueueA_impl_init_v3, @function nvtxNameClCommandQueueA_impl_init_v3: .LFB6319: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 264+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L637 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L637: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6319: .size nvtxNameClCommandQueueA_impl_init_v3, .-nvtxNameClCommandQueueA_impl_init_v3 .section .text.nvtxNameClContextW_impl_init_v3,"axG",@progbits,nvtxNameClContextW_impl_init_v3,comdat .weak nvtxNameClContextW_impl_init_v3 .hidden nvtxNameClContextW_impl_init_v3 .type nvtxNameClContextW_impl_init_v3, @function nvtxNameClContextW_impl_init_v3: .LFB6318: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 256+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L640 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L640: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6318: .size nvtxNameClContextW_impl_init_v3, .-nvtxNameClContextW_impl_init_v3 .section .text.nvtxNameClContextA_impl_init_v3,"axG",@progbits,nvtxNameClContextA_impl_init_v3,comdat .weak nvtxNameClContextA_impl_init_v3 .hidden nvtxNameClContextA_impl_init_v3 .type nvtxNameClContextA_impl_init_v3, @function nvtxNameClContextA_impl_init_v3: .LFB6317: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 248+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L643 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L643: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6317: .size nvtxNameClContextA_impl_init_v3, .-nvtxNameClContextA_impl_init_v3 .section .text.nvtxNameClDeviceW_impl_init_v3,"axG",@progbits,nvtxNameClDeviceW_impl_init_v3,comdat .weak nvtxNameClDeviceW_impl_init_v3 .hidden nvtxNameClDeviceW_impl_init_v3 .type nvtxNameClDeviceW_impl_init_v3, @function nvtxNameClDeviceW_impl_init_v3: .LFB6316: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 240+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L646 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L646: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6316: .size nvtxNameClDeviceW_impl_init_v3, .-nvtxNameClDeviceW_impl_init_v3 .section .text.nvtxNameClDeviceA_impl_init_v3,"axG",@progbits,nvtxNameClDeviceA_impl_init_v3,comdat .weak nvtxNameClDeviceA_impl_init_v3 .hidden nvtxNameClDeviceA_impl_init_v3 .type nvtxNameClDeviceA_impl_init_v3, @function nvtxNameClDeviceA_impl_init_v3: .LFB6315: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 232+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L649 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L649: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6315: .size nvtxNameClDeviceA_impl_init_v3, .-nvtxNameClDeviceA_impl_init_v3 .section .text.nvtxNameCuEventW_impl_init_v3,"axG",@progbits,nvtxNameCuEventW_impl_init_v3,comdat .weak nvtxNameCuEventW_impl_init_v3 .hidden nvtxNameCuEventW_impl_init_v3 .type nvtxNameCuEventW_impl_init_v3, @function nvtxNameCuEventW_impl_init_v3: .LFB6308: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 224+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L652 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L652: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6308: .size nvtxNameCuEventW_impl_init_v3, .-nvtxNameCuEventW_impl_init_v3 .section .text.nvtxNameCuEventA_impl_init_v3,"axG",@progbits,nvtxNameCuEventA_impl_init_v3,comdat .weak nvtxNameCuEventA_impl_init_v3 .hidden nvtxNameCuEventA_impl_init_v3 .type nvtxNameCuEventA_impl_init_v3, @function nvtxNameCuEventA_impl_init_v3: .LFB6307: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 216+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L655 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L655: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6307: .size nvtxNameCuEventA_impl_init_v3, .-nvtxNameCuEventA_impl_init_v3 .section .text.nvtxNameCuStreamW_impl_init_v3,"axG",@progbits,nvtxNameCuStreamW_impl_init_v3,comdat .weak nvtxNameCuStreamW_impl_init_v3 .hidden nvtxNameCuStreamW_impl_init_v3 .type nvtxNameCuStreamW_impl_init_v3, @function nvtxNameCuStreamW_impl_init_v3: .LFB6306: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 208+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L658 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L658: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6306: .size nvtxNameCuStreamW_impl_init_v3, .-nvtxNameCuStreamW_impl_init_v3 .section .text.nvtxNameCuStreamA_impl_init_v3,"axG",@progbits,nvtxNameCuStreamA_impl_init_v3,comdat .weak nvtxNameCuStreamA_impl_init_v3 .hidden nvtxNameCuStreamA_impl_init_v3 .type nvtxNameCuStreamA_impl_init_v3, @function nvtxNameCuStreamA_impl_init_v3: .LFB6305: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 200+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L661 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L661: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6305: .size nvtxNameCuStreamA_impl_init_v3, .-nvtxNameCuStreamA_impl_init_v3 .section .text.nvtxNameCuContextW_impl_init_v3,"axG",@progbits,nvtxNameCuContextW_impl_init_v3,comdat .weak nvtxNameCuContextW_impl_init_v3 .hidden nvtxNameCuContextW_impl_init_v3 .type nvtxNameCuContextW_impl_init_v3, @function nvtxNameCuContextW_impl_init_v3: .LFB6304: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 192+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L664 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L664: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6304: .size nvtxNameCuContextW_impl_init_v3, .-nvtxNameCuContextW_impl_init_v3 .section .text.nvtxNameCuContextA_impl_init_v3,"axG",@progbits,nvtxNameCuContextA_impl_init_v3,comdat .weak nvtxNameCuContextA_impl_init_v3 .hidden nvtxNameCuContextA_impl_init_v3 .type nvtxNameCuContextA_impl_init_v3, @function nvtxNameCuContextA_impl_init_v3: .LFB6303: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 184+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L667 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L667: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6303: .size nvtxNameCuContextA_impl_init_v3, .-nvtxNameCuContextA_impl_init_v3 .section .text.nvtxNameCuDeviceW_impl_init_v3,"axG",@progbits,nvtxNameCuDeviceW_impl_init_v3,comdat .weak nvtxNameCuDeviceW_impl_init_v3 .hidden nvtxNameCuDeviceW_impl_init_v3 .type nvtxNameCuDeviceW_impl_init_v3, @function nvtxNameCuDeviceW_impl_init_v3: .LFB6302: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 176+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L670 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L670: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6302: .size nvtxNameCuDeviceW_impl_init_v3, .-nvtxNameCuDeviceW_impl_init_v3 .section .text.nvtxNameCuDeviceA_impl_init_v3,"axG",@progbits,nvtxNameCuDeviceA_impl_init_v3,comdat .weak nvtxNameCuDeviceA_impl_init_v3 .hidden nvtxNameCuDeviceA_impl_init_v3 .type nvtxNameCuDeviceA_impl_init_v3, @function nvtxNameCuDeviceA_impl_init_v3: .LFB6301: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 168+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L673 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L673: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6301: .size nvtxNameCuDeviceA_impl_init_v3, .-nvtxNameCuDeviceA_impl_init_v3 .section .text.nvtxNameOsThreadW_impl_init_v3,"axG",@progbits,nvtxNameOsThreadW_impl_init_v3,comdat .weak nvtxNameOsThreadW_impl_init_v3 .hidden nvtxNameOsThreadW_impl_init_v3 .type nvtxNameOsThreadW_impl_init_v3, @function nvtxNameOsThreadW_impl_init_v3: .LFB6285: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 160+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L676 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L676: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6285: .size nvtxNameOsThreadW_impl_init_v3, .-nvtxNameOsThreadW_impl_init_v3 .section .text.nvtxNameOsThreadA_impl_init_v3,"axG",@progbits,nvtxNameOsThreadA_impl_init_v3,comdat .weak nvtxNameOsThreadA_impl_init_v3 .hidden nvtxNameOsThreadA_impl_init_v3 .type nvtxNameOsThreadA_impl_init_v3, @function nvtxNameOsThreadA_impl_init_v3: .LFB6284: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 152+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L679 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L679: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6284: .size nvtxNameOsThreadA_impl_init_v3, .-nvtxNameOsThreadA_impl_init_v3 .section .text.nvtxNameCategoryW_impl_init_v3,"axG",@progbits,nvtxNameCategoryW_impl_init_v3,comdat .weak nvtxNameCategoryW_impl_init_v3 .hidden nvtxNameCategoryW_impl_init_v3 .type nvtxNameCategoryW_impl_init_v3, @function nvtxNameCategoryW_impl_init_v3: .LFB6283: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 144+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L682 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L682: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6283: .size nvtxNameCategoryW_impl_init_v3, .-nvtxNameCategoryW_impl_init_v3 .section .text.nvtxNameCategoryA_impl_init_v3,"axG",@progbits,nvtxNameCategoryA_impl_init_v3,comdat .weak nvtxNameCategoryA_impl_init_v3 .hidden nvtxNameCategoryA_impl_init_v3 .type nvtxNameCategoryA_impl_init_v3, @function nvtxNameCategoryA_impl_init_v3: .LFB6282: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 136+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L685 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L685: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6282: .size nvtxNameCategoryA_impl_init_v3, .-nvtxNameCategoryA_impl_init_v3 .section .text.nvtxRangePop_impl_init_v3,"axG",@progbits,nvtxRangePop_impl_init_v3,comdat .weak nvtxRangePop_impl_init_v3 .hidden nvtxRangePop_impl_init_v3 .type nvtxRangePop_impl_init_v3, @function nvtxRangePop_impl_init_v3: .LFB6281: .cfi_startproc endbr64 pushq %rsi .cfi_def_cfa_offset 16 call nvtxInitOnce_v3 movq 128+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L689 popq %rcx .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L689: .cfi_restore_state movl $-2, %eax popq %rdx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6281: .size nvtxRangePop_impl_init_v3, .-nvtxRangePop_impl_init_v3 .section .text.nvtxRangePushW_impl_init_v3,"axG",@progbits,nvtxRangePushW_impl_init_v3,comdat .weak nvtxRangePushW_impl_init_v3 .hidden nvtxRangePushW_impl_init_v3 .type nvtxRangePushW_impl_init_v3, @function nvtxRangePushW_impl_init_v3: .LFB6280: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 120+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L692 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L692: .cfi_restore_state movl $-2, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6280: .size nvtxRangePushW_impl_init_v3, .-nvtxRangePushW_impl_init_v3 .section .text.nvtxRangePushA_impl_init_v3,"axG",@progbits,nvtxRangePushA_impl_init_v3,comdat .weak nvtxRangePushA_impl_init_v3 .hidden nvtxRangePushA_impl_init_v3 .type nvtxRangePushA_impl_init_v3, @function nvtxRangePushA_impl_init_v3: .LFB6279: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 112+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L695 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L695: .cfi_restore_state movl $-2, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6279: .size nvtxRangePushA_impl_init_v3, .-nvtxRangePushA_impl_init_v3 .section .text.nvtxRangePushEx_impl_init_v3,"axG",@progbits,nvtxRangePushEx_impl_init_v3,comdat .weak nvtxRangePushEx_impl_init_v3 .hidden nvtxRangePushEx_impl_init_v3 .type nvtxRangePushEx_impl_init_v3, @function nvtxRangePushEx_impl_init_v3: .LFB6278: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 104+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L698 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L698: .cfi_restore_state movl $-2, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6278: .size nvtxRangePushEx_impl_init_v3, .-nvtxRangePushEx_impl_init_v3 .section .text.nvtxRangeEnd_impl_init_v3,"axG",@progbits,nvtxRangeEnd_impl_init_v3,comdat .weak nvtxRangeEnd_impl_init_v3 .hidden nvtxRangeEnd_impl_init_v3 .type nvtxRangeEnd_impl_init_v3, @function nvtxRangeEnd_impl_init_v3: .LFB6277: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 96+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L700 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L700: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6277: .size nvtxRangeEnd_impl_init_v3, .-nvtxRangeEnd_impl_init_v3 .section .text.nvtxRangeStartW_impl_init_v3,"axG",@progbits,nvtxRangeStartW_impl_init_v3,comdat .weak nvtxRangeStartW_impl_init_v3 .hidden nvtxRangeStartW_impl_init_v3 .type nvtxRangeStartW_impl_init_v3, @function nvtxRangeStartW_impl_init_v3: .LFB6276: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 88+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L704 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L704: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6276: .size nvtxRangeStartW_impl_init_v3, .-nvtxRangeStartW_impl_init_v3 .section .text.nvtxRangeStartA_impl_init_v3,"axG",@progbits,nvtxRangeStartA_impl_init_v3,comdat .weak nvtxRangeStartA_impl_init_v3 .hidden nvtxRangeStartA_impl_init_v3 .type nvtxRangeStartA_impl_init_v3, @function nvtxRangeStartA_impl_init_v3: .LFB6275: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 80+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L707 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L707: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6275: .size nvtxRangeStartA_impl_init_v3, .-nvtxRangeStartA_impl_init_v3 .section .text.nvtxRangeStartEx_impl_init_v3,"axG",@progbits,nvtxRangeStartEx_impl_init_v3,comdat .weak nvtxRangeStartEx_impl_init_v3 .hidden nvtxRangeStartEx_impl_init_v3 .type nvtxRangeStartEx_impl_init_v3, @function nvtxRangeStartEx_impl_init_v3: .LFB6274: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 72+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L710 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L710: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6274: .size nvtxRangeStartEx_impl_init_v3, .-nvtxRangeStartEx_impl_init_v3 .section .text.nvtxMarkW_impl_init_v3,"axG",@progbits,nvtxMarkW_impl_init_v3,comdat .weak nvtxMarkW_impl_init_v3 .hidden nvtxMarkW_impl_init_v3 .type nvtxMarkW_impl_init_v3, @function nvtxMarkW_impl_init_v3: .LFB6273: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 64+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L712 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L712: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6273: .size nvtxMarkW_impl_init_v3, .-nvtxMarkW_impl_init_v3 .section .text.nvtxMarkA_impl_init_v3,"axG",@progbits,nvtxMarkA_impl_init_v3,comdat .weak nvtxMarkA_impl_init_v3 .hidden nvtxMarkA_impl_init_v3 .type nvtxMarkA_impl_init_v3, @function nvtxMarkA_impl_init_v3: .LFB6272: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 56+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L715 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L715: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6272: .size nvtxMarkA_impl_init_v3, .-nvtxMarkA_impl_init_v3 .section .text.nvtxMarkEx_impl_init_v3,"axG",@progbits,nvtxMarkEx_impl_init_v3,comdat .weak nvtxMarkEx_impl_init_v3 .hidden nvtxMarkEx_impl_init_v3 .type nvtxMarkEx_impl_init_v3, @function nvtxMarkEx_impl_init_v3: .LFB6271: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 48+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L718 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L718: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6271: .size nvtxMarkEx_impl_init_v3, .-nvtxMarkEx_impl_init_v3 .section .rodata._ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc.str1.1,"aMS",@progbits,1 .LC7: .string "cudaError %d: %s" .section .text.unlikely._ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,"axG",@progbits,_ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,comdat .weak _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .hidden _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .type _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc, @function _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc: .LFB7185: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA7185 endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $288, %rsp .cfi_def_cfa_offset 320 movl %edi, 12(%rsp) movl $16, %edi leaq 24(%rsp), %r12 movq %fs:40, %rax movq %rax, 280(%rsp) xorl %eax, %eax call __cxa_allocate_exception@PLT leaq 24(%rsp), %rdi movl $64, %ecx leaq .LC7(%rip), %r8 movq %rax, %rbx xorl %eax, %eax movl $256, %esi rep stosl pushq %rdx .cfi_def_cfa_offset 328 movl $256, %ecx movl $2, %edx pushq %rbp .cfi_def_cfa_offset 336 movl 28(%rsp), %r9d movq %r12, %rdi call __snprintf_chk@PLT popq %rcx .cfi_def_cfa_offset 328 movq %rbx, %rdi popq %rsi .cfi_def_cfa_offset 320 movq %r12, %rsi call _ZNSt13runtime_errorC2EPKc@PLT leaq 16+_ZTVN4cuda3__410cuda_errorE(%rip), %rax movq %rax, (%rbx) movq 280(%rsp), %rax subq %fs:40, %rax je .L722 call __stack_chk_fail@PLT .L722: leaq _ZN4cuda3__410cuda_errorD1Ev(%rip), %rdx leaq _ZTIN4cuda3__410cuda_errorE(%rip), %rsi movq %rbx, %rdi .LEHB2: call __cxa_throw@PLT .LEHE2: .cfi_endproc .LFE7185: .section .gcc_except_table._ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,"aG",@progbits,_ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,comdat .LLSDA7185: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE7185-.LLSDACSB7185 .LLSDACSB7185: .uleb128 .LEHB2-.LFB7185 .uleb128 .LEHE2-.LEHB2 .uleb128 0 .uleb128 0 .LLSDACSE7185: .section .text.unlikely._ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,"axG",@progbits,_ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,comdat .size _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc, .-_ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .section .rodata._ZN4cuda3__423__ensure_current_deviceD2Ev.str1.1,"aMS",@progbits,1 .LC8: .string "Failed to set device" .section .text._ZN4cuda3__423__ensure_current_deviceD2Ev,"axG",@progbits,_ZN4cuda3__423__ensure_current_deviceD5Ev,comdat .align 2 .weak _ZN4cuda3__423__ensure_current_deviceD2Ev .type _ZN4cuda3__423__ensure_current_deviceD2Ev, @function _ZN4cuda3__423__ensure_current_deviceD2Ev: .LFB7194: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA7194 endbr64 movl 4(%rdi), %eax cmpl (%rdi), %eax je .L731 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl %eax, %edi call cudaSetDevice@PLT movl %eax, %ebx testl %eax, %eax je .L725 call cudaGetLastError@PLT leaq .LC8(%rip), %rsi movl %ebx, %edi call _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .L725: popq %rbx .cfi_def_cfa_offset 8 ret .L731: .cfi_restore 3 ret .cfi_endproc .LFE7194: .section .gcc_except_table._ZN4cuda3__423__ensure_current_deviceD2Ev,"aG",@progbits,_ZN4cuda3__423__ensure_current_deviceD5Ev,comdat .LLSDA7194: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE7194-.LLSDACSB7194 .LLSDACSB7194: .LLSDACSE7194: .section .text._ZN4cuda3__423__ensure_current_deviceD2Ev,"axG",@progbits,_ZN4cuda3__423__ensure_current_deviceD5Ev,comdat .size _ZN4cuda3__423__ensure_current_deviceD2Ev, .-_ZN4cuda3__423__ensure_current_deviceD2Ev .weak _ZN4cuda3__423__ensure_current_deviceD1Ev .set _ZN4cuda3__423__ensure_current_deviceD1Ev,_ZN4cuda3__423__ensure_current_deviceD2Ev .section .text._ZN3cub17CUB_200700_890_NS13CurrentDeviceEv,"axG",@progbits,_ZN3cub17CUB_200700_890_NS13CurrentDeviceEv,comdat .weak _ZN3cub17CUB_200700_890_NS13CurrentDeviceEv .type _ZN3cub17CUB_200700_890_NS13CurrentDeviceEv, @function _ZN3cub17CUB_200700_890_NS13CurrentDeviceEv: .LFB7413: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 subq $16, %rsp .cfi_def_cfa_offset 32 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax leaq 4(%rsp), %rdi movl $-1, 4(%rsp) call cudaGetDevice@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx sete %dl testl %eax, %eax setne %al testb %al, %dl jne .L737 testl %ebx, %ebx jne .L737 movl 4(%rsp), %eax jmp .L734 .L737: orl $-1, %eax .L734: movq 8(%rsp), %rdx subq %fs:40, %rdx je .L736 call __stack_chk_fail@PLT .L736: addq $16, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE7413: .size _ZN3cub17CUB_200700_890_NS13CurrentDeviceEv, .-_ZN3cub17CUB_200700_890_NS13CurrentDeviceEv .section .text._ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv,comdat .weak _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv .type _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv, @function _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv: .LFB9144: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 leaq _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result(%rip), %rbx pushq %rcx .cfi_def_cfa_offset 32 movb _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result(%rip), %al testb %al, %al jne .L741 leaq _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L741 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE(%rip), %rax leaq _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD1Ev(%rip), %rdi movq %rbx, %rsi leaq __dso_handle(%rip), %rdx movq %rax, _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result(%rip) call __cxa_atexit@PLT movq %rbp, %rdi call __cxa_guard_release@PLT .L741: movq %rbx, %rax popq %rdx .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE9144: .size _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv, .-_ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei .type _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei: .LFB9142: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx subq $32, %rsp .cfi_def_cfa_offset 48 movl %edx, 12(%rsp) movq %fs:40, %rax movq %rax, 24(%rsp) xorl %eax, %eax call _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv movl 12(%rsp), %edx movq %rbx, %rdi movq %rax, %rsi movq (%rax), %rax call *48(%rax) movq 24(%rsp), %rax subq %fs:40, %rax je .L748 call __stack_chk_fail@PLT .L748: addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE9142: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei .section .text._ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv,comdat .weak _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv .type _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv, @function _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv: .LFB9149: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 leaq _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result(%rip), %rbx pushq %rcx .cfi_def_cfa_offset 32 movb _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result(%rip), %al testb %al, %al jne .L752 leaq _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L752 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE(%rip), %rax leaq _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD1Ev(%rip), %rdi movq %rbx, %rsi leaq __dso_handle(%rip), %rdx movq %rax, _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result(%rip) call __cxa_atexit@PLT movq %rbp, %rdi call __cxa_guard_release@PLT .L752: movq %rbx, %rax popq %rdx .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE9149: .size _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv, .-_ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv .section .text._ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE,comdat .weak _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE .type _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE, @function _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE: .LFB9194: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl %edi, %ebx call _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv movq %rax, %rdx movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE9194: .size _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE, .-_ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi .type _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi: .LFB9143: .cfi_startproc endbr64 leal -9901(%rsi), %eax pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl %esi, %ebx cmpl $78, %eax ja .L761 leaq .L763(%rip), %rdx movslq (%rdx,%rax,4), %rax addq %rdx, %rax notrack jmp *%rax .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,"aG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,comdat .align 4 .align 4 .L763: .long .L840-.L763 .long .L839-.L763 .long .L838-.L763 .long .L837-.L763 .long .L836-.L763 .long .L835-.L763 .long .L834-.L763 .long .L833-.L763 .long .L832-.L763 .long .L831-.L763 .long .L830-.L763 .long .L829-.L763 .long .L828-.L763 .long .L827-.L763 .long .L826-.L763 .long .L825-.L763 .long .L824-.L763 .long .L823-.L763 .long .L822-.L763 .long .L821-.L763 .long .L820-.L763 .long .L819-.L763 .long .L818-.L763 .long .L817-.L763 .long .L816-.L763 .long .L815-.L763 .long .L814-.L763 .long .L813-.L763 .long .L812-.L763 .long .L811-.L763 .long .L810-.L763 .long .L809-.L763 .long .L808-.L763 .long .L807-.L763 .long .L806-.L763 .long .L805-.L763 .long .L761-.L763 .long .L804-.L763 .long .L803-.L763 .long .L802-.L763 .long .L801-.L763 .long .L800-.L763 .long .L799-.L763 .long .L798-.L763 .long .L797-.L763 .long .L796-.L763 .long .L795-.L763 .long .L794-.L763 .long .L793-.L763 .long .L792-.L763 .long .L791-.L763 .long .L790-.L763 .long .L789-.L763 .long .L788-.L763 .long .L787-.L763 .long .L786-.L763 .long .L785-.L763 .long .L784-.L763 .long .L783-.L763 .long .L782-.L763 .long .L781-.L763 .long .L780-.L763 .long .L779-.L763 .long .L778-.L763 .long .L777-.L763 .long .L776-.L763 .long .L775-.L763 .long .L774-.L763 .long .L773-.L763 .long .L772-.L763 .long .L771-.L763 .long .L770-.L763 .long .L769-.L763 .long .L768-.L763 .long .L767-.L763 .long .L766-.L763 .long .L765-.L763 .long .L764-.L763 .long .L762-.L763 .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,comdat .L840: movl $9901, %edi jmp .L842 .L839: movl $9902, %edi jmp .L842 .L838: movl $9903, %edi jmp .L842 .L837: movl $9904, %edi jmp .L842 .L796: movl $9946, %edi jmp .L842 .L795: movl $9947, %edi jmp .L842 .L794: movl $9948, %edi jmp .L842 .L793: movl $9949, %edi jmp .L842 .L836: movl $9905, %edi jmp .L842 .L792: movl $9950, %edi jmp .L842 .L835: movl $9906, %edi jmp .L842 .L834: movl $9907, %edi jmp .L842 .L833: movl $9908, %edi jmp .L842 .L832: movl $9909, %edi jmp .L842 .L791: movl $9951, %edi jmp .L842 .L831: movl $9910, %edi jmp .L842 .L790: movl $9952, %edi jmp .L842 .L789: movl $9953, %edi jmp .L842 .L788: movl $9954, %edi jmp .L842 .L787: movl $9955, %edi jmp .L842 .L786: movl $9956, %edi jmp .L842 .L785: movl $9957, %edi jmp .L842 .L800: movl $9942, %edi jmp .L842 .L830: movl $9911, %edi jmp .L842 .L829: movl $9912, %edi jmp .L842 .L797: movl $9945, %edi jmp .L842 .L784: movl $9958, %edi jmp .L842 .L783: movl $9959, %edi jmp .L842 .L799: movl $9943, %edi jmp .L842 .L782: movl $9960, %edi jmp .L842 .L781: movl $9961, %edi jmp .L842 .L780: movl $9962, %edi jmp .L842 .L828: movl $9913, %edi jmp .L842 .L827: movl $9914, %edi jmp .L842 .L826: movl $9915, %edi jmp .L842 .L825: movl $9916, %edi jmp .L842 .L824: movl $9917, %edi jmp .L842 .L779: movl $9963, %edi jmp .L842 .L823: movl $9918, %edi jmp .L842 .L778: movl $9964, %edi jmp .L842 .L822: movl $9919, %edi jmp .L842 .L821: movl $9920, %edi jmp .L842 .L820: movl $9921, %edi jmp .L842 .L777: movl $9965, %edi jmp .L842 .L819: movl $9922, %edi jmp .L842 .L776: movl $9966, %edi jmp .L842 .L775: movl $9967, %edi jmp .L842 .L774: movl $9968, %edi jmp .L842 .L773: movl $9969, %edi jmp .L842 .L772: movl $9970, %edi jmp .L842 .L818: movl $9923, %edi jmp .L842 .L817: movl $9924, %edi jmp .L842 .L816: movl $9925, %edi jmp .L842 .L771: movl $9971, %edi jmp .L842 .L815: movl $9926, %edi jmp .L842 .L814: movl $9927, %edi jmp .L842 .L813: movl $9928, %edi jmp .L842 .L770: movl $9972, %edi jmp .L842 .L812: movl $9929, %edi jmp .L842 .L811: movl $9930, %edi jmp .L842 .L810: movl $9931, %edi jmp .L842 .L769: movl $9973, %edi jmp .L842 .L809: movl $9932, %edi jmp .L842 .L808: movl $9933, %edi jmp .L842 .L768: movl $9974, %edi jmp .L842 .L767: movl $9975, %edi jmp .L842 .L766: movl $9976, %edi jmp .L842 .L798: movl $9944, %edi jmp .L842 .L807: movl $9934, %edi jmp .L842 .L806: movl $9935, %edi jmp .L842 .L805: movl $9936, %edi jmp .L842 .L804: movl $9938, %edi jmp .L842 .L765: movl $9977, %edi jmp .L842 .L764: movl $9978, %edi jmp .L842 .L762: movl $9979, %edi jmp .L842 .L803: movl $9939, %edi jmp .L842 .L802: movl $9940, %edi jmp .L842 .L801: movl $9941, %edi .L842: popq %rbx .cfi_remember_state .cfi_def_cfa_offset 8 jmp _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE .L761: .cfi_restore_state call _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv movq %rax, %rdx movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE9143: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi .section .text._ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv,comdat .weak _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv .type _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv, @function _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv: .LFB9204: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 leaq _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result(%rip), %rbx pushq %rcx .cfi_def_cfa_offset 32 movb _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result(%rip), %al testb %al, %al jne .L845 leaq _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L845 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE(%rip), %rax leaq _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD1Ev(%rip), %rdi movq %rbx, %rsi leaq __dso_handle(%rip), %rdx movq %rax, _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result(%rip) call __cxa_atexit@PLT movq %rbp, %rdi call __cxa_guard_release@PLT .L845: movq %rbx, %rax popq %rdx .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE9204: .size _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv, .-_ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv .section .text._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi .type _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi, @function _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi: .LFB9203: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl %esi, %ebx cmpl $998, %esi jg .L852 call _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv movq %rax, %rdx movl %ebx, %eax popq %rbx .cfi_remember_state .cfi_def_cfa_offset 8 ret .L852: .cfi_restore_state call _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv movl %ebx, %esi popq %rbx .cfi_def_cfa_offset 8 movq %rax, %rdi movq (%rax), %rax movq 24(%rax), %rax jmp *%rax .cfi_endproc .LFE9203: .size _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi, .-_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,comdat .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc: .LFB9248: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA9248 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 movq %rsi, %r13 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movl %edi, %ebp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 pushq %rcx .cfi_def_cfa_offset 48 .LEHB3: call cudaGetLastError@PLT .LEHE3: testl %ebp, %ebp je .L856 movl $64, %edi call __cxa_allocate_exception@PLT movq %rax, %rbx call _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv movq %r13, %rsi movq %rbx, %rdi movq %rax, %r12 .LEHB4: call _ZNSt13runtime_errorC2EPKc@PLT .LEHE4: leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE(%rip), %rax xorl %edx, %edx movl %ebp, 16(%rbx) movq %rbx, %rdi movq %rax, (%rbx) leaq 48(%rbx), %rax leaq _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE(%rip), %rsi movq %rdx, 40(%rbx) leaq _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev(%rip), %rdx movq %r12, 24(%rbx) movq %rax, 32(%rbx) movb $0, 48(%rbx) .LEHB5: call __cxa_throw@PLT .L859: endbr64 movq %rax, %rbp .L858: movq %rbx, %rdi call __cxa_free_exception@PLT movq %rbp, %rdi call _Unwind_Resume@PLT .LEHE5: .L856: popq %rax .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE9248: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,comdat .LLSDA9248: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE9248-.LLSDACSB9248 .LLSDACSB9248: .uleb128 .LEHB3-.LFB9248 .uleb128 .LEHE3-.LEHB3 .uleb128 0 .uleb128 0 .uleb128 .LEHB4-.LFB9248 .uleb128 .LEHE4-.LEHB4 .uleb128 .L859-.LFB9248 .uleb128 0 .uleb128 .LEHB5-.LFB9248 .uleb128 .LEHE5-.LEHB5 .uleb128 0 .uleb128 0 .LLSDACSE9248: .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,comdat .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC2ERKS3_,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC5ERKS3_,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC2ERKS3_ .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC2ERKS3_, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC2ERKS3_: .LFB9296: .cfi_startproc endbr64 movq (%rsi), %rdx movl 16(%rsi), %eax movq %rdx, (%rdi) movq 8(%rsi), %rdx movl %eax, 16(%rdi) movq %rdx, 8(%rdi) ret .cfi_endproc .LFE9296: .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC2ERKS3_, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC2ERKS3_ .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ .set _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_,_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC2ERKS3_ .section .rodata._ZN6thrust20THRUST_200700_890_NS8cuda_cub4core12get_sm_countEv.str1.1,"aMS",@progbits,1 .LC9: .string "get_sm_count :failed to cudaGetDevice" .LC10: .string "get_sm_count:failed to sm_count" .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub4core12get_sm_countEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core12get_sm_countEv,comdat .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core12get_sm_countEv .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core12get_sm_countEv, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core12get_sm_countEv: .LFB9302: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax movq %rsp, %rdi call cudaGetDevice@PLT leaq .LC9(%rip), %rsi movl %eax, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movl (%rsp), %edx leaq 4(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT leaq .LC10(%rip), %rsi movl %eax, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movl 4(%rsp), %eax movq 8(%rsp), %rdx subq %fs:40, %rdx je .L863 call __stack_chk_fail@PLT .L863: addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE9302: .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core12get_sm_countEv, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core12get_sm_countEv .section .rodata._ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv.str1.1,"aMS",@progbits,1 .LC11: .string "get_max_shared_memory_per_block :failed to cudaGetDevice" .LC12: .string "get_max_shared_memory_per_block :failed to get max shared memory per block" .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv,comdat .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv: .LFB9303: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax movq %rsp, %rdi call cudaGetDevice@PLT leaq .LC11(%rip), %rsi movl %eax, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movl (%rsp), %edx leaq 4(%rsp), %rdi movl $8, %esi call cudaDeviceGetAttribute@PLT leaq .LC12(%rip), %rsi movl %eax, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movslq 4(%rsp), %rax movq 8(%rsp), %rdx subq %fs:40, %rdx je .L866 call __stack_chk_fail@PLT .L866: addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE9303: .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv .section .text._ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE_clEi,"axG",@progbits,_ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE_clEi,comdat .align 2 .weak _ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE_clEi .type _ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE_clEi, @function _ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE_clEi: .LFB9315: .cfi_startproc endbr64 movq 8(%rdi), %rax movq (%rdi), %rdx addl $48, %esi movslq (%rax), %rax movb %sil, (%rdx,%rax) movq 8(%rdi), %rax incl (%rax) ret .cfi_endproc .LFE9315: .size _ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE_clEi, .-_ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE_clEi .section .text._ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE0_clEi,"axG",@progbits,_ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE0_clEi,comdat .align 2 .weak _ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE0_clEi .type _ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE0_clEi, @function _ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE0_clEi: .LFB9316: .cfi_startproc endbr64 leal 9(%rsi), %eax pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movq %rdi, %rbp pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 movl %esi, %ebx pushq %rdx .cfi_def_cfa_offset 32 cmpl $18, %eax jbe .L870 movl %esi, %eax movl $10, %ecx movq (%rdi), %rdi cltd idivl %ecx movl %eax, %esi call _ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE_clEi .L870: movl %ebx, %eax movl $10, %ecx movq 0(%rbp), %rdi cltd idivl %ecx popq %rax .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 movl %edx, %esi jmp _ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE_clEi .cfi_endproc .LFE9316: .size _ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE0_clEi, .-_ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE0_clEi .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC5ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .type _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE, @function _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE: .LFB9535: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA9535 endbr64 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE(%rip), %rax pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 xorl %ecx, %ecx pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movq %rsi, %r12 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 leaq 8(%rdi), %rbp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movq %rdi, %rbx pushq %rdx .cfi_def_cfa_offset 48 movq %rax, (%rdi) leaq 24(%rdi), %rax movq %rcx, 16(%rdi) movq %rax, 8(%rdi) movb $0, 24(%rdi) call _ZNKSt9bad_alloc4whatEv@PLT movq %rax, %rdi movq %rax, %r13 call strlen@PLT movq 16(%rbx), %rdx movq %r13, %rcx xorl %esi, %esi movq %rax, %r8 movq %rbp, %rdi .LEHB6: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm@PLT leaq .LC3(%rip), %rsi movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc@PLT movq 8(%r12), %rdx movq (%r12), %rsi movabsq $4611686018427387903, %rax subq 16(%rbx), %rax cmpq %rdx, %rax jnb .L873 leaq .LC4(%rip), %rdi call _ZSt20__throw_length_errorPKc@PLT .L873: movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm@PLT .LEHE6: popq %rax .cfi_remember_state .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .L875: .cfi_restore_state endbr64 movq %rax, %r12 .L874: movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbx, %rdi call _ZNSt9bad_allocD2Ev@PLT movq %r12, %rdi .LEHB7: call _Unwind_Resume@PLT .LEHE7: .cfi_endproc .LFE9535: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC5ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,comdat .LLSDA9535: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE9535-.LLSDACSB9535 .LLSDACSB9535: .uleb128 .LEHB6-.LFB9535 .uleb128 .LEHE6-.LEHB6 .uleb128 .L875-.LFB9535 .uleb128 0 .uleb128 .LEHB7-.LFB9535 .uleb128 .LEHE7-.LEHB7 .uleb128 0 .uleb128 0 .LLSDACSE9535: .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC5ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,comdat .size _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE, .-_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .set _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .section .rodata.str1.1,"aMS",@progbits,1 .LC13: .string "_ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv" .LC14: .string "_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_lNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_" .LC15: .string "_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIlEEJN3cub17CUB_200700_890_NS9GridQueueIyEElEEEvDpT0_" .LC16: .ascii "_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agen" .ascii "tINS1_" .string "8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_" .LC17: .ascii "_ZN6t" .string "hrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lSK_EEEvDpT0_" .LC18: .string "_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_iNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_" .LC19: .string "_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIiEEJN3cub17CUB_200700_890_NS9GridQueueIjEEiEEEvDpT0_" .LC20: .ascii "_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agen" .ascii "tINS1_" .string "8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_" .LC21: .ascii "_ZN6t" .string "hrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iSK_EEEvDpT0_" .LC22: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std3__45__cpo5beginE" .LC23: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std3__45__cpo3endE" .LC24: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std3__45__cpo6cbeginE" .LC25: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std3__45__cpo4cendE" .LC26: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std3__45__cpo6rbeginE" .LC27: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std3__45__cpo4rendE" .LC28: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std3__45__cpo7crbeginE" .LC29: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std3__45__cpo5crendE" .LC30: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std3__437_GLOBAL__N__a5d2e1e1_9_thrust_cu_main6ignoreE" .LC31: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std3__419piecewise_constructE" .LC32: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std3__48in_placeE" .LC33: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std3__47nulloptE" .LC34: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std3__420unreachable_sentinelE" .LC35: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std6ranges3__45__cpo4swapE" .LC36: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std6ranges3__45__cpo9iter_moveE" .LC37: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std6ranges3__45__cpo7advanceE" .LC38: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std6ranges3__45__cpo5beginE" .LC39: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std6ranges3__45__cpo3endE" .LC40: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std6ranges3__45__cpo6cbeginE" .LC41: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std6ranges3__45__cpo4cendE" .LC42: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std6ranges3__45__cpo9iter_swapE" .LC43: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std6ranges3__45__cpo4nextE" .LC44: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std6ranges3__45__cpo4prevE" .LC45: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std6ranges3__45__cpo4dataE" .LC46: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std6ranges3__45__cpo5cdataE" .LC47: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std6ranges3__45__cpo4sizeE" .LC48: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std6ranges3__45__cpo5ssizeE" .LC49: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main4cuda3std6ranges3__45__cpo8distanceE" .LC50: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main6thrust20THRUST_200700_890_NS8cuda_cub3parE" .LC51: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main6thrust20THRUST_200700_890_NS8cuda_cub10par_nosyncE" .LC52: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main6thrust20THRUST_200700_890_NS6system6detail10sequential3seqE" .LC53: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main6thrust20THRUST_200700_890_NS6system3cpp3parE" .LC54: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main6thrust20THRUST_200700_890_NS12placeholders2_1E" .LC55: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main6thrust20THRUST_200700_890_NS12placeholders2_2E" .LC56: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main6thrust20THRUST_200700_890_NS12placeholders2_3E" .LC57: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main6thrust20THRUST_200700_890_NS12placeholders2_4E" .LC58: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main6thrust20THRUST_200700_890_NS12placeholders2_5E" .LC59: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main6thrust20THRUST_200700_890_NS12placeholders2_6E" .LC60: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main6thrust20THRUST_200700_890_NS12placeholders2_7E" .LC61: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main6thrust20THRUST_200700_890_NS12placeholders2_8E" .LC62: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main6thrust20THRUST_200700_890_NS12placeholders2_9E" .LC63: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main6thrust20THRUST_200700_890_NS12placeholders3_10E" .LC64: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main6thrust20THRUST_200700_890_NS3seqE" .LC65: .string "_ZN35_INTERNAL_a5d2e1e1_9_thrust_cu_main6thrust20THRUST_200700_890_NS6deviceE" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB11497: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC13(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC14(%rip), %rdx movq %rbx, %rdi leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_lNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC15(%rip), %rdx movq %rbx, %rdi leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIlEEJN3cub17CUB_200700_890_NS9GridQueueIyEElEEEvDpT0_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC16(%rip), %rdx movq %rbx, %rdi leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC17(%rip), %rdx movq %rbx, %rdi leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lSK_EEEvDpT0_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC18(%rip), %rdx movq %rbx, %rdi leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_iNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC19(%rip), %rdx movq %rbx, %rdi leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIiEEJN3cub17CUB_200700_890_NS9GridQueueIjEEiEEEvDpT0_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC20(%rip), %rdx movq %rbx, %rdi leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi leaq .LC21(%rip), %rdx pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 32 leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iSK_EEEvDpT0_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r8d, %r8d movq %rbx, %rdi pushq $0 .cfi_def_cfa_offset 24 leaq .LC22(%rip), %rdx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo5beginE(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC23(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo3endE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC24(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo6cbeginE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC25(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo4cendE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC26(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo6rbeginE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC27(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo4rendE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC28(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo7crbeginE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC29(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo5crendE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC30(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__437_GLOBAL__N__a5d2e1e1_9_thrust_cu_main6ignoreE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC31(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__419piecewise_constructE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC32(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__48in_placeE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC33(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__47nulloptE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC34(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__420unreachable_sentinelE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC35(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4swapE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC36(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo9iter_moveE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC37(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo7advanceE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC38(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo5beginE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC39(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo3endE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC40(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo6cbeginE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC41(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4cendE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC42(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo9iter_swapE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC43(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4nextE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC44(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4prevE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC45(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4dataE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC46(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo5cdataE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC47(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4sizeE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC48(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo5ssizeE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC49(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo8distanceE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC50(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cubL3parE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC51(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cubL10par_nosyncE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC52(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS6system6detail10sequentialL3seqE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC53(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS6system3cppL3parE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC54(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_1E(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC55(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_2E(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC56(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_3E(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC57(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_4E(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC58(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_5E(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC59(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_6E(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC60(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_7E(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC61(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_8E(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC62(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_9E(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC63(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL3_10E(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC64(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NSL3seqE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC65(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movl $1, %r9d movq %rdx, %rcx leaq _ZN6thrust20THRUST_200700_890_NSL6deviceE(%rip), %rsi call __cudaRegisterVar@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE11497: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .rodata._ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i.str1.1,"aMS",@progbits,1 .LC66: .string "Failed to query current device" .section .text._ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,"axG",@progbits,_ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,comdat .align 2 .weak _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i .type _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i, @function _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i: .LFB11888: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA11888 endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 movq %rdi, %r13 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %rsi, %r12 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movslq %edx, %rbx subq $168, %rsp .cfi_def_cfa_offset 224 movq %fs:40, %rax movq %rax, 152(%rsp) xorl %eax, %eax movb _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count(%rip), %al testb %al, %al jne .L882 leaq _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count(%rip), %r14 movq %r14, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L882 movq %rsp, %rdi movl $-1, (%rsp) .LEHB8: call cudaGetDeviceCount@PLT movl %eax, %ebp call cudaGetLastError@PLT .LEHE8: testl %ebp, %ebp sete %dl testl %eax, %eax setne %al testb %al, %dl jne .L909 testl %ebp, %ebp je .L884 .L909: movl $-1, (%rsp) .L884: movl (%rsp), %eax movq %r14, %rdi movl %eax, _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count(%rip) call __cxa_guard_release@PLT .L882: cmpl _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count(%rip), %ebx jge .L886 testl %ebx, %ebx js .L886 jmp .L930 .L907: endbr64 movq %rax, %rbx .L888: movq %r14, %rdi call __cxa_guard_abort@PLT jmp .L929 .L930: imulq $12, %rbx, %rbp addq %r13, %rbp movl 0(%rbp), %eax cmpl $2, %eax je .L904 jmp .L931 .L886: movl $101, %eax salq $32, %rax jmp .L892 .L931: xorl %eax, %eax movl $1, %edx lock cmpxchgl %edx, 0(%rbp) jne .L893 movl (%r12), %eax leaq 4(%rsp), %rdi movl %eax, (%rsp) xorl %eax, %eax movl %eax, 4(%rsp) .LEHB9: call cudaGetDevice@PLT movl %eax, %r12d testl %eax, %eax je .L894 call cudaGetLastError@PLT leaq .LC66(%rip), %rsi movq 152(%rsp), %rax subq %fs:40, %rax je .L928 jmp .L927 .L894: movl (%rsp), %edi cmpl %edi, 4(%rsp) je .L896 call cudaSetDevice@PLT movl %eax, %r12d testl %eax, %eax je .L896 call cudaGetLastError@PLT leaq .LC8(%rip), %rsi movq 152(%rsp), %rax subq %fs:40, %rax jne .L927 .L928: movl %r12d, %edi call _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .LEHE9: .L896: leaq 8(%rsp), %rdi leaq _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv(%rip), %rsi movq %rsp, %r15 .LEHB10: call cudaFuncGetAttributes@PLT movl %eax, %r14d call cudaGetLastError@PLT .LEHE10: movl %eax, %r12d testl %r14d, %r14d jne .L910 testl %eax, %eax jne .L898 .L910: movl %r14d, %r12d .L898: imull $10, 40(%rsp), %eax movq %r15, %rdi movl %eax, 4(%rbp) call _ZN4cuda3__423__ensure_current_deviceD1Ev movl %r12d, 8(%rbp) testl %r12d, %r12d je .L901 .LEHB11: call cudaGetLastError@PLT jmp .L901 .L908: endbr64 movq %rax, %rbx .L902: movq %r15, %rdi call _ZN4cuda3__423__ensure_current_deviceD1Ev .L929: movq 152(%rsp), %rax subq %fs:40, %rax jne .L927 movq %rbx, %rdi call _Unwind_Resume@PLT .LEHE11: .L901: movl $2, 0(%rbp) jmp .L904 .L893: decl %eax jne .L904 .L905: movl 0(%rbp), %eax cmpl $2, %eax jne .L905 .L904: imulq $12, %rbx, %rbx movq 4(%r13,%rbx), %rax .L892: movq 152(%rsp), %rdx subq %fs:40, %rdx je .L906 .L927: call __stack_chk_fail@PLT .L906: addq $168, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11888: .section .gcc_except_table._ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,"aG",@progbits,_ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,comdat .LLSDA11888: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE11888-.LLSDACSB11888 .LLSDACSB11888: .uleb128 .LEHB8-.LFB11888 .uleb128 .LEHE8-.LEHB8 .uleb128 .L907-.LFB11888 .uleb128 0 .uleb128 .LEHB9-.LFB11888 .uleb128 .LEHE9-.LEHB9 .uleb128 0 .uleb128 0 .uleb128 .LEHB10-.LFB11888 .uleb128 .LEHE10-.LEHB10 .uleb128 .L908-.LFB11888 .uleb128 0 .uleb128 .LEHB11-.LFB11888 .uleb128 .LEHE11-.LEHB11 .uleb128 0 .uleb128 0 .LLSDACSE11888: .section .text._ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,"axG",@progbits,_ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,comdat .size _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i, .-_ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i .section .rodata._ZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEv.str1.1,"aMS",@progbits,1 .LC67: .string "No GPU is available\n" .LC68: .string "get_ptx_version :failed to get major CUDA device compute capability version." .LC69: .string "get_ptx_version :failed to get minor CUDA device compute capability version." .LC70: .string "This program was not compiled for SM \n" .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEv,comdat .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEv .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEv, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEv: .LFB9314: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 leaq _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache(%rip), %r12 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $96, %rsp .cfi_def_cfa_offset 128 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax call _ZN3cub17CUB_200700_890_NS13CurrentDeviceEv movl %eax, %ebx movb _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache(%rip), %al testb %al, %al jne .L934 leaq _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L934 movl $384, %ecx xorl %eax, %eax movq %r12, %rdi rep stosl movq %rbp, %rdi call __cxa_guard_release@PLT .L934: leaq 24(%rsp), %rbp movl %ebx, %edx movq %r12, %rdi movl %ebx, 24(%rsp) movq %rbp, %rsi call _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i movq %rax, %r12 movq %rax, %rbx shrq $32, %r12 call cudaGetLastError@PLT testq %r12, %r12 jne .L936 testl %eax, %eax jne .L937 .L936: movl %ebx, %eax testl %r12d, %r12d je .L932 call _ZN3cub17CUB_200700_890_NS13CurrentDeviceEv movl %eax, %ebx testl %eax, %eax jns .L940 leaq .LC67(%rip), %rsi movl $100, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .L940: movl %ebx, %edx xorl %eax, %eax leaq 4(%rsp), %rdi movl $75, %esi movl %eax, 4(%rsp) movl %eax, 8(%rsp) call cudaDeviceGetAttribute@PLT leaq .LC68(%rip), %rsi movl %eax, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movl %ebx, %edx leaq 8(%rsp), %rdi movl $76, %esi call cudaDeviceGetAttribute@PLT leaq .LC69(%rip), %rsi leaq 45(%rsp), %rbx movl %eax, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movq %rbp, 16(%rsp) leaq 45(%rsp), %rdi leaq 16(%rsp), %rbp movl $43, %ecx leaq .LC70(%rip), %rsi leaq 12(%rsp), %rax movl $37, 12(%rsp) rep movsb movl 4(%rsp), %esi movq %rbp, %rdi movq %rax, 32(%rsp) movq %rbx, 24(%rsp) call _ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE0_clEi movl 8(%rsp), %esi movq %rbp, %rdi call _ZZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEvENKUliE0_clEi movq %rbx, %rsi movl $101, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .L937: xorl %eax, %eax .L932: movq 88(%rsp), %rdx subq %fs:40, %rdx je .L941 call __stack_chk_fail@PLT .L941: addq $96, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE9314: .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEv, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEv .section .rodata._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.str1.1,"aMS",@progbits,1 .LC71: .string "basic_string: construction from null is not valid" .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC5IS3_EEPKcRKS3_,comdat .align 2 .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_, @function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_: .LFB11900: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $16, %rsp .cfi_def_cfa_offset 48 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax leaq 16(%rdi), %rax movq %rax, (%rdi) testq %rsi, %rsi jne .L953 movq 8(%rsp), %rax subq %fs:40, %rax jne .L958 leaq .LC71(%rip), %rdi call _ZSt19__throw_logic_errorPKc@PLT .L953: movq %rdi, %rbx movq %rsi, %rdi movq %rsi, %rbp call strlen@PLT movq %rax, (%rsp) leaq 0(%rbp,%rax), %r12 cmpq $15, %rax jbe .L955 movq %rsp, %rsi xorl %edx, %edx movq %rbx, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm@PLT movq %rax, (%rbx) movq (%rsp), %rax movq %rax, 16(%rbx) .L955: movq (%rbx), %rdi movq %r12, %rdx movq %rbp, %rsi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_@PLT movq (%rsp), %rax movq (%rbx), %rdx movq %rax, 8(%rbx) movb $0, (%rdx,%rax) movq 8(%rsp), %rax subq %fs:40, %rax je .L956 .L958: call __stack_chk_fail@PLT .L956: addq $16, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11900: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_, .-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .set _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei.str1.1,"aMS",@progbits,1 .LC72: .string "Unknown error" .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei .type _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei: .LFB9137: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA9137 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movl %edx, %r12d pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movq %rdi, %rbx subq $24, %rsp .cfi_def_cfa_offset 64 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax movb _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err(%rip), %al testb %al, %al jne .L961 leaq _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L961 leaq _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err(%rip), %r13 leaq 7(%rsp), %rdx leaq .LC72(%rip), %rsi movq %r13, %rdi .LEHB12: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE12: movq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev@GOTPCREL(%rip), %rdi leaq __dso_handle(%rip), %rdx movq %r13, %rsi call __cxa_atexit@PLT movq %rbp, %rdi call __cxa_guard_release@PLT .L961: movl %r12d, %edi call strerror@PLT movq %rax, %rsi testq %rax, %rax je .L963 leaq 7(%rsp), %rdx movq %rbx, %rdi .LEHB13: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ jmp .L959 .L963: leaq _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err(%rip), %rsi movq %rbx, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_@PLT jmp .L959 .L968: endbr64 movq %rax, %rbx .L965: movq %rbp, %rdi call __cxa_guard_abort@PLT movq 8(%rsp), %rax subq %fs:40, %rax jne .L973 movq %rbx, %rdi call _Unwind_Resume@PLT .LEHE13: .L959: movq 8(%rsp), %rax subq %fs:40, %rax je .L967 .L973: call __stack_chk_fail@PLT .L967: addq $24, %rsp .cfi_def_cfa_offset 40 movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE9137: .section .gcc_except_table._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,"aG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,comdat .LLSDA9137: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE9137-.LLSDACSB9137 .LLSDACSB9137: .uleb128 .LEHB12-.LFB9137 .uleb128 .LEHE12-.LEHB12 .uleb128 .L968-.LFB9137 .uleb128 0 .uleb128 .LEHB13-.LFB9137 .uleb128 .LEHE13-.LEHB13 .uleb128 0 .uleb128 0 .LLSDACSE9137: .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,comdat .size _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei.str1.1,"aMS",@progbits,1 .LC73: .string "unknown error" .LC74: .string "cudaErrorUnknown" .section .text._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei .type _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei, @function _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei: .LFB9202: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA9202 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movq %rdi, %r12 movl %edx, %edi pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movl %edx, %ebp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 subq $88, %rsp .cfi_def_cfa_offset 128 movq %fs:40, %rax movq %rax, 72(%rsp) xorl %eax, %eax .LEHB14: call cudaGetErrorString@PLT movl %ebp, %edi movq %rax, %rbx call cudaGetErrorName@PLT movq %rax, %rsi testq %rbx, %rbx jne .L975 leaq .LC73(%rip), %rbx .L975: testq %rsi, %rsi jne .L976 leaq .LC74(%rip), %rsi .L976: leaq 8(%rsp), %rbp leaq 7(%rsp), %rdx movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE14: leaq .LC3(%rip), %rsi movq %rbp, %rdi .LEHB15: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc@PLT .LEHE15: leaq 40(%rsp), %r13 movq %rax, %rsi movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_@PLT movq %rbx, %rsi movq %r13, %rdi .LEHB16: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc@PLT .LEHE16: movq %rax, %rsi movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_@PLT movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq 72(%rsp), %rax subq %fs:40, %rax je .L980 jmp .L985 .L984: endbr64 movq %rax, %rbx .L977: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L978 .L983: endbr64 movq %rax, %rbx .L978: movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq 72(%rsp), %rax subq %fs:40, %rax jne .L985 movq %rbx, %rdi .LEHB17: call _Unwind_Resume@PLT .LEHE17: .L985: call __stack_chk_fail@PLT .L980: addq $88, %rsp .cfi_def_cfa_offset 40 movq %r12, %rax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE9202: .section .gcc_except_table._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,"aG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,comdat .LLSDA9202: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE9202-.LLSDACSB9202 .LLSDACSB9202: .uleb128 .LEHB14-.LFB9202 .uleb128 .LEHE14-.LEHB14 .uleb128 0 .uleb128 0 .uleb128 .LEHB15-.LFB9202 .uleb128 .LEHE15-.LEHB15 .uleb128 .L983-.LFB9202 .uleb128 0 .uleb128 .LEHB16-.LFB9202 .uleb128 .LEHE16-.LEHB16 .uleb128 .L984-.LFB9202 .uleb128 0 .uleb128 .LEHB17-.LFB9202 .uleb128 .LEHE17-.LEHB17 .uleb128 0 .uleb128 0 .LLSDACSE9202: .section .text._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,comdat .size _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei, .-_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei .section .rodata._ZN6thrust20THRUST_200700_890_NS8cuda_cub9__extrema9doit_stepINS0_5tupleIJ4typelEEENS0_12zip_iteratorINS4_IJNS0_10device_ptrIS5_EENS1_19counting_iterator_tIlEEEEEEEPS6_iNS2_9arg_max_fIS5_l10comparatorEEEE9cudaErrorPvRmT0_T2_T3_T1_P11CUstream_st.str1.1,"aMS",@progbits,1 .LC75: .string "__reduce::drain_agent" .LC76: .string "reduce_agent: regular size reduce" .LC77: .string "reduce_agent: single tile reduce" .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub9__extrema9doit_stepINS0_5tupleIJ4typelEEENS0_12zip_iteratorINS4_IJNS0_10device_ptrIS5_EENS1_19counting_iterator_tIlEEEEEEEPS6_iNS2_9arg_max_fIS5_l10comparatorEEEE9cudaErrorPvRmT0_T2_T3_T1_P11CUstream_st,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub9__extrema9doit_stepINS0_5tupleIJ4typelEEENS0_12zip_iteratorINS4_IJNS0_10device_ptrIS5_EENS1_19counting_iterator_tIlEEEEEEEPS6_iNS2_9arg_max_fIS5_l10comparatorEEEE9cudaErrorPvRmT0_T2_T3_T1_P11CUstream_st,comdat .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub9__extrema9doit_stepINS0_5tupleIJ4typelEEENS0_12zip_iteratorINS4_IJNS0_10device_ptrIS5_EENS1_19counting_iterator_tIlEEEEEEEPS6_iNS2_9arg_max_fIS5_l10comparatorEEEE9cudaErrorPvRmT0_T2_T3_T1_P11CUstream_st .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub9__extrema9doit_stepINS0_5tupleIJ4typelEEENS0_12zip_iteratorINS4_IJNS0_10device_ptrIS5_EENS1_19counting_iterator_tIlEEEEEEEPS6_iNS2_9arg_max_fIS5_l10comparatorEEEE9cudaErrorPvRmT0_T2_T3_T1_P11CUstream_st, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub9__extrema9doit_stepINS0_5tupleIJ4typelEEENS0_12zip_iteratorINS4_IJNS0_10device_ptrIS5_EENS1_19counting_iterator_tIlEEEEEEEPS6_iNS2_9arg_max_fIS5_l10comparatorEEEE9cudaErrorPvRmT0_T2_T3_T1_P11CUstream_st: .LFB12414: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 movl $801, %r14d pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $392, %rsp .cfi_def_cfa_offset 448 movq 448(%rsp), %rax movq %rdx, 48(%rsp) movq %rcx, 56(%rsp) movq %r9, 32(%rsp) movq %rax, (%rsp) movq %fs:40, %rax movq %rax, 376(%rsp) xorl %eax, %eax testl %r8d, %r8d je .L987 movq %rdi, %r13 movq %rsi, %rbp movl %r8d, %ebx call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEv cmpl $599, %eax jg .L1061 cmpl $519, %eax jle .L991 .L1061: movl $83886081, %eax salq $8, %rax movq %rax, 104(%rsp) movl $2684354565, %eax salq $8, %rax movq %rax, 112(%rsp) jmp .L1060 .L991: cmpl $349, %eax movabsq $21474836736, %rax movq %rax, 104(%rsp) movabsq $687194768640, %rax movq %rax, 112(%rsp) jle .L992 .L1060: movl $1, %eax salq $33, %rax movq %rax, 120(%rsp) jmp .L990 .L992: xorl %r10d, %r10d movq %r10, 120(%rsp) .L990: cmpl $1280, %ebx jg .L993 movslq 116(%rsp), %r12 call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv cmpq %r12, %rax jb .L994 xorl %r12d, %r12d .L994: testq %r13, %r13 jne .L995 testq %r12, %r12 movl $1, %eax cmove %rax, %r12 movq %r12, 0(%rbp) jmp .L1001 .L995: leaq 168(%rsp), %rbp leaq 104(%rsp), %rsi movq %rbp, %rdi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ movq %rbp, %rsi leaq 248(%rsp), %rdi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ movslq 256(%rsp), %rcx movslq %ebx, %rax xorl %edx, %edx leaq -1(%rcx,%rax), %rax divq %rcx movq %rax, %rbp call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv movslq 260(%rsp), %r8 cmpq %r8, %rax jnb .L997 xorl %r8d, %r8d .L997: movl 248(%rsp), %edx movq (%rsp), %r9 movl %ebp, 168(%rsp) movabsq $4294967297, %rax movq %rax, 172(%rsp) movq 168(%rsp), %rdi movq %rax, 184(%rsp) movl 176(%rsp), %esi movl %edx, 180(%rsp) movl 188(%rsp), %ecx movq 180(%rsp), %rdx call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L998 movq 32(%rsp), %rdx movq 48(%rsp), %rdi movl %ebx, %ecx movq 56(%rsp), %rsi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iSK_EEEvDpT0_ .L998: call cudaPeekAtLastError@PLT call cudaGetLastError@PLT call cudaPeekAtLastError@PLT movl %eax, %r14d call cudaGetLastError@PLT .L1031: testl %r14d, %r14d je .L1001 jmp .L987 .L993: call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core12get_sm_countEv movl %eax, %r12d call cudaGetLastError@PLT testl %eax, %eax jne .L1001 leaq 104(%rsp), %rax leaq 248(%rsp), %rdi movq %rax, %rsi movq %rax, 40(%rsp) call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ movl 248(%rsp), %edx xorl %r8d, %r8d xorl %ecx, %ecx leaq 168(%rsp), %rdi leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_(%rip), %rsi call cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags@PLT movl %eax, %r14d call cudaGetLastError@PLT testl %r14d, %r14d jne .L1032 testl %eax, %eax jne .L1027 .L1032: orl $-1, %r15d testl %r14d, %r14d jne .L1002 movl 168(%rsp), %r15d jmp .L1002 .L1027: movl %eax, %r14d orl $-1, %r15d .L1002: call cudaGetLastError@PLT testl %r14d, %r14d jne .L987 testl %eax, %eax jne .L1001 testl %r14d, %r14d jne .L987 imull %r15d, %r12d movslq 116(%rsp), %rsi movq %rsi, 8(%rsp) leal (%r12,%r12,4), %r15d movl %r12d, 28(%rsp) xorl %r12d, %r12d movslq %r15d, %rcx movq %rcx, 16(%rsp) call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv movq 8(%rsp), %rsi movq 16(%rsp), %rcx cmpq %rsi, %rax jnb .L1006 imulq %rcx, %rsi movq %rsi, %r12 .L1006: movq %r12, 344(%rsp) salq $4, %rcx xorl %eax, %eax movq $8, 336(%rsp) movq %rcx, 328(%rsp) xorl %ecx, %ecx .L1007: movq 328(%rsp,%rcx), %rdi movq %rax, 352(%rsp,%rcx) addq $8, %rcx leaq 255(%rdi), %rsi xorb %sil, %sil addq %rsi, %rax cmpq $24, %rcx jne .L1007 addq $255, %rax testq %r13, %r13 jne .L1008 xorl %r9d, %r9d movq %rax, 0(%rbp) xorl %ebp, %ebp movq %r9, 8(%rsp) movq %r9, 16(%rsp) jmp .L1009 .L1008: cmpq %rax, 0(%rbp) jnb .L1010 call cudaGetLastError@PLT xorl %r8d, %r8d xorl %ebp, %ebp movl $1, %r14d movq %r8, 8(%rsp) movq %r8, 16(%rsp) jmp .L1009 .L1010: movq 352(%rsp), %rax leaq 255(%r13), %rbp xorb %bpl, %bpl addq %rbp, %rax movq %rax, 16(%rsp) movq 360(%rsp), %rax addq %rbp, %rax addq 368(%rsp), %rbp movq %rax, 8(%rsp) .L1009: call cudaGetLastError@PLT testl $1, %r14d jne .L1034 testl %eax, %eax jne .L987 .L1034: testl %r14d, %r14d jne .L987 testq %r13, %r13 je .L1001 xorl %eax, %eax testq %r12, %r12 movl $1280, %ecx cmove %rax, %rbp movl %ebx, %eax cltd idivl %ecx cmpl $1, %edx sbbl $-1, %eax cmpl %eax, %r15d movl %eax, %r13d cmovg %eax, %r15d movl 124(%rsp), %eax movl %r15d, 24(%rsp) testl %eax, %eax je .L1030 cmpl $2, %eax jne .L1014 leaq 168(%rsp), %r15 movabsq $4294967297, %rax leaq 128(%rsp), %rsi movq $1, 136(%rsp) movq %r15, %rdi movq %rax, 128(%rsp) movl $1, 144(%rsp) call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ movq %r15, %rsi leaq 248(%rsp), %rdi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ movq (%rsp), %rax xorl %esi, %esi xorl %edi, %edi movl 264(%rsp), %r15d movq %rsi, 272(%rsp) movq %rax, 280(%rsp) leaq .LC75(%rip), %rax movq %rax, 288(%rsp) movl %r15d, 296(%rsp) movq %rdi, 304(%rsp) call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv movslq 260(%rsp), %r8 cmpq %r8, %rax setnb 312(%rsp) jnb .L1015 xorl %r8d, %r8d .L1015: movl 248(%rsp), %edx movq (%rsp), %r9 movabsq $4294967297, %rax movl %r15d, 168(%rsp) movq %rax, 172(%rsp) movq 168(%rsp), %rdi movq %rax, 184(%rsp) movl 176(%rsp), %esi movl %edx, 180(%rsp) movl 188(%rsp), %ecx movq 180(%rsp), %rdx movq %r8, 320(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L1016 movq 8(%rsp), %rdi movl %ebx, %esi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIiEEJN3cub17CUB_200700_890_NS9GridQueueIjEEiEEEvDpT0_ .L1016: call cudaPeekAtLastError@PLT call cudaGetLastError@PLT call cudaPeekAtLastError@PLT movl %eax, %r14d call cudaGetLastError@PLT testl %r14d, %r14d sete %cl testl %eax, %eax setne %al testb %al, %cl jne .L987 testl %r14d, %r14d jne .L987 movslq 28(%rsp), %rax movslq %r13d, %rdx movq %rdx, %r12 cmpq %rax, %rdx cmova %rax, %r12 jmp .L1013 .L1014: call cudaGetLastError@PLT movl $801, %r14d jmp .L987 .L1030: movl 24(%rsp), %r12d .L1013: movq 40(%rsp), %rsi leaq 248(%rsp), %r15 movl %r12d, 120(%rsp) movq %r15, %rdi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ leaq 168(%rsp), %rdi movq %r15, %rsi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ movq (%rsp), %rax xorl %ecx, %ecx movl 184(%rsp), %r14d movq %rcx, 192(%rsp) movq %rax, 200(%rsp) leaq .LC76(%rip), %rax movq %rax, 208(%rsp) movl %r14d, 216(%rsp) movq %rbp, 224(%rsp) call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv movslq 180(%rsp), %r8 cmpq %r8, %rax setnb 232(%rsp) jnb .L1019 xorl %r8d, %r8d .L1019: movl 168(%rsp), %edx movq (%rsp), %r9 movabsq $4294967297, %rax movl %r14d, 128(%rsp) movq %rax, 132(%rsp) movq 128(%rsp), %rdi movq %rax, 144(%rsp) movl 136(%rsp), %esi movl %edx, 140(%rsp) movl 148(%rsp), %ecx movq 140(%rsp), %rdx movq %r8, 240(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L1020 movl %r13d, %eax movq 48(%rsp), %rdi movq 16(%rsp), %rsi leaq 76(%rsp), %r9 cltd leaq 80(%rsp), %r8 movl %r13d, 248(%rsp) idivl 24(%rsp) movq %rdi, 88(%rsp) movq 56(%rsp), %rdi movl %ebx, 268(%rsp) movq %rdi, 96(%rsp) movl %ebx, 276(%rsp) movl %ebx, 280(%rsp) leaq 88(%rsp), %rdi imull $1280, %eax, %eax movl %edx, 252(%rsp) imull $1280, %edx, %edx leal 1280(%rax), %ecx movl %eax, 260(%rsp) movl 24(%rsp), %eax movl %edx, 264(%rsp) xorl %edx, %edx movl %eax, 272(%rsp) movq 8(%rsp), %rax movl %ecx, 256(%rsp) leaq 248(%rsp), %rcx movl %edx, 284(%rsp) movl %ebx, %edx movq %rax, 80(%rsp) call _ZL336__device_stub__ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_RN6thrust20THRUST_200700_890_NS12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS0_8cuda_cub19counting_iterator_tIlEEEEEEEPNS2_IJS4_lEEEiRN3cub17CUB_200700_890_NS13GridEvenShareIiEERNSF_9GridQueueIjEERNS6_9__extrema9arg_max_fIS4_l10comparatorEE .L1020: call cudaPeekAtLastError@PLT call cudaGetLastError@PLT call cudaPeekAtLastError@PLT movl %eax, %r14d call cudaGetLastError@PLT testl %r14d, %r14d jne .L987 testl %eax, %eax jne .L1001 testl %r14d, %r14d jne .L987 leaq 128(%rsp), %rbx leaq 104(%rsp), %rsi movl $1, 120(%rsp) movq %rbx, %rdi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ movq %rbx, %rsi movq %r15, %rdi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ xorl %eax, %eax movl 264(%rsp), %r13d movq %rbp, 304(%rsp) movq %rax, 272(%rsp) movq (%rsp), %rax movl %r13d, 296(%rsp) movq %rax, 280(%rsp) leaq .LC77(%rip), %rax movq %rax, 288(%rsp) call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv movq %rax, %rdx movslq 260(%rsp), %rax cmpq %rax, %rdx setnb 312(%rsp) jnb .L1022 xorl %eax, %eax .L1022: movq 16(%rsp), %rdx leaq 75(%rsp), %r9 movq %rbx, %rdi movl 248(%rsp), %ecx movq %rax, 320(%rsp) leaq 76(%rsp), %r8 leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_iNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_(%rip), %rsi movq %rdx, 80(%rsp) movq 32(%rsp), %rdx movq %rax, 152(%rsp) movq (%rsp), %rax movq %rdx, 88(%rsp) movabsq $4294967297, %rdx movq %rdx, 132(%rsp) movl %ecx, 140(%rsp) leaq 88(%rsp), %rcx movq %rdx, 144(%rsp) leaq 80(%rsp), %rdx movq %rax, 160(%rsp) movl %r12d, 76(%rsp) movl %r13d, 128(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPNS0_5tupleIJ4typelEEES8_iNS1_9__extrema9arg_max_fIS6_l10comparatorEEEJS8_S8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaGetLastError@PLT call cudaPeekAtLastError@PLT movl %eax, %r14d call cudaGetLastError@PLT testl %r14d, %r14d jne .L987 testl %eax, %eax je .L1031 .L1001: xorl %r14d, %r14d .L987: movq 376(%rsp), %rax subq %fs:40, %rax je .L1025 call __stack_chk_fail@PLT .L1025: addq $392, %rsp .cfi_def_cfa_offset 56 movl %r14d, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12414: .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub9__extrema9doit_stepINS0_5tupleIJ4typelEEENS0_12zip_iteratorINS4_IJNS0_10device_ptrIS5_EENS1_19counting_iterator_tIlEEEEEEEPS6_iNS2_9arg_max_fIS5_l10comparatorEEEE9cudaErrorPvRmT0_T2_T3_T1_P11CUstream_st, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub9__extrema9doit_stepINS0_5tupleIJ4typelEEENS0_12zip_iteratorINS4_IJNS0_10device_ptrIS5_EENS1_19counting_iterator_tIlEEEEEEEPS6_iNS2_9arg_max_fIS5_l10comparatorEEEE9cudaErrorPvRmT0_T2_T3_T1_P11CUstream_st .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub9__extrema9doit_stepINS0_5tupleIJ4typelEEENS0_12zip_iteratorINS4_IJNS0_10device_ptrIS5_EENS1_19counting_iterator_tIlEEEEEEEPS6_lNS2_9arg_max_fIS5_l10comparatorEEEE9cudaErrorPvRmT0_T2_T3_T1_P11CUstream_st,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub9__extrema9doit_stepINS0_5tupleIJ4typelEEENS0_12zip_iteratorINS4_IJNS0_10device_ptrIS5_EENS1_19counting_iterator_tIlEEEEEEEPS6_lNS2_9arg_max_fIS5_l10comparatorEEEE9cudaErrorPvRmT0_T2_T3_T1_P11CUstream_st,comdat .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub9__extrema9doit_stepINS0_5tupleIJ4typelEEENS0_12zip_iteratorINS4_IJNS0_10device_ptrIS5_EENS1_19counting_iterator_tIlEEEEEEEPS6_lNS2_9arg_max_fIS5_l10comparatorEEEE9cudaErrorPvRmT0_T2_T3_T1_P11CUstream_st .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub9__extrema9doit_stepINS0_5tupleIJ4typelEEENS0_12zip_iteratorINS4_IJNS0_10device_ptrIS5_EENS1_19counting_iterator_tIlEEEEEEEPS6_lNS2_9arg_max_fIS5_l10comparatorEEEE9cudaErrorPvRmT0_T2_T3_T1_P11CUstream_st, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub9__extrema9doit_stepINS0_5tupleIJ4typelEEENS0_12zip_iteratorINS4_IJNS0_10device_ptrIS5_EENS1_19counting_iterator_tIlEEEEEEEPS6_lNS2_9arg_max_fIS5_l10comparatorEEEE9cudaErrorPvRmT0_T2_T3_T1_P11CUstream_st: .LFB12415: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 movl $801, %r13d pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $392, %rsp .cfi_def_cfa_offset 448 movq 448(%rsp), %rax movq %rdx, 48(%rsp) movq %rcx, 56(%rsp) movq %r9, 40(%rsp) movq %rax, (%rsp) movq %fs:40, %rax movq %rax, 376(%rsp) xorl %eax, %eax testq %r8, %r8 je .L1062 movq %rdi, %r14 movq %rsi, %r12 movq %r8, %rbp call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core15get_ptx_versionEv cmpl $599, %eax jg .L1136 cmpl $519, %eax jle .L1066 .L1136: movl $83886081, %eax salq $8, %rax movq %rax, 104(%rsp) movl $2684354565, %eax salq $8, %rax movq %rax, 112(%rsp) jmp .L1135 .L1066: cmpl $349, %eax movabsq $21474836736, %rax movq %rax, 104(%rsp) movabsq $687194768640, %rax movq %rax, 112(%rsp) jle .L1067 .L1135: movl $1, %eax salq $33, %rax movq %rax, 120(%rsp) jmp .L1065 .L1067: xorl %r10d, %r10d movq %r10, 120(%rsp) .L1065: cmpq $1280, %rbp jg .L1068 movslq 116(%rsp), %rbx call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv cmpq %rbx, %rax jb .L1069 xorl %ebx, %ebx .L1069: testq %r14, %r14 jne .L1070 testq %rbx, %rbx movl $1, %eax cmove %rax, %rbx movq %rbx, (%r12) jmp .L1076 .L1070: leaq 168(%rsp), %rbx leaq 104(%rsp), %rsi movq %rbx, %rdi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ movq %rbx, %rsi leaq 248(%rsp), %rdi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ movslq 256(%rsp), %rcx xorl %edx, %edx leaq -1(%rcx,%rbp), %rax divq %rcx movq %rax, %rbx call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv movslq 260(%rsp), %r8 cmpq %r8, %rax jnb .L1072 xorl %r8d, %r8d .L1072: movl 248(%rsp), %edx movq (%rsp), %r9 movl %ebx, 168(%rsp) movabsq $4294967297, %rax movq %rax, 172(%rsp) movq 168(%rsp), %rdi movq %rax, 184(%rsp) movl 176(%rsp), %esi movl %edx, 180(%rsp) movl 188(%rsp), %ecx movq 180(%rsp), %rdx call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L1073 movq 40(%rsp), %rdx movq 48(%rsp), %rdi movq %rbp, %rcx movq 56(%rsp), %rsi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lSK_EEEvDpT0_ .L1073: call cudaPeekAtLastError@PLT call cudaGetLastError@PLT call cudaPeekAtLastError@PLT movl %eax, %r13d call cudaGetLastError@PLT .L1106: testl %r13d, %r13d je .L1076 jmp .L1062 .L1068: call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core12get_sm_countEv movl %eax, %ebx call cudaGetLastError@PLT testl %eax, %eax jne .L1076 leaq 104(%rsp), %rsi leaq 248(%rsp), %rdi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ movl 248(%rsp), %edx xorl %r8d, %r8d xorl %ecx, %ecx leaq 168(%rsp), %rdi leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_(%rip), %rsi call cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags@PLT movl %eax, %r13d call cudaGetLastError@PLT testl %r13d, %r13d jne .L1107 testl %eax, %eax jne .L1102 .L1107: orl $-1, %r15d testl %r13d, %r13d jne .L1077 movl 168(%rsp), %r15d jmp .L1077 .L1102: movl %eax, %r13d orl $-1, %r15d .L1077: call cudaGetLastError@PLT testl %r13d, %r13d jne .L1062 testl %eax, %eax jne .L1076 testl %r13d, %r13d jne .L1062 imull %r15d, %ebx movslq 116(%rsp), %rsi xorl %r15d, %r15d movq %rsi, 8(%rsp) leal (%rbx,%rbx,4), %eax movslq %eax, %rcx movl %eax, 28(%rsp) movq %rcx, 16(%rsp) call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv movq 8(%rsp), %rsi movq 16(%rsp), %rcx cmpq %rsi, %rax jnb .L1081 imulq %rcx, %rsi movq %rsi, %r15 .L1081: movq %r15, 344(%rsp) salq $4, %rcx xorl %eax, %eax movq $16, 336(%rsp) movq %rcx, 328(%rsp) xorl %ecx, %ecx .L1082: movq 328(%rsp,%rcx), %rdi movq %rax, 352(%rsp,%rcx) addq $8, %rcx leaq 255(%rdi), %rsi xorb %sil, %sil addq %rsi, %rax cmpq $24, %rcx jne .L1082 addq $255, %rax testq %r14, %r14 jne .L1083 xorl %r9d, %r9d movq %rax, (%r12) xorl %r12d, %r12d movq %r9, 8(%rsp) movq %r9, 16(%rsp) jmp .L1084 .L1083: cmpq %rax, (%r12) jnb .L1085 call cudaGetLastError@PLT xorl %r8d, %r8d xorl %r12d, %r12d movl $1, %r13d movq %r8, 8(%rsp) movq %r8, 16(%rsp) jmp .L1084 .L1085: movq 352(%rsp), %rax leaq 255(%r14), %r12 xorb %r12b, %r12b addq %r12, %rax movq %rax, 16(%rsp) movq 360(%rsp), %rax addq %r12, %rax addq 368(%rsp), %r12 movq %rax, 8(%rsp) .L1084: call cudaGetLastError@PLT testl $1, %r13d jne .L1109 testl %eax, %eax jne .L1062 .L1109: testl %r13d, %r13d jne .L1062 testq %r14, %r14 je .L1076 xorl %eax, %eax testq %r15, %r15 movl $1280, %ecx cmove %rax, %r12 movq %rbp, %rax cqto idivq %rcx cmpq $1, %rdx sbbq $-1, %rax cmpl %eax, 28(%rsp) movl %eax, 32(%rsp) movq %rax, %r14 cmovle 28(%rsp), %eax movl %eax, 28(%rsp) movl 124(%rsp), %eax testl %eax, %eax je .L1105 cmpl $2, %eax jne .L1089 leaq 168(%rsp), %r15 movabsq $4294967297, %rax leaq 128(%rsp), %rsi movq $1, 136(%rsp) movq %r15, %rdi movq %rax, 128(%rsp) movl $1, 144(%rsp) call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ movq %r15, %rsi leaq 248(%rsp), %rdi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ movq (%rsp), %rax xorl %esi, %esi xorl %edi, %edi movl 264(%rsp), %r15d movq %rsi, 272(%rsp) movq %rax, 280(%rsp) leaq .LC75(%rip), %rax movq %rax, 288(%rsp) movl %r15d, 296(%rsp) movq %rdi, 304(%rsp) call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv movslq 260(%rsp), %r8 cmpq %r8, %rax setnb 312(%rsp) jnb .L1090 xorl %r8d, %r8d .L1090: movl 248(%rsp), %edx movq (%rsp), %r9 movabsq $4294967297, %rax movl %r15d, 168(%rsp) movq %rax, 172(%rsp) movq 168(%rsp), %rdi movq %rax, 184(%rsp) movl 176(%rsp), %esi movl %edx, 180(%rsp) movl 188(%rsp), %ecx movq 180(%rsp), %rdx movq %r8, 320(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L1091 movq 8(%rsp), %rdi movq %rbp, %rsi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIlEEJN3cub17CUB_200700_890_NS9GridQueueIyEElEEEvDpT0_ .L1091: call cudaPeekAtLastError@PLT call cudaGetLastError@PLT call cudaPeekAtLastError@PLT movl %eax, %r13d call cudaGetLastError@PLT testl %r13d, %r13d sete %cl testl %eax, %eax setne %al testb %al, %cl jne .L1062 testl %r13d, %r13d jne .L1062 movslq %ebx, %rbx cmpq %rbx, %r14 cmovbe %r14, %rbx jmp .L1088 .L1089: call cudaGetLastError@PLT movl $801, %r13d jmp .L1062 .L1105: movl 28(%rsp), %ebx .L1088: leaq 248(%rsp), %rax leaq 104(%rsp), %r15 movl %ebx, 120(%rsp) movq %rax, %rdi movq %r15, %rsi movq %rax, 32(%rsp) call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ movq 32(%rsp), %rsi leaq 168(%rsp), %rdi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ movq (%rsp), %rax xorl %ecx, %ecx movl 184(%rsp), %r13d movq %rcx, 192(%rsp) movq %rax, 200(%rsp) leaq .LC76(%rip), %rax movq %rax, 208(%rsp) movl %r13d, 216(%rsp) movq %r12, 224(%rsp) call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv movslq 180(%rsp), %r8 cmpq %r8, %rax setnb 232(%rsp) jnb .L1094 xorl %r8d, %r8d .L1094: movl 168(%rsp), %edx movq (%rsp), %r9 movabsq $4294967297, %rax movl %r13d, 128(%rsp) movq %rax, 132(%rsp) movq 128(%rsp), %rdi movq %rax, 144(%rsp) movl 136(%rsp), %esi movl %edx, 140(%rsp) movl 148(%rsp), %ecx movq 140(%rsp), %rdx movq %r8, 240(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L1095 movl %r14d, %eax movq 48(%rsp), %rdi movq 16(%rsp), %rsi leaq 76(%rsp), %r9 cltd leaq 80(%rsp), %r8 movl %r14d, 248(%rsp) idivl 28(%rsp) movq %rdi, 88(%rsp) movq 56(%rsp), %rdi movq %rbp, 280(%rsp) movq %rdi, 96(%rsp) movq %rbp, 296(%rsp) movq %rbp, 304(%rsp) leaq 88(%rsp), %rdi imull $1280, %eax, %eax movl %edx, 252(%rsp) imull $1280, %edx, %edx cltq leaq 1280(%rax), %rcx movq %rax, 264(%rsp) movl 28(%rsp), %eax movslq %edx, %rdx movq %rdx, 272(%rsp) xorl %edx, %edx movl %eax, 288(%rsp) movq 8(%rsp), %rax movq %rcx, 256(%rsp) leaq 248(%rsp), %rcx movq %rdx, 312(%rsp) movq %rbp, %rdx movq %rax, 80(%rsp) call _ZL336__device_stub__ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_RN6thrust20THRUST_200700_890_NS12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS0_8cuda_cub19counting_iterator_tIlEEEEEEEPNS2_IJS4_lEEElRN3cub17CUB_200700_890_NS13GridEvenShareIlEERNSF_9GridQueueIyEERNS6_9__extrema9arg_max_fIS4_l10comparatorEE .L1095: call cudaPeekAtLastError@PLT call cudaGetLastError@PLT call cudaPeekAtLastError@PLT movl %eax, %r13d call cudaGetLastError@PLT testl %r13d, %r13d jne .L1062 testl %eax, %eax jne .L1076 testl %r13d, %r13d jne .L1062 leaq 128(%rsp), %rbp movq %r15, %rsi movl $1, 120(%rsp) movq %rbp, %rdi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ movq 32(%rsp), %rdi movq %rbp, %rsi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core9AgentPlanC1ERKS3_ xorl %eax, %eax movl 264(%rsp), %r14d movq %r12, 304(%rsp) movq %rax, 272(%rsp) movq (%rsp), %rax movl %r14d, 296(%rsp) movq %rax, 280(%rsp) leaq .LC77(%rip), %rax movq %rax, 288(%rsp) call _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core31get_max_shared_memory_per_blockEv movq %rax, %rdx movslq 260(%rsp), %rax cmpq %rax, %rdx setnb 312(%rsp) jnb .L1097 xorl %eax, %eax .L1097: movq 16(%rsp), %rdx leaq 75(%rsp), %r9 movq %rbp, %rdi movl 248(%rsp), %ecx leaq 76(%rsp), %r8 movq %rax, 320(%rsp) leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_lNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_(%rip), %rsi movq %rdx, 80(%rsp) movq 40(%rsp), %rdx movq %rax, 152(%rsp) movq (%rsp), %rax movq %rdx, 88(%rsp) movabsq $4294967297, %rdx movq %rdx, 132(%rsp) movl %ecx, 140(%rsp) leaq 88(%rsp), %rcx movq %rdx, 144(%rsp) leaq 80(%rsp), %rdx movq %rax, 160(%rsp) movl %ebx, 76(%rsp) movl %r14d, 128(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPNS0_5tupleIJ4typelEEES8_iNS1_9__extrema9arg_max_fIS6_l10comparatorEEEJS8_S8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaGetLastError@PLT call cudaPeekAtLastError@PLT movl %eax, %r13d call cudaGetLastError@PLT testl %r13d, %r13d jne .L1062 testl %eax, %eax je .L1106 .L1076: xorl %r13d, %r13d .L1062: movq 376(%rsp), %rax subq %fs:40, %rax je .L1100 call __stack_chk_fail@PLT .L1100: addq $392, %rsp .cfi_def_cfa_offset 56 movl %r13d, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12415: .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub9__extrema9doit_stepINS0_5tupleIJ4typelEEENS0_12zip_iteratorINS4_IJNS0_10device_ptrIS5_EENS1_19counting_iterator_tIlEEEEEEEPS6_lNS2_9arg_max_fIS5_l10comparatorEEEE9cudaErrorPvRmT0_T2_T3_T1_P11CUstream_st, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub9__extrema9doit_stepINS0_5tupleIJ4typelEEENS0_12zip_iteratorINS4_IJNS0_10device_ptrIS5_EENS1_19counting_iterator_tIlEEEEEEEPS6_lNS2_9arg_max_fIS5_l10comparatorEEEE9cudaErrorPvRmT0_T2_T3_T1_P11CUstream_st .section .rodata._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv.str1.1,"aMS",@progbits,1 .LC78: .string "device free failed" .section .text._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv .type _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv, @function _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv: .LFB12594: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12594 endbr64 cmpq $0, 16(%rdi) je .L1140 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx movq 8(%rdi), %rdi call cudaFree@PLT leaq .LC78(%rip), %rsi movl %eax, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc xorl %eax, %eax movq %rax, 8(%rbx) movq %rax, 16(%rbx) popq %rbx .cfi_def_cfa_offset 8 ret .L1140: .cfi_restore 3 ret .cfi_endproc .LFE12594: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv,comdat .LLSDA12594: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12594-.LLSDACSB12594 .LLSDACSB12594: .LLSDACSE12594: .section .text._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv,comdat .size _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv, .-_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv .section .rodata.str1.1 .LC79: .string "extrema failed on 1st step" .LC80: .string "extrema failed on 1st alias storage" .LC81: .string "temporary_buffer::allocate: get_temporary_buffer failed" .LC82: .string "extrema failed on 2nd alias storage" .LC83: .string "extrema failed on 2nd step" .LC84: .string "extrema failed to synchronize" .LC85: .string "trivial_device_copy D->H failed" .LC86: .string "cpu: %d\ngpu: %d\n" .LC87: .string "%d\n" .section .text.startup .globl main .type main, @function main: .LFB11449: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA11449 endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 xorl %edi, %edi movq %rsp, %rbp .cfi_def_cfa_register 6 pushq %r15 pushq %r14 pushq %r13 .cfi_offset 15, -24 .cfi_offset 14, -32 .cfi_offset 13, -40 orl $-1, %r13d pushq %r12 pushq %rbx subq $184, %rsp .cfi_offset 12, -48 .cfi_offset 3, -56 movq %fs:40, %rax movq %rax, -56(%rbp) xorl %eax, %eax call time@PLT movl %eax, %edi call srand@PLT movl $800000, %edi call malloc@PLT movq %rax, %r12 xorl %eax, %eax .L1147: movl $5, (%r12,%rax,8) movl $5, 4(%r12,%rax,8) cmpl $-1, %r13d jne .L1144 .L1146: movl %eax, %r13d jmp .L1145 .L1144: movslq %r13d, %rdx cmpl $4, (%r12,%rdx,8) jle .L1146 .L1145: incq %rax cmpq $100000, %rax jne .L1147 leaq -176(%rbp), %rdi movl $800000, %esi leaq -168(%rbp), %r14 .LEHB18: call cudaMalloc@PLT movq -176(%rbp), %rdi movl $1, %ecx movq %r12, %rsi movl $800000, %edx call cudaMemcpy@PLT xorl %edi, %edi movq -176(%rbp), %r15 xorl %ecx, %ecx movq %rdi, -168(%rbp) xorl %r9d, %r9d movq %r14, %rsi xorl %edi, %edi pushq %r8 movq %r15, %rdx movl $100000, %r8d pushq $1 call _ZN6thrust20THRUST_200700_890_NS8cuda_cub9__extrema9doit_stepINS0_5tupleIJ4typelEEENS0_12zip_iteratorINS4_IJNS0_10device_ptrIS5_EENS1_19counting_iterator_tIlEEEEEEEPS6_iNS2_9arg_max_fIS5_l10comparatorEEEE9cudaErrorPvRmT0_T2_T3_T1_P11CUstream_st popq %r9 leaq .LC79(%rip), %rsi popq %r10 movl %eax, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movq -168(%rbp), %rax leaq .LC80(%rip), %rsi xorl %edi, %edi addq $255, %rax xorb %al, %al addq $511, %rax movq %rax, -200(%rbp) call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc leaq -178(%rbp), %rax movq -200(%rbp), %rsi xorl %r11d, %r11d movq %rax, -144(%rbp) leaq -160(%rbp), %rax movq %rax, %rdi movq %r11, -136(%rbp) movq %r11, -128(%rbp) movq %r11, -160(%rbp) movq %rax, -208(%rbp) call cudaMalloc@PLT movl %eax, %ebx testl %eax, %eax je .L1148 call cudaGetLastError@PLT .LEHE18: movl $40, %edi leaq -88(%rbp), %r12 call __cxa_allocate_exception@PLT movq %rax, %r15 call _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv movl %ebx, %edx movq %r12, %rdi movq %rax, %rsi movq (%rax), %rax .LEHB19: call *48(%rax) .LEHE19: leaq -120(%rbp), %r13 movq -88(%rbp), %rsi leaq -177(%rbp), %rdx movq %r13, %rdi .LEHB20: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE20: movq %r13, %rsi movq %r15, %rdi .LEHB21: call _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .LEHE21: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT leaq _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev(%rip), %rdx leaq _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE(%rip), %rsi movq %r15, %rdi movq -56(%rbp), %rax subq %fs:40, %rax je .L1185 jmp .L1182 .L1148: movq -160(%rbp), %rdi xorl %eax, %eax movq -200(%rbp), %rcx testq %rdi, %rdi cmovne -200(%rbp), %rax cmpq %rcx, %rax jnb .L1156 jmp .L1188 .L1174: endbr64 movq %rax, %rbx .L1152: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L1153 .L1173: endbr64 movq %rax, %rbx .L1153: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L1154 .L1172: endbr64 movq %rax, %rbx .L1154: movq %r15, %rdi jmp .L1187 .L1188: call cudaFree@PLT leaq .LC78(%rip), %rsi leaq -88(%rbp), %r12 movl %eax, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movl $40, %edi call __cxa_allocate_exception@PLT movq -208(%rbp), %rdx leaq .LC81(%rip), %rsi movq %r12, %rdi movq %rax, %r14 .LEHB22: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE22: movq %r12, %rsi movq %r14, %rdi .LEHB23: call _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .LEHE23: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT leaq _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev(%rip), %rdx leaq _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE(%rip), %rsi movq %r14, %rdi movq -56(%rbp), %rax subq %fs:40, %rax jne .L1182 .L1185: .LEHB24: call __cxa_throw@PLT .LEHE24: .L1156: movq -200(%rbp), %rax xorl %esi, %esi movq %rdi, -136(%rbp) movq %rdi, %rbx movq %rsi, -200(%rbp) movq %rax, -128(%rbp) testq %rdi, %rdi je .L1158 addq $255, %rbx xorb %bl, %bl leaq 256(%rbx), %rax movq %rax, -200(%rbp) jmp .L1158 .L1171: endbr64 movq %rax, %rbx .L1160: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L1161 .L1170: endbr64 movq %rax, %rbx .L1161: movq %r14, %rdi .L1187: call __cxa_free_exception@PLT jmp .L1186 .L1158: leaq -144(%rbp), %rax leaq .LC82(%rip), %rsi xorl %edi, %edi movq %rax, -216(%rbp) .LEHB25: call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc pushq %rcx movq -200(%rbp), %rdi movq %rbx, %r9 movq %r15, %rdx pushq $1 movl $100000, %r8d xorl %ecx, %ecx movq %r14, %rsi .cfi_escape 0x2e,0x10 call _ZN6thrust20THRUST_200700_890_NS8cuda_cub9__extrema9doit_stepINS0_5tupleIJ4typelEEENS0_12zip_iteratorINS4_IJNS0_10device_ptrIS5_EENS1_19counting_iterator_tIlEEEEEEEPS6_iNS2_9arg_max_fIS5_l10comparatorEEEE9cudaErrorPvRmT0_T2_T3_T1_P11CUstream_st movl %eax, %edi leaq .LC83(%rip), %rsi popq %rax popq %rdx .cfi_escape 0x2e,0 call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movl $1, %edi call cudaStreamSynchronize@PLT movl %eax, %r14d call cudaGetLastError@PLT movl %eax, %edi testl %r14d, %r14d jne .L1175 testl %edi, %edi jne .L1163 .L1175: movl %r14d, %edi .L1163: leaq .LC84(%rip), %rsi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc xorps %xmm0, %xmm0 movl $2, %ecx movl $16, %edx movq %rbx, %rsi movq -208(%rbp), %rdi movl $1, %r8d movups %xmm0, -160(%rbp) call cudaMemcpyAsync@PLT movl $1, %edi movl %eax, %ebx call cudaStreamSynchronize@PLT leaq .LC85(%rip), %rsi movl %ebx, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .LEHE25: movq -152(%rbp), %rbx movq -216(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv salq $3, %rbx movl %r13d, %edx xorl %eax, %eax negq %rbx leaq .LC86(%rip), %rsi movl $2, %edi sarq $3, %rbx negq %rbx movl %ebx, %ecx movslq %ebx, %rbx .LEHB26: call __printf_chk@PLT movl (%r12,%rbx,8), %edx movl $2, %edi xorl %eax, %eax leaq .LC87(%rip), %rsi call __printf_chk@PLT movq -176(%rbp), %rdi call cudaFree@PLT movq %r12, %rdi call free@PLT movq -56(%rbp), %rax subq %fs:40, %rax je .L1167 jmp .L1182 .L1169: endbr64 movq %rax, %rbx .L1165: movq -216(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv .L1186: movq -56(%rbp), %rax subq %fs:40, %rax jne .L1182 movq %rbx, %rdi call _Unwind_Resume@PLT .LEHE26: .L1182: call __stack_chk_fail@PLT .L1167: leaq -40(%rbp), %rsp xorl %eax, %eax popq %rbx popq %r12 popq %r13 popq %r14 popq %r15 popq %rbp .cfi_def_cfa 7, 8 ret .cfi_endproc .LFE11449: .section .gcc_except_table,"a",@progbits .LLSDA11449: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE11449-.LLSDACSB11449 .LLSDACSB11449: .uleb128 .LEHB18-.LFB11449 .uleb128 .LEHE18-.LEHB18 .uleb128 0 .uleb128 0 .uleb128 .LEHB19-.LFB11449 .uleb128 .LEHE19-.LEHB19 .uleb128 .L1172-.LFB11449 .uleb128 0 .uleb128 .LEHB20-.LFB11449 .uleb128 .LEHE20-.LEHB20 .uleb128 .L1173-.LFB11449 .uleb128 0 .uleb128 .LEHB21-.LFB11449 .uleb128 .LEHE21-.LEHB21 .uleb128 .L1174-.LFB11449 .uleb128 0 .uleb128 .LEHB22-.LFB11449 .uleb128 .LEHE22-.LEHB22 .uleb128 .L1170-.LFB11449 .uleb128 0 .uleb128 .LEHB23-.LFB11449 .uleb128 .LEHE23-.LEHB23 .uleb128 .L1171-.LFB11449 .uleb128 0 .uleb128 .LEHB24-.LFB11449 .uleb128 .LEHE24-.LEHB24 .uleb128 0 .uleb128 0 .uleb128 .LEHB25-.LFB11449 .uleb128 .LEHE25-.LEHB25 .uleb128 .L1169-.LFB11449 .uleb128 0 .uleb128 .LEHB26-.LFB11449 .uleb128 .LEHE26-.LEHB26 .uleb128 0 .uleb128 0 .LLSDACSE11449: .section .text.startup .size main, .-main .weak _ZTSN4cuda3__410cuda_errorE .section .rodata._ZTSN4cuda3__410cuda_errorE,"aG",@progbits,_ZTSN4cuda3__410cuda_errorE,comdat .align 16 .type _ZTSN4cuda3__410cuda_errorE, @object .size _ZTSN4cuda3__410cuda_errorE, 24 _ZTSN4cuda3__410cuda_errorE: .string "N4cuda3__410cuda_errorE" .weak _ZTIN4cuda3__410cuda_errorE .section .data.rel.ro._ZTIN4cuda3__410cuda_errorE,"awG",@progbits,_ZTIN4cuda3__410cuda_errorE,comdat .align 8 .type _ZTIN4cuda3__410cuda_errorE, @object .size _ZTIN4cuda3__410cuda_errorE, 24 _ZTIN4cuda3__410cuda_errorE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN4cuda3__410cuda_errorE .quad _ZTISt13runtime_error .weak _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE, 55 _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE: .string "N6thrust20THRUST_200700_890_NS6system14error_categoryE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE, 16 _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE .weak _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, 70 _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE: .string "N6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .quad _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE .weak _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, 69 _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE: .string "N6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .quad _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE .weak _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, 76 _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE: .string "N6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .quad _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE .weak _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE, 53 _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE: .string "N6thrust20THRUST_200700_890_NS6system12system_errorE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE .quad _ZTISt13runtime_error .weak _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, 56 _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE: .string "N6thrust20THRUST_200700_890_NS6system6detail9bad_allocE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .quad _ZTISt9bad_alloc .weak _ZTVN4cuda3__410cuda_errorE .section .data.rel.ro._ZTVN4cuda3__410cuda_errorE,"awG",@progbits,_ZTVN4cuda3__410cuda_errorE,comdat .align 8 .type _ZTVN4cuda3__410cuda_errorE, @object .size _ZTVN4cuda3__410cuda_errorE, 40 _ZTVN4cuda3__410cuda_errorE: .quad 0 .quad _ZTIN4cuda3__410cuda_errorE .quad _ZN4cuda3__410cuda_errorD1Ev .quad _ZN4cuda3__410cuda_errorD0Ev .quad _ZNKSt13runtime_error4whatEv .weak _ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, 72 _ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .quad _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei .weak _ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, 72 _ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .quad _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei .weak _ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, 72 _ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .quad _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv .quad _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .quad _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei .weak _ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE, 40 _ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE .quad _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv .weak _ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, 40 _ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .quad _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv .weak _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache .section .bss._ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache, 8 _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache .section .bss._ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache,comdat .align 32 .type _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache, 1536 _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache: .zero 1536 .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata .type _ZN6thrust20THRUST_200700_890_NSL6deviceE, @object .size _ZN6thrust20THRUST_200700_890_NSL6deviceE, 1 _ZN6thrust20THRUST_200700_890_NSL6deviceE: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS6system3cppL3parE, @object .size _ZN6thrust20THRUST_200700_890_NS6system3cppL3parE, 1 _ZN6thrust20THRUST_200700_890_NS6system3cppL3parE: .zero 1 .weak _ZN4cuda3std3__420unreachable_sentinelE .section .rodata._ZN4cuda3std3__420unreachable_sentinelE,"aG",@progbits,_ZN4cuda3std3__420unreachable_sentinelE,comdat .type _ZN4cuda3std3__420unreachable_sentinelE, @gnu_unique_object .size _ZN4cuda3std3__420unreachable_sentinelE, 1 _ZN4cuda3std3__420unreachable_sentinelE: .zero 1 .weak _ZN4cuda3std3__45__cpo5crendE .section .rodata._ZN4cuda3std3__45__cpo5crendE,"aG",@progbits,_ZN4cuda3std3__45__cpo5crendE,comdat .type _ZN4cuda3std3__45__cpo5crendE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo5crendE, 1 _ZN4cuda3std3__45__cpo5crendE: .zero 1 .weak _ZN4cuda3std3__45__cpo7crbeginE .section .rodata._ZN4cuda3std3__45__cpo7crbeginE,"aG",@progbits,_ZN4cuda3std3__45__cpo7crbeginE,comdat .type _ZN4cuda3std3__45__cpo7crbeginE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo7crbeginE, 1 _ZN4cuda3std3__45__cpo7crbeginE: .zero 1 .weak _ZN4cuda3std3__45__cpo4rendE .section .rodata._ZN4cuda3std3__45__cpo4rendE,"aG",@progbits,_ZN4cuda3std3__45__cpo4rendE,comdat .type _ZN4cuda3std3__45__cpo4rendE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo4rendE, 1 _ZN4cuda3std3__45__cpo4rendE: .zero 1 .weak _ZN4cuda3std3__45__cpo6rbeginE .section .rodata._ZN4cuda3std3__45__cpo6rbeginE,"aG",@progbits,_ZN4cuda3std3__45__cpo6rbeginE,comdat .type _ZN4cuda3std3__45__cpo6rbeginE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo6rbeginE, 1 _ZN4cuda3std3__45__cpo6rbeginE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo8distanceE .section .rodata._ZN4cuda3std6ranges3__45__cpo8distanceE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo8distanceE,comdat .type _ZN4cuda3std6ranges3__45__cpo8distanceE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo8distanceE, 1 _ZN4cuda3std6ranges3__45__cpo8distanceE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo5ssizeE .section .rodata._ZN4cuda3std6ranges3__45__cpo5ssizeE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo5ssizeE,comdat .type _ZN4cuda3std6ranges3__45__cpo5ssizeE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo5ssizeE, 1 _ZN4cuda3std6ranges3__45__cpo5ssizeE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4sizeE .section .rodata._ZN4cuda3std6ranges3__45__cpo4sizeE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4sizeE,comdat .type _ZN4cuda3std6ranges3__45__cpo4sizeE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4sizeE, 1 _ZN4cuda3std6ranges3__45__cpo4sizeE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo5cdataE .section .rodata._ZN4cuda3std6ranges3__45__cpo5cdataE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo5cdataE,comdat .type _ZN4cuda3std6ranges3__45__cpo5cdataE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo5cdataE, 1 _ZN4cuda3std6ranges3__45__cpo5cdataE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4dataE .section .rodata._ZN4cuda3std6ranges3__45__cpo4dataE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4dataE,comdat .type _ZN4cuda3std6ranges3__45__cpo4dataE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4dataE, 1 _ZN4cuda3std6ranges3__45__cpo4dataE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4prevE .section .rodata._ZN4cuda3std6ranges3__45__cpo4prevE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4prevE,comdat .type _ZN4cuda3std6ranges3__45__cpo4prevE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4prevE, 1 _ZN4cuda3std6ranges3__45__cpo4prevE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4nextE .section .rodata._ZN4cuda3std6ranges3__45__cpo4nextE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4nextE,comdat .type _ZN4cuda3std6ranges3__45__cpo4nextE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4nextE, 1 _ZN4cuda3std6ranges3__45__cpo4nextE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo9iter_swapE .section .rodata._ZN4cuda3std6ranges3__45__cpo9iter_swapE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo9iter_swapE,comdat .type _ZN4cuda3std6ranges3__45__cpo9iter_swapE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo9iter_swapE, 1 _ZN4cuda3std6ranges3__45__cpo9iter_swapE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4cendE .section .rodata._ZN4cuda3std6ranges3__45__cpo4cendE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4cendE,comdat .type _ZN4cuda3std6ranges3__45__cpo4cendE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4cendE, 1 _ZN4cuda3std6ranges3__45__cpo4cendE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo6cbeginE .section .rodata._ZN4cuda3std6ranges3__45__cpo6cbeginE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo6cbeginE,comdat .type _ZN4cuda3std6ranges3__45__cpo6cbeginE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo6cbeginE, 1 _ZN4cuda3std6ranges3__45__cpo6cbeginE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo3endE .section .rodata._ZN4cuda3std6ranges3__45__cpo3endE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo3endE,comdat .type _ZN4cuda3std6ranges3__45__cpo3endE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo3endE, 1 _ZN4cuda3std6ranges3__45__cpo3endE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo5beginE .section .rodata._ZN4cuda3std6ranges3__45__cpo5beginE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo5beginE,comdat .type _ZN4cuda3std6ranges3__45__cpo5beginE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo5beginE, 1 _ZN4cuda3std6ranges3__45__cpo5beginE: .zero 1 .section .rodata .type _ZN6thrust20THRUST_200700_890_NS8cuda_cubL10par_nosyncE, @object .size _ZN6thrust20THRUST_200700_890_NS8cuda_cubL10par_nosyncE, 1 _ZN6thrust20THRUST_200700_890_NS8cuda_cubL10par_nosyncE: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS8cuda_cubL3parE, @object .size _ZN6thrust20THRUST_200700_890_NS8cuda_cubL3parE, 1 _ZN6thrust20THRUST_200700_890_NS8cuda_cubL3parE: .zero 1 .type _ZN6thrust20THRUST_200700_890_NSL3seqE, @object .size _ZN6thrust20THRUST_200700_890_NSL3seqE, 1 _ZN6thrust20THRUST_200700_890_NSL3seqE: .zero 1 .weak _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result .section .bss._ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result, 8 _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result .section .bss._ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result,"awG",@nobits,_ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result,comdat .align 8 .type _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result, 8 _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result: .zero 8 .weak _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result .section .bss._ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result, 8 _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result .section .bss._ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result,"awG",@nobits,_ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result,comdat .align 8 .type _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result, 8 _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result: .zero 8 .weak _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result .section .bss._ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result, 8 _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result .section .bss._ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result,"awG",@nobits,_ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result,comdat .align 8 .type _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result, 8 _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result: .zero 8 .weak _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err .section .bss._ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err,"awG",@nobits,_ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err,comdat .align 8 .type _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err, @gnu_unique_object .size _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err, 8 _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err: .zero 8 .weak _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err .section .bss._ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err,"awG",@nobits,_ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err,comdat .align 32 .type _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err, @gnu_unique_object .size _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err, 32 _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err: .zero 32 .section .rodata .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL3_10E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL3_10E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL3_10E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_9E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_9E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_9E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_8E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_8E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_8E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_7E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_7E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_7E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_6E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_6E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_6E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_5E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_5E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_5E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_4E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_4E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_4E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_3E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_3E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_3E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_2E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_2E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_2E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_1E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_1E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_1E: .zero 1 .weak _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count .section .bss._ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count, 8 _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count .section .bss._ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count,comdat .align 4 .type _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count, 4 _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count: .zero 4 .weak _ZN4cuda3std3__47nulloptE .section .rodata._ZN4cuda3std3__47nulloptE,"aG",@progbits,_ZN4cuda3std3__47nulloptE,comdat .type _ZN4cuda3std3__47nulloptE, @gnu_unique_object .size _ZN4cuda3std3__47nulloptE, 1 _ZN4cuda3std3__47nulloptE: .zero 1 .hidden InitializeInjectionNvtx2_fnptr .weak InitializeInjectionNvtx2_fnptr .bss .align 8 .type InitializeInjectionNvtx2_fnptr, @object .size InitializeInjectionNvtx2_fnptr, 8 InitializeInjectionNvtx2_fnptr: .zero 8 .hidden nvtxGlobals_v3 .weak nvtxGlobals_v3 .section .data.rel.local,"aw" .align 32 .type nvtxGlobals_v3, @object .size nvtxGlobals_v3, 1168 nvtxGlobals_v3: .long 0 .zero 4 .quad 16 .quad nvtxEtiGetModuleFunctionTable_v3 .quad 24 .long 3 .long 0 .quad nvtxEtiSetInjectionNvtxVersion_v3 .quad nvtxMarkEx_impl_init_v3 .quad nvtxMarkA_impl_init_v3 .quad nvtxMarkW_impl_init_v3 .quad nvtxRangeStartEx_impl_init_v3 .quad nvtxRangeStartA_impl_init_v3 .quad nvtxRangeStartW_impl_init_v3 .quad nvtxRangeEnd_impl_init_v3 .quad nvtxRangePushEx_impl_init_v3 .quad nvtxRangePushA_impl_init_v3 .quad nvtxRangePushW_impl_init_v3 .quad nvtxRangePop_impl_init_v3 .quad nvtxNameCategoryA_impl_init_v3 .quad nvtxNameCategoryW_impl_init_v3 .quad nvtxNameOsThreadA_impl_init_v3 .quad nvtxNameOsThreadW_impl_init_v3 .quad nvtxNameCuDeviceA_impl_init_v3 .quad nvtxNameCuDeviceW_impl_init_v3 .quad nvtxNameCuContextA_impl_init_v3 .quad nvtxNameCuContextW_impl_init_v3 .quad nvtxNameCuStreamA_impl_init_v3 .quad nvtxNameCuStreamW_impl_init_v3 .quad nvtxNameCuEventA_impl_init_v3 .quad nvtxNameCuEventW_impl_init_v3 .quad nvtxNameClDeviceA_impl_init_v3 .quad nvtxNameClDeviceW_impl_init_v3 .quad nvtxNameClContextA_impl_init_v3 .quad nvtxNameClContextW_impl_init_v3 .quad nvtxNameClCommandQueueA_impl_init_v3 .quad nvtxNameClCommandQueueW_impl_init_v3 .quad nvtxNameClMemObjectA_impl_init_v3 .quad nvtxNameClMemObjectW_impl_init_v3 .quad nvtxNameClSamplerA_impl_init_v3 .quad nvtxNameClSamplerW_impl_init_v3 .quad nvtxNameClProgramA_impl_init_v3 .quad nvtxNameClProgramW_impl_init_v3 .quad nvtxNameClEventA_impl_init_v3 .quad nvtxNameClEventW_impl_init_v3 .quad nvtxNameCudaDeviceA_impl_init_v3 .quad nvtxNameCudaDeviceW_impl_init_v3 .quad nvtxNameCudaStreamA_impl_init_v3 .quad nvtxNameCudaStreamW_impl_init_v3 .quad nvtxNameCudaEventA_impl_init_v3 .quad nvtxNameCudaEventW_impl_init_v3 .quad nvtxDomainMarkEx_impl_init_v3 .quad nvtxDomainRangeStartEx_impl_init_v3 .quad nvtxDomainRangeEnd_impl_init_v3 .quad nvtxDomainRangePushEx_impl_init_v3 .quad nvtxDomainRangePop_impl_init_v3 .quad nvtxDomainResourceCreate_impl_init_v3 .quad nvtxDomainResourceDestroy_impl_init_v3 .quad nvtxDomainNameCategoryA_impl_init_v3 .quad nvtxDomainNameCategoryW_impl_init_v3 .quad nvtxDomainRegisterStringA_impl_init_v3 .quad nvtxDomainRegisterStringW_impl_init_v3 .quad nvtxDomainCreateA_impl_init_v3 .quad nvtxDomainCreateW_impl_init_v3 .quad nvtxDomainDestroy_impl_init_v3 .quad nvtxInitialize_impl_init_v3 .quad nvtxDomainSyncUserCreate_impl_init_v3 .quad nvtxDomainSyncUserDestroy_impl_init_v3 .quad nvtxDomainSyncUserAcquireStart_impl_init_v3 .quad nvtxDomainSyncUserAcquireFailed_impl_init_v3 .quad nvtxDomainSyncUserAcquireSuccess_impl_init_v3 .quad nvtxDomainSyncUserReleasing_impl_init_v3 .quad 0 .quad nvtxGlobals_v3+48 .quad nvtxGlobals_v3+56 .quad nvtxGlobals_v3+64 .quad nvtxGlobals_v3+72 .quad nvtxGlobals_v3+80 .quad nvtxGlobals_v3+88 .quad nvtxGlobals_v3+96 .quad nvtxGlobals_v3+104 .quad nvtxGlobals_v3+112 .quad nvtxGlobals_v3+120 .quad nvtxGlobals_v3+128 .quad nvtxGlobals_v3+136 .quad nvtxGlobals_v3+144 .quad nvtxGlobals_v3+152 .quad nvtxGlobals_v3+160 .quad 0 .quad 0 .quad nvtxGlobals_v3+168 .quad nvtxGlobals_v3+176 .quad nvtxGlobals_v3+184 .quad nvtxGlobals_v3+192 .quad nvtxGlobals_v3+200 .quad nvtxGlobals_v3+208 .quad nvtxGlobals_v3+216 .quad nvtxGlobals_v3+224 .quad 0 .quad 0 .quad nvtxGlobals_v3+232 .quad nvtxGlobals_v3+240 .quad nvtxGlobals_v3+248 .quad nvtxGlobals_v3+256 .quad nvtxGlobals_v3+264 .quad nvtxGlobals_v3+272 .quad nvtxGlobals_v3+280 .quad nvtxGlobals_v3+288 .quad nvtxGlobals_v3+296 .quad nvtxGlobals_v3+304 .quad nvtxGlobals_v3+312 .quad nvtxGlobals_v3+320 .quad nvtxGlobals_v3+328 .quad nvtxGlobals_v3+336 .quad 0 .quad 0 .quad nvtxGlobals_v3+344 .quad nvtxGlobals_v3+352 .quad nvtxGlobals_v3+360 .quad nvtxGlobals_v3+368 .quad nvtxGlobals_v3+376 .quad nvtxGlobals_v3+384 .quad 0 .quad 0 .quad nvtxGlobals_v3+392 .quad nvtxGlobals_v3+400 .quad nvtxGlobals_v3+408 .quad nvtxGlobals_v3+416 .quad nvtxGlobals_v3+424 .quad nvtxGlobals_v3+432 .quad nvtxGlobals_v3+440 .quad nvtxGlobals_v3+448 .quad nvtxGlobals_v3+456 .quad nvtxGlobals_v3+464 .quad nvtxGlobals_v3+472 .quad nvtxGlobals_v3+480 .quad nvtxGlobals_v3+488 .quad nvtxGlobals_v3+496 .quad nvtxGlobals_v3+504 .quad 0 .quad 0 .quad nvtxGlobals_v3+512 .quad nvtxGlobals_v3+520 .quad nvtxGlobals_v3+528 .quad nvtxGlobals_v3+536 .quad nvtxGlobals_v3+544 .quad nvtxGlobals_v3+552 .quad 0 .section .rodata .type _ZN6thrust20THRUST_200700_890_NS6system6detail10sequentialL3seqE, @object .size _ZN6thrust20THRUST_200700_890_NS6system6detail10sequentialL3seqE, 1 _ZN6thrust20THRUST_200700_890_NS6system6detail10sequentialL3seqE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo7advanceE .section .rodata._ZN4cuda3std6ranges3__45__cpo7advanceE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo7advanceE,comdat .type _ZN4cuda3std6ranges3__45__cpo7advanceE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo7advanceE, 1 _ZN4cuda3std6ranges3__45__cpo7advanceE: .zero 1 .hidden _ZN4cuda3std3__437_GLOBAL__N__a5d2e1e1_9_thrust_cu_main6ignoreE .weak _ZN4cuda3std3__437_GLOBAL__N__a5d2e1e1_9_thrust_cu_main6ignoreE .section .rodata._ZN4cuda3std3__437_GLOBAL__N__a5d2e1e1_9_thrust_cu_main6ignoreE,"aG",@progbits,_ZN4cuda3std3__437_GLOBAL__N__a5d2e1e1_9_thrust_cu_main6ignoreE,comdat .type _ZN4cuda3std3__437_GLOBAL__N__a5d2e1e1_9_thrust_cu_main6ignoreE, @gnu_unique_object .size _ZN4cuda3std3__437_GLOBAL__N__a5d2e1e1_9_thrust_cu_main6ignoreE, 1 _ZN4cuda3std3__437_GLOBAL__N__a5d2e1e1_9_thrust_cu_main6ignoreE: .zero 1 .weak _ZN4cuda3std3__48in_placeE .section .rodata._ZN4cuda3std3__48in_placeE,"aG",@progbits,_ZN4cuda3std3__48in_placeE,comdat .type _ZN4cuda3std3__48in_placeE, @gnu_unique_object .size _ZN4cuda3std3__48in_placeE, 1 _ZN4cuda3std3__48in_placeE: .zero 1 .weak _ZN4cuda3std3__45__cpo4cendE .section .rodata._ZN4cuda3std3__45__cpo4cendE,"aG",@progbits,_ZN4cuda3std3__45__cpo4cendE,comdat .type _ZN4cuda3std3__45__cpo4cendE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo4cendE, 1 _ZN4cuda3std3__45__cpo4cendE: .zero 1 .weak _ZN4cuda3std3__45__cpo6cbeginE .section .rodata._ZN4cuda3std3__45__cpo6cbeginE,"aG",@progbits,_ZN4cuda3std3__45__cpo6cbeginE,comdat .type _ZN4cuda3std3__45__cpo6cbeginE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo6cbeginE, 1 _ZN4cuda3std3__45__cpo6cbeginE: .zero 1 .weak _ZN4cuda3std3__45__cpo3endE .section .rodata._ZN4cuda3std3__45__cpo3endE,"aG",@progbits,_ZN4cuda3std3__45__cpo3endE,comdat .type _ZN4cuda3std3__45__cpo3endE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo3endE, 1 _ZN4cuda3std3__45__cpo3endE: .zero 1 .weak _ZN4cuda3std3__45__cpo5beginE .section .rodata._ZN4cuda3std3__45__cpo5beginE,"aG",@progbits,_ZN4cuda3std3__45__cpo5beginE,comdat .type _ZN4cuda3std3__45__cpo5beginE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo5beginE, 1 _ZN4cuda3std3__45__cpo5beginE: .zero 1 .weak _ZN4cuda3std3__419piecewise_constructE .section .rodata._ZN4cuda3std3__419piecewise_constructE,"aG",@progbits,_ZN4cuda3std3__419piecewise_constructE,comdat .type _ZN4cuda3std3__419piecewise_constructE, @gnu_unique_object .size _ZN4cuda3std3__419piecewise_constructE, 1 _ZN4cuda3std3__419piecewise_constructE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo9iter_moveE .section .rodata._ZN4cuda3std6ranges3__45__cpo9iter_moveE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo9iter_moveE,comdat .type _ZN4cuda3std6ranges3__45__cpo9iter_moveE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo9iter_moveE, 1 _ZN4cuda3std6ranges3__45__cpo9iter_moveE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4swapE .section .rodata._ZN4cuda3std6ranges3__45__cpo4swapE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4swapE,comdat .type _ZN4cuda3std6ranges3__45__cpo4swapE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4swapE, 1 _ZN4cuda3std6ranges3__45__cpo4swapE: .zero 1 .hidden DW.ref.__gxx_personality_v0 .weak DW.ref.__gxx_personality_v0 .section .data.rel.local.DW.ref.__gxx_personality_v0,"awG",@progbits,DW.ref.__gxx_personality_v0,comdat .align 8 .type DW.ref.__gxx_personality_v0, @object .size DW.ref.__gxx_personality_v0, 8 DW.ref.__gxx_personality_v0: .quad __gxx_personality_v0 .hidden __dso_handle .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0020*/ BRA 0x20; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0030*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0040*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0050*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0060*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0070*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0080*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0090*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_lNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ ISETP.NE.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fda0003f05270 */ /*0020*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*0030*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0040*/ IMAD.MOV.U32 R28, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff1c7624 */ /* 0x000fe200078e00ff */ /*0050*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0060*/ BSSY B0, 0x5eb0 ; /* 0x00005e4000007945 */ /* 0x000fe60003800000 */ /*0070*/ ISETP.GE.AND P0, PT, R28, 0x500, PT ; /* 0x000005001c00780c */ /* 0x000fda0003f06270 */ /*0080*/ @!P0 BRA 0x2dd0 ; /* 0x00002d4000008947 */ /* 0x000fea0003800000 */ /*0090*/ IMAD.MOV.U32 R19, RZ, RZ, 0x10 ; /* 0x00000010ff137424 */ /* 0x000fc800078e00ff */ /*00a0*/ IMAD.WIDE R18, R0, R19, c[0x0][0x160] ; /* 0x0000580000127625 */ /* 0x001fca00078e0213 */ /*00b0*/ LDG.E.64.CONSTANT R24, [R18.64] ; /* 0x0000000412187981 */ /* 0x000ea8000c1e9b00 */ /*00c0*/ LDG.E.64.CONSTANT R26, [R18.64+0x1000] ; /* 0x00100004121a7981 */ /* 0x000ea8000c1e9b00 */ /*00d0*/ LDG.E.64.CONSTANT R20, [R18.64+0x1008] ; /* 0x0010080412147981 */ /* 0x000168000c1e9b00 */ /*00e0*/ LDG.E.64.CONSTANT R14, [R18.64+0x2000] ; /* 0x00200004120e7981 */ /* 0x000168000c1e9b00 */ /*00f0*/ LDG.E.64.CONSTANT R12, [R18.64+0x2008] ; /* 0x00200804120c7981 */ /* 0x000168000c1e9b00 */ /*0100*/ LDG.E.64.CONSTANT R4, [R18.64+0x3000] ; /* 0x0030000412047981 */ /* 0x000168000c1e9b00 */ /*0110*/ LDG.E.64.CONSTANT R2, [R18.64+0x3008] ; /* 0x0030080412027981 */ /* 0x000168000c1e9b00 */ /*0120*/ LDG.E.64.CONSTANT R10, [R18.64+0x4000] ; /* 0x00400004120a7981 */ /* 0x000168000c1e9b00 */ /*0130*/ LDG.E.64.CONSTANT R8, [R18.64+0x4008] ; /* 0x0040080412087981 */ /* 0x000162000c1e9b00 */ /*0140*/ BSSY B1, 0x310 ; /* 0x000001c000017945 */ /* 0x000fe20003800000 */ /*0150*/ IMAD.MOV.U32 R6, RZ, RZ, R18 ; /* 0x000000ffff067224 */ /* 0x000fc400078e0012 */ /*0160*/ IMAD.MOV.U32 R7, RZ, RZ, R19 ; /* 0x000000ffff077224 */ /* 0x000fe200078e0013 */ /*0170*/ ISETP.GE.AND P0, PT, R24, R26, PT ; /* 0x0000001a1800720c */ /* 0x004fda0003f06270 */ /*0180*/ @!P0 BRA 0x2c0 ; /* 0x0000013000008947 */ /* 0x000fea0003800000 */ /*0190*/ LDG.E.64.CONSTANT R18, [R18.64+0x8] ; /* 0x0000080412127981 */ /* 0x001ea2000c1e9b00 */ /*01a0*/ ISETP.GE.AND P0, PT, R26, R24, PT ; /* 0x000000181a00720c */ /* 0x000fe20003f06270 */ /*01b0*/ IMAD.MOV.U32 R23, RZ, RZ, R24 ; /* 0x000000ffff177224 */ /* 0x000fe400078e0018 */ /*01c0*/ IMAD.MOV.U32 R22, RZ, RZ, R25 ; /* 0x000000ffff167224 */ /* 0x000fe400078e0019 */ /*01d0*/ IMAD.MOV.U32 R16, RZ, RZ, R18 ; /* 0x000000ffff107224 */ /* 0x004fe400078e0012 */ /*01e0*/ IMAD.MOV.U32 R17, RZ, RZ, R19 ; /* 0x000000ffff117224 */ /* 0x000fcc00078e0013 */ /*01f0*/ @!P0 BRA 0x300 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0200*/ ISETP.GE.U32.AND P0, PT, R18, R20, PT ; /* 0x000000141200720c */ /* 0x020fe20003f06070 */ /*0210*/ IMAD.MOV.U32 R23, RZ, RZ, R26 ; /* 0x000000ffff177224 */ /* 0x000fe200078e001a */ /*0220*/ MOV R17, R21.reuse ; /* 0x0000001500117202 */ /* 0x080fe20000000f00 */ /*0230*/ IMAD.MOV.U32 R22, RZ, RZ, R27 ; /* 0x000000ffff167224 */ /* 0x000fe200078e001b */ /*0240*/ ISETP.GE.AND.EX P0, PT, R19, R21, PT, P0 ; /* 0x000000151300720c */ /* 0x000fe20003f06300 */ /*0250*/ IMAD.MOV.U32 R16, RZ, RZ, R20 ; /* 0x000000ffff107224 */ /* 0x000fd800078e0014 */ /*0260*/ @P0 BRA 0x300 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0270*/ IMAD.MOV.U32 R23, RZ, RZ, R24 ; /* 0x000000ffff177224 */ /* 0x000fe400078e0018 */ /*0280*/ IMAD.MOV.U32 R22, RZ, RZ, R25 ; /* 0x000000ffff167224 */ /* 0x000fe400078e0019 */ /*0290*/ IMAD.MOV.U32 R16, RZ, RZ, R18 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0012 */ /*02a0*/ IMAD.MOV.U32 R17, RZ, RZ, R19 ; /* 0x000000ffff117224 */ /* 0x000fe200078e0013 */ /*02b0*/ BRA 0x300 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*02c0*/ IMAD.MOV.U32 R23, RZ, RZ, R26 ; /* 0x000000ffff177224 */ /* 0x001fe400078e001a */ /*02d0*/ IMAD.MOV.U32 R22, RZ, RZ, R27 ; /* 0x000000ffff167224 */ /* 0x000fe400078e001b */ /*02e0*/ IMAD.MOV.U32 R16, RZ, RZ, R20 ; /* 0x000000ffff107224 */ /* 0x020fc400078e0014 */ /*02f0*/ IMAD.MOV.U32 R17, RZ, RZ, R21 ; /* 0x000000ffff117224 */ /* 0x000fe400078e0015 */ /*0300*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0310*/ ISETP.GE.AND P0, PT, R23, R14, PT ; /* 0x0000000e1700720c */ /* 0x020fe20003f06270 */ /*0320*/ BSSY B1, 0x4b0 ; /* 0x0000018000017945 */ /* 0x000fd80003800000 */ /*0330*/ @!P0 BRA 0x460 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0340*/ ISETP.GE.AND P0, PT, R14, R23, PT ; /* 0x000000170e00720c */ /* 0x000fe20003f06270 */ /*0350*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0017 */ /*0360*/ IMAD.MOV.U32 R18, RZ, RZ, R22 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0016 */ /*0370*/ IMAD.MOV.U32 R21, RZ, RZ, R16 ; /* 0x000000ffff157224 */ /* 0x000fe400078e0010 */ /*0380*/ IMAD.MOV.U32 R20, RZ, RZ, R17 ; /* 0x000000ffff147224 */ /* 0x000fcc00078e0011 */ /*0390*/ @!P0 BRA 0x4a0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*03a0*/ ISETP.GE.U32.AND P0, PT, R16, R12, PT ; /* 0x0000000c1000720c */ /* 0x000fe20003f06070 */ /*03b0*/ IMAD.MOV.U32 R18, RZ, RZ, R15 ; /* 0x000000ffff127224 */ /* 0x000fe200078e000f */ /*03c0*/ MOV R19, R14 ; /* 0x0000000e00137202 */ /* 0x000fe20000000f00 */ /*03d0*/ IMAD.MOV.U32 R21, RZ, RZ, R12 ; /* 0x000000ffff157224 */ /* 0x000fe200078e000c */ /*03e0*/ ISETP.GE.AND.EX P0, PT, R17, R13, PT, P0 ; /* 0x0000000d1100720c */ /* 0x000fe20003f06300 */ /*03f0*/ IMAD.MOV.U32 R20, RZ, RZ, R13 ; /* 0x000000ffff147224 */ /* 0x000fd800078e000d */ /*0400*/ @P0 BRA 0x4a0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0410*/ IMAD.MOV.U32 R21, RZ, RZ, R16 ; /* 0x000000ffff157224 */ /* 0x000fe400078e0010 */ /*0420*/ IMAD.MOV.U32 R20, RZ, RZ, R17 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0011 */ /*0430*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0017 */ /*0440*/ IMAD.MOV.U32 R18, RZ, RZ, R22 ; /* 0x000000ffff127224 */ /* 0x000fe200078e0016 */ /*0450*/ BRA 0x4a0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0460*/ IMAD.MOV.U32 R19, RZ, RZ, R14 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000e */ /*0470*/ IMAD.MOV.U32 R18, RZ, RZ, R15 ; /* 0x000000ffff127224 */ /* 0x000fe400078e000f */ /*0480*/ IMAD.MOV.U32 R21, RZ, RZ, R12 ; /* 0x000000ffff157224 */ /* 0x000fc400078e000c */ /*0490*/ IMAD.MOV.U32 R20, RZ, RZ, R13 ; /* 0x000000ffff147224 */ /* 0x000fe400078e000d */ /*04a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*04b0*/ ISETP.GE.AND P0, PT, R19, R4, PT ; /* 0x000000041300720c */ /* 0x000fe20003f06270 */ /*04c0*/ BSSY B1, 0x650 ; /* 0x0000018000017945 */ /* 0x000fd80003800000 */ /*04d0*/ @!P0 BRA 0x600 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*04e0*/ ISETP.GE.AND P0, PT, R4, R19, PT ; /* 0x000000130400720c */ /* 0x000fe20003f06270 */ /*04f0*/ IMAD.MOV.U32 R13, RZ, RZ, R19 ; /* 0x000000ffff0d7224 */ /* 0x000fe200078e0013 */ /*0500*/ MOV R12, R18 ; /* 0x00000012000c7202 */ /* 0x000fe20000000f00 */ /*0510*/ IMAD.MOV.U32 R15, RZ, RZ, R21 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0015 */ /*0520*/ IMAD.MOV.U32 R14, RZ, RZ, R20 ; /* 0x000000ffff0e7224 */ /* 0x000fd000078e0014 */ /*0530*/ @!P0 BRA 0x640 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0540*/ ISETP.GE.U32.AND P0, PT, R21, R2, PT ; /* 0x000000021500720c */ /* 0x000fe20003f06070 */ /*0550*/ IMAD.MOV.U32 R13, RZ, RZ, R4 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0004 */ /*0560*/ IMAD.MOV.U32 R12, RZ, RZ, R5 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e0005 */ /*0570*/ ISETP.GE.AND.EX P0, PT, R20, R3, PT, P0 ; /* 0x000000031400720c */ /* 0x000fe20003f06300 */ /*0580*/ IMAD.MOV.U32 R15, RZ, RZ, R2 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0002 */ /*0590*/ IMAD.MOV.U32 R14, RZ, RZ, R3 ; /* 0x000000ffff0e7224 */ /* 0x000fd400078e0003 */ /*05a0*/ @P0 BRA 0x640 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*05b0*/ IMAD.MOV.U32 R13, RZ, RZ, R19 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0013 */ /*05c0*/ IMAD.MOV.U32 R12, RZ, RZ, R18 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e0012 */ /*05d0*/ IMAD.MOV.U32 R15, RZ, RZ, R21 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0015 */ /*05e0*/ IMAD.MOV.U32 R14, RZ, RZ, R20 ; /* 0x000000ffff0e7224 */ /* 0x000fe200078e0014 */ /*05f0*/ BRA 0x640 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0600*/ IMAD.MOV.U32 R13, RZ, RZ, R4 ; /* 0x000000ffff0d7224 */ /* 0x000fe200078e0004 */ /*0610*/ MOV R15, R2 ; /* 0x00000002000f7202 */ /* 0x000fe20000000f00 */ /*0620*/ IMAD.MOV.U32 R12, RZ, RZ, R5 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e0005 */ /*0630*/ IMAD.MOV.U32 R14, RZ, RZ, R3 ; /* 0x000000ffff0e7224 */ /* 0x000fc400078e0003 */ /*0640*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0650*/ ISETP.GE.AND P0, PT, R13, R10, PT ; /* 0x0000000a0d00720c */ /* 0x000fe20003f06270 */ /*0660*/ BSSY B1, 0x7f0 ; /* 0x0000018000017945 */ /* 0x000fd80003800000 */ /*0670*/ @!P0 BRA 0x7a0 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0680*/ ISETP.GE.AND P0, PT, R10, R13, PT ; /* 0x0000000d0a00720c */ /* 0x000fe20003f06270 */ /*0690*/ IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000d */ /*06a0*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000c */ /*06b0*/ IMAD.MOV.U32 R2, RZ, RZ, R15 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000f */ /*06c0*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e000e */ /*06d0*/ @!P0 BRA 0x7e0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*06e0*/ ISETP.GE.U32.AND P0, PT, R15, R8, PT ; /* 0x000000080f00720c */ /* 0x000fe20003f06070 */ /*06f0*/ IMAD.MOV.U32 R4, RZ, RZ, R10 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000a */ /*0700*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x000fe200078e000b */ /*0710*/ ISETP.GE.AND.EX P0, PT, R14, R9, PT, P0 ; /* 0x000000090e00720c */ /* 0x000fe20003f06300 */ /*0720*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0008 */ /*0730*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fd400078e0009 */ /*0740*/ @P0 BRA 0x7e0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0750*/ IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff047224 */ /* 0x000fe200078e000d */ /*0760*/ MOV R3, R14 ; /* 0x0000000e00037202 */ /* 0x000fe20000000f00 */ /*0770*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000c */ /*0780*/ IMAD.MOV.U32 R2, RZ, RZ, R15 ; /* 0x000000ffff027224 */ /* 0x000fe200078e000f */ /*0790*/ BRA 0x7e0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*07a0*/ IMAD.MOV.U32 R4, RZ, RZ, R10 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000a */ /*07b0*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000b */ /*07c0*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0008 */ /*07d0*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fc400078e0009 */ /*07e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*07f0*/ ISETP.GE.AND P0, PT, R28, 0xa00, PT ; /* 0x00000a001c00780c */ /* 0x000fe20003f06270 */ /*0800*/ IMAD.MOV.U32 R31, RZ, RZ, 0x500 ; /* 0x00000500ff1f7424 */ /* 0x000fc400078e00ff */ /*0810*/ IMAD.MOV.U32 R29, RZ, RZ, RZ ; /* 0x000000ffff1d7224 */ /* 0x000fd400078e00ff */ /*0820*/ @!P0 BRA 0x11d0 ; /* 0x000009a000008947 */ /* 0x000fea0003800000 */ /*0830*/ SHF.R.S32.HI R28, RZ, 0x1f, R28 ; /* 0x0000001fff1c7819 */ /* 0x000fe2000001141c */ /*0840*/ IMAD.MOV.U32 R30, RZ, RZ, 0xa00 ; /* 0x00000a00ff1e7424 */ /* 0x000fe400078e00ff */ /*0850*/ IMAD.MOV.U32 R35, RZ, RZ, RZ ; /* 0x000000ffff237224 */ /* 0x000fe400078e00ff */ /*0860*/ IMAD.MOV.U32 R32, RZ, RZ, R6 ; /* 0x000000ffff207224 */ /* 0x000fe400078e0006 */ /*0870*/ IMAD.MOV.U32 R33, RZ, RZ, R7 ; /* 0x000000ffff217224 */ /* 0x000fca00078e0007 */ /*0880*/ LDG.E.64.CONSTANT R26, [R32.64+0x5000] ; /* 0x00500004201a7981 */ /* 0x000ea8000c1e9b00 */ /*0890*/ LDG.E.64.CONSTANT R24, [R32.64+0x5008] ; /* 0x0050080420187981 */ /* 0x000168000c1e9b00 */ /*08a0*/ LDG.E.64.CONSTANT R22, [R32.64+0x6000] ; /* 0x0060000420167981 */ /* 0x000168000c1e9b00 */ /*08b0*/ LDG.E.64.CONSTANT R20, [R32.64+0x6008] ; /* 0x0060080420147981 */ /* 0x000168000c1e9b00 */ /*08c0*/ LDG.E.64.CONSTANT R18, [R32.64+0x7000] ; /* 0x0070000420127981 */ /* 0x000168000c1e9b00 */ /*08d0*/ LDG.E.64.CONSTANT R16, [R32.64+0x7008] ; /* 0x0070080420107981 */ /* 0x000168000c1e9b00 */ /*08e0*/ LDG.E.64.CONSTANT R14, [R32.64+0x8000] ; /* 0x00800004200e7981 */ /* 0x000168000c1e9b00 */ /*08f0*/ LDG.E.64.CONSTANT R12, [R32.64+0x8008] ; /* 0x00800804200c7981 */ /* 0x000168000c1e9b00 */ /*0900*/ LDG.E.64.CONSTANT R10, [R32.64+0x9000] ; /* 0x00900004200a7981 */ /* 0x000168000c1e9b00 */ /*0910*/ LDG.E.64.CONSTANT R8, [R32.64+0x9008] ; /* 0x0090080420087981 */ /* 0x000162000c1e9b00 */ /*0920*/ IADD3 R6, P1, R32, 0x5000, RZ ; /* 0x0000500020067810 */ /* 0x000fe20007f3e0ff */ /*0930*/ BSSY B1, 0xb00 ; /* 0x000001c000017945 */ /* 0x000fe20003800000 */ /*0940*/ IMAD.MOV.U32 R31, RZ, RZ, R30 ; /* 0x000000ffff1f7224 */ /* 0x000fe200078e001e */ /*0950*/ MOV R29, R35 ; /* 0x00000023001d7202 */ /* 0x000fc40000000f00 */ /*0960*/ IMAD.X R7, RZ, RZ, R33, P1 ; /* 0x000000ffff077224 */ /* 0x000fe200008e0621 */ /*0970*/ ISETP.GE.AND P0, PT, R4, R26, PT ; /* 0x0000001a0400720c */ /* 0x004fda0003f06270 */ /*0980*/ @!P0 BRA 0xab0 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0990*/ ISETP.GE.AND P0, PT, R26, R4, PT ; /* 0x000000041a00720c */ /* 0x001fe20003f06270 */ /*09a0*/ IMAD.MOV.U32 R37, RZ, RZ, R4 ; /* 0x000000ffff257224 */ /* 0x000fe400078e0004 */ /*09b0*/ IMAD.MOV.U32 R30, RZ, RZ, R5 ; /* 0x000000ffff1e7224 */ /* 0x000fe400078e0005 */ /*09c0*/ IMAD.MOV.U32 R35, RZ, RZ, R2 ; /* 0x000000ffff237224 */ /* 0x000fe400078e0002 */ /*09d0*/ IMAD.MOV.U32 R33, RZ, RZ, R3 ; /* 0x000000ffff217224 */ /* 0x000fcc00078e0003 */ /*09e0*/ @!P0 BRA 0xaf0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*09f0*/ ISETP.GE.U32.AND P0, PT, R2, R24, PT ; /* 0x000000180200720c */ /* 0x020fe20003f06070 */ /*0a00*/ IMAD.MOV.U32 R37, RZ, RZ, R26 ; /* 0x000000ffff257224 */ /* 0x000fe400078e001a */ /*0a10*/ IMAD.MOV.U32 R30, RZ, RZ, R27 ; /* 0x000000ffff1e7224 */ /* 0x000fe200078e001b */ /*0a20*/ ISETP.GE.AND.EX P0, PT, R3, R25, PT, P0 ; /* 0x000000190300720c */ /* 0x000fe20003f06300 */ /*0a30*/ IMAD.MOV.U32 R35, RZ, RZ, R24 ; /* 0x000000ffff237224 */ /* 0x000fe400078e0018 */ /*0a40*/ IMAD.MOV.U32 R33, RZ, RZ, R25 ; /* 0x000000ffff217224 */ /* 0x000fd400078e0019 */ /*0a50*/ @P0 BRA 0xaf0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0a60*/ IMAD.MOV.U32 R37, RZ, RZ, R4 ; /* 0x000000ffff257224 */ /* 0x000fe400078e0004 */ /*0a70*/ IMAD.MOV.U32 R30, RZ, RZ, R5 ; /* 0x000000ffff1e7224 */ /* 0x000fe400078e0005 */ /*0a80*/ IMAD.MOV.U32 R35, RZ, RZ, R2 ; /* 0x000000ffff237224 */ /* 0x000fe400078e0002 */ /*0a90*/ IMAD.MOV.U32 R33, RZ, RZ, R3 ; /* 0x000000ffff217224 */ /* 0x000fe200078e0003 */ /*0aa0*/ BRA 0xaf0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0ab0*/ MOV R37, R26 ; /* 0x0000001a00257202 */ /* 0x001fe20000000f00 */ /*0ac0*/ IMAD.MOV.U32 R30, RZ, RZ, R27 ; /* 0x000000ffff1e7224 */ /* 0x000fe400078e001b */ /*0ad0*/ IMAD.MOV.U32 R35, RZ, RZ, R24 ; /* 0x000000ffff237224 */ /* 0x020fc400078e0018 */ /*0ae0*/ IMAD.MOV.U32 R33, RZ, RZ, R25 ; /* 0x000000ffff217224 */ /* 0x000fe400078e0019 */ /*0af0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0b00*/ ISETP.GE.AND P0, PT, R37, R22, PT ; /* 0x000000162500720c */ /* 0x020fe20003f06270 */ /*0b10*/ BSSY B1, 0xca0 ; /* 0x0000018000017945 */ /* 0x000fd80003800000 */ /*0b20*/ @!P0 BRA 0xc50 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0b30*/ ISETP.GE.AND P0, PT, R22, R37, PT ; /* 0x000000251600720c */ /* 0x000fe20003f06270 */ /*0b40*/ IMAD.MOV.U32 R3, RZ, RZ, R37 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0025 */ /*0b50*/ IMAD.MOV.U32 R2, RZ, RZ, R30 ; /* 0x000000ffff027224 */ /* 0x000fe400078e001e */ /*0b60*/ IMAD.MOV.U32 R27, RZ, RZ, R35 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0023 */ /*0b70*/ IMAD.MOV.U32 R24, RZ, RZ, R33 ; /* 0x000000ffff187224 */ /* 0x000fcc00078e0021 */ /*0b80*/ @!P0 BRA 0xc90 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0b90*/ ISETP.GE.U32.AND P0, PT, R35, R20, PT ; /* 0x000000142300720c */ /* 0x000fe20003f06070 */ /*0ba0*/ IMAD.MOV.U32 R3, RZ, RZ, R22 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0016 */ /*0bb0*/ IMAD.MOV.U32 R2, RZ, RZ, R23 ; /* 0x000000ffff027224 */ /* 0x000fe200078e0017 */ /*0bc0*/ ISETP.GE.AND.EX P0, PT, R33, R21, PT, P0 ; /* 0x000000152100720c */ /* 0x000fe20003f06300 */ /*0bd0*/ IMAD.MOV.U32 R27, RZ, RZ, R20 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0014 */ /*0be0*/ IMAD.MOV.U32 R24, RZ, RZ, R21 ; /* 0x000000ffff187224 */ /* 0x000fd400078e0015 */ /*0bf0*/ @P0 BRA 0xc90 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0c00*/ IMAD.MOV.U32 R3, RZ, RZ, R37 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0025 */ /*0c10*/ MOV R2, R30 ; /* 0x0000001e00027202 */ /* 0x000fe20000000f00 */ /*0c20*/ IMAD.MOV.U32 R27, RZ, RZ, R35 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0023 */ /*0c30*/ IMAD.MOV.U32 R24, RZ, RZ, R33 ; /* 0x000000ffff187224 */ /* 0x000fe200078e0021 */ /*0c40*/ BRA 0xc90 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0c50*/ IMAD.MOV.U32 R3, RZ, RZ, R22 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0016 */ /*0c60*/ IMAD.MOV.U32 R2, RZ, RZ, R23 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0017 */ /*0c70*/ IMAD.MOV.U32 R27, RZ, RZ, R20 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0014 */ /*0c80*/ IMAD.MOV.U32 R24, RZ, RZ, R21 ; /* 0x000000ffff187224 */ /* 0x000fc400078e0015 */ /*0c90*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0ca0*/ ISETP.GE.AND P0, PT, R3, R18, PT ; /* 0x000000120300720c */ /* 0x000fe20003f06270 */ /*0cb0*/ BSSY B1, 0xe40 ; /* 0x0000018000017945 */ /* 0x000fd80003800000 */ /*0cc0*/ @!P0 BRA 0xdf0 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0cd0*/ ISETP.GE.AND P0, PT, R18, R3, PT ; /* 0x000000031200720c */ /* 0x000fe20003f06270 */ /*0ce0*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0003 */ /*0cf0*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0002 */ /*0d00*/ IMAD.MOV.U32 R23, RZ, RZ, R27 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001b */ /*0d10*/ IMAD.MOV.U32 R25, RZ, RZ, R24 ; /* 0x000000ffff197224 */ /* 0x000fcc00078e0018 */ /*0d20*/ @!P0 BRA 0xe30 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0d30*/ ISETP.GE.U32.AND P0, PT, R27, R16.reuse, PT ; /* 0x000000101b00720c */ /* 0x080fe20003f06070 */ /*0d40*/ IMAD.MOV.U32 R5, RZ, RZ, R18 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0012 */ /*0d50*/ MOV R23, R16 ; /* 0x0000001000177202 */ /* 0x000fe20000000f00 */ /*0d60*/ IMAD.MOV.U32 R4, RZ, RZ, R19 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0013 */ /*0d70*/ ISETP.GE.AND.EX P0, PT, R24, R17, PT, P0 ; /* 0x000000111800720c */ /* 0x000fe20003f06300 */ /*0d80*/ IMAD.MOV.U32 R25, RZ, RZ, R17 ; /* 0x000000ffff197224 */ /* 0x000fd800078e0011 */ /*0d90*/ @P0 BRA 0xe30 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0da0*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0003 */ /*0db0*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0002 */ /*0dc0*/ IMAD.MOV.U32 R23, RZ, RZ, R27 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001b */ /*0dd0*/ IMAD.MOV.U32 R25, RZ, RZ, R24 ; /* 0x000000ffff197224 */ /* 0x000fe200078e0018 */ /*0de0*/ BRA 0xe30 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0df0*/ IMAD.MOV.U32 R5, RZ, RZ, R18 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0012 */ /*0e00*/ IMAD.MOV.U32 R4, RZ, RZ, R19 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0013 */ /*0e10*/ IMAD.MOV.U32 R23, RZ, RZ, R16 ; /* 0x000000ffff177224 */ /* 0x000fc400078e0010 */ /*0e20*/ IMAD.MOV.U32 R25, RZ, RZ, R17 ; /* 0x000000ffff197224 */ /* 0x000fe400078e0011 */ /*0e30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0e40*/ ISETP.GE.AND P0, PT, R5, R14, PT ; /* 0x0000000e0500720c */ /* 0x000fe20003f06270 */ /*0e50*/ BSSY B1, 0xfe0 ; /* 0x0000018000017945 */ /* 0x000fd80003800000 */ /*0e60*/ @!P0 BRA 0xf90 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0e70*/ ISETP.GE.AND P0, PT, R14, R5, PT ; /* 0x000000050e00720c */ /* 0x000fe20003f06270 */ /*0e80*/ IMAD.MOV.U32 R17, RZ, RZ, R5 ; /* 0x000000ffff117224 */ /* 0x000fe200078e0005 */ /*0e90*/ MOV R21, R25 ; /* 0x0000001900157202 */ /* 0x000fe20000000f00 */ /*0ea0*/ IMAD.MOV.U32 R16, RZ, RZ, R4 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0004 */ /*0eb0*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fd000078e0017 */ /*0ec0*/ @!P0 BRA 0xfd0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0ed0*/ ISETP.GE.U32.AND P0, PT, R23, R12, PT ; /* 0x0000000c1700720c */ /* 0x000fe20003f06070 */ /*0ee0*/ IMAD.MOV.U32 R17, RZ, RZ, R14 ; /* 0x000000ffff117224 */ /* 0x000fe400078e000e */ /*0ef0*/ IMAD.MOV.U32 R16, RZ, RZ, R15 ; /* 0x000000ffff107224 */ /* 0x000fe200078e000f */ /*0f00*/ ISETP.GE.AND.EX P0, PT, R25, R13, PT, P0 ; /* 0x0000000d1900720c */ /* 0x000fe20003f06300 */ /*0f10*/ IMAD.MOV.U32 R19, RZ, RZ, R12 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000c */ /*0f20*/ IMAD.MOV.U32 R21, RZ, RZ, R13 ; /* 0x000000ffff157224 */ /* 0x000fd400078e000d */ /*0f30*/ @P0 BRA 0xfd0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0f40*/ IMAD.MOV.U32 R17, RZ, RZ, R5 ; /* 0x000000ffff117224 */ /* 0x000fe400078e0005 */ /*0f50*/ IMAD.MOV.U32 R16, RZ, RZ, R4 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0004 */ /*0f60*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0017 */ /*0f70*/ IMAD.MOV.U32 R21, RZ, RZ, R25 ; /* 0x000000ffff157224 */ /* 0x000fe200078e0019 */ /*0f80*/ BRA 0xfd0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0f90*/ IMAD.MOV.U32 R17, RZ, RZ, R14 ; /* 0x000000ffff117224 */ /* 0x000fe400078e000e */ /*0fa0*/ IMAD.MOV.U32 R16, RZ, RZ, R15 ; /* 0x000000ffff107224 */ /* 0x000fe400078e000f */ /*0fb0*/ IMAD.MOV.U32 R19, RZ, RZ, R12 ; /* 0x000000ffff137224 */ /* 0x000fc400078e000c */ /*0fc0*/ IMAD.MOV.U32 R21, RZ, RZ, R13 ; /* 0x000000ffff157224 */ /* 0x000fe400078e000d */ /*0fd0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0fe0*/ ISETP.GE.AND P0, PT, R17, R10, PT ; /* 0x0000000a1100720c */ /* 0x000fe20003f06270 */ /*0ff0*/ BSSY B1, 0x1180 ; /* 0x0000018000017945 */ /* 0x000fd80003800000 */ /*1000*/ @!P0 BRA 0x1130 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*1010*/ ISETP.GE.AND P0, PT, R10, R17.reuse, PT ; /* 0x000000110a00720c */ /* 0x080fe20003f06270 */ /*1020*/ IMAD.MOV.U32 R5, RZ, RZ, R16 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0010 */ /*1030*/ MOV R4, R17 ; /* 0x0000001100047202 */ /* 0x000fe20000000f00 */ /*1040*/ IMAD.MOV.U32 R2, RZ, RZ, R19 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0013 */ /*1050*/ IMAD.MOV.U32 R3, RZ, RZ, R21 ; /* 0x000000ffff037224 */ /* 0x000fd000078e0015 */ /*1060*/ @!P0 BRA 0x1170 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*1070*/ ISETP.GE.U32.AND P0, PT, R19, R8, PT ; /* 0x000000081300720c */ /* 0x000fe20003f06070 */ /*1080*/ IMAD.MOV.U32 R4, RZ, RZ, R10 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000a */ /*1090*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x000fe200078e000b */ /*10a0*/ ISETP.GE.AND.EX P0, PT, R21, R9, PT, P0 ; /* 0x000000091500720c */ /* 0x000fe20003f06300 */ /*10b0*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0008 */ /*10c0*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fd400078e0009 */ /*10d0*/ @P0 BRA 0x1170 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*10e0*/ IMAD.MOV.U32 R4, RZ, RZ, R17 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0011 */ /*10f0*/ IMAD.MOV.U32 R5, RZ, RZ, R16 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0010 */ /*1100*/ IMAD.MOV.U32 R2, RZ, RZ, R19 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0013 */ /*1110*/ IMAD.MOV.U32 R3, RZ, RZ, R21 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0015 */ /*1120*/ BRA 0x1170 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1130*/ MOV R4, R10 ; /* 0x0000000a00047202 */ /* 0x000fe20000000f00 */ /*1140*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000b */ /*1150*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0008 */ /*1160*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0009 */ /*1170*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1180*/ IADD3 R30, P1, R31, 0x500, RZ ; /* 0x000005001f1e7810 */ /* 0x000fc80007f3e0ff */ /*1190*/ ISETP.GT.U32.AND P0, PT, R30, c[0x0][0x170], PT ; /* 0x00005c001e007a0c */ /* 0x000fe20003f04070 */ /*11a0*/ IMAD.X R35, RZ, RZ, R29, P1 ; /* 0x000000ffff237224 */ /* 0x000fca00008e061d */ /*11b0*/ ISETP.GT.AND.EX P0, PT, R35, R28, PT, P0 ; /* 0x0000001c2300720c */ /* 0x000fda0003f04300 */ /*11c0*/ @!P0 BRA 0x860 ; /* 0xfffff69000008947 */ /* 0x000fea000383ffff */ /*11d0*/ IMAD.MOV.U32 R6, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff067624 */ /* 0x000fe200078e00ff */ /*11e0*/ ISETP.GE.U32.AND P0, PT, R31, c[0x0][0x170], PT ; /* 0x00005c001f007a0c */ /* 0x000fc80003f06070 */ /*11f0*/ SHF.R.S32.HI R6, RZ, 0x1f, R6 ; /* 0x0000001fff067819 */ /* 0x000fc80000011406 */ /*1200*/ ISETP.GE.AND.EX P0, PT, R29, R6, PT, P0 ; /* 0x000000061d00720c */ /* 0x000fda0003f06300 */ /*1210*/ @P0 BRA 0x1be0 ; /* 0x000009c000000947 */ /* 0x000fea0003800000 */ /*1220*/ IADD3 R7, -R31, c[0x0][0x170], RZ ; /* 0x00005c001f077a10 */ /* 0x000fe20007ffe1ff */ /*1230*/ BSSY B1, 0x1be0 ; /* 0x000009a000017945 */ /* 0x000fe60003800000 */ /*1240*/ ISETP.GE.AND P0, PT, R0, R7, PT ; /* 0x000000070000720c */ /* 0x000fda0003f06270 */ /*1250*/ @P0 BRA 0x1bd0 ; /* 0x0000097000000947 */ /* 0x000fea0003800000 */ /*1260*/ LOP3.LUT R9, RZ, R31, RZ, 0x33, !PT ; /* 0x0000001fff097212 */ /* 0x000fe200078e33ff */ /*1270*/ BSSY B2, 0x1560 ; /* 0x000002e000027945 */ /* 0x000fe60003800000 */ /*1280*/ IADD3 R16, -R0, c[0x0][0x170], R9 ; /* 0x00005c0000107a10 */ /* 0x000fc80007ffe109 */ /*1290*/ LEA.HI R6, R16, 0x1, RZ, 0x18 ; /* 0x0000000110067811 */ /* 0x000fc800078fc0ff */ /*12a0*/ LOP3.LUT P0, R8, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306087812 */ /* 0x000fe2000780c0ff */ /*12b0*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fd800078e0000 */ /*12c0*/ @!P0 BRA 0x1550 ; /* 0x0000028000008947 */ /* 0x000fea0003800000 */ /*12d0*/ IADD3 R9, P0, R0.reuse, R31, RZ ; /* 0x0000001f00097210 */ /* 0x040fe20007f1e0ff */ /*12e0*/ IMAD.MOV.U32 R14, RZ, RZ, R8 ; /* 0x000000ffff0e7224 */ /* 0x000fe400078e0008 */ /*12f0*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0000 */ /*1300*/ LEA R15, P1, R9, c[0x0][0x160], 0x4 ; /* 0x00005800090f7a11 */ /* 0x000fe400078220ff */ /*1310*/ LEA.HI.X.SX32 R10, R0, R29, 0x1, P0 ; /* 0x0000001d000a7211 */ /* 0x000fc800000f0eff */ /*1320*/ LEA.HI.X R9, R9, c[0x0][0x164], R10, 0x4, P1 ; /* 0x0000590009097a11 */ /* 0x000fe400008f240a */ /*1330*/ IMAD.MOV.U32 R8, RZ, RZ, R15 ; /* 0x000000ffff087224 */ /* 0x000fca00078e000f */ /*1340*/ LDG.E.64.CONSTANT R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x000ea8000c1e9b00 */ /*1350*/ LDG.E.64.CONSTANT R12, [R8.64+0x8] ; /* 0x00000804080c7981 */ /* 0x000ee2000c1e9b00 */ /*1360*/ IADD3 R14, R14, -0x1, RZ ; /* 0xffffffff0e0e7810 */ /* 0x000fe20007ffe0ff */ /*1370*/ BSSY B3, 0x1520 ; /* 0x000001a000037945 */ /* 0x000fe20003800000 */ /*1380*/ IMAD.MOV.U32 R19, RZ, RZ, R2 ; /* 0x000000ffff137224 */ /* 0x000fe200078e0002 */ /*1390*/ MOV R17, R5 ; /* 0x0000000500117202 */ /* 0x000fe20000000f00 */ /*13a0*/ IMAD.MOV.U32 R21, RZ, RZ, R3 ; /* 0x000000ffff157224 */ /* 0x000fe200078e0003 */ /*13b0*/ ISETP.NE.AND P2, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x000fe20003f45270 */ /*13c0*/ IMAD.MOV.U32 R23, RZ, RZ, R4 ; /* 0x000000ffff177224 */ /* 0x000fe200078e0004 */ /*13d0*/ IADD3 R15, P3, R8, 0x1000, RZ ; /* 0x00001000080f7810 */ /* 0x000fc40007f7e0ff */ /*13e0*/ ISETP.GE.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400720c */ /* 0x004fe20003f06270 */ /*13f0*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000b */ /*1400*/ IMAD.MOV.U32 R4, RZ, RZ, R10 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000a */ /*1410*/ IMAD.MOV.U32 R2, RZ, RZ, R12 ; /* 0x000000ffff027224 */ /* 0x008fe400078e000c */ /*1420*/ IMAD.MOV.U32 R3, RZ, RZ, R13 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e000d */ /*1430*/ @!P0 BRA 0x1510 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1440*/ ISETP.GE.AND P4, PT, R10, R23, PT ; /* 0x000000170a00720c */ /* 0x000fe20003f86270 */ /*1450*/ IMAD.MOV.U32 R2, RZ, RZ, R19 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0013 */ /*1460*/ IMAD.MOV.U32 R3, RZ, RZ, R21 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0015 */ /*1470*/ IMAD.MOV.U32 R5, RZ, RZ, R17 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0011 */ /*1480*/ IMAD.MOV.U32 R4, RZ, RZ, R23 ; /* 0x000000ffff047224 */ /* 0x000fcc00078e0017 */ /*1490*/ @P4 ISETP.LT.U32.AND P1, PT, R19.reuse, R12.reuse, PT ; /* 0x0000000c1300420c */ /* 0x0c0fe40003f21070 */ /*14a0*/ @P4 ISETP.GE.U32.AND P0, PT, R19, R12.reuse, PT ; /* 0x0000000c1300420c */ /* 0x080fe40003f06070 */ /*14b0*/ @P4 ISETP.LT.AND.EX P1, PT, R21.reuse, R13.reuse, PT, P1 ; /* 0x0000000d1500420c */ /* 0x0c0fe40003f21310 */ /*14c0*/ @P4 ISETP.GE.AND.EX P0, PT, R21, R13.reuse, PT, P0 ; /* 0x0000000d1500420c */ /* 0x080fe40003f06300 */ /*14d0*/ @P4 SEL R2, R19, R12, P1 ; /* 0x0000000c13024207 */ /* 0x000fe40000800000 */ /*14e0*/ @P4 SEL R3, R21, R13, P1 ; /* 0x0000000d15034207 */ /* 0x000fc40000800000 */ /*14f0*/ @P4 SEL R5, R17, R11, !P0 ; /* 0x0000000b11054207 */ /* 0x000fe40004000000 */ /*1500*/ @P4 SEL R4, R23, R10, !P0 ; /* 0x0000000a17044207 */ /* 0x000fe40004000000 */ /*1510*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*1520*/ IMAD.X R9, RZ, RZ, R9, P3 ; /* 0x000000ffff097224 */ /* 0x000fe200018e0609 */ /*1530*/ IADD3 R6, R6, 0x100, RZ ; /* 0x0000010006067810 */ /* 0x000fe20007ffe0ff */ /*1540*/ @P2 BRA 0x1330 ; /* 0xfffffde000002947 */ /* 0x000fea000383ffff */ /*1550*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1560*/ ISETP.GE.U32.AND P0, PT, R16, 0x300, PT ; /* 0x000003001000780c */ /* 0x000fda0003f06070 */ /*1570*/ @!P0 BRA 0x1bd0 ; /* 0x0000065000008947 */ /* 0x000fea0003800000 */ /*1580*/ IADD3 R17, P0, R6, R31, RZ ; /* 0x0000001f06117210 */ /* 0x000fc80007f1e0ff */ /*1590*/ LEA R16, P1, R17, c[0x0][0x160], 0x4 ; /* 0x0000580011107a11 */ /* 0x000fe400078220ff */ /*15a0*/ LEA.HI.X.SX32 R8, R6, R29, 0x1, P0 ; /* 0x0000001d06087211 */ /* 0x000fc800000f0eff */ /*15b0*/ LEA.HI.X R17, R17, c[0x0][0x164], R8, 0x4, P1 ; /* 0x0000590011117a11 */ /* 0x000fca00008f2408 */ /*15c0*/ LDG.E.64.CONSTANT R22, [R16.64] ; /* 0x0000000410167981 */ /* 0x000ea8000c1e9b00 */ /*15d0*/ LDG.E.64.CONSTANT R24, [R16.64+0x8] ; /* 0x0000080410187981 */ /* 0x000ee8000c1e9b00 */ /*15e0*/ LDG.E.64.CONSTANT R20, [R16.64+0x1000] ; /* 0x0010000410147981 */ /* 0x000168000c1e9b00 */ /*15f0*/ LDG.E.64.CONSTANT R18, [R16.64+0x1008] ; /* 0x0010080410127981 */ /* 0x000168000c1e9b00 */ /*1600*/ LDG.E.64.CONSTANT R14, [R16.64+0x2000] ; /* 0x00200004100e7981 */ /* 0x000168000c1e9b00 */ /*1610*/ LDG.E.64.CONSTANT R12, [R16.64+0x2008] ; /* 0x00200804100c7981 */ /* 0x000168000c1e9b00 */ /*1620*/ LDG.E.64.CONSTANT R10, [R16.64+0x3000] ; /* 0x00300004100a7981 */ /* 0x000168000c1e9b00 */ /*1630*/ LDG.E.64.CONSTANT R8, [R16.64+0x3008] ; /* 0x0030080410087981 */ /* 0x000162000c1e9b00 */ /*1640*/ BSSY B2, 0x1790 ; /* 0x0000014000027945 */ /* 0x000fe20003800000 */ /*1650*/ ISETP.GE.AND P0, PT, R4, R22.reuse, PT ; /* 0x000000160400720c */ /* 0x084fe20003f06270 */ /*1660*/ IMAD.MOV.U32 R27, RZ, RZ, R23 ; /* 0x000000ffff1b7224 */ /* 0x000fe200078e0017 */ /*1670*/ MOV R29, R22 ; /* 0x00000016001d7202 */ /* 0x000fe20000000f00 */ /*1680*/ IMAD.MOV.U32 R35, RZ, RZ, R24 ; /* 0x000000ffff237224 */ /* 0x008fc400078e0018 */ /*1690*/ IMAD.MOV.U32 R37, RZ, RZ, R25 ; /* 0x000000ffff257224 */ /* 0x000fd000078e0019 */ /*16a0*/ @!P0 BRA 0x1780 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*16b0*/ ISETP.GE.AND P2, PT, R22, R4, PT ; /* 0x000000041600720c */ /* 0x001fe20003f46270 */ /*16c0*/ IMAD.MOV.U32 R35, RZ, RZ, R2 ; /* 0x000000ffff237224 */ /* 0x000fe400078e0002 */ /*16d0*/ IMAD.MOV.U32 R37, RZ, RZ, R3 ; /* 0x000000ffff257224 */ /* 0x000fe400078e0003 */ /*16e0*/ IMAD.MOV.U32 R27, RZ, RZ, R5 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0005 */ /*16f0*/ IMAD.MOV.U32 R29, RZ, RZ, R4 ; /* 0x000000ffff1d7224 */ /* 0x000fcc00078e0004 */ /*1700*/ @P2 ISETP.LT.U32.AND P1, PT, R2.reuse, R24.reuse, PT ; /* 0x000000180200220c */ /* 0x0c0fe40003f21070 */ /*1710*/ @P2 ISETP.GE.U32.AND P0, PT, R2.reuse, R24.reuse, PT ; /* 0x000000180200220c */ /* 0x0c0fe40003f06070 */ /*1720*/ @P2 ISETP.LT.AND.EX P1, PT, R3.reuse, R25.reuse, PT, P1 ; /* 0x000000190300220c */ /* 0x0c0fe40003f21310 */ /*1730*/ @P2 ISETP.GE.AND.EX P0, PT, R3.reuse, R25.reuse, PT, P0 ; /* 0x000000190300220c */ /* 0x0c0fe40003f06300 */ /*1740*/ @P2 SEL R35, R2, R24, P1 ; /* 0x0000001802232207 */ /* 0x000fe40000800000 */ /*1750*/ @P2 SEL R37, R3, R25, P1 ; /* 0x0000001903252207 */ /* 0x000fc40000800000 */ /*1760*/ @P2 SEL R27, R5, R23, !P0 ; /* 0x00000017051b2207 */ /* 0x000fe40004000000 */ /*1770*/ @P2 SEL R29, R4, R22, !P0 ; /* 0x00000016041d2207 */ /* 0x000fe40004000000 */ /*1780*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x001fea0003800000 */ /*1790*/ ISETP.GE.AND P0, PT, R29, R20, PT ; /* 0x000000141d00720c */ /* 0x020fe20003f06270 */ /*17a0*/ BSSY B2, 0x18e0 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*17b0*/ IMAD.MOV.U32 R3, RZ, RZ, R21 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0015 */ /*17c0*/ IMAD.MOV.U32 R5, RZ, RZ, R20 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0014 */ /*17d0*/ IMAD.MOV.U32 R31, RZ, RZ, R18 ; /* 0x000000ffff1f7224 */ /* 0x000fe400078e0012 */ /*17e0*/ IMAD.MOV.U32 R33, RZ, RZ, R19 ; /* 0x000000ffff217224 */ /* 0x000fca00078e0013 */ /*17f0*/ @!P0 BRA 0x18d0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1800*/ ISETP.GE.AND P2, PT, R20, R29, PT ; /* 0x0000001d1400720c */ /* 0x000fe20003f46270 */ /*1810*/ IMAD.MOV.U32 R31, RZ, RZ, R35 ; /* 0x000000ffff1f7224 */ /* 0x000fe200078e0023 */ /*1820*/ MOV R33, R37 ; /* 0x0000002500217202 */ /* 0x000fe20000000f00 */ /*1830*/ IMAD.MOV.U32 R3, RZ, RZ, R27 ; /* 0x000000ffff037224 */ /* 0x000fe400078e001b */ /*1840*/ IMAD.MOV.U32 R5, RZ, RZ, R29 ; /* 0x000000ffff057224 */ /* 0x000fd000078e001d */ /*1850*/ @P2 ISETP.LT.U32.AND P1, PT, R35.reuse, R18.reuse, PT ; /* 0x000000122300220c */ /* 0x0c0fe40003f21070 */ /*1860*/ @P2 ISETP.GE.U32.AND P0, PT, R35, R18.reuse, PT ; /* 0x000000122300220c */ /* 0x080fe40003f06070 */ /*1870*/ @P2 ISETP.LT.AND.EX P1, PT, R37.reuse, R19.reuse, PT, P1 ; /* 0x000000132500220c */ /* 0x0c0fe40003f21310 */ /*1880*/ @P2 ISETP.GE.AND.EX P0, PT, R37, R19.reuse, PT, P0 ; /* 0x000000132500220c */ /* 0x080fe40003f06300 */ /*1890*/ @P2 SEL R31, R35, R18, P1 ; /* 0x00000012231f2207 */ /* 0x000fe40000800000 */ /*18a0*/ @P2 SEL R33, R37, R19, P1 ; /* 0x0000001325212207 */ /* 0x000fc40000800000 */ /*18b0*/ @P2 SEL R3, R27, R21, !P0 ; /* 0x000000151b032207 */ /* 0x000fe40004000000 */ /*18c0*/ @P2 SEL R5, R29, R20, !P0 ; /* 0x000000141d052207 */ /* 0x000fe40004000000 */ /*18d0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*18e0*/ ISETP.GE.AND P0, PT, R5, R14, PT ; /* 0x0000000e0500720c */ /* 0x000fe20003f06270 */ /*18f0*/ BSSY B2, 0x1a30 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*1900*/ IMAD.MOV.U32 R19, RZ, RZ, R15 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000f */ /*1910*/ IMAD.MOV.U32 R21, RZ, RZ, R14 ; /* 0x000000ffff157224 */ /* 0x000fe400078e000e */ /*1920*/ IMAD.MOV.U32 R23, RZ, RZ, R12 ; /* 0x000000ffff177224 */ /* 0x000fe400078e000c */ /*1930*/ IMAD.MOV.U32 R25, RZ, RZ, R13 ; /* 0x000000ffff197224 */ /* 0x000fca00078e000d */ /*1940*/ @!P0 BRA 0x1a20 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1950*/ ISETP.GE.AND P2, PT, R14, R5, PT ; /* 0x000000050e00720c */ /* 0x000fe20003f46270 */ /*1960*/ IMAD.MOV.U32 R23, RZ, RZ, R31 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001f */ /*1970*/ IMAD.MOV.U32 R25, RZ, RZ, R33 ; /* 0x000000ffff197224 */ /* 0x000fe400078e0021 */ /*1980*/ IMAD.MOV.U32 R19, RZ, RZ, R3 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0003 */ /*1990*/ IMAD.MOV.U32 R21, RZ, RZ, R5 ; /* 0x000000ffff157224 */ /* 0x000fcc00078e0005 */ /*19a0*/ @P2 ISETP.LT.U32.AND P1, PT, R31.reuse, R12.reuse, PT ; /* 0x0000000c1f00220c */ /* 0x0c0fe40003f21070 */ /*19b0*/ @P2 ISETP.GE.U32.AND P0, PT, R31, R12.reuse, PT ; /* 0x0000000c1f00220c */ /* 0x080fe40003f06070 */ /*19c0*/ @P2 ISETP.LT.AND.EX P1, PT, R33.reuse, R13.reuse, PT, P1 ; /* 0x0000000d2100220c */ /* 0x0c0fe40003f21310 */ /*19d0*/ @P2 ISETP.GE.AND.EX P0, PT, R33, R13.reuse, PT, P0 ; /* 0x0000000d2100220c */ /* 0x080fe40003f06300 */ /*19e0*/ @P2 SEL R23, R31, R12, P1 ; /* 0x0000000c1f172207 */ /* 0x000fe40000800000 */ /*19f0*/ @P2 SEL R25, R33, R13, P1 ; /* 0x0000000d21192207 */ /* 0x000fc40000800000 */ /*1a00*/ @P2 SEL R19, R3, R15, !P0 ; /* 0x0000000f03132207 */ /* 0x000fe40004000000 */ /*1a10*/ @P2 SEL R21, R5, R14, !P0 ; /* 0x0000000e05152207 */ /* 0x000fe40004000000 */ /*1a20*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1a30*/ ISETP.GE.AND P0, PT, R21, R10.reuse, PT ; /* 0x0000000a1500720c */ /* 0x080fe20003f06270 */ /*1a40*/ BSSY B2, 0x1b80 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*1a50*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x000fe200078e000b */ /*1a60*/ MOV R4, R10 ; /* 0x0000000a00047202 */ /* 0x000fe20000000f00 */ /*1a70*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0008 */ /*1a80*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fce00078e0009 */ /*1a90*/ @!P0 BRA 0x1b70 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1aa0*/ ISETP.GE.AND P2, PT, R10, R21, PT ; /* 0x000000150a00720c */ /* 0x000fe20003f46270 */ /*1ab0*/ IMAD.MOV.U32 R2, RZ, RZ, R23 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0017 */ /*1ac0*/ IMAD.MOV.U32 R3, RZ, RZ, R25 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0019 */ /*1ad0*/ IMAD.MOV.U32 R5, RZ, RZ, R19 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0013 */ /*1ae0*/ IMAD.MOV.U32 R4, RZ, RZ, R21 ; /* 0x000000ffff047224 */ /* 0x000fcc00078e0015 */ /*1af0*/ @P2 ISETP.LT.U32.AND P1, PT, R23.reuse, R8.reuse, PT ; /* 0x000000081700220c */ /* 0x0c0fe40003f21070 */ /*1b00*/ @P2 ISETP.GE.U32.AND P0, PT, R23, R8.reuse, PT ; /* 0x000000081700220c */ /* 0x080fe40003f06070 */ /*1b10*/ @P2 ISETP.LT.AND.EX P1, PT, R25.reuse, R9.reuse, PT, P1 ; /* 0x000000091900220c */ /* 0x0c0fe40003f21310 */ /*1b20*/ @P2 ISETP.GE.AND.EX P0, PT, R25, R9.reuse, PT, P0 ; /* 0x000000091900220c */ /* 0x080fe40003f06300 */ /*1b30*/ @P2 SEL R2, R23, R8, P1 ; /* 0x0000000817022207 */ /* 0x000fe40000800000 */ /*1b40*/ @P2 SEL R3, R25, R9, P1 ; /* 0x0000000919032207 */ /* 0x000fc40000800000 */ /*1b50*/ @P2 SEL R5, R19, R11, !P0 ; /* 0x0000000b13052207 */ /* 0x000fe40004000000 */ /*1b60*/ @P2 SEL R4, R21, R10, !P0 ; /* 0x0000000a15042207 */ /* 0x000fe40004000000 */ /*1b70*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1b80*/ IADD3 R6, R6, 0x400, RZ ; /* 0x0000040006067810 */ /* 0x000fe40007ffe0ff */ /*1b90*/ IADD3 R16, P1, R16, 0x4000, RZ ; /* 0x0000400010107810 */ /* 0x000fe40007f3e0ff */ /*1ba0*/ ISETP.GE.AND P0, PT, R6, R7, PT ; /* 0x000000070600720c */ /* 0x000fc60003f06270 */ /*1bb0*/ IMAD.X R17, RZ, RZ, R17, P1 ; /* 0x000000ffff117224 */ /* 0x000fd400008e0611 */ /*1bc0*/ @!P0 BRA 0x15c0 ; /* 0xfffff9f000008947 */ /* 0x000fea000383ffff */ /*1bd0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1be0*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e220000000000 */ /*1bf0*/ BSSY B1, 0x1d60 ; /* 0x0000016000017945 */ /* 0x000fe60003800000 */ /*1c00*/ SHFL.DOWN PT, R7, R4, 0x1, 0x1f ; /* 0x08201f0004077f89 */ /* 0x0002a800000e0000 */ /*1c10*/ SHFL.DOWN PT, R6, R5, 0x1, 0x1f ; /* 0x08201f0005067f89 */ /* 0x0002e800000e0000 */ /*1c20*/ SHFL.DOWN PT, R9, R2, 0x1, 0x1f ; /* 0x08201f0002097f89 */ /* 0x00032800000e0000 */ /*1c30*/ SHFL.DOWN PT, R8, R3, 0x1, 0x1f ; /* 0x08201f0003087f89 */ /* 0x00026200000e0000 */ /*1c40*/ ISETP.GT.AND P0, PT, R10, 0x1e, PT ; /* 0x0000001e0a00780c */ /* 0x001fda0003f04270 */ /*1c50*/ @P0 BRA 0x1d50 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1c60*/ ISETP.GE.AND P0, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x01cfda0003f06270 */ /*1c70*/ @!P0 BRA 0x1d10 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1c80*/ ISETP.GE.U32.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x000fc80003f06070 */ /*1c90*/ ISETP.GE.AND.EX P0, PT, R3, R8, PT, P0 ; /* 0x000000080300720c */ /* 0x002fc80003f06300 */ /*1ca0*/ ISETP.LT.OR P0, PT, R7, R4, !P0 ; /* 0x000000040700720c */ /* 0x000fda0004701670 */ /*1cb0*/ @P0 BRA 0x1d50 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1cc0*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0007 */ /*1cd0*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0006 */ /*1ce0*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*1cf0*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0008 */ /*1d00*/ BRA 0x1d50 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1d10*/ MOV R4, R7 ; /* 0x0000000700047202 */ /* 0x002fe20000000f00 */ /*1d20*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0006 */ /*1d30*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0009 */ /*1d40*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0008 */ /*1d50*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x01cfea0003800000 */ /*1d60*/ ISETP.GT.AND P0, PT, R10, 0x1d, PT ; /* 0x0000001d0a00780c */ /* 0x000fe20003f04270 */ /*1d70*/ SHFL.DOWN PT, R7, R4, 0x2, 0x1f ; /* 0x08401f0004077f89 */ /* 0x0000a200000e0000 */ /*1d80*/ BSSY B1, 0x1ed0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*1d90*/ SHFL.DOWN PT, R6, R5, 0x2, 0x1f ; /* 0x08401f0005067f89 */ /* 0x0000e800000e0000 */ /*1da0*/ SHFL.DOWN PT, R9, R2, 0x2, 0x1f ; /* 0x08401f0002097f89 */ /* 0x00012800000e0000 */ /*1db0*/ SHFL.DOWN PT, R8, R3, 0x2, 0x1f ; /* 0x08401f0003087f89 */ /* 0x00206200000e0000 */ /*1dc0*/ @P0 BRA 0x1ec0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1dd0*/ ISETP.GE.AND P0, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x004fda0003f06270 */ /*1de0*/ @!P0 BRA 0x1e80 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1df0*/ ISETP.GE.U32.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x010fc80003f06070 */ /*1e00*/ ISETP.GE.AND.EX P0, PT, R3, R8, PT, P0 ; /* 0x000000080300720c */ /* 0x002fc80003f06300 */ /*1e10*/ ISETP.LT.OR P0, PT, R7, R4, !P0 ; /* 0x000000040700720c */ /* 0x000fda0004701670 */ /*1e20*/ @P0 BRA 0x1ec0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1e30*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0007 */ /*1e40*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x008fe400078e0006 */ /*1e50*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*1e60*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0008 */ /*1e70*/ BRA 0x1ec0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1e80*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0007 */ /*1e90*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x008fe400078e0006 */ /*1ea0*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x010fc400078e0009 */ /*1eb0*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x002fe400078e0008 */ /*1ec0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1ed0*/ ISETP.GT.AND P0, PT, R10, 0x1b, PT ; /* 0x0000001b0a00780c */ /* 0x000fe20003f04270 */ /*1ee0*/ SHFL.DOWN PT, R7, R4, 0x4, 0x1f ; /* 0x08801f0004077f89 */ /* 0x00442200000e0000 */ /*1ef0*/ BSSY B1, 0x2040 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*1f00*/ SHFL.DOWN PT, R6, R5, 0x4, 0x1f ; /* 0x08801f0005067f89 */ /* 0x0084e800000e0000 */ /*1f10*/ SHFL.DOWN PT, R9, R2, 0x4, 0x1f ; /* 0x08801f0002097f89 */ /* 0x01052800000e0000 */ /*1f20*/ SHFL.DOWN PT, R8, R3, 0x4, 0x1f ; /* 0x08801f0003087f89 */ /* 0x00246200000e0000 */ /*1f30*/ @P0 BRA 0x2030 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1f40*/ ISETP.GE.AND P0, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x001fda0003f06270 */ /*1f50*/ @!P0 BRA 0x1ff0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1f60*/ ISETP.GE.U32.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x010fc80003f06070 */ /*1f70*/ ISETP.GE.AND.EX P0, PT, R3, R8, PT, P0 ; /* 0x000000080300720c */ /* 0x002fc80003f06300 */ /*1f80*/ ISETP.LT.OR P0, PT, R7, R4, !P0 ; /* 0x000000040700720c */ /* 0x000fda0004701670 */ /*1f90*/ @P0 BRA 0x2030 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1fa0*/ MOV R4, R7 ; /* 0x0000000700047202 */ /* 0x004fe20000000f00 */ /*1fb0*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x008fe400078e0006 */ /*1fc0*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*1fd0*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0008 */ /*1fe0*/ BRA 0x2030 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1ff0*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x004fe400078e0007 */ /*2000*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x008fe400078e0006 */ /*2010*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x010fc400078e0009 */ /*2020*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x002fe400078e0008 */ /*2030*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2040*/ ISETP.GT.AND P0, PT, R10, 0x17, PT ; /* 0x000000170a00780c */ /* 0x000fe20003f04270 */ /*2050*/ SHFL.DOWN PT, R7, R4, 0x8, 0x1f ; /* 0x09001f0004077f89 */ /* 0x0010a200000e0000 */ /*2060*/ BSSY B1, 0x21b0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*2070*/ SHFL.DOWN PT, R6, R5, 0x8, 0x1f ; /* 0x09001f0005067f89 */ /* 0x0080e800000e0000 */ /*2080*/ SHFL.DOWN PT, R9, R2, 0x8, 0x1f ; /* 0x09001f0002097f89 */ /* 0x01012800000e0000 */ /*2090*/ SHFL.DOWN PT, R8, R3, 0x8, 0x1f ; /* 0x09001f0003087f89 */ /* 0x00206200000e0000 */ /*20a0*/ @P0 BRA 0x21a0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*20b0*/ ISETP.GE.AND P0, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x004fda0003f06270 */ /*20c0*/ @!P0 BRA 0x2160 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*20d0*/ ISETP.GE.U32.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x010fc80003f06070 */ /*20e0*/ ISETP.GE.AND.EX P0, PT, R3, R8, PT, P0 ; /* 0x000000080300720c */ /* 0x002fc80003f06300 */ /*20f0*/ ISETP.LT.OR P0, PT, R7, R4, !P0 ; /* 0x000000040700720c */ /* 0x000fda0004701670 */ /*2100*/ @P0 BRA 0x21a0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*2110*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0007 */ /*2120*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x008fe400078e0006 */ /*2130*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*2140*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0008 */ /*2150*/ BRA 0x21a0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*2160*/ MOV R4, R7 ; /* 0x0000000700047202 */ /* 0x001fe20000000f00 */ /*2170*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x008fe400078e0006 */ /*2180*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x010fc400078e0009 */ /*2190*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x002fe400078e0008 */ /*21a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*21b0*/ ISETP.GT.AND P0, PT, R10, 0xf, PT ; /* 0x0000000f0a00780c */ /* 0x000fe20003f04270 */ /*21c0*/ SHFL.DOWN PT, R7, R4, 0x10, 0x1f ; /* 0x0a001f0004077f89 */ /* 0x00442200000e0000 */ /*21d0*/ BSSY B1, 0x2320 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*21e0*/ SHFL.DOWN PT, R6, R5, 0x10, 0x1f ; /* 0x0a001f0005067f89 */ /* 0x0084e800000e0000 */ /*21f0*/ SHFL.DOWN PT, R9, R2, 0x10, 0x1f ; /* 0x0a001f0002097f89 */ /* 0x01052800000e0000 */ /*2200*/ SHFL.DOWN PT, R8, R3, 0x10, 0x1f ; /* 0x0a001f0003087f89 */ /* 0x00246200000e0000 */ /*2210*/ @P0 BRA 0x2310 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*2220*/ ISETP.GE.AND P0, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x001fda0003f06270 */ /*2230*/ @!P0 BRA 0x22d0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*2240*/ ISETP.GE.U32.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x010fc80003f06070 */ /*2250*/ ISETP.GE.AND.EX P0, PT, R3, R8, PT, P0 ; /* 0x000000080300720c */ /* 0x002fc80003f06300 */ /*2260*/ ISETP.LT.OR P0, PT, R7, R4, !P0 ; /* 0x000000040700720c */ /* 0x000fda0004701670 */ /*2270*/ @P0 BRA 0x2310 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*2280*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x004fe400078e0007 */ /*2290*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x008fe400078e0006 */ /*22a0*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*22b0*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0008 */ /*22c0*/ BRA 0x2310 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*22d0*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x004fe400078e0007 */ /*22e0*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x008fe400078e0006 */ /*22f0*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x010fc400078e0009 */ /*2300*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x002fe400078e0008 */ /*2310*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2320*/ ISETP.NE.AND P0, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fe40003f05270 */ /*2330*/ ISETP.NE.AND P2, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fd60003f45270 */ /*2340*/ @!P0 SHF.R.S32.HI R7, RZ, 0x1f, R0 ; /* 0x0000001fff078819 */ /* 0x001fc80000011400 */ /*2350*/ @!P0 LEA.HI R7, R7, R0, RZ, 0x5 ; /* 0x0000000007078211 */ /* 0x000fc800078f28ff */ /*2360*/ @!P0 SHF.R.S32.HI R7, RZ, 0x5, R7 ; /* 0x00000005ff078819 */ /* 0x000fc80000011407 */ /*2370*/ @!P0 SHF.L.U32 R7, R7, 0x4, RZ ; /* 0x0000000407078819 */ /* 0x000fca00000006ff */ /*2380*/ @!P0 STS.64 [R7+0x10], R2 ; /* 0x0000100207008388 */ /* 0x0001e80000000a00 */ /*2390*/ @!P0 STS.64 [R7+0x8], R4 ; /* 0x0000080407008388 */ /* 0x0001e80000000a00 */ /*23a0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*23b0*/ @P2 BRA 0x5ea0 ; /* 0x00003ae000002947 */ /* 0x000fea0003800000 */ /*23c0*/ LDS.64 R10, [0x18] ; /* 0x00001800ff0a7984 */ /* 0x000f620000000a00 */ /*23d0*/ BSSY B1, 0x2550 ; /* 0x0000017000017945 */ /* 0x000fe60003800000 */ /*23e0*/ LDS.64 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000e280000000a00 */ /*23f0*/ LDS.64 R6, [0x28] ; /* 0x00002800ff067984 */ /* 0x009e280000000a00 */ /*2400*/ LDS.64 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x012e620000000a00 */ /*2410*/ ISETP.GE.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400720c */ /* 0x020fe20003f06270 */ /*2420*/ IMAD.MOV.U32 R26, RZ, RZ, R11 ; /* 0x000000ffff1a7224 */ /* 0x000fc400078e000b */ /*2430*/ IMAD.MOV.U32 R29, RZ, RZ, R10 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e000a */ /*2440*/ IMAD.MOV.U32 R27, RZ, RZ, R12 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e000c */ /*2450*/ IMAD.MOV.U32 R0, RZ, RZ, R13 ; /* 0x000000ffff007224 */ /* 0x000fcc00078e000d */ /*2460*/ @!P0 BRA 0x2540 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2470*/ ISETP.GE.AND P3, PT, R10, R4, PT ; /* 0x000000040a00720c */ /* 0x003fe20003f66270 */ /*2480*/ IMAD.MOV.U32 R27, RZ, RZ, R2 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0002 */ /*2490*/ IMAD.MOV.U32 R0, RZ, RZ, R3 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0003 */ /*24a0*/ IMAD.MOV.U32 R26, RZ, RZ, R5 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e0005 */ /*24b0*/ IMAD.MOV.U32 R29, RZ, RZ, R4 ; /* 0x000000ffff1d7224 */ /* 0x000fcc00078e0004 */ /*24c0*/ @P3 ISETP.LT.U32.AND P1, PT, R2.reuse, R12.reuse, PT ; /* 0x0000000c0200320c */ /* 0x0c0fe40003f21070 */ /*24d0*/ @P3 ISETP.GE.U32.AND P0, PT, R2.reuse, R12.reuse, PT ; /* 0x0000000c0200320c */ /* 0x0c0fe40003f06070 */ /*24e0*/ @P3 ISETP.LT.AND.EX P1, PT, R3.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0300320c */ /* 0x0c0fe40003f21310 */ /*24f0*/ @P3 ISETP.GE.AND.EX P0, PT, R3.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0300320c */ /* 0x0c0fe40003f06300 */ /*2500*/ @P3 SEL R27, R2, R12, P1 ; /* 0x0000000c021b3207 */ /* 0x000fe40000800000 */ /*2510*/ @P3 SEL R0, R3, R13, P1 ; /* 0x0000000d03003207 */ /* 0x000fc40000800000 */ /*2520*/ @P3 SEL R26, R5, R11, !P0 ; /* 0x0000000b051a3207 */ /* 0x000fe40004000000 */ /*2530*/ @P3 SEL R29, R4, R10, !P0 ; /* 0x0000000a041d3207 */ /* 0x000fe40004000000 */ /*2540*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x003fea0003800000 */ /*2550*/ LDS.64 R24, [0x38] ; /* 0x00003800ff187984 */ /* 0x000e220000000a00 */ /*2560*/ ISETP.GE.AND P0, PT, R29, R6, PT ; /* 0x000000061d00720c */ /* 0x000fe20003f06270 */ /*2570*/ BSSY B1, 0x2740 ; /* 0x000001c000017945 */ /* 0x000fe20003800000 */ /*2580*/ IMAD.MOV.U32 R28, RZ, RZ, R7 ; /* 0x000000ffff1c7224 */ /* 0x000fe200078e0007 */ /*2590*/ LDS.64 R22, [0x40] ; /* 0x00004000ff167984 */ /* 0x000e620000000a00 */ /*25a0*/ IMAD.MOV.U32 R31, RZ, RZ, R6 ; /* 0x000000ffff1f7224 */ /* 0x000fe200078e0006 */ /*25b0*/ MOV R30, R9 ; /* 0x00000009001e7202 */ /* 0x000fe20000000f00 */ /*25c0*/ IMAD.MOV.U32 R33, RZ, RZ, R8 ; /* 0x000000ffff217224 */ /* 0x000fe200078e0008 */ /*25d0*/ LDS.64 R20, [0x48] ; /* 0x00004800ff147984 */ /* 0x000ee80000000a00 */ /*25e0*/ LDS.64 R18, [0x50] ; /* 0x00005000ff127984 */ /* 0x000f280000000a00 */ /*25f0*/ LDS.64 R16, [0x58] ; /* 0x00005800ff107984 */ /* 0x000ea80000000a00 */ /*2600*/ LDS.64 R14, [0x60] ; /* 0x00006000ff0e7984 */ /* 0x000e280000000a00 */ /*2610*/ LDS.64 R4, [0x68] ; /* 0x00006800ff047984 */ /* 0x004ea80000000a00 */ /*2620*/ LDS.64 R2, [0x70] ; /* 0x00007000ff027984 */ /* 0x000e280000000a00 */ /*2630*/ LDS.64 R12, [0x78] ; /* 0x00007800ff0c7984 */ /* 0x000e280000000a00 */ /*2640*/ LDS.64 R10, [0x80] ; /* 0x00008000ff0a7984 */ /* 0x000e220000000a00 */ /*2650*/ @!P0 BRA 0x2730 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2660*/ ISETP.GE.AND P3, PT, R6, R29, PT ; /* 0x0000001d0600720c */ /* 0x000fe20003f66270 */ /*2670*/ IMAD.MOV.U32 R33, RZ, RZ, R27 ; /* 0x000000ffff217224 */ /* 0x000fc400078e001b */ /*2680*/ IMAD.MOV.U32 R30, RZ, RZ, R0 ; /* 0x000000ffff1e7224 */ /* 0x000fe400078e0000 */ /*2690*/ IMAD.MOV.U32 R28, RZ, RZ, R26 ; /* 0x000000ffff1c7224 */ /* 0x000fe400078e001a */ /*26a0*/ IMAD.MOV.U32 R31, RZ, RZ, R29 ; /* 0x000000ffff1f7224 */ /* 0x000fcc00078e001d */ /*26b0*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R8.reuse, PT ; /* 0x000000081b00320c */ /* 0x0c0fe40003f21070 */ /*26c0*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R8.reuse, PT ; /* 0x000000081b00320c */ /* 0x0c0fe40003f06070 */ /*26d0*/ @P3 ISETP.LT.AND.EX P1, PT, R0.reuse, R9.reuse, PT, P1 ; /* 0x000000090000320c */ /* 0x0c0fe40003f21310 */ /*26e0*/ @P3 ISETP.GE.AND.EX P0, PT, R0.reuse, R9.reuse, PT, P0 ; /* 0x000000090000320c */ /* 0x0c0fe40003f06300 */ /*26f0*/ @P3 SEL R33, R27, R8, P1 ; /* 0x000000081b213207 */ /* 0x000fe40000800000 */ /*2700*/ @P3 SEL R30, R0, R9, P1 ; /* 0x00000009001e3207 */ /* 0x000fc40000800000 */ /*2710*/ @P3 SEL R28, R26, R7, !P0 ; /* 0x000000071a1c3207 */ /* 0x000fe40004000000 */ /*2720*/ @P3 SEL R31, R29, R6, !P0 ; /* 0x000000061d1f3207 */ /* 0x000fe40004000000 */ /*2730*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2740*/ ISETP.GE.AND P0, PT, R31, R24, PT ; /* 0x000000181f00720c */ /* 0x001fe20003f06270 */ /*2750*/ BSSY B1, 0x2890 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2760*/ IMAD.MOV.U32 R0, RZ, RZ, R25 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0019 */ /*2770*/ IMAD.MOV.U32 R7, RZ, RZ, R24 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0018 */ /*2780*/ IMAD.MOV.U32 R27, RZ, RZ, R22 ; /* 0x000000ffff1b7224 */ /* 0x002fe400078e0016 */ /*2790*/ IMAD.MOV.U32 R26, RZ, RZ, R23 ; /* 0x000000ffff1a7224 */ /* 0x000fca00078e0017 */ /*27a0*/ @!P0 BRA 0x2880 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*27b0*/ ISETP.GE.AND P3, PT, R24, R31.reuse, PT ; /* 0x0000001f1800720c */ /* 0x080fe20003f66270 */ /*27c0*/ IMAD.MOV.U32 R27, RZ, RZ, R33 ; /* 0x000000ffff1b7224 */ /* 0x000fe200078e0021 */ /*27d0*/ MOV R7, R31 ; /* 0x0000001f00077202 */ /* 0x000fe20000000f00 */ /*27e0*/ IMAD.MOV.U32 R26, RZ, RZ, R30 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e001e */ /*27f0*/ IMAD.MOV.U32 R0, RZ, RZ, R28 ; /* 0x000000ffff007224 */ /* 0x000fd000078e001c */ /*2800*/ @P3 ISETP.LT.U32.AND P1, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f21070 */ /*2810*/ @P3 ISETP.GE.U32.AND P0, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f06070 */ /*2820*/ @P3 ISETP.LT.AND.EX P1, PT, R30.reuse, R23.reuse, PT, P1 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f21310 */ /*2830*/ @P3 ISETP.GE.AND.EX P0, PT, R30.reuse, R23.reuse, PT, P0 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f06300 */ /*2840*/ @P3 SEL R27, R33, R22, P1 ; /* 0x00000016211b3207 */ /* 0x000fe40000800000 */ /*2850*/ @P3 SEL R26, R30, R23, P1 ; /* 0x000000171e1a3207 */ /* 0x000fc40000800000 */ /*2860*/ @P3 SEL R0, R28, R25, !P0 ; /* 0x000000191c003207 */ /* 0x000fe40004000000 */ /*2870*/ @P3 SEL R7, R31, R24, !P0 ; /* 0x000000181f073207 */ /* 0x000fe40004000000 */ /*2880*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2890*/ ISETP.GE.AND P0, PT, R7, R20, PT ; /* 0x000000140700720c */ /* 0x008fe20003f06270 */ /*28a0*/ BSSY B1, 0x29e0 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*28b0*/ IMAD.MOV.U32 R6, RZ, RZ, R21 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0015 */ /*28c0*/ IMAD.MOV.U32 R9, RZ, RZ, R20 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0014 */ /*28d0*/ IMAD.MOV.U32 R23, RZ, RZ, R18 ; /* 0x000000ffff177224 */ /* 0x010fe400078e0012 */ /*28e0*/ IMAD.MOV.U32 R8, RZ, RZ, R19 ; /* 0x000000ffff087224 */ /* 0x000fca00078e0013 */ /*28f0*/ @!P0 BRA 0x29d0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2900*/ ISETP.GE.AND P3, PT, R20, R7, PT ; /* 0x000000071400720c */ /* 0x000fe20003f66270 */ /*2910*/ IMAD.MOV.U32 R23, RZ, RZ, R27 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001b */ /*2920*/ IMAD.MOV.U32 R8, RZ, RZ, R26 ; /* 0x000000ffff087224 */ /* 0x000fe400078e001a */ /*2930*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0000 */ /*2940*/ IMAD.MOV.U32 R9, RZ, RZ, R7 ; /* 0x000000ffff097224 */ /* 0x000fcc00078e0007 */ /*2950*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f21070 */ /*2960*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f06070 */ /*2970*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R19.reuse, PT, P1 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f21310 */ /*2980*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R19.reuse, PT, P0 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f06300 */ /*2990*/ @P3 SEL R23, R27, R18, P1 ; /* 0x000000121b173207 */ /* 0x000fe40000800000 */ /*29a0*/ @P3 SEL R8, R26, R19, P1 ; /* 0x000000131a083207 */ /* 0x000fc40000800000 */ /*29b0*/ @P3 SEL R6, R0, R21, !P0 ; /* 0x0000001500063207 */ /* 0x000fe40004000000 */ /*29c0*/ @P3 SEL R9, R7, R20, !P0 ; /* 0x0000001407093207 */ /* 0x000fe40004000000 */ /*29d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*29e0*/ ISETP.GE.AND P0, PT, R9, R16, PT ; /* 0x000000100900720c */ /* 0x000fe20003f06270 */ /*29f0*/ BSSY B1, 0x2b30 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2a00*/ IMAD.MOV.U32 R0, RZ, RZ, R17 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0011 */ /*2a10*/ MOV R18, R15 ; /* 0x0000000f00127202 */ /* 0x000fe20000000f00 */ /*2a20*/ IMAD.MOV.U32 R7, RZ, RZ, R16 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0010 */ /*2a30*/ IMAD.MOV.U32 R19, RZ, RZ, R14 ; /* 0x000000ffff137224 */ /* 0x000fce00078e000e */ /*2a40*/ @!P0 BRA 0x2b20 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2a50*/ ISETP.GE.AND P3, PT, R16, R9, PT ; /* 0x000000091000720c */ /* 0x000fe20003f66270 */ /*2a60*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0017 */ /*2a70*/ IMAD.MOV.U32 R18, RZ, RZ, R8 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0008 */ /*2a80*/ IMAD.MOV.U32 R0, RZ, RZ, R6 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0006 */ /*2a90*/ IMAD.MOV.U32 R7, RZ, RZ, R9 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0009 */ /*2aa0*/ @P3 ISETP.LT.U32.AND P1, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f21070 */ /*2ab0*/ @P3 ISETP.GE.U32.AND P0, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f06070 */ /*2ac0*/ @P3 ISETP.LT.AND.EX P1, PT, R8.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0800320c */ /* 0x0c0fe40003f21310 */ /*2ad0*/ @P3 ISETP.GE.AND.EX P0, PT, R8.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0800320c */ /* 0x0c0fe40003f06300 */ /*2ae0*/ @P3 SEL R19, R23, R14, P1 ; /* 0x0000000e17133207 */ /* 0x000fe40000800000 */ /*2af0*/ @P3 SEL R18, R8, R15, P1 ; /* 0x0000000f08123207 */ /* 0x000fc40000800000 */ /*2b00*/ @P3 SEL R0, R6, R17, !P0 ; /* 0x0000001106003207 */ /* 0x000fe40004000000 */ /*2b10*/ @P3 SEL R7, R9, R16, !P0 ; /* 0x0000001009073207 */ /* 0x000fe40004000000 */ /*2b20*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2b30*/ ISETP.GE.AND P0, PT, R7, R4, PT ; /* 0x000000040700720c */ /* 0x004fe20003f06270 */ /*2b40*/ BSSY B1, 0x2c80 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2b50*/ IMAD.MOV.U32 R6, RZ, RZ, R5 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0005 */ /*2b60*/ IMAD.MOV.U32 R9, RZ, RZ, R4 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0004 */ /*2b70*/ IMAD.MOV.U32 R15, RZ, RZ, R2 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0002 */ /*2b80*/ IMAD.MOV.U32 R8, RZ, RZ, R3 ; /* 0x000000ffff087224 */ /* 0x000fca00078e0003 */ /*2b90*/ @!P0 BRA 0x2c70 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2ba0*/ ISETP.GE.AND P3, PT, R4, R7.reuse, PT ; /* 0x000000070400720c */ /* 0x080fe20003f66270 */ /*2bb0*/ IMAD.MOV.U32 R15, RZ, RZ, R19 ; /* 0x000000ffff0f7224 */ /* 0x000fe200078e0013 */ /*2bc0*/ MOV R9, R7 ; /* 0x0000000700097202 */ /* 0x000fe20000000f00 */ /*2bd0*/ IMAD.MOV.U32 R8, RZ, RZ, R18 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0012 */ /*2be0*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fd000078e0000 */ /*2bf0*/ @P3 ISETP.LT.U32.AND P1, PT, R19.reuse, R2.reuse, PT ; /* 0x000000021300320c */ /* 0x0c0fe40003f21070 */ /*2c00*/ @P3 ISETP.GE.U32.AND P0, PT, R19.reuse, R2.reuse, PT ; /* 0x000000021300320c */ /* 0x0c0fe40003f06070 */ /*2c10*/ @P3 ISETP.LT.AND.EX P1, PT, R18.reuse, R3.reuse, PT, P1 ; /* 0x000000031200320c */ /* 0x0c0fe40003f21310 */ /*2c20*/ @P3 ISETP.GE.AND.EX P0, PT, R18.reuse, R3.reuse, PT, P0 ; /* 0x000000031200320c */ /* 0x0c0fe40003f06300 */ /*2c30*/ @P3 SEL R15, R19, R2, P1 ; /* 0x00000002130f3207 */ /* 0x000fe40000800000 */ /*2c40*/ @P3 SEL R8, R18, R3, P1 ; /* 0x0000000312083207 */ /* 0x000fc40000800000 */ /*2c50*/ @P3 SEL R6, R0, R5, !P0 ; /* 0x0000000500063207 */ /* 0x000fe40004000000 */ /*2c60*/ @P3 SEL R9, R7, R4, !P0 ; /* 0x0000000407093207 */ /* 0x000fe40004000000 */ /*2c70*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2c80*/ ISETP.GE.AND P0, PT, R9, R12, PT ; /* 0x0000000c0900720c */ /* 0x000fe20003f06270 */ /*2c90*/ IMAD.MOV.U32 R4, RZ, RZ, R12 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000c */ /*2ca0*/ IMAD.MOV.U32 R5, RZ, RZ, R13 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000d */ /*2cb0*/ IMAD.MOV.U32 R2, RZ, RZ, R10 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000a */ /*2cc0*/ IMAD.MOV.U32 R3, RZ, RZ, R11 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e000b */ /*2cd0*/ @!P0 BRA 0x5ea0 ; /* 0x000031c000008947 */ /* 0x000fea0003800000 */ /*2ce0*/ ISETP.GE.AND P0, PT, R12, R9, PT ; /* 0x000000090c00720c */ /* 0x000fe20003f06270 */ /*2cf0*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0009 */ /*2d00*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0006 */ /*2d10*/ IMAD.MOV.U32 R2, RZ, RZ, R15 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000f */ /*2d20*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0008 */ /*2d30*/ @!P0 BRA 0x5ea0 ; /* 0x0000316000008947 */ /* 0x000fea0003800000 */ /*2d40*/ ISETP.LT.U32.AND P1, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00720c */ /* 0x0c0fe40003f21070 */ /*2d50*/ ISETP.GE.U32.AND P0, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00720c */ /* 0x0c0fe40003f06070 */ /*2d60*/ ISETP.LT.AND.EX P1, PT, R8.reuse, R11.reuse, PT, P1 ; /* 0x0000000b0800720c */ /* 0x0c0fe40003f21310 */ /*2d70*/ ISETP.GE.AND.EX P0, PT, R8.reuse, R11.reuse, PT, P0 ; /* 0x0000000b0800720c */ /* 0x0c0fe40003f06300 */ /*2d80*/ SEL R2, R15, R10, P1 ; /* 0x0000000a0f027207 */ /* 0x000fe40000800000 */ /*2d90*/ SEL R3, R8, R11, P1 ; /* 0x0000000b08037207 */ /* 0x000fc40000800000 */ /*2da0*/ SEL R5, R6, R13, !P0 ; /* 0x0000000d06057207 */ /* 0x000fe40004000000 */ /*2db0*/ SEL R4, R9, R12, !P0 ; /* 0x0000000c09047207 */ /* 0x000fe20004000000 */ /*2dc0*/ BRA 0x5ea0 ; /* 0x000030d000007947 */ /* 0x000fea0003800000 */ /*2dd0*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*2de0*/ CS2R R4, SRZ ; /* 0x0000000000047805 */ /* 0x000fe2000001ff00 */ /*2df0*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fe2000001ff00 */ /*2e00*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fd400078e0000 */ /*2e10*/ @!P0 IMAD.MOV.U32 R9, RZ, RZ, 0x10 ; /* 0x00000010ff098424 */ /* 0x000fe200078e00ff */ /*2e20*/ @!P0 IADD3 R6, R0, 0x100, RZ ; /* 0x0000010000068810 */ /* 0x000fc60007ffe0ff */ /*2e30*/ @!P0 IMAD.WIDE R8, R0, R9, c[0x0][0x160] ; /* 0x0000580000088625 */ /* 0x000fca00078e0209 */ /*2e40*/ @!P0 LDG.E.64.CONSTANT R4, [R8.64] ; /* 0x0000000408048981 */ /* 0x000168000c1e9b00 */ /*2e50*/ @!P0 LDG.E.64.CONSTANT R2, [R8.64+0x8] ; /* 0x0000080408028981 */ /* 0x000162000c1e9b00 */ /*2e60*/ ISETP.GE.AND P0, PT, R6, c[0x0][0x170], PT ; /* 0x00005c0006007a0c */ /* 0x000fe20003f06270 */ /*2e70*/ BSSY B1, 0x37d0 ; /* 0x0000095000017945 */ /* 0x000fd80003800000 */ /*2e80*/ @P0 BRA 0x37c0 ; /* 0x0000093000000947 */ /* 0x000fea0003800000 */ /*2e90*/ LOP3.LUT R7, RZ, R6, RZ, 0x33, !PT ; /* 0x00000006ff077212 */ /* 0x001fe200078e33ff */ /*2ea0*/ BSSY B2, 0x3150 ; /* 0x000002a000027945 */ /* 0x000fe60003800000 */ /*2eb0*/ IADD3 R15, R7, c[0x0][0x170], RZ ; /* 0x00005c00070f7a10 */ /* 0x000fc80007ffe0ff */ /*2ec0*/ LEA.HI R7, R15, 0x1, RZ, 0x18 ; /* 0x000000010f077811 */ /* 0x000fc800078fc0ff */ /*2ed0*/ LOP3.LUT P0, R7, R7, 0x3, RZ, 0xc0, !PT ; /* 0x0000000307077812 */ /* 0x000fda000780c0ff */ /*2ee0*/ @!P0 BRA 0x3140 ; /* 0x0000025000008947 */ /* 0x000fea0003800000 */ /*2ef0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x10 ; /* 0x00000010ff097424 */ /* 0x000fc800078e00ff */ /*2f00*/ IMAD.WIDE R8, R6, R9, c[0x0][0x160] ; /* 0x0000580006087625 */ /* 0x000fca00078e0209 */ /*2f10*/ MOV R14, R8 ; /* 0x00000008000e7202 */ /* 0x000fca0000000f00 */ /*2f20*/ IMAD.MOV.U32 R8, RZ, RZ, R14 ; /* 0x000000ffff087224 */ /* 0x000fca00078e000e */ /*2f30*/ LDG.E.64.CONSTANT R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x000ea8000c1e9b00 */ /*2f40*/ LDG.E.64.CONSTANT R12, [R8.64+0x8] ; /* 0x00000804080c7981 */ /* 0x000ee2000c1e9b00 */ /*2f50*/ IADD3 R7, R7, -0x1, RZ ; /* 0xffffffff07077810 */ /* 0x000fe20007ffe0ff */ /*2f60*/ BSSY B3, 0x3110 ; /* 0x000001a000037945 */ /* 0x000fe20003800000 */ /*2f70*/ IMAD.MOV.U32 R19, RZ, RZ, R2 ; /* 0x000000ffff137224 */ /* 0x020fe200078e0002 */ /*2f80*/ IADD3 R14, P3, R8, 0x1000, RZ ; /* 0x00001000080e7810 */ /* 0x000fe20007f7e0ff */ /*2f90*/ IMAD.MOV.U32 R21, RZ, RZ, R3 ; /* 0x000000ffff157224 */ /* 0x000fe200078e0003 */ /*2fa0*/ ISETP.NE.AND P2, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe20003f45270 */ /*2fb0*/ IMAD.MOV.U32 R17, RZ, RZ, R5 ; /* 0x000000ffff117224 */ /* 0x000fc400078e0005 */ /*2fc0*/ IMAD.MOV.U32 R23, RZ, RZ, R4 ; /* 0x000000ffff177224 */ /* 0x000fe200078e0004 */ /*2fd0*/ ISETP.GE.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400720c */ /* 0x004fe20003f06270 */ /*2fe0*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000b */ /*2ff0*/ IMAD.MOV.U32 R4, RZ, RZ, R10 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000a */ /*3000*/ IMAD.MOV.U32 R2, RZ, RZ, R12 ; /* 0x000000ffff027224 */ /* 0x008fe400078e000c */ /*3010*/ IMAD.MOV.U32 R3, RZ, RZ, R13 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e000d */ /*3020*/ @!P0 BRA 0x3100 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*3030*/ ISETP.GE.AND P4, PT, R10, R23, PT ; /* 0x000000170a00720c */ /* 0x000fe20003f86270 */ /*3040*/ IMAD.MOV.U32 R2, RZ, RZ, R19 ; /* 0x000000ffff027224 */ /* 0x000fe200078e0013 */ /*3050*/ MOV R5, R17 ; /* 0x0000001100057202 */ /* 0x000fe20000000f00 */ /*3060*/ IMAD.MOV.U32 R3, RZ, RZ, R21 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0015 */ /*3070*/ IMAD.MOV.U32 R4, RZ, RZ, R23 ; /* 0x000000ffff047224 */ /* 0x000fd000078e0017 */ /*3080*/ @P4 ISETP.LT.U32.AND P1, PT, R19.reuse, R12.reuse, PT ; /* 0x0000000c1300420c */ /* 0x0c0fe40003f21070 */ /*3090*/ @P4 ISETP.GE.U32.AND P0, PT, R19, R12.reuse, PT ; /* 0x0000000c1300420c */ /* 0x080fe40003f06070 */ /*30a0*/ @P4 ISETP.LT.AND.EX P1, PT, R21.reuse, R13.reuse, PT, P1 ; /* 0x0000000d1500420c */ /* 0x0c0fe40003f21310 */ /*30b0*/ @P4 ISETP.GE.AND.EX P0, PT, R21, R13.reuse, PT, P0 ; /* 0x0000000d1500420c */ /* 0x080fe40003f06300 */ /*30c0*/ @P4 SEL R2, R19, R12, P1 ; /* 0x0000000c13024207 */ /* 0x000fe40000800000 */ /*30d0*/ @P4 SEL R3, R21, R13, P1 ; /* 0x0000000d15034207 */ /* 0x000fc40000800000 */ /*30e0*/ @P4 SEL R5, R17, R11, !P0 ; /* 0x0000000b11054207 */ /* 0x000fe40004000000 */ /*30f0*/ @P4 SEL R4, R23, R10, !P0 ; /* 0x0000000a17044207 */ /* 0x000fe40004000000 */ /*3100*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*3110*/ IMAD.X R9, RZ, RZ, R9, P3 ; /* 0x000000ffff097224 */ /* 0x000fe200018e0609 */ /*3120*/ IADD3 R6, R6, 0x100, RZ ; /* 0x0000010006067810 */ /* 0x000fe20007ffe0ff */ /*3130*/ @P2 BRA 0x2f20 ; /* 0xfffffde000002947 */ /* 0x000fea000383ffff */ /*3140*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3150*/ ISETP.GE.U32.AND P0, PT, R15, 0x300, PT ; /* 0x000003000f00780c */ /* 0x000fda0003f06070 */ /*3160*/ @!P0 BRA 0x37c0 ; /* 0x0000065000008947 */ /* 0x000fea0003800000 */ /*3170*/ IMAD.MOV.U32 R9, RZ, RZ, 0x10 ; /* 0x00000010ff097424 */ /* 0x000fc800078e00ff */ /*3180*/ IMAD.WIDE R8, R6, R9, c[0x0][0x160] ; /* 0x0000580006087625 */ /* 0x000fc800078e0209 */ /*3190*/ IMAD.MOV.U32 R16, RZ, RZ, R8 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0008 */ /*31a0*/ IMAD.MOV.U32 R17, RZ, RZ, R9 ; /* 0x000000ffff117224 */ /* 0x000fca00078e0009 */ /*31b0*/ LDG.E.64.CONSTANT R22, [R16.64] ; /* 0x0000000410167981 */ /* 0x000ea8000c1e9b00 */ /*31c0*/ LDG.E.64.CONSTANT R24, [R16.64+0x8] ; /* 0x0000080410187981 */ /* 0x000ee8000c1e9b00 */ /*31d0*/ LDG.E.64.CONSTANT R20, [R16.64+0x1000] ; /* 0x0010000410147981 */ /* 0x020168000c1e9b00 */ /*31e0*/ LDG.E.64.CONSTANT R18, [R16.64+0x1008] ; /* 0x0010080410127981 */ /* 0x000168000c1e9b00 */ /*31f0*/ LDG.E.64.CONSTANT R14, [R16.64+0x2000] ; /* 0x00200004100e7981 */ /* 0x000168000c1e9b00 */ /*3200*/ LDG.E.64.CONSTANT R12, [R16.64+0x2008] ; /* 0x00200804100c7981 */ /* 0x000168000c1e9b00 */ /*3210*/ LDG.E.64.CONSTANT R10, [R16.64+0x3000] ; /* 0x00300004100a7981 */ /* 0x000168000c1e9b00 */ /*3220*/ LDG.E.64.CONSTANT R8, [R16.64+0x3008] ; /* 0x0030080410087981 */ /* 0x000162000c1e9b00 */ /*3230*/ BSSY B2, 0x3380 ; /* 0x0000014000027945 */ /* 0x000fe20003800000 */ /*3240*/ ISETP.GE.AND P0, PT, R4, R22, PT ; /* 0x000000160400720c */ /* 0x004fe20003f06270 */ /*3250*/ IMAD.MOV.U32 R7, RZ, RZ, R23 ; /* 0x000000ffff077224 */ /* 0x000fc400078e0017 */ /*3260*/ IMAD.MOV.U32 R27, RZ, RZ, R22 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0016 */ /*3270*/ IMAD.MOV.U32 R31, RZ, RZ, R24 ; /* 0x000000ffff1f7224 */ /* 0x008fe400078e0018 */ /*3280*/ IMAD.MOV.U32 R33, RZ, RZ, R25 ; /* 0x000000ffff217224 */ /* 0x000fcc00078e0019 */ /*3290*/ @!P0 BRA 0x3370 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*32a0*/ ISETP.GE.AND P2, PT, R22, R4, PT ; /* 0x000000041600720c */ /* 0x001fe20003f46270 */ /*32b0*/ IMAD.MOV.U32 R31, RZ, RZ, R2 ; /* 0x000000ffff1f7224 */ /* 0x000fe200078e0002 */ /*32c0*/ MOV R7, R5 ; /* 0x0000000500077202 */ /* 0x000fe20000000f00 */ /*32d0*/ IMAD.MOV.U32 R33, RZ, RZ, R3 ; /* 0x000000ffff217224 */ /* 0x000fe400078e0003 */ /*32e0*/ IMAD.MOV.U32 R27, RZ, RZ, R4 ; /* 0x000000ffff1b7224 */ /* 0x000fd000078e0004 */ /*32f0*/ @P2 ISETP.LT.U32.AND P1, PT, R2.reuse, R24.reuse, PT ; /* 0x000000180200220c */ /* 0x0c0fe40003f21070 */ /*3300*/ @P2 ISETP.GE.U32.AND P0, PT, R2.reuse, R24.reuse, PT ; /* 0x000000180200220c */ /* 0x0c0fe40003f06070 */ /*3310*/ @P2 ISETP.LT.AND.EX P1, PT, R3.reuse, R25.reuse, PT, P1 ; /* 0x000000190300220c */ /* 0x0c0fe40003f21310 */ /*3320*/ @P2 ISETP.GE.AND.EX P0, PT, R3.reuse, R25.reuse, PT, P0 ; /* 0x000000190300220c */ /* 0x0c0fe40003f06300 */ /*3330*/ @P2 SEL R31, R2, R24, P1 ; /* 0x00000018021f2207 */ /* 0x000fe40000800000 */ /*3340*/ @P2 SEL R33, R3, R25, P1 ; /* 0x0000001903212207 */ /* 0x000fc40000800000 */ /*3350*/ @P2 SEL R7, R5, R23, !P0 ; /* 0x0000001705072207 */ /* 0x000fe40004000000 */ /*3360*/ @P2 SEL R27, R4, R22, !P0 ; /* 0x00000016041b2207 */ /* 0x000fe40004000000 */ /*3370*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x001fea0003800000 */ /*3380*/ ISETP.GE.AND P0, PT, R27, R20, PT ; /* 0x000000141b00720c */ /* 0x020fe20003f06270 */ /*3390*/ BSSY B2, 0x34d0 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*33a0*/ IMAD.MOV.U32 R3, RZ, RZ, R21 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0015 */ /*33b0*/ IMAD.MOV.U32 R5, RZ, RZ, R20 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0014 */ /*33c0*/ IMAD.MOV.U32 R25, RZ, RZ, R18 ; /* 0x000000ffff197224 */ /* 0x000fe400078e0012 */ /*33d0*/ IMAD.MOV.U32 R29, RZ, RZ, R19 ; /* 0x000000ffff1d7224 */ /* 0x000fca00078e0013 */ /*33e0*/ @!P0 BRA 0x34c0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*33f0*/ ISETP.GE.AND P2, PT, R20, R27, PT ; /* 0x0000001b1400720c */ /* 0x000fe20003f46270 */ /*3400*/ IMAD.MOV.U32 R25, RZ, RZ, R31 ; /* 0x000000ffff197224 */ /* 0x000fe400078e001f */ /*3410*/ IMAD.MOV.U32 R29, RZ, RZ, R33 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e0021 */ /*3420*/ IMAD.MOV.U32 R3, RZ, RZ, R7 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0007 */ /*3430*/ IMAD.MOV.U32 R5, RZ, RZ, R27 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e001b */ /*3440*/ @P2 ISETP.LT.U32.AND P1, PT, R31.reuse, R18.reuse, PT ; /* 0x000000121f00220c */ /* 0x0c0fe40003f21070 */ /*3450*/ @P2 ISETP.GE.U32.AND P0, PT, R31, R18.reuse, PT ; /* 0x000000121f00220c */ /* 0x080fe40003f06070 */ /*3460*/ @P2 ISETP.LT.AND.EX P1, PT, R33.reuse, R19.reuse, PT, P1 ; /* 0x000000132100220c */ /* 0x0c0fe40003f21310 */ /*3470*/ @P2 ISETP.GE.AND.EX P0, PT, R33, R19.reuse, PT, P0 ; /* 0x000000132100220c */ /* 0x080fe40003f06300 */ /*3480*/ @P2 SEL R25, R31, R18, P1 ; /* 0x000000121f192207 */ /* 0x000fe40000800000 */ /*3490*/ @P2 SEL R29, R33, R19, P1 ; /* 0x00000013211d2207 */ /* 0x000fc40000800000 */ /*34a0*/ @P2 SEL R3, R7, R21, !P0 ; /* 0x0000001507032207 */ /* 0x000fe40004000000 */ /*34b0*/ @P2 SEL R5, R27, R20, !P0 ; /* 0x000000141b052207 */ /* 0x000fe40004000000 */ /*34c0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*34d0*/ ISETP.GE.AND P0, PT, R5, R14, PT ; /* 0x0000000e0500720c */ /* 0x000fe20003f06270 */ /*34e0*/ BSSY B2, 0x3620 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*34f0*/ IMAD.MOV.U32 R7, RZ, RZ, R15 ; /* 0x000000ffff077224 */ /* 0x000fe200078e000f */ /*3500*/ MOV R21, R12 ; /* 0x0000000c00157202 */ /* 0x000fe20000000f00 */ /*3510*/ IMAD.MOV.U32 R19, RZ, RZ, R14 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000e */ /*3520*/ IMAD.MOV.U32 R23, RZ, RZ, R13 ; /* 0x000000ffff177224 */ /* 0x000fce00078e000d */ /*3530*/ @!P0 BRA 0x3610 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*3540*/ ISETP.GE.AND P2, PT, R14, R5, PT ; /* 0x000000050e00720c */ /* 0x000fe20003f46270 */ /*3550*/ IMAD.MOV.U32 R21, RZ, RZ, R25 ; /* 0x000000ffff157224 */ /* 0x000fe400078e0019 */ /*3560*/ IMAD.MOV.U32 R23, RZ, RZ, R29 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001d */ /*3570*/ IMAD.MOV.U32 R7, RZ, RZ, R3 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0003 */ /*3580*/ IMAD.MOV.U32 R19, RZ, RZ, R5 ; /* 0x000000ffff137224 */ /* 0x000fcc00078e0005 */ /*3590*/ @P2 ISETP.LT.U32.AND P1, PT, R25.reuse, R12.reuse, PT ; /* 0x0000000c1900220c */ /* 0x0c0fe40003f21070 */ /*35a0*/ @P2 ISETP.GE.U32.AND P0, PT, R25, R12.reuse, PT ; /* 0x0000000c1900220c */ /* 0x080fe40003f06070 */ /*35b0*/ @P2 ISETP.LT.AND.EX P1, PT, R29.reuse, R13.reuse, PT, P1 ; /* 0x0000000d1d00220c */ /* 0x0c0fe40003f21310 */ /*35c0*/ @P2 ISETP.GE.AND.EX P0, PT, R29, R13.reuse, PT, P0 ; /* 0x0000000d1d00220c */ /* 0x080fe40003f06300 */ /*35d0*/ @P2 SEL R21, R25, R12, P1 ; /* 0x0000000c19152207 */ /* 0x000fe40000800000 */ /*35e0*/ @P2 SEL R23, R29, R13, P1 ; /* 0x0000000d1d172207 */ /* 0x000fc40000800000 */ /*35f0*/ @P2 SEL R7, R3, R15, !P0 ; /* 0x0000000f03072207 */ /* 0x000fe40004000000 */ /*3600*/ @P2 SEL R19, R5, R14, !P0 ; /* 0x0000000e05132207 */ /* 0x000fe40004000000 */ /*3610*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3620*/ ISETP.GE.AND P0, PT, R19, R10, PT ; /* 0x0000000a1300720c */ /* 0x000fe20003f06270 */ /*3630*/ BSSY B2, 0x3770 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*3640*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000b */ /*3650*/ IMAD.MOV.U32 R4, RZ, RZ, R10 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000a */ /*3660*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0008 */ /*3670*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fca00078e0009 */ /*3680*/ @!P0 BRA 0x3760 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*3690*/ ISETP.GE.AND P2, PT, R10, R19, PT ; /* 0x000000130a00720c */ /* 0x000fe20003f46270 */ /*36a0*/ IMAD.MOV.U32 R2, RZ, RZ, R21 ; /* 0x000000ffff027224 */ /* 0x000fe200078e0015 */ /*36b0*/ MOV R5, R7 ; /* 0x0000000700057202 */ /* 0x000fe20000000f00 */ /*36c0*/ IMAD.MOV.U32 R3, RZ, RZ, R23 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0017 */ /*36d0*/ IMAD.MOV.U32 R4, RZ, RZ, R19 ; /* 0x000000ffff047224 */ /* 0x000fd000078e0013 */ /*36e0*/ @P2 ISETP.LT.U32.AND P1, PT, R21.reuse, R8.reuse, PT ; /* 0x000000081500220c */ /* 0x0c0fe40003f21070 */ /*36f0*/ @P2 ISETP.GE.U32.AND P0, PT, R21, R8.reuse, PT ; /* 0x000000081500220c */ /* 0x080fe40003f06070 */ /*3700*/ @P2 ISETP.LT.AND.EX P1, PT, R23.reuse, R9.reuse, PT, P1 ; /* 0x000000091700220c */ /* 0x0c0fe40003f21310 */ /*3710*/ @P2 ISETP.GE.AND.EX P0, PT, R23, R9.reuse, PT, P0 ; /* 0x000000091700220c */ /* 0x080fe40003f06300 */ /*3720*/ @P2 SEL R2, R21, R8, P1 ; /* 0x0000000815022207 */ /* 0x000fe40000800000 */ /*3730*/ @P2 SEL R3, R23, R9, P1 ; /* 0x0000000917032207 */ /* 0x000fc40000800000 */ /*3740*/ @P2 SEL R5, R7, R11, !P0 ; /* 0x0000000b07052207 */ /* 0x000fe40004000000 */ /*3750*/ @P2 SEL R4, R19, R10, !P0 ; /* 0x0000000a13042207 */ /* 0x000fe40004000000 */ /*3760*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3770*/ IADD3 R6, R6, 0x400, RZ ; /* 0x0000040006067810 */ /* 0x000fe40007ffe0ff */ /*3780*/ IADD3 R16, P1, R16, 0x4000, RZ ; /* 0x0000400010107810 */ /* 0x000fe40007f3e0ff */ /*3790*/ ISETP.GE.AND P0, PT, R6, c[0x0][0x170], PT ; /* 0x00005c0006007a0c */ /* 0x000fc60003f06270 */ /*37a0*/ IMAD.X R17, RZ, RZ, R17, P1 ; /* 0x000000ffff117224 */ /* 0x000fd400008e0611 */ /*37b0*/ @!P0 BRA 0x31b0 ; /* 0xfffff9f000008947 */ /* 0x000fea000383ffff */ /*37c0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x001fea0003800000 */ /*37d0*/ S2R R7, SR_LANEID ; /* 0x0000000000077919 */ /* 0x000e220000000000 */ /*37e0*/ IMAD.MOV.U32 R10, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff0a7624 */ /* 0x000fe200078e00ff */ /*37f0*/ SHF.R.S32.HI R9, RZ, 0x1f, R0 ; /* 0x0000001fff097819 */ /* 0x000fc80000011400 */ /*3800*/ ISETP.GT.AND P0, PT, R10, 0xff, PT ; /* 0x000000ff0a00780c */ /* 0x000fe40003f04270 */ /*3810*/ LEA.HI R6, R9, R0, RZ, 0x5 ; /* 0x0000000009067211 */ /* 0x000fc800078f28ff */ /*3820*/ SHF.R.S32.HI R6, RZ, 0x5, R6 ; /* 0x00000005ff067819 */ /* 0x000fce0000011406 */ /*3830*/ @P0 BRA 0x4d20 ; /* 0x000014e000000947 */ /* 0x000fea0003800000 */ /*3840*/ IMAD.SHL.U32 R8, R6, 0x20, RZ ; /* 0x0000002006087824 */ /* 0x000fe200078e00ff */ /*3850*/ BSSY B1, 0x3a10 ; /* 0x000001b000017945 */ /* 0x000fe80003800000 */ /*3860*/ IADD3 R9, R8, 0x20, RZ ; /* 0x0000002008097810 */ /* 0x000fe40007ffe0ff */ /*3870*/ LOP3.LUT R8, RZ, R8, RZ, 0x33, !PT ; /* 0x00000008ff087212 */ /* 0x000fe400078e33ff */ /*3880*/ ISETP.GT.AND P0, PT, R9, c[0x0][0x170], PT ; /* 0x00005c0009007a0c */ /* 0x000fe40003f04270 */ /*3890*/ IADD3 R8, R8, c[0x0][0x170], RZ ; /* 0x00005c0008087a10 */ /* 0x000fc80007ffe0ff */ /*38a0*/ SEL R8, R8, 0x1f, P0 ; /* 0x0000001f08087807 */ /* 0x000fc80000000000 */ /*38b0*/ ISETP.GE.AND P0, PT, R7, R8, PT ; /* 0x000000080700720c */ /* 0x001fe20003f06270 */ /*38c0*/ SHFL.DOWN PT, R9, R4, 0x1, R8 ; /* 0x0820000004097989 */ /* 0x02006800000e0008 */ /*38d0*/ SHFL.DOWN PT, R11, R5, 0x1, R8 ; /* 0x08200000050b7989 */ /* 0x0000a800000e0008 */ /*38e0*/ SHFL.DOWN PT, R13, R2, 0x1, R8 ; /* 0x08200000020d7989 */ /* 0x0000e800000e0008 */ /*38f0*/ SHFL.DOWN PT, R12, R3, 0x1, R8 ; /* 0x08200000030c7989 */ /* 0x00012200000e0008 */ /*3900*/ @P0 BRA 0x3a00 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3910*/ ISETP.GE.AND P0, PT, R4, R9, PT ; /* 0x000000090400720c */ /* 0x002fda0003f06270 */ /*3920*/ @!P0 BRA 0x39c0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3930*/ ISETP.GE.U32.AND P0, PT, R2, R13, PT ; /* 0x0000000d0200720c */ /* 0x008fc80003f06070 */ /*3940*/ ISETP.GE.AND.EX P0, PT, R3, R12, PT, P0 ; /* 0x0000000c0300720c */ /* 0x010fc80003f06300 */ /*3950*/ ISETP.LT.OR P0, PT, R9, R4, !P0 ; /* 0x000000040900720c */ /* 0x000fda0004701670 */ /*3960*/ @P0 BRA 0x3a00 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3970*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0009 */ /*3980*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x004fe400078e000b */ /*3990*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000d */ /*39a0*/ IMAD.MOV.U32 R3, RZ, RZ, R12 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000c */ /*39b0*/ BRA 0x3a00 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*39c0*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x001fe200078e0009 */ /*39d0*/ MOV R3, R12 ; /* 0x0000000c00037202 */ /* 0x010fe20000000f00 */ /*39e0*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x004fe400078e000b */ /*39f0*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x008fc400078e000d */ /*3a00*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3a10*/ IADD3 R9, R7, 0x2, RZ ; /* 0x0000000207097810 */ /* 0x002fe20007ffe0ff */ /*3a20*/ SHFL.DOWN PT, R11, R4, 0x2, R8 ; /* 0x08400000040b7989 */ /* 0x0042a200000e0008 */ /*3a30*/ BSSY B1, 0x3b90 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3a40*/ ISETP.GT.AND P0, PT, R9, R8, PT ; /* 0x000000080900720c */ /* 0x000fe20003f04270 */ /*3a50*/ SHFL.DOWN PT, R12, R5, 0x2, R8 ; /* 0x08400000050c7989 */ /* 0x01032800000e0008 */ /*3a60*/ SHFL.DOWN PT, R13, R2, 0x2, R8 ; /* 0x08400000020d7989 */ /* 0x0082e800000e0008 */ /*3a70*/ SHFL.DOWN PT, R14, R3, 0x2, R8 ; /* 0x08400000030e7989 */ /* 0x00022800000e0008 */ /*3a80*/ @P0 BRA 0x3b80 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3a90*/ ISETP.GE.AND P0, PT, R4, R11, PT ; /* 0x0000000b0400720c */ /* 0x004fda0003f06270 */ /*3aa0*/ @!P0 BRA 0x3b40 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3ab0*/ ISETP.GE.U32.AND P0, PT, R2, R13, PT ; /* 0x0000000d0200720c */ /* 0x008fc80003f06070 */ /*3ac0*/ ISETP.GE.AND.EX P0, PT, R3, R14, PT, P0 ; /* 0x0000000e0300720c */ /* 0x001fc80003f06300 */ /*3ad0*/ ISETP.LT.OR P0, PT, R11, R4, !P0 ; /* 0x000000040b00720c */ /* 0x000fda0004701670 */ /*3ae0*/ @P0 BRA 0x3b80 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3af0*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x002fe400078e000b */ /*3b00*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x010fe400078e000c */ /*3b10*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000d */ /*3b20*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000e */ /*3b30*/ BRA 0x3b80 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3b40*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x003fe400078e000b */ /*3b50*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x010fe400078e000c */ /*3b60*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x008fc400078e000d */ /*3b70*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x000fe400078e000e */ /*3b80*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3b90*/ IADD3 R9, R7, 0x4, RZ ; /* 0x0000000407097810 */ /* 0x000fe20007ffe0ff */ /*3ba0*/ SHFL.DOWN PT, R11, R4, 0x4, R8 ; /* 0x08800000040b7989 */ /* 0x00446200000e0008 */ /*3bb0*/ BSSY B1, 0x3d10 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3bc0*/ ISETP.GT.AND P0, PT, R9, R8, PT ; /* 0x000000080900720c */ /* 0x000fe20003f04270 */ /*3bd0*/ SHFL.DOWN PT, R12, R5, 0x4, R8 ; /* 0x08800000050c7989 */ /* 0x01052800000e0008 */ /*3be0*/ SHFL.DOWN PT, R13, R2, 0x4, R8 ; /* 0x08800000020d7989 */ /* 0x0084e800000e0008 */ /*3bf0*/ SHFL.DOWN PT, R14, R3, 0x4, R8 ; /* 0x08800000030e7989 */ /* 0x00142800000e0008 */ /*3c00*/ @P0 BRA 0x3d00 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3c10*/ ISETP.GE.AND P0, PT, R4, R11, PT ; /* 0x0000000b0400720c */ /* 0x002fda0003f06270 */ /*3c20*/ @!P0 BRA 0x3cc0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3c30*/ ISETP.GE.U32.AND P0, PT, R2, R13, PT ; /* 0x0000000d0200720c */ /* 0x008fc80003f06070 */ /*3c40*/ ISETP.GE.AND.EX P0, PT, R3, R14, PT, P0 ; /* 0x0000000e0300720c */ /* 0x001fc80003f06300 */ /*3c50*/ ISETP.LT.OR P0, PT, R11, R4, !P0 ; /* 0x000000040b00720c */ /* 0x000fda0004701670 */ /*3c60*/ @P0 BRA 0x3d00 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3c70*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x004fe200078e000b */ /*3c80*/ MOV R3, R14 ; /* 0x0000000e00037202 */ /* 0x000fe20000000f00 */ /*3c90*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x010fe400078e000c */ /*3ca0*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x000fe200078e000d */ /*3cb0*/ BRA 0x3d00 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3cc0*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x004fe400078e000b */ /*3cd0*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x010fe400078e000c */ /*3ce0*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x008fe400078e000d */ /*3cf0*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x001fc400078e000e */ /*3d00*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3d10*/ IADD3 R9, R7, 0x8, RZ ; /* 0x0000000807097810 */ /* 0x000fe20007ffe0ff */ /*3d20*/ SHFL.DOWN PT, R11, R4, 0x8, R8 ; /* 0x09000000040b7989 */ /* 0x0022a200000e0008 */ /*3d30*/ BSSY B1, 0x3e90 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3d40*/ ISETP.GT.AND P0, PT, R9, R8, PT ; /* 0x000000080900720c */ /* 0x000fe20003f04270 */ /*3d50*/ SHFL.DOWN PT, R12, R5, 0x8, R8 ; /* 0x09000000050c7989 */ /* 0x01032800000e0008 */ /*3d60*/ SHFL.DOWN PT, R13, R2, 0x8, R8 ; /* 0x09000000020d7989 */ /* 0x0082e800000e0008 */ /*3d70*/ SHFL.DOWN PT, R14, R3, 0x8, R8 ; /* 0x09000000030e7989 */ /* 0x00122800000e0008 */ /*3d80*/ @P0 BRA 0x3e80 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3d90*/ ISETP.GE.AND P0, PT, R4, R11, PT ; /* 0x0000000b0400720c */ /* 0x004fda0003f06270 */ /*3da0*/ @!P0 BRA 0x3e40 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3db0*/ ISETP.GE.U32.AND P0, PT, R2, R13, PT ; /* 0x0000000d0200720c */ /* 0x008fc80003f06070 */ /*3dc0*/ ISETP.GE.AND.EX P0, PT, R3, R14, PT, P0 ; /* 0x0000000e0300720c */ /* 0x001fc80003f06300 */ /*3dd0*/ ISETP.LT.OR P0, PT, R11, R4, !P0 ; /* 0x000000040b00720c */ /* 0x000fda0004701670 */ /*3de0*/ @P0 BRA 0x3e80 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3df0*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x002fe400078e000b */ /*3e00*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x010fe400078e000c */ /*3e10*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000d */ /*3e20*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000e */ /*3e30*/ BRA 0x3e80 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3e40*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x002fe200078e000b */ /*3e50*/ MOV R3, R14 ; /* 0x0000000e00037202 */ /* 0x001fe20000000f00 */ /*3e60*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x010fe400078e000c */ /*3e70*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x008fc400078e000d */ /*3e80*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3e90*/ IADD3 R9, R7, 0x10, RZ ; /* 0x0000001007097810 */ /* 0x000fe20007ffe0ff */ /*3ea0*/ SHFL.DOWN PT, R11, R4, 0x10, R8 ; /* 0x0a000000040b7989 */ /* 0x00446200000e0008 */ /*3eb0*/ BSSY B1, 0x4010 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3ec0*/ ISETP.GT.AND P0, PT, R9, R8, PT ; /* 0x000000080900720c */ /* 0x000fe20003f04270 */ /*3ed0*/ SHFL.DOWN PT, R12, R5, 0x10, R8 ; /* 0x0a000000050c7989 */ /* 0x01052800000e0008 */ /*3ee0*/ SHFL.DOWN PT, R13, R2, 0x10, R8 ; /* 0x0a000000020d7989 */ /* 0x0084e800000e0008 */ /*3ef0*/ SHFL.DOWN PT, R14, R3, 0x10, R8 ; /* 0x0a000000030e7989 */ /* 0x00142800000e0008 */ /*3f00*/ @P0 BRA 0x4000 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3f10*/ ISETP.GE.AND P0, PT, R4, R11, PT ; /* 0x0000000b0400720c */ /* 0x002fda0003f06270 */ /*3f20*/ @!P0 BRA 0x3fc0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3f30*/ ISETP.GE.U32.AND P0, PT, R2, R13, PT ; /* 0x0000000d0200720c */ /* 0x008fc80003f06070 */ /*3f40*/ ISETP.GE.AND.EX P0, PT, R3, R14, PT, P0 ; /* 0x0000000e0300720c */ /* 0x001fc80003f06300 */ /*3f50*/ ISETP.LT.OR P0, PT, R11, R4, !P0 ; /* 0x000000040b00720c */ /* 0x000fda0004701670 */ /*3f60*/ @P0 BRA 0x4000 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3f70*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x004fe400078e000b */ /*3f80*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x010fe400078e000c */ /*3f90*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000d */ /*3fa0*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000e */ /*3fb0*/ BRA 0x4000 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3fc0*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x004fe400078e000b */ /*3fd0*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x010fe400078e000c */ /*3fe0*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x008fc400078e000d */ /*3ff0*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x001fe400078e000e */ /*4000*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4010*/ ISETP.NE.AND P0, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f05270 */ /*4020*/ ISETP.NE.AND P2, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fd60003f45270 */ /*4030*/ @!P0 STS.64 [R6.X16+0x8], R4 ; /* 0x0000080406008388 */ /* 0x0005e8000000ca00 */ /*4040*/ @!P0 STS.64 [R6.X16+0x10], R2 ; /* 0x0000100206008388 */ /* 0x0005e8000000ca00 */ /*4050*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*4060*/ @P2 BRA 0x5ea0 ; /* 0x00001e3000002947 */ /* 0x000fea0003800000 */ /*4070*/ ISETP.GE.AND P0, PT, R10.reuse, 0x21, PT ; /* 0x000000210a00780c */ /* 0x040fe20003f06270 */ /*4080*/ IMAD.MOV.U32 R7, RZ, RZ, R4 ; /* 0x000000ffff077224 */ /* 0x000fe200078e0004 */ /*4090*/ ISETP.GE.AND P1, PT, R10.reuse, 0x41, PT ; /* 0x000000410a00780c */ /* 0x040fe20003f26270 */ /*40a0*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0005 */ /*40b0*/ ISETP.GE.AND P4, PT, R10, 0x61, PT ; /* 0x000000610a00780c */ /* 0x000fe20003f86270 */ /*40c0*/ IMAD.MOV.U32 R13, RZ, RZ, R2 ; /* 0x000000ffff0d7224 */ /* 0x008fe200078e0002 */ /*40d0*/ MOV R6, R3 ; /* 0x0000000300067202 */ /* 0x004fce0000000f00 */ /*40e0*/ @!P0 BRA 0x4260 ; /* 0x0000017000008947 */ /* 0x000fea0003800000 */ /*40f0*/ LDS.64 R8, [0x18] ; /* 0x00001800ff087984 */ /* 0x002e620000000a00 */ /*4100*/ BSSY B1, 0x4260 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4110*/ LDS.64 R14, [0x20] ; /* 0x00002000ff0e7984 */ /* 0x001e220000000a00 */ /*4120*/ ISETP.GE.AND P0, PT, R4, R8, PT ; /* 0x000000080400720c */ /* 0x002fe20003f06270 */ /*4130*/ IMAD.MOV.U32 R7, RZ, RZ, R8 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0008 */ /*4140*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*4150*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x001fc400078e000e */ /*4160*/ IMAD.MOV.U32 R6, RZ, RZ, R15 ; /* 0x000000ffff067224 */ /* 0x000fcc00078e000f */ /*4170*/ @!P0 BRA 0x4250 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4180*/ ISETP.GE.AND P5, PT, R8, R4, PT ; /* 0x000000040800720c */ /* 0x000fe20003fa6270 */ /*4190*/ IMAD.MOV.U32 R13, RZ, RZ, R2 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0002 */ /*41a0*/ IMAD.MOV.U32 R6, RZ, RZ, R3 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0003 */ /*41b0*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0005 */ /*41c0*/ IMAD.MOV.U32 R7, RZ, RZ, R4 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0004 */ /*41d0*/ @P5 ISETP.LT.U32.AND P3, PT, R2.reuse, R14.reuse, PT ; /* 0x0000000e0200520c */ /* 0x0c0fe40003f61070 */ /*41e0*/ @P5 ISETP.GE.U32.AND P0, PT, R2.reuse, R14.reuse, PT ; /* 0x0000000e0200520c */ /* 0x0c0fe40003f06070 */ /*41f0*/ @P5 ISETP.LT.AND.EX P3, PT, R3.reuse, R15.reuse, PT, P3 ; /* 0x0000000f0300520c */ /* 0x0c0fe40003f61330 */ /*4200*/ @P5 ISETP.GE.AND.EX P0, PT, R3.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0300520c */ /* 0x0c0fe40003f06300 */ /*4210*/ @P5 SEL R13, R2, R14, P3 ; /* 0x0000000e020d5207 */ /* 0x000fe40001800000 */ /*4220*/ @P5 SEL R6, R3, R15, P3 ; /* 0x0000000f03065207 */ /* 0x000fc40001800000 */ /*4230*/ @P5 SEL R0, R5, R9, !P0 ; /* 0x0000000905005207 */ /* 0x000fe40004000000 */ /*4240*/ @P5 SEL R7, R4, R8, !P0 ; /* 0x0000000804075207 */ /* 0x000fe40004000000 */ /*4250*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4260*/ ISETP.GE.AND P5, PT, R10.reuse, 0x81, PT ; /* 0x000000810a00780c */ /* 0x040fe20003fa6270 */ /*4270*/ IMAD.MOV.U32 R3, RZ, RZ, R7 ; /* 0x000000ffff037224 */ /* 0x002fe200078e0007 */ /*4280*/ ISETP.GE.AND P3, PT, R10, 0xa1, PT ; /* 0x000000a10a00780c */ /* 0x000fe20003f66270 */ /*4290*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe200078e0000 */ /*42a0*/ MOV R8, R6 ; /* 0x0000000600087202 */ /* 0x000fe20000000f00 */ /*42b0*/ IMAD.MOV.U32 R11, RZ, RZ, R13 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e000d */ /*42c0*/ @!P1 BRA 0x4440 ; /* 0x0000017000009947 */ /* 0x000fea0003800000 */ /*42d0*/ LDS.64 R4, [0x28] ; /* 0x00002800ff047984 */ /* 0x000e620000000a00 */ /*42e0*/ BSSY B1, 0x4440 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*42f0*/ LDS.64 R14, [0x30] ; /* 0x00003000ff0e7984 */ /* 0x001e220000000a00 */ /*4300*/ ISETP.GE.AND P0, PT, R7, R4, PT ; /* 0x000000040700720c */ /* 0x002fe20003f06270 */ /*4310*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x000fc400078e0004 */ /*4320*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*4330*/ IMAD.MOV.U32 R11, RZ, RZ, R14 ; /* 0x000000ffff0b7224 */ /* 0x001fe400078e000e */ /*4340*/ IMAD.MOV.U32 R8, RZ, RZ, R15 ; /* 0x000000ffff087224 */ /* 0x000fcc00078e000f */ /*4350*/ @!P0 BRA 0x4430 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4360*/ ISETP.GE.AND P6, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x000fe20003fc6270 */ /*4370*/ IMAD.MOV.U32 R11, RZ, RZ, R13 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e000d */ /*4380*/ IMAD.MOV.U32 R8, RZ, RZ, R6 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0006 */ /*4390*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*43a0*/ IMAD.MOV.U32 R3, RZ, RZ, R7 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0007 */ /*43b0*/ @P6 ISETP.LT.U32.AND P0, PT, R13.reuse, R14.reuse, PT ; /* 0x0000000e0d00620c */ /* 0x0c0fe40003f01070 */ /*43c0*/ @P6 ISETP.GE.U32.AND P1, PT, R13.reuse, R14.reuse, PT ; /* 0x0000000e0d00620c */ /* 0x0c0fe40003f26070 */ /*43d0*/ @P6 ISETP.LT.AND.EX P0, PT, R6.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0600620c */ /* 0x0c0fe40003f01300 */ /*43e0*/ @P6 ISETP.GE.AND.EX P1, PT, R6.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0600620c */ /* 0x0c0fe40003f26310 */ /*43f0*/ @P6 SEL R11, R13, R14, P0 ; /* 0x0000000e0d0b6207 */ /* 0x000fe40000000000 */ /*4400*/ @P6 SEL R8, R6, R15, P0 ; /* 0x0000000f06086207 */ /* 0x000fc40000000000 */ /*4410*/ @P6 SEL R2, R0, R5, !P1 ; /* 0x0000000500026207 */ /* 0x000fe40004800000 */ /*4420*/ @P6 SEL R3, R7, R4, !P1 ; /* 0x0000000407036207 */ /* 0x000fe40004800000 */ /*4430*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4440*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0003 */ /*4450*/ MOV R4, R8 ; /* 0x0000000800047202 */ /* 0x000fe20000000f00 */ /*4460*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*4470*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe200078e000b */ /*4480*/ @!P4 BRA 0x4600 ; /* 0x000001700000c947 */ /* 0x000fea0003800000 */ /*4490*/ LDS.64 R6, [0x38] ; /* 0x00003800ff067984 */ /* 0x000e620000000a00 */ /*44a0*/ BSSY B1, 0x4600 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*44b0*/ LDS.64 R12, [0x40] ; /* 0x00004000ff0c7984 */ /* 0x010ea20000000a00 */ /*44c0*/ ISETP.GE.AND P0, PT, R3, R6, PT ; /* 0x000000060300720c */ /* 0x002fe20003f06270 */ /*44d0*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fc400078e0006 */ /*44e0*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*44f0*/ IMAD.MOV.U32 R9, RZ, RZ, R12 ; /* 0x000000ffff097224 */ /* 0x004fe400078e000c */ /*4500*/ IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff047224 */ /* 0x000fcc00078e000d */ /*4510*/ @!P0 BRA 0x45f0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4520*/ ISETP.GE.AND P4, PT, R6, R3, PT ; /* 0x000000030600720c */ /* 0x000fe20003f86270 */ /*4530*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000b */ /*4540*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0008 */ /*4550*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*4560*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*4570*/ @P4 ISETP.LT.U32.AND P1, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00420c */ /* 0x0c0fe40003f21070 */ /*4580*/ @P4 ISETP.GE.U32.AND P0, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00420c */ /* 0x0c0fe40003f06070 */ /*4590*/ @P4 ISETP.LT.AND.EX P1, PT, R8.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0800420c */ /* 0x0c0fe40003f21310 */ /*45a0*/ @P4 ISETP.GE.AND.EX P0, PT, R8.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0800420c */ /* 0x0c0fe40003f06300 */ /*45b0*/ @P4 SEL R9, R11, R12, P1 ; /* 0x0000000c0b094207 */ /* 0x000fe40000800000 */ /*45c0*/ @P4 SEL R4, R8, R13, P1 ; /* 0x0000000d08044207 */ /* 0x000fc40000800000 */ /*45d0*/ @P4 SEL R0, R2, R7, !P0 ; /* 0x0000000702004207 */ /* 0x000fe40004000000 */ /*45e0*/ @P4 SEL R5, R3, R6, !P0 ; /* 0x0000000603054207 */ /* 0x000fe40004000000 */ /*45f0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4600*/ ISETP.GE.AND P4, PT, R10.reuse, 0xc1, PT ; /* 0x000000c10a00780c */ /* 0x040fe20003f86270 */ /*4610*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0005 */ /*4620*/ ISETP.GE.AND P6, PT, R10, 0xe1, PT ; /* 0x000000e10a00780c */ /* 0x000fe20003fc6270 */ /*4630*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe200078e0000 */ /*4640*/ MOV R8, R4 ; /* 0x0000000400087202 */ /* 0x000fe20000000f00 */ /*4650*/ IMAD.MOV.U32 R11, RZ, RZ, R9 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e0009 */ /*4660*/ @!P5 BRA 0x47e0 ; /* 0x000001700000d947 */ /* 0x000fea0003800000 */ /*4670*/ LDS.64 R6, [0x48] ; /* 0x00004800ff067984 */ /* 0x000e620000000a00 */ /*4680*/ BSSY B1, 0x47e0 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4690*/ LDS.64 R12, [0x50] ; /* 0x00005000ff0c7984 */ /* 0x010ea20000000a00 */ /*46a0*/ ISETP.GE.AND P0, PT, R5, R6, PT ; /* 0x000000060500720c */ /* 0x002fe20003f06270 */ /*46b0*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x000fc400078e0006 */ /*46c0*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*46d0*/ IMAD.MOV.U32 R11, RZ, RZ, R12 ; /* 0x000000ffff0b7224 */ /* 0x004fe400078e000c */ /*46e0*/ IMAD.MOV.U32 R8, RZ, RZ, R13 ; /* 0x000000ffff087224 */ /* 0x000fcc00078e000d */ /*46f0*/ @!P0 BRA 0x47d0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4700*/ ISETP.GE.AND P5, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003fa6270 */ /*4710*/ IMAD.MOV.U32 R11, RZ, RZ, R9 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0009 */ /*4720*/ IMAD.MOV.U32 R8, RZ, RZ, R4 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0004 */ /*4730*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*4740*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0005 */ /*4750*/ @P5 ISETP.LT.U32.AND P0, PT, R9.reuse, R12.reuse, PT ; /* 0x0000000c0900520c */ /* 0x0c0fe40003f01070 */ /*4760*/ @P5 ISETP.GE.U32.AND P1, PT, R9.reuse, R12.reuse, PT ; /* 0x0000000c0900520c */ /* 0x0c0fe40003f26070 */ /*4770*/ @P5 ISETP.LT.AND.EX P0, PT, R4.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0400520c */ /* 0x0c0fe40003f01300 */ /*4780*/ @P5 ISETP.GE.AND.EX P1, PT, R4.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0400520c */ /* 0x0c0fe40003f26310 */ /*4790*/ @P5 SEL R11, R9, R12, P0 ; /* 0x0000000c090b5207 */ /* 0x000fe40000000000 */ /*47a0*/ @P5 SEL R8, R4, R13, P0 ; /* 0x0000000d04085207 */ /* 0x000fc40000000000 */ /*47b0*/ @P5 SEL R2, R0, R7, !P1 ; /* 0x0000000700025207 */ /* 0x000fe40004800000 */ /*47c0*/ @P5 SEL R3, R5, R6, !P1 ; /* 0x0000000605035207 */ /* 0x000fe40004800000 */ /*47d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*47e0*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0003 */ /*47f0*/ MOV R4, R8 ; /* 0x0000000800047202 */ /* 0x000fe20000000f00 */ /*4800*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*4810*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe200078e000b */ /*4820*/ @!P3 BRA 0x49a0 ; /* 0x000001700000b947 */ /* 0x000fea0003800000 */ /*4830*/ LDS.64 R6, [0x58] ; /* 0x00005800ff067984 */ /* 0x000e620000000a00 */ /*4840*/ BSSY B1, 0x49a0 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4850*/ LDS.64 R12, [0x60] ; /* 0x00006000ff0c7984 */ /* 0x010ea20000000a00 */ /*4860*/ ISETP.GE.AND P0, PT, R3, R6, PT ; /* 0x000000060300720c */ /* 0x002fe20003f06270 */ /*4870*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fc400078e0006 */ /*4880*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*4890*/ IMAD.MOV.U32 R9, RZ, RZ, R12 ; /* 0x000000ffff097224 */ /* 0x004fe400078e000c */ /*48a0*/ IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff047224 */ /* 0x000fcc00078e000d */ /*48b0*/ @!P0 BRA 0x4990 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*48c0*/ ISETP.GE.AND P3, PT, R6, R3, PT ; /* 0x000000030600720c */ /* 0x000fe20003f66270 */ /*48d0*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000b */ /*48e0*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0008 */ /*48f0*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*4900*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*4910*/ @P3 ISETP.LT.U32.AND P1, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00320c */ /* 0x0c0fe40003f21070 */ /*4920*/ @P3 ISETP.GE.U32.AND P0, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00320c */ /* 0x0c0fe40003f06070 */ /*4930*/ @P3 ISETP.LT.AND.EX P1, PT, R8.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0800320c */ /* 0x0c0fe40003f21310 */ /*4940*/ @P3 ISETP.GE.AND.EX P0, PT, R8.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0800320c */ /* 0x0c0fe40003f06300 */ /*4950*/ @P3 SEL R9, R11, R12, P1 ; /* 0x0000000c0b093207 */ /* 0x000fe40000800000 */ /*4960*/ @P3 SEL R4, R8, R13, P1 ; /* 0x0000000d08043207 */ /* 0x000fc40000800000 */ /*4970*/ @P3 SEL R0, R2, R7, !P0 ; /* 0x0000000702003207 */ /* 0x000fe40004000000 */ /*4980*/ @P3 SEL R5, R3, R6, !P0 ; /* 0x0000000603053207 */ /* 0x000fe40004000000 */ /*4990*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*49a0*/ IMAD.MOV.U32 R7, RZ, RZ, R5 ; /* 0x000000ffff077224 */ /* 0x000fe200078e0005 */ /*49b0*/ MOV R10, R4 ; /* 0x00000004000a7202 */ /* 0x000fe20000000f00 */ /*49c0*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0000 */ /*49d0*/ IMAD.MOV.U32 R11, RZ, RZ, R9 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e0009 */ /*49e0*/ @!P4 BRA 0x4b60 ; /* 0x000001700000c947 */ /* 0x000fea0003800000 */ /*49f0*/ LDS.64 R2, [0x68] ; /* 0x00006800ff027984 */ /* 0x000e620000000a00 */ /*4a00*/ BSSY B1, 0x4b60 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4a10*/ LDS.64 R12, [0x70] ; /* 0x00007000ff0c7984 */ /* 0x010ea20000000a00 */ /*4a20*/ ISETP.GE.AND P0, PT, R5, R2, PT ; /* 0x000000020500720c */ /* 0x002fe20003f06270 */ /*4a30*/ IMAD.MOV.U32 R7, RZ, RZ, R2 ; /* 0x000000ffff077224 */ /* 0x000fc400078e0002 */ /*4a40*/ IMAD.MOV.U32 R6, RZ, RZ, R3 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0003 */ /*4a50*/ IMAD.MOV.U32 R11, RZ, RZ, R12 ; /* 0x000000ffff0b7224 */ /* 0x004fe400078e000c */ /*4a60*/ IMAD.MOV.U32 R10, RZ, RZ, R13 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e000d */ /*4a70*/ @!P0 BRA 0x4b50 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4a80*/ ISETP.GE.AND P3, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x000fe20003f66270 */ /*4a90*/ IMAD.MOV.U32 R11, RZ, RZ, R9 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0009 */ /*4aa0*/ IMAD.MOV.U32 R10, RZ, RZ, R4 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0004 */ /*4ab0*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0000 */ /*4ac0*/ IMAD.MOV.U32 R7, RZ, RZ, R5 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0005 */ /*4ad0*/ @P3 ISETP.LT.U32.AND P1, PT, R9.reuse, R12.reuse, PT ; /* 0x0000000c0900320c */ /* 0x0c0fe40003f21070 */ /*4ae0*/ @P3 ISETP.GE.U32.AND P0, PT, R9.reuse, R12.reuse, PT ; /* 0x0000000c0900320c */ /* 0x0c0fe40003f06070 */ /*4af0*/ @P3 ISETP.LT.AND.EX P1, PT, R4.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0400320c */ /* 0x0c0fe40003f21310 */ /*4b00*/ @P3 ISETP.GE.AND.EX P0, PT, R4.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0400320c */ /* 0x0c0fe40003f06300 */ /*4b10*/ @P3 SEL R11, R9, R12, P1 ; /* 0x0000000c090b3207 */ /* 0x000fe40000800000 */ /*4b20*/ @P3 SEL R10, R4, R13, P1 ; /* 0x0000000d040a3207 */ /* 0x000fc40000800000 */ /*4b30*/ @P3 SEL R6, R0, R3, !P0 ; /* 0x0000000300063207 */ /* 0x000fe40004000000 */ /*4b40*/ @P3 SEL R7, R5, R2, !P0 ; /* 0x0000000205073207 */ /* 0x000fe40004000000 */ /*4b50*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4b60*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0007 */ /*4b70*/ MOV R3, R10 ; /* 0x0000000a00037202 */ /* 0x000fe20000000f00 */ /*4b80*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0006 */ /*4b90*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe200078e000b */ /*4ba0*/ @!P6 BRA 0x5ea0 ; /* 0x000012f00000e947 */ /* 0x000fea0003800000 */ /*4bb0*/ LDS.64 R8, [0x78] ; /* 0x00007800ff087984 */ /* 0x000e680000000a00 */ /*4bc0*/ LDS.64 R12, [0x80] ; /* 0x00008000ff0c7984 */ /* 0x010ea20000000a00 */ /*4bd0*/ ISETP.GE.AND P0, PT, R7, R8, PT ; /* 0x000000080700720c */ /* 0x002fe20003f06270 */ /*4be0*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fc400078e0008 */ /*4bf0*/ IMAD.MOV.U32 R5, RZ, RZ, R9 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0009 */ /*4c00*/ IMAD.MOV.U32 R2, RZ, RZ, R12 ; /* 0x000000ffff027224 */ /* 0x004fe400078e000c */ /*4c10*/ IMAD.MOV.U32 R3, RZ, RZ, R13 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e000d */ /*4c20*/ @!P0 BRA 0x5ea0 ; /* 0x0000127000008947 */ /* 0x000fea0003800000 */ /*4c30*/ ISETP.GE.AND P0, PT, R8, R7, PT ; /* 0x000000070800720c */ /* 0x000fe20003f06270 */ /*4c40*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0007 */ /*4c50*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0006 */ /*4c60*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000b */ /*4c70*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e000a */ /*4c80*/ @!P0 BRA 0x5ea0 ; /* 0x0000121000008947 */ /* 0x000fea0003800000 */ /*4c90*/ ISETP.LT.U32.AND P1, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00720c */ /* 0x0c0fe40003f21070 */ /*4ca0*/ ISETP.GE.U32.AND P0, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00720c */ /* 0x0c0fe40003f06070 */ /*4cb0*/ ISETP.LT.AND.EX P1, PT, R10.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0a00720c */ /* 0x0c0fe40003f21310 */ /*4cc0*/ ISETP.GE.AND.EX P0, PT, R10.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0a00720c */ /* 0x0c0fe40003f06300 */ /*4cd0*/ SEL R2, R11, R12, P1 ; /* 0x0000000c0b027207 */ /* 0x000fe40000800000 */ /*4ce0*/ SEL R3, R10, R13, P1 ; /* 0x0000000d0a037207 */ /* 0x000fc40000800000 */ /*4cf0*/ SEL R5, R6, R9, !P0 ; /* 0x0000000906057207 */ /* 0x000fe40004000000 */ /*4d00*/ SEL R4, R7, R8, !P0 ; /* 0x0000000807047207 */ /* 0x000fe20004000000 */ /*4d10*/ BRA 0x5ea0 ; /* 0x0000118000007947 */ /* 0x000fea0003800000 */ /*4d20*/ ISETP.GT.AND P0, PT, R7, 0x1e, PT ; /* 0x0000001e0700780c */ /* 0x001fe20003f04270 */ /*4d30*/ SHFL.DOWN PT, R9, R4, 0x1, 0x1f ; /* 0x08201f0004097f89 */ /* 0x02006200000e0000 */ /*4d40*/ BSSY B1, 0x4e90 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*4d50*/ SHFL.DOWN PT, R8, R5, 0x1, 0x1f ; /* 0x08201f0005087f89 */ /* 0x0000a800000e0000 */ /*4d60*/ SHFL.DOWN PT, R11, R2, 0x1, 0x1f ; /* 0x08201f00020b7f89 */ /* 0x0000e800000e0000 */ /*4d70*/ SHFL.DOWN PT, R10, R3, 0x1, 0x1f ; /* 0x08201f00030a7f89 */ /* 0x00012200000e0000 */ /*4d80*/ @P0 BRA 0x4e80 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*4d90*/ ISETP.GE.AND P0, PT, R4, R9, PT ; /* 0x000000090400720c */ /* 0x002fda0003f06270 */ /*4da0*/ @!P0 BRA 0x4e40 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*4db0*/ ISETP.GE.U32.AND P0, PT, R2, R11, PT ; /* 0x0000000b0200720c */ /* 0x008fc80003f06070 */ /*4dc0*/ ISETP.GE.AND.EX P0, PT, R3, R10, PT, P0 ; /* 0x0000000a0300720c */ /* 0x010fc80003f06300 */ /*4dd0*/ ISETP.LT.OR P0, PT, R9, R4, !P0 ; /* 0x000000040900720c */ /* 0x000fda0004701670 */ /*4de0*/ @P0 BRA 0x4e80 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*4df0*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x001fe200078e0009 */ /*4e00*/ MOV R3, R10 ; /* 0x0000000a00037202 */ /* 0x000fe20000000f00 */ /*4e10*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*4e20*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe200078e000b */ /*4e30*/ BRA 0x4e80 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*4e40*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0009 */ /*4e50*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*4e60*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x008fe400078e000b */ /*4e70*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x010fc400078e000a */ /*4e80*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4e90*/ ISETP.GT.AND P0, PT, R7, 0x1d, PT ; /* 0x0000001d0700780c */ /* 0x000fe20003f04270 */ /*4ea0*/ SHFL.DOWN PT, R9, R4, 0x2, 0x1f ; /* 0x08401f0004097f89 */ /* 0x00222200000e0000 */ /*4eb0*/ BSSY B1, 0x5000 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*4ec0*/ SHFL.DOWN PT, R8, R5, 0x2, 0x1f ; /* 0x08401f0005087f89 */ /* 0x0042a800000e0000 */ /*4ed0*/ SHFL.DOWN PT, R11, R2, 0x2, 0x1f ; /* 0x08401f00020b7f89 */ /* 0x0082e800000e0000 */ /*4ee0*/ SHFL.DOWN PT, R10, R3, 0x2, 0x1f ; /* 0x08401f00030a7f89 */ /* 0x01032200000e0000 */ /*4ef0*/ @P0 BRA 0x4ff0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*4f00*/ ISETP.GE.AND P0, PT, R4, R9, PT ; /* 0x000000090400720c */ /* 0x001fda0003f06270 */ /*4f10*/ @!P0 BRA 0x4fb0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*4f20*/ ISETP.GE.U32.AND P0, PT, R2, R11, PT ; /* 0x0000000b0200720c */ /* 0x008fc80003f06070 */ /*4f30*/ ISETP.GE.AND.EX P0, PT, R3, R10, PT, P0 ; /* 0x0000000a0300720c */ /* 0x010fc80003f06300 */ /*4f40*/ ISETP.LT.OR P0, PT, R9, R4, !P0 ; /* 0x000000040900720c */ /* 0x000fda0004701670 */ /*4f50*/ @P0 BRA 0x4ff0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*4f60*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x002fe400078e0009 */ /*4f70*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*4f80*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000b */ /*4f90*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000a */ /*4fa0*/ BRA 0x4ff0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*4fb0*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x002fe200078e0009 */ /*4fc0*/ MOV R3, R10 ; /* 0x0000000a00037202 */ /* 0x010fe20000000f00 */ /*4fd0*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*4fe0*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x008fc400078e000b */ /*4ff0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5000*/ ISETP.GT.AND P0, PT, R7, 0x1b, PT ; /* 0x0000001b0700780c */ /* 0x000fe20003f04270 */ /*5010*/ SHFL.DOWN PT, R9, R4, 0x4, 0x1f ; /* 0x08801f0004097f89 */ /* 0x00106200000e0000 */ /*5020*/ BSSY B1, 0x5170 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*5030*/ SHFL.DOWN PT, R8, R5, 0x4, 0x1f ; /* 0x08801f0005087f89 */ /* 0x0040a800000e0000 */ /*5040*/ SHFL.DOWN PT, R11, R2, 0x4, 0x1f ; /* 0x08801f00020b7f89 */ /* 0x0080e800000e0000 */ /*5050*/ SHFL.DOWN PT, R10, R3, 0x4, 0x1f ; /* 0x08801f00030a7f89 */ /* 0x01012200000e0000 */ /*5060*/ @P0 BRA 0x5160 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*5070*/ ISETP.GE.AND P0, PT, R4, R9, PT ; /* 0x000000090400720c */ /* 0x002fda0003f06270 */ /*5080*/ @!P0 BRA 0x5120 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*5090*/ ISETP.GE.U32.AND P0, PT, R2, R11, PT ; /* 0x0000000b0200720c */ /* 0x008fc80003f06070 */ /*50a0*/ ISETP.GE.AND.EX P0, PT, R3, R10, PT, P0 ; /* 0x0000000a0300720c */ /* 0x010fc80003f06300 */ /*50b0*/ ISETP.LT.OR P0, PT, R9, R4, !P0 ; /* 0x000000040900720c */ /* 0x000fda0004701670 */ /*50c0*/ @P0 BRA 0x5160 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*50d0*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0009 */ /*50e0*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*50f0*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000b */ /*5100*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000a */ /*5110*/ BRA 0x5160 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*5120*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0009 */ /*5130*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*5140*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x008fc400078e000b */ /*5150*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x010fe400078e000a */ /*5160*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5170*/ ISETP.GT.AND P0, PT, R7, 0x17, PT ; /* 0x000000170700780c */ /* 0x000fe20003f04270 */ /*5180*/ SHFL.DOWN PT, R9, R4, 0x8, 0x1f ; /* 0x09001f0004097f89 */ /* 0x00222200000e0000 */ /*5190*/ BSSY B1, 0x52e0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*51a0*/ SHFL.DOWN PT, R8, R5, 0x8, 0x1f ; /* 0x09001f0005087f89 */ /* 0x0042a800000e0000 */ /*51b0*/ SHFL.DOWN PT, R11, R2, 0x8, 0x1f ; /* 0x09001f00020b7f89 */ /* 0x0082e800000e0000 */ /*51c0*/ SHFL.DOWN PT, R10, R3, 0x8, 0x1f ; /* 0x09001f00030a7f89 */ /* 0x01032200000e0000 */ /*51d0*/ @P0 BRA 0x52d0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*51e0*/ ISETP.GE.AND P0, PT, R4, R9, PT ; /* 0x000000090400720c */ /* 0x001fda0003f06270 */ /*51f0*/ @!P0 BRA 0x5290 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*5200*/ ISETP.GE.U32.AND P0, PT, R2, R11, PT ; /* 0x0000000b0200720c */ /* 0x008fc80003f06070 */ /*5210*/ ISETP.GE.AND.EX P0, PT, R3, R10, PT, P0 ; /* 0x0000000a0300720c */ /* 0x010fc80003f06300 */ /*5220*/ ISETP.LT.OR P0, PT, R9, R4, !P0 ; /* 0x000000040900720c */ /* 0x000fda0004701670 */ /*5230*/ @P0 BRA 0x52d0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*5240*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x002fe200078e0009 */ /*5250*/ MOV R3, R10 ; /* 0x0000000a00037202 */ /* 0x000fe20000000f00 */ /*5260*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*5270*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe200078e000b */ /*5280*/ BRA 0x52d0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*5290*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x002fe400078e0009 */ /*52a0*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*52b0*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x008fe400078e000b */ /*52c0*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x010fc400078e000a */ /*52d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*52e0*/ ISETP.GT.AND P0, PT, R7, 0xf, PT ; /* 0x0000000f0700780c */ /* 0x000fe20003f04270 */ /*52f0*/ SHFL.DOWN PT, R9, R4, 0x10, 0x1f ; /* 0x0a001f0004097f89 */ /* 0x00106200000e0000 */ /*5300*/ BSSY B1, 0x5450 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*5310*/ SHFL.DOWN PT, R8, R5, 0x10, 0x1f ; /* 0x0a001f0005087f89 */ /* 0x0040a800000e0000 */ /*5320*/ SHFL.DOWN PT, R11, R2, 0x10, 0x1f ; /* 0x0a001f00020b7f89 */ /* 0x0080e800000e0000 */ /*5330*/ SHFL.DOWN PT, R10, R3, 0x10, 0x1f ; /* 0x0a001f00030a7f89 */ /* 0x01012200000e0000 */ /*5340*/ @P0 BRA 0x5440 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*5350*/ ISETP.GE.AND P0, PT, R4, R9, PT ; /* 0x000000090400720c */ /* 0x002fda0003f06270 */ /*5360*/ @!P0 BRA 0x5400 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*5370*/ ISETP.GE.U32.AND P0, PT, R2, R11, PT ; /* 0x0000000b0200720c */ /* 0x008fc80003f06070 */ /*5380*/ ISETP.GE.AND.EX P0, PT, R3, R10, PT, P0 ; /* 0x0000000a0300720c */ /* 0x010fc80003f06300 */ /*5390*/ ISETP.LT.OR P0, PT, R9, R4, !P0 ; /* 0x000000040900720c */ /* 0x000fda0004701670 */ /*53a0*/ @P0 BRA 0x5440 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*53b0*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0009 */ /*53c0*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*53d0*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000b */ /*53e0*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000a */ /*53f0*/ BRA 0x5440 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*5400*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x001fe200078e0009 */ /*5410*/ MOV R3, R10 ; /* 0x0000000a00037202 */ /* 0x010fe20000000f00 */ /*5420*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*5430*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x008fc400078e000b */ /*5440*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5450*/ ISETP.NE.AND P0, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f05270 */ /*5460*/ ISETP.NE.AND P2, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fd60003f45270 */ /*5470*/ @!P0 STS.64 [R6.X16+0x8], R4 ; /* 0x0000080406008388 */ /* 0x0001e8000000ca00 */ /*5480*/ @!P0 STS.64 [R6.X16+0x10], R2 ; /* 0x0000100206008388 */ /* 0x0001e8000000ca00 */ /*5490*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*54a0*/ @P2 BRA 0x5ea0 ; /* 0x000009f000002947 */ /* 0x000fea0003800000 */ /*54b0*/ LDS.64 R10, [0x18] ; /* 0x00001800ff0a7984 */ /* 0x018ee20000000a00 */ /*54c0*/ BSSY B1, 0x5640 ; /* 0x0000017000017945 */ /* 0x000fe60003800000 */ /*54d0*/ LDS.64 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000f280000000a00 */ /*54e0*/ LDS.64 R6, [0x28] ; /* 0x00002800ff067984 */ /* 0x001e280000000a00 */ /*54f0*/ LDS.64 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x006e620000000a00 */ /*5500*/ ISETP.GE.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400720c */ /* 0x008fe20003f06270 */ /*5510*/ IMAD.MOV.U32 R26, RZ, RZ, R11 ; /* 0x000000ffff1a7224 */ /* 0x000fc400078e000b */ /*5520*/ IMAD.MOV.U32 R29, RZ, RZ, R10 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e000a */ /*5530*/ IMAD.MOV.U32 R27, RZ, RZ, R12 ; /* 0x000000ffff1b7224 */ /* 0x010fe400078e000c */ /*5540*/ IMAD.MOV.U32 R0, RZ, RZ, R13 ; /* 0x000000ffff007224 */ /* 0x000fcc00078e000d */ /*5550*/ @!P0 BRA 0x5630 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5560*/ ISETP.GE.AND P3, PT, R10, R4, PT ; /* 0x000000040a00720c */ /* 0x003fe20003f66270 */ /*5570*/ IMAD.MOV.U32 R27, RZ, RZ, R2 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0002 */ /*5580*/ IMAD.MOV.U32 R0, RZ, RZ, R3 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0003 */ /*5590*/ IMAD.MOV.U32 R26, RZ, RZ, R5 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e0005 */ /*55a0*/ IMAD.MOV.U32 R29, RZ, RZ, R4 ; /* 0x000000ffff1d7224 */ /* 0x000fcc00078e0004 */ /*55b0*/ @P3 ISETP.LT.U32.AND P1, PT, R2.reuse, R12.reuse, PT ; /* 0x0000000c0200320c */ /* 0x0c0fe40003f21070 */ /*55c0*/ @P3 ISETP.GE.U32.AND P0, PT, R2.reuse, R12.reuse, PT ; /* 0x0000000c0200320c */ /* 0x0c0fe40003f06070 */ /*55d0*/ @P3 ISETP.LT.AND.EX P1, PT, R3.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0300320c */ /* 0x0c0fe40003f21310 */ /*55e0*/ @P3 ISETP.GE.AND.EX P0, PT, R3.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0300320c */ /* 0x0c0fe40003f06300 */ /*55f0*/ @P3 SEL R27, R2, R12, P1 ; /* 0x0000000c021b3207 */ /* 0x000fe40000800000 */ /*5600*/ @P3 SEL R0, R3, R13, P1 ; /* 0x0000000d03003207 */ /* 0x000fc40000800000 */ /*5610*/ @P3 SEL R26, R5, R11, !P0 ; /* 0x0000000b051a3207 */ /* 0x000fe40004000000 */ /*5620*/ @P3 SEL R29, R4, R10, !P0 ; /* 0x0000000a041d3207 */ /* 0x000fe40004000000 */ /*5630*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x003fea0003800000 */ /*5640*/ LDS.64 R24, [0x38] ; /* 0x00003800ff187984 */ /* 0x000e220000000a00 */ /*5650*/ ISETP.GE.AND P0, PT, R29, R6, PT ; /* 0x000000061d00720c */ /* 0x000fe20003f06270 */ /*5660*/ BSSY B1, 0x5830 ; /* 0x000001c000017945 */ /* 0x000fe20003800000 */ /*5670*/ IMAD.MOV.U32 R28, RZ, RZ, R7 ; /* 0x000000ffff1c7224 */ /* 0x000fe200078e0007 */ /*5680*/ LDS.64 R22, [0x40] ; /* 0x00004000ff167984 */ /* 0x000e620000000a00 */ /*5690*/ IMAD.MOV.U32 R31, RZ, RZ, R6 ; /* 0x000000ffff1f7224 */ /* 0x000fe200078e0006 */ /*56a0*/ MOV R30, R9 ; /* 0x00000009001e7202 */ /* 0x000fe20000000f00 */ /*56b0*/ IMAD.MOV.U32 R33, RZ, RZ, R8 ; /* 0x000000ffff217224 */ /* 0x000fe200078e0008 */ /*56c0*/ LDS.64 R20, [0x48] ; /* 0x00004800ff147984 */ /* 0x000ea80000000a00 */ /*56d0*/ LDS.64 R18, [0x50] ; /* 0x00005000ff127984 */ /* 0x000ee80000000a00 */ /*56e0*/ LDS.64 R16, [0x58] ; /* 0x00005800ff107984 */ /* 0x000f280000000a00 */ /*56f0*/ LDS.64 R14, [0x60] ; /* 0x00006000ff0e7984 */ /* 0x000e280000000a00 */ /*5700*/ LDS.64 R4, [0x68] ; /* 0x00006800ff047984 */ /* 0x000e280000000a00 */ /*5710*/ LDS.64 R2, [0x70] ; /* 0x00007000ff027984 */ /* 0x000e280000000a00 */ /*5720*/ LDS.64 R12, [0x78] ; /* 0x00007800ff0c7984 */ /* 0x000e280000000a00 */ /*5730*/ LDS.64 R10, [0x80] ; /* 0x00008000ff0a7984 */ /* 0x000e220000000a00 */ /*5740*/ @!P0 BRA 0x5820 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5750*/ ISETP.GE.AND P3, PT, R6, R29, PT ; /* 0x0000001d0600720c */ /* 0x000fe20003f66270 */ /*5760*/ IMAD.MOV.U32 R33, RZ, RZ, R27 ; /* 0x000000ffff217224 */ /* 0x000fc400078e001b */ /*5770*/ IMAD.MOV.U32 R30, RZ, RZ, R0 ; /* 0x000000ffff1e7224 */ /* 0x000fe400078e0000 */ /*5780*/ IMAD.MOV.U32 R28, RZ, RZ, R26 ; /* 0x000000ffff1c7224 */ /* 0x000fe400078e001a */ /*5790*/ IMAD.MOV.U32 R31, RZ, RZ, R29 ; /* 0x000000ffff1f7224 */ /* 0x000fcc00078e001d */ /*57a0*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R8.reuse, PT ; /* 0x000000081b00320c */ /* 0x0c0fe40003f21070 */ /*57b0*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R8.reuse, PT ; /* 0x000000081b00320c */ /* 0x0c0fe40003f06070 */ /*57c0*/ @P3 ISETP.LT.AND.EX P1, PT, R0.reuse, R9.reuse, PT, P1 ; /* 0x000000090000320c */ /* 0x0c0fe40003f21310 */ /*57d0*/ @P3 ISETP.GE.AND.EX P0, PT, R0.reuse, R9.reuse, PT, P0 ; /* 0x000000090000320c */ /* 0x0c0fe40003f06300 */ /*57e0*/ @P3 SEL R33, R27, R8, P1 ; /* 0x000000081b213207 */ /* 0x000fe40000800000 */ /*57f0*/ @P3 SEL R30, R0, R9, P1 ; /* 0x00000009001e3207 */ /* 0x000fc40000800000 */ /*5800*/ @P3 SEL R28, R26, R7, !P0 ; /* 0x000000071a1c3207 */ /* 0x000fe40004000000 */ /*5810*/ @P3 SEL R31, R29, R6, !P0 ; /* 0x000000061d1f3207 */ /* 0x000fe40004000000 */ /*5820*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5830*/ ISETP.GE.AND P0, PT, R31, R24, PT ; /* 0x000000181f00720c */ /* 0x001fe20003f06270 */ /*5840*/ BSSY B1, 0x5980 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5850*/ IMAD.MOV.U32 R0, RZ, RZ, R25 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0019 */ /*5860*/ IMAD.MOV.U32 R7, RZ, RZ, R24 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0018 */ /*5870*/ IMAD.MOV.U32 R27, RZ, RZ, R22 ; /* 0x000000ffff1b7224 */ /* 0x002fe400078e0016 */ /*5880*/ IMAD.MOV.U32 R26, RZ, RZ, R23 ; /* 0x000000ffff1a7224 */ /* 0x000fca00078e0017 */ /*5890*/ @!P0 BRA 0x5970 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*58a0*/ ISETP.GE.AND P3, PT, R24, R31.reuse, PT ; /* 0x0000001f1800720c */ /* 0x080fe20003f66270 */ /*58b0*/ IMAD.MOV.U32 R27, RZ, RZ, R33 ; /* 0x000000ffff1b7224 */ /* 0x000fe200078e0021 */ /*58c0*/ MOV R7, R31 ; /* 0x0000001f00077202 */ /* 0x000fe20000000f00 */ /*58d0*/ IMAD.MOV.U32 R26, RZ, RZ, R30 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e001e */ /*58e0*/ IMAD.MOV.U32 R0, RZ, RZ, R28 ; /* 0x000000ffff007224 */ /* 0x000fd000078e001c */ /*58f0*/ @P3 ISETP.LT.U32.AND P1, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f21070 */ /*5900*/ @P3 ISETP.GE.U32.AND P0, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f06070 */ /*5910*/ @P3 ISETP.LT.AND.EX P1, PT, R30.reuse, R23.reuse, PT, P1 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f21310 */ /*5920*/ @P3 ISETP.GE.AND.EX P0, PT, R30.reuse, R23.reuse, PT, P0 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f06300 */ /*5930*/ @P3 SEL R27, R33, R22, P1 ; /* 0x00000016211b3207 */ /* 0x000fe40000800000 */ /*5940*/ @P3 SEL R26, R30, R23, P1 ; /* 0x000000171e1a3207 */ /* 0x000fc40000800000 */ /*5950*/ @P3 SEL R0, R28, R25, !P0 ; /* 0x000000191c003207 */ /* 0x000fe40004000000 */ /*5960*/ @P3 SEL R7, R31, R24, !P0 ; /* 0x000000181f073207 */ /* 0x000fe40004000000 */ /*5970*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5980*/ ISETP.GE.AND P0, PT, R7, R20, PT ; /* 0x000000140700720c */ /* 0x004fe20003f06270 */ /*5990*/ BSSY B1, 0x5ad0 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*59a0*/ IMAD.MOV.U32 R6, RZ, RZ, R21 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0015 */ /*59b0*/ IMAD.MOV.U32 R9, RZ, RZ, R20 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0014 */ /*59c0*/ IMAD.MOV.U32 R23, RZ, RZ, R18 ; /* 0x000000ffff177224 */ /* 0x008fe400078e0012 */ /*59d0*/ IMAD.MOV.U32 R8, RZ, RZ, R19 ; /* 0x000000ffff087224 */ /* 0x000fca00078e0013 */ /*59e0*/ @!P0 BRA 0x5ac0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*59f0*/ ISETP.GE.AND P3, PT, R20, R7, PT ; /* 0x000000071400720c */ /* 0x000fe20003f66270 */ /*5a00*/ IMAD.MOV.U32 R23, RZ, RZ, R27 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001b */ /*5a10*/ IMAD.MOV.U32 R8, RZ, RZ, R26 ; /* 0x000000ffff087224 */ /* 0x000fe400078e001a */ /*5a20*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0000 */ /*5a30*/ IMAD.MOV.U32 R9, RZ, RZ, R7 ; /* 0x000000ffff097224 */ /* 0x000fcc00078e0007 */ /*5a40*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f21070 */ /*5a50*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f06070 */ /*5a60*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R19.reuse, PT, P1 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f21310 */ /*5a70*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R19.reuse, PT, P0 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f06300 */ /*5a80*/ @P3 SEL R23, R27, R18, P1 ; /* 0x000000121b173207 */ /* 0x000fe40000800000 */ /*5a90*/ @P3 SEL R8, R26, R19, P1 ; /* 0x000000131a083207 */ /* 0x000fc40000800000 */ /*5aa0*/ @P3 SEL R6, R0, R21, !P0 ; /* 0x0000001500063207 */ /* 0x000fe40004000000 */ /*5ab0*/ @P3 SEL R9, R7, R20, !P0 ; /* 0x0000001407093207 */ /* 0x000fe40004000000 */ /*5ac0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5ad0*/ ISETP.GE.AND P0, PT, R9, R16, PT ; /* 0x000000100900720c */ /* 0x010fe20003f06270 */ /*5ae0*/ BSSY B1, 0x5c20 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5af0*/ IMAD.MOV.U32 R0, RZ, RZ, R17 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0011 */ /*5b00*/ MOV R18, R15 ; /* 0x0000000f00127202 */ /* 0x000fe20000000f00 */ /*5b10*/ IMAD.MOV.U32 R7, RZ, RZ, R16 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0010 */ /*5b20*/ IMAD.MOV.U32 R19, RZ, RZ, R14 ; /* 0x000000ffff137224 */ /* 0x000fce00078e000e */ /*5b30*/ @!P0 BRA 0x5c10 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5b40*/ ISETP.GE.AND P3, PT, R16, R9, PT ; /* 0x000000091000720c */ /* 0x000fe20003f66270 */ /*5b50*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0017 */ /*5b60*/ IMAD.MOV.U32 R18, RZ, RZ, R8 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0008 */ /*5b70*/ IMAD.MOV.U32 R0, RZ, RZ, R6 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0006 */ /*5b80*/ IMAD.MOV.U32 R7, RZ, RZ, R9 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0009 */ /*5b90*/ @P3 ISETP.LT.U32.AND P1, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f21070 */ /*5ba0*/ @P3 ISETP.GE.U32.AND P0, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f06070 */ /*5bb0*/ @P3 ISETP.LT.AND.EX P1, PT, R8.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0800320c */ /* 0x0c0fe40003f21310 */ /*5bc0*/ @P3 ISETP.GE.AND.EX P0, PT, R8.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0800320c */ /* 0x0c0fe40003f06300 */ /*5bd0*/ @P3 SEL R19, R23, R14, P1 ; /* 0x0000000e17133207 */ /* 0x000fe40000800000 */ /*5be0*/ @P3 SEL R18, R8, R15, P1 ; /* 0x0000000f08123207 */ /* 0x000fc40000800000 */ /*5bf0*/ @P3 SEL R0, R6, R17, !P0 ; /* 0x0000001106003207 */ /* 0x000fe40004000000 */ /*5c00*/ @P3 SEL R7, R9, R16, !P0 ; /* 0x0000001009073207 */ /* 0x000fe40004000000 */ /*5c10*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5c20*/ ISETP.GE.AND P0, PT, R7, R4, PT ; /* 0x000000040700720c */ /* 0x000fe20003f06270 */ /*5c30*/ BSSY B1, 0x5d70 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5c40*/ IMAD.MOV.U32 R6, RZ, RZ, R5 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0005 */ /*5c50*/ IMAD.MOV.U32 R9, RZ, RZ, R4 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0004 */ /*5c60*/ IMAD.MOV.U32 R15, RZ, RZ, R2 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0002 */ /*5c70*/ IMAD.MOV.U32 R8, RZ, RZ, R3 ; /* 0x000000ffff087224 */ /* 0x000fca00078e0003 */ /*5c80*/ @!P0 BRA 0x5d60 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5c90*/ ISETP.GE.AND P3, PT, R4, R7.reuse, PT ; /* 0x000000070400720c */ /* 0x080fe20003f66270 */ /*5ca0*/ IMAD.MOV.U32 R15, RZ, RZ, R19 ; /* 0x000000ffff0f7224 */ /* 0x000fe200078e0013 */ /*5cb0*/ MOV R9, R7 ; /* 0x0000000700097202 */ /* 0x000fe20000000f00 */ /*5cc0*/ IMAD.MOV.U32 R8, RZ, RZ, R18 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0012 */ /*5cd0*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fd000078e0000 */ /*5ce0*/ @P3 ISETP.LT.U32.AND P1, PT, R19.reuse, R2.reuse, PT ; /* 0x000000021300320c */ /* 0x0c0fe40003f21070 */ /*5cf0*/ @P3 ISETP.GE.U32.AND P0, PT, R19.reuse, R2.reuse, PT ; /* 0x000000021300320c */ /* 0x0c0fe40003f06070 */ /*5d00*/ @P3 ISETP.LT.AND.EX P1, PT, R18.reuse, R3.reuse, PT, P1 ; /* 0x000000031200320c */ /* 0x0c0fe40003f21310 */ /*5d10*/ @P3 ISETP.GE.AND.EX P0, PT, R18.reuse, R3.reuse, PT, P0 ; /* 0x000000031200320c */ /* 0x0c0fe40003f06300 */ /*5d20*/ @P3 SEL R15, R19, R2, P1 ; /* 0x00000002130f3207 */ /* 0x000fe40000800000 */ /*5d30*/ @P3 SEL R8, R18, R3, P1 ; /* 0x0000000312083207 */ /* 0x000fc40000800000 */ /*5d40*/ @P3 SEL R6, R0, R5, !P0 ; /* 0x0000000500063207 */ /* 0x000fe40004000000 */ /*5d50*/ @P3 SEL R9, R7, R4, !P0 ; /* 0x0000000407093207 */ /* 0x000fe40004000000 */ /*5d60*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5d70*/ ISETP.GE.AND P0, PT, R9, R12, PT ; /* 0x0000000c0900720c */ /* 0x000fe20003f06270 */ /*5d80*/ IMAD.MOV.U32 R5, RZ, RZ, R13 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000d */ /*5d90*/ IMAD.MOV.U32 R4, RZ, RZ, R12 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000c */ /*5da0*/ IMAD.MOV.U32 R2, RZ, RZ, R10 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000a */ /*5db0*/ IMAD.MOV.U32 R3, RZ, RZ, R11 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e000b */ /*5dc0*/ @!P0 BRA 0x5ea0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5dd0*/ ISETP.GE.AND P3, PT, R12, R9, PT ; /* 0x000000090c00720c */ /* 0x000fe20003f66270 */ /*5de0*/ IMAD.MOV.U32 R2, RZ, RZ, R15 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000f */ /*5df0*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0008 */ /*5e00*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0006 */ /*5e10*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x000fcc00078e0009 */ /*5e20*/ @P3 ISETP.LT.U32.AND P1, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00320c */ /* 0x0c0fe40003f21070 */ /*5e30*/ @P3 ISETP.GE.U32.AND P0, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00320c */ /* 0x0c0fe40003f06070 */ /*5e40*/ @P3 ISETP.LT.AND.EX P1, PT, R8.reuse, R11.reuse, PT, P1 ; /* 0x0000000b0800320c */ /* 0x0c0fe40003f21310 */ /*5e50*/ @P3 ISETP.GE.AND.EX P0, PT, R8.reuse, R11.reuse, PT, P0 ; /* 0x0000000b0800320c */ /* 0x0c0fe40003f06300 */ /*5e60*/ @P3 SEL R2, R15, R10, P1 ; /* 0x0000000a0f023207 */ /* 0x000fe40000800000 */ /*5e70*/ @P3 SEL R3, R8, R11, P1 ; /* 0x0000000b08033207 */ /* 0x000fc40000800000 */ /*5e80*/ @P3 SEL R5, R6, R13, !P0 ; /* 0x0000000d06053207 */ /* 0x000fe40004000000 */ /*5e90*/ @P3 SEL R4, R9, R12, !P0 ; /* 0x0000000c09043207 */ /* 0x000fe40004000000 */ /*5ea0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*5eb0*/ @P2 EXIT ; /* 0x000000000000294d */ /* 0x000fea0003800000 */ /*5ec0*/ IMAD.MOV.U32 R6, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff067624 */ /* 0x00dfe400078e00ff */ /*5ed0*/ IMAD.MOV.U32 R7, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff077624 */ /* 0x000fca00078e00ff */ /*5ee0*/ STG.E.64 [R6.64], R4 ; /* 0x0000000406007986 */ /* 0x000fe8000c101b04 */ /*5ef0*/ STG.E.64 [R6.64+0x8], R2 ; /* 0x0000080206007986 */ /* 0x000fe2000c101b04 */ /*5f00*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*5f10*/ BRA 0x5f10; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*5f20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5f30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5f40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5f50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5f60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5f70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5f80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5f90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5fa0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5fb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5fc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5fd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5fe0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5ff0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIlEEJN3cub17CUB_200700_890_NS9GridQueueIyEElEEEvDpT0_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ MOV R2, c[0x0][0x160] ; /* 0x0000580000027a02 */ /* 0x000fe20000000f00 */ /*0020*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x164] ; /* 0x00005900ff037624 */ /* 0x000fe200078e00ff */ /*0030*/ MOV R4, c[0x0][0x168] ; /* 0x00005a0000047a02 */ /* 0x000fe20000000f00 */ /*0040*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff057624 */ /* 0x000fe200078e00ff */ /*0050*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe40000000a00 */ /*0060*/ STG.E.64 [R2.64+0x8], RZ ; /* 0x000008ff02007986 */ /* 0x000fe8000c101b04 */ /*0070*/ STG.E.64 [R2.64], R4 ; /* 0x0000000402007986 */ /* 0x000fe2000c101b04 */ /*0080*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0090*/ BRA 0x90; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lN3cub17CUB_200700_890_NS13GridEvenShareIlEENSN_9GridQueueIyEESK_EEEvDpT0_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R7, SR_CTAID.X ; /* 0x0000000000077919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR10, c[0x0][0x118] ; /* 0x00004600000a7ab9 */ /* 0x000fe20000000a00 */ /*0030*/ BSSY B0, 0x6260 ; /* 0x0000622000007945 */ /* 0x000fe20003800000 */ /*0040*/ IMAD R7, R7, 0x500, RZ ; /* 0x0000050007077824 */ /* 0x001fca00078e02ff */ /*0050*/ IADD3 R0, P1, R7, 0x500, RZ ; /* 0x0000050007007810 */ /* 0x000fc80007f3e0ff */ /*0060*/ ISETP.GT.U32.AND P0, PT, R0, c[0x0][0x178], PT ; /* 0x00005e0000007a0c */ /* 0x000fe20003f04070 */ /*0070*/ IMAD.X R0, RZ, RZ, RZ, P1 ; /* 0x000000ffff007224 */ /* 0x000fca00008e06ff */ /*0080*/ ISETP.GT.AND.EX P0, PT, R0, c[0x0][0x17c], PT, P0 ; /* 0x00005f0000007a0c */ /* 0x000fda0003f04300 */ /*0090*/ @P0 BRA 0x2fb0 ; /* 0x00002f1000000947 */ /* 0x000fea0003800000 */ /*00a0*/ S2R R5, SR_TID.X ; /* 0x0000000000057919 */ /* 0x000e240000002100 */ /*00b0*/ IADD3 R0, P0, R7, R5, RZ ; /* 0x0000000507007210 */ /* 0x001fe40007f1e0ff */ /*00c0*/ SHF.R.S32.HI R4, RZ, 0x1f, R5 ; /* 0x0000001fff047819 */ /* 0x000fca0000011405 */ /*00d0*/ IMAD.X R3, RZ, RZ, R4, P0 ; /* 0x000000ffff037224 */ /* 0x000fe200000e0604 */ /*00e0*/ LEA R2, P0, R0, c[0x0][0x160], 0x3 ; /* 0x0000580000027a11 */ /* 0x000fc800078018ff */ /*00f0*/ LEA.HI.X R3, R0, c[0x0][0x164], R3, 0x3, P0 ; /* 0x0000590000037a11 */ /* 0x000fca00000f1c03 */ /*0100*/ LDG.E R13, [R2.64+0x800] ; /* 0x0008000a020d7981 */ /* 0x000ea8000c1e1900 */ /*0110*/ LDG.E R15, [R2.64] ; /* 0x0000000a020f7981 */ /* 0x000ea8000c1e1900 */ /*0120*/ LDG.E R6, [R2.64+0x1000] ; /* 0x0010000a02067981 */ /* 0x0000e8000c1e1900 */ /*0130*/ LDG.E R8, [R2.64+0x1004] ; /* 0x0010040a02087981 */ /* 0x000168000c1e1900 */ /*0140*/ LDG.E R9, [R2.64+0x1800] ; /* 0x0018000a02097981 */ /* 0x000168000c1e1900 */ /*0150*/ LDG.E R10, [R2.64+0x1804] ; /* 0x0018040a020a7981 */ /* 0x000168000c1e1900 */ /*0160*/ LDG.E R11, [R2.64+0x2000] ; /* 0x0020000a020b7981 */ /* 0x000168000c1e1900 */ /*0170*/ LDG.E R12, [R2.64+0x2004] ; /* 0x0020040a020c7981 */ /* 0x000162000c1e1900 */ /*0180*/ ISETP.GE.AND P0, PT, R15, R13, PT ; /* 0x0000000d0f00720c */ /* 0x004fda0003f06270 */ /*0190*/ @P0 LDG.E R16, [R2.64+0x4] ; /* 0x0000040a02100981 */ /* 0x000162000c1e1900 */ /*01a0*/ @!P0 IADD3 R14, R5, 0x100, RZ ; /* 0x00000100050e8810 */ /* 0x000fe20007ffe0ff */ /*01b0*/ @!P0 IMAD.MOV.U32 R15, RZ, RZ, R13 ; /* 0x000000ffff0f8224 */ /* 0x000fc600078e000d */ /*01c0*/ @!P0 SHF.R.S32.HI R17, RZ, 0x1f, R14 ; /* 0x0000001fff118819 */ /* 0x000fe4000001140e */ /*01d0*/ IADD3 R7, P1, R7, c[0x0][0x168], RZ ; /* 0x00005a0007077a10 */ /* 0x000fe40007f3e0ff */ /*01e0*/ IADD3 R0, R5, 0x200, RZ ; /* 0x0000020005007810 */ /* 0x000fe20007ffe0ff */ /*01f0*/ BSSY B1, 0x430 ; /* 0x0000023000017945 */ /* 0x000fe20003800000 */ /*0200*/ @!P0 LDG.E R16, [R2.64+0x804] ; /* 0x0008040a02108981 */ /* 0x000364000c1e1900 */ /*0210*/ @P0 IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff020224 */ /* 0x001fe400078e0005 */ /*0220*/ @P0 IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff030224 */ /* 0x000fc400078e0004 */ /*0230*/ @!P0 IMAD.MOV.U32 R2, RZ, RZ, R14 ; /* 0x000000ffff028224 */ /* 0x002fe400078e000e */ /*0240*/ @!P0 IMAD.MOV.U32 R3, RZ, RZ, R17 ; /* 0x000000ffff038224 */ /* 0x000fe200078e0011 */ /*0250*/ ISETP.GE.AND P0, PT, R15, R6, PT ; /* 0x000000060f00720c */ /* 0x008fe40003f06270 */ /*0260*/ IADD3 R14, P2, R0, R7.reuse, RZ ; /* 0x00000007000e7210 */ /* 0x080fe40007f5e0ff */ /*0270*/ IADD3 R19, P3, R2, R7, RZ ; /* 0x0000000702137210 */ /* 0x000fe20007f7e0ff */ /*0280*/ IMAD.X R7, RZ, RZ, c[0x0][0x16c], P1 ; /* 0x00005b00ff077624 */ /* 0x000fc800008e06ff */ /*0290*/ IMAD.X R18, R3, 0x1, R7, P3 ; /* 0x0000000103127824 */ /* 0x000fe200018e0607 */ /*02a0*/ LEA.HI.X.SX32 R17, R0, R7, 0x1, P2 ; /* 0x0000000700117211 */ /* 0x000fc600010f0eff */ /*02b0*/ @!P0 BRA 0x3e0 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*02c0*/ ISETP.GE.AND P0, PT, R6, R15, PT ; /* 0x0000000f0600720c */ /* 0x000fe20003f06270 */ /*02d0*/ IMAD.MOV.U32 R13, RZ, RZ, R19 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0013 */ /*02e0*/ IMAD.MOV.U32 R0, RZ, RZ, R18 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0012 */ /*02f0*/ IMAD.MOV.U32 R2, RZ, RZ, R15 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000f */ /*0300*/ IMAD.MOV.U32 R3, RZ, RZ, R16 ; /* 0x000000ffff037224 */ /* 0x020fcc00078e0010 */ /*0310*/ @!P0 BRA 0x420 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0320*/ ISETP.GE.U32.AND P0, PT, R19, R14, PT ; /* 0x0000000e1300720c */ /* 0x000fe20003f06070 */ /*0330*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000e */ /*0340*/ IMAD.MOV.U32 R0, RZ, RZ, R17 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0011 */ /*0350*/ ISETP.GE.AND.EX P0, PT, R18, R17, PT, P0 ; /* 0x000000111200720c */ /* 0x000fe20003f06300 */ /*0360*/ IMAD.MOV.U32 R2, RZ, RZ, R6 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0006 */ /*0370*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fd400078e0008 */ /*0380*/ @P0 BRA 0x420 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0390*/ IMAD.MOV.U32 R13, RZ, RZ, R19 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0013 */ /*03a0*/ IMAD.MOV.U32 R0, RZ, RZ, R18 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0012 */ /*03b0*/ IMAD.MOV.U32 R2, RZ, RZ, R15 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000f */ /*03c0*/ IMAD.MOV.U32 R3, RZ, RZ, R16 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0010 */ /*03d0*/ BRA 0x420 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*03e0*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000e */ /*03f0*/ IMAD.MOV.U32 R0, RZ, RZ, R17 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0011 */ /*0400*/ IMAD.MOV.U32 R2, RZ, RZ, R6 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0006 */ /*0410*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x020fe400078e0008 */ /*0420*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0430*/ ISETP.GE.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x000fe20003f06270 */ /*0440*/ BSSY B1, 0x570 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*0450*/ @!P0 BRA 0x520 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*0460*/ ISETP.GE.AND P0, PT, R9, R2, PT ; /* 0x000000020900720c */ /* 0x000fda0003f06270 */ /*0470*/ @!P0 BRA 0x560 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0480*/ IADD3 R6, P1, R14, 0x100, RZ ; /* 0x000001000e067810 */ /* 0x000fc80007f3e0ff */ /*0490*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x000fe20003f06070 */ /*04a0*/ IMAD.X R7, RZ, RZ, R17, P1 ; /* 0x000000ffff077224 */ /* 0x000fca00008e0611 */ /*04b0*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x000fda0003f06300 */ /*04c0*/ @!P0 BRA 0x560 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*04d0*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0006 */ /*04e0*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*04f0*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*0500*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000a */ /*0510*/ BRA 0x560 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0520*/ IADD3 R13, P0, R14, 0x100, RZ ; /* 0x000001000e0d7810 */ /* 0x000fe20007f1e0ff */ /*0530*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*0540*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fc400078e000a */ /*0550*/ IMAD.X R0, RZ, RZ, R17, P0 ; /* 0x000000ffff007224 */ /* 0x000fc600000e0611 */ /*0560*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0570*/ ISETP.GE.AND P0, PT, R2, R11, PT ; /* 0x0000000b0200720c */ /* 0x000fe20003f06270 */ /*0580*/ IMAD.MOV.U32 R10, RZ, RZ, c[0x0][0xc] ; /* 0x00000300ff0a7624 */ /* 0x000fe200078e00ff */ /*0590*/ BSSY B1, 0x6d0 ; /* 0x0000013000017945 */ /* 0x000fe60003800000 */ /*05a0*/ IMAD R10, R10, 0x500, RZ ; /* 0x000005000a0a7824 */ /* 0x000fd000078e02ff */ /*05b0*/ @!P0 BRA 0x680 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*05c0*/ ISETP.GE.AND P0, PT, R11, R2, PT ; /* 0x000000020b00720c */ /* 0x000fda0003f06270 */ /*05d0*/ @!P0 BRA 0x6c0 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*05e0*/ IADD3 R6, P0, R14, 0x200, RZ ; /* 0x000002000e067810 */ /* 0x000fca0007f1e0ff */ /*05f0*/ IMAD.X R7, RZ, RZ, R17, P0 ; /* 0x000000ffff077224 */ /* 0x000fe200000e0611 */ /*0600*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x000fc80003f06070 */ /*0610*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x000fda0003f06300 */ /*0620*/ @!P0 BRA 0x6c0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0630*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0006 */ /*0640*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*0650*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000b */ /*0660*/ IMAD.MOV.U32 R3, RZ, RZ, R12 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000c */ /*0670*/ BRA 0x6c0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0680*/ IADD3 R13, P0, R14, 0x200, RZ ; /* 0x000002000e0d7810 */ /* 0x000fe20007f1e0ff */ /*0690*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000b */ /*06a0*/ IMAD.MOV.U32 R3, RZ, RZ, R12 ; /* 0x000000ffff037224 */ /* 0x000fc400078e000c */ /*06b0*/ IMAD.X R0, RZ, RZ, R17, P0 ; /* 0x000000ffff007224 */ /* 0x000fc600000e0611 */ /*06c0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*06d0*/ ISETP.GE.U32.AND P0, PT, R10, c[0x0][0x178], PT ; /* 0x00005e000a007a0c */ /* 0x000fc80003f06070 */ /*06e0*/ ISETP.GE.AND.EX P0, PT, RZ, c[0x0][0x17c], PT, P0 ; /* 0x00005f00ff007a0c */ /* 0x000fda0003f06300 */ /*06f0*/ @P0 BRA 0x1d90 ; /* 0x0000169000000947 */ /* 0x000fea0003800000 */ /*0700*/ UMOV UR6, 0x1 ; /* 0x0000000100067882 */ /* 0x000fe20000000000 */ /*0710*/ ISETP.NE.AND P1, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fe20003f25270 */ /*0720*/ ULDC.64 UR4, c[0x2][0x0] ; /* 0x0080000000047ab9 */ /* 0x000fe20000000a00 */ /*0730*/ BSSY B1, 0x830 ; /* 0x000000f000017945 */ /* 0x000fe20003800000 */ /*0740*/ ULDC.64 UR8, c[0x0][0x1c8] ; /* 0x0000720000087ab9 */ /* 0x000fe40000000a00 */ /*0750*/ UIMAD.WIDE.U32 UR4, UR6, UR8, UR4 ; /* 0x00000008060472a5 */ /* 0x000fe4000f8e0004 */ /*0760*/ UIMAD UR6, UR6, UR9, URZ ; /* 0x00000009060672a4 */ /* 0x000fc8000f8e023f */ /*0770*/ UIADD3 UR6, UR5, UR6, URZ ; /* 0x0000000605067290 */ /* 0x000fe2000fffe03f */ /*0780*/ IMAD.U32 R9, RZ, RZ, UR5 ; /* 0x00000005ff097e24 */ /* 0x000fe4000f8e00ff */ /*0790*/ IMAD.U32 R8, RZ, RZ, UR4 ; /* 0x00000004ff087e24 */ /* 0x000fc6000f8e00ff */ /*07a0*/ IMAD.U32 R9, RZ, RZ, UR6 ; /* 0x00000006ff097e24 */ /* 0x000fe2000f8e00ff */ /*07b0*/ @P1 BRA 0x820 ; /* 0x0000006000001947 */ /* 0x000fea0003800000 */ /*07c0*/ IMAD.MOV.U32 R14, RZ, RZ, 0x500 ; /* 0x00000500ff0e7424 */ /* 0x000fe400078e00ff */ /*07d0*/ IMAD.MOV.U32 R15, RZ, RZ, 0x0 ; /* 0x00000000ff0f7424 */ /* 0x000fca00078e00ff */ /*07e0*/ ATOMG.E.ADD.64.STRONG.GPU PT, R6, [R8.64], R14 ; /* 0x0000000e080679a8 */ /* 0x000ea400081ee5ca */ /*07f0*/ IADD3 R6, P0, R6, R10, RZ ; /* 0x0000000a06067210 */ /* 0x004fca0007f1e0ff */ /*0800*/ IMAD.X R7, RZ, RZ, R7, P0 ; /* 0x000000ffff077224 */ /* 0x000fca00000e0607 */ /*0810*/ STS.64 [0x98], R6 ; /* 0x00009806ff007388 */ /* 0x0001e60000000a00 */ /*0820*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0830*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0840*/ LDS.64 R6, [0x98] ; /* 0x00009800ff067984 */ /* 0x001e240000000a00 */ /*0850*/ IADD3 R11, P2, R6, 0x500, RZ ; /* 0x00000500060b7810 */ /* 0x001fc80007f5e0ff */ /*0860*/ ISETP.GT.U32.AND P0, PT, R11, c[0x0][0x178], PT ; /* 0x00005e000b007a0c */ /* 0x000fe20003f04070 */ /*0870*/ IMAD.X R11, RZ, RZ, R7, P2 ; /* 0x000000ffff0b7224 */ /* 0x000fca00010e0607 */ /*0880*/ ISETP.GT.AND.EX P0, PT, R11, c[0x0][0x17c], PT, P0 ; /* 0x00005f000b007a0c */ /* 0x000fda0003f04300 */ /*0890*/ @P0 BRA 0x11d0 ; /* 0x0000093000000947 */ /* 0x000fea0003800000 */ /*08a0*/ IADD3 R11, P0, R5, R6, RZ ; /* 0x00000006050b7210 */ /* 0x000fca0007f1e0ff */ /*08b0*/ IMAD.X R12, R4, 0x1, R7, P0 ; /* 0x00000001040c7824 */ /* 0x000fe200000e0607 */ /*08c0*/ LEA R14, P0, R11, c[0x0][0x160], 0x3 ; /* 0x000058000b0e7a11 */ /* 0x000fc800078018ff */ /*08d0*/ LEA.HI.X R15, R11, c[0x0][0x164], R12, 0x3, P0 ; /* 0x000059000b0f7a11 */ /* 0x000fca00000f1c0c */ /*08e0*/ LDG.E R27, [R14.64] ; /* 0x0000000a0e1b7981 */ /* 0x000ea8000c1e1900 */ /*08f0*/ LDG.E R18, [R14.64+0x4] ; /* 0x0000040a0e127981 */ /* 0x000168000c1e1900 */ /*0900*/ LDG.E R19, [R14.64+0x800] ; /* 0x0008000a0e137981 */ /* 0x000168000c1e1900 */ /*0910*/ LDG.E R20, [R14.64+0x804] ; /* 0x0008040a0e147981 */ /* 0x000168000c1e1900 */ /*0920*/ LDG.E R21, [R14.64+0x1000] ; /* 0x0010000a0e157981 */ /* 0x000168000c1e1900 */ /*0930*/ LDG.E R22, [R14.64+0x1004] ; /* 0x0010040a0e167981 */ /* 0x000168000c1e1900 */ /*0940*/ LDG.E R23, [R14.64+0x1800] ; /* 0x0018000a0e177981 */ /* 0x000168000c1e1900 */ /*0950*/ LDG.E R24, [R14.64+0x1804] ; /* 0x0018040a0e187981 */ /* 0x000168000c1e1900 */ /*0960*/ LDG.E R25, [R14.64+0x2000] ; /* 0x0020000a0e197981 */ /* 0x000168000c1e1900 */ /*0970*/ LDG.E R26, [R14.64+0x2004] ; /* 0x0020040a0e1a7981 */ /* 0x000162000c1e1900 */ /*0980*/ IADD3 R16, P2, P3, R5, c[0x0][0x168], R6 ; /* 0x00005a0005107a10 */ /* 0x000fe20007b5e006 */ /*0990*/ BSSY B1, 0xb40 ; /* 0x000001a000017945 */ /* 0x000fe60003800000 */ /*09a0*/ IADD3.X R17, R4, c[0x0][0x16c], R7, P2, P3 ; /* 0x00005b0004117a10 */ /* 0x000fc400017e6407 */ /*09b0*/ ISETP.GE.AND P0, PT, R2, R27, PT ; /* 0x0000001b0200720c */ /* 0x004fda0003f06270 */ /*09c0*/ @!P0 BRA 0xaf0 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*09d0*/ ISETP.GE.AND P0, PT, R27, R2, PT ; /* 0x000000021b00720c */ /* 0x001fe20003f06270 */ /*09e0*/ IMAD.MOV.U32 R11, RZ, RZ, R13 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e000d */ /*09f0*/ IMAD.MOV.U32 R12, RZ, RZ, R0 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e0000 */ /*0a00*/ IMAD.MOV.U32 R6, RZ, RZ, R2 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0002 */ /*0a10*/ IMAD.MOV.U32 R7, RZ, RZ, R3 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0003 */ /*0a20*/ @!P0 BRA 0xb30 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0a30*/ ISETP.GE.U32.AND P0, PT, R13, R16, PT ; /* 0x000000100d00720c */ /* 0x000fe20003f06070 */ /*0a40*/ IMAD.MOV.U32 R6, RZ, RZ, R27 ; /* 0x000000ffff067224 */ /* 0x000fe400078e001b */ /*0a50*/ IMAD.MOV.U32 R7, RZ, RZ, R18 ; /* 0x000000ffff077224 */ /* 0x020fe200078e0012 */ /*0a60*/ ISETP.GE.AND.EX P0, PT, R0, R17, PT, P0 ; /* 0x000000110000720c */ /* 0x000fe20003f06300 */ /*0a70*/ IMAD.MOV.U32 R11, RZ, RZ, R16 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0010 */ /*0a80*/ IMAD.MOV.U32 R12, RZ, RZ, R17 ; /* 0x000000ffff0c7224 */ /* 0x000fd400078e0011 */ /*0a90*/ @P0 BRA 0xb30 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0aa0*/ IMAD.MOV.U32 R6, RZ, RZ, R2 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0002 */ /*0ab0*/ IMAD.MOV.U32 R7, RZ, RZ, R3 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0003 */ /*0ac0*/ IMAD.MOV.U32 R11, RZ, RZ, R13 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e000d */ /*0ad0*/ IMAD.MOV.U32 R12, RZ, RZ, R0 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e0000 */ /*0ae0*/ BRA 0xb30 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0af0*/ IMAD.MOV.U32 R6, RZ, RZ, R27 ; /* 0x000000ffff067224 */ /* 0x001fe400078e001b */ /*0b00*/ IMAD.MOV.U32 R7, RZ, RZ, R18 ; /* 0x000000ffff077224 */ /* 0x020fe400078e0012 */ /*0b10*/ IMAD.MOV.U32 R11, RZ, RZ, R16 ; /* 0x000000ffff0b7224 */ /* 0x000fc400078e0010 */ /*0b20*/ IMAD.MOV.U32 R12, RZ, RZ, R17 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e0011 */ /*0b30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0b40*/ ISETP.GE.AND P0, PT, R6, R19, PT ; /* 0x000000130600720c */ /* 0x020fe20003f06270 */ /*0b50*/ BSSY B1, 0xc80 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*0b60*/ @!P0 BRA 0xc30 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*0b70*/ ISETP.GE.AND P0, PT, R19, R6, PT ; /* 0x000000061300720c */ /* 0x000fda0003f06270 */ /*0b80*/ @!P0 BRA 0xc70 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0b90*/ IADD3 R0, P2, R16, 0x100, RZ ; /* 0x0000010010007810 */ /* 0x000fc80007f5e0ff */ /*0ba0*/ ISETP.GE.U32.AND P0, PT, R11, R0, PT ; /* 0x000000000b00720c */ /* 0x000fe20003f06070 */ /*0bb0*/ IMAD.X R3, RZ, RZ, R17, P2 ; /* 0x000000ffff037224 */ /* 0x000fca00010e0611 */ /*0bc0*/ ISETP.GE.AND.EX P0, PT, R12, R3, PT, P0 ; /* 0x000000030c00720c */ /* 0x000fda0003f06300 */ /*0bd0*/ @!P0 BRA 0xc70 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0be0*/ IMAD.MOV.U32 R11, RZ, RZ, R0 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0000 */ /*0bf0*/ IMAD.MOV.U32 R12, RZ, RZ, R3 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e0003 */ /*0c00*/ IMAD.MOV.U32 R6, RZ, RZ, R19 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0013 */ /*0c10*/ IMAD.MOV.U32 R7, RZ, RZ, R20 ; /* 0x000000ffff077224 */ /* 0x000fe200078e0014 */ /*0c20*/ BRA 0xc70 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0c30*/ IADD3 R11, P0, R16, 0x100, RZ ; /* 0x00000100100b7810 */ /* 0x000fe20007f1e0ff */ /*0c40*/ IMAD.MOV.U32 R6, RZ, RZ, R19 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0013 */ /*0c50*/ IMAD.MOV.U32 R7, RZ, RZ, R20 ; /* 0x000000ffff077224 */ /* 0x000fc400078e0014 */ /*0c60*/ IMAD.X R12, RZ, RZ, R17, P0 ; /* 0x000000ffff0c7224 */ /* 0x000fc600000e0611 */ /*0c70*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0c80*/ ISETP.GE.AND P0, PT, R6, R21, PT ; /* 0x000000150600720c */ /* 0x000fe20003f06270 */ /*0c90*/ BSSY B1, 0xdc0 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*0ca0*/ @!P0 BRA 0xd70 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*0cb0*/ ISETP.GE.AND P0, PT, R21, R6, PT ; /* 0x000000061500720c */ /* 0x000fda0003f06270 */ /*0cc0*/ @!P0 BRA 0xdb0 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0cd0*/ IADD3 R0, P2, R16, 0x200, RZ ; /* 0x0000020010007810 */ /* 0x000fc80007f5e0ff */ /*0ce0*/ ISETP.GE.U32.AND P0, PT, R11, R0, PT ; /* 0x000000000b00720c */ /* 0x000fe20003f06070 */ /*0cf0*/ IMAD.X R3, RZ, RZ, R17, P2 ; /* 0x000000ffff037224 */ /* 0x000fca00010e0611 */ /*0d00*/ ISETP.GE.AND.EX P0, PT, R12, R3, PT, P0 ; /* 0x000000030c00720c */ /* 0x000fda0003f06300 */ /*0d10*/ @!P0 BRA 0xdb0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0d20*/ IMAD.MOV.U32 R11, RZ, RZ, R0 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0000 */ /*0d30*/ IMAD.MOV.U32 R12, RZ, RZ, R3 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e0003 */ /*0d40*/ IMAD.MOV.U32 R6, RZ, RZ, R21 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0015 */ /*0d50*/ IMAD.MOV.U32 R7, RZ, RZ, R22 ; /* 0x000000ffff077224 */ /* 0x000fe200078e0016 */ /*0d60*/ BRA 0xdb0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0d70*/ IADD3 R11, P0, R16, 0x200, RZ ; /* 0x00000200100b7810 */ /* 0x000fe20007f1e0ff */ /*0d80*/ IMAD.MOV.U32 R6, RZ, RZ, R21 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0015 */ /*0d90*/ IMAD.MOV.U32 R7, RZ, RZ, R22 ; /* 0x000000ffff077224 */ /* 0x000fc400078e0016 */ /*0da0*/ IMAD.X R12, RZ, RZ, R17, P0 ; /* 0x000000ffff0c7224 */ /* 0x000fc600000e0611 */ /*0db0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0dc0*/ ISETP.GE.AND P0, PT, R6, R23, PT ; /* 0x000000170600720c */ /* 0x000fe20003f06270 */ /*0dd0*/ BSSY B1, 0xf00 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*0de0*/ @!P0 BRA 0xeb0 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*0df0*/ ISETP.GE.AND P0, PT, R23, R6, PT ; /* 0x000000061700720c */ /* 0x000fda0003f06270 */ /*0e00*/ @!P0 BRA 0xef0 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0e10*/ IADD3 R0, P2, R16, 0x300, RZ ; /* 0x0000030010007810 */ /* 0x000fc80007f5e0ff */ /*0e20*/ ISETP.GE.U32.AND P0, PT, R11, R0, PT ; /* 0x000000000b00720c */ /* 0x000fe20003f06070 */ /*0e30*/ IMAD.X R3, RZ, RZ, R17, P2 ; /* 0x000000ffff037224 */ /* 0x000fca00010e0611 */ /*0e40*/ ISETP.GE.AND.EX P0, PT, R12, R3, PT, P0 ; /* 0x000000030c00720c */ /* 0x000fda0003f06300 */ /*0e50*/ @!P0 BRA 0xef0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0e60*/ IMAD.MOV.U32 R11, RZ, RZ, R0 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0000 */ /*0e70*/ IMAD.MOV.U32 R12, RZ, RZ, R3 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e0003 */ /*0e80*/ IMAD.MOV.U32 R6, RZ, RZ, R23 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0017 */ /*0e90*/ IMAD.MOV.U32 R7, RZ, RZ, R24 ; /* 0x000000ffff077224 */ /* 0x000fe200078e0018 */ /*0ea0*/ BRA 0xef0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0eb0*/ IADD3 R11, P0, R16, 0x300, RZ ; /* 0x00000300100b7810 */ /* 0x000fe20007f1e0ff */ /*0ec0*/ IMAD.MOV.U32 R6, RZ, RZ, R23 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0017 */ /*0ed0*/ IMAD.MOV.U32 R7, RZ, RZ, R24 ; /* 0x000000ffff077224 */ /* 0x000fc400078e0018 */ /*0ee0*/ IMAD.X R12, RZ, RZ, R17, P0 ; /* 0x000000ffff0c7224 */ /* 0x000fc600000e0611 */ /*0ef0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0f00*/ ISETP.GE.AND P0, PT, R6, R25, PT ; /* 0x000000190600720c */ /* 0x000fe20003f06270 */ /*0f10*/ BSSY B1, 0x10c0 ; /* 0x000001a000017945 */ /* 0x000fd80003800000 */ /*0f20*/ @!P0 BRA 0x1070 ; /* 0x0000014000008947 */ /* 0x000fea0003800000 */ /*0f30*/ ISETP.GE.AND P0, PT, R25, R6, PT ; /* 0x000000061900720c */ /* 0x000fe20003f06270 */ /*0f40*/ IMAD.MOV.U32 R13, RZ, RZ, R11 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000b */ /*0f50*/ IMAD.MOV.U32 R0, RZ, RZ, R12 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000c */ /*0f60*/ IMAD.MOV.U32 R2, RZ, RZ, R6 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0006 */ /*0f70*/ IMAD.MOV.U32 R3, RZ, RZ, R7 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0007 */ /*0f80*/ @!P0 BRA 0x10b0 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0f90*/ IADD3 R14, P0, R16, 0x400, RZ ; /* 0x00000400100e7810 */ /* 0x000fe20007f1e0ff */ /*0fa0*/ IMAD.MOV.U32 R13, RZ, RZ, R11 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000b */ /*0fb0*/ IMAD.MOV.U32 R0, RZ, RZ, R12 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000c */ /*0fc0*/ IMAD.X R15, RZ, RZ, R17, P0 ; /* 0x000000ffff0f7224 */ /* 0x000fe200000e0611 */ /*0fd0*/ ISETP.GE.U32.AND P0, PT, R11, R14, PT ; /* 0x0000000e0b00720c */ /* 0x000fe20003f06070 */ /*0fe0*/ IMAD.MOV.U32 R2, RZ, RZ, R6 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0006 */ /*0ff0*/ IMAD.MOV.U32 R3, RZ, RZ, R7 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0007 */ /*1000*/ ISETP.GE.AND.EX P0, PT, R12, R15, PT, P0 ; /* 0x0000000f0c00720c */ /* 0x000fda0003f06300 */ /*1010*/ @!P0 BRA 0x10b0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1020*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000e */ /*1030*/ IMAD.MOV.U32 R0, RZ, RZ, R15 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000f */ /*1040*/ IMAD.MOV.U32 R2, RZ, RZ, R25 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0019 */ /*1050*/ IMAD.MOV.U32 R3, RZ, RZ, R26 ; /* 0x000000ffff037224 */ /* 0x000fe200078e001a */ /*1060*/ BRA 0x10b0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1070*/ IADD3 R13, P0, R16, 0x400, RZ ; /* 0x00000400100d7810 */ /* 0x000fe20007f1e0ff */ /*1080*/ IMAD.MOV.U32 R2, RZ, RZ, R25 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0019 */ /*1090*/ IMAD.MOV.U32 R3, RZ, RZ, R26 ; /* 0x000000ffff037224 */ /* 0x000fc400078e001a */ /*10a0*/ IMAD.X R0, RZ, RZ, R17, P0 ; /* 0x000000ffff007224 */ /* 0x000fc600000e0611 */ /*10b0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*10c0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*10d0*/ BSSY B1, 0x1160 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*10e0*/ @P1 BRA 0x1150 ; /* 0x0000006000001947 */ /* 0x000fea0003800000 */ /*10f0*/ IMAD.MOV.U32 R14, RZ, RZ, 0x500 ; /* 0x00000500ff0e7424 */ /* 0x000fe400078e00ff */ /*1100*/ IMAD.MOV.U32 R15, RZ, RZ, 0x0 ; /* 0x00000000ff0f7424 */ /* 0x000fca00078e00ff */ /*1110*/ ATOMG.E.ADD.64.STRONG.GPU PT, R6, [R8.64], R14 ; /* 0x0000000e080679a8 */ /* 0x000ea400081ee5ca */ /*1120*/ IADD3 R6, P0, R6, R10, RZ ; /* 0x0000000a06067210 */ /* 0x004fca0007f1e0ff */ /*1130*/ IMAD.X R7, RZ, RZ, R7, P0 ; /* 0x000000ffff077224 */ /* 0x000fca00000e0607 */ /*1140*/ STS.64 [0x98], R6 ; /* 0x00009806ff007388 */ /* 0x0001e60000000a00 */ /*1150*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1160*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1170*/ LDS.64 R6, [0x98] ; /* 0x00009800ff067984 */ /* 0x001e240000000a00 */ /*1180*/ IADD3 R11, P2, R6, 0x500, RZ ; /* 0x00000500060b7810 */ /* 0x001fc80007f5e0ff */ /*1190*/ ISETP.GT.U32.AND P0, PT, R11, c[0x0][0x178], PT ; /* 0x00005e000b007a0c */ /* 0x000fe20003f04070 */ /*11a0*/ IMAD.X R11, RZ, RZ, R7, P2 ; /* 0x000000ffff0b7224 */ /* 0x000fca00010e0607 */ /*11b0*/ ISETP.GT.AND.EX P0, PT, R11, c[0x0][0x17c], PT, P0 ; /* 0x00005f000b007a0c */ /* 0x000fda0003f04300 */ /*11c0*/ @!P0 BRA 0x8a0 ; /* 0xfffff6d000008947 */ /* 0x000fea000383ffff */ /*11d0*/ ISETP.GE.U32.AND P0, PT, R6, c[0x0][0x178], PT ; /* 0x00005e0006007a0c */ /* 0x000fc80003f06070 */ /*11e0*/ ISETP.GE.AND.EX P0, PT, R7, c[0x0][0x17c], PT, P0 ; /* 0x00005f0007007a0c */ /* 0x000fda0003f06300 */ /*11f0*/ @P0 BRA 0x1d90 ; /* 0x00000b9000000947 */ /* 0x000fea0003800000 */ /*1200*/ IADD3 R8, -R6, c[0x0][0x178], RZ ; /* 0x00005e0006087a10 */ /* 0x000fe20007ffe1ff */ /*1210*/ BSSY B1, 0x1d90 ; /* 0x00000b7000017945 */ /* 0x000fe60003800000 */ /*1220*/ ISETP.GE.AND P0, PT, R5, R8, PT ; /* 0x000000080500720c */ /* 0x000fda0003f06270 */ /*1230*/ @P0 BRA 0x1d80 ; /* 0x00000b4000000947 */ /* 0x000fea0003800000 */ /*1240*/ LOP3.LUT R9, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff097212 */ /* 0x000fe200078e33ff */ /*1250*/ BSSY B2, 0x15a0 ; /* 0x0000034000027945 */ /* 0x000fe60003800000 */ /*1260*/ IADD3 R16, -R6, c[0x0][0x178], R9 ; /* 0x00005e0006107a10 */ /* 0x000fc80007ffe109 */ /*1270*/ LEA.HI R9, R16, 0x1, RZ, 0x18 ; /* 0x0000000110097811 */ /* 0x000fc800078fc0ff */ /*1280*/ LOP3.LUT P0, R10, R9, 0x3, RZ, 0xc0, !PT ; /* 0x00000003090a7812 */ /* 0x000fe2000780c0ff */ /*1290*/ IMAD.MOV.U32 R9, RZ, RZ, R5 ; /* 0x000000ffff097224 */ /* 0x000fd800078e0005 */ /*12a0*/ @!P0 BRA 0x1590 ; /* 0x000002e000008947 */ /* 0x000fea0003800000 */ /*12b0*/ IADD3 R11, P0, R5.reuse, R6, RZ ; /* 0x00000006050b7210 */ /* 0x040fe20007f1e0ff */ /*12c0*/ IMAD.MOV.U32 R9, RZ, RZ, R5 ; /* 0x000000ffff097224 */ /* 0x000fe200078e0005 */ /*12d0*/ IADD3 R14, P2, P3, R5, c[0x0][0x168], R6 ; /* 0x00005a00050e7a10 */ /* 0x000fe40007b5e006 */ /*12e0*/ LEA R15, P1, R11, c[0x0][0x160], 0x3 ; /* 0x000058000b0f7a11 */ /* 0x000fe200078218ff */ /*12f0*/ IMAD.X R12, R4.reuse, 0x1, R7.reuse, P0 ; /* 0x00000001040c7824 */ /* 0x140fe200000e0607 */ /*1300*/ IADD3.X R4, R4, c[0x0][0x16c], R7, P2, P3 ; /* 0x00005b0004047a10 */ /* 0x000fe400017e6407 */ /*1310*/ IADD3 R15, P0, R15, 0x4, RZ ; /* 0x000000040f0f7810 */ /* 0x000fe40007f1e0ff */ /*1320*/ LEA.HI.X R11, R11, c[0x0][0x164], R12, 0x3, P1 ; /* 0x000059000b0b7a11 */ /* 0x000fe200008f1c0c */ /*1330*/ IMAD.MOV.U32 R12, RZ, RZ, R10 ; /* 0x000000ffff0c7224 */ /* 0x000fc800078e000a */ /*1340*/ IMAD.X R11, RZ, RZ, R11, P0 ; /* 0x000000ffff0b7224 */ /* 0x000fe400000e060b */ /*1350*/ IMAD.MOV.U32 R10, RZ, RZ, R15 ; /* 0x000000ffff0a7224 */ /* 0x000fca00078e000f */ /*1360*/ LDG.E R19, [R10.64+-0x4] ; /* 0xfffffc0a0a137981 */ /* 0x000ea8000c1e1900 */ /*1370*/ LDG.E R17, [R10.64] ; /* 0x0000000a0a117981 */ /* 0x000ee2000c1e1900 */ /*1380*/ IADD3 R12, R12, -0x1, RZ ; /* 0xffffffff0c0c7810 */ /* 0x000fe20007ffe0ff */ /*1390*/ BSSY B3, 0x1540 ; /* 0x000001a000037945 */ /* 0x000fe20003800000 */ /*13a0*/ IMAD.MOV.U32 R18, RZ, RZ, R3 ; /* 0x000000ffff127224 */ /* 0x000fe200078e0003 */ /*13b0*/ IADD3 R15, P3, R10, 0x800, RZ ; /* 0x000008000a0f7810 */ /* 0x000fe20007f7e0ff */ /*13c0*/ IMAD.MOV.U32 R20, RZ, RZ, R2 ; /* 0x000000ffff147224 */ /* 0x000fe200078e0002 */ /*13d0*/ ISETP.NE.AND P2, PT, R12, RZ, PT ; /* 0x000000ff0c00720c */ /* 0x000fe20003f45270 */ /*13e0*/ IMAD.MOV.U32 R21, RZ, RZ, R13 ; /* 0x000000ffff157224 */ /* 0x000fc400078e000d */ /*13f0*/ IMAD.MOV.U32 R23, RZ, RZ, R0 ; /* 0x000000ffff177224 */ /* 0x000fe400078e0000 */ /*1400*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000e */ /*1410*/ IMAD.MOV.U32 R0, RZ, RZ, R4 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0004 */ /*1420*/ ISETP.GE.AND P0, PT, R2, R19, PT ; /* 0x000000130200720c */ /* 0x004fe20003f06270 */ /*1430*/ IMAD.MOV.U32 R2, RZ, RZ, R19 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0013 */ /*1440*/ IMAD.MOV.U32 R3, RZ, RZ, R17 ; /* 0x000000ffff037224 */ /* 0x008fd400078e0011 */ /*1450*/ @!P0 BRA 0x1530 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1460*/ ISETP.GE.AND P4, PT, R19, R20, PT ; /* 0x000000141300720c */ /* 0x000fe20003f86270 */ /*1470*/ IMAD.MOV.U32 R13, RZ, RZ, R21 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0015 */ /*1480*/ IMAD.MOV.U32 R0, RZ, RZ, R23 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0017 */ /*1490*/ IMAD.MOV.U32 R3, RZ, RZ, R18 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0012 */ /*14a0*/ IMAD.MOV.U32 R2, RZ, RZ, R20 ; /* 0x000000ffff027224 */ /* 0x000fcc00078e0014 */ /*14b0*/ @P4 ISETP.LT.U32.AND P1, PT, R21.reuse, R14.reuse, PT ; /* 0x0000000e1500420c */ /* 0x0c0fe40003f21070 */ /*14c0*/ @P4 ISETP.GE.U32.AND P0, PT, R21, R14, PT ; /* 0x0000000e1500420c */ /* 0x000fe40003f06070 */ /*14d0*/ @P4 ISETP.LT.AND.EX P1, PT, R23.reuse, R4.reuse, PT, P1 ; /* 0x000000041700420c */ /* 0x0c0fe40003f21310 */ /*14e0*/ @P4 ISETP.GE.AND.EX P0, PT, R23, R4, PT, P0 ; /* 0x000000041700420c */ /* 0x000fe40003f06300 */ /*14f0*/ @P4 SEL R13, R21, R14, P1 ; /* 0x0000000e150d4207 */ /* 0x000fe40000800000 */ /*1500*/ @P4 SEL R0, R23, R4, P1 ; /* 0x0000000417004207 */ /* 0x000fc40000800000 */ /*1510*/ @P4 SEL R3, R18, R17, !P0 ; /* 0x0000001112034207 */ /* 0x000fe40004000000 */ /*1520*/ @P4 SEL R2, R20, R19, !P0 ; /* 0x0000001314024207 */ /* 0x000fe40004000000 */ /*1530*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*1540*/ IADD3 R14, P0, R14, 0x100, RZ ; /* 0x000001000e0e7810 */ /* 0x000fe20007f1e0ff */ /*1550*/ IMAD.X R11, RZ, RZ, R11, P3 ; /* 0x000000ffff0b7224 */ /* 0x000fe200018e060b */ /*1560*/ IADD3 R9, R9, 0x100, RZ ; /* 0x0000010009097810 */ /* 0x000fc60007ffe0ff */ /*1570*/ IMAD.X R4, RZ, RZ, R4, P0 ; /* 0x000000ffff047224 */ /* 0x000fe200000e0604 */ /*1580*/ @P2 BRA 0x1350 ; /* 0xfffffdc000002947 */ /* 0x000fea000383ffff */ /*1590*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*15a0*/ ISETP.GE.U32.AND P0, PT, R16, 0x300, PT ; /* 0x000003001000780c */ /* 0x000fda0003f06070 */ /*15b0*/ @!P0 BRA 0x1d80 ; /* 0x000007c000008947 */ /* 0x000fea0003800000 */ /*15c0*/ IADD3 R12, P0, R6, c[0x0][0x168], RZ ; /* 0x00005a00060c7a10 */ /* 0x000fe40007f1e0ff */ /*15d0*/ IADD3 R19, P4, R9.reuse, R6, RZ ; /* 0x0000000609137210 */ /* 0x040fe40007f9e0ff */ /*15e0*/ IADD3 R14, R9.reuse, 0x100, RZ ; /* 0x00000100090e7810 */ /* 0x040fe40007ffe0ff */ /*15f0*/ IADD3 R15, R9.reuse, 0x300, RZ ; /* 0x00000300090f7810 */ /* 0x040fe40007ffe0ff */ /*1600*/ IADD3 R16, R9, 0x200, RZ ; /* 0x0000020009107810 */ /* 0x000fe40007ffe0ff */ /*1610*/ SHF.R.S32.HI R6, RZ, 0x1f, R9 ; /* 0x0000001fff067819 */ /* 0x000fc40000011409 */ /*1620*/ IADD3.X R17, R7, c[0x0][0x16c], RZ, P0, !PT ; /* 0x00005b0007117a10 */ /* 0x000fe400007fe4ff */ /*1630*/ IADD3 R4, P0, R14, R12.reuse, RZ ; /* 0x0000000c0e047210 */ /* 0x080fe20007f1e0ff */ /*1640*/ IMAD.X R20, R6, 0x1, R7, P4 ; /* 0x0000000106147824 */ /* 0x000fe200020e0607 */ /*1650*/ IADD3 R10, P1, R15, R12.reuse, RZ ; /* 0x0000000c0f0a7210 */ /* 0x080fe40007f3e0ff */ /*1660*/ IADD3 R11, P2, R16, R12.reuse, RZ ; /* 0x0000000c100b7210 */ /* 0x080fe40007f5e0ff */ /*1670*/ IADD3 R12, P3, R9, R12, RZ ; /* 0x0000000c090c7210 */ /* 0x000fe40007f7e0ff */ /*1680*/ LEA R18, P5, R19, c[0x0][0x160], 0x3 ; /* 0x0000580013127a11 */ /* 0x000fc400078a18ff */ /*1690*/ LEA.HI.X.SX32 R14, R14, R17.reuse, 0x1, P0 ; /* 0x000000110e0e7211 */ /* 0x080fe400000f0eff */ /*16a0*/ LEA.HI.X.SX32 R15, R15, R17.reuse, 0x1, P1 ; /* 0x000000110f0f7211 */ /* 0x080fe400008f0eff */ /*16b0*/ LEA.HI.X.SX32 R16, R16, R17, 0x1, P2 ; /* 0x0000001110107211 */ /* 0x000fe200010f0eff */ /*16c0*/ IMAD.X R17, R6, 0x1, R17, P3 ; /* 0x0000000106117824 */ /* 0x000fe200018e0611 */ /*16d0*/ LEA.HI.X R7, R19, c[0x0][0x164], R20, 0x3, P5 ; /* 0x0000590013077a11 */ /* 0x000fe400028f1c14 */ /*16e0*/ IMAD.MOV.U32 R6, RZ, RZ, R18 ; /* 0x000000ffff067224 */ /* 0x000fca00078e0012 */ /*16f0*/ LDG.E R25, [R6.64] ; /* 0x0000000a06197981 */ /* 0x000ea8000c1e1900 */ /*1700*/ LDG.E R20, [R6.64+0x4] ; /* 0x0000040a06147981 */ /* 0x000ee8000c1e1900 */ /*1710*/ LDG.E R24, [R6.64+0x800] ; /* 0x0008000a06187981 */ /* 0x000168000c1e1900 */ /*1720*/ LDG.E R27, [R6.64+0x804] ; /* 0x0008040a061b7981 */ /* 0x000168000c1e1900 */ /*1730*/ LDG.E R31, [R6.64+0x1000] ; /* 0x0010000a061f7981 */ /* 0x000168000c1e1900 */ /*1740*/ LDG.E R29, [R6.64+0x1004] ; /* 0x0010040a061d7981 */ /* 0x000168000c1e1900 */ /*1750*/ LDG.E R26, [R6.64+0x1800] ; /* 0x0018000a061a7981 */ /* 0x000168000c1e1900 */ /*1760*/ LDG.E R33, [R6.64+0x1804] ; /* 0x0018040a06217981 */ /* 0x000162000c1e1900 */ /*1770*/ BSSY B2, 0x18c0 ; /* 0x0000014000027945 */ /* 0x000fe20003800000 */ /*1780*/ IMAD.MOV.U32 R21, RZ, RZ, R12 ; /* 0x000000ffff157224 */ /* 0x000fc400078e000c */ /*1790*/ IMAD.MOV.U32 R23, RZ, RZ, R17 ; /* 0x000000ffff177224 */ /* 0x000fe200078e0011 */ /*17a0*/ ISETP.GE.AND P0, PT, R2, R25, PT ; /* 0x000000190200720c */ /* 0x004fe20003f06270 */ /*17b0*/ IMAD.MOV.U32 R19, RZ, RZ, R25 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0019 */ /*17c0*/ IMAD.MOV.U32 R18, RZ, RZ, R20 ; /* 0x000000ffff127224 */ /* 0x008fd400078e0014 */ /*17d0*/ @!P0 BRA 0x18b0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*17e0*/ ISETP.GE.AND P2, PT, R25, R2, PT ; /* 0x000000021900720c */ /* 0x001fe20003f46270 */ /*17f0*/ IMAD.MOV.U32 R18, RZ, RZ, R3 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0003 */ /*1800*/ IMAD.MOV.U32 R19, RZ, RZ, R2 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0002 */ /*1810*/ IMAD.MOV.U32 R21, RZ, RZ, R13 ; /* 0x000000ffff157224 */ /* 0x000fe400078e000d */ /*1820*/ IMAD.MOV.U32 R23, RZ, RZ, R0 ; /* 0x000000ffff177224 */ /* 0x000fcc00078e0000 */ /*1830*/ @P2 ISETP.GE.U32.AND P0, PT, R13.reuse, R12.reuse, PT ; /* 0x0000000c0d00220c */ /* 0x0c0fe40003f06070 */ /*1840*/ @P2 ISETP.LT.U32.AND P1, PT, R13, R12, PT ; /* 0x0000000c0d00220c */ /* 0x000fe40003f21070 */ /*1850*/ @P2 ISETP.GE.AND.EX P0, PT, R0.reuse, R17.reuse, PT, P0 ; /* 0x000000110000220c */ /* 0x0c0fe40003f06300 */ /*1860*/ @P2 ISETP.LT.AND.EX P1, PT, R0, R17, PT, P1 ; /* 0x000000110000220c */ /* 0x000fe40003f21310 */ /*1870*/ @P2 SEL R18, R3, R20, !P0 ; /* 0x0000001403122207 */ /* 0x000fe40004000000 */ /*1880*/ @P2 SEL R19, R2, R25, !P0 ; /* 0x0000001902132207 */ /* 0x000fc40004000000 */ /*1890*/ @P2 SEL R21, R13, R12, P1 ; /* 0x0000000c0d152207 */ /* 0x000fe40000800000 */ /*18a0*/ @P2 SEL R23, R0, R17, P1 ; /* 0x0000001100172207 */ /* 0x000fe40000800000 */ /*18b0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x001fea0003800000 */ /*18c0*/ ISETP.GE.AND P0, PT, R19, R24, PT ; /* 0x000000181300720c */ /* 0x020fe20003f06270 */ /*18d0*/ BSSY B2, 0x1a10 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*18e0*/ IMAD.MOV.U32 R22, RZ, RZ, R4 ; /* 0x000000ffff167224 */ /* 0x000fe400078e0004 */ /*18f0*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x000fe400078e000e */ /*1900*/ IMAD.MOV.U32 R2, RZ, RZ, R24 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0018 */ /*1910*/ IMAD.MOV.U32 R0, RZ, RZ, R27 ; /* 0x000000ffff007224 */ /* 0x000fca00078e001b */ /*1920*/ @!P0 BRA 0x1a00 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1930*/ ISETP.GE.AND P2, PT, R24, R19, PT ; /* 0x000000131800720c */ /* 0x000fe20003f46270 */ /*1940*/ IMAD.MOV.U32 R0, RZ, RZ, R18 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0012 */ /*1950*/ IMAD.MOV.U32 R2, RZ, RZ, R19 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0013 */ /*1960*/ IMAD.MOV.U32 R22, RZ, RZ, R21 ; /* 0x000000ffff167224 */ /* 0x000fe400078e0015 */ /*1970*/ IMAD.MOV.U32 R3, RZ, RZ, R23 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0017 */ /*1980*/ @P2 ISETP.GE.U32.AND P0, PT, R21.reuse, R4.reuse, PT ; /* 0x000000041500220c */ /* 0x0c0fe40003f06070 */ /*1990*/ @P2 ISETP.LT.U32.AND P1, PT, R21, R4, PT ; /* 0x000000041500220c */ /* 0x000fe40003f21070 */ /*19a0*/ @P2 ISETP.GE.AND.EX P0, PT, R23.reuse, R14.reuse, PT, P0 ; /* 0x0000000e1700220c */ /* 0x0c0fe40003f06300 */ /*19b0*/ @P2 ISETP.LT.AND.EX P1, PT, R23, R14, PT, P1 ; /* 0x0000000e1700220c */ /* 0x000fe40003f21310 */ /*19c0*/ @P2 SEL R0, R18, R27, !P0 ; /* 0x0000001b12002207 */ /* 0x000fe40004000000 */ /*19d0*/ @P2 SEL R2, R19, R24, !P0 ; /* 0x0000001813022207 */ /* 0x000fc40004000000 */ /*19e0*/ @P2 SEL R22, R21, R4, P1 ; /* 0x0000000415162207 */ /* 0x000fe40000800000 */ /*19f0*/ @P2 SEL R3, R23, R14, P1 ; /* 0x0000000e17032207 */ /* 0x000fe40000800000 */ /*1a00*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1a10*/ ISETP.GE.AND P0, PT, R2, R31, PT ; /* 0x0000001f0200720c */ /* 0x000fe20003f06270 */ /*1a20*/ BSSY B2, 0x1b60 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*1a30*/ IMAD.MOV.U32 R21, RZ, RZ, R11 ; /* 0x000000ffff157224 */ /* 0x000fe400078e000b */ /*1a40*/ IMAD.MOV.U32 R20, RZ, RZ, R16 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0010 */ /*1a50*/ IMAD.MOV.U32 R19, RZ, RZ, R31 ; /* 0x000000ffff137224 */ /* 0x000fe400078e001f */ /*1a60*/ IMAD.MOV.U32 R18, RZ, RZ, R29 ; /* 0x000000ffff127224 */ /* 0x000fca00078e001d */ /*1a70*/ @!P0 BRA 0x1b50 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1a80*/ ISETP.GE.AND P2, PT, R31, R2, PT ; /* 0x000000021f00720c */ /* 0x000fe20003f46270 */ /*1a90*/ IMAD.MOV.U32 R18, RZ, RZ, R0 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0000 */ /*1aa0*/ IMAD.MOV.U32 R19, RZ, RZ, R2 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0002 */ /*1ab0*/ IMAD.MOV.U32 R21, RZ, RZ, R22 ; /* 0x000000ffff157224 */ /* 0x000fe400078e0016 */ /*1ac0*/ IMAD.MOV.U32 R20, RZ, RZ, R3 ; /* 0x000000ffff147224 */ /* 0x000fcc00078e0003 */ /*1ad0*/ @P2 ISETP.GE.U32.AND P0, PT, R22.reuse, R11.reuse, PT ; /* 0x0000000b1600220c */ /* 0x0c0fe40003f06070 */ /*1ae0*/ @P2 ISETP.LT.U32.AND P1, PT, R22, R11, PT ; /* 0x0000000b1600220c */ /* 0x000fe40003f21070 */ /*1af0*/ @P2 ISETP.GE.AND.EX P0, PT, R3.reuse, R16.reuse, PT, P0 ; /* 0x000000100300220c */ /* 0x0c0fe40003f06300 */ /*1b00*/ @P2 ISETP.LT.AND.EX P1, PT, R3, R16, PT, P1 ; /* 0x000000100300220c */ /* 0x000fe40003f21310 */ /*1b10*/ @P2 SEL R18, R0, R29, !P0 ; /* 0x0000001d00122207 */ /* 0x000fe40004000000 */ /*1b20*/ @P2 SEL R19, R2, R31, !P0 ; /* 0x0000001f02132207 */ /* 0x000fc40004000000 */ /*1b30*/ @P2 SEL R21, R22, R11, P1 ; /* 0x0000000b16152207 */ /* 0x000fe40000800000 */ /*1b40*/ @P2 SEL R20, R3, R16, P1 ; /* 0x0000001003142207 */ /* 0x000fe40000800000 */ /*1b50*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1b60*/ ISETP.GE.AND P0, PT, R19, R26, PT ; /* 0x0000001a1300720c */ /* 0x000fe20003f06270 */ /*1b70*/ BSSY B2, 0x1cb0 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*1b80*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000a */ /*1b90*/ IMAD.MOV.U32 R0, RZ, RZ, R15 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000f */ /*1ba0*/ IMAD.MOV.U32 R2, RZ, RZ, R26 ; /* 0x000000ffff027224 */ /* 0x000fe400078e001a */ /*1bb0*/ IMAD.MOV.U32 R3, RZ, RZ, R33 ; /* 0x000000ffff037224 */ /* 0x000fca00078e0021 */ /*1bc0*/ @!P0 BRA 0x1ca0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1bd0*/ ISETP.GE.AND P2, PT, R26, R19, PT ; /* 0x000000131a00720c */ /* 0x000fe20003f46270 */ /*1be0*/ IMAD.MOV.U32 R13, RZ, RZ, R21 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0015 */ /*1bf0*/ IMAD.MOV.U32 R0, RZ, RZ, R20 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0014 */ /*1c00*/ IMAD.MOV.U32 R3, RZ, RZ, R18 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0012 */ /*1c10*/ IMAD.MOV.U32 R2, RZ, RZ, R19 ; /* 0x000000ffff027224 */ /* 0x000fcc00078e0013 */ /*1c20*/ @P2 ISETP.LT.U32.AND P1, PT, R21.reuse, R10.reuse, PT ; /* 0x0000000a1500220c */ /* 0x0c0fe40003f21070 */ /*1c30*/ @P2 ISETP.GE.U32.AND P0, PT, R21.reuse, R10.reuse, PT ; /* 0x0000000a1500220c */ /* 0x0c0fe40003f06070 */ /*1c40*/ @P2 ISETP.LT.AND.EX P1, PT, R20.reuse, R15.reuse, PT, P1 ; /* 0x0000000f1400220c */ /* 0x0c0fe40003f21310 */ /*1c50*/ @P2 ISETP.GE.AND.EX P0, PT, R20.reuse, R15.reuse, PT, P0 ; /* 0x0000000f1400220c */ /* 0x0c0fe40003f06300 */ /*1c60*/ @P2 SEL R13, R21, R10, P1 ; /* 0x0000000a150d2207 */ /* 0x000fe40000800000 */ /*1c70*/ @P2 SEL R0, R20, R15, P1 ; /* 0x0000000f14002207 */ /* 0x000fc40000800000 */ /*1c80*/ @P2 SEL R3, R18, R33, !P0 ; /* 0x0000002112032207 */ /* 0x000fe40004000000 */ /*1c90*/ @P2 SEL R2, R19, R26, !P0 ; /* 0x0000001a13022207 */ /* 0x000fe40004000000 */ /*1ca0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1cb0*/ IADD3 R9, R9, 0x400, RZ ; /* 0x0000040009097810 */ /* 0x000fe40007ffe0ff */ /*1cc0*/ IADD3 R4, P2, R4, 0x400, RZ ; /* 0x0000040004047810 */ /* 0x000fe40007f5e0ff */ /*1cd0*/ ISETP.GE.AND P0, PT, R9, R8, PT ; /* 0x000000080900720c */ /* 0x000fe40003f06270 */ /*1ce0*/ IADD3 R10, P3, R10, 0x400, RZ ; /* 0x000004000a0a7810 */ /* 0x000fe20007f7e0ff */ /*1cf0*/ IMAD.X R14, RZ, RZ, R14, P2 ; /* 0x000000ffff0e7224 */ /* 0x000fe200010e060e */ /*1d00*/ IADD3 R11, P4, R11, 0x400, RZ ; /* 0x000004000b0b7810 */ /* 0x000fc40007f9e0ff */ /*1d10*/ IADD3 R18, P1, R6, 0x2000, RZ ; /* 0x0000200006127810 */ /* 0x000fe20007f3e0ff */ /*1d20*/ IMAD.X R15, RZ, RZ, R15, P3 ; /* 0x000000ffff0f7224 */ /* 0x000fe200018e060f */ /*1d30*/ IADD3 R12, P5, R12, 0x400, RZ ; /* 0x000004000c0c7810 */ /* 0x000fe20007fbe0ff */ /*1d40*/ IMAD.X R16, RZ, RZ, R16, P4 ; /* 0x000000ffff107224 */ /* 0x000fe400020e0610 */ /*1d50*/ IMAD.X R7, RZ, RZ, R7, P1 ; /* 0x000000ffff077224 */ /* 0x000fe400008e0607 */ /*1d60*/ IMAD.X R17, RZ, RZ, R17, P5 ; /* 0x000000ffff117224 */ /* 0x000fe200028e0611 */ /*1d70*/ @!P0 BRA 0x16e0 ; /* 0xfffff96000008947 */ /* 0x000fea000383ffff */ /*1d80*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1d90*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e220000000000 */ /*1da0*/ BSSY B1, 0x1f10 ; /* 0x0000016000017945 */ /* 0x000fe60003800000 */ /*1db0*/ SHFL.DOWN PT, R7, R2, 0x1, 0x1f ; /* 0x08201f0002077f89 */ /* 0x0002a800000e0000 */ /*1dc0*/ SHFL.DOWN PT, R4, R3, 0x1, 0x1f ; /* 0x08201f0003047f89 */ /* 0x0002e800000e0000 */ /*1dd0*/ SHFL.DOWN PT, R6, R13, 0x1, 0x1f ; /* 0x08201f000d067f89 */ /* 0x00032800000e0000 */ /*1de0*/ SHFL.DOWN PT, R9, R0, 0x1, 0x1f ; /* 0x08201f0000097f89 */ /* 0x00026200000e0000 */ /*1df0*/ ISETP.GT.AND P0, PT, R10, 0x1e, PT ; /* 0x0000001e0a00780c */ /* 0x001fda0003f04270 */ /*1e00*/ @P0 BRA 0x1f00 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1e10*/ ISETP.GE.AND P0, PT, R2, R7, PT ; /* 0x000000070200720c */ /* 0x01cfda0003f06270 */ /*1e20*/ @!P0 BRA 0x1ec0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1e30*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x000fc80003f06070 */ /*1e40*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x002fc80003f06300 */ /*1e50*/ ISETP.LT.OR P0, PT, R7, R2, !P0 ; /* 0x000000020700720c */ /* 0x000fda0004701670 */ /*1e60*/ @P0 BRA 0x1f00 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1e70*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0006 */ /*1e80*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*1e90*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*1ea0*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0004 */ /*1eb0*/ BRA 0x1f00 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1ec0*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e0006 */ /*1ed0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*1ee0*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0007 */ /*1ef0*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0004 */ /*1f00*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x01cfea0003800000 */ /*1f10*/ ISETP.GT.AND P0, PT, R10, 0x1d, PT ; /* 0x0000001d0a00780c */ /* 0x000fe20003f04270 */ /*1f20*/ SHFL.DOWN PT, R7, R2, 0x2, 0x1f ; /* 0x08401f0002077f89 */ /* 0x0000a200000e0000 */ /*1f30*/ BSSY B1, 0x2080 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*1f40*/ SHFL.DOWN PT, R4, R3, 0x2, 0x1f ; /* 0x08401f0003047f89 */ /* 0x0000e800000e0000 */ /*1f50*/ SHFL.DOWN PT, R6, R13, 0x2, 0x1f ; /* 0x08401f000d067f89 */ /* 0x00012800000e0000 */ /*1f60*/ SHFL.DOWN PT, R9, R0, 0x2, 0x1f ; /* 0x08401f0000097f89 */ /* 0x00206200000e0000 */ /*1f70*/ @P0 BRA 0x2070 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1f80*/ ISETP.GE.AND P0, PT, R2, R7, PT ; /* 0x000000070200720c */ /* 0x004fda0003f06270 */ /*1f90*/ @!P0 BRA 0x2030 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1fa0*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x010fc80003f06070 */ /*1fb0*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x002fc80003f06300 */ /*1fc0*/ ISETP.LT.OR P0, PT, R7, R2, !P0 ; /* 0x000000020700720c */ /* 0x000fda0004701670 */ /*1fd0*/ @P0 BRA 0x2070 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1fe0*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e0006 */ /*1ff0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*2000*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*2010*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x008fe200078e0004 */ /*2020*/ BRA 0x2070 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*2030*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x011fe400078e0006 */ /*2040*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x002fe400078e0009 */ /*2050*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0007 */ /*2060*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x008fe400078e0004 */ /*2070*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2080*/ ISETP.GT.AND P0, PT, R10, 0x1b, PT ; /* 0x0000001b0a00780c */ /* 0x000fe20003f04270 */ /*2090*/ SHFL.DOWN PT, R7, R2, 0x4, 0x1f ; /* 0x08801f0002077f89 */ /* 0x00442200000e0000 */ /*20a0*/ BSSY B1, 0x21f0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*20b0*/ SHFL.DOWN PT, R4, R3, 0x4, 0x1f ; /* 0x08801f0003047f89 */ /* 0x0084e800000e0000 */ /*20c0*/ SHFL.DOWN PT, R6, R13, 0x4, 0x1f ; /* 0x08801f000d067f89 */ /* 0x01052800000e0000 */ /*20d0*/ SHFL.DOWN PT, R9, R0, 0x4, 0x1f ; /* 0x08801f0000097f89 */ /* 0x00246200000e0000 */ /*20e0*/ @P0 BRA 0x21e0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*20f0*/ ISETP.GE.AND P0, PT, R2, R7, PT ; /* 0x000000070200720c */ /* 0x001fda0003f06270 */ /*2100*/ @!P0 BRA 0x21a0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*2110*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x010fc80003f06070 */ /*2120*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x002fc80003f06300 */ /*2130*/ ISETP.LT.OR P0, PT, R7, R2, !P0 ; /* 0x000000020700720c */ /* 0x000fda0004701670 */ /*2140*/ @P0 BRA 0x21e0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*2150*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x004fe400078e0006 */ /*2160*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*2170*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*2180*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x008fe200078e0004 */ /*2190*/ BRA 0x21e0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*21a0*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x014fe400078e0006 */ /*21b0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x002fe400078e0009 */ /*21c0*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0007 */ /*21d0*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x008fe400078e0004 */ /*21e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*21f0*/ ISETP.GT.AND P0, PT, R10, 0x17, PT ; /* 0x000000170a00780c */ /* 0x000fe20003f04270 */ /*2200*/ SHFL.DOWN PT, R7, R2, 0x8, 0x1f ; /* 0x09001f0002077f89 */ /* 0x0010a200000e0000 */ /*2210*/ BSSY B1, 0x2360 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*2220*/ SHFL.DOWN PT, R4, R3, 0x8, 0x1f ; /* 0x09001f0003047f89 */ /* 0x0080e800000e0000 */ /*2230*/ SHFL.DOWN PT, R6, R13, 0x8, 0x1f ; /* 0x09001f000d067f89 */ /* 0x01012800000e0000 */ /*2240*/ SHFL.DOWN PT, R9, R0, 0x8, 0x1f ; /* 0x09001f0000097f89 */ /* 0x00206200000e0000 */ /*2250*/ @P0 BRA 0x2350 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*2260*/ ISETP.GE.AND P0, PT, R2, R7, PT ; /* 0x000000070200720c */ /* 0x004fda0003f06270 */ /*2270*/ @!P0 BRA 0x2310 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*2280*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x010fc80003f06070 */ /*2290*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x002fc80003f06300 */ /*22a0*/ ISETP.LT.OR P0, PT, R7, R2, !P0 ; /* 0x000000020700720c */ /* 0x000fda0004701670 */ /*22b0*/ @P0 BRA 0x2350 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*22c0*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e0006 */ /*22d0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*22e0*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*22f0*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x008fe200078e0004 */ /*2300*/ BRA 0x2350 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*2310*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x011fe400078e0006 */ /*2320*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x002fe400078e0009 */ /*2330*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0007 */ /*2340*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x008fe400078e0004 */ /*2350*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2360*/ S2R R8, SR_LANEID ; /* 0x0000000000087919 */ /* 0x000e220000000000 */ /*2370*/ ISETP.GT.AND P0, PT, R10, 0xf, PT ; /* 0x0000000f0a00780c */ /* 0x000fe20003f04270 */ /*2380*/ BSSY B1, 0x24e0 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*2390*/ SHFL.DOWN PT, R7, R2, 0x10, 0x1f ; /* 0x0a001f0002077f89 */ /* 0x00452800000e0000 */ /*23a0*/ SHFL.DOWN PT, R4, R3, 0x10, 0x1f ; /* 0x0a001f0003047f89 */ /* 0x0084e800000e0000 */ /*23b0*/ SHFL.DOWN PT, R6, R13, 0x10, 0x1f ; /* 0x0a001f000d067f89 */ /* 0x01052800000e0000 */ /*23c0*/ SHFL.DOWN PT, R9, R0, 0x10, 0x1f ; /* 0x0a001f0000097f89 */ /* 0x00246200000e0000 */ /*23d0*/ @P0 BRA 0x24d0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*23e0*/ ISETP.GE.AND P0, PT, R2, R7, PT ; /* 0x000000070200720c */ /* 0x000fda0003f06270 */ /*23f0*/ @!P0 BRA 0x2490 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*2400*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x010fc80003f06070 */ /*2410*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x002fc80003f06300 */ /*2420*/ ISETP.LT.OR P0, PT, R7, R2, !P0 ; /* 0x000000020700720c */ /* 0x000fda0004701670 */ /*2430*/ @P0 BRA 0x24d0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*2440*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x005fe400078e0006 */ /*2450*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*2460*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*2470*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x008fe200078e0004 */ /*2480*/ BRA 0x24d0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*2490*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x015fe400078e0006 */ /*24a0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x002fe400078e0009 */ /*24b0*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0007 */ /*24c0*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x008fe400078e0004 */ /*24d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*24e0*/ ISETP.NE.AND P0, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x001fe40003f05270 */ /*24f0*/ ISETP.NE.AND P2, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fd60003f45270 */ /*2500*/ @!P0 SHF.R.S32.HI R4, RZ, 0x1f, R5 ; /* 0x0000001fff048819 */ /* 0x008fe20000011405 */ /*2510*/ @!P0 IMAD.MOV.U32 R6, RZ, RZ, R13 ; /* 0x000000ffff068224 */ /* 0x010fe400078e000d */ /*2520*/ @!P0 IMAD.MOV.U32 R7, RZ, RZ, R0 ; /* 0x000000ffff078224 */ /* 0x000fe200078e0000 */ /*2530*/ @!P0 LEA.HI R4, R4, R5, RZ, 0x5 ; /* 0x0000000504048211 */ /* 0x000fc800078f28ff */ /*2540*/ @!P0 SHF.R.S32.HI R4, RZ, 0x5, R4 ; /* 0x00000005ff048819 */ /* 0x000fca0000011404 */ /*2550*/ @!P0 IMAD.SHL.U32 R9, R4, 0x10, RZ ; /* 0x0000001004098824 */ /* 0x002fca00078e00ff */ /*2560*/ @!P0 STS.64 [R9+0x10], R6 ; /* 0x0000100609008388 */ /* 0x0001e80000000a00 */ /*2570*/ @!P0 STS.64 [R9+0x8], R2 ; /* 0x0000080209008388 */ /* 0x0001e80000000a00 */ /*2580*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2590*/ @P2 BRA 0x6250 ; /* 0x00003cb000002947 */ /* 0x000fea0003800000 */ /*25a0*/ LDS.64 R8, [0x18] ; /* 0x00001800ff087984 */ /* 0x001e220000000a00 */ /*25b0*/ BSSY B1, 0x2730 ; /* 0x0000017000017945 */ /* 0x000fe60003800000 */ /*25c0*/ LDS.64 R10, [0x20] ; /* 0x00002000ff0a7984 */ /* 0x000e680000000a00 */ /*25d0*/ LDS.64 R6, [0x28] ; /* 0x00002800ff067984 */ /* 0x000ee80000000a00 */ /*25e0*/ LDS.64 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000f220000000a00 */ /*25f0*/ ISETP.GE.AND P0, PT, R2, R8, PT ; /* 0x000000080200720c */ /* 0x001fe20003f06270 */ /*2600*/ IMAD.MOV.U32 R28, RZ, RZ, R9 ; /* 0x000000ffff1c7224 */ /* 0x000fc400078e0009 */ /*2610*/ IMAD.MOV.U32 R29, RZ, RZ, R8 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e0008 */ /*2620*/ IMAD.MOV.U32 R27, RZ, RZ, R10 ; /* 0x000000ffff1b7224 */ /* 0x002fe400078e000a */ /*2630*/ IMAD.MOV.U32 R26, RZ, RZ, R11 ; /* 0x000000ffff1a7224 */ /* 0x000fcc00078e000b */ /*2640*/ @!P0 BRA 0x2720 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2650*/ ISETP.GE.AND P3, PT, R8, R2, PT ; /* 0x000000020800720c */ /* 0x018fe20003f66270 */ /*2660*/ IMAD.MOV.U32 R27, RZ, RZ, R13 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e000d */ /*2670*/ IMAD.MOV.U32 R26, RZ, RZ, R0 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e0000 */ /*2680*/ IMAD.MOV.U32 R28, RZ, RZ, R3 ; /* 0x000000ffff1c7224 */ /* 0x000fe400078e0003 */ /*2690*/ IMAD.MOV.U32 R29, RZ, RZ, R2 ; /* 0x000000ffff1d7224 */ /* 0x000fcc00078e0002 */ /*26a0*/ @P3 ISETP.LT.U32.AND P1, PT, R13.reuse, R10.reuse, PT ; /* 0x0000000a0d00320c */ /* 0x0c0fe40003f21070 */ /*26b0*/ @P3 ISETP.GE.U32.AND P0, PT, R13.reuse, R10.reuse, PT ; /* 0x0000000a0d00320c */ /* 0x0c0fe40003f06070 */ /*26c0*/ @P3 ISETP.LT.AND.EX P1, PT, R0.reuse, R11.reuse, PT, P1 ; /* 0x0000000b0000320c */ /* 0x0c0fe40003f21310 */ /*26d0*/ @P3 ISETP.GE.AND.EX P0, PT, R0.reuse, R11.reuse, PT, P0 ; /* 0x0000000b0000320c */ /* 0x0c0fe40003f06300 */ /*26e0*/ @P3 SEL R27, R13, R10, P1 ; /* 0x0000000a0d1b3207 */ /* 0x000fe40000800000 */ /*26f0*/ @P3 SEL R26, R0, R11, P1 ; /* 0x0000000b001a3207 */ /* 0x000fc40000800000 */ /*2700*/ @P3 SEL R28, R3, R9, !P0 ; /* 0x00000009031c3207 */ /* 0x000fe40004000000 */ /*2710*/ @P3 SEL R29, R2, R8, !P0 ; /* 0x00000008021d3207 */ /* 0x000fe40004000000 */ /*2720*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x018fea0003800000 */ /*2730*/ LDS.64 R24, [0x38] ; /* 0x00003800ff187984 */ /* 0x000e220000000a00 */ /*2740*/ ISETP.GE.AND P0, PT, R29, R6, PT ; /* 0x000000061d00720c */ /* 0x000fe20003f06270 */ /*2750*/ BSSY B1, 0x2920 ; /* 0x000001c000017945 */ /* 0x000fe20003800000 */ /*2760*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x004fe200078e0007 */ /*2770*/ LDS.64 R22, [0x40] ; /* 0x00004000ff167984 */ /* 0x000e620000000a00 */ /*2780*/ IMAD.MOV.U32 R31, RZ, RZ, R6 ; /* 0x000000ffff1f7224 */ /* 0x000fe400078e0006 */ /*2790*/ IMAD.MOV.U32 R33, RZ, RZ, R4 ; /* 0x000000ffff217224 */ /* 0x000fe200078e0004 */ /*27a0*/ LDS.64 R20, [0x48] ; /* 0x00004800ff147984 */ /* 0x000ea20000000a00 */ /*27b0*/ IMAD.MOV.U32 R30, RZ, RZ, R5 ; /* 0x000000ffff1e7224 */ /* 0x000fc600078e0005 */ /*27c0*/ LDS.64 R18, [0x50] ; /* 0x00005000ff127984 */ /* 0x000ee80000000a00 */ /*27d0*/ LDS.64 R16, [0x58] ; /* 0x00005800ff107984 */ /* 0x000f280000000a00 */ /*27e0*/ LDS.64 R14, [0x60] ; /* 0x00006000ff0e7984 */ /* 0x000e280000000a00 */ /*27f0*/ LDS.64 R12, [0x68] ; /* 0x00006800ff0c7984 */ /* 0x000e280000000a00 */ /*2800*/ LDS.64 R2, [0x70] ; /* 0x00007000ff027984 */ /* 0x000e280000000a00 */ /*2810*/ LDS.64 R8, [0x78] ; /* 0x00007800ff087984 */ /* 0x000e280000000a00 */ /*2820*/ LDS.64 R10, [0x80] ; /* 0x00008000ff0a7984 */ /* 0x000e220000000a00 */ /*2830*/ @!P0 BRA 0x2910 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2840*/ ISETP.GE.AND P3, PT, R6, R29, PT ; /* 0x0000001d0600720c */ /* 0x000fe20003f66270 */ /*2850*/ IMAD.MOV.U32 R33, RZ, RZ, R27 ; /* 0x000000ffff217224 */ /* 0x000fc400078e001b */ /*2860*/ IMAD.MOV.U32 R30, RZ, RZ, R26 ; /* 0x000000ffff1e7224 */ /* 0x000fe400078e001a */ /*2870*/ IMAD.MOV.U32 R0, RZ, RZ, R28 ; /* 0x000000ffff007224 */ /* 0x000fe400078e001c */ /*2880*/ IMAD.MOV.U32 R31, RZ, RZ, R29 ; /* 0x000000ffff1f7224 */ /* 0x000fcc00078e001d */ /*2890*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R4.reuse, PT ; /* 0x000000041b00320c */ /* 0x0c0fe40003f21070 */ /*28a0*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R4.reuse, PT ; /* 0x000000041b00320c */ /* 0x0c0fe40003f06070 */ /*28b0*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R5.reuse, PT, P1 ; /* 0x000000051a00320c */ /* 0x0c0fe40003f21310 */ /*28c0*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R5.reuse, PT, P0 ; /* 0x000000051a00320c */ /* 0x0c0fe40003f06300 */ /*28d0*/ @P3 SEL R33, R27, R4, P1 ; /* 0x000000041b213207 */ /* 0x000fe40000800000 */ /*28e0*/ @P3 SEL R30, R26, R5, P1 ; /* 0x000000051a1e3207 */ /* 0x000fc40000800000 */ /*28f0*/ @P3 SEL R0, R28, R7, !P0 ; /* 0x000000071c003207 */ /* 0x000fe40004000000 */ /*2900*/ @P3 SEL R31, R29, R6, !P0 ; /* 0x000000061d1f3207 */ /* 0x000fe40004000000 */ /*2910*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2920*/ ISETP.GE.AND P0, PT, R31, R24, PT ; /* 0x000000181f00720c */ /* 0x001fe20003f06270 */ /*2930*/ BSSY B1, 0x2a70 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2940*/ IMAD.MOV.U32 R4, RZ, RZ, R25 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0019 */ /*2950*/ IMAD.MOV.U32 R5, RZ, RZ, R24 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0018 */ /*2960*/ IMAD.MOV.U32 R27, RZ, RZ, R22 ; /* 0x000000ffff1b7224 */ /* 0x002fe400078e0016 */ /*2970*/ IMAD.MOV.U32 R26, RZ, RZ, R23 ; /* 0x000000ffff1a7224 */ /* 0x000fca00078e0017 */ /*2980*/ @!P0 BRA 0x2a60 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2990*/ ISETP.GE.AND P3, PT, R24, R31, PT ; /* 0x0000001f1800720c */ /* 0x000fe20003f66270 */ /*29a0*/ IMAD.MOV.U32 R27, RZ, RZ, R33 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0021 */ /*29b0*/ IMAD.MOV.U32 R26, RZ, RZ, R30 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e001e */ /*29c0*/ IMAD.MOV.U32 R4, RZ, RZ, R0 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0000 */ /*29d0*/ IMAD.MOV.U32 R5, RZ, RZ, R31 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e001f */ /*29e0*/ @P3 ISETP.LT.U32.AND P1, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f21070 */ /*29f0*/ @P3 ISETP.GE.U32.AND P0, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f06070 */ /*2a00*/ @P3 ISETP.LT.AND.EX P1, PT, R30.reuse, R23.reuse, PT, P1 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f21310 */ /*2a10*/ @P3 ISETP.GE.AND.EX P0, PT, R30.reuse, R23.reuse, PT, P0 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f06300 */ /*2a20*/ @P3 SEL R27, R33, R22, P1 ; /* 0x00000016211b3207 */ /* 0x000fe40000800000 */ /*2a30*/ @P3 SEL R26, R30, R23, P1 ; /* 0x000000171e1a3207 */ /* 0x000fc40000800000 */ /*2a40*/ @P3 SEL R4, R0, R25, !P0 ; /* 0x0000001900043207 */ /* 0x000fe40004000000 */ /*2a50*/ @P3 SEL R5, R31, R24, !P0 ; /* 0x000000181f053207 */ /* 0x000fe40004000000 */ /*2a60*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2a70*/ ISETP.GE.AND P0, PT, R5, R20, PT ; /* 0x000000140500720c */ /* 0x004fe20003f06270 */ /*2a80*/ BSSY B1, 0x2bc0 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2a90*/ IMAD.MOV.U32 R0, RZ, RZ, R21 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0015 */ /*2aa0*/ IMAD.MOV.U32 R7, RZ, RZ, R20 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0014 */ /*2ab0*/ IMAD.MOV.U32 R23, RZ, RZ, R18 ; /* 0x000000ffff177224 */ /* 0x008fe400078e0012 */ /*2ac0*/ IMAD.MOV.U32 R6, RZ, RZ, R19 ; /* 0x000000ffff067224 */ /* 0x000fca00078e0013 */ /*2ad0*/ @!P0 BRA 0x2bb0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2ae0*/ ISETP.GE.AND P3, PT, R20, R5, PT ; /* 0x000000051400720c */ /* 0x000fe20003f66270 */ /*2af0*/ IMAD.MOV.U32 R23, RZ, RZ, R27 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001b */ /*2b00*/ IMAD.MOV.U32 R6, RZ, RZ, R26 ; /* 0x000000ffff067224 */ /* 0x000fe400078e001a */ /*2b10*/ IMAD.MOV.U32 R0, RZ, RZ, R4 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0004 */ /*2b20*/ IMAD.MOV.U32 R7, RZ, RZ, R5 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0005 */ /*2b30*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f21070 */ /*2b40*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f06070 */ /*2b50*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R19.reuse, PT, P1 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f21310 */ /*2b60*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R19.reuse, PT, P0 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f06300 */ /*2b70*/ @P3 SEL R23, R27, R18, P1 ; /* 0x000000121b173207 */ /* 0x000fe40000800000 */ /*2b80*/ @P3 SEL R6, R26, R19, P1 ; /* 0x000000131a063207 */ /* 0x000fc40000800000 */ /*2b90*/ @P3 SEL R0, R4, R21, !P0 ; /* 0x0000001504003207 */ /* 0x000fe40004000000 */ /*2ba0*/ @P3 SEL R7, R5, R20, !P0 ; /* 0x0000001405073207 */ /* 0x000fe40004000000 */ /*2bb0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2bc0*/ ISETP.GE.AND P0, PT, R7, R16, PT ; /* 0x000000100700720c */ /* 0x010fe20003f06270 */ /*2bd0*/ BSSY B1, 0x2d10 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2be0*/ IMAD.MOV.U32 R4, RZ, RZ, R17 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0011 */ /*2bf0*/ IMAD.MOV.U32 R5, RZ, RZ, R16 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0010 */ /*2c00*/ IMAD.MOV.U32 R19, RZ, RZ, R14 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000e */ /*2c10*/ IMAD.MOV.U32 R18, RZ, RZ, R15 ; /* 0x000000ffff127224 */ /* 0x000fca00078e000f */ /*2c20*/ @!P0 BRA 0x2d00 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2c30*/ ISETP.GE.AND P3, PT, R16, R7, PT ; /* 0x000000071000720c */ /* 0x000fe20003f66270 */ /*2c40*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0017 */ /*2c50*/ IMAD.MOV.U32 R18, RZ, RZ, R6 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0006 */ /*2c60*/ IMAD.MOV.U32 R4, RZ, RZ, R0 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0000 */ /*2c70*/ IMAD.MOV.U32 R5, RZ, RZ, R7 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0007 */ /*2c80*/ @P3 ISETP.LT.U32.AND P1, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f21070 */ /*2c90*/ @P3 ISETP.GE.U32.AND P0, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f06070 */ /*2ca0*/ @P3 ISETP.LT.AND.EX P1, PT, R6.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0600320c */ /* 0x0c0fe40003f21310 */ /*2cb0*/ @P3 ISETP.GE.AND.EX P0, PT, R6.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0600320c */ /* 0x0c0fe40003f06300 */ /*2cc0*/ @P3 SEL R19, R23, R14, P1 ; /* 0x0000000e17133207 */ /* 0x000fe40000800000 */ /*2cd0*/ @P3 SEL R18, R6, R15, P1 ; /* 0x0000000f06123207 */ /* 0x000fc40000800000 */ /*2ce0*/ @P3 SEL R4, R0, R17, !P0 ; /* 0x0000001100043207 */ /* 0x000fe40004000000 */ /*2cf0*/ @P3 SEL R5, R7, R16, !P0 ; /* 0x0000001007053207 */ /* 0x000fe40004000000 */ /*2d00*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2d10*/ ISETP.GE.AND P0, PT, R5, R12, PT ; /* 0x0000000c0500720c */ /* 0x000fe20003f06270 */ /*2d20*/ BSSY B1, 0x2e60 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2d30*/ IMAD.MOV.U32 R6, RZ, RZ, R13 ; /* 0x000000ffff067224 */ /* 0x000fe400078e000d */ /*2d40*/ IMAD.MOV.U32 R7, RZ, RZ, R12 ; /* 0x000000ffff077224 */ /* 0x000fe400078e000c */ /*2d50*/ IMAD.MOV.U32 R15, RZ, RZ, R2 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0002 */ /*2d60*/ IMAD.MOV.U32 R14, RZ, RZ, R3 ; /* 0x000000ffff0e7224 */ /* 0x000fca00078e0003 */ /*2d70*/ @!P0 BRA 0x2e50 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2d80*/ ISETP.GE.AND P3, PT, R12, R5, PT ; /* 0x000000050c00720c */ /* 0x000fe20003f66270 */ /*2d90*/ IMAD.MOV.U32 R15, RZ, RZ, R19 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0013 */ /*2da0*/ IMAD.MOV.U32 R14, RZ, RZ, R18 ; /* 0x000000ffff0e7224 */ /* 0x000fe400078e0012 */ /*2db0*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0004 */ /*2dc0*/ IMAD.MOV.U32 R7, RZ, RZ, R5 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0005 */ /*2dd0*/ @P3 ISETP.LT.U32.AND P1, PT, R19.reuse, R2.reuse, PT ; /* 0x000000021300320c */ /* 0x0c0fe40003f21070 */ /*2de0*/ @P3 ISETP.GE.U32.AND P0, PT, R19.reuse, R2.reuse, PT ; /* 0x000000021300320c */ /* 0x0c0fe40003f06070 */ /*2df0*/ @P3 ISETP.LT.AND.EX P1, PT, R18.reuse, R3.reuse, PT, P1 ; /* 0x000000031200320c */ /* 0x0c0fe40003f21310 */ /*2e00*/ @P3 ISETP.GE.AND.EX P0, PT, R18.reuse, R3.reuse, PT, P0 ; /* 0x000000031200320c */ /* 0x0c0fe40003f06300 */ /*2e10*/ @P3 SEL R15, R19, R2, P1 ; /* 0x00000002130f3207 */ /* 0x000fe40000800000 */ /*2e20*/ @P3 SEL R14, R18, R3, P1 ; /* 0x00000003120e3207 */ /* 0x000fc40000800000 */ /*2e30*/ @P3 SEL R6, R4, R13, !P0 ; /* 0x0000000d04063207 */ /* 0x000fe40004000000 */ /*2e40*/ @P3 SEL R7, R5, R12, !P0 ; /* 0x0000000c05073207 */ /* 0x000fe40004000000 */ /*2e50*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2e60*/ ISETP.GE.AND P0, PT, R7, R8, PT ; /* 0x000000080700720c */ /* 0x000fe20003f06270 */ /*2e70*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000a */ /*2e80*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000b */ /*2e90*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0008 */ /*2ea0*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0009 */ /*2eb0*/ @!P0 BRA 0x6250 ; /* 0x0000339000008947 */ /* 0x000fea0003800000 */ /*2ec0*/ ISETP.GE.AND P0, PT, R8, R7, PT ; /* 0x000000070800720c */ /* 0x000fe20003f06270 */ /*2ed0*/ IMAD.MOV.U32 R13, RZ, RZ, R15 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000f */ /*2ee0*/ IMAD.MOV.U32 R0, RZ, RZ, R14 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000e */ /*2ef0*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*2f00*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0006 */ /*2f10*/ @!P0 BRA 0x6250 ; /* 0x0000333000008947 */ /* 0x000fea0003800000 */ /*2f20*/ ISETP.LT.U32.AND P1, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00720c */ /* 0x0c0fe40003f21070 */ /*2f30*/ ISETP.GE.U32.AND P0, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00720c */ /* 0x0c0fe40003f06070 */ /*2f40*/ ISETP.LT.AND.EX P1, PT, R14.reuse, R11.reuse, PT, P1 ; /* 0x0000000b0e00720c */ /* 0x0c0fe40003f21310 */ /*2f50*/ ISETP.GE.AND.EX P0, PT, R14.reuse, R11.reuse, PT, P0 ; /* 0x0000000b0e00720c */ /* 0x0c0fe40003f06300 */ /*2f60*/ SEL R13, R15, R10, P1 ; /* 0x0000000a0f0d7207 */ /* 0x000fe40000800000 */ /*2f70*/ SEL R0, R14, R11, P1 ; /* 0x0000000b0e007207 */ /* 0x000fc40000800000 */ /*2f80*/ SEL R3, R6, R9, !P0 ; /* 0x0000000906037207 */ /* 0x000fe40004000000 */ /*2f90*/ SEL R2, R7, R8, !P0 ; /* 0x0000000807027207 */ /* 0x000fe20004000000 */ /*2fa0*/ BRA 0x6250 ; /* 0x000032a000007947 */ /* 0x000fea0003800000 */ /*2fb0*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000e220000002100 */ /*2fc0*/ IADD3 R5, -R7, c[0x0][0x178], RZ ; /* 0x00005e0007057a10 */ /* 0x000fe20007ffe1ff */ /*2fd0*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fc6000001ff00 */ /*2fe0*/ ISETP.GE.AND P0, PT, R4, R5, PT ; /* 0x000000050400720c */ /* 0x001fda0003f06270 */ /*2ff0*/ @!P0 IADD3 R0, P1, R7, R4, RZ ; /* 0x0000000407008210 */ /* 0x000fc80007f3e0ff */ /*3000*/ @!P0 LEA.HI.X.SX32 R9, R4, RZ, 0x1, P1 ; /* 0x000000ff04098211 */ /* 0x000fe400008f0eff */ /*3010*/ @!P0 LEA R10, P1, R0, c[0x0][0x160], 0x3 ; /* 0x00005800000a8a11 */ /* 0x000fc800078218ff */ /*3020*/ @!P0 LEA.HI.X R11, R0, c[0x0][0x164], R9, 0x3, P1 ; /* 0x00005900000b8a11 */ /* 0x000fca00008f1c09 */ /*3030*/ @!P0 LDG.E R2, [R10.64] ; /* 0x0000000a0a028981 */ /* 0x000168000c1e1900 */ /*3040*/ @!P0 LDG.E R3, [R10.64+0x4] ; /* 0x0000040a0a038981 */ /* 0x000162000c1e1900 */ /*3050*/ IMAD.MOV.U32 R8, RZ, RZ, R4 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0004 */ /*3060*/ @!P0 IADD3 R8, R4, 0x100, RZ ; /* 0x0000010004088810 */ /* 0x000fe20007ffe0ff */ /*3070*/ IMAD.MOV.U32 R13, RZ, RZ, RZ ; /* 0x000000ffff0d7224 */ /* 0x000fe200078e00ff */ /*3080*/ @!P0 IADD3 R13, P2, R0, c[0x0][0x168], RZ ; /* 0x00005a00000d8a10 */ /* 0x000fe20007f5e0ff */ /*3090*/ BSSY B1, 0x3b50 ; /* 0x00000ab000017945 */ /* 0x000fe20003800000 */ /*30a0*/ ISETP.GE.AND P1, PT, R8, R5, PT ; /* 0x000000050800720c */ /* 0x000fe20003f26270 */ /*30b0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fe200078e00ff */ /*30c0*/ @!P0 IADD3.X R0, R9, c[0x0][0x16c], RZ, P2, !PT ; /* 0x00005b0009008a10 */ /* 0x000fd600017fe4ff */ /*30d0*/ @P1 BRA 0x3b40 ; /* 0x00000a6000001947 */ /* 0x000fea0003800000 */ /*30e0*/ LOP3.LUT R6, RZ, R8, RZ, 0x33, !PT ; /* 0x00000008ff067212 */ /* 0x001fe200078e33ff */ /*30f0*/ BSSY B2, 0x3420 ; /* 0x0000032000027945 */ /* 0x000fe60003800000 */ /*3100*/ IADD3 R15, -R7, c[0x0][0x178], R6 ; /* 0x00005e00070f7a10 */ /* 0x000fc80007ffe106 */ /*3110*/ LEA.HI R6, R15, 0x1, RZ, 0x18 ; /* 0x000000010f067811 */ /* 0x000fc800078fc0ff */ /*3120*/ LOP3.LUT P0, R6, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306067812 */ /* 0x000fda000780c0ff */ /*3130*/ @!P0 BRA 0x3410 ; /* 0x000002d000008947 */ /* 0x000fea0003800000 */ /*3140*/ IADD3 R11, P0, R7, R8, RZ ; /* 0x00000008070b7210 */ /* 0x000fe40007f1e0ff */ /*3150*/ SHF.R.S32.HI R9, RZ, 0x1f, R8.reuse ; /* 0x0000001fff097819 */ /* 0x100fe40000011408 */ /*3160*/ LEA R14, P1, R11, c[0x0][0x160], 0x3 ; /* 0x000058000b0e7a11 */ /* 0x000fe400078218ff */ /*3170*/ IADD3 R12, P2, P3, R7, c[0x0][0x168], R8 ; /* 0x00005a00070c7a10 */ /* 0x000fe20007b5e008 */ /*3180*/ IMAD.X R10, RZ, RZ, R9.reuse, P0 ; /* 0x000000ffff0a7224 */ /* 0x100fe200000e0609 */ /*3190*/ IADD3 R14, P0, R14, 0x4, RZ ; /* 0x000000040e0e7810 */ /* 0x000fe40007f1e0ff */ /*31a0*/ IADD3.X R9, RZ, c[0x0][0x16c], R9, P2, P3 ; /* 0x00005b00ff097a10 */ /* 0x000fc400017e6409 */ /*31b0*/ LEA.HI.X R11, R11, c[0x0][0x164], R10, 0x3, P1 ; /* 0x000059000b0b7a11 */ /* 0x000fca00008f1c0a */ /*31c0*/ IMAD.X R11, RZ, RZ, R11, P0 ; /* 0x000000ffff0b7224 */ /* 0x000fe400000e060b */ /*31d0*/ IMAD.MOV.U32 R10, RZ, RZ, R14 ; /* 0x000000ffff0a7224 */ /* 0x000fca00078e000e */ /*31e0*/ LDG.E R17, [R10.64+-0x4] ; /* 0xfffffc0a0a117981 */ /* 0x000ea8000c1e1900 */ /*31f0*/ LDG.E R16, [R10.64] ; /* 0x0000000a0a107981 */ /* 0x000ee2000c1e1900 */ /*3200*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe20007ffe0ff */ /*3210*/ BSSY B3, 0x33c0 ; /* 0x000001a000037945 */ /* 0x000fe20003800000 */ /*3220*/ IMAD.MOV.U32 R19, RZ, RZ, R3 ; /* 0x000000ffff137224 */ /* 0x020fe200078e0003 */ /*3230*/ IADD3 R14, P3, R10, 0x800, RZ ; /* 0x000008000a0e7810 */ /* 0x000fe20007f7e0ff */ /*3240*/ IMAD.MOV.U32 R20, RZ, RZ, R2 ; /* 0x000000ffff147224 */ /* 0x000fe200078e0002 */ /*3250*/ ISETP.NE.AND P2, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f45270 */ /*3260*/ IMAD.MOV.U32 R21, RZ, RZ, R13 ; /* 0x000000ffff157224 */ /* 0x000fc400078e000d */ /*3270*/ IMAD.MOV.U32 R18, RZ, RZ, R0 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0000 */ /*3280*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000c */ /*3290*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0009 */ /*32a0*/ ISETP.GE.AND P0, PT, R2, R17, PT ; /* 0x000000110200720c */ /* 0x004fe20003f06270 */ /*32b0*/ IMAD.MOV.U32 R2, RZ, RZ, R17 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0011 */ /*32c0*/ IMAD.MOV.U32 R3, RZ, RZ, R16 ; /* 0x000000ffff037224 */ /* 0x008fd400078e0010 */ /*32d0*/ @!P0 BRA 0x33b0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*32e0*/ ISETP.GE.AND P4, PT, R17, R20, PT ; /* 0x000000141100720c */ /* 0x000fe20003f86270 */ /*32f0*/ IMAD.MOV.U32 R13, RZ, RZ, R21 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0015 */ /*3300*/ IMAD.MOV.U32 R0, RZ, RZ, R18 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0012 */ /*3310*/ IMAD.MOV.U32 R3, RZ, RZ, R19 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0013 */ /*3320*/ IMAD.MOV.U32 R2, RZ, RZ, R20 ; /* 0x000000ffff027224 */ /* 0x000fcc00078e0014 */ /*3330*/ @P4 ISETP.LT.U32.AND P1, PT, R21.reuse, R12.reuse, PT ; /* 0x0000000c1500420c */ /* 0x0c0fe40003f21070 */ /*3340*/ @P4 ISETP.GE.U32.AND P0, PT, R21.reuse, R12.reuse, PT ; /* 0x0000000c1500420c */ /* 0x0c0fe40003f06070 */ /*3350*/ @P4 ISETP.LT.AND.EX P1, PT, R18.reuse, R9.reuse, PT, P1 ; /* 0x000000091200420c */ /* 0x0c0fe40003f21310 */ /*3360*/ @P4 ISETP.GE.AND.EX P0, PT, R18.reuse, R9.reuse, PT, P0 ; /* 0x000000091200420c */ /* 0x0c0fe40003f06300 */ /*3370*/ @P4 SEL R13, R21, R12, P1 ; /* 0x0000000c150d4207 */ /* 0x000fe40000800000 */ /*3380*/ @P4 SEL R0, R18, R9, P1 ; /* 0x0000000912004207 */ /* 0x000fc40000800000 */ /*3390*/ @P4 SEL R3, R19, R16, !P0 ; /* 0x0000001013034207 */ /* 0x000fe40004000000 */ /*33a0*/ @P4 SEL R2, R20, R17, !P0 ; /* 0x0000001114024207 */ /* 0x000fe40004000000 */ /*33b0*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*33c0*/ IADD3 R12, P0, R12, 0x100, RZ ; /* 0x000001000c0c7810 */ /* 0x000fe20007f1e0ff */ /*33d0*/ IMAD.X R11, RZ, RZ, R11, P3 ; /* 0x000000ffff0b7224 */ /* 0x000fe200018e060b */ /*33e0*/ IADD3 R8, R8, 0x100, RZ ; /* 0x0000010008087810 */ /* 0x000fc60007ffe0ff */ /*33f0*/ IMAD.X R9, RZ, RZ, R9, P0 ; /* 0x000000ffff097224 */ /* 0x000fe200000e0609 */ /*3400*/ @P2 BRA 0x31d0 ; /* 0xfffffdc000002947 */ /* 0x000fea000383ffff */ /*3410*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3420*/ ISETP.GE.U32.AND P0, PT, R15, 0x300, PT ; /* 0x000003000f00780c */ /* 0x000fda0003f06070 */ /*3430*/ @!P0 BRA 0x3b40 ; /* 0x0000070000008947 */ /* 0x000fea0003800000 */ /*3440*/ IADD3 R11, P2, R7.reuse, R8, RZ ; /* 0x00000008070b7210 */ /* 0x040fe40007f5e0ff */ /*3450*/ SHF.R.S32.HI R9, RZ, 0x1f, R8.reuse ; /* 0x0000001fff097819 */ /* 0x100fe40000011408 */ /*3460*/ IADD3 R10, P0, P1, R7, c[0x0][0x168], R8 ; /* 0x00005a00070a7a10 */ /* 0x000fe4000791e008 */ /*3470*/ LEA R6, P3, R11, c[0x0][0x160], 0x3 ; /* 0x000058000b067a11 */ /* 0x000fe200078618ff */ /*3480*/ IMAD.X R12, RZ, RZ, R9.reuse, P2 ; /* 0x000000ffff0c7224 */ /* 0x100fe200010e0609 */ /*3490*/ IADD3.X R9, RZ, c[0x0][0x16c], R9, P0, P1 ; /* 0x00005b00ff097a10 */ /* 0x000fc800007e2409 */ /*34a0*/ LEA.HI.X R7, R11, c[0x0][0x164], R12, 0x3, P3 ; /* 0x000059000b077a11 */ /* 0x000fca00018f1c0c */ /*34b0*/ LDG.E R17, [R6.64] ; /* 0x0000000a06117981 */ /* 0x000ea8000c1e1900 */ /*34c0*/ LDG.E R18, [R6.64+0x4] ; /* 0x0000040a06127981 */ /* 0x000ee8000c1e1900 */ /*34d0*/ LDG.E R19, [R6.64+0x800] ; /* 0x0008000a06137981 */ /* 0x020168000c1e1900 */ /*34e0*/ LDG.E R22, [R6.64+0x804] ; /* 0x0008040a06167981 */ /* 0x000168000c1e1900 */ /*34f0*/ LDG.E R23, [R6.64+0x1000] ; /* 0x0010000a06177981 */ /* 0x000168000c1e1900 */ /*3500*/ LDG.E R21, [R6.64+0x1004] ; /* 0x0010040a06157981 */ /* 0x000168000c1e1900 */ /*3510*/ LDG.E R25, [R6.64+0x1800] ; /* 0x0018000a06197981 */ /* 0x000168000c1e1900 */ /*3520*/ LDG.E R24, [R6.64+0x1804] ; /* 0x0018040a06187981 */ /* 0x000162000c1e1900 */ /*3530*/ BSSY B2, 0x3690 ; /* 0x0000015000027945 */ /* 0x000fe20003800000 */ /*3540*/ IADD3 R14, P2, R10, 0x100, RZ ; /* 0x000001000a0e7810 */ /* 0x000fe20007f5e0ff */ /*3550*/ IMAD.MOV.U32 R15, RZ, RZ, R10 ; /* 0x000000ffff0f7224 */ /* 0x000fc400078e000a */ /*3560*/ IMAD.MOV.U32 R16, RZ, RZ, R9 ; /* 0x000000ffff107224 */ /* 0x000fe200078e0009 */ /*3570*/ ISETP.GE.AND P0, PT, R2, R17, PT ; /* 0x000000110200720c */ /* 0x004fe20003f06270 */ /*3580*/ IMAD.MOV.U32 R12, RZ, RZ, R17 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e0011 */ /*3590*/ IMAD.MOV.U32 R11, RZ, RZ, R18 ; /* 0x000000ffff0b7224 */ /* 0x008fd400078e0012 */ /*35a0*/ @!P0 BRA 0x3680 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*35b0*/ ISETP.GE.AND P3, PT, R17, R2, PT ; /* 0x000000021100720c */ /* 0x001fe20003f66270 */ /*35c0*/ IMAD.MOV.U32 R11, RZ, RZ, R3 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0003 */ /*35d0*/ IMAD.MOV.U32 R12, RZ, RZ, R2 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e0002 */ /*35e0*/ IMAD.MOV.U32 R15, RZ, RZ, R13 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e000d */ /*35f0*/ IMAD.MOV.U32 R16, RZ, RZ, R0 ; /* 0x000000ffff107224 */ /* 0x000fcc00078e0000 */ /*3600*/ @P3 ISETP.GE.U32.AND P0, PT, R13.reuse, R10.reuse, PT ; /* 0x0000000a0d00320c */ /* 0x0c0fe40003f06070 */ /*3610*/ @P3 ISETP.LT.U32.AND P1, PT, R13, R10, PT ; /* 0x0000000a0d00320c */ /* 0x000fe40003f21070 */ /*3620*/ @P3 ISETP.GE.AND.EX P0, PT, R0.reuse, R9.reuse, PT, P0 ; /* 0x000000090000320c */ /* 0x0c0fe40003f06300 */ /*3630*/ @P3 ISETP.LT.AND.EX P1, PT, R0, R9, PT, P1 ; /* 0x000000090000320c */ /* 0x000fe40003f21310 */ /*3640*/ @P3 SEL R11, R3, R18, !P0 ; /* 0x00000012030b3207 */ /* 0x000fe40004000000 */ /*3650*/ @P3 SEL R12, R2, R17, !P0 ; /* 0x00000011020c3207 */ /* 0x000fc40004000000 */ /*3660*/ @P3 SEL R15, R13, R10, P1 ; /* 0x0000000a0d0f3207 */ /* 0x000fe40000800000 */ /*3670*/ @P3 SEL R16, R0, R9, P1 ; /* 0x0000000900103207 */ /* 0x000fe40000800000 */ /*3680*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x001fea0003800000 */ /*3690*/ ISETP.GE.AND P0, PT, R12, R19, PT ; /* 0x000000130c00720c */ /* 0x020fe20003f06270 */ /*36a0*/ IMAD.X R13, RZ, RZ, R9, P2 ; /* 0x000000ffff0d7224 */ /* 0x000fe200010e0609 */ /*36b0*/ BSSY B2, 0x3800 ; /* 0x0000014000027945 */ /* 0x000fe20003800000 */ /*36c0*/ IADD3 R3, P3, R10, 0x200, RZ ; /* 0x000002000a037810 */ /* 0x000fe20007f7e0ff */ /*36d0*/ IMAD.MOV.U32 R18, RZ, RZ, R14 ; /* 0x000000ffff127224 */ /* 0x000fe400078e000e */ /*36e0*/ IMAD.MOV.U32 R20, RZ, RZ, R13 ; /* 0x000000ffff147224 */ /* 0x000fe400078e000d */ /*36f0*/ IMAD.MOV.U32 R2, RZ, RZ, R19 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0013 */ /*3700*/ IMAD.MOV.U32 R0, RZ, RZ, R22 ; /* 0x000000ffff007224 */ /* 0x000fc600078e0016 */ /*3710*/ @!P0 BRA 0x37f0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*3720*/ ISETP.GE.AND P2, PT, R19, R12, PT ; /* 0x0000000c1300720c */ /* 0x000fe20003f46270 */ /*3730*/ IMAD.MOV.U32 R18, RZ, RZ, R15 ; /* 0x000000ffff127224 */ /* 0x000fe400078e000f */ /*3740*/ IMAD.MOV.U32 R20, RZ, RZ, R16 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0010 */ /*3750*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000b */ /*3760*/ IMAD.MOV.U32 R2, RZ, RZ, R12 ; /* 0x000000ffff027224 */ /* 0x000fcc00078e000c */ /*3770*/ @P2 ISETP.LT.U32.AND P1, PT, R15.reuse, R14.reuse, PT ; /* 0x0000000e0f00220c */ /* 0x0c0fe40003f21070 */ /*3780*/ @P2 ISETP.GE.U32.AND P0, PT, R15.reuse, R14.reuse, PT ; /* 0x0000000e0f00220c */ /* 0x0c0fe40003f06070 */ /*3790*/ @P2 ISETP.LT.AND.EX P1, PT, R16.reuse, R13.reuse, PT, P1 ; /* 0x0000000d1000220c */ /* 0x0c0fe40003f21310 */ /*37a0*/ @P2 ISETP.GE.AND.EX P0, PT, R16.reuse, R13.reuse, PT, P0 ; /* 0x0000000d1000220c */ /* 0x0c0fe40003f06300 */ /*37b0*/ @P2 SEL R18, R15, R14, P1 ; /* 0x0000000e0f122207 */ /* 0x000fe40000800000 */ /*37c0*/ @P2 SEL R20, R16, R13, P1 ; /* 0x0000000d10142207 */ /* 0x000fc40000800000 */ /*37d0*/ @P2 SEL R0, R11, R22, !P0 ; /* 0x000000160b002207 */ /* 0x000fe40004000000 */ /*37e0*/ @P2 SEL R2, R12, R19, !P0 ; /* 0x000000130c022207 */ /* 0x000fe40004000000 */ /*37f0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3800*/ ISETP.GE.AND P0, PT, R2, R23, PT ; /* 0x000000170200720c */ /* 0x000fe20003f06270 */ /*3810*/ IMAD.X R13, RZ, RZ, R9, P3 ; /* 0x000000ffff0d7224 */ /* 0x000fe200018e0609 */ /*3820*/ BSSY B2, 0x3970 ; /* 0x0000014000027945 */ /* 0x000fe20003800000 */ /*3830*/ IADD3 R14, P2, R10, 0x300, RZ ; /* 0x000003000a0e7810 */ /* 0x000fe20007f5e0ff */ /*3840*/ IMAD.MOV.U32 R17, RZ, RZ, R3 ; /* 0x000000ffff117224 */ /* 0x000fe400078e0003 */ /*3850*/ IMAD.MOV.U32 R16, RZ, RZ, R13 ; /* 0x000000ffff107224 */ /* 0x000fe400078e000d */ /*3860*/ IMAD.MOV.U32 R12, RZ, RZ, R23 ; /* 0x000000ffff0c7224 */ /* 0x000fc400078e0017 */ /*3870*/ IMAD.MOV.U32 R11, RZ, RZ, R21 ; /* 0x000000ffff0b7224 */ /* 0x000fc600078e0015 */ /*3880*/ @!P0 BRA 0x3960 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*3890*/ ISETP.GE.AND P3, PT, R23, R2, PT ; /* 0x000000021700720c */ /* 0x000fe20003f66270 */ /*38a0*/ IMAD.MOV.U32 R17, RZ, RZ, R18 ; /* 0x000000ffff117224 */ /* 0x000fe400078e0012 */ /*38b0*/ IMAD.MOV.U32 R16, RZ, RZ, R20 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0014 */ /*38c0*/ IMAD.MOV.U32 R11, RZ, RZ, R0 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0000 */ /*38d0*/ IMAD.MOV.U32 R12, RZ, RZ, R2 ; /* 0x000000ffff0c7224 */ /* 0x000fcc00078e0002 */ /*38e0*/ @P3 ISETP.LT.U32.AND P1, PT, R18.reuse, R3.reuse, PT ; /* 0x000000031200320c */ /* 0x0c0fe40003f21070 */ /*38f0*/ @P3 ISETP.GE.U32.AND P0, PT, R18, R3, PT ; /* 0x000000031200320c */ /* 0x000fe40003f06070 */ /*3900*/ @P3 ISETP.LT.AND.EX P1, PT, R20.reuse, R13.reuse, PT, P1 ; /* 0x0000000d1400320c */ /* 0x0c0fe40003f21310 */ /*3910*/ @P3 ISETP.GE.AND.EX P0, PT, R20, R13, PT, P0 ; /* 0x0000000d1400320c */ /* 0x000fe40003f06300 */ /*3920*/ @P3 SEL R17, R18, R3, P1 ; /* 0x0000000312113207 */ /* 0x000fe40000800000 */ /*3930*/ @P3 SEL R16, R20, R13, P1 ; /* 0x0000000d14103207 */ /* 0x000fc40000800000 */ /*3940*/ @P3 SEL R11, R0, R21, !P0 ; /* 0x00000015000b3207 */ /* 0x000fe40004000000 */ /*3950*/ @P3 SEL R12, R2, R23, !P0 ; /* 0x00000017020c3207 */ /* 0x000fe40004000000 */ /*3960*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3970*/ ISETP.GE.AND P0, PT, R12, R25, PT ; /* 0x000000190c00720c */ /* 0x000fe20003f06270 */ /*3980*/ IMAD.X R15, RZ, RZ, R9, P2 ; /* 0x000000ffff0f7224 */ /* 0x000fe200010e0609 */ /*3990*/ BSSY B2, 0x3ad0 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*39a0*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000e */ /*39b0*/ IMAD.MOV.U32 R0, RZ, RZ, R15 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000f */ /*39c0*/ IMAD.MOV.U32 R2, RZ, RZ, R25 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0019 */ /*39d0*/ IMAD.MOV.U32 R3, RZ, RZ, R24 ; /* 0x000000ffff037224 */ /* 0x000fc800078e0018 */ /*39e0*/ @!P0 BRA 0x3ac0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*39f0*/ ISETP.GE.AND P2, PT, R25, R12, PT ; /* 0x0000000c1900720c */ /* 0x000fe20003f46270 */ /*3a00*/ IMAD.MOV.U32 R13, RZ, RZ, R17 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0011 */ /*3a10*/ IMAD.MOV.U32 R0, RZ, RZ, R16 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0010 */ /*3a20*/ IMAD.MOV.U32 R3, RZ, RZ, R11 ; /* 0x000000ffff037224 */ /* 0x000fe400078e000b */ /*3a30*/ IMAD.MOV.U32 R2, RZ, RZ, R12 ; /* 0x000000ffff027224 */ /* 0x000fcc00078e000c */ /*3a40*/ @P2 ISETP.LT.U32.AND P1, PT, R17.reuse, R14.reuse, PT ; /* 0x0000000e1100220c */ /* 0x0c0fe40003f21070 */ /*3a50*/ @P2 ISETP.GE.U32.AND P0, PT, R17.reuse, R14.reuse, PT ; /* 0x0000000e1100220c */ /* 0x0c0fe40003f06070 */ /*3a60*/ @P2 ISETP.LT.AND.EX P1, PT, R16.reuse, R15.reuse, PT, P1 ; /* 0x0000000f1000220c */ /* 0x0c0fe40003f21310 */ /*3a70*/ @P2 ISETP.GE.AND.EX P0, PT, R16.reuse, R15.reuse, PT, P0 ; /* 0x0000000f1000220c */ /* 0x0c0fe40003f06300 */ /*3a80*/ @P2 SEL R13, R17, R14, P1 ; /* 0x0000000e110d2207 */ /* 0x000fe40000800000 */ /*3a90*/ @P2 SEL R0, R16, R15, P1 ; /* 0x0000000f10002207 */ /* 0x000fc40000800000 */ /*3aa0*/ @P2 SEL R3, R11, R24, !P0 ; /* 0x000000180b032207 */ /* 0x000fe40004000000 */ /*3ab0*/ @P2 SEL R2, R12, R25, !P0 ; /* 0x000000190c022207 */ /* 0x000fe40004000000 */ /*3ac0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3ad0*/ IADD3 R8, R8, 0x400, RZ ; /* 0x0000040008087810 */ /* 0x000fe40007ffe0ff */ /*3ae0*/ IADD3 R10, P2, R10, 0x400, RZ ; /* 0x000004000a0a7810 */ /* 0x000fe40007f5e0ff */ /*3af0*/ ISETP.GE.AND P0, PT, R8, R5, PT ; /* 0x000000050800720c */ /* 0x000fe40003f06270 */ /*3b00*/ IADD3 R6, P1, R6, 0x2000, RZ ; /* 0x0000200006067810 */ /* 0x000fe20007f3e0ff */ /*3b10*/ IMAD.X R9, RZ, RZ, R9, P2 ; /* 0x000000ffff097224 */ /* 0x000fc800010e0609 */ /*3b20*/ IMAD.X R7, RZ, RZ, R7, P1 ; /* 0x000000ffff077224 */ /* 0x000fcc00008e0607 */ /*3b30*/ @!P0 BRA 0x34b0 ; /* 0xfffff97000008947 */ /* 0x000fea000383ffff */ /*3b40*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x001fea0003800000 */ /*3b50*/ S2R R7, SR_LANEID ; /* 0x0000000000077919 */ /* 0x000e220000000000 */ /*3b60*/ ISETP.GT.AND P0, PT, R5, 0xff, PT ; /* 0x000000ff0500780c */ /* 0x000fe40003f04270 */ /*3b70*/ SHF.R.S32.HI R9, RZ, 0x1f, R4 ; /* 0x0000001fff097819 */ /* 0x000fc80000011404 */ /*3b80*/ LEA.HI R6, R9, R4, RZ, 0x5 ; /* 0x0000000409067211 */ /* 0x000fc800078f28ff */ /*3b90*/ SHF.R.S32.HI R6, RZ, 0x5, R6 ; /* 0x00000005ff067819 */ /* 0x000fc60000011406 */ /*3ba0*/ @P0 BRA 0x50b0 ; /* 0x0000150000000947 */ /* 0x000fea0003800000 */ /*3bb0*/ IMAD.SHL.U32 R8, R6, 0x20, RZ ; /* 0x0000002006087824 */ /* 0x000fe200078e00ff */ /*3bc0*/ BSSY B1, 0x3d80 ; /* 0x000001b000017945 */ /* 0x000fe80003800000 */ /*3bd0*/ IADD3 R10, R8, 0x20, RZ ; /* 0x00000020080a7810 */ /* 0x000fe40007ffe0ff */ /*3be0*/ LOP3.LUT R8, RZ, R8, RZ, 0x33, !PT ; /* 0x00000008ff087212 */ /* 0x000fe400078e33ff */ /*3bf0*/ ISETP.GT.AND P0, PT, R10, R5, PT ; /* 0x000000050a00720c */ /* 0x000fc60003f04270 */ /*3c00*/ IMAD.IADD R8, R5, 0x1, R8 ; /* 0x0000000105087824 */ /* 0x000fca00078e0208 */ /*3c10*/ SEL R8, R8, 0x1f, P0 ; /* 0x0000001f08087807 */ /* 0x000fc80000000000 */ /*3c20*/ ISETP.GE.AND P0, PT, R7, R8, PT ; /* 0x000000080700720c */ /* 0x001fe20003f06270 */ /*3c30*/ SHFL.DOWN PT, R9, R2, 0x1, R8 ; /* 0x0820000002097989 */ /* 0x02006800000e0008 */ /*3c40*/ SHFL.DOWN PT, R10, R3, 0x1, R8 ; /* 0x08200000030a7989 */ /* 0x0000a800000e0008 */ /*3c50*/ SHFL.DOWN PT, R12, R13, 0x1, R8 ; /* 0x082000000d0c7989 */ /* 0x0000e800000e0008 */ /*3c60*/ SHFL.DOWN PT, R11, R0, 0x1, R8 ; /* 0x08200000000b7989 */ /* 0x00012200000e0008 */ /*3c70*/ @P0 BRA 0x3d70 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3c80*/ ISETP.GE.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x002fda0003f06270 */ /*3c90*/ @!P0 BRA 0x3d30 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3ca0*/ ISETP.GE.U32.AND P0, PT, R13, R12, PT ; /* 0x0000000c0d00720c */ /* 0x008fc80003f06070 */ /*3cb0*/ ISETP.GE.AND.EX P0, PT, R0, R11, PT, P0 ; /* 0x0000000b0000720c */ /* 0x010fc80003f06300 */ /*3cc0*/ ISETP.LT.OR P0, PT, R9, R2, !P0 ; /* 0x000000020900720c */ /* 0x000fda0004701670 */ /*3cd0*/ @P0 BRA 0x3d70 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3ce0*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e000c */ /*3cf0*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000b */ /*3d00*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*3d10*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe200078e000a */ /*3d20*/ BRA 0x3d70 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3d30*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e000c */ /*3d40*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x010fe400078e000b */ /*3d50*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0009 */ /*3d60*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe400078e000a */ /*3d70*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3d80*/ IADD3 R15, R7, 0x2, RZ ; /* 0x00000002070f7810 */ /* 0x000fe20007ffe0ff */ /*3d90*/ SHFL.DOWN PT, R9, R2, 0x2, R8 ; /* 0x0840000002097989 */ /* 0x00222200000e0008 */ /*3da0*/ BSSY B1, 0x3f00 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3db0*/ ISETP.GT.AND P0, PT, R15, R8, PT ; /* 0x000000080f00720c */ /* 0x000fe20003f04270 */ /*3dc0*/ SHFL.DOWN PT, R10, R3, 0x2, R8 ; /* 0x08400000030a7989 */ /* 0x0042a800000e0008 */ /*3dd0*/ SHFL.DOWN PT, R12, R13, 0x2, R8 ; /* 0x084000000d0c7989 */ /* 0x0082e800000e0008 */ /*3de0*/ SHFL.DOWN PT, R11, R0, 0x2, R8 ; /* 0x08400000000b7989 */ /* 0x01032800000e0008 */ /*3df0*/ @P0 BRA 0x3ef0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3e00*/ ISETP.GE.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x001fda0003f06270 */ /*3e10*/ @!P0 BRA 0x3eb0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3e20*/ ISETP.GE.U32.AND P0, PT, R13, R12, PT ; /* 0x0000000c0d00720c */ /* 0x008fc80003f06070 */ /*3e30*/ ISETP.GE.AND.EX P0, PT, R0, R11, PT, P0 ; /* 0x0000000b0000720c */ /* 0x010fc80003f06300 */ /*3e40*/ ISETP.LT.OR P0, PT, R9, R2, !P0 ; /* 0x000000020900720c */ /* 0x000fda0004701670 */ /*3e50*/ @P0 BRA 0x3ef0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3e60*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e000c */ /*3e70*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000b */ /*3e80*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*3e90*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe200078e000a */ /*3ea0*/ BRA 0x3ef0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3eb0*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x00afe400078e000c */ /*3ec0*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x010fe400078e000b */ /*3ed0*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0009 */ /*3ee0*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe400078e000a */ /*3ef0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3f00*/ IADD3 R15, R7, 0x4, RZ ; /* 0x00000004070f7810 */ /* 0x000fe20007ffe0ff */ /*3f10*/ SHFL.DOWN PT, R9, R2, 0x4, R8 ; /* 0x0880000002097989 */ /* 0x00106200000e0008 */ /*3f20*/ BSSY B1, 0x4080 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3f30*/ ISETP.GT.AND P0, PT, R15, R8, PT ; /* 0x000000080f00720c */ /* 0x000fe20003f04270 */ /*3f40*/ SHFL.DOWN PT, R10, R3, 0x4, R8 ; /* 0x08800000030a7989 */ /* 0x0040a800000e0008 */ /*3f50*/ SHFL.DOWN PT, R12, R13, 0x4, R8 ; /* 0x088000000d0c7989 */ /* 0x0080e800000e0008 */ /*3f60*/ SHFL.DOWN PT, R11, R0, 0x4, R8 ; /* 0x08800000000b7989 */ /* 0x01012800000e0008 */ /*3f70*/ @P0 BRA 0x4070 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3f80*/ ISETP.GE.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x002fda0003f06270 */ /*3f90*/ @!P0 BRA 0x4030 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3fa0*/ ISETP.GE.U32.AND P0, PT, R13, R12, PT ; /* 0x0000000c0d00720c */ /* 0x008fc80003f06070 */ /*3fb0*/ ISETP.GE.AND.EX P0, PT, R0, R11, PT, P0 ; /* 0x0000000b0000720c */ /* 0x010fc80003f06300 */ /*3fc0*/ ISETP.LT.OR P0, PT, R9, R2, !P0 ; /* 0x000000020900720c */ /* 0x000fda0004701670 */ /*3fd0*/ @P0 BRA 0x4070 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3fe0*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e000c */ /*3ff0*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000b */ /*4000*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*4010*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe200078e000a */ /*4020*/ BRA 0x4070 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*4030*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e000c */ /*4040*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x010fe400078e000b */ /*4050*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0009 */ /*4060*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe400078e000a */ /*4070*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4080*/ IADD3 R15, R7, 0x8, RZ ; /* 0x00000008070f7810 */ /* 0x000fe20007ffe0ff */ /*4090*/ SHFL.DOWN PT, R9, R2, 0x8, R8 ; /* 0x0900000002097989 */ /* 0x00222200000e0008 */ /*40a0*/ BSSY B1, 0x4200 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*40b0*/ ISETP.GT.AND P0, PT, R15, R8, PT ; /* 0x000000080f00720c */ /* 0x000fe20003f04270 */ /*40c0*/ SHFL.DOWN PT, R10, R3, 0x8, R8 ; /* 0x09000000030a7989 */ /* 0x0042a800000e0008 */ /*40d0*/ SHFL.DOWN PT, R12, R13, 0x8, R8 ; /* 0x090000000d0c7989 */ /* 0x0082e800000e0008 */ /*40e0*/ SHFL.DOWN PT, R11, R0, 0x8, R8 ; /* 0x09000000000b7989 */ /* 0x01032800000e0008 */ /*40f0*/ @P0 BRA 0x41f0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*4100*/ ISETP.GE.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x001fda0003f06270 */ /*4110*/ @!P0 BRA 0x41b0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*4120*/ ISETP.GE.U32.AND P0, PT, R13, R12, PT ; /* 0x0000000c0d00720c */ /* 0x008fc80003f06070 */ /*4130*/ ISETP.GE.AND.EX P0, PT, R0, R11, PT, P0 ; /* 0x0000000b0000720c */ /* 0x010fc80003f06300 */ /*4140*/ ISETP.LT.OR P0, PT, R9, R2, !P0 ; /* 0x000000020900720c */ /* 0x000fda0004701670 */ /*4150*/ @P0 BRA 0x41f0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*4160*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e000c */ /*4170*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000b */ /*4180*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*4190*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe200078e000a */ /*41a0*/ BRA 0x41f0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*41b0*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x00afe400078e000c */ /*41c0*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x010fe400078e000b */ /*41d0*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0009 */ /*41e0*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe400078e000a */ /*41f0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4200*/ IADD3 R15, R7, 0x10, RZ ; /* 0x00000010070f7810 */ /* 0x000fe20007ffe0ff */ /*4210*/ SHFL.DOWN PT, R9, R2, 0x10, R8 ; /* 0x0a00000002097989 */ /* 0x00106200000e0008 */ /*4220*/ BSSY B1, 0x4380 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*4230*/ ISETP.GT.AND P0, PT, R15, R8, PT ; /* 0x000000080f00720c */ /* 0x000fe20003f04270 */ /*4240*/ SHFL.DOWN PT, R10, R3, 0x10, R8 ; /* 0x0a000000030a7989 */ /* 0x0040a800000e0008 */ /*4250*/ SHFL.DOWN PT, R12, R13, 0x10, R8 ; /* 0x0a0000000d0c7989 */ /* 0x0080e800000e0008 */ /*4260*/ SHFL.DOWN PT, R11, R0, 0x10, R8 ; /* 0x0a000000000b7989 */ /* 0x01012800000e0008 */ /*4270*/ @P0 BRA 0x4370 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*4280*/ ISETP.GE.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x002fda0003f06270 */ /*4290*/ @!P0 BRA 0x4330 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*42a0*/ ISETP.GE.U32.AND P0, PT, R13, R12, PT ; /* 0x0000000c0d00720c */ /* 0x008fc80003f06070 */ /*42b0*/ ISETP.GE.AND.EX P0, PT, R0, R11, PT, P0 ; /* 0x0000000b0000720c */ /* 0x010fc80003f06300 */ /*42c0*/ ISETP.LT.OR P0, PT, R9, R2, !P0 ; /* 0x000000020900720c */ /* 0x000fda0004701670 */ /*42d0*/ @P0 BRA 0x4370 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*42e0*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e000c */ /*42f0*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000b */ /*4300*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*4310*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe200078e000a */ /*4320*/ BRA 0x4370 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*4330*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e000c */ /*4340*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x010fe400078e000b */ /*4350*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0009 */ /*4360*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe400078e000a */ /*4370*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4380*/ ISETP.NE.AND P0, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f05270 */ /*4390*/ ISETP.NE.AND P2, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fd60003f45270 */ /*43a0*/ @!P0 IMAD.MOV.U32 R8, RZ, RZ, R13 ; /* 0x000000ffff088224 */ /* 0x003fe200078e000d */ /*43b0*/ @!P0 STS.64 [R6.X16+0x8], R2 ; /* 0x0000080206008388 */ /* 0x0001e2000000ca00 */ /*43c0*/ @!P0 IMAD.MOV.U32 R9, RZ, RZ, R0 ; /* 0x000000ffff098224 */ /* 0x000fca00078e0000 */ /*43d0*/ @!P0 STS.64 [R6.X16+0x10], R8 ; /* 0x0000100806008388 */ /* 0x0001e8000000ca00 */ /*43e0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*43f0*/ @P2 BRA 0x6250 ; /* 0x00001e5000002947 */ /* 0x000fea0003800000 */ /*4400*/ ISETP.GE.AND P0, PT, R5.reuse, 0x21, PT ; /* 0x000000210500780c */ /* 0x040fe20003f06270 */ /*4410*/ IMAD.MOV.U32 R7, RZ, RZ, R2 ; /* 0x000000ffff077224 */ /* 0x000fe200078e0002 */ /*4420*/ ISETP.GE.AND P1, PT, R5.reuse, 0x41, PT ; /* 0x000000410500780c */ /* 0x040fe20003f26270 */ /*4430*/ IMAD.MOV.U32 R4, RZ, RZ, R3 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0003 */ /*4440*/ ISETP.GE.AND P4, PT, R5, 0x61, PT ; /* 0x000000610500780c */ /* 0x000fe20003f86270 */ /*4450*/ IMAD.MOV.U32 R11, RZ, RZ, R13 ; /* 0x000000ffff0b7224 */ /* 0x010fc400078e000d */ /*4460*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x001fcc00078e0000 */ /*4470*/ @!P0 BRA 0x45f0 ; /* 0x0000017000008947 */ /* 0x000fea0003800000 */ /*4480*/ LDS.64 R8, [0x18] ; /* 0x00001800ff087984 */ /* 0x000e220000000a00 */ /*4490*/ BSSY B1, 0x45f0 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*44a0*/ LDS.64 R14, [0x20] ; /* 0x00002000ff0e7984 */ /* 0x000e620000000a00 */ /*44b0*/ ISETP.GE.AND P0, PT, R2, R8, PT ; /* 0x000000080200720c */ /* 0x001fe20003f06270 */ /*44c0*/ IMAD.MOV.U32 R7, RZ, RZ, R8 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0008 */ /*44d0*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0009 */ /*44e0*/ IMAD.MOV.U32 R11, RZ, RZ, R14 ; /* 0x000000ffff0b7224 */ /* 0x002fc400078e000e */ /*44f0*/ IMAD.MOV.U32 R6, RZ, RZ, R15 ; /* 0x000000ffff067224 */ /* 0x000fcc00078e000f */ /*4500*/ @!P0 BRA 0x45e0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4510*/ ISETP.GE.AND P5, PT, R8, R2, PT ; /* 0x000000020800720c */ /* 0x000fe20003fa6270 */ /*4520*/ IMAD.MOV.U32 R11, RZ, RZ, R13 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e000d */ /*4530*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0000 */ /*4540*/ IMAD.MOV.U32 R4, RZ, RZ, R3 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0003 */ /*4550*/ IMAD.MOV.U32 R7, RZ, RZ, R2 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0002 */ /*4560*/ @P5 ISETP.LT.U32.AND P3, PT, R13.reuse, R14.reuse, PT ; /* 0x0000000e0d00520c */ /* 0x0c0fe40003f61070 */ /*4570*/ @P5 ISETP.GE.U32.AND P0, PT, R13.reuse, R14.reuse, PT ; /* 0x0000000e0d00520c */ /* 0x0c0fe40003f06070 */ /*4580*/ @P5 ISETP.LT.AND.EX P3, PT, R0.reuse, R15.reuse, PT, P3 ; /* 0x0000000f0000520c */ /* 0x0c0fe40003f61330 */ /*4590*/ @P5 ISETP.GE.AND.EX P0, PT, R0.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0000520c */ /* 0x0c0fe40003f06300 */ /*45a0*/ @P5 SEL R11, R13, R14, P3 ; /* 0x0000000e0d0b5207 */ /* 0x000fe40001800000 */ /*45b0*/ @P5 SEL R6, R0, R15, P3 ; /* 0x0000000f00065207 */ /* 0x000fc40001800000 */ /*45c0*/ @P5 SEL R4, R3, R9, !P0 ; /* 0x0000000903045207 */ /* 0x000fe40004000000 */ /*45d0*/ @P5 SEL R7, R2, R8, !P0 ; /* 0x0000000802075207 */ /* 0x000fe40004000000 */ /*45e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*45f0*/ ISETP.GE.AND P5, PT, R5.reuse, 0x81, PT ; /* 0x000000810500780c */ /* 0x040fe20003fa6270 */ /*4600*/ IMAD.MOV.U32 R3, RZ, RZ, R7 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0007 */ /*4610*/ ISETP.GE.AND P3, PT, R5, 0xa1, PT ; /* 0x000000a10500780c */ /* 0x000fe20003f66270 */ /*4620*/ IMAD.MOV.U32 R0, RZ, RZ, R4 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0004 */ /*4630*/ IMAD.MOV.U32 R13, RZ, RZ, R11 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000b */ /*4640*/ IMAD.MOV.U32 R10, RZ, RZ, R6 ; /* 0x000000ffff0a7224 */ /* 0x004fe200078e0006 */ /*4650*/ @!P1 BRA 0x47d0 ; /* 0x0000017000009947 */ /* 0x000fea0003800000 */ /*4660*/ LDS.64 R8, [0x28] ; /* 0x00002800ff087984 */ /* 0x000e220000000a00 */ /*4670*/ BSSY B1, 0x47d0 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4680*/ LDS.64 R14, [0x30] ; /* 0x00003000ff0e7984 */ /* 0x000e620000000a00 */ /*4690*/ ISETP.GE.AND P0, PT, R7, R8, PT ; /* 0x000000080700720c */ /* 0x001fe20003f06270 */ /*46a0*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fc400078e0008 */ /*46b0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*46c0*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e000e */ /*46d0*/ IMAD.MOV.U32 R10, RZ, RZ, R15 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e000f */ /*46e0*/ @!P0 BRA 0x47c0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*46f0*/ ISETP.GE.AND P6, PT, R8, R7, PT ; /* 0x000000070800720c */ /* 0x000fe20003fc6270 */ /*4700*/ IMAD.MOV.U32 R13, RZ, RZ, R11 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000b */ /*4710*/ IMAD.MOV.U32 R10, RZ, RZ, R6 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0006 */ /*4720*/ IMAD.MOV.U32 R0, RZ, RZ, R4 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0004 */ /*4730*/ IMAD.MOV.U32 R3, RZ, RZ, R7 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0007 */ /*4740*/ @P6 ISETP.LT.U32.AND P0, PT, R11.reuse, R14.reuse, PT ; /* 0x0000000e0b00620c */ /* 0x0c0fe40003f01070 */ /*4750*/ @P6 ISETP.GE.U32.AND P1, PT, R11.reuse, R14.reuse, PT ; /* 0x0000000e0b00620c */ /* 0x0c0fe40003f26070 */ /*4760*/ @P6 ISETP.LT.AND.EX P0, PT, R6.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0600620c */ /* 0x0c0fe40003f01300 */ /*4770*/ @P6 ISETP.GE.AND.EX P1, PT, R6.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0600620c */ /* 0x0c0fe40003f26310 */ /*4780*/ @P6 SEL R13, R11, R14, P0 ; /* 0x0000000e0b0d6207 */ /* 0x000fe40000000000 */ /*4790*/ @P6 SEL R10, R6, R15, P0 ; /* 0x0000000f060a6207 */ /* 0x000fc40000000000 */ /*47a0*/ @P6 SEL R0, R4, R9, !P1 ; /* 0x0000000904006207 */ /* 0x000fe40004800000 */ /*47b0*/ @P6 SEL R3, R7, R8, !P1 ; /* 0x0000000807036207 */ /* 0x000fe40004800000 */ /*47c0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*47d0*/ IMAD.MOV.U32 R7, RZ, RZ, R3 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0003 */ /*47e0*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*47f0*/ IMAD.MOV.U32 R11, RZ, RZ, R13 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e000d */ /*4800*/ IMAD.MOV.U32 R6, RZ, RZ, R10 ; /* 0x000000ffff067224 */ /* 0x000fe200078e000a */ /*4810*/ @!P4 BRA 0x4990 ; /* 0x000001700000c947 */ /* 0x000fea0003800000 */ /*4820*/ LDS.64 R8, [0x38] ; /* 0x00003800ff087984 */ /* 0x000e220000000a00 */ /*4830*/ BSSY B1, 0x4990 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4840*/ LDS.64 R14, [0x40] ; /* 0x00004000ff0e7984 */ /* 0x000e620000000a00 */ /*4850*/ ISETP.GE.AND P0, PT, R3, R8, PT ; /* 0x000000080300720c */ /* 0x001fe20003f06270 */ /*4860*/ IMAD.MOV.U32 R7, RZ, RZ, R8 ; /* 0x000000ffff077224 */ /* 0x000fc400078e0008 */ /*4870*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*4880*/ IMAD.MOV.U32 R11, RZ, RZ, R14 ; /* 0x000000ffff0b7224 */ /* 0x002fe400078e000e */ /*4890*/ IMAD.MOV.U32 R6, RZ, RZ, R15 ; /* 0x000000ffff067224 */ /* 0x000fcc00078e000f */ /*48a0*/ @!P0 BRA 0x4980 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*48b0*/ ISETP.GE.AND P4, PT, R8, R3, PT ; /* 0x000000030800720c */ /* 0x000fe20003f86270 */ /*48c0*/ IMAD.MOV.U32 R11, RZ, RZ, R13 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e000d */ /*48d0*/ IMAD.MOV.U32 R6, RZ, RZ, R10 ; /* 0x000000ffff067224 */ /* 0x000fe400078e000a */ /*48e0*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*48f0*/ IMAD.MOV.U32 R7, RZ, RZ, R3 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0003 */ /*4900*/ @P4 ISETP.LT.U32.AND P1, PT, R13.reuse, R14.reuse, PT ; /* 0x0000000e0d00420c */ /* 0x0c0fe40003f21070 */ /*4910*/ @P4 ISETP.GE.U32.AND P0, PT, R13.reuse, R14.reuse, PT ; /* 0x0000000e0d00420c */ /* 0x0c0fe40003f06070 */ /*4920*/ @P4 ISETP.LT.AND.EX P1, PT, R10.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0a00420c */ /* 0x0c0fe40003f21310 */ /*4930*/ @P4 ISETP.GE.AND.EX P0, PT, R10.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0a00420c */ /* 0x0c0fe40003f06300 */ /*4940*/ @P4 SEL R11, R13, R14, P1 ; /* 0x0000000e0d0b4207 */ /* 0x000fe40000800000 */ /*4950*/ @P4 SEL R6, R10, R15, P1 ; /* 0x0000000f0a064207 */ /* 0x000fc40000800000 */ /*4960*/ @P4 SEL R2, R0, R9, !P0 ; /* 0x0000000900024207 */ /* 0x000fe40004000000 */ /*4970*/ @P4 SEL R7, R3, R8, !P0 ; /* 0x0000000803074207 */ /* 0x000fe40004000000 */ /*4980*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4990*/ ISETP.GE.AND P4, PT, R5.reuse, 0xc1, PT ; /* 0x000000c10500780c */ /* 0x040fe20003f86270 */ /*49a0*/ IMAD.MOV.U32 R3, RZ, RZ, R7 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0007 */ /*49b0*/ ISETP.GE.AND P6, PT, R5, 0xe1, PT ; /* 0x000000e10500780c */ /* 0x000fe20003fc6270 */ /*49c0*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*49d0*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000b */ /*49e0*/ IMAD.MOV.U32 R8, RZ, RZ, R6 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0006 */ /*49f0*/ @!P5 BRA 0x4b70 ; /* 0x000001700000d947 */ /* 0x000fea0003800000 */ /*4a00*/ LDS.64 R4, [0x48] ; /* 0x00004800ff047984 */ /* 0x000e220000000a00 */ /*4a10*/ BSSY B1, 0x4b70 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4a20*/ LDS.64 R12, [0x50] ; /* 0x00005000ff0c7984 */ /* 0x008e620000000a00 */ /*4a30*/ ISETP.GE.AND P0, PT, R7, R4, PT ; /* 0x000000040700720c */ /* 0x001fe20003f06270 */ /*4a40*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x000fc400078e0004 */ /*4a50*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0005 */ /*4a60*/ IMAD.MOV.U32 R9, RZ, RZ, R12 ; /* 0x000000ffff097224 */ /* 0x002fe400078e000c */ /*4a70*/ IMAD.MOV.U32 R8, RZ, RZ, R13 ; /* 0x000000ffff087224 */ /* 0x000fcc00078e000d */ /*4a80*/ @!P0 BRA 0x4b60 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4a90*/ ISETP.GE.AND P5, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x000fe20003fa6270 */ /*4aa0*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000b */ /*4ab0*/ IMAD.MOV.U32 R8, RZ, RZ, R6 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0006 */ /*4ac0*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*4ad0*/ IMAD.MOV.U32 R3, RZ, RZ, R7 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0007 */ /*4ae0*/ @P5 ISETP.LT.U32.AND P0, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00520c */ /* 0x0c0fe40003f01070 */ /*4af0*/ @P5 ISETP.GE.U32.AND P1, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00520c */ /* 0x0c0fe40003f26070 */ /*4b00*/ @P5 ISETP.LT.AND.EX P0, PT, R6.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0600520c */ /* 0x0c0fe40003f01300 */ /*4b10*/ @P5 ISETP.GE.AND.EX P1, PT, R6.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0600520c */ /* 0x0c0fe40003f26310 */ /*4b20*/ @P5 SEL R9, R11, R12, P0 ; /* 0x0000000c0b095207 */ /* 0x000fe40000000000 */ /*4b30*/ @P5 SEL R8, R6, R13, P0 ; /* 0x0000000d06085207 */ /* 0x000fc40000000000 */ /*4b40*/ @P5 SEL R0, R2, R5, !P1 ; /* 0x0000000502005207 */ /* 0x000fe40004800000 */ /*4b50*/ @P5 SEL R3, R7, R4, !P1 ; /* 0x0000000407035207 */ /* 0x000fe40004800000 */ /*4b60*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4b70*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0003 */ /*4b80*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*4b90*/ IMAD.MOV.U32 R13, RZ, RZ, R9 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0009 */ /*4ba0*/ IMAD.MOV.U32 R10, RZ, RZ, R8 ; /* 0x000000ffff0a7224 */ /* 0x000fe200078e0008 */ /*4bb0*/ @!P3 BRA 0x4d30 ; /* 0x000001700000b947 */ /* 0x000fea0003800000 */ /*4bc0*/ LDS.64 R6, [0x58] ; /* 0x00005800ff067984 */ /* 0x000e220000000a00 */ /*4bd0*/ BSSY B1, 0x4d30 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4be0*/ LDS.64 R14, [0x60] ; /* 0x00006000ff0e7984 */ /* 0x000e620000000a00 */ /*4bf0*/ ISETP.GE.AND P0, PT, R3, R6, PT ; /* 0x000000060300720c */ /* 0x001fe20003f06270 */ /*4c00*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fc400078e0006 */ /*4c10*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*4c20*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e000e */ /*4c30*/ IMAD.MOV.U32 R10, RZ, RZ, R15 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e000f */ /*4c40*/ @!P0 BRA 0x4d20 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4c50*/ ISETP.GE.AND P3, PT, R6, R3, PT ; /* 0x000000030600720c */ /* 0x000fe20003f66270 */ /*4c60*/ IMAD.MOV.U32 R13, RZ, RZ, R9 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0009 */ /*4c70*/ IMAD.MOV.U32 R10, RZ, RZ, R8 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0008 */ /*4c80*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*4c90*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*4ca0*/ @P3 ISETP.LT.U32.AND P1, PT, R9.reuse, R14.reuse, PT ; /* 0x0000000e0900320c */ /* 0x0c0fe40003f21070 */ /*4cb0*/ @P3 ISETP.GE.U32.AND P0, PT, R9.reuse, R14.reuse, PT ; /* 0x0000000e0900320c */ /* 0x0c0fe40003f06070 */ /*4cc0*/ @P3 ISETP.LT.AND.EX P1, PT, R8.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0800320c */ /* 0x0c0fe40003f21310 */ /*4cd0*/ @P3 ISETP.GE.AND.EX P0, PT, R8.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0800320c */ /* 0x0c0fe40003f06300 */ /*4ce0*/ @P3 SEL R13, R9, R14, P1 ; /* 0x0000000e090d3207 */ /* 0x000fe40000800000 */ /*4cf0*/ @P3 SEL R10, R8, R15, P1 ; /* 0x0000000f080a3207 */ /* 0x000fc40000800000 */ /*4d00*/ @P3 SEL R2, R0, R7, !P0 ; /* 0x0000000700023207 */ /* 0x000fe40004000000 */ /*4d10*/ @P3 SEL R5, R3, R6, !P0 ; /* 0x0000000603053207 */ /* 0x000fe40004000000 */ /*4d20*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4d30*/ IMAD.MOV.U32 R7, RZ, RZ, R5 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0005 */ /*4d40*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0002 */ /*4d50*/ IMAD.MOV.U32 R11, RZ, RZ, R13 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e000d */ /*4d60*/ IMAD.MOV.U32 R6, RZ, RZ, R10 ; /* 0x000000ffff067224 */ /* 0x000fe200078e000a */ /*4d70*/ @!P4 BRA 0x4ef0 ; /* 0x000001700000c947 */ /* 0x000fea0003800000 */ /*4d80*/ LDS.64 R8, [0x68] ; /* 0x00006800ff087984 */ /* 0x000e220000000a00 */ /*4d90*/ BSSY B1, 0x4ef0 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4da0*/ LDS.64 R14, [0x70] ; /* 0x00007000ff0e7984 */ /* 0x000e620000000a00 */ /*4db0*/ ISETP.GE.AND P0, PT, R5, R8, PT ; /* 0x000000080500720c */ /* 0x001fe20003f06270 */ /*4dc0*/ IMAD.MOV.U32 R7, RZ, RZ, R8 ; /* 0x000000ffff077224 */ /* 0x000fc400078e0008 */ /*4dd0*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0009 */ /*4de0*/ IMAD.MOV.U32 R11, RZ, RZ, R14 ; /* 0x000000ffff0b7224 */ /* 0x002fe400078e000e */ /*4df0*/ IMAD.MOV.U32 R6, RZ, RZ, R15 ; /* 0x000000ffff067224 */ /* 0x000fcc00078e000f */ /*4e00*/ @!P0 BRA 0x4ee0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4e10*/ ISETP.GE.AND P3, PT, R8, R5, PT ; /* 0x000000050800720c */ /* 0x000fe20003f66270 */ /*4e20*/ IMAD.MOV.U32 R11, RZ, RZ, R13 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e000d */ /*4e30*/ IMAD.MOV.U32 R6, RZ, RZ, R10 ; /* 0x000000ffff067224 */ /* 0x000fe400078e000a */ /*4e40*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0002 */ /*4e50*/ IMAD.MOV.U32 R7, RZ, RZ, R5 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0005 */ /*4e60*/ @P3 ISETP.LT.U32.AND P1, PT, R13.reuse, R14.reuse, PT ; /* 0x0000000e0d00320c */ /* 0x0c0fe40003f21070 */ /*4e70*/ @P3 ISETP.GE.U32.AND P0, PT, R13.reuse, R14.reuse, PT ; /* 0x0000000e0d00320c */ /* 0x0c0fe40003f06070 */ /*4e80*/ @P3 ISETP.LT.AND.EX P1, PT, R10.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0a00320c */ /* 0x0c0fe40003f21310 */ /*4e90*/ @P3 ISETP.GE.AND.EX P0, PT, R10.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0a00320c */ /* 0x0c0fe40003f06300 */ /*4ea0*/ @P3 SEL R11, R13, R14, P1 ; /* 0x0000000e0d0b3207 */ /* 0x000fe40000800000 */ /*4eb0*/ @P3 SEL R6, R10, R15, P1 ; /* 0x0000000f0a063207 */ /* 0x000fc40000800000 */ /*4ec0*/ @P3 SEL R4, R2, R9, !P0 ; /* 0x0000000902043207 */ /* 0x000fe40004000000 */ /*4ed0*/ @P3 SEL R7, R5, R8, !P0 ; /* 0x0000000805073207 */ /* 0x000fe40004000000 */ /*4ee0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4ef0*/ IMAD.MOV.U32 R13, RZ, RZ, R11 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000b */ /*4f00*/ IMAD.MOV.U32 R0, RZ, RZ, R6 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0006 */ /*4f10*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*4f20*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0004 */ /*4f30*/ @!P6 BRA 0x6250 ; /* 0x000013100000e947 */ /* 0x000fea0003800000 */ /*4f40*/ LDS.64 R8, [0x78] ; /* 0x00007800ff087984 */ /* 0x000e280000000a00 */ /*4f50*/ LDS.64 R14, [0x80] ; /* 0x00008000ff0e7984 */ /* 0x000e620000000a00 */ /*4f60*/ ISETP.GE.AND P0, PT, R7, R8, PT ; /* 0x000000080700720c */ /* 0x001fe20003f06270 */ /*4f70*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0008 */ /*4f80*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0009 */ /*4f90*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e000e */ /*4fa0*/ IMAD.MOV.U32 R0, RZ, RZ, R15 ; /* 0x000000ffff007224 */ /* 0x000fcc00078e000f */ /*4fb0*/ @!P0 BRA 0x6250 ; /* 0x0000129000008947 */ /* 0x000fea0003800000 */ /*4fc0*/ ISETP.GE.AND P0, PT, R8, R7, PT ; /* 0x000000070800720c */ /* 0x000fe20003f06270 */ /*4fd0*/ IMAD.MOV.U32 R13, RZ, RZ, R11 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000b */ /*4fe0*/ IMAD.MOV.U32 R0, RZ, RZ, R6 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0006 */ /*4ff0*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*5000*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0004 */ /*5010*/ @!P0 BRA 0x6250 ; /* 0x0000123000008947 */ /* 0x000fea0003800000 */ /*5020*/ ISETP.LT.U32.AND P1, PT, R11.reuse, R14.reuse, PT ; /* 0x0000000e0b00720c */ /* 0x0c0fe40003f21070 */ /*5030*/ ISETP.GE.U32.AND P0, PT, R11.reuse, R14.reuse, PT ; /* 0x0000000e0b00720c */ /* 0x0c0fe40003f06070 */ /*5040*/ ISETP.LT.AND.EX P1, PT, R6.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0600720c */ /* 0x0c0fe40003f21310 */ /*5050*/ ISETP.GE.AND.EX P0, PT, R6.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0600720c */ /* 0x0c0fe40003f06300 */ /*5060*/ SEL R13, R11, R14, P1 ; /* 0x0000000e0b0d7207 */ /* 0x000fe40000800000 */ /*5070*/ SEL R0, R6, R15, P1 ; /* 0x0000000f06007207 */ /* 0x000fc40000800000 */ /*5080*/ SEL R3, R4, R9, !P0 ; /* 0x0000000904037207 */ /* 0x000fe40004000000 */ /*5090*/ SEL R2, R7, R8, !P0 ; /* 0x0000000807027207 */ /* 0x000fe20004000000 */ /*50a0*/ BRA 0x6250 ; /* 0x000011a000007947 */ /* 0x000fea0003800000 */ /*50b0*/ ISETP.GT.AND P0, PT, R7, 0x1e, PT ; /* 0x0000001e0700780c */ /* 0x001fe20003f04270 */ /*50c0*/ SHFL.DOWN PT, R5, R2, 0x1, 0x1f ; /* 0x08201f0002057f89 */ /* 0x02006200000e0000 */ /*50d0*/ BSSY B1, 0x5220 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*50e0*/ SHFL.DOWN PT, R8, R3, 0x1, 0x1f ; /* 0x08201f0003087f89 */ /* 0x0000a800000e0000 */ /*50f0*/ SHFL.DOWN PT, R10, R13, 0x1, 0x1f ; /* 0x08201f000d0a7f89 */ /* 0x0000e800000e0000 */ /*5100*/ SHFL.DOWN PT, R9, R0, 0x1, 0x1f ; /* 0x08201f0000097f89 */ /* 0x00012200000e0000 */ /*5110*/ @P0 BRA 0x5210 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*5120*/ ISETP.GE.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x002fda0003f06270 */ /*5130*/ @!P0 BRA 0x51d0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*5140*/ ISETP.GE.U32.AND P0, PT, R13, R10, PT ; /* 0x0000000a0d00720c */ /* 0x008fc80003f06070 */ /*5150*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*5160*/ ISETP.LT.OR P0, PT, R5, R2, !P0 ; /* 0x000000020500720c */ /* 0x000fda0004701670 */ /*5170*/ @P0 BRA 0x5210 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*5180*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e000a */ /*5190*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*51a0*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*51b0*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe200078e0008 */ /*51c0*/ BRA 0x5210 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*51d0*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e000a */ /*51e0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*51f0*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0005 */ /*5200*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe400078e0008 */ /*5210*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5220*/ ISETP.GT.AND P0, PT, R7, 0x1d, PT ; /* 0x0000001d0700780c */ /* 0x000fe20003f04270 */ /*5230*/ SHFL.DOWN PT, R5, R2, 0x2, 0x1f ; /* 0x08401f0002057f89 */ /* 0x00222200000e0000 */ /*5240*/ BSSY B1, 0x5390 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*5250*/ SHFL.DOWN PT, R8, R3, 0x2, 0x1f ; /* 0x08401f0003087f89 */ /* 0x0042a800000e0000 */ /*5260*/ SHFL.DOWN PT, R10, R13, 0x2, 0x1f ; /* 0x08401f000d0a7f89 */ /* 0x0082e800000e0000 */ /*5270*/ SHFL.DOWN PT, R9, R0, 0x2, 0x1f ; /* 0x08401f0000097f89 */ /* 0x01032200000e0000 */ /*5280*/ @P0 BRA 0x5380 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*5290*/ ISETP.GE.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x001fda0003f06270 */ /*52a0*/ @!P0 BRA 0x5340 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*52b0*/ ISETP.GE.U32.AND P0, PT, R13, R10, PT ; /* 0x0000000a0d00720c */ /* 0x008fc80003f06070 */ /*52c0*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*52d0*/ ISETP.LT.OR P0, PT, R5, R2, !P0 ; /* 0x000000020500720c */ /* 0x000fda0004701670 */ /*52e0*/ @P0 BRA 0x5380 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*52f0*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e000a */ /*5300*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*5310*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*5320*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe200078e0008 */ /*5330*/ BRA 0x5380 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*5340*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x00afe400078e000a */ /*5350*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*5360*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0005 */ /*5370*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe400078e0008 */ /*5380*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5390*/ ISETP.GT.AND P0, PT, R7, 0x1b, PT ; /* 0x0000001b0700780c */ /* 0x000fe20003f04270 */ /*53a0*/ SHFL.DOWN PT, R5, R2, 0x4, 0x1f ; /* 0x08801f0002057f89 */ /* 0x00106200000e0000 */ /*53b0*/ BSSY B1, 0x5500 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*53c0*/ SHFL.DOWN PT, R8, R3, 0x4, 0x1f ; /* 0x08801f0003087f89 */ /* 0x0040a800000e0000 */ /*53d0*/ SHFL.DOWN PT, R10, R13, 0x4, 0x1f ; /* 0x08801f000d0a7f89 */ /* 0x0080e800000e0000 */ /*53e0*/ SHFL.DOWN PT, R9, R0, 0x4, 0x1f ; /* 0x08801f0000097f89 */ /* 0x01012200000e0000 */ /*53f0*/ @P0 BRA 0x54f0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*5400*/ ISETP.GE.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x002fda0003f06270 */ /*5410*/ @!P0 BRA 0x54b0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*5420*/ ISETP.GE.U32.AND P0, PT, R13, R10, PT ; /* 0x0000000a0d00720c */ /* 0x008fc80003f06070 */ /*5430*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*5440*/ ISETP.LT.OR P0, PT, R5, R2, !P0 ; /* 0x000000020500720c */ /* 0x000fda0004701670 */ /*5450*/ @P0 BRA 0x54f0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*5460*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e000a */ /*5470*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*5480*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*5490*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe200078e0008 */ /*54a0*/ BRA 0x54f0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*54b0*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e000a */ /*54c0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*54d0*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0005 */ /*54e0*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe400078e0008 */ /*54f0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5500*/ ISETP.GT.AND P0, PT, R7, 0x17, PT ; /* 0x000000170700780c */ /* 0x000fe20003f04270 */ /*5510*/ SHFL.DOWN PT, R5, R2, 0x8, 0x1f ; /* 0x09001f0002057f89 */ /* 0x00222200000e0000 */ /*5520*/ BSSY B1, 0x5670 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*5530*/ SHFL.DOWN PT, R8, R3, 0x8, 0x1f ; /* 0x09001f0003087f89 */ /* 0x0042a800000e0000 */ /*5540*/ SHFL.DOWN PT, R10, R13, 0x8, 0x1f ; /* 0x09001f000d0a7f89 */ /* 0x0082e800000e0000 */ /*5550*/ SHFL.DOWN PT, R9, R0, 0x8, 0x1f ; /* 0x09001f0000097f89 */ /* 0x01032200000e0000 */ /*5560*/ @P0 BRA 0x5660 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*5570*/ ISETP.GE.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x001fda0003f06270 */ /*5580*/ @!P0 BRA 0x5620 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*5590*/ ISETP.GE.U32.AND P0, PT, R13, R10, PT ; /* 0x0000000a0d00720c */ /* 0x008fc80003f06070 */ /*55a0*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*55b0*/ ISETP.LT.OR P0, PT, R5, R2, !P0 ; /* 0x000000020500720c */ /* 0x000fda0004701670 */ /*55c0*/ @P0 BRA 0x5660 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*55d0*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e000a */ /*55e0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*55f0*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*5600*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe200078e0008 */ /*5610*/ BRA 0x5660 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*5620*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x00afe400078e000a */ /*5630*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*5640*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0005 */ /*5650*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe400078e0008 */ /*5660*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5670*/ ISETP.GT.AND P0, PT, R7, 0xf, PT ; /* 0x0000000f0700780c */ /* 0x000fe20003f04270 */ /*5680*/ SHFL.DOWN PT, R5, R2, 0x10, 0x1f ; /* 0x0a001f0002057f89 */ /* 0x00106200000e0000 */ /*5690*/ BSSY B1, 0x57e0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*56a0*/ SHFL.DOWN PT, R8, R3, 0x10, 0x1f ; /* 0x0a001f0003087f89 */ /* 0x0040a800000e0000 */ /*56b0*/ SHFL.DOWN PT, R10, R13, 0x10, 0x1f ; /* 0x0a001f000d0a7f89 */ /* 0x0080e800000e0000 */ /*56c0*/ SHFL.DOWN PT, R9, R0, 0x10, 0x1f ; /* 0x0a001f0000097f89 */ /* 0x01012200000e0000 */ /*56d0*/ @P0 BRA 0x57d0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*56e0*/ ISETP.GE.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x002fda0003f06270 */ /*56f0*/ @!P0 BRA 0x5790 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*5700*/ ISETP.GE.U32.AND P0, PT, R13, R10, PT ; /* 0x0000000a0d00720c */ /* 0x008fc80003f06070 */ /*5710*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*5720*/ ISETP.LT.OR P0, PT, R5, R2, !P0 ; /* 0x000000020500720c */ /* 0x000fda0004701670 */ /*5730*/ @P0 BRA 0x57d0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*5740*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e000a */ /*5750*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*5760*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*5770*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe200078e0008 */ /*5780*/ BRA 0x57d0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*5790*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e000a */ /*57a0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*57b0*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0005 */ /*57c0*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe400078e0008 */ /*57d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*57e0*/ ISETP.NE.AND P0, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f05270 */ /*57f0*/ ISETP.NE.AND P2, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fd60003f45270 */ /*5800*/ @!P0 IMAD.MOV.U32 R8, RZ, RZ, R13 ; /* 0x000000ffff088224 */ /* 0x004fe200078e000d */ /*5810*/ @!P0 STS.64 [R6.X16+0x8], R2 ; /* 0x0000080206008388 */ /* 0x0005e2000000ca00 */ /*5820*/ @!P0 IMAD.MOV.U32 R9, RZ, RZ, R0 ; /* 0x000000ffff098224 */ /* 0x010fca00078e0000 */ /*5830*/ @!P0 STS.64 [R6.X16+0x10], R8 ; /* 0x0000100806008388 */ /* 0x0005e8000000ca00 */ /*5840*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*5850*/ @P2 BRA 0x6250 ; /* 0x000009f000002947 */ /* 0x000fea0003800000 */ /*5860*/ LDS.64 R8, [0x18] ; /* 0x00001800ff087984 */ /* 0x004ea20000000a00 */ /*5870*/ BSSY B1, 0x59f0 ; /* 0x0000017000017945 */ /* 0x000fe60003800000 */ /*5880*/ LDS.64 R10, [0x20] ; /* 0x00002000ff0a7984 */ /* 0x008ee80000000a00 */ /*5890*/ LDS.64 R6, [0x28] ; /* 0x00002800ff067984 */ /* 0x000f280000000a00 */ /*58a0*/ LDS.64 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x002e620000000a00 */ /*58b0*/ ISETP.GE.AND P0, PT, R2, R8, PT ; /* 0x000000080200720c */ /* 0x004fe20003f06270 */ /*58c0*/ IMAD.MOV.U32 R28, RZ, RZ, R9 ; /* 0x000000ffff1c7224 */ /* 0x000fc400078e0009 */ /*58d0*/ IMAD.MOV.U32 R29, RZ, RZ, R8 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e0008 */ /*58e0*/ IMAD.MOV.U32 R27, RZ, RZ, R10 ; /* 0x000000ffff1b7224 */ /* 0x008fe400078e000a */ /*58f0*/ IMAD.MOV.U32 R26, RZ, RZ, R11 ; /* 0x000000ffff1a7224 */ /* 0x000fcc00078e000b */ /*5900*/ @!P0 BRA 0x59e0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5910*/ ISETP.GE.AND P3, PT, R8, R2, PT ; /* 0x000000020800720c */ /* 0x012fe20003f66270 */ /*5920*/ IMAD.MOV.U32 R27, RZ, RZ, R13 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e000d */ /*5930*/ IMAD.MOV.U32 R26, RZ, RZ, R0 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e0000 */ /*5940*/ IMAD.MOV.U32 R28, RZ, RZ, R3 ; /* 0x000000ffff1c7224 */ /* 0x000fe400078e0003 */ /*5950*/ IMAD.MOV.U32 R29, RZ, RZ, R2 ; /* 0x000000ffff1d7224 */ /* 0x000fcc00078e0002 */ /*5960*/ @P3 ISETP.LT.U32.AND P1, PT, R13.reuse, R10.reuse, PT ; /* 0x0000000a0d00320c */ /* 0x0c0fe40003f21070 */ /*5970*/ @P3 ISETP.GE.U32.AND P0, PT, R13.reuse, R10.reuse, PT ; /* 0x0000000a0d00320c */ /* 0x0c0fe40003f06070 */ /*5980*/ @P3 ISETP.LT.AND.EX P1, PT, R0.reuse, R11.reuse, PT, P1 ; /* 0x0000000b0000320c */ /* 0x0c0fe40003f21310 */ /*5990*/ @P3 ISETP.GE.AND.EX P0, PT, R0.reuse, R11.reuse, PT, P0 ; /* 0x0000000b0000320c */ /* 0x0c0fe40003f06300 */ /*59a0*/ @P3 SEL R27, R13, R10, P1 ; /* 0x0000000a0d1b3207 */ /* 0x000fe40000800000 */ /*59b0*/ @P3 SEL R26, R0, R11, P1 ; /* 0x0000000b001a3207 */ /* 0x000fc40000800000 */ /*59c0*/ @P3 SEL R28, R3, R9, !P0 ; /* 0x00000009031c3207 */ /* 0x000fe40004000000 */ /*59d0*/ @P3 SEL R29, R2, R8, !P0 ; /* 0x00000008021d3207 */ /* 0x000fe40004000000 */ /*59e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x012fea0003800000 */ /*59f0*/ LDS.64 R24, [0x38] ; /* 0x00003800ff187984 */ /* 0x000e620000000a00 */ /*5a00*/ ISETP.GE.AND P0, PT, R29, R6, PT ; /* 0x000000061d00720c */ /* 0x000fe20003f06270 */ /*5a10*/ BSSY B1, 0x5be0 ; /* 0x000001c000017945 */ /* 0x000fe20003800000 */ /*5a20*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x001fe200078e0007 */ /*5a30*/ LDS.64 R22, [0x40] ; /* 0x00004000ff167984 */ /* 0x000e220000000a00 */ /*5a40*/ IMAD.MOV.U32 R31, RZ, RZ, R6 ; /* 0x000000ffff1f7224 */ /* 0x000fe400078e0006 */ /*5a50*/ IMAD.MOV.U32 R33, RZ, RZ, R4 ; /* 0x000000ffff217224 */ /* 0x000fe200078e0004 */ /*5a60*/ LDS.64 R20, [0x48] ; /* 0x00004800ff147984 */ /* 0x000ea20000000a00 */ /*5a70*/ IMAD.MOV.U32 R30, RZ, RZ, R5 ; /* 0x000000ffff1e7224 */ /* 0x000fc600078e0005 */ /*5a80*/ LDS.64 R18, [0x50] ; /* 0x00005000ff127984 */ /* 0x000ee80000000a00 */ /*5a90*/ LDS.64 R16, [0x58] ; /* 0x00005800ff107984 */ /* 0x000f280000000a00 */ /*5aa0*/ LDS.64 R14, [0x60] ; /* 0x00006000ff0e7984 */ /* 0x000e280000000a00 */ /*5ab0*/ LDS.64 R12, [0x68] ; /* 0x00006800ff0c7984 */ /* 0x000e280000000a00 */ /*5ac0*/ LDS.64 R2, [0x70] ; /* 0x00007000ff027984 */ /* 0x000e280000000a00 */ /*5ad0*/ LDS.64 R8, [0x78] ; /* 0x00007800ff087984 */ /* 0x000e280000000a00 */ /*5ae0*/ LDS.64 R10, [0x80] ; /* 0x00008000ff0a7984 */ /* 0x000e220000000a00 */ /*5af0*/ @!P0 BRA 0x5bd0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5b00*/ ISETP.GE.AND P3, PT, R6, R29, PT ; /* 0x0000001d0600720c */ /* 0x000fe20003f66270 */ /*5b10*/ IMAD.MOV.U32 R33, RZ, RZ, R27 ; /* 0x000000ffff217224 */ /* 0x000fc400078e001b */ /*5b20*/ IMAD.MOV.U32 R30, RZ, RZ, R26 ; /* 0x000000ffff1e7224 */ /* 0x000fe400078e001a */ /*5b30*/ IMAD.MOV.U32 R0, RZ, RZ, R28 ; /* 0x000000ffff007224 */ /* 0x000fe400078e001c */ /*5b40*/ IMAD.MOV.U32 R31, RZ, RZ, R29 ; /* 0x000000ffff1f7224 */ /* 0x000fcc00078e001d */ /*5b50*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R4.reuse, PT ; /* 0x000000041b00320c */ /* 0x0c0fe40003f21070 */ /*5b60*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R4.reuse, PT ; /* 0x000000041b00320c */ /* 0x0c0fe40003f06070 */ /*5b70*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R5.reuse, PT, P1 ; /* 0x000000051a00320c */ /* 0x0c0fe40003f21310 */ /*5b80*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R5.reuse, PT, P0 ; /* 0x000000051a00320c */ /* 0x0c0fe40003f06300 */ /*5b90*/ @P3 SEL R33, R27, R4, P1 ; /* 0x000000041b213207 */ /* 0x000fe40000800000 */ /*5ba0*/ @P3 SEL R30, R26, R5, P1 ; /* 0x000000051a1e3207 */ /* 0x000fc40000800000 */ /*5bb0*/ @P3 SEL R0, R28, R7, !P0 ; /* 0x000000071c003207 */ /* 0x000fe40004000000 */ /*5bc0*/ @P3 SEL R31, R29, R6, !P0 ; /* 0x000000061d1f3207 */ /* 0x000fe40004000000 */ /*5bd0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5be0*/ ISETP.GE.AND P0, PT, R31, R24, PT ; /* 0x000000181f00720c */ /* 0x002fe20003f06270 */ /*5bf0*/ BSSY B1, 0x5d30 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5c00*/ IMAD.MOV.U32 R4, RZ, RZ, R25 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0019 */ /*5c10*/ IMAD.MOV.U32 R5, RZ, RZ, R24 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0018 */ /*5c20*/ IMAD.MOV.U32 R27, RZ, RZ, R22 ; /* 0x000000ffff1b7224 */ /* 0x001fe400078e0016 */ /*5c30*/ IMAD.MOV.U32 R26, RZ, RZ, R23 ; /* 0x000000ffff1a7224 */ /* 0x000fca00078e0017 */ /*5c40*/ @!P0 BRA 0x5d20 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5c50*/ ISETP.GE.AND P3, PT, R24, R31, PT ; /* 0x0000001f1800720c */ /* 0x000fe20003f66270 */ /*5c60*/ IMAD.MOV.U32 R27, RZ, RZ, R33 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0021 */ /*5c70*/ IMAD.MOV.U32 R26, RZ, RZ, R30 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e001e */ /*5c80*/ IMAD.MOV.U32 R4, RZ, RZ, R0 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0000 */ /*5c90*/ IMAD.MOV.U32 R5, RZ, RZ, R31 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e001f */ /*5ca0*/ @P3 ISETP.LT.U32.AND P1, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f21070 */ /*5cb0*/ @P3 ISETP.GE.U32.AND P0, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f06070 */ /*5cc0*/ @P3 ISETP.LT.AND.EX P1, PT, R30.reuse, R23.reuse, PT, P1 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f21310 */ /*5cd0*/ @P3 ISETP.GE.AND.EX P0, PT, R30.reuse, R23.reuse, PT, P0 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f06300 */ /*5ce0*/ @P3 SEL R27, R33, R22, P1 ; /* 0x00000016211b3207 */ /* 0x000fe40000800000 */ /*5cf0*/ @P3 SEL R26, R30, R23, P1 ; /* 0x000000171e1a3207 */ /* 0x000fc40000800000 */ /*5d00*/ @P3 SEL R4, R0, R25, !P0 ; /* 0x0000001900043207 */ /* 0x000fe40004000000 */ /*5d10*/ @P3 SEL R5, R31, R24, !P0 ; /* 0x000000181f053207 */ /* 0x000fe40004000000 */ /*5d20*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5d30*/ ISETP.GE.AND P0, PT, R5, R20, PT ; /* 0x000000140500720c */ /* 0x004fe20003f06270 */ /*5d40*/ BSSY B1, 0x5e80 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5d50*/ IMAD.MOV.U32 R0, RZ, RZ, R21 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0015 */ /*5d60*/ IMAD.MOV.U32 R7, RZ, RZ, R20 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0014 */ /*5d70*/ IMAD.MOV.U32 R23, RZ, RZ, R18 ; /* 0x000000ffff177224 */ /* 0x008fe400078e0012 */ /*5d80*/ IMAD.MOV.U32 R6, RZ, RZ, R19 ; /* 0x000000ffff067224 */ /* 0x000fca00078e0013 */ /*5d90*/ @!P0 BRA 0x5e70 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5da0*/ ISETP.GE.AND P3, PT, R20, R5, PT ; /* 0x000000051400720c */ /* 0x000fe20003f66270 */ /*5db0*/ IMAD.MOV.U32 R23, RZ, RZ, R27 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001b */ /*5dc0*/ IMAD.MOV.U32 R6, RZ, RZ, R26 ; /* 0x000000ffff067224 */ /* 0x000fe400078e001a */ /*5dd0*/ IMAD.MOV.U32 R0, RZ, RZ, R4 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0004 */ /*5de0*/ IMAD.MOV.U32 R7, RZ, RZ, R5 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0005 */ /*5df0*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f21070 */ /*5e00*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f06070 */ /*5e10*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R19.reuse, PT, P1 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f21310 */ /*5e20*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R19.reuse, PT, P0 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f06300 */ /*5e30*/ @P3 SEL R23, R27, R18, P1 ; /* 0x000000121b173207 */ /* 0x000fe40000800000 */ /*5e40*/ @P3 SEL R6, R26, R19, P1 ; /* 0x000000131a063207 */ /* 0x000fc40000800000 */ /*5e50*/ @P3 SEL R0, R4, R21, !P0 ; /* 0x0000001504003207 */ /* 0x000fe40004000000 */ /*5e60*/ @P3 SEL R7, R5, R20, !P0 ; /* 0x0000001405073207 */ /* 0x000fe40004000000 */ /*5e70*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5e80*/ ISETP.GE.AND P0, PT, R7, R16, PT ; /* 0x000000100700720c */ /* 0x010fe20003f06270 */ /*5e90*/ BSSY B1, 0x5fd0 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5ea0*/ IMAD.MOV.U32 R4, RZ, RZ, R17 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0011 */ /*5eb0*/ IMAD.MOV.U32 R5, RZ, RZ, R16 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0010 */ /*5ec0*/ IMAD.MOV.U32 R19, RZ, RZ, R14 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000e */ /*5ed0*/ IMAD.MOV.U32 R18, RZ, RZ, R15 ; /* 0x000000ffff127224 */ /* 0x000fca00078e000f */ /*5ee0*/ @!P0 BRA 0x5fc0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5ef0*/ ISETP.GE.AND P3, PT, R16, R7, PT ; /* 0x000000071000720c */ /* 0x000fe20003f66270 */ /*5f00*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0017 */ /*5f10*/ IMAD.MOV.U32 R18, RZ, RZ, R6 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0006 */ /*5f20*/ IMAD.MOV.U32 R4, RZ, RZ, R0 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0000 */ /*5f30*/ IMAD.MOV.U32 R5, RZ, RZ, R7 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0007 */ /*5f40*/ @P3 ISETP.LT.U32.AND P1, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f21070 */ /*5f50*/ @P3 ISETP.GE.U32.AND P0, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f06070 */ /*5f60*/ @P3 ISETP.LT.AND.EX P1, PT, R6.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0600320c */ /* 0x0c0fe40003f21310 */ /*5f70*/ @P3 ISETP.GE.AND.EX P0, PT, R6.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0600320c */ /* 0x0c0fe40003f06300 */ /*5f80*/ @P3 SEL R19, R23, R14, P1 ; /* 0x0000000e17133207 */ /* 0x000fe40000800000 */ /*5f90*/ @P3 SEL R18, R6, R15, P1 ; /* 0x0000000f06123207 */ /* 0x000fc40000800000 */ /*5fa0*/ @P3 SEL R4, R0, R17, !P0 ; /* 0x0000001100043207 */ /* 0x000fe40004000000 */ /*5fb0*/ @P3 SEL R5, R7, R16, !P0 ; /* 0x0000001007053207 */ /* 0x000fe40004000000 */ /*5fc0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5fd0*/ ISETP.GE.AND P0, PT, R5, R12, PT ; /* 0x0000000c0500720c */ /* 0x000fe20003f06270 */ /*5fe0*/ BSSY B1, 0x6120 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5ff0*/ IMAD.MOV.U32 R6, RZ, RZ, R13 ; /* 0x000000ffff067224 */ /* 0x000fe400078e000d */ /*6000*/ IMAD.MOV.U32 R7, RZ, RZ, R12 ; /* 0x000000ffff077224 */ /* 0x000fe400078e000c */ /*6010*/ IMAD.MOV.U32 R15, RZ, RZ, R2 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0002 */ /*6020*/ IMAD.MOV.U32 R14, RZ, RZ, R3 ; /* 0x000000ffff0e7224 */ /* 0x000fca00078e0003 */ /*6030*/ @!P0 BRA 0x6110 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*6040*/ ISETP.GE.AND P3, PT, R12, R5, PT ; /* 0x000000050c00720c */ /* 0x000fe20003f66270 */ /*6050*/ IMAD.MOV.U32 R15, RZ, RZ, R19 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0013 */ /*6060*/ IMAD.MOV.U32 R14, RZ, RZ, R18 ; /* 0x000000ffff0e7224 */ /* 0x000fe400078e0012 */ /*6070*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0004 */ /*6080*/ IMAD.MOV.U32 R7, RZ, RZ, R5 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0005 */ /*6090*/ @P3 ISETP.LT.U32.AND P1, PT, R19.reuse, R2.reuse, PT ; /* 0x000000021300320c */ /* 0x0c0fe40003f21070 */ /*60a0*/ @P3 ISETP.GE.U32.AND P0, PT, R19.reuse, R2.reuse, PT ; /* 0x000000021300320c */ /* 0x0c0fe40003f06070 */ /*60b0*/ @P3 ISETP.LT.AND.EX P1, PT, R18.reuse, R3.reuse, PT, P1 ; /* 0x000000031200320c */ /* 0x0c0fe40003f21310 */ /*60c0*/ @P3 ISETP.GE.AND.EX P0, PT, R18.reuse, R3.reuse, PT, P0 ; /* 0x000000031200320c */ /* 0x0c0fe40003f06300 */ /*60d0*/ @P3 SEL R15, R19, R2, P1 ; /* 0x00000002130f3207 */ /* 0x000fe40000800000 */ /*60e0*/ @P3 SEL R14, R18, R3, P1 ; /* 0x00000003120e3207 */ /* 0x000fc40000800000 */ /*60f0*/ @P3 SEL R6, R4, R13, !P0 ; /* 0x0000000d04063207 */ /* 0x000fe40004000000 */ /*6100*/ @P3 SEL R7, R5, R12, !P0 ; /* 0x0000000c05073207 */ /* 0x000fe40004000000 */ /*6110*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*6120*/ ISETP.GE.AND P0, PT, R7, R8, PT ; /* 0x000000080700720c */ /* 0x000fe20003f06270 */ /*6130*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000a */ /*6140*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000b */ /*6150*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0008 */ /*6160*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0009 */ /*6170*/ @!P0 BRA 0x6250 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*6180*/ ISETP.GE.AND P3, PT, R8, R7, PT ; /* 0x000000070800720c */ /* 0x000fe20003f66270 */ /*6190*/ IMAD.MOV.U32 R13, RZ, RZ, R15 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000f */ /*61a0*/ IMAD.MOV.U32 R0, RZ, RZ, R14 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000e */ /*61b0*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0006 */ /*61c0*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fcc00078e0007 */ /*61d0*/ @P3 ISETP.LT.U32.AND P1, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00320c */ /* 0x0c0fe40003f21070 */ /*61e0*/ @P3 ISETP.GE.U32.AND P0, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00320c */ /* 0x0c0fe40003f06070 */ /*61f0*/ @P3 ISETP.LT.AND.EX P1, PT, R14.reuse, R11.reuse, PT, P1 ; /* 0x0000000b0e00320c */ /* 0x0c0fe40003f21310 */ /*6200*/ @P3 ISETP.GE.AND.EX P0, PT, R14.reuse, R11.reuse, PT, P0 ; /* 0x0000000b0e00320c */ /* 0x0c0fe40003f06300 */ /*6210*/ @P3 SEL R13, R15, R10, P1 ; /* 0x0000000a0f0d3207 */ /* 0x000fe40000800000 */ /*6220*/ @P3 SEL R0, R14, R11, P1 ; /* 0x0000000b0e003207 */ /* 0x000fc40000800000 */ /*6230*/ @P3 SEL R3, R6, R9, !P0 ; /* 0x0000000906033207 */ /* 0x000fe40004000000 */ /*6240*/ @P3 SEL R2, R7, R8, !P0 ; /* 0x0000000807023207 */ /* 0x000fe40004000000 */ /*6250*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*6260*/ @P2 EXIT ; /* 0x000000000000294d */ /* 0x000fea0003800000 */ /*6270*/ S2R R5, SR_CTAID.X ; /* 0x0000000000057919 */ /* 0x002e620000002500 */ /*6280*/ IMAD.MOV.U32 R4, RZ, RZ, 0x10 ; /* 0x00000010ff047424 */ /* 0x000fe400078e00ff */ /*6290*/ IMAD.MOV.U32 R6, RZ, RZ, R13 ; /* 0x000000ffff067224 */ /* 0x005fe400078e000d */ /*62a0*/ IMAD.MOV.U32 R7, RZ, RZ, R0 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0000 */ /*62b0*/ IMAD.WIDE.U32 R4, R5, R4, c[0x0][0x170] ; /* 0x00005c0005047625 */ /* 0x002fca00078e0004 */ /*62c0*/ STG.E.64 [R4.64], R2 ; /* 0x0000000204007986 */ /* 0x000fe8000c101b0a */ /*62d0*/ STG.E.64 [R4.64+0x8], R6 ; /* 0x0000080604007986 */ /* 0x000fe2000c101b0a */ /*62e0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*62f0*/ BRA 0x62f0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*6300*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*6310*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*6320*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*6330*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*6340*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*6350*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*6360*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*6370*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_lNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_lSK_EEEvDpT0_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ ISETP.NE.U32.AND P0, PT, RZ, c[0x0][0x178], PT ; /* 0x00005e00ff007a0c */ /* 0x000fc80003f05070 */ /*0020*/ ISETP.NE.AND.EX P0, PT, RZ, c[0x0][0x17c], PT, P0 ; /* 0x00005f00ff007a0c */ /* 0x000fda0003f05300 */ /*0030*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*0040*/ IMAD.MOV.U32 R19, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff137624 */ /* 0x000fe200078e00ff */ /*0050*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0060*/ IMAD.MOV.U32 R20, RZ, RZ, c[0x0][0x17c] ; /* 0x00005f00ff147624 */ /* 0x000fe200078e00ff */ /*0070*/ BSSY B0, 0x5ea0 ; /* 0x00005e2000007945 */ /* 0x000fe40003800000 */ /*0080*/ ISETP.GE.U32.AND P0, PT, R19, 0x500, PT ; /* 0x000005001300780c */ /* 0x000fc80003f06070 */ /*0090*/ ISETP.GE.AND.EX P0, PT, R20, RZ, PT, P0 ; /* 0x000000ff1400720c */ /* 0x000fda0003f06300 */ /*00a0*/ @!P0 BRA 0x2c70 ; /* 0x00002bc000008947 */ /* 0x000fea0003800000 */ /*00b0*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */ /* 0x000e220000002100 */ /*00c0*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fc800078e00ff */ /*00d0*/ IMAD.WIDE R6, R2, R7, c[0x0][0x160] ; /* 0x0000580002067625 */ /* 0x001fca00078e0207 */ /*00e0*/ LDG.E R17, [R6.64+0x800] ; /* 0x0008000406117981 */ /* 0x000ea8000c1e1900 */ /*00f0*/ LDG.E R10, [R6.64] ; /* 0x00000004060a7981 */ /* 0x000ea8000c1e1900 */ /*0100*/ LDG.E R3, [R6.64+0x1000] ; /* 0x0010000406037981 */ /* 0x000ee8000c1e1900 */ /*0110*/ LDG.E R4, [R6.64+0x1004] ; /* 0x0010040406047981 */ /* 0x000168000c1e1900 */ /*0120*/ LDG.E R9, [R6.64+0x1800] ; /* 0x0018000406097981 */ /* 0x000168000c1e1900 */ /*0130*/ LDG.E R8, [R6.64+0x1804] ; /* 0x0018040406087981 */ /* 0x000168000c1e1900 */ /*0140*/ LDG.E R15, [R6.64+0x2000] ; /* 0x00200004060f7981 */ /* 0x000168000c1e1900 */ /*0150*/ LDG.E R12, [R6.64+0x2004] ; /* 0x00200404060c7981 */ /* 0x000162000c1e1900 */ /*0160*/ ISETP.GE.AND P0, PT, R10, R17, PT ; /* 0x000000110a00720c */ /* 0x004fda0003f06270 */ /*0170*/ @P0 LDG.E R11, [R6.64+0x4] ; /* 0x00000404060b0981 */ /* 0x000162000c1e1900 */ /*0180*/ IADD3 R16, P1, R2, c[0x0][0x168], RZ ; /* 0x00005a0002107a10 */ /* 0x000fe20007f3e0ff */ /*0190*/ @!P0 IMAD.MOV.U32 R10, RZ, RZ, R17 ; /* 0x000000ffff0a8224 */ /* 0x000fe200078e0011 */ /*01a0*/ SHF.R.S32.HI R5, RZ, 0x1f, R2 ; /* 0x0000001fff057819 */ /* 0x000fc80000011402 */ /*01b0*/ IADD3.X R18, R5, c[0x0][0x16c], RZ, P1, !PT ; /* 0x00005b0005127a10 */ /* 0x000fe40000ffe4ff */ /*01c0*/ ISETP.GE.AND P1, PT, R10, R3, PT ; /* 0x000000030a00720c */ /* 0x008fe20003f26270 */ /*01d0*/ @P0 IMAD.MOV.U32 R13, RZ, RZ, R16 ; /* 0x000000ffff0d0224 */ /* 0x000fe200078e0010 */ /*01e0*/ @!P0 LDG.E R11, [R6.64+0x804] ; /* 0x00080404060b8981 */ /* 0x000162000c1e1900 */ /*01f0*/ @!P0 IADD3 R13, P2, R16, 0x100, RZ ; /* 0x00000100100d8810 */ /* 0x000fe20007f5e0ff */ /*0200*/ BSSY B1, 0x350 ; /* 0x0000014000017945 */ /* 0x000fe20003800000 */ /*0210*/ @P0 IMAD.MOV.U32 R0, RZ, RZ, R18 ; /* 0x000000ffff000224 */ /* 0x000fc600078e0012 */ /*0220*/ @!P0 IMAD.X R0, RZ, RZ, R18, P2 ; /* 0x000000ffff008224 */ /* 0x000fca00010e0612 */ /*0230*/ @!P1 BRA 0x300 ; /* 0x000000c000009947 */ /* 0x000fea0003800000 */ /*0240*/ ISETP.GE.AND P0, PT, R3, R10, PT ; /* 0x0000000a0300720c */ /* 0x000fda0003f06270 */ /*0250*/ @!P0 BRA 0x340 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0260*/ IADD3 R14, P1, R16, 0x200, RZ ; /* 0x00000200100e7810 */ /* 0x000fc80007f3e0ff */ /*0270*/ ISETP.GE.U32.AND P0, PT, R13, R14, PT ; /* 0x0000000e0d00720c */ /* 0x000fe20003f06070 */ /*0280*/ IMAD.X R17, RZ, RZ, R18, P1 ; /* 0x000000ffff117224 */ /* 0x000fca00008e0612 */ /*0290*/ ISETP.GE.AND.EX P0, PT, R0, R17, PT, P0 ; /* 0x000000110000720c */ /* 0x000fda0003f06300 */ /*02a0*/ @!P0 BRA 0x340 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*02b0*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000e */ /*02c0*/ IMAD.MOV.U32 R0, RZ, RZ, R17 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0011 */ /*02d0*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*02e0*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x020fe200078e0004 */ /*02f0*/ BRA 0x340 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0300*/ IADD3 R13, P0, R16, 0x200, RZ ; /* 0x00000200100d7810 */ /* 0x000fe20007f1e0ff */ /*0310*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*0320*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x020fc400078e0004 */ /*0330*/ IMAD.X R0, RZ, RZ, R18, P0 ; /* 0x000000ffff007224 */ /* 0x000fc600000e0612 */ /*0340*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0350*/ ISETP.GE.AND P0, PT, R10, R9, PT ; /* 0x000000090a00720c */ /* 0x020fe20003f06270 */ /*0360*/ BSSY B1, 0x490 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*0370*/ @!P0 BRA 0x440 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*0380*/ ISETP.GE.AND P0, PT, R9, R10, PT ; /* 0x0000000a0900720c */ /* 0x000fda0003f06270 */ /*0390*/ @!P0 BRA 0x480 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*03a0*/ IADD3 R4, P1, R16, 0x300, RZ ; /* 0x0000030010047810 */ /* 0x000fc80007f3e0ff */ /*03b0*/ ISETP.GE.U32.AND P0, PT, R13, R4, PT ; /* 0x000000040d00720c */ /* 0x000fe20003f06070 */ /*03c0*/ IMAD.X R3, RZ, RZ, R18, P1 ; /* 0x000000ffff037224 */ /* 0x000fca00008e0612 */ /*03d0*/ ISETP.GE.AND.EX P0, PT, R0, R3, PT, P0 ; /* 0x000000030000720c */ /* 0x000fda0003f06300 */ /*03e0*/ @!P0 BRA 0x480 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*03f0*/ IMAD.MOV.U32 R13, RZ, RZ, R4 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0004 */ /*0400*/ IMAD.MOV.U32 R0, RZ, RZ, R3 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0003 */ /*0410*/ IMAD.MOV.U32 R10, RZ, RZ, R9 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0009 */ /*0420*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e0008 */ /*0430*/ BRA 0x480 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0440*/ IADD3 R13, P0, R16, 0x300, RZ ; /* 0x00000300100d7810 */ /* 0x000fe20007f1e0ff */ /*0450*/ IMAD.MOV.U32 R10, RZ, RZ, R9 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0009 */ /*0460*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x000fc400078e0008 */ /*0470*/ IMAD.X R0, RZ, RZ, R18, P0 ; /* 0x000000ffff007224 */ /* 0x000fc600000e0612 */ /*0480*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0490*/ ISETP.GE.AND P0, PT, R10, R15, PT ; /* 0x0000000f0a00720c */ /* 0x000fe20003f06270 */ /*04a0*/ BSSY B1, 0x5d0 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*04b0*/ @!P0 BRA 0x580 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*04c0*/ ISETP.GE.AND P0, PT, R15, R10, PT ; /* 0x0000000a0f00720c */ /* 0x000fda0003f06270 */ /*04d0*/ @!P0 BRA 0x5c0 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*04e0*/ IADD3 R4, P0, R16, 0x400, RZ ; /* 0x0000040010047810 */ /* 0x000fca0007f1e0ff */ /*04f0*/ IMAD.X R3, RZ, RZ, R18, P0 ; /* 0x000000ffff037224 */ /* 0x000fe200000e0612 */ /*0500*/ ISETP.GE.U32.AND P0, PT, R13, R4, PT ; /* 0x000000040d00720c */ /* 0x000fc80003f06070 */ /*0510*/ ISETP.GE.AND.EX P0, PT, R0, R3, PT, P0 ; /* 0x000000030000720c */ /* 0x000fda0003f06300 */ /*0520*/ @!P0 BRA 0x5c0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0530*/ IMAD.MOV.U32 R13, RZ, RZ, R4 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0004 */ /*0540*/ IMAD.MOV.U32 R0, RZ, RZ, R3 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0003 */ /*0550*/ IMAD.MOV.U32 R10, RZ, RZ, R15 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e000f */ /*0560*/ IMAD.MOV.U32 R11, RZ, RZ, R12 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e000c */ /*0570*/ BRA 0x5c0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0580*/ IADD3 R13, P0, R16, 0x400, RZ ; /* 0x00000400100d7810 */ /* 0x000fe20007f1e0ff */ /*0590*/ IMAD.MOV.U32 R10, RZ, RZ, R15 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e000f */ /*05a0*/ IMAD.MOV.U32 R11, RZ, RZ, R12 ; /* 0x000000ffff0b7224 */ /* 0x000fc400078e000c */ /*05b0*/ IMAD.X R0, RZ, RZ, R18, P0 ; /* 0x000000ffff007224 */ /* 0x000fc600000e0612 */ /*05c0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*05d0*/ ISETP.GE.U32.AND P0, PT, R19, 0xa00, PT ; /* 0x00000a001300780c */ /* 0x000fe20003f06070 */ /*05e0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x500 ; /* 0x00000500ff097424 */ /* 0x000fe400078e00ff */ /*05f0*/ IMAD.MOV.U32 R4, RZ, RZ, RZ ; /* 0x000000ffff047224 */ /* 0x000fe200078e00ff */ /*0600*/ ISETP.GE.AND.EX P0, PT, R20, RZ, PT, P0 ; /* 0x000000ff1400720c */ /* 0x000fda0003f06300 */ /*0610*/ @!P0 BRA 0xeb0 ; /* 0x0000089000008947 */ /* 0x000fea0003800000 */ /*0620*/ IMAD.MOV.U32 R9, RZ, RZ, 0x500 ; /* 0x00000500ff097424 */ /* 0x000fe400078e00ff */ /*0630*/ IMAD.MOV.U32 R4, RZ, RZ, RZ ; /* 0x000000ffff047224 */ /* 0x000fc600078e00ff */ /*0640*/ LEA R14, P0, R9, R6, 0x3 ; /* 0x00000006090e7211 */ /* 0x000fc800078018ff */ /*0650*/ LEA.HI.X R15, R9, R7, R4, 0x3, P0 ; /* 0x00000007090f7211 */ /* 0x000fca00000f1c04 */ /*0660*/ LDG.E R27, [R14.64] ; /* 0x000000040e1b7981 */ /* 0x000ea8000c1e1900 */ /*0670*/ LDG.E R18, [R14.64+0x4] ; /* 0x000004040e127981 */ /* 0x000368000c1e1900 */ /*0680*/ LDG.E R20, [R14.64+0x800] ; /* 0x000800040e147981 */ /* 0x000368000c1e1900 */ /*0690*/ LDG.E R19, [R14.64+0x804] ; /* 0x000804040e137981 */ /* 0x000368000c1e1900 */ /*06a0*/ LDG.E R22, [R14.64+0x1000] ; /* 0x001000040e167981 */ /* 0x000368000c1e1900 */ /*06b0*/ LDG.E R21, [R14.64+0x1004] ; /* 0x001004040e157981 */ /* 0x000368000c1e1900 */ /*06c0*/ LDG.E R24, [R14.64+0x1800] ; /* 0x001800040e187981 */ /* 0x000368000c1e1900 */ /*06d0*/ LDG.E R23, [R14.64+0x1804] ; /* 0x001804040e177981 */ /* 0x000368000c1e1900 */ /*06e0*/ LDG.E R26, [R14.64+0x2000] ; /* 0x002000040e1a7981 */ /* 0x000368000c1e1900 */ /*06f0*/ LDG.E R25, [R14.64+0x2004] ; /* 0x002004040e197981 */ /* 0x000362000c1e1900 */ /*0700*/ IADD3 R16, P1, P2, R2, c[0x0][0x168], R9 ; /* 0x00005a0002107a10 */ /* 0x000fe20007a3e009 */ /*0710*/ BSSY B1, 0x8c0 ; /* 0x000001a000017945 */ /* 0x000fe60003800000 */ /*0720*/ IADD3.X R17, R5, c[0x0][0x16c], R4, P1, P2 ; /* 0x00005b0005117a10 */ /* 0x000fc40000fe4404 */ /*0730*/ ISETP.GE.AND P0, PT, R10, R27, PT ; /* 0x0000001b0a00720c */ /* 0x004fda0003f06270 */ /*0740*/ @!P0 BRA 0x870 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0750*/ ISETP.GE.AND P0, PT, R27, R10, PT ; /* 0x0000000a1b00720c */ /* 0x002fe20003f06270 */ /*0760*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fe400078e000a */ /*0770*/ IMAD.MOV.U32 R8, RZ, RZ, R11 ; /* 0x000000ffff087224 */ /* 0x000fe400078e000b */ /*0780*/ IMAD.MOV.U32 R12, RZ, RZ, R13 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e000d */ /*0790*/ IMAD.MOV.U32 R14, RZ, RZ, R0 ; /* 0x000000ffff0e7224 */ /* 0x000fcc00078e0000 */ /*07a0*/ @!P0 BRA 0x8b0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*07b0*/ ISETP.GE.U32.AND P0, PT, R13, R16, PT ; /* 0x000000100d00720c */ /* 0x000fe20003f06070 */ /*07c0*/ IMAD.MOV.U32 R3, RZ, RZ, R27 ; /* 0x000000ffff037224 */ /* 0x000fe400078e001b */ /*07d0*/ IMAD.MOV.U32 R8, RZ, RZ, R18 ; /* 0x000000ffff087224 */ /* 0x020fe200078e0012 */ /*07e0*/ ISETP.GE.AND.EX P0, PT, R0, R17, PT, P0 ; /* 0x000000110000720c */ /* 0x000fe20003f06300 */ /*07f0*/ IMAD.MOV.U32 R12, RZ, RZ, R16 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e0010 */ /*0800*/ IMAD.MOV.U32 R14, RZ, RZ, R17 ; /* 0x000000ffff0e7224 */ /* 0x000fd400078e0011 */ /*0810*/ @P0 BRA 0x8b0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0820*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fe400078e000a */ /*0830*/ IMAD.MOV.U32 R8, RZ, RZ, R11 ; /* 0x000000ffff087224 */ /* 0x000fe400078e000b */ /*0840*/ IMAD.MOV.U32 R12, RZ, RZ, R13 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e000d */ /*0850*/ IMAD.MOV.U32 R14, RZ, RZ, R0 ; /* 0x000000ffff0e7224 */ /* 0x000fe200078e0000 */ /*0860*/ BRA 0x8b0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0870*/ IMAD.MOV.U32 R3, RZ, RZ, R27 ; /* 0x000000ffff037224 */ /* 0x002fe400078e001b */ /*0880*/ IMAD.MOV.U32 R8, RZ, RZ, R18 ; /* 0x000000ffff087224 */ /* 0x020fe400078e0012 */ /*0890*/ IMAD.MOV.U32 R12, RZ, RZ, R16 ; /* 0x000000ffff0c7224 */ /* 0x000fc400078e0010 */ /*08a0*/ IMAD.MOV.U32 R14, RZ, RZ, R17 ; /* 0x000000ffff0e7224 */ /* 0x000fe400078e0011 */ /*08b0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*08c0*/ ISETP.GE.AND P0, PT, R3, R20, PT ; /* 0x000000140300720c */ /* 0x020fe20003f06270 */ /*08d0*/ BSSY B1, 0xa00 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*08e0*/ @!P0 BRA 0x9b0 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*08f0*/ ISETP.GE.AND P0, PT, R20, R3, PT ; /* 0x000000031400720c */ /* 0x000fda0003f06270 */ /*0900*/ @!P0 BRA 0x9f0 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0910*/ IADD3 R11, P1, R16, 0x100, RZ ; /* 0x00000100100b7810 */ /* 0x000fc80007f3e0ff */ /*0920*/ ISETP.GE.U32.AND P0, PT, R12, R11, PT ; /* 0x0000000b0c00720c */ /* 0x000fe20003f06070 */ /*0930*/ IMAD.X R13, RZ, RZ, R17, P1 ; /* 0x000000ffff0d7224 */ /* 0x000fca00008e0611 */ /*0940*/ ISETP.GE.AND.EX P0, PT, R14, R13, PT, P0 ; /* 0x0000000d0e00720c */ /* 0x000fda0003f06300 */ /*0950*/ @!P0 BRA 0x9f0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0960*/ IMAD.MOV.U32 R3, RZ, RZ, R20 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0014 */ /*0970*/ IMAD.MOV.U32 R8, RZ, RZ, R19 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0013 */ /*0980*/ IMAD.MOV.U32 R12, RZ, RZ, R11 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e000b */ /*0990*/ IMAD.MOV.U32 R14, RZ, RZ, R13 ; /* 0x000000ffff0e7224 */ /* 0x000fe200078e000d */ /*09a0*/ BRA 0x9f0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*09b0*/ IADD3 R12, P0, R16, 0x100, RZ ; /* 0x00000100100c7810 */ /* 0x000fe20007f1e0ff */ /*09c0*/ IMAD.MOV.U32 R3, RZ, RZ, R20 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0014 */ /*09d0*/ IMAD.MOV.U32 R8, RZ, RZ, R19 ; /* 0x000000ffff087224 */ /* 0x000fc400078e0013 */ /*09e0*/ IMAD.X R14, RZ, RZ, R17, P0 ; /* 0x000000ffff0e7224 */ /* 0x000fc600000e0611 */ /*09f0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0a00*/ ISETP.GE.AND P0, PT, R3, R22, PT ; /* 0x000000160300720c */ /* 0x000fe20003f06270 */ /*0a10*/ BSSY B1, 0xb40 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*0a20*/ @!P0 BRA 0xaf0 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*0a30*/ ISETP.GE.AND P0, PT, R22, R3, PT ; /* 0x000000031600720c */ /* 0x000fda0003f06270 */ /*0a40*/ @!P0 BRA 0xb30 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0a50*/ IADD3 R11, P1, R16, 0x200, RZ ; /* 0x00000200100b7810 */ /* 0x000fc80007f3e0ff */ /*0a60*/ ISETP.GE.U32.AND P0, PT, R12, R11, PT ; /* 0x0000000b0c00720c */ /* 0x000fe20003f06070 */ /*0a70*/ IMAD.X R13, RZ, RZ, R17, P1 ; /* 0x000000ffff0d7224 */ /* 0x000fca00008e0611 */ /*0a80*/ ISETP.GE.AND.EX P0, PT, R14, R13, PT, P0 ; /* 0x0000000d0e00720c */ /* 0x000fda0003f06300 */ /*0a90*/ @!P0 BRA 0xb30 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0aa0*/ IMAD.MOV.U32 R3, RZ, RZ, R22 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0016 */ /*0ab0*/ IMAD.MOV.U32 R8, RZ, RZ, R21 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0015 */ /*0ac0*/ IMAD.MOV.U32 R12, RZ, RZ, R11 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e000b */ /*0ad0*/ IMAD.MOV.U32 R14, RZ, RZ, R13 ; /* 0x000000ffff0e7224 */ /* 0x000fe200078e000d */ /*0ae0*/ BRA 0xb30 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0af0*/ IADD3 R12, P0, R16, 0x200, RZ ; /* 0x00000200100c7810 */ /* 0x000fe20007f1e0ff */ /*0b00*/ IMAD.MOV.U32 R3, RZ, RZ, R22 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0016 */ /*0b10*/ IMAD.MOV.U32 R8, RZ, RZ, R21 ; /* 0x000000ffff087224 */ /* 0x000fc400078e0015 */ /*0b20*/ IMAD.X R14, RZ, RZ, R17, P0 ; /* 0x000000ffff0e7224 */ /* 0x000fc600000e0611 */ /*0b30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0b40*/ ISETP.GE.AND P0, PT, R3, R24, PT ; /* 0x000000180300720c */ /* 0x000fe20003f06270 */ /*0b50*/ BSSY B1, 0xc80 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*0b60*/ @!P0 BRA 0xc30 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*0b70*/ ISETP.GE.AND P0, PT, R24, R3, PT ; /* 0x000000031800720c */ /* 0x000fda0003f06270 */ /*0b80*/ @!P0 BRA 0xc70 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0b90*/ IADD3 R11, P1, R16, 0x300, RZ ; /* 0x00000300100b7810 */ /* 0x000fc80007f3e0ff */ /*0ba0*/ ISETP.GE.U32.AND P0, PT, R12, R11, PT ; /* 0x0000000b0c00720c */ /* 0x000fe20003f06070 */ /*0bb0*/ IMAD.X R13, RZ, RZ, R17, P1 ; /* 0x000000ffff0d7224 */ /* 0x000fca00008e0611 */ /*0bc0*/ ISETP.GE.AND.EX P0, PT, R14, R13, PT, P0 ; /* 0x0000000d0e00720c */ /* 0x000fda0003f06300 */ /*0bd0*/ @!P0 BRA 0xc70 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0be0*/ IMAD.MOV.U32 R3, RZ, RZ, R24 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0018 */ /*0bf0*/ IMAD.MOV.U32 R8, RZ, RZ, R23 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0017 */ /*0c00*/ IMAD.MOV.U32 R12, RZ, RZ, R11 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e000b */ /*0c10*/ IMAD.MOV.U32 R14, RZ, RZ, R13 ; /* 0x000000ffff0e7224 */ /* 0x000fe200078e000d */ /*0c20*/ BRA 0xc70 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0c30*/ IADD3 R12, P0, R16, 0x300, RZ ; /* 0x00000300100c7810 */ /* 0x000fe20007f1e0ff */ /*0c40*/ IMAD.MOV.U32 R3, RZ, RZ, R24 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0018 */ /*0c50*/ IMAD.MOV.U32 R8, RZ, RZ, R23 ; /* 0x000000ffff087224 */ /* 0x000fc400078e0017 */ /*0c60*/ IMAD.X R14, RZ, RZ, R17, P0 ; /* 0x000000ffff0e7224 */ /* 0x000fc600000e0611 */ /*0c70*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0c80*/ ISETP.GE.AND P0, PT, R3, R26, PT ; /* 0x0000001a0300720c */ /* 0x000fe20003f06270 */ /*0c90*/ BSSY B1, 0xe40 ; /* 0x000001a000017945 */ /* 0x000fd80003800000 */ /*0ca0*/ @!P0 BRA 0xdf0 ; /* 0x0000014000008947 */ /* 0x000fea0003800000 */ /*0cb0*/ ISETP.GE.AND P0, PT, R26, R3, PT ; /* 0x000000031a00720c */ /* 0x000fe20003f06270 */ /*0cc0*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000c */ /*0cd0*/ IMAD.MOV.U32 R0, RZ, RZ, R14 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000e */ /*0ce0*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*0cf0*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x000fcc00078e0008 */ /*0d00*/ @!P0 BRA 0xe30 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0d10*/ IADD3 R15, P0, R16, 0x400, RZ ; /* 0x00000400100f7810 */ /* 0x000fe20007f1e0ff */ /*0d20*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000c */ /*0d30*/ IMAD.MOV.U32 R0, RZ, RZ, R14 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000e */ /*0d40*/ IMAD.X R17, RZ, RZ, R17, P0 ; /* 0x000000ffff117224 */ /* 0x000fe200000e0611 */ /*0d50*/ ISETP.GE.U32.AND P0, PT, R12, R15, PT ; /* 0x0000000f0c00720c */ /* 0x000fe20003f06070 */ /*0d60*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*0d70*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e0008 */ /*0d80*/ ISETP.GE.AND.EX P0, PT, R14, R17, PT, P0 ; /* 0x000000110e00720c */ /* 0x000fda0003f06300 */ /*0d90*/ @!P0 BRA 0xe30 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0da0*/ IMAD.MOV.U32 R13, RZ, RZ, R15 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000f */ /*0db0*/ IMAD.MOV.U32 R0, RZ, RZ, R17 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0011 */ /*0dc0*/ IMAD.MOV.U32 R10, RZ, RZ, R26 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e001a */ /*0dd0*/ IMAD.MOV.U32 R11, RZ, RZ, R25 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e0019 */ /*0de0*/ BRA 0xe30 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0df0*/ IADD3 R13, P0, R16, 0x400, RZ ; /* 0x00000400100d7810 */ /* 0x000fe20007f1e0ff */ /*0e00*/ IMAD.MOV.U32 R10, RZ, RZ, R26 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e001a */ /*0e10*/ IMAD.MOV.U32 R11, RZ, RZ, R25 ; /* 0x000000ffff0b7224 */ /* 0x000fc400078e0019 */ /*0e20*/ IMAD.X R0, RZ, RZ, R17, P0 ; /* 0x000000ffff007224 */ /* 0x000fc600000e0611 */ /*0e30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0e40*/ IADD3 R3, P1, R9, 0xa00, RZ ; /* 0x00000a0009037810 */ /* 0x000fc80007f3e0ff */ /*0e50*/ ISETP.GT.U32.AND P0, PT, R3, c[0x0][0x178], PT ; /* 0x00005e0003007a0c */ /* 0x000fe20003f04070 */ /*0e60*/ IMAD.X R3, RZ, RZ, R4, P1 ; /* 0x000000ffff037224 */ /* 0x000fe200008e0604 */ /*0e70*/ IADD3 R9, P1, R9, 0x500, RZ ; /* 0x0000050009097810 */ /* 0x000fc80007f3e0ff */ /*0e80*/ ISETP.GT.AND.EX P0, PT, R3, c[0x0][0x17c], PT, P0 ; /* 0x00005f0003007a0c */ /* 0x000fe20003f04300 */ /*0e90*/ IMAD.X R4, RZ, RZ, R4, P1 ; /* 0x000000ffff047224 */ /* 0x000fd800008e0604 */ /*0ea0*/ @!P0 BRA 0x640 ; /* 0xfffff79000008947 */ /* 0x000fea000383ffff */ /*0eb0*/ ISETP.GE.U32.AND P0, PT, R9, c[0x0][0x178], PT ; /* 0x00005e0009007a0c */ /* 0x000fc80003f06070 */ /*0ec0*/ ISETP.GE.AND.EX P0, PT, R4, c[0x0][0x17c], PT, P0 ; /* 0x00005f0004007a0c */ /* 0x000fda0003f06300 */ /*0ed0*/ @P0 BRA 0x1a60 ; /* 0x00000b8000000947 */ /* 0x000fea0003800000 */ /*0ee0*/ IADD3 R3, -R9, c[0x0][0x178], RZ ; /* 0x00005e0009037a10 */ /* 0x000fe20007ffe1ff */ /*0ef0*/ BSSY B1, 0x1a60 ; /* 0x00000b6000017945 */ /* 0x000fe60003800000 */ /*0f00*/ ISETP.GE.AND P0, PT, R2, R3, PT ; /* 0x000000030200720c */ /* 0x000fda0003f06270 */ /*0f10*/ @P0 BRA 0x1a50 ; /* 0x00000b3000000947 */ /* 0x000fea0003800000 */ /*0f20*/ LOP3.LUT R6, RZ, R2, RZ, 0x33, !PT ; /* 0x00000002ff067212 */ /* 0x001fe200078e33ff */ /*0f30*/ BSSY B2, 0x1270 ; /* 0x0000033000027945 */ /* 0x000fe60003800000 */ /*0f40*/ IADD3 R16, -R9, c[0x0][0x178], R6 ; /* 0x00005e0009107a10 */ /* 0x000fc80007ffe106 */ /*0f50*/ LEA.HI R6, R16, 0x1, RZ, 0x18 ; /* 0x0000000110067811 */ /* 0x000fc800078fc0ff */ /*0f60*/ LOP3.LUT P0, R7, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306077812 */ /* 0x000fe2000780c0ff */ /*0f70*/ IMAD.MOV.U32 R6, RZ, RZ, R2 ; /* 0x000000ffff067224 */ /* 0x000fd800078e0002 */ /*0f80*/ @!P0 BRA 0x1260 ; /* 0x000002d000008947 */ /* 0x000fea0003800000 */ /*0f90*/ IADD3 R15, P0, R2.reuse, R9, RZ ; /* 0x00000009020f7210 */ /* 0x040fe40007f1e0ff */ /*0fa0*/ IADD3 R8, P2, P3, R2, c[0x0][0x168], R9 ; /* 0x00005a0002087a10 */ /* 0x000fe40007b5e009 */ /*0fb0*/ LEA R12, P1, R15, c[0x0][0x160], 0x3 ; /* 0x000058000f0c7a11 */ /* 0x000fe200078218ff */ /*0fc0*/ IMAD.X R6, R5.reuse, 0x1, R4.reuse, P0 ; /* 0x0000000105067824 */ /* 0x140fe200000e0604 */ /*0fd0*/ IADD3.X R5, R5, c[0x0][0x16c], R4, P2, P3 ; /* 0x00005b0005057a10 */ /* 0x000fe400017e6404 */ /*0fe0*/ IADD3 R12, P0, R12, 0x4, RZ ; /* 0x000000040c0c7810 */ /* 0x000fe40007f1e0ff */ /*0ff0*/ LEA.HI.X R15, R15, c[0x0][0x164], R6, 0x3, P1 ; /* 0x000059000f0f7a11 */ /* 0x000fe200008f1c06 */ /*1000*/ IMAD.MOV.U32 R6, RZ, RZ, R2 ; /* 0x000000ffff067224 */ /* 0x000fc800078e0002 */ /*1010*/ IMAD.X R15, RZ, RZ, R15, P0 ; /* 0x000000ffff0f7224 */ /* 0x000fe400000e060f */ /*1020*/ IMAD.MOV.U32 R14, RZ, RZ, R12 ; /* 0x000000ffff0e7224 */ /* 0x000fca00078e000c */ /*1030*/ LDG.E R19, [R14.64+-0x4] ; /* 0xfffffc040e137981 */ /* 0x000ea8000c1e1900 */ /*1040*/ LDG.E R17, [R14.64] ; /* 0x000000040e117981 */ /* 0x000ee2000c1e1900 */ /*1050*/ IADD3 R7, R7, -0x1, RZ ; /* 0xffffffff07077810 */ /* 0x000fe20007ffe0ff */ /*1060*/ BSSY B3, 0x1210 ; /* 0x000001a000037945 */ /* 0x000fe20003800000 */ /*1070*/ IMAD.MOV.U32 R18, RZ, RZ, R11 ; /* 0x000000ffff127224 */ /* 0x000fe200078e000b */ /*1080*/ IADD3 R12, P3, R14, 0x800, RZ ; /* 0x000008000e0c7810 */ /* 0x000fe20007f7e0ff */ /*1090*/ IMAD.MOV.U32 R22, RZ, RZ, R10 ; /* 0x000000ffff167224 */ /* 0x000fe200078e000a */ /*10a0*/ ISETP.NE.AND P2, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe20003f45270 */ /*10b0*/ IMAD.MOV.U32 R21, RZ, RZ, R13 ; /* 0x000000ffff157224 */ /* 0x000fc400078e000d */ /*10c0*/ IMAD.MOV.U32 R20, RZ, RZ, R0 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0000 */ /*10d0*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0008 */ /*10e0*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0005 */ /*10f0*/ ISETP.GE.AND P0, PT, R10, R19, PT ; /* 0x000000130a00720c */ /* 0x004fe20003f06270 */ /*1100*/ IMAD.MOV.U32 R10, RZ, RZ, R19 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0013 */ /*1110*/ IMAD.MOV.U32 R11, RZ, RZ, R17 ; /* 0x000000ffff0b7224 */ /* 0x008fd400078e0011 */ /*1120*/ @!P0 BRA 0x1200 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1130*/ ISETP.GE.AND P4, PT, R19, R22, PT ; /* 0x000000161300720c */ /* 0x000fe20003f86270 */ /*1140*/ IMAD.MOV.U32 R13, RZ, RZ, R21 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0015 */ /*1150*/ IMAD.MOV.U32 R0, RZ, RZ, R20 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0014 */ /*1160*/ IMAD.MOV.U32 R11, RZ, RZ, R18 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0012 */ /*1170*/ IMAD.MOV.U32 R10, RZ, RZ, R22 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e0016 */ /*1180*/ @P4 ISETP.LT.U32.AND P1, PT, R21.reuse, R8.reuse, PT ; /* 0x000000081500420c */ /* 0x0c0fe40003f21070 */ /*1190*/ @P4 ISETP.GE.U32.AND P0, PT, R21.reuse, R8.reuse, PT ; /* 0x000000081500420c */ /* 0x0c0fe40003f06070 */ /*11a0*/ @P4 ISETP.LT.AND.EX P1, PT, R20.reuse, R5.reuse, PT, P1 ; /* 0x000000051400420c */ /* 0x0c0fe40003f21310 */ /*11b0*/ @P4 ISETP.GE.AND.EX P0, PT, R20.reuse, R5.reuse, PT, P0 ; /* 0x000000051400420c */ /* 0x0c0fe40003f06300 */ /*11c0*/ @P4 SEL R13, R21, R8, P1 ; /* 0x00000008150d4207 */ /* 0x000fe40000800000 */ /*11d0*/ @P4 SEL R0, R20, R5, P1 ; /* 0x0000000514004207 */ /* 0x000fc40000800000 */ /*11e0*/ @P4 SEL R11, R18, R17, !P0 ; /* 0x00000011120b4207 */ /* 0x000fe40004000000 */ /*11f0*/ @P4 SEL R10, R22, R19, !P0 ; /* 0x00000013160a4207 */ /* 0x000fe40004000000 */ /*1200*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*1210*/ IADD3 R8, P0, R8, 0x100, RZ ; /* 0x0000010008087810 */ /* 0x000fe20007f1e0ff */ /*1220*/ IMAD.X R15, RZ, RZ, R15, P3 ; /* 0x000000ffff0f7224 */ /* 0x000fe200018e060f */ /*1230*/ IADD3 R6, R6, 0x100, RZ ; /* 0x0000010006067810 */ /* 0x000fc60007ffe0ff */ /*1240*/ IMAD.X R5, RZ, RZ, R5, P0 ; /* 0x000000ffff057224 */ /* 0x000fe200000e0605 */ /*1250*/ @P2 BRA 0x1020 ; /* 0xfffffdc000002947 */ /* 0x000fea000383ffff */ /*1260*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1270*/ ISETP.GE.U32.AND P0, PT, R16, 0x300, PT ; /* 0x000003001000780c */ /* 0x000fda0003f06070 */ /*1280*/ @!P0 BRA 0x1a50 ; /* 0x000007c000008947 */ /* 0x000fea0003800000 */ /*1290*/ IADD3 R19, P0, R9, c[0x0][0x168], RZ ; /* 0x00005a0009137a10 */ /* 0x000fe40007f1e0ff */ /*12a0*/ IADD3 R5, P4, R6.reuse, R9, RZ ; /* 0x0000000906057210 */ /* 0x040fe40007f9e0ff */ /*12b0*/ SHF.R.S32.HI R17, RZ, 0x1f, R6 ; /* 0x0000001fff117819 */ /* 0x000fe40000011406 */ /*12c0*/ IADD3 R14, R6.reuse, 0x100, RZ ; /* 0x00000100060e7810 */ /* 0x040fe40007ffe0ff */ /*12d0*/ IADD3 R15, R6.reuse, 0x300, RZ ; /* 0x00000300060f7810 */ /* 0x040fe40007ffe0ff */ /*12e0*/ IADD3 R16, R6, 0x200, RZ ; /* 0x0000020006107810 */ /* 0x000fc40007ffe0ff */ /*12f0*/ IADD3.X R20, R4, c[0x0][0x16c], RZ, P0, !PT ; /* 0x00005b0004147a10 */ /* 0x000fe200007fe4ff */ /*1300*/ IMAD.X R4, R17, 0x1, R4, P4 ; /* 0x0000000111047824 */ /* 0x000fe200020e0604 */ /*1310*/ IADD3 R12, P3, R6, R19.reuse, RZ ; /* 0x00000013060c7210 */ /* 0x080fe40007f7e0ff */ /*1320*/ IADD3 R7, P0, R14, R19.reuse, RZ ; /* 0x000000130e077210 */ /* 0x080fe40007f1e0ff */ /*1330*/ IADD3 R8, P1, R15, R19.reuse, RZ ; /* 0x000000130f087210 */ /* 0x080fe20007f3e0ff */ /*1340*/ IMAD.X R17, R17, 0x1, R20, P3 ; /* 0x0000000111117824 */ /* 0x000fe200018e0614 */ /*1350*/ IADD3 R9, P2, R16, R19, RZ ; /* 0x0000001310097210 */ /* 0x000fe40007f5e0ff */ /*1360*/ LEA R18, P5, R5, c[0x0][0x160], 0x3 ; /* 0x0000580005127a11 */ /* 0x000fc400078a18ff */ /*1370*/ LEA.HI.X.SX32 R14, R14, R20.reuse, 0x1, P0 ; /* 0x000000140e0e7211 */ /* 0x080fe400000f0eff */ /*1380*/ LEA.HI.X.SX32 R15, R15, R20.reuse, 0x1, P1 ; /* 0x000000140f0f7211 */ /* 0x080fe400008f0eff */ /*1390*/ LEA.HI.X.SX32 R16, R16, R20, 0x1, P2 ; /* 0x0000001410107211 */ /* 0x000fe400010f0eff */ /*13a0*/ LEA.HI.X R5, R5, c[0x0][0x164], R4, 0x3, P5 ; /* 0x0000590005057a11 */ /* 0x000fe400028f1c04 */ /*13b0*/ IMAD.MOV.U32 R4, RZ, RZ, R18 ; /* 0x000000ffff047224 */ /* 0x000fca00078e0012 */ /*13c0*/ LDG.E R23, [R4.64] ; /* 0x0000000404177981 */ /* 0x000ea8000c1e1900 */ /*13d0*/ LDG.E R22, [R4.64+0x4] ; /* 0x0000040404167981 */ /* 0x000ee8000c1e1900 */ /*13e0*/ LDG.E R24, [R4.64+0x800] ; /* 0x0008000404187981 */ /* 0x000168000c1e1900 */ /*13f0*/ LDG.E R25, [R4.64+0x804] ; /* 0x0008040404197981 */ /* 0x000168000c1e1900 */ /*1400*/ LDG.E R29, [R4.64+0x1000] ; /* 0x00100004041d7981 */ /* 0x000168000c1e1900 */ /*1410*/ LDG.E R27, [R4.64+0x1004] ; /* 0x00100404041b7981 */ /* 0x000168000c1e1900 */ /*1420*/ LDG.E R26, [R4.64+0x1800] ; /* 0x00180004041a7981 */ /* 0x000168000c1e1900 */ /*1430*/ LDG.E R31, [R4.64+0x1804] ; /* 0x00180404041f7981 */ /* 0x000162000c1e1900 */ /*1440*/ BSSY B2, 0x1590 ; /* 0x0000014000027945 */ /* 0x000fe20003800000 */ /*1450*/ IMAD.MOV.U32 R20, RZ, RZ, R12 ; /* 0x000000ffff147224 */ /* 0x000fc400078e000c */ /*1460*/ IMAD.MOV.U32 R21, RZ, RZ, R17 ; /* 0x000000ffff157224 */ /* 0x000fe200078e0011 */ /*1470*/ ISETP.GE.AND P0, PT, R10, R23, PT ; /* 0x000000170a00720c */ /* 0x004fe20003f06270 */ /*1480*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0017 */ /*1490*/ IMAD.MOV.U32 R18, RZ, RZ, R22 ; /* 0x000000ffff127224 */ /* 0x008fd400078e0016 */ /*14a0*/ @!P0 BRA 0x1580 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*14b0*/ ISETP.GE.AND P2, PT, R23, R10, PT ; /* 0x0000000a1700720c */ /* 0x001fe20003f46270 */ /*14c0*/ IMAD.MOV.U32 R18, RZ, RZ, R11 ; /* 0x000000ffff127224 */ /* 0x000fe400078e000b */ /*14d0*/ IMAD.MOV.U32 R19, RZ, RZ, R10 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000a */ /*14e0*/ IMAD.MOV.U32 R20, RZ, RZ, R13 ; /* 0x000000ffff147224 */ /* 0x000fe400078e000d */ /*14f0*/ IMAD.MOV.U32 R21, RZ, RZ, R0 ; /* 0x000000ffff157224 */ /* 0x000fcc00078e0000 */ /*1500*/ @P2 ISETP.GE.U32.AND P0, PT, R13.reuse, R12.reuse, PT ; /* 0x0000000c0d00220c */ /* 0x0c0fe40003f06070 */ /*1510*/ @P2 ISETP.LT.U32.AND P1, PT, R13, R12, PT ; /* 0x0000000c0d00220c */ /* 0x000fe40003f21070 */ /*1520*/ @P2 ISETP.GE.AND.EX P0, PT, R0.reuse, R17.reuse, PT, P0 ; /* 0x000000110000220c */ /* 0x0c0fe40003f06300 */ /*1530*/ @P2 ISETP.LT.AND.EX P1, PT, R0, R17, PT, P1 ; /* 0x000000110000220c */ /* 0x000fe40003f21310 */ /*1540*/ @P2 SEL R18, R11, R22, !P0 ; /* 0x000000160b122207 */ /* 0x000fe40004000000 */ /*1550*/ @P2 SEL R19, R10, R23, !P0 ; /* 0x000000170a132207 */ /* 0x000fc40004000000 */ /*1560*/ @P2 SEL R20, R13, R12, P1 ; /* 0x0000000c0d142207 */ /* 0x000fe40000800000 */ /*1570*/ @P2 SEL R21, R0, R17, P1 ; /* 0x0000001100152207 */ /* 0x000fe40000800000 */ /*1580*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x001fea0003800000 */ /*1590*/ ISETP.GE.AND P0, PT, R19, R24, PT ; /* 0x000000181300720c */ /* 0x020fe20003f06270 */ /*15a0*/ BSSY B2, 0x16e0 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*15b0*/ IMAD.MOV.U32 R22, RZ, RZ, R7 ; /* 0x000000ffff167224 */ /* 0x000fe400078e0007 */ /*15c0*/ IMAD.MOV.U32 R11, RZ, RZ, R14 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e000e */ /*15d0*/ IMAD.MOV.U32 R10, RZ, RZ, R24 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0018 */ /*15e0*/ IMAD.MOV.U32 R0, RZ, RZ, R25 ; /* 0x000000ffff007224 */ /* 0x000fca00078e0019 */ /*15f0*/ @!P0 BRA 0x16d0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1600*/ ISETP.GE.AND P2, PT, R24, R19, PT ; /* 0x000000131800720c */ /* 0x000fe20003f46270 */ /*1610*/ IMAD.MOV.U32 R0, RZ, RZ, R18 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0012 */ /*1620*/ IMAD.MOV.U32 R10, RZ, RZ, R19 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0013 */ /*1630*/ IMAD.MOV.U32 R22, RZ, RZ, R20 ; /* 0x000000ffff167224 */ /* 0x000fe400078e0014 */ /*1640*/ IMAD.MOV.U32 R11, RZ, RZ, R21 ; /* 0x000000ffff0b7224 */ /* 0x000fcc00078e0015 */ /*1650*/ @P2 ISETP.GE.U32.AND P0, PT, R20.reuse, R7.reuse, PT ; /* 0x000000071400220c */ /* 0x0c0fe40003f06070 */ /*1660*/ @P2 ISETP.LT.U32.AND P1, PT, R20, R7, PT ; /* 0x000000071400220c */ /* 0x000fe40003f21070 */ /*1670*/ @P2 ISETP.GE.AND.EX P0, PT, R21.reuse, R14.reuse, PT, P0 ; /* 0x0000000e1500220c */ /* 0x0c0fe40003f06300 */ /*1680*/ @P2 ISETP.LT.AND.EX P1, PT, R21, R14, PT, P1 ; /* 0x0000000e1500220c */ /* 0x000fe40003f21310 */ /*1690*/ @P2 SEL R0, R18, R25, !P0 ; /* 0x0000001912002207 */ /* 0x000fe40004000000 */ /*16a0*/ @P2 SEL R10, R19, R24, !P0 ; /* 0x00000018130a2207 */ /* 0x000fc40004000000 */ /*16b0*/ @P2 SEL R22, R20, R7, P1 ; /* 0x0000000714162207 */ /* 0x000fe40000800000 */ /*16c0*/ @P2 SEL R11, R21, R14, P1 ; /* 0x0000000e150b2207 */ /* 0x000fe40000800000 */ /*16d0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*16e0*/ ISETP.GE.AND P0, PT, R10, R29, PT ; /* 0x0000001d0a00720c */ /* 0x000fe20003f06270 */ /*16f0*/ BSSY B2, 0x1830 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*1700*/ IMAD.MOV.U32 R21, RZ, RZ, R9 ; /* 0x000000ffff157224 */ /* 0x000fe400078e0009 */ /*1710*/ IMAD.MOV.U32 R20, RZ, RZ, R16 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0010 */ /*1720*/ IMAD.MOV.U32 R19, RZ, RZ, R29 ; /* 0x000000ffff137224 */ /* 0x000fe400078e001d */ /*1730*/ IMAD.MOV.U32 R18, RZ, RZ, R27 ; /* 0x000000ffff127224 */ /* 0x000fca00078e001b */ /*1740*/ @!P0 BRA 0x1820 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1750*/ ISETP.GE.AND P2, PT, R29, R10, PT ; /* 0x0000000a1d00720c */ /* 0x000fe20003f46270 */ /*1760*/ IMAD.MOV.U32 R18, RZ, RZ, R0 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0000 */ /*1770*/ IMAD.MOV.U32 R19, RZ, RZ, R10 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000a */ /*1780*/ IMAD.MOV.U32 R21, RZ, RZ, R22 ; /* 0x000000ffff157224 */ /* 0x000fe400078e0016 */ /*1790*/ IMAD.MOV.U32 R20, RZ, RZ, R11 ; /* 0x000000ffff147224 */ /* 0x000fcc00078e000b */ /*17a0*/ @P2 ISETP.GE.U32.AND P0, PT, R22.reuse, R9.reuse, PT ; /* 0x000000091600220c */ /* 0x0c0fe40003f06070 */ /*17b0*/ @P2 ISETP.LT.U32.AND P1, PT, R22, R9, PT ; /* 0x000000091600220c */ /* 0x000fe40003f21070 */ /*17c0*/ @P2 ISETP.GE.AND.EX P0, PT, R11.reuse, R16.reuse, PT, P0 ; /* 0x000000100b00220c */ /* 0x0c0fe40003f06300 */ /*17d0*/ @P2 ISETP.LT.AND.EX P1, PT, R11, R16, PT, P1 ; /* 0x000000100b00220c */ /* 0x000fe40003f21310 */ /*17e0*/ @P2 SEL R18, R0, R27, !P0 ; /* 0x0000001b00122207 */ /* 0x000fe40004000000 */ /*17f0*/ @P2 SEL R19, R10, R29, !P0 ; /* 0x0000001d0a132207 */ /* 0x000fc40004000000 */ /*1800*/ @P2 SEL R21, R22, R9, P1 ; /* 0x0000000916152207 */ /* 0x000fe40000800000 */ /*1810*/ @P2 SEL R20, R11, R16, P1 ; /* 0x000000100b142207 */ /* 0x000fe40000800000 */ /*1820*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1830*/ ISETP.GE.AND P0, PT, R19, R26, PT ; /* 0x0000001a1300720c */ /* 0x000fe20003f06270 */ /*1840*/ BSSY B2, 0x1980 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*1850*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0008 */ /*1860*/ IMAD.MOV.U32 R0, RZ, RZ, R15 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000f */ /*1870*/ IMAD.MOV.U32 R10, RZ, RZ, R26 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e001a */ /*1880*/ IMAD.MOV.U32 R11, RZ, RZ, R31 ; /* 0x000000ffff0b7224 */ /* 0x000fca00078e001f */ /*1890*/ @!P0 BRA 0x1970 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*18a0*/ ISETP.GE.AND P2, PT, R26, R19, PT ; /* 0x000000131a00720c */ /* 0x000fe20003f46270 */ /*18b0*/ IMAD.MOV.U32 R13, RZ, RZ, R21 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0015 */ /*18c0*/ IMAD.MOV.U32 R0, RZ, RZ, R20 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0014 */ /*18d0*/ IMAD.MOV.U32 R11, RZ, RZ, R18 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0012 */ /*18e0*/ IMAD.MOV.U32 R10, RZ, RZ, R19 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e0013 */ /*18f0*/ @P2 ISETP.LT.U32.AND P1, PT, R21.reuse, R8.reuse, PT ; /* 0x000000081500220c */ /* 0x0c0fe40003f21070 */ /*1900*/ @P2 ISETP.GE.U32.AND P0, PT, R21.reuse, R8.reuse, PT ; /* 0x000000081500220c */ /* 0x0c0fe40003f06070 */ /*1910*/ @P2 ISETP.LT.AND.EX P1, PT, R20.reuse, R15.reuse, PT, P1 ; /* 0x0000000f1400220c */ /* 0x0c0fe40003f21310 */ /*1920*/ @P2 ISETP.GE.AND.EX P0, PT, R20.reuse, R15.reuse, PT, P0 ; /* 0x0000000f1400220c */ /* 0x0c0fe40003f06300 */ /*1930*/ @P2 SEL R13, R21, R8, P1 ; /* 0x00000008150d2207 */ /* 0x000fe40000800000 */ /*1940*/ @P2 SEL R0, R20, R15, P1 ; /* 0x0000000f14002207 */ /* 0x000fc40000800000 */ /*1950*/ @P2 SEL R11, R18, R31, !P0 ; /* 0x0000001f120b2207 */ /* 0x000fe40004000000 */ /*1960*/ @P2 SEL R10, R19, R26, !P0 ; /* 0x0000001a130a2207 */ /* 0x000fe40004000000 */ /*1970*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1980*/ IADD3 R6, R6, 0x400, RZ ; /* 0x0000040006067810 */ /* 0x000fe40007ffe0ff */ /*1990*/ IADD3 R7, P2, R7, 0x400, RZ ; /* 0x0000040007077810 */ /* 0x000fe40007f5e0ff */ /*19a0*/ ISETP.GE.AND P0, PT, R6, R3, PT ; /* 0x000000030600720c */ /* 0x000fe40003f06270 */ /*19b0*/ IADD3 R8, P3, R8, 0x400, RZ ; /* 0x0000040008087810 */ /* 0x000fe20007f7e0ff */ /*19c0*/ IMAD.X R14, RZ, RZ, R14, P2 ; /* 0x000000ffff0e7224 */ /* 0x000fe200010e060e */ /*19d0*/ IADD3 R9, P4, R9, 0x400, RZ ; /* 0x0000040009097810 */ /* 0x000fc40007f9e0ff */ /*19e0*/ IADD3 R18, P1, R4, 0x2000, RZ ; /* 0x0000200004127810 */ /* 0x000fe20007f3e0ff */ /*19f0*/ IMAD.X R15, RZ, RZ, R15, P3 ; /* 0x000000ffff0f7224 */ /* 0x000fe200018e060f */ /*1a00*/ IADD3 R12, P5, R12, 0x400, RZ ; /* 0x000004000c0c7810 */ /* 0x000fe20007fbe0ff */ /*1a10*/ IMAD.X R16, RZ, RZ, R16, P4 ; /* 0x000000ffff107224 */ /* 0x000fe400020e0610 */ /*1a20*/ IMAD.X R5, RZ, RZ, R5, P1 ; /* 0x000000ffff057224 */ /* 0x000fe400008e0605 */ /*1a30*/ IMAD.X R17, RZ, RZ, R17, P5 ; /* 0x000000ffff117224 */ /* 0x000fe200028e0611 */ /*1a40*/ @!P0 BRA 0x13b0 ; /* 0xfffff96000008947 */ /* 0x000fea000383ffff */ /*1a50*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1a60*/ S2R R7, SR_LANEID ; /* 0x0000000000077919 */ /* 0x001e220000000000 */ /*1a70*/ BSSY B1, 0x1be0 ; /* 0x0000016000017945 */ /* 0x000fe60003800000 */ /*1a80*/ SHFL.DOWN PT, R3, R10, 0x1, 0x1f ; /* 0x08201f000a037f89 */ /* 0x0002a800000e0000 */ /*1a90*/ SHFL.DOWN PT, R4, R11, 0x1, 0x1f ; /* 0x08201f000b047f89 */ /* 0x0002e800000e0000 */ /*1aa0*/ SHFL.DOWN PT, R6, R13, 0x1, 0x1f ; /* 0x08201f000d067f89 */ /* 0x00032800000e0000 */ /*1ab0*/ SHFL.DOWN PT, R5, R0, 0x1, 0x1f ; /* 0x08201f0000057f89 */ /* 0x00026200000e0000 */ /*1ac0*/ ISETP.GT.AND P0, PT, R7, 0x1e, PT ; /* 0x0000001e0700780c */ /* 0x001fda0003f04270 */ /*1ad0*/ @P0 BRA 0x1bd0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1ae0*/ ISETP.GE.AND P0, PT, R10, R3, PT ; /* 0x000000030a00720c */ /* 0x01cfda0003f06270 */ /*1af0*/ @!P0 BRA 0x1b90 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1b00*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x000fc80003f06070 */ /*1b10*/ ISETP.GE.AND.EX P0, PT, R0, R5, PT, P0 ; /* 0x000000050000720c */ /* 0x002fc80003f06300 */ /*1b20*/ ISETP.LT.OR P0, PT, R3, R10, !P0 ; /* 0x0000000a0300720c */ /* 0x000fda0004701670 */ /*1b30*/ @P0 BRA 0x1bd0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1b40*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0006 */ /*1b50*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0005 */ /*1b60*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*1b70*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e0004 */ /*1b80*/ BRA 0x1bd0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1b90*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e0006 */ /*1ba0*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0005 */ /*1bb0*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0003 */ /*1bc0*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0004 */ /*1bd0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x01cfea0003800000 */ /*1be0*/ ISETP.GT.AND P0, PT, R7, 0x1d, PT ; /* 0x0000001d0700780c */ /* 0x000fe20003f04270 */ /*1bf0*/ SHFL.DOWN PT, R3, R10, 0x2, 0x1f ; /* 0x08401f000a037f89 */ /* 0x0000a200000e0000 */ /*1c00*/ BSSY B1, 0x1d50 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*1c10*/ SHFL.DOWN PT, R4, R11, 0x2, 0x1f ; /* 0x08401f000b047f89 */ /* 0x0000e800000e0000 */ /*1c20*/ SHFL.DOWN PT, R6, R13, 0x2, 0x1f ; /* 0x08401f000d067f89 */ /* 0x00012800000e0000 */ /*1c30*/ SHFL.DOWN PT, R5, R0, 0x2, 0x1f ; /* 0x08401f0000057f89 */ /* 0x00206200000e0000 */ /*1c40*/ @P0 BRA 0x1d40 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1c50*/ ISETP.GE.AND P0, PT, R10, R3, PT ; /* 0x000000030a00720c */ /* 0x004fda0003f06270 */ /*1c60*/ @!P0 BRA 0x1d00 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1c70*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x010fc80003f06070 */ /*1c80*/ ISETP.GE.AND.EX P0, PT, R0, R5, PT, P0 ; /* 0x000000050000720c */ /* 0x002fc80003f06300 */ /*1c90*/ ISETP.LT.OR P0, PT, R3, R10, !P0 ; /* 0x0000000a0300720c */ /* 0x000fda0004701670 */ /*1ca0*/ @P0 BRA 0x1d40 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1cb0*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e0006 */ /*1cc0*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0005 */ /*1cd0*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*1ce0*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x008fe200078e0004 */ /*1cf0*/ BRA 0x1d40 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1d00*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x011fe400078e0006 */ /*1d10*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x002fe400078e0005 */ /*1d20*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0003 */ /*1d30*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x008fe400078e0004 */ /*1d40*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1d50*/ ISETP.GT.AND P0, PT, R7, 0x1b, PT ; /* 0x0000001b0700780c */ /* 0x000fe20003f04270 */ /*1d60*/ SHFL.DOWN PT, R3, R10, 0x4, 0x1f ; /* 0x08801f000a037f89 */ /* 0x00442200000e0000 */ /*1d70*/ BSSY B1, 0x1ec0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*1d80*/ SHFL.DOWN PT, R4, R11, 0x4, 0x1f ; /* 0x08801f000b047f89 */ /* 0x0084e800000e0000 */ /*1d90*/ SHFL.DOWN PT, R6, R13, 0x4, 0x1f ; /* 0x08801f000d067f89 */ /* 0x01052800000e0000 */ /*1da0*/ SHFL.DOWN PT, R5, R0, 0x4, 0x1f ; /* 0x08801f0000057f89 */ /* 0x00246200000e0000 */ /*1db0*/ @P0 BRA 0x1eb0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1dc0*/ ISETP.GE.AND P0, PT, R10, R3, PT ; /* 0x000000030a00720c */ /* 0x001fda0003f06270 */ /*1dd0*/ @!P0 BRA 0x1e70 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1de0*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x010fc80003f06070 */ /*1df0*/ ISETP.GE.AND.EX P0, PT, R0, R5, PT, P0 ; /* 0x000000050000720c */ /* 0x002fc80003f06300 */ /*1e00*/ ISETP.LT.OR P0, PT, R3, R10, !P0 ; /* 0x0000000a0300720c */ /* 0x000fda0004701670 */ /*1e10*/ @P0 BRA 0x1eb0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1e20*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x004fe400078e0006 */ /*1e30*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0005 */ /*1e40*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*1e50*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x008fe200078e0004 */ /*1e60*/ BRA 0x1eb0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1e70*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x014fe400078e0006 */ /*1e80*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x002fe400078e0005 */ /*1e90*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0003 */ /*1ea0*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x008fe400078e0004 */ /*1eb0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1ec0*/ ISETP.GT.AND P0, PT, R7, 0x17, PT ; /* 0x000000170700780c */ /* 0x000fe20003f04270 */ /*1ed0*/ SHFL.DOWN PT, R3, R10, 0x8, 0x1f ; /* 0x09001f000a037f89 */ /* 0x0010a200000e0000 */ /*1ee0*/ BSSY B1, 0x2030 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*1ef0*/ SHFL.DOWN PT, R4, R11, 0x8, 0x1f ; /* 0x09001f000b047f89 */ /* 0x0080e800000e0000 */ /*1f00*/ SHFL.DOWN PT, R6, R13, 0x8, 0x1f ; /* 0x09001f000d067f89 */ /* 0x01012800000e0000 */ /*1f10*/ SHFL.DOWN PT, R5, R0, 0x8, 0x1f ; /* 0x09001f0000057f89 */ /* 0x00206200000e0000 */ /*1f20*/ @P0 BRA 0x2020 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1f30*/ ISETP.GE.AND P0, PT, R10, R3, PT ; /* 0x000000030a00720c */ /* 0x004fda0003f06270 */ /*1f40*/ @!P0 BRA 0x1fe0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1f50*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x010fc80003f06070 */ /*1f60*/ ISETP.GE.AND.EX P0, PT, R0, R5, PT, P0 ; /* 0x000000050000720c */ /* 0x002fc80003f06300 */ /*1f70*/ ISETP.LT.OR P0, PT, R3, R10, !P0 ; /* 0x0000000a0300720c */ /* 0x000fda0004701670 */ /*1f80*/ @P0 BRA 0x2020 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1f90*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e0006 */ /*1fa0*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0005 */ /*1fb0*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*1fc0*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x008fe200078e0004 */ /*1fd0*/ BRA 0x2020 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1fe0*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x011fe400078e0006 */ /*1ff0*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x002fe400078e0005 */ /*2000*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0003 */ /*2010*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x008fe400078e0004 */ /*2020*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2030*/ ISETP.GT.AND P0, PT, R7, 0xf, PT ; /* 0x0000000f0700780c */ /* 0x000fe20003f04270 */ /*2040*/ SHFL.DOWN PT, R3, R10, 0x10, 0x1f ; /* 0x0a001f000a037f89 */ /* 0x00442200000e0000 */ /*2050*/ BSSY B1, 0x21a0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*2060*/ SHFL.DOWN PT, R4, R11, 0x10, 0x1f ; /* 0x0a001f000b047f89 */ /* 0x0084e800000e0000 */ /*2070*/ SHFL.DOWN PT, R6, R13, 0x10, 0x1f ; /* 0x0a001f000d067f89 */ /* 0x01052800000e0000 */ /*2080*/ SHFL.DOWN PT, R5, R0, 0x10, 0x1f ; /* 0x0a001f0000057f89 */ /* 0x00246200000e0000 */ /*2090*/ @P0 BRA 0x2190 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*20a0*/ ISETP.GE.AND P0, PT, R10, R3, PT ; /* 0x000000030a00720c */ /* 0x001fda0003f06270 */ /*20b0*/ @!P0 BRA 0x2150 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*20c0*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x010fc80003f06070 */ /*20d0*/ ISETP.GE.AND.EX P0, PT, R0, R5, PT, P0 ; /* 0x000000050000720c */ /* 0x002fc80003f06300 */ /*20e0*/ ISETP.LT.OR P0, PT, R3, R10, !P0 ; /* 0x0000000a0300720c */ /* 0x000fda0004701670 */ /*20f0*/ @P0 BRA 0x2190 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*2100*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x004fe400078e0006 */ /*2110*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0005 */ /*2120*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*2130*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x008fe200078e0004 */ /*2140*/ BRA 0x2190 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*2150*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x014fe400078e0006 */ /*2160*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x002fe400078e0005 */ /*2170*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0003 */ /*2180*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x008fe400078e0004 */ /*2190*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*21a0*/ ISETP.NE.AND P0, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f05270 */ /*21b0*/ ISETP.NE.AND P2, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fd60003f45270 */ /*21c0*/ @!P0 SHF.R.S32.HI R3, RZ, 0x1f, R2 ; /* 0x0000001fff038819 */ /* 0x001fe20000011402 */ /*21d0*/ @!P0 IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff048224 */ /* 0x008fe400078e000d */ /*21e0*/ @!P0 IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff058224 */ /* 0x002fe200078e0000 */ /*21f0*/ @!P0 LEA.HI R3, R3, R2, RZ, 0x5 ; /* 0x0000000203038211 */ /* 0x000fc800078f28ff */ /*2200*/ @!P0 SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff038819 */ /* 0x000fca0000011403 */ /*2210*/ @!P0 IMAD.SHL.U32 R3, R3, 0x10, RZ ; /* 0x0000001003038824 */ /* 0x000fca00078e00ff */ /*2220*/ @!P0 STS.64 [R3+0x10], R4 ; /* 0x0000100403008388 */ /* 0x0001e80000000a00 */ /*2230*/ @!P0 STS.64 [R3+0x8], R10 ; /* 0x0000080a03008388 */ /* 0x0001e80000000a00 */ /*2240*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2250*/ @P2 BRA 0x5e90 ; /* 0x00003c3000002947 */ /* 0x000fea0003800000 */ /*2260*/ LDS.64 R6, [0x18] ; /* 0x00001800ff067984 */ /* 0x010e620000000a00 */ /*2270*/ BSSY B1, 0x23f0 ; /* 0x0000017000017945 */ /* 0x000fe60003800000 */ /*2280*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ee80000000a00 */ /*2290*/ LDS.64 R4, [0x28] ; /* 0x00002800ff047984 */ /* 0x001e280000000a00 */ /*22a0*/ LDS.64 R2, [0x30] ; /* 0x00003000ff027984 */ /* 0x000f220000000a00 */ /*22b0*/ ISETP.GE.AND P0, PT, R10, R6, PT ; /* 0x000000060a00720c */ /* 0x002fe20003f06270 */ /*22c0*/ IMAD.MOV.U32 R28, RZ, RZ, R7 ; /* 0x000000ffff1c7224 */ /* 0x000fc400078e0007 */ /*22d0*/ IMAD.MOV.U32 R29, RZ, RZ, R6 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e0006 */ /*22e0*/ IMAD.MOV.U32 R27, RZ, RZ, R8 ; /* 0x000000ffff1b7224 */ /* 0x008fe400078e0008 */ /*22f0*/ IMAD.MOV.U32 R26, RZ, RZ, R9 ; /* 0x000000ffff1a7224 */ /* 0x000fcc00078e0009 */ /*2300*/ @!P0 BRA 0x23e0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2310*/ ISETP.GE.AND P3, PT, R6, R10, PT ; /* 0x0000000a0600720c */ /* 0x011fe20003f66270 */ /*2320*/ IMAD.MOV.U32 R27, RZ, RZ, R13 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e000d */ /*2330*/ IMAD.MOV.U32 R26, RZ, RZ, R0 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e0000 */ /*2340*/ IMAD.MOV.U32 R28, RZ, RZ, R11 ; /* 0x000000ffff1c7224 */ /* 0x000fe400078e000b */ /*2350*/ IMAD.MOV.U32 R29, RZ, RZ, R10 ; /* 0x000000ffff1d7224 */ /* 0x000fcc00078e000a */ /*2360*/ @P3 ISETP.LT.U32.AND P1, PT, R13.reuse, R8.reuse, PT ; /* 0x000000080d00320c */ /* 0x0c0fe40003f21070 */ /*2370*/ @P3 ISETP.GE.U32.AND P0, PT, R13.reuse, R8.reuse, PT ; /* 0x000000080d00320c */ /* 0x0c0fe40003f06070 */ /*2380*/ @P3 ISETP.LT.AND.EX P1, PT, R0.reuse, R9.reuse, PT, P1 ; /* 0x000000090000320c */ /* 0x0c0fe40003f21310 */ /*2390*/ @P3 ISETP.GE.AND.EX P0, PT, R0.reuse, R9.reuse, PT, P0 ; /* 0x000000090000320c */ /* 0x0c0fe40003f06300 */ /*23a0*/ @P3 SEL R27, R13, R8, P1 ; /* 0x000000080d1b3207 */ /* 0x000fe40000800000 */ /*23b0*/ @P3 SEL R26, R0, R9, P1 ; /* 0x00000009001a3207 */ /* 0x000fc40000800000 */ /*23c0*/ @P3 SEL R28, R11, R7, !P0 ; /* 0x000000070b1c3207 */ /* 0x000fe40004000000 */ /*23d0*/ @P3 SEL R29, R10, R6, !P0 ; /* 0x000000060a1d3207 */ /* 0x000fe40004000000 */ /*23e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x011fea0003800000 */ /*23f0*/ LDS.64 R24, [0x38] ; /* 0x00003800ff187984 */ /* 0x000e220000000a00 */ /*2400*/ ISETP.GE.AND P0, PT, R29, R4, PT ; /* 0x000000041d00720c */ /* 0x000fe20003f06270 */ /*2410*/ BSSY B1, 0x25e0 ; /* 0x000001c000017945 */ /* 0x000fe20003800000 */ /*2420*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x004fe200078e0005 */ /*2430*/ LDS.64 R22, [0x40] ; /* 0x00004000ff167984 */ /* 0x000e620000000a00 */ /*2440*/ IMAD.MOV.U32 R31, RZ, RZ, R4 ; /* 0x000000ffff1f7224 */ /* 0x000fe400078e0004 */ /*2450*/ IMAD.MOV.U32 R33, RZ, RZ, R2 ; /* 0x000000ffff217224 */ /* 0x000fe200078e0002 */ /*2460*/ LDS.64 R20, [0x48] ; /* 0x00004800ff147984 */ /* 0x000ea20000000a00 */ /*2470*/ IMAD.MOV.U32 R30, RZ, RZ, R3 ; /* 0x000000ffff1e7224 */ /* 0x000fc600078e0003 */ /*2480*/ LDS.64 R18, [0x50] ; /* 0x00005000ff127984 */ /* 0x000ee80000000a00 */ /*2490*/ LDS.64 R16, [0x58] ; /* 0x00005800ff107984 */ /* 0x000f280000000a00 */ /*24a0*/ LDS.64 R14, [0x60] ; /* 0x00006000ff0e7984 */ /* 0x000e280000000a00 */ /*24b0*/ LDS.64 R12, [0x68] ; /* 0x00006800ff0c7984 */ /* 0x000e280000000a00 */ /*24c0*/ LDS.64 R10, [0x70] ; /* 0x00007000ff0a7984 */ /* 0x000e280000000a00 */ /*24d0*/ LDS.64 R6, [0x78] ; /* 0x00007800ff067984 */ /* 0x000e280000000a00 */ /*24e0*/ LDS.64 R8, [0x80] ; /* 0x00008000ff087984 */ /* 0x000e220000000a00 */ /*24f0*/ @!P0 BRA 0x25d0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2500*/ ISETP.GE.AND P3, PT, R4, R29, PT ; /* 0x0000001d0400720c */ /* 0x000fe20003f66270 */ /*2510*/ IMAD.MOV.U32 R33, RZ, RZ, R27 ; /* 0x000000ffff217224 */ /* 0x000fc400078e001b */ /*2520*/ IMAD.MOV.U32 R30, RZ, RZ, R26 ; /* 0x000000ffff1e7224 */ /* 0x000fe400078e001a */ /*2530*/ IMAD.MOV.U32 R0, RZ, RZ, R28 ; /* 0x000000ffff007224 */ /* 0x000fe400078e001c */ /*2540*/ IMAD.MOV.U32 R31, RZ, RZ, R29 ; /* 0x000000ffff1f7224 */ /* 0x000fcc00078e001d */ /*2550*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R2.reuse, PT ; /* 0x000000021b00320c */ /* 0x0c0fe40003f21070 */ /*2560*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R2.reuse, PT ; /* 0x000000021b00320c */ /* 0x0c0fe40003f06070 */ /*2570*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R3.reuse, PT, P1 ; /* 0x000000031a00320c */ /* 0x0c0fe40003f21310 */ /*2580*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R3.reuse, PT, P0 ; /* 0x000000031a00320c */ /* 0x0c0fe40003f06300 */ /*2590*/ @P3 SEL R33, R27, R2, P1 ; /* 0x000000021b213207 */ /* 0x000fe40000800000 */ /*25a0*/ @P3 SEL R30, R26, R3, P1 ; /* 0x000000031a1e3207 */ /* 0x000fc40000800000 */ /*25b0*/ @P3 SEL R0, R28, R5, !P0 ; /* 0x000000051c003207 */ /* 0x000fe40004000000 */ /*25c0*/ @P3 SEL R31, R29, R4, !P0 ; /* 0x000000041d1f3207 */ /* 0x000fe40004000000 */ /*25d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*25e0*/ ISETP.GE.AND P0, PT, R31, R24, PT ; /* 0x000000181f00720c */ /* 0x001fe20003f06270 */ /*25f0*/ BSSY B1, 0x2730 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2600*/ IMAD.MOV.U32 R2, RZ, RZ, R25 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0019 */ /*2610*/ IMAD.MOV.U32 R3, RZ, RZ, R24 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0018 */ /*2620*/ IMAD.MOV.U32 R27, RZ, RZ, R22 ; /* 0x000000ffff1b7224 */ /* 0x002fe400078e0016 */ /*2630*/ IMAD.MOV.U32 R26, RZ, RZ, R23 ; /* 0x000000ffff1a7224 */ /* 0x000fca00078e0017 */ /*2640*/ @!P0 BRA 0x2720 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2650*/ ISETP.GE.AND P3, PT, R24, R31, PT ; /* 0x0000001f1800720c */ /* 0x000fe20003f66270 */ /*2660*/ IMAD.MOV.U32 R27, RZ, RZ, R33 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0021 */ /*2670*/ IMAD.MOV.U32 R26, RZ, RZ, R30 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e001e */ /*2680*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*2690*/ IMAD.MOV.U32 R3, RZ, RZ, R31 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e001f */ /*26a0*/ @P3 ISETP.LT.U32.AND P1, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f21070 */ /*26b0*/ @P3 ISETP.GE.U32.AND P0, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f06070 */ /*26c0*/ @P3 ISETP.LT.AND.EX P1, PT, R30.reuse, R23.reuse, PT, P1 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f21310 */ /*26d0*/ @P3 ISETP.GE.AND.EX P0, PT, R30.reuse, R23.reuse, PT, P0 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f06300 */ /*26e0*/ @P3 SEL R27, R33, R22, P1 ; /* 0x00000016211b3207 */ /* 0x000fe40000800000 */ /*26f0*/ @P3 SEL R26, R30, R23, P1 ; /* 0x000000171e1a3207 */ /* 0x000fc40000800000 */ /*2700*/ @P3 SEL R2, R0, R25, !P0 ; /* 0x0000001900023207 */ /* 0x000fe40004000000 */ /*2710*/ @P3 SEL R3, R31, R24, !P0 ; /* 0x000000181f033207 */ /* 0x000fe40004000000 */ /*2720*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2730*/ ISETP.GE.AND P0, PT, R3, R20, PT ; /* 0x000000140300720c */ /* 0x004fe20003f06270 */ /*2740*/ BSSY B1, 0x2880 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2750*/ IMAD.MOV.U32 R0, RZ, RZ, R21 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0015 */ /*2760*/ IMAD.MOV.U32 R5, RZ, RZ, R20 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0014 */ /*2770*/ IMAD.MOV.U32 R23, RZ, RZ, R18 ; /* 0x000000ffff177224 */ /* 0x008fe400078e0012 */ /*2780*/ IMAD.MOV.U32 R4, RZ, RZ, R19 ; /* 0x000000ffff047224 */ /* 0x000fca00078e0013 */ /*2790*/ @!P0 BRA 0x2870 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*27a0*/ ISETP.GE.AND P3, PT, R20, R3, PT ; /* 0x000000031400720c */ /* 0x000fe20003f66270 */ /*27b0*/ IMAD.MOV.U32 R23, RZ, RZ, R27 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001b */ /*27c0*/ IMAD.MOV.U32 R4, RZ, RZ, R26 ; /* 0x000000ffff047224 */ /* 0x000fe400078e001a */ /*27d0*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*27e0*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*27f0*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f21070 */ /*2800*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f06070 */ /*2810*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R19.reuse, PT, P1 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f21310 */ /*2820*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R19.reuse, PT, P0 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f06300 */ /*2830*/ @P3 SEL R23, R27, R18, P1 ; /* 0x000000121b173207 */ /* 0x000fe40000800000 */ /*2840*/ @P3 SEL R4, R26, R19, P1 ; /* 0x000000131a043207 */ /* 0x000fc40000800000 */ /*2850*/ @P3 SEL R0, R2, R21, !P0 ; /* 0x0000001502003207 */ /* 0x000fe40004000000 */ /*2860*/ @P3 SEL R5, R3, R20, !P0 ; /* 0x0000001403053207 */ /* 0x000fe40004000000 */ /*2870*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2880*/ ISETP.GE.AND P0, PT, R5, R16, PT ; /* 0x000000100500720c */ /* 0x010fe20003f06270 */ /*2890*/ BSSY B1, 0x29d0 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*28a0*/ IMAD.MOV.U32 R2, RZ, RZ, R17 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0011 */ /*28b0*/ IMAD.MOV.U32 R3, RZ, RZ, R16 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0010 */ /*28c0*/ IMAD.MOV.U32 R19, RZ, RZ, R14 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000e */ /*28d0*/ IMAD.MOV.U32 R18, RZ, RZ, R15 ; /* 0x000000ffff127224 */ /* 0x000fca00078e000f */ /*28e0*/ @!P0 BRA 0x29c0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*28f0*/ ISETP.GE.AND P3, PT, R16, R5, PT ; /* 0x000000051000720c */ /* 0x000fe20003f66270 */ /*2900*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0017 */ /*2910*/ IMAD.MOV.U32 R18, RZ, RZ, R4 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0004 */ /*2920*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*2930*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0005 */ /*2940*/ @P3 ISETP.LT.U32.AND P1, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f21070 */ /*2950*/ @P3 ISETP.GE.U32.AND P0, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f06070 */ /*2960*/ @P3 ISETP.LT.AND.EX P1, PT, R4.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0400320c */ /* 0x0c0fe40003f21310 */ /*2970*/ @P3 ISETP.GE.AND.EX P0, PT, R4.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0400320c */ /* 0x0c0fe40003f06300 */ /*2980*/ @P3 SEL R19, R23, R14, P1 ; /* 0x0000000e17133207 */ /* 0x000fe40000800000 */ /*2990*/ @P3 SEL R18, R4, R15, P1 ; /* 0x0000000f04123207 */ /* 0x000fc40000800000 */ /*29a0*/ @P3 SEL R2, R0, R17, !P0 ; /* 0x0000001100023207 */ /* 0x000fe40004000000 */ /*29b0*/ @P3 SEL R3, R5, R16, !P0 ; /* 0x0000001005033207 */ /* 0x000fe40004000000 */ /*29c0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*29d0*/ ISETP.GE.AND P0, PT, R3, R12, PT ; /* 0x0000000c0300720c */ /* 0x000fe20003f06270 */ /*29e0*/ BSSY B1, 0x2b20 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*29f0*/ IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000d */ /*2a00*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000c */ /*2a10*/ IMAD.MOV.U32 R15, RZ, RZ, R10 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e000a */ /*2a20*/ IMAD.MOV.U32 R14, RZ, RZ, R11 ; /* 0x000000ffff0e7224 */ /* 0x000fca00078e000b */ /*2a30*/ @!P0 BRA 0x2b10 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2a40*/ ISETP.GE.AND P3, PT, R12, R3, PT ; /* 0x000000030c00720c */ /* 0x000fe20003f66270 */ /*2a50*/ IMAD.MOV.U32 R15, RZ, RZ, R19 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0013 */ /*2a60*/ IMAD.MOV.U32 R14, RZ, RZ, R18 ; /* 0x000000ffff0e7224 */ /* 0x000fe400078e0012 */ /*2a70*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0002 */ /*2a80*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*2a90*/ @P3 ISETP.LT.U32.AND P1, PT, R19.reuse, R10.reuse, PT ; /* 0x0000000a1300320c */ /* 0x0c0fe40003f21070 */ /*2aa0*/ @P3 ISETP.GE.U32.AND P0, PT, R19.reuse, R10.reuse, PT ; /* 0x0000000a1300320c */ /* 0x0c0fe40003f06070 */ /*2ab0*/ @P3 ISETP.LT.AND.EX P1, PT, R18.reuse, R11.reuse, PT, P1 ; /* 0x0000000b1200320c */ /* 0x0c0fe40003f21310 */ /*2ac0*/ @P3 ISETP.GE.AND.EX P0, PT, R18.reuse, R11.reuse, PT, P0 ; /* 0x0000000b1200320c */ /* 0x0c0fe40003f06300 */ /*2ad0*/ @P3 SEL R15, R19, R10, P1 ; /* 0x0000000a130f3207 */ /* 0x000fe40000800000 */ /*2ae0*/ @P3 SEL R14, R18, R11, P1 ; /* 0x0000000b120e3207 */ /* 0x000fc40000800000 */ /*2af0*/ @P3 SEL R4, R2, R13, !P0 ; /* 0x0000000d02043207 */ /* 0x000fe40004000000 */ /*2b00*/ @P3 SEL R5, R3, R12, !P0 ; /* 0x0000000c03053207 */ /* 0x000fe40004000000 */ /*2b10*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2b20*/ ISETP.GE.AND P0, PT, R5, R6, PT ; /* 0x000000060500720c */ /* 0x000fe20003f06270 */ /*2b30*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0008 */ /*2b40*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*2b50*/ IMAD.MOV.U32 R10, RZ, RZ, R6 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0006 */ /*2b60*/ IMAD.MOV.U32 R11, RZ, RZ, R7 ; /* 0x000000ffff0b7224 */ /* 0x000fcc00078e0007 */ /*2b70*/ @!P0 BRA 0x5e90 ; /* 0x0000331000008947 */ /* 0x000fea0003800000 */ /*2b80*/ ISETP.GE.AND P0, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003f06270 */ /*2b90*/ IMAD.MOV.U32 R13, RZ, RZ, R15 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000f */ /*2ba0*/ IMAD.MOV.U32 R0, RZ, RZ, R14 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000e */ /*2bb0*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0005 */ /*2bc0*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x000fcc00078e0004 */ /*2bd0*/ @!P0 BRA 0x5e90 ; /* 0x000032b000008947 */ /* 0x000fea0003800000 */ /*2be0*/ ISETP.LT.U32.AND P1, PT, R15.reuse, R8.reuse, PT ; /* 0x000000080f00720c */ /* 0x0c0fe40003f21070 */ /*2bf0*/ ISETP.GE.U32.AND P0, PT, R15.reuse, R8.reuse, PT ; /* 0x000000080f00720c */ /* 0x0c0fe40003f06070 */ /*2c00*/ ISETP.LT.AND.EX P1, PT, R14.reuse, R9.reuse, PT, P1 ; /* 0x000000090e00720c */ /* 0x0c0fe40003f21310 */ /*2c10*/ ISETP.GE.AND.EX P0, PT, R14.reuse, R9.reuse, PT, P0 ; /* 0x000000090e00720c */ /* 0x0c0fe40003f06300 */ /*2c20*/ SEL R13, R15, R8, P1 ; /* 0x000000080f0d7207 */ /* 0x000fe40000800000 */ /*2c30*/ SEL R0, R14, R9, P1 ; /* 0x000000090e007207 */ /* 0x000fc40000800000 */ /*2c40*/ SEL R11, R4, R7, !P0 ; /* 0x00000007040b7207 */ /* 0x000fe40004000000 */ /*2c50*/ SEL R10, R5, R6, !P0 ; /* 0x00000006050a7207 */ /* 0x000fe20004000000 */ /*2c60*/ BRA 0x5e90 ; /* 0x0000322000007947 */ /* 0x000fea0003800000 */ /*2c70*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */ /* 0x000e220000002100 */ /*2c80*/ CS2R R10, SRZ ; /* 0x00000000000a7805 */ /* 0x000fe2000001ff00 */ /*2c90*/ ISETP.GE.AND P0, PT, R2, c[0x0][0x178], PT ; /* 0x00005e0002007a0c */ /* 0x001fda0003f06270 */ /*2ca0*/ @!P0 IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff058424 */ /* 0x000fc800078e00ff */ /*2cb0*/ @!P0 IMAD.WIDE R4, R2, R5, c[0x0][0x160] ; /* 0x0000580002048625 */ /* 0x000fca00078e0205 */ /*2cc0*/ @!P0 LDG.E R10, [R4.64] ; /* 0x00000004040a8981 */ /* 0x000168000c1e1900 */ /*2cd0*/ @!P0 LDG.E R11, [R4.64+0x4] ; /* 0x00000404040b8981 */ /* 0x000162000c1e1900 */ /*2ce0*/ IMAD.MOV.U32 R3, RZ, RZ, R2 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0002 */ /*2cf0*/ @!P0 IADD3 R3, R2.reuse, 0x100, RZ ; /* 0x0000010002038810 */ /* 0x040fe20007ffe0ff */ /*2d00*/ IMAD.MOV.U32 R13, RZ, RZ, RZ ; /* 0x000000ffff0d7224 */ /* 0x000fe200078e00ff */ /*2d10*/ @!P0 IADD3 R13, P2, R2.reuse, c[0x0][0x168], RZ ; /* 0x00005a00020d8a10 */ /* 0x040fe20007f5e0ff */ /*2d20*/ BSSY B1, 0x3780 ; /* 0x00000a5000017945 */ /* 0x000fe20003800000 */ /*2d30*/ ISETP.GE.AND P1, PT, R3, c[0x0][0x178], PT ; /* 0x00005e0003007a0c */ /* 0x000fe20003f26270 */ /*2d40*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fe200078e00ff */ /*2d50*/ @!P0 LEA.HI.X.SX32 R0, R2, c[0x0][0x16c], 0x1, P2 ; /* 0x00005b0002008a11 */ /* 0x000fd600010f0eff */ /*2d60*/ @P1 BRA 0x3770 ; /* 0x00000a0000001947 */ /* 0x000fea0003800000 */ /*2d70*/ LOP3.LUT R4, RZ, R3, RZ, 0x33, !PT ; /* 0x00000003ff047212 */ /* 0x001fe200078e33ff */ /*2d80*/ BSSY B2, 0x3080 ; /* 0x000002f000027945 */ /* 0x000fe60003800000 */ /*2d90*/ IADD3 R12, R4, c[0x0][0x178], RZ ; /* 0x00005e00040c7a10 */ /* 0x000fc80007ffe0ff */ /*2da0*/ LEA.HI R4, R12, 0x1, RZ, 0x18 ; /* 0x000000010c047811 */ /* 0x000fc800078fc0ff */ /*2db0*/ LOP3.LUT P0, R6, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304067812 */ /* 0x000fda000780c0ff */ /*2dc0*/ @!P0 BRA 0x3070 ; /* 0x000002a000008947 */ /* 0x000fea0003800000 */ /*2dd0*/ IMAD.MOV.U32 R4, RZ, RZ, 0x8 ; /* 0x00000008ff047424 */ /* 0x000fe200078e00ff */ /*2de0*/ IADD3 R7, P1, R3, c[0x0][0x168], RZ ; /* 0x00005a0003077a10 */ /* 0x000fc60007f3e0ff */ /*2df0*/ IMAD.WIDE R4, R3.reuse, R4, c[0x0][0x160] ; /* 0x0000580003047625 */ /* 0x040fe200078e0204 */ /*2e00*/ LEA.HI.X.SX32 R8, R3, c[0x0][0x16c], 0x1, P1 ; /* 0x00005b0003087a11 */ /* 0x000fc800008f0eff */ /*2e10*/ IADD3 R9, P0, R4, 0x4, RZ ; /* 0x0000000404097810 */ /* 0x000fca0007f1e0ff */ /*2e20*/ IMAD.X R5, RZ, RZ, R5, P0 ; /* 0x000000ffff057224 */ /* 0x000fe400000e0605 */ /*2e30*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x000fca00078e0009 */ /*2e40*/ LDG.E R15, [R4.64+-0x4] ; /* 0xfffffc04040f7981 */ /* 0x000ea8000c1e1900 */ /*2e50*/ LDG.E R14, [R4.64] ; /* 0x00000004040e7981 */ /* 0x000ee2000c1e1900 */ /*2e60*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe20007ffe0ff */ /*2e70*/ BSSY B3, 0x3020 ; /* 0x000001a000037945 */ /* 0x000fe20003800000 */ /*2e80*/ IMAD.MOV.U32 R17, RZ, RZ, R11 ; /* 0x000000ffff117224 */ /* 0x020fe200078e000b */ /*2e90*/ IADD3 R9, P3, R4, 0x800, RZ ; /* 0x0000080004097810 */ /* 0x000fe20007f7e0ff */ /*2ea0*/ IMAD.MOV.U32 R18, RZ, RZ, R10 ; /* 0x000000ffff127224 */ /* 0x000fe200078e000a */ /*2eb0*/ ISETP.NE.AND P2, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f45270 */ /*2ec0*/ IMAD.MOV.U32 R16, RZ, RZ, R13 ; /* 0x000000ffff107224 */ /* 0x000fc400078e000d */ /*2ed0*/ IMAD.MOV.U32 R19, RZ, RZ, R0 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0000 */ /*2ee0*/ IMAD.MOV.U32 R13, RZ, RZ, R7 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0007 */ /*2ef0*/ IMAD.MOV.U32 R0, RZ, RZ, R8 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0008 */ /*2f00*/ ISETP.GE.AND P0, PT, R10, R15, PT ; /* 0x0000000f0a00720c */ /* 0x004fe20003f06270 */ /*2f10*/ IMAD.MOV.U32 R10, RZ, RZ, R15 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e000f */ /*2f20*/ IMAD.MOV.U32 R11, RZ, RZ, R14 ; /* 0x000000ffff0b7224 */ /* 0x008fd400078e000e */ /*2f30*/ @!P0 BRA 0x3010 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2f40*/ ISETP.GE.AND P4, PT, R15, R18, PT ; /* 0x000000120f00720c */ /* 0x000fe20003f86270 */ /*2f50*/ IMAD.MOV.U32 R13, RZ, RZ, R16 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0010 */ /*2f60*/ IMAD.MOV.U32 R0, RZ, RZ, R19 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0013 */ /*2f70*/ IMAD.MOV.U32 R11, RZ, RZ, R17 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0011 */ /*2f80*/ IMAD.MOV.U32 R10, RZ, RZ, R18 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e0012 */ /*2f90*/ @P4 ISETP.LT.U32.AND P1, PT, R16.reuse, R7.reuse, PT ; /* 0x000000071000420c */ /* 0x0c0fe40003f21070 */ /*2fa0*/ @P4 ISETP.GE.U32.AND P0, PT, R16.reuse, R7.reuse, PT ; /* 0x000000071000420c */ /* 0x0c0fe40003f06070 */ /*2fb0*/ @P4 ISETP.LT.AND.EX P1, PT, R19.reuse, R8.reuse, PT, P1 ; /* 0x000000081300420c */ /* 0x0c0fe40003f21310 */ /*2fc0*/ @P4 ISETP.GE.AND.EX P0, PT, R19.reuse, R8.reuse, PT, P0 ; /* 0x000000081300420c */ /* 0x0c0fe40003f06300 */ /*2fd0*/ @P4 SEL R13, R16, R7, P1 ; /* 0x00000007100d4207 */ /* 0x000fe40000800000 */ /*2fe0*/ @P4 SEL R0, R19, R8, P1 ; /* 0x0000000813004207 */ /* 0x000fc40000800000 */ /*2ff0*/ @P4 SEL R11, R17, R14, !P0 ; /* 0x0000000e110b4207 */ /* 0x000fe40004000000 */ /*3000*/ @P4 SEL R10, R18, R15, !P0 ; /* 0x0000000f120a4207 */ /* 0x000fe40004000000 */ /*3010*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*3020*/ IADD3 R7, P0, R7, 0x100, RZ ; /* 0x0000010007077810 */ /* 0x000fe20007f1e0ff */ /*3030*/ IMAD.X R5, RZ, RZ, R5, P3 ; /* 0x000000ffff057224 */ /* 0x000fe200018e0605 */ /*3040*/ IADD3 R3, R3, 0x100, RZ ; /* 0x0000010003037810 */ /* 0x000fc60007ffe0ff */ /*3050*/ IMAD.X R8, RZ, RZ, R8, P0 ; /* 0x000000ffff087224 */ /* 0x000fe200000e0608 */ /*3060*/ @P2 BRA 0x2e30 ; /* 0xfffffdc000002947 */ /* 0x000fea000383ffff */ /*3070*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3080*/ ISETP.GE.U32.AND P0, PT, R12, 0x300, PT ; /* 0x000003000c00780c */ /* 0x000fda0003f06070 */ /*3090*/ @!P0 BRA 0x3770 ; /* 0x000006d000008947 */ /* 0x000fea0003800000 */ /*30a0*/ IMAD.MOV.U32 R4, RZ, RZ, 0x8 ; /* 0x00000008ff047424 */ /* 0x000fe200078e00ff */ /*30b0*/ IADD3 R6, P0, R3, c[0x0][0x168], RZ ; /* 0x00005a0003067a10 */ /* 0x000fc60007f1e0ff */ /*30c0*/ IMAD.WIDE R4, R3.reuse, R4, c[0x0][0x160] ; /* 0x0000580003047625 */ /* 0x040fe200078e0204 */ /*30d0*/ LEA.HI.X.SX32 R7, R3, c[0x0][0x16c], 0x1, P0 ; /* 0x00005b0003077a11 */ /* 0x000fc800000f0eff */ /*30e0*/ LDG.E R17, [R4.64] ; /* 0x0000000404117981 */ /* 0x000ea8000c1e1900 */ /*30f0*/ LDG.E R14, [R4.64+0x4] ; /* 0x00000404040e7981 */ /* 0x000ee8000c1e1900 */ /*3100*/ LDG.E R20, [R4.64+0x800] ; /* 0x0008000404147981 */ /* 0x020168000c1e1900 */ /*3110*/ LDG.E R19, [R4.64+0x804] ; /* 0x0008040404137981 */ /* 0x000168000c1e1900 */ /*3120*/ LDG.E R23, [R4.64+0x1000] ; /* 0x0010000404177981 */ /* 0x000168000c1e1900 */ /*3130*/ LDG.E R21, [R4.64+0x1004] ; /* 0x0010040404157981 */ /* 0x000168000c1e1900 */ /*3140*/ LDG.E R22, [R4.64+0x1800] ; /* 0x0018000404167981 */ /* 0x000168000c1e1900 */ /*3150*/ LDG.E R25, [R4.64+0x1804] ; /* 0x0018040404197981 */ /* 0x000162000c1e1900 */ /*3160*/ BSSY B2, 0x32c0 ; /* 0x0000015000027945 */ /* 0x000fe20003800000 */ /*3170*/ IADD3 R12, P2, R6, 0x100, RZ ; /* 0x00000100060c7810 */ /* 0x000fe20007f5e0ff */ /*3180*/ IMAD.MOV.U32 R15, RZ, RZ, R6 ; /* 0x000000ffff0f7224 */ /* 0x000fc400078e0006 */ /*3190*/ IMAD.MOV.U32 R18, RZ, RZ, R7 ; /* 0x000000ffff127224 */ /* 0x000fe200078e0007 */ /*31a0*/ ISETP.GE.AND P0, PT, R10, R17, PT ; /* 0x000000110a00720c */ /* 0x004fe20003f06270 */ /*31b0*/ IMAD.MOV.U32 R9, RZ, RZ, R17 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0011 */ /*31c0*/ IMAD.MOV.U32 R8, RZ, RZ, R14 ; /* 0x000000ffff087224 */ /* 0x008fd400078e000e */ /*31d0*/ @!P0 BRA 0x32b0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*31e0*/ ISETP.GE.AND P3, PT, R17, R10, PT ; /* 0x0000000a1100720c */ /* 0x001fe20003f66270 */ /*31f0*/ IMAD.MOV.U32 R8, RZ, RZ, R11 ; /* 0x000000ffff087224 */ /* 0x000fe400078e000b */ /*3200*/ IMAD.MOV.U32 R9, RZ, RZ, R10 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000a */ /*3210*/ IMAD.MOV.U32 R15, RZ, RZ, R13 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e000d */ /*3220*/ IMAD.MOV.U32 R18, RZ, RZ, R0 ; /* 0x000000ffff127224 */ /* 0x000fcc00078e0000 */ /*3230*/ @P3 ISETP.GE.U32.AND P0, PT, R13.reuse, R6.reuse, PT ; /* 0x000000060d00320c */ /* 0x0c0fe40003f06070 */ /*3240*/ @P3 ISETP.LT.U32.AND P1, PT, R13, R6, PT ; /* 0x000000060d00320c */ /* 0x000fe40003f21070 */ /*3250*/ @P3 ISETP.GE.AND.EX P0, PT, R0.reuse, R7.reuse, PT, P0 ; /* 0x000000070000320c */ /* 0x0c0fe40003f06300 */ /*3260*/ @P3 ISETP.LT.AND.EX P1, PT, R0, R7, PT, P1 ; /* 0x000000070000320c */ /* 0x000fe40003f21310 */ /*3270*/ @P3 SEL R8, R11, R14, !P0 ; /* 0x0000000e0b083207 */ /* 0x000fe40004000000 */ /*3280*/ @P3 SEL R9, R10, R17, !P0 ; /* 0x000000110a093207 */ /* 0x000fc40004000000 */ /*3290*/ @P3 SEL R15, R13, R6, P1 ; /* 0x000000060d0f3207 */ /* 0x000fe40000800000 */ /*32a0*/ @P3 SEL R18, R0, R7, P1 ; /* 0x0000000700123207 */ /* 0x000fe40000800000 */ /*32b0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x001fea0003800000 */ /*32c0*/ ISETP.GE.AND P0, PT, R9, R20, PT ; /* 0x000000140900720c */ /* 0x020fe20003f06270 */ /*32d0*/ IMAD.X R13, RZ, RZ, R7, P2 ; /* 0x000000ffff0d7224 */ /* 0x000fe200010e0607 */ /*32e0*/ BSSY B2, 0x3430 ; /* 0x0000014000027945 */ /* 0x000fe20003800000 */ /*32f0*/ IADD3 R11, P3, R6, 0x200, RZ ; /* 0x00000200060b7810 */ /* 0x000fe20007f7e0ff */ /*3300*/ IMAD.MOV.U32 R14, RZ, RZ, R12 ; /* 0x000000ffff0e7224 */ /* 0x000fe400078e000c */ /*3310*/ IMAD.MOV.U32 R16, RZ, RZ, R13 ; /* 0x000000ffff107224 */ /* 0x000fe400078e000d */ /*3320*/ IMAD.MOV.U32 R10, RZ, RZ, R20 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0014 */ /*3330*/ IMAD.MOV.U32 R0, RZ, RZ, R19 ; /* 0x000000ffff007224 */ /* 0x000fc600078e0013 */ /*3340*/ @!P0 BRA 0x3420 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*3350*/ ISETP.GE.AND P2, PT, R20, R9, PT ; /* 0x000000091400720c */ /* 0x000fe20003f46270 */ /*3360*/ IMAD.MOV.U32 R14, RZ, RZ, R15 ; /* 0x000000ffff0e7224 */ /* 0x000fe400078e000f */ /*3370*/ IMAD.MOV.U32 R16, RZ, RZ, R18 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0012 */ /*3380*/ IMAD.MOV.U32 R0, RZ, RZ, R8 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0008 */ /*3390*/ IMAD.MOV.U32 R10, RZ, RZ, R9 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e0009 */ /*33a0*/ @P2 ISETP.LT.U32.AND P1, PT, R15.reuse, R12.reuse, PT ; /* 0x0000000c0f00220c */ /* 0x0c0fe40003f21070 */ /*33b0*/ @P2 ISETP.GE.U32.AND P0, PT, R15.reuse, R12.reuse, PT ; /* 0x0000000c0f00220c */ /* 0x0c0fe40003f06070 */ /*33c0*/ @P2 ISETP.LT.AND.EX P1, PT, R18.reuse, R13.reuse, PT, P1 ; /* 0x0000000d1200220c */ /* 0x0c0fe40003f21310 */ /*33d0*/ @P2 ISETP.GE.AND.EX P0, PT, R18.reuse, R13.reuse, PT, P0 ; /* 0x0000000d1200220c */ /* 0x0c0fe40003f06300 */ /*33e0*/ @P2 SEL R14, R15, R12, P1 ; /* 0x0000000c0f0e2207 */ /* 0x000fe40000800000 */ /*33f0*/ @P2 SEL R16, R18, R13, P1 ; /* 0x0000000d12102207 */ /* 0x000fc40000800000 */ /*3400*/ @P2 SEL R0, R8, R19, !P0 ; /* 0x0000001308002207 */ /* 0x000fe40004000000 */ /*3410*/ @P2 SEL R10, R9, R20, !P0 ; /* 0x00000014090a2207 */ /* 0x000fe40004000000 */ /*3420*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3430*/ ISETP.GE.AND P0, PT, R10, R23, PT ; /* 0x000000170a00720c */ /* 0x000fe20003f06270 */ /*3440*/ IMAD.X R13, RZ, RZ, R7, P3 ; /* 0x000000ffff0d7224 */ /* 0x000fe200018e0607 */ /*3450*/ BSSY B2, 0x35a0 ; /* 0x0000014000027945 */ /* 0x000fe20003800000 */ /*3460*/ IADD3 R12, P2, R6, 0x300, RZ ; /* 0x00000300060c7810 */ /* 0x000fe20007f5e0ff */ /*3470*/ IMAD.MOV.U32 R15, RZ, RZ, R11 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e000b */ /*3480*/ IMAD.MOV.U32 R17, RZ, RZ, R13 ; /* 0x000000ffff117224 */ /* 0x000fe400078e000d */ /*3490*/ IMAD.MOV.U32 R9, RZ, RZ, R23 ; /* 0x000000ffff097224 */ /* 0x000fc400078e0017 */ /*34a0*/ IMAD.MOV.U32 R8, RZ, RZ, R21 ; /* 0x000000ffff087224 */ /* 0x000fc600078e0015 */ /*34b0*/ @!P0 BRA 0x3590 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*34c0*/ ISETP.GE.AND P3, PT, R23, R10, PT ; /* 0x0000000a1700720c */ /* 0x000fe20003f66270 */ /*34d0*/ IMAD.MOV.U32 R15, RZ, RZ, R14 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e000e */ /*34e0*/ IMAD.MOV.U32 R17, RZ, RZ, R16 ; /* 0x000000ffff117224 */ /* 0x000fe400078e0010 */ /*34f0*/ IMAD.MOV.U32 R8, RZ, RZ, R0 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0000 */ /*3500*/ IMAD.MOV.U32 R9, RZ, RZ, R10 ; /* 0x000000ffff097224 */ /* 0x000fcc00078e000a */ /*3510*/ @P3 ISETP.LT.U32.AND P1, PT, R14.reuse, R11.reuse, PT ; /* 0x0000000b0e00320c */ /* 0x0c0fe40003f21070 */ /*3520*/ @P3 ISETP.GE.U32.AND P0, PT, R14, R11, PT ; /* 0x0000000b0e00320c */ /* 0x000fe40003f06070 */ /*3530*/ @P3 ISETP.LT.AND.EX P1, PT, R16.reuse, R13.reuse, PT, P1 ; /* 0x0000000d1000320c */ /* 0x0c0fe40003f21310 */ /*3540*/ @P3 ISETP.GE.AND.EX P0, PT, R16, R13, PT, P0 ; /* 0x0000000d1000320c */ /* 0x000fe40003f06300 */ /*3550*/ @P3 SEL R15, R14, R11, P1 ; /* 0x0000000b0e0f3207 */ /* 0x000fe40000800000 */ /*3560*/ @P3 SEL R17, R16, R13, P1 ; /* 0x0000000d10113207 */ /* 0x000fc40000800000 */ /*3570*/ @P3 SEL R8, R0, R21, !P0 ; /* 0x0000001500083207 */ /* 0x000fe40004000000 */ /*3580*/ @P3 SEL R9, R10, R23, !P0 ; /* 0x000000170a093207 */ /* 0x000fe40004000000 */ /*3590*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*35a0*/ ISETP.GE.AND P0, PT, R9, R22, PT ; /* 0x000000160900720c */ /* 0x000fe20003f06270 */ /*35b0*/ IMAD.X R14, RZ, RZ, R7, P2 ; /* 0x000000ffff0e7224 */ /* 0x000fe200010e0607 */ /*35c0*/ BSSY B2, 0x3700 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*35d0*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000c */ /*35e0*/ IMAD.MOV.U32 R0, RZ, RZ, R14 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000e */ /*35f0*/ IMAD.MOV.U32 R10, RZ, RZ, R22 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0016 */ /*3600*/ IMAD.MOV.U32 R11, RZ, RZ, R25 ; /* 0x000000ffff0b7224 */ /* 0x000fc800078e0019 */ /*3610*/ @!P0 BRA 0x36f0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*3620*/ ISETP.GE.AND P2, PT, R22, R9, PT ; /* 0x000000091600720c */ /* 0x000fe20003f46270 */ /*3630*/ IMAD.MOV.U32 R13, RZ, RZ, R15 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000f */ /*3640*/ IMAD.MOV.U32 R0, RZ, RZ, R17 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0011 */ /*3650*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0008 */ /*3660*/ IMAD.MOV.U32 R10, RZ, RZ, R9 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e0009 */ /*3670*/ @P2 ISETP.LT.U32.AND P1, PT, R15.reuse, R12.reuse, PT ; /* 0x0000000c0f00220c */ /* 0x0c0fe40003f21070 */ /*3680*/ @P2 ISETP.GE.U32.AND P0, PT, R15, R12, PT ; /* 0x0000000c0f00220c */ /* 0x000fe40003f06070 */ /*3690*/ @P2 ISETP.LT.AND.EX P1, PT, R17.reuse, R14.reuse, PT, P1 ; /* 0x0000000e1100220c */ /* 0x0c0fe40003f21310 */ /*36a0*/ @P2 ISETP.GE.AND.EX P0, PT, R17, R14, PT, P0 ; /* 0x0000000e1100220c */ /* 0x000fe40003f06300 */ /*36b0*/ @P2 SEL R13, R15, R12, P1 ; /* 0x0000000c0f0d2207 */ /* 0x000fe40000800000 */ /*36c0*/ @P2 SEL R0, R17, R14, P1 ; /* 0x0000000e11002207 */ /* 0x000fc40000800000 */ /*36d0*/ @P2 SEL R11, R8, R25, !P0 ; /* 0x00000019080b2207 */ /* 0x000fe40004000000 */ /*36e0*/ @P2 SEL R10, R9, R22, !P0 ; /* 0x00000016090a2207 */ /* 0x000fe40004000000 */ /*36f0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3700*/ IADD3 R3, R3, 0x400, RZ ; /* 0x0000040003037810 */ /* 0x000fe40007ffe0ff */ /*3710*/ IADD3 R6, P2, R6, 0x400, RZ ; /* 0x0000040006067810 */ /* 0x000fe40007f5e0ff */ /*3720*/ ISETP.GE.AND P0, PT, R3, c[0x0][0x178], PT ; /* 0x00005e0003007a0c */ /* 0x000fe40003f06270 */ /*3730*/ IADD3 R4, P1, R4, 0x2000, RZ ; /* 0x0000200004047810 */ /* 0x000fe20007f3e0ff */ /*3740*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fc800010e0607 */ /*3750*/ IMAD.X R5, RZ, RZ, R5, P1 ; /* 0x000000ffff057224 */ /* 0x000fcc00008e0605 */ /*3760*/ @!P0 BRA 0x30e0 ; /* 0xfffff97000008947 */ /* 0x000fea000383ffff */ /*3770*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x001fea0003800000 */ /*3780*/ S2R R4, SR_LANEID ; /* 0x0000000000047919 */ /* 0x000e220000000000 */ /*3790*/ IMAD.MOV.U32 R12, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff0c7624 */ /* 0x000fe200078e00ff */ /*37a0*/ SHF.R.S32.HI R3, RZ, 0x1f, R2 ; /* 0x0000001fff037819 */ /* 0x000fc80000011402 */ /*37b0*/ ISETP.GT.AND P0, PT, R12, 0xff, PT ; /* 0x000000ff0c00780c */ /* 0x000fe40003f04270 */ /*37c0*/ LEA.HI R3, R3, R2, RZ, 0x5 ; /* 0x0000000203037211 */ /* 0x000fc800078f28ff */ /*37d0*/ SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff037819 */ /* 0x000fce0000011403 */ /*37e0*/ @P0 BRA 0x4cf0 ; /* 0x0000150000000947 */ /* 0x000fea0003800000 */ /*37f0*/ IMAD.SHL.U32 R5, R3, 0x20, RZ ; /* 0x0000002003057824 */ /* 0x000fe200078e00ff */ /*3800*/ BSSY B1, 0x39c0 ; /* 0x000001b000017945 */ /* 0x000fe80003800000 */ /*3810*/ IADD3 R6, R5, 0x20, RZ ; /* 0x0000002005067810 */ /* 0x000fe40007ffe0ff */ /*3820*/ LOP3.LUT R5, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff057212 */ /* 0x000fe400078e33ff */ /*3830*/ ISETP.GT.AND P0, PT, R6, c[0x0][0x178], PT ; /* 0x00005e0006007a0c */ /* 0x000fe40003f04270 */ /*3840*/ IADD3 R5, R5, c[0x0][0x178], RZ ; /* 0x00005e0005057a10 */ /* 0x000fc80007ffe0ff */ /*3850*/ SEL R5, R5, 0x1f, P0 ; /* 0x0000001f05057807 */ /* 0x000fc80000000000 */ /*3860*/ ISETP.GE.AND P0, PT, R4, R5, PT ; /* 0x000000050400720c */ /* 0x001fe20003f06270 */ /*3870*/ SHFL.DOWN PT, R7, R10, 0x1, R5 ; /* 0x082000000a077989 */ /* 0x02006800000e0005 */ /*3880*/ SHFL.DOWN PT, R6, R11, 0x1, R5 ; /* 0x082000000b067989 */ /* 0x0000a800000e0005 */ /*3890*/ SHFL.DOWN PT, R8, R13, 0x1, R5 ; /* 0x082000000d087989 */ /* 0x0000e800000e0005 */ /*38a0*/ SHFL.DOWN PT, R9, R0, 0x1, R5 ; /* 0x0820000000097989 */ /* 0x00012200000e0005 */ /*38b0*/ @P0 BRA 0x39b0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*38c0*/ ISETP.GE.AND P0, PT, R10, R7, PT ; /* 0x000000070a00720c */ /* 0x002fda0003f06270 */ /*38d0*/ @!P0 BRA 0x3970 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*38e0*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x008fc80003f06070 */ /*38f0*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*3900*/ ISETP.LT.OR P0, PT, R7, R10, !P0 ; /* 0x0000000a0700720c */ /* 0x000fda0004701670 */ /*3910*/ @P0 BRA 0x39b0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3920*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e0008 */ /*3930*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*3940*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*3950*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe200078e0006 */ /*3960*/ BRA 0x39b0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3970*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e0008 */ /*3980*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*3990*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0007 */ /*39a0*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe400078e0006 */ /*39b0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*39c0*/ IADD3 R6, R4, 0x2, RZ ; /* 0x0000000204067810 */ /* 0x004fe20007ffe0ff */ /*39d0*/ SHFL.DOWN PT, R7, R10, 0x2, R5 ; /* 0x084000000a077989 */ /* 0x0022a200000e0005 */ /*39e0*/ BSSY B1, 0x3b40 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*39f0*/ ISETP.GT.AND P0, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003f04270 */ /*3a00*/ SHFL.DOWN PT, R8, R11, 0x2, R5 ; /* 0x084000000b087989 */ /* 0x0082e800000e0005 */ /*3a10*/ SHFL.DOWN PT, R14, R13, 0x2, R5 ; /* 0x084000000d0e7989 */ /* 0x00022800000e0005 */ /*3a20*/ SHFL.DOWN PT, R9, R0, 0x2, R5 ; /* 0x0840000000097989 */ /* 0x01032800000e0005 */ /*3a30*/ @P0 BRA 0x3b30 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3a40*/ ISETP.GE.AND P0, PT, R10, R7, PT ; /* 0x000000070a00720c */ /* 0x004fda0003f06270 */ /*3a50*/ @!P0 BRA 0x3af0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3a60*/ ISETP.GE.U32.AND P0, PT, R13, R14, PT ; /* 0x0000000e0d00720c */ /* 0x001fc80003f06070 */ /*3a70*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*3a80*/ ISETP.LT.OR P0, PT, R7, R10, !P0 ; /* 0x0000000a0700720c */ /* 0x000fda0004701670 */ /*3a90*/ @P0 BRA 0x3b30 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3aa0*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e000e */ /*3ab0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*3ac0*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*3ad0*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x008fe200078e0008 */ /*3ae0*/ BRA 0x3b30 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3af0*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x003fe400078e000e */ /*3b00*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*3b10*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0007 */ /*3b20*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x008fe400078e0008 */ /*3b30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3b40*/ IADD3 R6, R4, 0x4, RZ ; /* 0x0000000404067810 */ /* 0x000fe20007ffe0ff */ /*3b50*/ SHFL.DOWN PT, R7, R10, 0x4, R5 ; /* 0x088000000a077989 */ /* 0x00446200000e0005 */ /*3b60*/ BSSY B1, 0x3cc0 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3b70*/ ISETP.GT.AND P0, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003f04270 */ /*3b80*/ SHFL.DOWN PT, R8, R11, 0x4, R5 ; /* 0x088000000b087989 */ /* 0x0084e800000e0005 */ /*3b90*/ SHFL.DOWN PT, R14, R13, 0x4, R5 ; /* 0x088000000d0e7989 */ /* 0x00142800000e0005 */ /*3ba0*/ SHFL.DOWN PT, R9, R0, 0x4, R5 ; /* 0x0880000000097989 */ /* 0x01052800000e0005 */ /*3bb0*/ @P0 BRA 0x3cb0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3bc0*/ ISETP.GE.AND P0, PT, R10, R7, PT ; /* 0x000000070a00720c */ /* 0x002fda0003f06270 */ /*3bd0*/ @!P0 BRA 0x3c70 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3be0*/ ISETP.GE.U32.AND P0, PT, R13, R14, PT ; /* 0x0000000e0d00720c */ /* 0x001fc80003f06070 */ /*3bf0*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*3c00*/ ISETP.LT.OR P0, PT, R7, R10, !P0 ; /* 0x0000000a0700720c */ /* 0x000fda0004701670 */ /*3c10*/ @P0 BRA 0x3cb0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3c20*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x004fe400078e000e */ /*3c30*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*3c40*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*3c50*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x008fe200078e0008 */ /*3c60*/ BRA 0x3cb0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3c70*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x005fe400078e000e */ /*3c80*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*3c90*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0007 */ /*3ca0*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x008fe400078e0008 */ /*3cb0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3cc0*/ IADD3 R6, R4, 0x8, RZ ; /* 0x0000000804067810 */ /* 0x000fe20007ffe0ff */ /*3cd0*/ SHFL.DOWN PT, R7, R10, 0x8, R5 ; /* 0x090000000a077989 */ /* 0x0022a200000e0005 */ /*3ce0*/ BSSY B1, 0x3e40 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3cf0*/ ISETP.GT.AND P0, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003f04270 */ /*3d00*/ SHFL.DOWN PT, R8, R11, 0x8, R5 ; /* 0x090000000b087989 */ /* 0x0082e800000e0005 */ /*3d10*/ SHFL.DOWN PT, R14, R13, 0x8, R5 ; /* 0x090000000d0e7989 */ /* 0x00122800000e0005 */ /*3d20*/ SHFL.DOWN PT, R9, R0, 0x8, R5 ; /* 0x0900000000097989 */ /* 0x01032800000e0005 */ /*3d30*/ @P0 BRA 0x3e30 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3d40*/ ISETP.GE.AND P0, PT, R10, R7, PT ; /* 0x000000070a00720c */ /* 0x004fda0003f06270 */ /*3d50*/ @!P0 BRA 0x3df0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3d60*/ ISETP.GE.U32.AND P0, PT, R13, R14, PT ; /* 0x0000000e0d00720c */ /* 0x001fc80003f06070 */ /*3d70*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*3d80*/ ISETP.LT.OR P0, PT, R7, R10, !P0 ; /* 0x0000000a0700720c */ /* 0x000fda0004701670 */ /*3d90*/ @P0 BRA 0x3e30 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3da0*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e000e */ /*3db0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*3dc0*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*3dd0*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x008fe200078e0008 */ /*3de0*/ BRA 0x3e30 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3df0*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x003fe400078e000e */ /*3e00*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*3e10*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0007 */ /*3e20*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x008fe400078e0008 */ /*3e30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3e40*/ IADD3 R6, R4, 0x10, RZ ; /* 0x0000001004067810 */ /* 0x000fe20007ffe0ff */ /*3e50*/ SHFL.DOWN PT, R7, R10, 0x10, R5 ; /* 0x0a0000000a077989 */ /* 0x00446200000e0005 */ /*3e60*/ BSSY B1, 0x3fc0 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3e70*/ ISETP.GT.AND P0, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003f04270 */ /*3e80*/ SHFL.DOWN PT, R8, R11, 0x10, R5 ; /* 0x0a0000000b087989 */ /* 0x0084e800000e0005 */ /*3e90*/ SHFL.DOWN PT, R14, R13, 0x10, R5 ; /* 0x0a0000000d0e7989 */ /* 0x00142800000e0005 */ /*3ea0*/ SHFL.DOWN PT, R9, R0, 0x10, R5 ; /* 0x0a00000000097989 */ /* 0x01052800000e0005 */ /*3eb0*/ @P0 BRA 0x3fb0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3ec0*/ ISETP.GE.AND P0, PT, R10, R7, PT ; /* 0x000000070a00720c */ /* 0x002fda0003f06270 */ /*3ed0*/ @!P0 BRA 0x3f70 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3ee0*/ ISETP.GE.U32.AND P0, PT, R13, R14, PT ; /* 0x0000000e0d00720c */ /* 0x001fc80003f06070 */ /*3ef0*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*3f00*/ ISETP.LT.OR P0, PT, R7, R10, !P0 ; /* 0x0000000a0700720c */ /* 0x000fda0004701670 */ /*3f10*/ @P0 BRA 0x3fb0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3f20*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x004fe400078e000e */ /*3f30*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*3f40*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*3f50*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x008fe200078e0008 */ /*3f60*/ BRA 0x3fb0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3f70*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x005fe400078e000e */ /*3f80*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*3f90*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0007 */ /*3fa0*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x008fe400078e0008 */ /*3fb0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3fc0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f05270 */ /*3fd0*/ ISETP.NE.AND P2, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fd60003f45270 */ /*3fe0*/ @!P0 IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff048224 */ /* 0x000fe200078e000d */ /*3ff0*/ @!P0 STS.64 [R3.X16+0x8], R10 ; /* 0x0000080a03008388 */ /* 0x0005e4000000ca00 */ /*4000*/ @!P0 IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff058224 */ /* 0x006fca00078e0000 */ /*4010*/ @!P0 STS.64 [R3.X16+0x10], R4 ; /* 0x0000100403008388 */ /* 0x0003e8000000ca00 */ /*4020*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*4030*/ @P2 BRA 0x5e90 ; /* 0x00001e5000002947 */ /* 0x000fea0003800000 */ /*4040*/ ISETP.GE.AND P0, PT, R12.reuse, 0x21, PT ; /* 0x000000210c00780c */ /* 0x040fe20003f06270 */ /*4050*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x002fe200078e000a */ /*4060*/ ISETP.GE.AND P1, PT, R12.reuse, 0x41, PT ; /* 0x000000410c00780c */ /* 0x040fe20003f26270 */ /*4070*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe200078e000b */ /*4080*/ ISETP.GE.AND P4, PT, R12, 0x61, PT ; /* 0x000000610c00780c */ /* 0x000fe20003f86270 */ /*4090*/ IMAD.MOV.U32 R15, RZ, RZ, R13 ; /* 0x000000ffff0f7224 */ /* 0x000fc400078e000d */ /*40a0*/ IMAD.MOV.U32 R8, RZ, RZ, R0 ; /* 0x000000ffff087224 */ /* 0x008fcc00078e0000 */ /*40b0*/ @!P0 BRA 0x4230 ; /* 0x0000017000008947 */ /* 0x000fea0003800000 */ /*40c0*/ LDS.64 R4, [0x18] ; /* 0x00001800ff047984 */ /* 0x000e620000000a00 */ /*40d0*/ BSSY B1, 0x4230 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*40e0*/ LDS.64 R6, [0x20] ; /* 0x00002000ff067984 */ /* 0x000ea20000000a00 */ /*40f0*/ ISETP.GE.AND P0, PT, R10, R4, PT ; /* 0x000000040a00720c */ /* 0x002fe20003f06270 */ /*4100*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0004 */ /*4110*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*4120*/ IMAD.MOV.U32 R15, RZ, RZ, R6 ; /* 0x000000ffff0f7224 */ /* 0x004fc400078e0006 */ /*4130*/ IMAD.MOV.U32 R8, RZ, RZ, R7 ; /* 0x000000ffff087224 */ /* 0x000fcc00078e0007 */ /*4140*/ @!P0 BRA 0x4220 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4150*/ ISETP.GE.AND P5, PT, R4, R10, PT ; /* 0x0000000a0400720c */ /* 0x000fe20003fa6270 */ /*4160*/ IMAD.MOV.U32 R15, RZ, RZ, R13 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e000d */ /*4170*/ IMAD.MOV.U32 R8, RZ, RZ, R0 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0000 */ /*4180*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000b */ /*4190*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e000a */ /*41a0*/ @P5 ISETP.LT.U32.AND P3, PT, R13.reuse, R6.reuse, PT ; /* 0x000000060d00520c */ /* 0x0c0fe40003f61070 */ /*41b0*/ @P5 ISETP.GE.U32.AND P0, PT, R13.reuse, R6.reuse, PT ; /* 0x000000060d00520c */ /* 0x0c0fe40003f06070 */ /*41c0*/ @P5 ISETP.LT.AND.EX P3, PT, R0.reuse, R7.reuse, PT, P3 ; /* 0x000000070000520c */ /* 0x0c0fe40003f61330 */ /*41d0*/ @P5 ISETP.GE.AND.EX P0, PT, R0.reuse, R7.reuse, PT, P0 ; /* 0x000000070000520c */ /* 0x0c0fe40003f06300 */ /*41e0*/ @P5 SEL R15, R13, R6, P3 ; /* 0x000000060d0f5207 */ /* 0x000fe40001800000 */ /*41f0*/ @P5 SEL R8, R0, R7, P3 ; /* 0x0000000700085207 */ /* 0x000fc40001800000 */ /*4200*/ @P5 SEL R2, R11, R5, !P0 ; /* 0x000000050b025207 */ /* 0x000fe40004000000 */ /*4210*/ @P5 SEL R3, R10, R4, !P0 ; /* 0x000000040a035207 */ /* 0x000fe40004000000 */ /*4220*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4230*/ ISETP.GE.AND P5, PT, R12.reuse, 0x81, PT ; /* 0x000000810c00780c */ /* 0x040fe20003fa6270 */ /*4240*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0003 */ /*4250*/ ISETP.GE.AND P3, PT, R12, 0xa1, PT ; /* 0x000000a10c00780c */ /* 0x000fe20003f66270 */ /*4260*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*4270*/ IMAD.MOV.U32 R9, RZ, RZ, R15 ; /* 0x000000ffff097224 */ /* 0x010fe400078e000f */ /*4280*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0008 */ /*4290*/ @!P1 BRA 0x4410 ; /* 0x0000017000009947 */ /* 0x000fea0003800000 */ /*42a0*/ LDS.64 R6, [0x28] ; /* 0x00002800ff067984 */ /* 0x000e620000000a00 */ /*42b0*/ BSSY B1, 0x4410 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*42c0*/ LDS.64 R10, [0x30] ; /* 0x00003000ff0a7984 */ /* 0x000ea20000000a00 */ /*42d0*/ ISETP.GE.AND P0, PT, R3, R6, PT ; /* 0x000000060300720c */ /* 0x002fe20003f06270 */ /*42e0*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fc400078e0006 */ /*42f0*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*4300*/ IMAD.MOV.U32 R9, RZ, RZ, R10 ; /* 0x000000ffff097224 */ /* 0x004fe400078e000a */ /*4310*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x000fcc00078e000b */ /*4320*/ @!P0 BRA 0x4400 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4330*/ ISETP.GE.AND P6, PT, R6, R3, PT ; /* 0x000000030600720c */ /* 0x000fe20003fc6270 */ /*4340*/ IMAD.MOV.U32 R9, RZ, RZ, R15 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000f */ /*4350*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0008 */ /*4360*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*4370*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*4380*/ @P6 ISETP.LT.U32.AND P0, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00620c */ /* 0x0c0fe40003f01070 */ /*4390*/ @P6 ISETP.GE.U32.AND P1, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00620c */ /* 0x0c0fe40003f26070 */ /*43a0*/ @P6 ISETP.LT.AND.EX P0, PT, R8.reuse, R11.reuse, PT, P0 ; /* 0x0000000b0800620c */ /* 0x0c0fe40003f01300 */ /*43b0*/ @P6 ISETP.GE.AND.EX P1, PT, R8.reuse, R11.reuse, PT, P1 ; /* 0x0000000b0800620c */ /* 0x0c0fe40003f26310 */ /*43c0*/ @P6 SEL R9, R15, R10, P0 ; /* 0x0000000a0f096207 */ /* 0x000fe40000000000 */ /*43d0*/ @P6 SEL R4, R8, R11, P0 ; /* 0x0000000b08046207 */ /* 0x000fc40000000000 */ /*43e0*/ @P6 SEL R0, R2, R7, !P1 ; /* 0x0000000702006207 */ /* 0x000fe40004800000 */ /*43f0*/ @P6 SEL R5, R3, R6, !P1 ; /* 0x0000000603056207 */ /* 0x000fe40004800000 */ /*4400*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4410*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0005 */ /*4420*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*4430*/ IMAD.MOV.U32 R11, RZ, RZ, R9 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0009 */ /*4440*/ IMAD.MOV.U32 R8, RZ, RZ, R4 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0004 */ /*4450*/ @!P4 BRA 0x45d0 ; /* 0x000001700000c947 */ /* 0x000fea0003800000 */ /*4460*/ LDS.64 R6, [0x38] ; /* 0x00003800ff067984 */ /* 0x000e620000000a00 */ /*4470*/ BSSY B1, 0x45d0 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4480*/ LDS.64 R14, [0x40] ; /* 0x00004000ff0e7984 */ /* 0x001e220000000a00 */ /*4490*/ ISETP.GE.AND P0, PT, R5, R6, PT ; /* 0x000000060500720c */ /* 0x002fe20003f06270 */ /*44a0*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x000fc400078e0006 */ /*44b0*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*44c0*/ IMAD.MOV.U32 R11, RZ, RZ, R14 ; /* 0x000000ffff0b7224 */ /* 0x001fe400078e000e */ /*44d0*/ IMAD.MOV.U32 R8, RZ, RZ, R15 ; /* 0x000000ffff087224 */ /* 0x000fcc00078e000f */ /*44e0*/ @!P0 BRA 0x45c0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*44f0*/ ISETP.GE.AND P4, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003f86270 */ /*4500*/ IMAD.MOV.U32 R11, RZ, RZ, R9 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0009 */ /*4510*/ IMAD.MOV.U32 R8, RZ, RZ, R4 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0004 */ /*4520*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*4530*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0005 */ /*4540*/ @P4 ISETP.LT.U32.AND P1, PT, R9.reuse, R14.reuse, PT ; /* 0x0000000e0900420c */ /* 0x0c0fe40003f21070 */ /*4550*/ @P4 ISETP.GE.U32.AND P0, PT, R9.reuse, R14.reuse, PT ; /* 0x0000000e0900420c */ /* 0x0c0fe40003f06070 */ /*4560*/ @P4 ISETP.LT.AND.EX P1, PT, R4.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0400420c */ /* 0x0c0fe40003f21310 */ /*4570*/ @P4 ISETP.GE.AND.EX P0, PT, R4.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0400420c */ /* 0x0c0fe40003f06300 */ /*4580*/ @P4 SEL R11, R9, R14, P1 ; /* 0x0000000e090b4207 */ /* 0x000fe40000800000 */ /*4590*/ @P4 SEL R8, R4, R15, P1 ; /* 0x0000000f04084207 */ /* 0x000fc40000800000 */ /*45a0*/ @P4 SEL R2, R0, R7, !P0 ; /* 0x0000000700024207 */ /* 0x000fe40004000000 */ /*45b0*/ @P4 SEL R3, R5, R6, !P0 ; /* 0x0000000605034207 */ /* 0x000fe40004000000 */ /*45c0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*45d0*/ ISETP.GE.AND P4, PT, R12.reuse, 0xc1, PT ; /* 0x000000c10c00780c */ /* 0x040fe20003f86270 */ /*45e0*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0003 */ /*45f0*/ ISETP.GE.AND P6, PT, R12, 0xe1, PT ; /* 0x000000e10c00780c */ /* 0x000fe20003fc6270 */ /*4600*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*4610*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000b */ /*4620*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0008 */ /*4630*/ @!P5 BRA 0x47b0 ; /* 0x000001700000d947 */ /* 0x000fea0003800000 */ /*4640*/ LDS.64 R6, [0x48] ; /* 0x00004800ff067984 */ /* 0x000e620000000a00 */ /*4650*/ BSSY B1, 0x47b0 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4660*/ LDS.64 R12, [0x50] ; /* 0x00005000ff0c7984 */ /* 0x000ea20000000a00 */ /*4670*/ ISETP.GE.AND P0, PT, R3, R6, PT ; /* 0x000000060300720c */ /* 0x002fe20003f06270 */ /*4680*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fc400078e0006 */ /*4690*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*46a0*/ IMAD.MOV.U32 R9, RZ, RZ, R12 ; /* 0x000000ffff097224 */ /* 0x004fe400078e000c */ /*46b0*/ IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff047224 */ /* 0x000fcc00078e000d */ /*46c0*/ @!P0 BRA 0x47a0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*46d0*/ ISETP.GE.AND P5, PT, R6, R3, PT ; /* 0x000000030600720c */ /* 0x000fe20003fa6270 */ /*46e0*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000b */ /*46f0*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0008 */ /*4700*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*4710*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*4720*/ @P5 ISETP.LT.U32.AND P0, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00520c */ /* 0x0c0fe40003f01070 */ /*4730*/ @P5 ISETP.GE.U32.AND P1, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00520c */ /* 0x0c0fe40003f26070 */ /*4740*/ @P5 ISETP.LT.AND.EX P0, PT, R8.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0800520c */ /* 0x0c0fe40003f01300 */ /*4750*/ @P5 ISETP.GE.AND.EX P1, PT, R8.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0800520c */ /* 0x0c0fe40003f26310 */ /*4760*/ @P5 SEL R9, R11, R12, P0 ; /* 0x0000000c0b095207 */ /* 0x000fe40000000000 */ /*4770*/ @P5 SEL R4, R8, R13, P0 ; /* 0x0000000d08045207 */ /* 0x000fc40000000000 */ /*4780*/ @P5 SEL R0, R2, R7, !P1 ; /* 0x0000000702005207 */ /* 0x000fe40004800000 */ /*4790*/ @P5 SEL R5, R3, R6, !P1 ; /* 0x0000000603055207 */ /* 0x000fe40004800000 */ /*47a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*47b0*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0005 */ /*47c0*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*47d0*/ IMAD.MOV.U32 R11, RZ, RZ, R9 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0009 */ /*47e0*/ IMAD.MOV.U32 R10, RZ, RZ, R4 ; /* 0x000000ffff0a7224 */ /* 0x000fe200078e0004 */ /*47f0*/ @!P3 BRA 0x4970 ; /* 0x000001700000b947 */ /* 0x000fea0003800000 */ /*4800*/ LDS.64 R6, [0x58] ; /* 0x00005800ff067984 */ /* 0x000e620000000a00 */ /*4810*/ BSSY B1, 0x4970 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4820*/ LDS.64 R12, [0x60] ; /* 0x00006000ff0c7984 */ /* 0x000ea20000000a00 */ /*4830*/ ISETP.GE.AND P0, PT, R5, R6, PT ; /* 0x000000060500720c */ /* 0x002fe20003f06270 */ /*4840*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x000fc400078e0006 */ /*4850*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*4860*/ IMAD.MOV.U32 R11, RZ, RZ, R12 ; /* 0x000000ffff0b7224 */ /* 0x004fe400078e000c */ /*4870*/ IMAD.MOV.U32 R10, RZ, RZ, R13 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e000d */ /*4880*/ @!P0 BRA 0x4960 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4890*/ ISETP.GE.AND P3, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003f66270 */ /*48a0*/ IMAD.MOV.U32 R11, RZ, RZ, R9 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0009 */ /*48b0*/ IMAD.MOV.U32 R10, RZ, RZ, R4 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0004 */ /*48c0*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*48d0*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0005 */ /*48e0*/ @P3 ISETP.LT.U32.AND P1, PT, R9.reuse, R12.reuse, PT ; /* 0x0000000c0900320c */ /* 0x0c0fe40003f21070 */ /*48f0*/ @P3 ISETP.GE.U32.AND P0, PT, R9.reuse, R12.reuse, PT ; /* 0x0000000c0900320c */ /* 0x0c0fe40003f06070 */ /*4900*/ @P3 ISETP.LT.AND.EX P1, PT, R4.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0400320c */ /* 0x0c0fe40003f21310 */ /*4910*/ @P3 ISETP.GE.AND.EX P0, PT, R4.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0400320c */ /* 0x0c0fe40003f06300 */ /*4920*/ @P3 SEL R11, R9, R12, P1 ; /* 0x0000000c090b3207 */ /* 0x000fe40000800000 */ /*4930*/ @P3 SEL R10, R4, R13, P1 ; /* 0x0000000d040a3207 */ /* 0x000fc40000800000 */ /*4940*/ @P3 SEL R2, R0, R7, !P0 ; /* 0x0000000700023207 */ /* 0x000fe40004000000 */ /*4950*/ @P3 SEL R3, R5, R6, !P0 ; /* 0x0000000605033207 */ /* 0x000fe40004000000 */ /*4960*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4970*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0003 */ /*4980*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0002 */ /*4990*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000b */ /*49a0*/ IMAD.MOV.U32 R8, RZ, RZ, R10 ; /* 0x000000ffff087224 */ /* 0x000fe200078e000a */ /*49b0*/ @!P4 BRA 0x4b30 ; /* 0x000001700000c947 */ /* 0x000fea0003800000 */ /*49c0*/ LDS.64 R6, [0x68] ; /* 0x00006800ff067984 */ /* 0x000e620000000a00 */ /*49d0*/ BSSY B1, 0x4b30 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*49e0*/ LDS.64 R12, [0x70] ; /* 0x00007000ff0c7984 */ /* 0x000ea20000000a00 */ /*49f0*/ ISETP.GE.AND P0, PT, R3, R6, PT ; /* 0x000000060300720c */ /* 0x002fe20003f06270 */ /*4a00*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fc400078e0006 */ /*4a10*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0007 */ /*4a20*/ IMAD.MOV.U32 R9, RZ, RZ, R12 ; /* 0x000000ffff097224 */ /* 0x004fe400078e000c */ /*4a30*/ IMAD.MOV.U32 R8, RZ, RZ, R13 ; /* 0x000000ffff087224 */ /* 0x000fcc00078e000d */ /*4a40*/ @!P0 BRA 0x4b20 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4a50*/ ISETP.GE.AND P3, PT, R6, R3, PT ; /* 0x000000030600720c */ /* 0x000fe20003f66270 */ /*4a60*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000b */ /*4a70*/ IMAD.MOV.U32 R8, RZ, RZ, R10 ; /* 0x000000ffff087224 */ /* 0x000fe400078e000a */ /*4a80*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0002 */ /*4a90*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*4aa0*/ @P3 ISETP.LT.U32.AND P1, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00320c */ /* 0x0c0fe40003f21070 */ /*4ab0*/ @P3 ISETP.GE.U32.AND P0, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00320c */ /* 0x0c0fe40003f06070 */ /*4ac0*/ @P3 ISETP.LT.AND.EX P1, PT, R10.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0a00320c */ /* 0x0c0fe40003f21310 */ /*4ad0*/ @P3 ISETP.GE.AND.EX P0, PT, R10.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0a00320c */ /* 0x0c0fe40003f06300 */ /*4ae0*/ @P3 SEL R9, R11, R12, P1 ; /* 0x0000000c0b093207 */ /* 0x000fe40000800000 */ /*4af0*/ @P3 SEL R8, R10, R13, P1 ; /* 0x0000000d0a083207 */ /* 0x000fc40000800000 */ /*4b00*/ @P3 SEL R4, R2, R7, !P0 ; /* 0x0000000702043207 */ /* 0x000fe40004000000 */ /*4b10*/ @P3 SEL R5, R3, R6, !P0 ; /* 0x0000000603053207 */ /* 0x000fe40004000000 */ /*4b20*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4b30*/ IMAD.MOV.U32 R13, RZ, RZ, R9 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0009 */ /*4b40*/ IMAD.MOV.U32 R0, RZ, RZ, R8 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0008 */ /*4b50*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0005 */ /*4b60*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e0004 */ /*4b70*/ @!P6 BRA 0x5e90 ; /* 0x000013100000e947 */ /* 0x000fea0003800000 */ /*4b80*/ LDS.64 R2, [0x78] ; /* 0x00007800ff027984 */ /* 0x000e680000000a00 */ /*4b90*/ LDS.64 R6, [0x80] ; /* 0x00008000ff067984 */ /* 0x000ea20000000a00 */ /*4ba0*/ ISETP.GE.AND P0, PT, R5, R2, PT ; /* 0x000000020500720c */ /* 0x002fe20003f06270 */ /*4bb0*/ IMAD.MOV.U32 R10, RZ, RZ, R2 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0002 */ /*4bc0*/ IMAD.MOV.U32 R11, RZ, RZ, R3 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0003 */ /*4bd0*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x004fe400078e0006 */ /*4be0*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fcc00078e0007 */ /*4bf0*/ @!P0 BRA 0x5e90 ; /* 0x0000129000008947 */ /* 0x000fea0003800000 */ /*4c00*/ ISETP.GE.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x000fe20003f06270 */ /*4c10*/ IMAD.MOV.U32 R13, RZ, RZ, R9 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0009 */ /*4c20*/ IMAD.MOV.U32 R0, RZ, RZ, R8 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0008 */ /*4c30*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0005 */ /*4c40*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x000fcc00078e0004 */ /*4c50*/ @!P0 BRA 0x5e90 ; /* 0x0000123000008947 */ /* 0x000fea0003800000 */ /*4c60*/ ISETP.LT.U32.AND P1, PT, R9.reuse, R6.reuse, PT ; /* 0x000000060900720c */ /* 0x0c0fe40003f21070 */ /*4c70*/ ISETP.GE.U32.AND P0, PT, R9.reuse, R6.reuse, PT ; /* 0x000000060900720c */ /* 0x0c0fe40003f06070 */ /*4c80*/ ISETP.LT.AND.EX P1, PT, R8.reuse, R7.reuse, PT, P1 ; /* 0x000000070800720c */ /* 0x0c0fe40003f21310 */ /*4c90*/ ISETP.GE.AND.EX P0, PT, R8.reuse, R7.reuse, PT, P0 ; /* 0x000000070800720c */ /* 0x0c0fe40003f06300 */ /*4ca0*/ SEL R13, R9, R6, P1 ; /* 0x00000006090d7207 */ /* 0x000fe40000800000 */ /*4cb0*/ SEL R0, R8, R7, P1 ; /* 0x0000000708007207 */ /* 0x000fc40000800000 */ /*4cc0*/ SEL R11, R4, R3, !P0 ; /* 0x00000003040b7207 */ /* 0x000fe40004000000 */ /*4cd0*/ SEL R10, R5, R2, !P0 ; /* 0x00000002050a7207 */ /* 0x000fe20004000000 */ /*4ce0*/ BRA 0x5e90 ; /* 0x000011a000007947 */ /* 0x000fea0003800000 */ /*4cf0*/ ISETP.GT.AND P0, PT, R4, 0x1e, PT ; /* 0x0000001e0400780c */ /* 0x001fe20003f04270 */ /*4d00*/ SHFL.DOWN PT, R5, R10, 0x1, 0x1f ; /* 0x08201f000a057f89 */ /* 0x02006200000e0000 */ /*4d10*/ BSSY B1, 0x4e60 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*4d20*/ SHFL.DOWN PT, R6, R11, 0x1, 0x1f ; /* 0x08201f000b067f89 */ /* 0x0000a800000e0000 */ /*4d30*/ SHFL.DOWN PT, R8, R13, 0x1, 0x1f ; /* 0x08201f000d087f89 */ /* 0x0000e800000e0000 */ /*4d40*/ SHFL.DOWN PT, R7, R0, 0x1, 0x1f ; /* 0x08201f0000077f89 */ /* 0x00012200000e0000 */ /*4d50*/ @P0 BRA 0x4e50 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*4d60*/ ISETP.GE.AND P0, PT, R10, R5, PT ; /* 0x000000050a00720c */ /* 0x002fda0003f06270 */ /*4d70*/ @!P0 BRA 0x4e10 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*4d80*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x008fc80003f06070 */ /*4d90*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x010fc80003f06300 */ /*4da0*/ ISETP.LT.OR P0, PT, R5, R10, !P0 ; /* 0x0000000a0500720c */ /* 0x000fda0004701670 */ /*4db0*/ @P0 BRA 0x4e50 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*4dc0*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e0008 */ /*4dd0*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*4de0*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0005 */ /*4df0*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe200078e0006 */ /*4e00*/ BRA 0x4e50 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*4e10*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e0008 */ /*4e20*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0007 */ /*4e30*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0005 */ /*4e40*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe400078e0006 */ /*4e50*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4e60*/ ISETP.GT.AND P0, PT, R4, 0x1d, PT ; /* 0x0000001d0400780c */ /* 0x000fe20003f04270 */ /*4e70*/ SHFL.DOWN PT, R5, R10, 0x2, 0x1f ; /* 0x08401f000a057f89 */ /* 0x00222200000e0000 */ /*4e80*/ BSSY B1, 0x4fd0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*4e90*/ SHFL.DOWN PT, R6, R11, 0x2, 0x1f ; /* 0x08401f000b067f89 */ /* 0x0042a800000e0000 */ /*4ea0*/ SHFL.DOWN PT, R8, R13, 0x2, 0x1f ; /* 0x08401f000d087f89 */ /* 0x0082e800000e0000 */ /*4eb0*/ SHFL.DOWN PT, R7, R0, 0x2, 0x1f ; /* 0x08401f0000077f89 */ /* 0x01032200000e0000 */ /*4ec0*/ @P0 BRA 0x4fc0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*4ed0*/ ISETP.GE.AND P0, PT, R10, R5, PT ; /* 0x000000050a00720c */ /* 0x001fda0003f06270 */ /*4ee0*/ @!P0 BRA 0x4f80 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*4ef0*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x008fc80003f06070 */ /*4f00*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x010fc80003f06300 */ /*4f10*/ ISETP.LT.OR P0, PT, R5, R10, !P0 ; /* 0x0000000a0500720c */ /* 0x000fda0004701670 */ /*4f20*/ @P0 BRA 0x4fc0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*4f30*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e0008 */ /*4f40*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*4f50*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0005 */ /*4f60*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe200078e0006 */ /*4f70*/ BRA 0x4fc0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*4f80*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x00afe400078e0008 */ /*4f90*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0007 */ /*4fa0*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0005 */ /*4fb0*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe400078e0006 */ /*4fc0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4fd0*/ ISETP.GT.AND P0, PT, R4, 0x1b, PT ; /* 0x0000001b0400780c */ /* 0x000fe20003f04270 */ /*4fe0*/ SHFL.DOWN PT, R5, R10, 0x4, 0x1f ; /* 0x08801f000a057f89 */ /* 0x00106200000e0000 */ /*4ff0*/ BSSY B1, 0x5140 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*5000*/ SHFL.DOWN PT, R6, R11, 0x4, 0x1f ; /* 0x08801f000b067f89 */ /* 0x0040a800000e0000 */ /*5010*/ SHFL.DOWN PT, R8, R13, 0x4, 0x1f ; /* 0x08801f000d087f89 */ /* 0x0080e800000e0000 */ /*5020*/ SHFL.DOWN PT, R7, R0, 0x4, 0x1f ; /* 0x08801f0000077f89 */ /* 0x01012200000e0000 */ /*5030*/ @P0 BRA 0x5130 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*5040*/ ISETP.GE.AND P0, PT, R10, R5, PT ; /* 0x000000050a00720c */ /* 0x002fda0003f06270 */ /*5050*/ @!P0 BRA 0x50f0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*5060*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x008fc80003f06070 */ /*5070*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x010fc80003f06300 */ /*5080*/ ISETP.LT.OR P0, PT, R5, R10, !P0 ; /* 0x0000000a0500720c */ /* 0x000fda0004701670 */ /*5090*/ @P0 BRA 0x5130 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*50a0*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e0008 */ /*50b0*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*50c0*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0005 */ /*50d0*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe200078e0006 */ /*50e0*/ BRA 0x5130 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*50f0*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e0008 */ /*5100*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0007 */ /*5110*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0005 */ /*5120*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe400078e0006 */ /*5130*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5140*/ ISETP.GT.AND P0, PT, R4, 0x17, PT ; /* 0x000000170400780c */ /* 0x000fe20003f04270 */ /*5150*/ SHFL.DOWN PT, R5, R10, 0x8, 0x1f ; /* 0x09001f000a057f89 */ /* 0x00222200000e0000 */ /*5160*/ BSSY B1, 0x52b0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*5170*/ SHFL.DOWN PT, R6, R11, 0x8, 0x1f ; /* 0x09001f000b067f89 */ /* 0x0042a800000e0000 */ /*5180*/ SHFL.DOWN PT, R8, R13, 0x8, 0x1f ; /* 0x09001f000d087f89 */ /* 0x0082e800000e0000 */ /*5190*/ SHFL.DOWN PT, R7, R0, 0x8, 0x1f ; /* 0x09001f0000077f89 */ /* 0x01032200000e0000 */ /*51a0*/ @P0 BRA 0x52a0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*51b0*/ ISETP.GE.AND P0, PT, R10, R5, PT ; /* 0x000000050a00720c */ /* 0x001fda0003f06270 */ /*51c0*/ @!P0 BRA 0x5260 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*51d0*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x008fc80003f06070 */ /*51e0*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x010fc80003f06300 */ /*51f0*/ ISETP.LT.OR P0, PT, R5, R10, !P0 ; /* 0x0000000a0500720c */ /* 0x000fda0004701670 */ /*5200*/ @P0 BRA 0x52a0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*5210*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e0008 */ /*5220*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*5230*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0005 */ /*5240*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe200078e0006 */ /*5250*/ BRA 0x52a0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*5260*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x00afe400078e0008 */ /*5270*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0007 */ /*5280*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0005 */ /*5290*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe400078e0006 */ /*52a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*52b0*/ ISETP.GT.AND P0, PT, R4, 0xf, PT ; /* 0x0000000f0400780c */ /* 0x000fe20003f04270 */ /*52c0*/ SHFL.DOWN PT, R5, R10, 0x10, 0x1f ; /* 0x0a001f000a057f89 */ /* 0x00106200000e0000 */ /*52d0*/ BSSY B1, 0x5420 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*52e0*/ SHFL.DOWN PT, R6, R11, 0x10, 0x1f ; /* 0x0a001f000b067f89 */ /* 0x0040a800000e0000 */ /*52f0*/ SHFL.DOWN PT, R8, R13, 0x10, 0x1f ; /* 0x0a001f000d087f89 */ /* 0x0080e800000e0000 */ /*5300*/ SHFL.DOWN PT, R7, R0, 0x10, 0x1f ; /* 0x0a001f0000077f89 */ /* 0x01012200000e0000 */ /*5310*/ @P0 BRA 0x5410 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*5320*/ ISETP.GE.AND P0, PT, R10, R5, PT ; /* 0x000000050a00720c */ /* 0x002fda0003f06270 */ /*5330*/ @!P0 BRA 0x53d0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*5340*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x008fc80003f06070 */ /*5350*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x010fc80003f06300 */ /*5360*/ ISETP.LT.OR P0, PT, R5, R10, !P0 ; /* 0x0000000a0500720c */ /* 0x000fda0004701670 */ /*5370*/ @P0 BRA 0x5410 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*5380*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e0008 */ /*5390*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*53a0*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0005 */ /*53b0*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe200078e0006 */ /*53c0*/ BRA 0x5410 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*53d0*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e0008 */ /*53e0*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0007 */ /*53f0*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0005 */ /*5400*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe400078e0006 */ /*5410*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5420*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f05270 */ /*5430*/ ISETP.NE.AND P2, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fd60003f45270 */ /*5440*/ @!P0 IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff048224 */ /* 0x000fe200078e000d */ /*5450*/ @!P0 STS.64 [R3.X16+0x8], R10 ; /* 0x0000080a03008388 */ /* 0x0001e2000000ca00 */ /*5460*/ @!P0 IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff058224 */ /* 0x002fca00078e0000 */ /*5470*/ @!P0 STS.64 [R3.X16+0x10], R4 ; /* 0x0000100403008388 */ /* 0x0001e8000000ca00 */ /*5480*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*5490*/ @P2 BRA 0x5e90 ; /* 0x000009f000002947 */ /* 0x000fea0003800000 */ /*54a0*/ LDS.64 R6, [0x18] ; /* 0x00001800ff067984 */ /* 0x014e620000000a00 */ /*54b0*/ BSSY B1, 0x5630 ; /* 0x0000017000017945 */ /* 0x000fe60003800000 */ /*54c0*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x008ea80000000a00 */ /*54d0*/ LDS.64 R4, [0x28] ; /* 0x00002800ff047984 */ /* 0x001e280000000a00 */ /*54e0*/ LDS.64 R2, [0x30] ; /* 0x00003000ff027984 */ /* 0x000ee20000000a00 */ /*54f0*/ ISETP.GE.AND P0, PT, R10, R6, PT ; /* 0x000000060a00720c */ /* 0x002fe20003f06270 */ /*5500*/ IMAD.MOV.U32 R28, RZ, RZ, R7 ; /* 0x000000ffff1c7224 */ /* 0x000fc400078e0007 */ /*5510*/ IMAD.MOV.U32 R29, RZ, RZ, R6 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e0006 */ /*5520*/ IMAD.MOV.U32 R27, RZ, RZ, R8 ; /* 0x000000ffff1b7224 */ /* 0x004fe400078e0008 */ /*5530*/ IMAD.MOV.U32 R26, RZ, RZ, R9 ; /* 0x000000ffff1a7224 */ /* 0x000fcc00078e0009 */ /*5540*/ @!P0 BRA 0x5620 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5550*/ ISETP.GE.AND P3, PT, R6, R10, PT ; /* 0x0000000a0600720c */ /* 0x009fe20003f66270 */ /*5560*/ IMAD.MOV.U32 R27, RZ, RZ, R13 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e000d */ /*5570*/ IMAD.MOV.U32 R26, RZ, RZ, R0 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e0000 */ /*5580*/ IMAD.MOV.U32 R28, RZ, RZ, R11 ; /* 0x000000ffff1c7224 */ /* 0x000fe400078e000b */ /*5590*/ IMAD.MOV.U32 R29, RZ, RZ, R10 ; /* 0x000000ffff1d7224 */ /* 0x000fcc00078e000a */ /*55a0*/ @P3 ISETP.LT.U32.AND P1, PT, R13.reuse, R8.reuse, PT ; /* 0x000000080d00320c */ /* 0x0c0fe40003f21070 */ /*55b0*/ @P3 ISETP.GE.U32.AND P0, PT, R13.reuse, R8.reuse, PT ; /* 0x000000080d00320c */ /* 0x0c0fe40003f06070 */ /*55c0*/ @P3 ISETP.LT.AND.EX P1, PT, R0.reuse, R9.reuse, PT, P1 ; /* 0x000000090000320c */ /* 0x0c0fe40003f21310 */ /*55d0*/ @P3 ISETP.GE.AND.EX P0, PT, R0.reuse, R9.reuse, PT, P0 ; /* 0x000000090000320c */ /* 0x0c0fe40003f06300 */ /*55e0*/ @P3 SEL R27, R13, R8, P1 ; /* 0x000000080d1b3207 */ /* 0x000fe40000800000 */ /*55f0*/ @P3 SEL R26, R0, R9, P1 ; /* 0x00000009001a3207 */ /* 0x000fc40000800000 */ /*5600*/ @P3 SEL R28, R11, R7, !P0 ; /* 0x000000070b1c3207 */ /* 0x000fe40004000000 */ /*5610*/ @P3 SEL R29, R10, R6, !P0 ; /* 0x000000060a1d3207 */ /* 0x000fe40004000000 */ /*5620*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x009fea0003800000 */ /*5630*/ LDS.64 R24, [0x38] ; /* 0x00003800ff187984 */ /* 0x000e220000000a00 */ /*5640*/ ISETP.GE.AND P0, PT, R29, R4, PT ; /* 0x000000041d00720c */ /* 0x000fe20003f06270 */ /*5650*/ BSSY B1, 0x5820 ; /* 0x000001c000017945 */ /* 0x000fe20003800000 */ /*5660*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0005 */ /*5670*/ LDS.64 R22, [0x40] ; /* 0x00004000ff167984 */ /* 0x000e620000000a00 */ /*5680*/ IMAD.MOV.U32 R31, RZ, RZ, R4 ; /* 0x000000ffff1f7224 */ /* 0x000fe400078e0004 */ /*5690*/ IMAD.MOV.U32 R33, RZ, RZ, R2 ; /* 0x000000ffff217224 */ /* 0x000fe200078e0002 */ /*56a0*/ LDS.64 R20, [0x48] ; /* 0x00004800ff147984 */ /* 0x000ea20000000a00 */ /*56b0*/ IMAD.MOV.U32 R30, RZ, RZ, R3 ; /* 0x000000ffff1e7224 */ /* 0x000fc600078e0003 */ /*56c0*/ LDS.64 R18, [0x50] ; /* 0x00005000ff127984 */ /* 0x000ee80000000a00 */ /*56d0*/ LDS.64 R16, [0x58] ; /* 0x00005800ff107984 */ /* 0x000f280000000a00 */ /*56e0*/ LDS.64 R14, [0x60] ; /* 0x00006000ff0e7984 */ /* 0x000e280000000a00 */ /*56f0*/ LDS.64 R12, [0x68] ; /* 0x00006800ff0c7984 */ /* 0x000e280000000a00 */ /*5700*/ LDS.64 R10, [0x70] ; /* 0x00007000ff0a7984 */ /* 0x000e280000000a00 */ /*5710*/ LDS.64 R6, [0x78] ; /* 0x00007800ff067984 */ /* 0x000e280000000a00 */ /*5720*/ LDS.64 R8, [0x80] ; /* 0x00008000ff087984 */ /* 0x000e220000000a00 */ /*5730*/ @!P0 BRA 0x5810 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5740*/ ISETP.GE.AND P3, PT, R4, R29, PT ; /* 0x0000001d0400720c */ /* 0x000fe20003f66270 */ /*5750*/ IMAD.MOV.U32 R33, RZ, RZ, R27 ; /* 0x000000ffff217224 */ /* 0x000fc400078e001b */ /*5760*/ IMAD.MOV.U32 R30, RZ, RZ, R26 ; /* 0x000000ffff1e7224 */ /* 0x000fe400078e001a */ /*5770*/ IMAD.MOV.U32 R0, RZ, RZ, R28 ; /* 0x000000ffff007224 */ /* 0x000fe400078e001c */ /*5780*/ IMAD.MOV.U32 R31, RZ, RZ, R29 ; /* 0x000000ffff1f7224 */ /* 0x000fcc00078e001d */ /*5790*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R2.reuse, PT ; /* 0x000000021b00320c */ /* 0x0c0fe40003f21070 */ /*57a0*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R2.reuse, PT ; /* 0x000000021b00320c */ /* 0x0c0fe40003f06070 */ /*57b0*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R3.reuse, PT, P1 ; /* 0x000000031a00320c */ /* 0x0c0fe40003f21310 */ /*57c0*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R3.reuse, PT, P0 ; /* 0x000000031a00320c */ /* 0x0c0fe40003f06300 */ /*57d0*/ @P3 SEL R33, R27, R2, P1 ; /* 0x000000021b213207 */ /* 0x000fe40000800000 */ /*57e0*/ @P3 SEL R30, R26, R3, P1 ; /* 0x000000031a1e3207 */ /* 0x000fc40000800000 */ /*57f0*/ @P3 SEL R0, R28, R5, !P0 ; /* 0x000000051c003207 */ /* 0x000fe40004000000 */ /*5800*/ @P3 SEL R31, R29, R4, !P0 ; /* 0x000000041d1f3207 */ /* 0x000fe40004000000 */ /*5810*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5820*/ ISETP.GE.AND P0, PT, R31, R24, PT ; /* 0x000000181f00720c */ /* 0x001fe20003f06270 */ /*5830*/ BSSY B1, 0x5970 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5840*/ IMAD.MOV.U32 R2, RZ, RZ, R25 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0019 */ /*5850*/ IMAD.MOV.U32 R3, RZ, RZ, R24 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0018 */ /*5860*/ IMAD.MOV.U32 R27, RZ, RZ, R22 ; /* 0x000000ffff1b7224 */ /* 0x002fe400078e0016 */ /*5870*/ IMAD.MOV.U32 R26, RZ, RZ, R23 ; /* 0x000000ffff1a7224 */ /* 0x000fca00078e0017 */ /*5880*/ @!P0 BRA 0x5960 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5890*/ ISETP.GE.AND P3, PT, R24, R31, PT ; /* 0x0000001f1800720c */ /* 0x000fe20003f66270 */ /*58a0*/ IMAD.MOV.U32 R27, RZ, RZ, R33 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0021 */ /*58b0*/ IMAD.MOV.U32 R26, RZ, RZ, R30 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e001e */ /*58c0*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*58d0*/ IMAD.MOV.U32 R3, RZ, RZ, R31 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e001f */ /*58e0*/ @P3 ISETP.LT.U32.AND P1, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f21070 */ /*58f0*/ @P3 ISETP.GE.U32.AND P0, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f06070 */ /*5900*/ @P3 ISETP.LT.AND.EX P1, PT, R30.reuse, R23.reuse, PT, P1 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f21310 */ /*5910*/ @P3 ISETP.GE.AND.EX P0, PT, R30.reuse, R23.reuse, PT, P0 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f06300 */ /*5920*/ @P3 SEL R27, R33, R22, P1 ; /* 0x00000016211b3207 */ /* 0x000fe40000800000 */ /*5930*/ @P3 SEL R26, R30, R23, P1 ; /* 0x000000171e1a3207 */ /* 0x000fc40000800000 */ /*5940*/ @P3 SEL R2, R0, R25, !P0 ; /* 0x0000001900023207 */ /* 0x000fe40004000000 */ /*5950*/ @P3 SEL R3, R31, R24, !P0 ; /* 0x000000181f033207 */ /* 0x000fe40004000000 */ /*5960*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5970*/ ISETP.GE.AND P0, PT, R3, R20, PT ; /* 0x000000140300720c */ /* 0x004fe20003f06270 */ /*5980*/ BSSY B1, 0x5ac0 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5990*/ IMAD.MOV.U32 R0, RZ, RZ, R21 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0015 */ /*59a0*/ IMAD.MOV.U32 R5, RZ, RZ, R20 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0014 */ /*59b0*/ IMAD.MOV.U32 R23, RZ, RZ, R18 ; /* 0x000000ffff177224 */ /* 0x008fe400078e0012 */ /*59c0*/ IMAD.MOV.U32 R4, RZ, RZ, R19 ; /* 0x000000ffff047224 */ /* 0x000fca00078e0013 */ /*59d0*/ @!P0 BRA 0x5ab0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*59e0*/ ISETP.GE.AND P3, PT, R20, R3, PT ; /* 0x000000031400720c */ /* 0x000fe20003f66270 */ /*59f0*/ IMAD.MOV.U32 R23, RZ, RZ, R27 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001b */ /*5a00*/ IMAD.MOV.U32 R4, RZ, RZ, R26 ; /* 0x000000ffff047224 */ /* 0x000fe400078e001a */ /*5a10*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*5a20*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*5a30*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f21070 */ /*5a40*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f06070 */ /*5a50*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R19.reuse, PT, P1 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f21310 */ /*5a60*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R19.reuse, PT, P0 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f06300 */ /*5a70*/ @P3 SEL R23, R27, R18, P1 ; /* 0x000000121b173207 */ /* 0x000fe40000800000 */ /*5a80*/ @P3 SEL R4, R26, R19, P1 ; /* 0x000000131a043207 */ /* 0x000fc40000800000 */ /*5a90*/ @P3 SEL R0, R2, R21, !P0 ; /* 0x0000001502003207 */ /* 0x000fe40004000000 */ /*5aa0*/ @P3 SEL R5, R3, R20, !P0 ; /* 0x0000001403053207 */ /* 0x000fe40004000000 */ /*5ab0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5ac0*/ ISETP.GE.AND P0, PT, R5, R16, PT ; /* 0x000000100500720c */ /* 0x010fe20003f06270 */ /*5ad0*/ BSSY B1, 0x5c10 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5ae0*/ IMAD.MOV.U32 R2, RZ, RZ, R17 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0011 */ /*5af0*/ IMAD.MOV.U32 R3, RZ, RZ, R16 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0010 */ /*5b00*/ IMAD.MOV.U32 R19, RZ, RZ, R14 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000e */ /*5b10*/ IMAD.MOV.U32 R18, RZ, RZ, R15 ; /* 0x000000ffff127224 */ /* 0x000fca00078e000f */ /*5b20*/ @!P0 BRA 0x5c00 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5b30*/ ISETP.GE.AND P3, PT, R16, R5, PT ; /* 0x000000051000720c */ /* 0x000fe20003f66270 */ /*5b40*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0017 */ /*5b50*/ IMAD.MOV.U32 R18, RZ, RZ, R4 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0004 */ /*5b60*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*5b70*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0005 */ /*5b80*/ @P3 ISETP.LT.U32.AND P1, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f21070 */ /*5b90*/ @P3 ISETP.GE.U32.AND P0, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f06070 */ /*5ba0*/ @P3 ISETP.LT.AND.EX P1, PT, R4.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0400320c */ /* 0x0c0fe40003f21310 */ /*5bb0*/ @P3 ISETP.GE.AND.EX P0, PT, R4.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0400320c */ /* 0x0c0fe40003f06300 */ /*5bc0*/ @P3 SEL R19, R23, R14, P1 ; /* 0x0000000e17133207 */ /* 0x000fe40000800000 */ /*5bd0*/ @P3 SEL R18, R4, R15, P1 ; /* 0x0000000f04123207 */ /* 0x000fc40000800000 */ /*5be0*/ @P3 SEL R2, R0, R17, !P0 ; /* 0x0000001100023207 */ /* 0x000fe40004000000 */ /*5bf0*/ @P3 SEL R3, R5, R16, !P0 ; /* 0x0000001005033207 */ /* 0x000fe40004000000 */ /*5c00*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5c10*/ ISETP.GE.AND P0, PT, R3, R12, PT ; /* 0x0000000c0300720c */ /* 0x000fe20003f06270 */ /*5c20*/ BSSY B1, 0x5d60 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5c30*/ IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000d */ /*5c40*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000c */ /*5c50*/ IMAD.MOV.U32 R15, RZ, RZ, R10 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e000a */ /*5c60*/ IMAD.MOV.U32 R14, RZ, RZ, R11 ; /* 0x000000ffff0e7224 */ /* 0x000fca00078e000b */ /*5c70*/ @!P0 BRA 0x5d50 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5c80*/ ISETP.GE.AND P3, PT, R12, R3, PT ; /* 0x000000030c00720c */ /* 0x000fe20003f66270 */ /*5c90*/ IMAD.MOV.U32 R15, RZ, RZ, R19 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0013 */ /*5ca0*/ IMAD.MOV.U32 R14, RZ, RZ, R18 ; /* 0x000000ffff0e7224 */ /* 0x000fe400078e0012 */ /*5cb0*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0002 */ /*5cc0*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*5cd0*/ @P3 ISETP.LT.U32.AND P1, PT, R19.reuse, R10.reuse, PT ; /* 0x0000000a1300320c */ /* 0x0c0fe40003f21070 */ /*5ce0*/ @P3 ISETP.GE.U32.AND P0, PT, R19.reuse, R10.reuse, PT ; /* 0x0000000a1300320c */ /* 0x0c0fe40003f06070 */ /*5cf0*/ @P3 ISETP.LT.AND.EX P1, PT, R18.reuse, R11.reuse, PT, P1 ; /* 0x0000000b1200320c */ /* 0x0c0fe40003f21310 */ /*5d00*/ @P3 ISETP.GE.AND.EX P0, PT, R18.reuse, R11.reuse, PT, P0 ; /* 0x0000000b1200320c */ /* 0x0c0fe40003f06300 */ /*5d10*/ @P3 SEL R15, R19, R10, P1 ; /* 0x0000000a130f3207 */ /* 0x000fe40000800000 */ /*5d20*/ @P3 SEL R14, R18, R11, P1 ; /* 0x0000000b120e3207 */ /* 0x000fc40000800000 */ /*5d30*/ @P3 SEL R4, R2, R13, !P0 ; /* 0x0000000d02043207 */ /* 0x000fe40004000000 */ /*5d40*/ @P3 SEL R5, R3, R12, !P0 ; /* 0x0000000c03053207 */ /* 0x000fe40004000000 */ /*5d50*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5d60*/ ISETP.GE.AND P0, PT, R5, R6, PT ; /* 0x000000060500720c */ /* 0x000fe20003f06270 */ /*5d70*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0008 */ /*5d80*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*5d90*/ IMAD.MOV.U32 R10, RZ, RZ, R6 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0006 */ /*5da0*/ IMAD.MOV.U32 R11, RZ, RZ, R7 ; /* 0x000000ffff0b7224 */ /* 0x000fcc00078e0007 */ /*5db0*/ @!P0 BRA 0x5e90 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5dc0*/ ISETP.GE.AND P3, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003f66270 */ /*5dd0*/ IMAD.MOV.U32 R13, RZ, RZ, R15 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000f */ /*5de0*/ IMAD.MOV.U32 R0, RZ, RZ, R14 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000e */ /*5df0*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0004 */ /*5e00*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e0005 */ /*5e10*/ @P3 ISETP.LT.U32.AND P1, PT, R15.reuse, R8.reuse, PT ; /* 0x000000080f00320c */ /* 0x0c0fe40003f21070 */ /*5e20*/ @P3 ISETP.GE.U32.AND P0, PT, R15.reuse, R8.reuse, PT ; /* 0x000000080f00320c */ /* 0x0c0fe40003f06070 */ /*5e30*/ @P3 ISETP.LT.AND.EX P1, PT, R14.reuse, R9.reuse, PT, P1 ; /* 0x000000090e00320c */ /* 0x0c0fe40003f21310 */ /*5e40*/ @P3 ISETP.GE.AND.EX P0, PT, R14.reuse, R9.reuse, PT, P0 ; /* 0x000000090e00320c */ /* 0x0c0fe40003f06300 */ /*5e50*/ @P3 SEL R13, R15, R8, P1 ; /* 0x000000080f0d3207 */ /* 0x000fe40000800000 */ /*5e60*/ @P3 SEL R0, R14, R9, P1 ; /* 0x000000090e003207 */ /* 0x000fc40000800000 */ /*5e70*/ @P3 SEL R11, R4, R7, !P0 ; /* 0x00000007040b3207 */ /* 0x000fe40004000000 */ /*5e80*/ @P3 SEL R10, R5, R6, !P0 ; /* 0x00000006050a3207 */ /* 0x000fe40004000000 */ /*5e90*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*5ea0*/ @P2 EXIT ; /* 0x000000000000294d */ /* 0x000fea0003800000 */ /*5eb0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff027624 */ /* 0x000fe400078e00ff */ /*5ec0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x174] ; /* 0x00005d00ff037624 */ /* 0x003fe400078e00ff */ /*5ed0*/ IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000d */ /*5ee0*/ IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0000 */ /*5ef0*/ STG.E.64 [R2.64], R10 ; /* 0x0000000a02007986 */ /* 0x000fe8000c101b04 */ /*5f00*/ STG.E.64 [R2.64+0x8], R4 ; /* 0x0000080402007986 */ /* 0x000fe2000c101b04 */ /*5f10*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*5f20*/ BRA 0x5f20; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*5f30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5f40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5f50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5f60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5f70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5f80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5f90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5fa0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5fb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5fc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5fd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5fe0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5ff0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentIPNS0_5tupleIJ4typelEEES9_S8_iNS1_9__extrema9arg_max_fIS7_l10comparatorEEEEJS9_S9_iSD_EEEvDpT0_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ ISETP.NE.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fda0003f05270 */ /*0020*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*0030*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0040*/ IMAD.MOV.U32 R24, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff187624 */ /* 0x000fe200078e00ff */ /*0050*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0060*/ BSSY B0, 0x5dd0 ; /* 0x00005d6000007945 */ /* 0x000fe60003800000 */ /*0070*/ ISETP.GE.AND P0, PT, R24, 0x500, PT ; /* 0x000005001800780c */ /* 0x000fda0003f06270 */ /*0080*/ @!P0 BRA 0x2cf0 ; /* 0x00002c6000008947 */ /* 0x000fea0003800000 */ /*0090*/ IMAD.MOV.U32 R7, RZ, RZ, 0x10 ; /* 0x00000010ff077424 */ /* 0x000fc800078e00ff */ /*00a0*/ IMAD.WIDE R6, R0, R7, c[0x0][0x160] ; /* 0x0000580000067625 */ /* 0x001fca00078e0207 */ /*00b0*/ LDG.E.64.CONSTANT R26, [R6.64] ; /* 0x00000004061a7981 */ /* 0x000ea8000c1e9b00 */ /*00c0*/ LDG.E.64.CONSTANT R28, [R6.64+0x1000] ; /* 0x00100004061c7981 */ /* 0x000ea8000c1e9b00 */ /*00d0*/ LDG.E.64.CONSTANT R20, [R6.64+0x1008] ; /* 0x0010080406147981 */ /* 0x000168000c1e9b00 */ /*00e0*/ LDG.E.64.CONSTANT R12, [R6.64+0x2000] ; /* 0x00200004060c7981 */ /* 0x000168000c1e9b00 */ /*00f0*/ LDG.E.64.CONSTANT R14, [R6.64+0x2008] ; /* 0x00200804060e7981 */ /* 0x000168000c1e9b00 */ /*0100*/ LDG.E.64.CONSTANT R4, [R6.64+0x3000] ; /* 0x0030000406047981 */ /* 0x000168000c1e9b00 */ /*0110*/ LDG.E.64.CONSTANT R2, [R6.64+0x3008] ; /* 0x0030080406027981 */ /* 0x000168000c1e9b00 */ /*0120*/ LDG.E.64.CONSTANT R10, [R6.64+0x4000] ; /* 0x00400004060a7981 */ /* 0x000168000c1e9b00 */ /*0130*/ LDG.E.64.CONSTANT R8, [R6.64+0x4008] ; /* 0x0040080406087981 */ /* 0x000162000c1e9b00 */ /*0140*/ BSSY B1, 0x2f0 ; /* 0x000001a000017945 */ /* 0x000fe20003800000 */ /*0150*/ ISETP.GE.AND P0, PT, R26, R28, PT ; /* 0x0000001c1a00720c */ /* 0x004fda0003f06270 */ /*0160*/ @!P0 BRA 0x2a0 ; /* 0x0000013000008947 */ /* 0x000fea0003800000 */ /*0170*/ LDG.E.64.CONSTANT R18, [R6.64+0x8] ; /* 0x0000080406127981 */ /* 0x001ea2000c1e9b00 */ /*0180*/ ISETP.GE.AND P0, PT, R28, R26, PT ; /* 0x0000001a1c00720c */ /* 0x000fe20003f06270 */ /*0190*/ IMAD.MOV.U32 R23, RZ, RZ, R26 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001a */ /*01a0*/ IMAD.MOV.U32 R22, RZ, RZ, R27 ; /* 0x000000ffff167224 */ /* 0x000fe400078e001b */ /*01b0*/ IMAD.MOV.U32 R16, RZ, RZ, R18 ; /* 0x000000ffff107224 */ /* 0x004fe400078e0012 */ /*01c0*/ IMAD.MOV.U32 R17, RZ, RZ, R19 ; /* 0x000000ffff117224 */ /* 0x000fcc00078e0013 */ /*01d0*/ @!P0 BRA 0x2e0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*01e0*/ ISETP.GE.U32.AND P0, PT, R18, R20, PT ; /* 0x000000141200720c */ /* 0x020fe20003f06070 */ /*01f0*/ IMAD.MOV.U32 R23, RZ, RZ, R28 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001c */ /*0200*/ IMAD.MOV.U32 R22, RZ, RZ, R29 ; /* 0x000000ffff167224 */ /* 0x000fe200078e001d */ /*0210*/ ISETP.GE.AND.EX P0, PT, R19, R21, PT, P0 ; /* 0x000000151300720c */ /* 0x000fe20003f06300 */ /*0220*/ IMAD.MOV.U32 R16, RZ, RZ, R20 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0014 */ /*0230*/ IMAD.MOV.U32 R17, RZ, RZ, R21 ; /* 0x000000ffff117224 */ /* 0x000fd400078e0015 */ /*0240*/ @P0 BRA 0x2e0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0250*/ MOV R23, R26 ; /* 0x0000001a00177202 */ /* 0x000fe20000000f00 */ /*0260*/ IMAD.MOV.U32 R22, RZ, RZ, R27 ; /* 0x000000ffff167224 */ /* 0x000fe400078e001b */ /*0270*/ IMAD.MOV.U32 R16, RZ, RZ, R18 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0012 */ /*0280*/ IMAD.MOV.U32 R17, RZ, RZ, R19 ; /* 0x000000ffff117224 */ /* 0x000fe200078e0013 */ /*0290*/ BRA 0x2e0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*02a0*/ IMAD.MOV.U32 R23, RZ, RZ, R28 ; /* 0x000000ffff177224 */ /* 0x001fe400078e001c */ /*02b0*/ IMAD.MOV.U32 R22, RZ, RZ, R29 ; /* 0x000000ffff167224 */ /* 0x000fe400078e001d */ /*02c0*/ IMAD.MOV.U32 R16, RZ, RZ, R20 ; /* 0x000000ffff107224 */ /* 0x020fc400078e0014 */ /*02d0*/ IMAD.MOV.U32 R17, RZ, RZ, R21 ; /* 0x000000ffff117224 */ /* 0x000fe400078e0015 */ /*02e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*02f0*/ ISETP.GE.AND P0, PT, R23, R12, PT ; /* 0x0000000c1700720c */ /* 0x020fe20003f06270 */ /*0300*/ BSSY B1, 0x490 ; /* 0x0000018000017945 */ /* 0x000fd80003800000 */ /*0310*/ @!P0 BRA 0x440 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0320*/ ISETP.GE.AND P0, PT, R12, R23, PT ; /* 0x000000170c00720c */ /* 0x000fe20003f06270 */ /*0330*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe200078e0017 */ /*0340*/ MOV R20, R17 ; /* 0x0000001100147202 */ /* 0x000fe20000000f00 */ /*0350*/ IMAD.MOV.U32 R18, RZ, RZ, R22 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0016 */ /*0360*/ IMAD.MOV.U32 R21, RZ, RZ, R16 ; /* 0x000000ffff157224 */ /* 0x000fd000078e0010 */ /*0370*/ @!P0 BRA 0x480 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0380*/ ISETP.GE.U32.AND P0, PT, R16, R14, PT ; /* 0x0000000e1000720c */ /* 0x000fe20003f06070 */ /*0390*/ IMAD.MOV.U32 R19, RZ, RZ, R12 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000c */ /*03a0*/ IMAD.MOV.U32 R18, RZ, RZ, R13 ; /* 0x000000ffff127224 */ /* 0x000fe200078e000d */ /*03b0*/ ISETP.GE.AND.EX P0, PT, R17, R15, PT, P0 ; /* 0x0000000f1100720c */ /* 0x000fe20003f06300 */ /*03c0*/ IMAD.MOV.U32 R21, RZ, RZ, R14 ; /* 0x000000ffff157224 */ /* 0x000fe400078e000e */ /*03d0*/ IMAD.MOV.U32 R20, RZ, RZ, R15 ; /* 0x000000ffff147224 */ /* 0x000fd400078e000f */ /*03e0*/ @P0 BRA 0x480 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*03f0*/ IMAD.MOV.U32 R21, RZ, RZ, R16 ; /* 0x000000ffff157224 */ /* 0x000fe400078e0010 */ /*0400*/ IMAD.MOV.U32 R20, RZ, RZ, R17 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0011 */ /*0410*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0017 */ /*0420*/ IMAD.MOV.U32 R18, RZ, RZ, R22 ; /* 0x000000ffff127224 */ /* 0x000fe200078e0016 */ /*0430*/ BRA 0x480 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0440*/ IMAD.MOV.U32 R19, RZ, RZ, R12 ; /* 0x000000ffff137224 */ /* 0x000fe200078e000c */ /*0450*/ MOV R21, R14 ; /* 0x0000000e00157202 */ /* 0x000fe20000000f00 */ /*0460*/ IMAD.MOV.U32 R18, RZ, RZ, R13 ; /* 0x000000ffff127224 */ /* 0x000fe400078e000d */ /*0470*/ IMAD.MOV.U32 R20, RZ, RZ, R15 ; /* 0x000000ffff147224 */ /* 0x000fc400078e000f */ /*0480*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0490*/ ISETP.GE.AND P0, PT, R19, R4, PT ; /* 0x000000041300720c */ /* 0x000fe20003f06270 */ /*04a0*/ BSSY B1, 0x630 ; /* 0x0000018000017945 */ /* 0x000fd80003800000 */ /*04b0*/ @!P0 BRA 0x5e0 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*04c0*/ ISETP.GE.AND P0, PT, R4, R19, PT ; /* 0x000000130400720c */ /* 0x000fe20003f06270 */ /*04d0*/ IMAD.MOV.U32 R13, RZ, RZ, R19 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0013 */ /*04e0*/ IMAD.MOV.U32 R12, RZ, RZ, R18 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e0012 */ /*04f0*/ IMAD.MOV.U32 R15, RZ, RZ, R21 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0015 */ /*0500*/ IMAD.MOV.U32 R14, RZ, RZ, R20 ; /* 0x000000ffff0e7224 */ /* 0x000fcc00078e0014 */ /*0510*/ @!P0 BRA 0x620 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0520*/ ISETP.GE.U32.AND P0, PT, R21, R2, PT ; /* 0x000000021500720c */ /* 0x000fe20003f06070 */ /*0530*/ IMAD.MOV.U32 R13, RZ, RZ, R4 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0004 */ /*0540*/ IMAD.MOV.U32 R12, RZ, RZ, R5 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e0005 */ /*0550*/ ISETP.GE.AND.EX P0, PT, R20, R3, PT, P0 ; /* 0x000000031400720c */ /* 0x000fe20003f06300 */ /*0560*/ IMAD.MOV.U32 R15, RZ, RZ, R2 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0002 */ /*0570*/ IMAD.MOV.U32 R14, RZ, RZ, R3 ; /* 0x000000ffff0e7224 */ /* 0x000fd400078e0003 */ /*0580*/ @P0 BRA 0x620 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0590*/ IMAD.MOV.U32 R13, RZ, RZ, R19 ; /* 0x000000ffff0d7224 */ /* 0x000fe200078e0013 */ /*05a0*/ MOV R12, R18 ; /* 0x00000012000c7202 */ /* 0x000fe20000000f00 */ /*05b0*/ IMAD.MOV.U32 R15, RZ, RZ, R21 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0015 */ /*05c0*/ IMAD.MOV.U32 R14, RZ, RZ, R20 ; /* 0x000000ffff0e7224 */ /* 0x000fe200078e0014 */ /*05d0*/ BRA 0x620 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*05e0*/ IMAD.MOV.U32 R13, RZ, RZ, R4 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0004 */ /*05f0*/ IMAD.MOV.U32 R12, RZ, RZ, R5 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e0005 */ /*0600*/ IMAD.MOV.U32 R15, RZ, RZ, R2 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0002 */ /*0610*/ IMAD.MOV.U32 R14, RZ, RZ, R3 ; /* 0x000000ffff0e7224 */ /* 0x000fc400078e0003 */ /*0620*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0630*/ ISETP.GE.AND P0, PT, R13, R10, PT ; /* 0x0000000a0d00720c */ /* 0x000fe20003f06270 */ /*0640*/ BSSY B1, 0x7d0 ; /* 0x0000018000017945 */ /* 0x000fd80003800000 */ /*0650*/ @!P0 BRA 0x780 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0660*/ ISETP.GE.AND P0, PT, R10, R13, PT ; /* 0x0000000d0a00720c */ /* 0x000fe20003f06270 */ /*0670*/ IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000d */ /*0680*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000c */ /*0690*/ IMAD.MOV.U32 R2, RZ, RZ, R15 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000f */ /*06a0*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e000e */ /*06b0*/ @!P0 BRA 0x7c0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*06c0*/ ISETP.GE.U32.AND P0, PT, R15, R8, PT ; /* 0x000000080f00720c */ /* 0x000fe20003f06070 */ /*06d0*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x000fe200078e000b */ /*06e0*/ MOV R4, R10 ; /* 0x0000000a00047202 */ /* 0x000fe20000000f00 */ /*06f0*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fe200078e0008 */ /*0700*/ ISETP.GE.AND.EX P0, PT, R14, R9, PT, P0 ; /* 0x000000090e00720c */ /* 0x000fe20003f06300 */ /*0710*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fd800078e0009 */ /*0720*/ @P0 BRA 0x7c0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0730*/ IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000d */ /*0740*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000c */ /*0750*/ IMAD.MOV.U32 R2, RZ, RZ, R15 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000f */ /*0760*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000e */ /*0770*/ BRA 0x7c0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0780*/ IMAD.MOV.U32 R4, RZ, RZ, R10 ; /* 0x000000ffff047224 */ /* 0x000fe200078e000a */ /*0790*/ MOV R3, R9 ; /* 0x0000000900037202 */ /* 0x000fe20000000f00 */ /*07a0*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000b */ /*07b0*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0008 */ /*07c0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*07d0*/ ISETP.GE.AND P0, PT, R24, 0xa00, PT ; /* 0x00000a001800780c */ /* 0x000fe20003f06270 */ /*07e0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x500 ; /* 0x00000500ff097424 */ /* 0x000fd800078e00ff */ /*07f0*/ @!P0 BRA 0x1120 ; /* 0x0000092000008947 */ /* 0x000fea0003800000 */ /*0800*/ IMAD.MOV.U32 R9, RZ, RZ, 0x500 ; /* 0x00000500ff097424 */ /* 0x000fc800078e00ff */ /*0810*/ IMAD.WIDE R30, R9, 0x10, R6 ; /* 0x00000010091e7825 */ /* 0x000fca00078e0206 */ /*0820*/ LDG.E.64.CONSTANT R28, [R30.64] ; /* 0x000000041e1c7981 */ /* 0x000ea8000c1e9b00 */ /*0830*/ LDG.E.64.CONSTANT R26, [R30.64+0x8] ; /* 0x000008041e1a7981 */ /* 0x000168000c1e9b00 */ /*0840*/ LDG.E.64.CONSTANT R22, [R30.64+0x1000] ; /* 0x001000041e167981 */ /* 0x000168000c1e9b00 */ /*0850*/ LDG.E.64.CONSTANT R20, [R30.64+0x1008] ; /* 0x001008041e147981 */ /* 0x000168000c1e9b00 */ /*0860*/ LDG.E.64.CONSTANT R18, [R30.64+0x2000] ; /* 0x002000041e127981 */ /* 0x000168000c1e9b00 */ /*0870*/ LDG.E.64.CONSTANT R16, [R30.64+0x2008] ; /* 0x002008041e107981 */ /* 0x000168000c1e9b00 */ /*0880*/ LDG.E.64.CONSTANT R14, [R30.64+0x3000] ; /* 0x003000041e0e7981 */ /* 0x000168000c1e9b00 */ /*0890*/ LDG.E.64.CONSTANT R12, [R30.64+0x3008] ; /* 0x003008041e0c7981 */ /* 0x000168000c1e9b00 */ /*08a0*/ LDG.E.64.CONSTANT R10, [R30.64+0x4000] ; /* 0x004000041e0a7981 */ /* 0x000168000c1e9b00 */ /*08b0*/ LDG.E.64.CONSTANT R24, [R30.64+0x4008] ; /* 0x004008041e187981 */ /* 0x000162000c1e9b00 */ /*08c0*/ BSSY B1, 0xa60 ; /* 0x0000019000017945 */ /* 0x000fe20003800000 */ /*08d0*/ ISETP.GE.AND P0, PT, R4, R28, PT ; /* 0x0000001c0400720c */ /* 0x004fda0003f06270 */ /*08e0*/ @!P0 BRA 0xa10 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*08f0*/ ISETP.GE.AND P0, PT, R28, R4, PT ; /* 0x000000041c00720c */ /* 0x001fe20003f06270 */ /*0900*/ IMAD.MOV.U32 R31, RZ, RZ, R4 ; /* 0x000000ffff1f7224 */ /* 0x000fe400078e0004 */ /*0910*/ IMAD.MOV.U32 R8, RZ, RZ, R5 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0005 */ /*0920*/ IMAD.MOV.U32 R35, RZ, RZ, R2 ; /* 0x000000ffff237224 */ /* 0x000fe400078e0002 */ /*0930*/ IMAD.MOV.U32 R37, RZ, RZ, R3 ; /* 0x000000ffff257224 */ /* 0x000fcc00078e0003 */ /*0940*/ @!P0 BRA 0xa50 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0950*/ ISETP.GE.U32.AND P0, PT, R2, R26, PT ; /* 0x0000001a0200720c */ /* 0x020fe20003f06070 */ /*0960*/ IMAD.MOV.U32 R31, RZ, RZ, R28 ; /* 0x000000ffff1f7224 */ /* 0x000fe400078e001c */ /*0970*/ IMAD.MOV.U32 R8, RZ, RZ, R29 ; /* 0x000000ffff087224 */ /* 0x000fe200078e001d */ /*0980*/ ISETP.GE.AND.EX P0, PT, R3, R27, PT, P0 ; /* 0x0000001b0300720c */ /* 0x000fe20003f06300 */ /*0990*/ IMAD.MOV.U32 R35, RZ, RZ, R26 ; /* 0x000000ffff237224 */ /* 0x000fe400078e001a */ /*09a0*/ IMAD.MOV.U32 R37, RZ, RZ, R27 ; /* 0x000000ffff257224 */ /* 0x000fd400078e001b */ /*09b0*/ @P0 BRA 0xa50 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*09c0*/ MOV R31, R4 ; /* 0x00000004001f7202 */ /* 0x000fe20000000f00 */ /*09d0*/ IMAD.MOV.U32 R8, RZ, RZ, R5 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0005 */ /*09e0*/ IMAD.MOV.U32 R35, RZ, RZ, R2 ; /* 0x000000ffff237224 */ /* 0x000fe400078e0002 */ /*09f0*/ IMAD.MOV.U32 R37, RZ, RZ, R3 ; /* 0x000000ffff257224 */ /* 0x000fe200078e0003 */ /*0a00*/ BRA 0xa50 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0a10*/ IMAD.MOV.U32 R31, RZ, RZ, R28 ; /* 0x000000ffff1f7224 */ /* 0x001fe400078e001c */ /*0a20*/ IMAD.MOV.U32 R8, RZ, RZ, R29 ; /* 0x000000ffff087224 */ /* 0x000fe400078e001d */ /*0a30*/ IMAD.MOV.U32 R35, RZ, RZ, R26 ; /* 0x000000ffff237224 */ /* 0x020fc400078e001a */ /*0a40*/ IMAD.MOV.U32 R37, RZ, RZ, R27 ; /* 0x000000ffff257224 */ /* 0x000fe400078e001b */ /*0a50*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0a60*/ ISETP.GE.AND P0, PT, R31, R22, PT ; /* 0x000000161f00720c */ /* 0x020fe20003f06270 */ /*0a70*/ BSSY B1, 0xc00 ; /* 0x0000018000017945 */ /* 0x000fd80003800000 */ /*0a80*/ @!P0 BRA 0xbb0 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0a90*/ ISETP.GE.AND P0, PT, R22, R31, PT ; /* 0x0000001f1600720c */ /* 0x000fe20003f06270 */ /*0aa0*/ IMAD.MOV.U32 R3, RZ, RZ, R31 ; /* 0x000000ffff037224 */ /* 0x000fe200078e001f */ /*0ab0*/ MOV R33, R37 ; /* 0x0000002500217202 */ /* 0x000fe20000000f00 */ /*0ac0*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0008 */ /*0ad0*/ IMAD.MOV.U32 R29, RZ, RZ, R35 ; /* 0x000000ffff1d7224 */ /* 0x000fd000078e0023 */ /*0ae0*/ @!P0 BRA 0xbf0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0af0*/ ISETP.GE.U32.AND P0, PT, R35, R20, PT ; /* 0x000000142300720c */ /* 0x000fe20003f06070 */ /*0b00*/ IMAD.MOV.U32 R3, RZ, RZ, R22 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0016 */ /*0b10*/ IMAD.MOV.U32 R2, RZ, RZ, R23 ; /* 0x000000ffff027224 */ /* 0x000fe200078e0017 */ /*0b20*/ ISETP.GE.AND.EX P0, PT, R37, R21, PT, P0 ; /* 0x000000152500720c */ /* 0x000fe20003f06300 */ /*0b30*/ IMAD.MOV.U32 R29, RZ, RZ, R20 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e0014 */ /*0b40*/ IMAD.MOV.U32 R33, RZ, RZ, R21 ; /* 0x000000ffff217224 */ /* 0x000fd400078e0015 */ /*0b50*/ @P0 BRA 0xbf0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0b60*/ IMAD.MOV.U32 R3, RZ, RZ, R31 ; /* 0x000000ffff037224 */ /* 0x000fe400078e001f */ /*0b70*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0008 */ /*0b80*/ IMAD.MOV.U32 R29, RZ, RZ, R35 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e0023 */ /*0b90*/ IMAD.MOV.U32 R33, RZ, RZ, R37 ; /* 0x000000ffff217224 */ /* 0x000fe200078e0025 */ /*0ba0*/ BRA 0xbf0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0bb0*/ IMAD.MOV.U32 R3, RZ, RZ, R22 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0016 */ /*0bc0*/ MOV R29, R20 ; /* 0x00000014001d7202 */ /* 0x000fe20000000f00 */ /*0bd0*/ IMAD.MOV.U32 R2, RZ, RZ, R23 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0017 */ /*0be0*/ IMAD.MOV.U32 R33, RZ, RZ, R21 ; /* 0x000000ffff217224 */ /* 0x000fc400078e0015 */ /*0bf0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0c00*/ ISETP.GE.AND P0, PT, R3, R18, PT ; /* 0x000000120300720c */ /* 0x000fe20003f06270 */ /*0c10*/ BSSY B1, 0xda0 ; /* 0x0000018000017945 */ /* 0x000fd80003800000 */ /*0c20*/ @!P0 BRA 0xd50 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0c30*/ ISETP.GE.AND P0, PT, R18, R3, PT ; /* 0x000000031200720c */ /* 0x000fe20003f06270 */ /*0c40*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0003 */ /*0c50*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0002 */ /*0c60*/ IMAD.MOV.U32 R23, RZ, RZ, R29 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001d */ /*0c70*/ IMAD.MOV.U32 R27, RZ, RZ, R33 ; /* 0x000000ffff1b7224 */ /* 0x000fcc00078e0021 */ /*0c80*/ @!P0 BRA 0xd90 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0c90*/ ISETP.GE.U32.AND P0, PT, R29, R16, PT ; /* 0x000000101d00720c */ /* 0x000fe20003f06070 */ /*0ca0*/ IMAD.MOV.U32 R5, RZ, RZ, R18 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0012 */ /*0cb0*/ IMAD.MOV.U32 R4, RZ, RZ, R19 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0013 */ /*0cc0*/ ISETP.GE.AND.EX P0, PT, R33, R17, PT, P0 ; /* 0x000000112100720c */ /* 0x000fe20003f06300 */ /*0cd0*/ IMAD.MOV.U32 R23, RZ, RZ, R16 ; /* 0x000000ffff177224 */ /* 0x000fe400078e0010 */ /*0ce0*/ IMAD.MOV.U32 R27, RZ, RZ, R17 ; /* 0x000000ffff1b7224 */ /* 0x000fd400078e0011 */ /*0cf0*/ @P0 BRA 0xd90 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0d00*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0003 */ /*0d10*/ MOV R4, R2 ; /* 0x0000000200047202 */ /* 0x000fe20000000f00 */ /*0d20*/ IMAD.MOV.U32 R23, RZ, RZ, R29 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001d */ /*0d30*/ IMAD.MOV.U32 R27, RZ, RZ, R33 ; /* 0x000000ffff1b7224 */ /* 0x000fe200078e0021 */ /*0d40*/ BRA 0xd90 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0d50*/ IMAD.MOV.U32 R5, RZ, RZ, R18 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0012 */ /*0d60*/ IMAD.MOV.U32 R4, RZ, RZ, R19 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0013 */ /*0d70*/ IMAD.MOV.U32 R23, RZ, RZ, R16 ; /* 0x000000ffff177224 */ /* 0x000fe400078e0010 */ /*0d80*/ IMAD.MOV.U32 R27, RZ, RZ, R17 ; /* 0x000000ffff1b7224 */ /* 0x000fc400078e0011 */ /*0d90*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0da0*/ ISETP.GE.AND P0, PT, R5, R14, PT ; /* 0x0000000e0500720c */ /* 0x000fe20003f06270 */ /*0db0*/ BSSY B1, 0xf40 ; /* 0x0000018000017945 */ /* 0x000fd80003800000 */ /*0dc0*/ @!P0 BRA 0xef0 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0dd0*/ ISETP.GE.AND P0, PT, R14, R5, PT ; /* 0x000000050e00720c */ /* 0x000fe20003f06270 */ /*0de0*/ IMAD.MOV.U32 R17, RZ, RZ, R5 ; /* 0x000000ffff117224 */ /* 0x000fe400078e0005 */ /*0df0*/ IMAD.MOV.U32 R8, RZ, RZ, R4 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0004 */ /*0e00*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0017 */ /*0e10*/ IMAD.MOV.U32 R21, RZ, RZ, R27 ; /* 0x000000ffff157224 */ /* 0x000fcc00078e001b */ /*0e20*/ @!P0 BRA 0xf30 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0e30*/ ISETP.GE.U32.AND P0, PT, R23, R12, PT ; /* 0x0000000c1700720c */ /* 0x000fe20003f06070 */ /*0e40*/ IMAD.MOV.U32 R8, RZ, RZ, R15 ; /* 0x000000ffff087224 */ /* 0x000fe200078e000f */ /*0e50*/ MOV R17, R14 ; /* 0x0000000e00117202 */ /* 0x000fe20000000f00 */ /*0e60*/ IMAD.MOV.U32 R19, RZ, RZ, R12 ; /* 0x000000ffff137224 */ /* 0x000fe200078e000c */ /*0e70*/ ISETP.GE.AND.EX P0, PT, R27, R13, PT, P0 ; /* 0x0000000d1b00720c */ /* 0x000fe20003f06300 */ /*0e80*/ IMAD.MOV.U32 R21, RZ, RZ, R13 ; /* 0x000000ffff157224 */ /* 0x000fd800078e000d */ /*0e90*/ @P0 BRA 0xf30 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0ea0*/ IMAD.MOV.U32 R17, RZ, RZ, R5 ; /* 0x000000ffff117224 */ /* 0x000fe400078e0005 */ /*0eb0*/ IMAD.MOV.U32 R8, RZ, RZ, R4 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0004 */ /*0ec0*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0017 */ /*0ed0*/ IMAD.MOV.U32 R21, RZ, RZ, R27 ; /* 0x000000ffff157224 */ /* 0x000fe200078e001b */ /*0ee0*/ BRA 0xf30 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0ef0*/ IMAD.MOV.U32 R17, RZ, RZ, R14 ; /* 0x000000ffff117224 */ /* 0x000fe200078e000e */ /*0f00*/ MOV R21, R13 ; /* 0x0000000d00157202 */ /* 0x000fe20000000f00 */ /*0f10*/ IMAD.MOV.U32 R8, RZ, RZ, R15 ; /* 0x000000ffff087224 */ /* 0x000fe400078e000f */ /*0f20*/ IMAD.MOV.U32 R19, RZ, RZ, R12 ; /* 0x000000ffff137224 */ /* 0x000fc400078e000c */ /*0f30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0f40*/ ISETP.GE.AND P0, PT, R17, R10, PT ; /* 0x0000000a1100720c */ /* 0x000fe20003f06270 */ /*0f50*/ BSSY B1, 0x10e0 ; /* 0x0000018000017945 */ /* 0x000fd80003800000 */ /*0f60*/ @!P0 BRA 0x1090 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0f70*/ ISETP.GE.AND P0, PT, R10, R17, PT ; /* 0x000000110a00720c */ /* 0x000fe20003f06270 */ /*0f80*/ IMAD.MOV.U32 R4, RZ, RZ, R17 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0011 */ /*0f90*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0008 */ /*0fa0*/ IMAD.MOV.U32 R2, RZ, RZ, R19 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0013 */ /*0fb0*/ IMAD.MOV.U32 R3, RZ, RZ, R21 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0015 */ /*0fc0*/ @!P0 BRA 0x10d0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0fd0*/ ISETP.GE.U32.AND P0, PT, R19, R24, PT ; /* 0x000000181300720c */ /* 0x000fe20003f06070 */ /*0fe0*/ IMAD.MOV.U32 R4, RZ, RZ, R10 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000a */ /*0ff0*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x000fe200078e000b */ /*1000*/ ISETP.GE.AND.EX P0, PT, R21, R25, PT, P0 ; /* 0x000000191500720c */ /* 0x000fe20003f06300 */ /*1010*/ IMAD.MOV.U32 R2, RZ, RZ, R24 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0018 */ /*1020*/ IMAD.MOV.U32 R3, RZ, RZ, R25 ; /* 0x000000ffff037224 */ /* 0x000fd400078e0019 */ /*1030*/ @P0 BRA 0x10d0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1040*/ IMAD.MOV.U32 R4, RZ, RZ, R17 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0011 */ /*1050*/ MOV R2, R19 ; /* 0x0000001300027202 */ /* 0x000fe20000000f00 */ /*1060*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0008 */ /*1070*/ IMAD.MOV.U32 R3, RZ, RZ, R21 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0015 */ /*1080*/ BRA 0x10d0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1090*/ IMAD.MOV.U32 R4, RZ, RZ, R10 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000a */ /*10a0*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000b */ /*10b0*/ IMAD.MOV.U32 R2, RZ, RZ, R24 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0018 */ /*10c0*/ IMAD.MOV.U32 R3, RZ, RZ, R25 ; /* 0x000000ffff037224 */ /* 0x000fc400078e0019 */ /*10d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*10e0*/ IADD3 R8, R9.reuse, 0xa00, RZ ; /* 0x00000a0009087810 */ /* 0x040fe40007ffe0ff */ /*10f0*/ IADD3 R9, R9, 0x500, RZ ; /* 0x0000050009097810 */ /* 0x000fc40007ffe0ff */ /*1100*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fda0003f04270 */ /*1110*/ @!P0 BRA 0x810 ; /* 0xfffff6f000008947 */ /* 0x000fea000383ffff */ /*1120*/ ISETP.GE.AND P0, PT, R9, c[0x0][0x170], PT ; /* 0x00005c0009007a0c */ /* 0x000fda0003f06270 */ /*1130*/ @P0 BRA 0x1b00 ; /* 0x000009c000000947 */ /* 0x000fea0003800000 */ /*1140*/ IADD3 R7, -R9, c[0x0][0x170], RZ ; /* 0x00005c0009077a10 */ /* 0x000fe20007ffe1ff */ /*1150*/ BSSY B1, 0x1b00 ; /* 0x000009a000017945 */ /* 0x000fe60003800000 */ /*1160*/ ISETP.GE.AND P0, PT, R0, R7, PT ; /* 0x000000070000720c */ /* 0x000fda0003f06270 */ /*1170*/ @P0 BRA 0x1af0 ; /* 0x0000097000000947 */ /* 0x000fea0003800000 */ /*1180*/ LOP3.LUT R6, RZ, R0, RZ, 0x33, !PT ; /* 0x00000000ff067212 */ /* 0x000fe200078e33ff */ /*1190*/ BSSY B2, 0x1470 ; /* 0x000002d000027945 */ /* 0x000fe60003800000 */ /*11a0*/ IADD3 R17, -R9, c[0x0][0x170], R6 ; /* 0x00005c0009117a10 */ /* 0x000fc80007ffe106 */ /*11b0*/ LEA.HI R6, R17, 0x1, RZ, 0x18 ; /* 0x0000000111067811 */ /* 0x000fc800078fc0ff */ /*11c0*/ LOP3.LUT P0, R8, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306087812 */ /* 0x000fe2000780c0ff */ /*11d0*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fd800078e0000 */ /*11e0*/ @!P0 BRA 0x1460 ; /* 0x0000027000008947 */ /* 0x000fea0003800000 */ /*11f0*/ IMAD.IADD R10, R0, 0x1, R9 ; /* 0x00000001000a7824 */ /* 0x000fe400078e0209 */ /*1200*/ IMAD.MOV.U32 R11, RZ, RZ, 0x10 ; /* 0x00000010ff0b7424 */ /* 0x000fe400078e00ff */ /*1210*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0000 */ /*1220*/ IMAD.WIDE R10, R10, R11, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fc800078e020b */ /*1230*/ IMAD.MOV.U32 R16, RZ, RZ, R10 ; /* 0x000000ffff107224 */ /* 0x000fca00078e000a */ /*1240*/ MOV R10, R16 ; /* 0x00000010000a7202 */ /* 0x000fca0000000f00 */ /*1250*/ LDG.E.64.CONSTANT R12, [R10.64] ; /* 0x000000040a0c7981 */ /* 0x000ea8000c1e9b00 */ /*1260*/ LDG.E.64.CONSTANT R14, [R10.64+0x8] ; /* 0x000008040a0e7981 */ /* 0x000ee2000c1e9b00 */ /*1270*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe20007ffe0ff */ /*1280*/ BSSY B3, 0x1430 ; /* 0x000001a000037945 */ /* 0x000fe20003800000 */ /*1290*/ IMAD.MOV.U32 R21, RZ, RZ, R2 ; /* 0x000000ffff157224 */ /* 0x000fe200078e0002 */ /*12a0*/ IADD3 R16, P3, R10, 0x1000, RZ ; /* 0x000010000a107810 */ /* 0x000fe20007f7e0ff */ /*12b0*/ IMAD.MOV.U32 R23, RZ, RZ, R3 ; /* 0x000000ffff177224 */ /* 0x000fe200078e0003 */ /*12c0*/ ISETP.NE.AND P2, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe20003f45270 */ /*12d0*/ IMAD.MOV.U32 R19, RZ, RZ, R5 ; /* 0x000000ffff137224 */ /* 0x000fc400078e0005 */ /*12e0*/ IMAD.MOV.U32 R25, RZ, RZ, R4 ; /* 0x000000ffff197224 */ /* 0x000fe200078e0004 */ /*12f0*/ ISETP.GE.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400720c */ /* 0x004fe20003f06270 */ /*1300*/ IMAD.MOV.U32 R5, RZ, RZ, R13 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000d */ /*1310*/ IMAD.MOV.U32 R4, RZ, RZ, R12 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000c */ /*1320*/ IMAD.MOV.U32 R2, RZ, RZ, R14 ; /* 0x000000ffff027224 */ /* 0x008fe400078e000e */ /*1330*/ IMAD.MOV.U32 R3, RZ, RZ, R15 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e000f */ /*1340*/ @!P0 BRA 0x1420 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1350*/ ISETP.GE.AND P4, PT, R12, R25, PT ; /* 0x000000190c00720c */ /* 0x000fe20003f86270 */ /*1360*/ IMAD.MOV.U32 R2, RZ, RZ, R21 ; /* 0x000000ffff027224 */ /* 0x000fe200078e0015 */ /*1370*/ MOV R5, R19 ; /* 0x0000001300057202 */ /* 0x000fe20000000f00 */ /*1380*/ IMAD.MOV.U32 R3, RZ, RZ, R23 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0017 */ /*1390*/ IMAD.MOV.U32 R4, RZ, RZ, R25 ; /* 0x000000ffff047224 */ /* 0x000fd000078e0019 */ /*13a0*/ @P4 ISETP.LT.U32.AND P1, PT, R21.reuse, R14.reuse, PT ; /* 0x0000000e1500420c */ /* 0x0c0fe40003f21070 */ /*13b0*/ @P4 ISETP.GE.U32.AND P0, PT, R21, R14.reuse, PT ; /* 0x0000000e1500420c */ /* 0x080fe40003f06070 */ /*13c0*/ @P4 ISETP.LT.AND.EX P1, PT, R23.reuse, R15.reuse, PT, P1 ; /* 0x0000000f1700420c */ /* 0x0c0fe40003f21310 */ /*13d0*/ @P4 ISETP.GE.AND.EX P0, PT, R23, R15.reuse, PT, P0 ; /* 0x0000000f1700420c */ /* 0x080fe40003f06300 */ /*13e0*/ @P4 SEL R2, R21, R14, P1 ; /* 0x0000000e15024207 */ /* 0x000fe40000800000 */ /*13f0*/ @P4 SEL R3, R23, R15, P1 ; /* 0x0000000f17034207 */ /* 0x000fc40000800000 */ /*1400*/ @P4 SEL R5, R19, R13, !P0 ; /* 0x0000000d13054207 */ /* 0x000fe40004000000 */ /*1410*/ @P4 SEL R4, R25, R12, !P0 ; /* 0x0000000c19044207 */ /* 0x000fe40004000000 */ /*1420*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*1430*/ IMAD.X R11, RZ, RZ, R11, P3 ; /* 0x000000ffff0b7224 */ /* 0x000fe200018e060b */ /*1440*/ IADD3 R6, R6, 0x100, RZ ; /* 0x0000010006067810 */ /* 0x000fe20007ffe0ff */ /*1450*/ @P2 BRA 0x1240 ; /* 0xfffffde000002947 */ /* 0x000fea000383ffff */ /*1460*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1470*/ ISETP.GE.U32.AND P0, PT, R17, 0x300, PT ; /* 0x000003001100780c */ /* 0x000fda0003f06070 */ /*1480*/ @!P0 BRA 0x1af0 ; /* 0x0000066000008947 */ /* 0x000fea0003800000 */ /*1490*/ IMAD.IADD R9, R6, 0x1, R9 ; /* 0x0000000106097824 */ /* 0x000fe400078e0209 */ /*14a0*/ IMAD.MOV.U32 R8, RZ, RZ, 0x10 ; /* 0x00000010ff087424 */ /* 0x000fc800078e00ff */ /*14b0*/ IMAD.WIDE R8, R9, R8, c[0x0][0x160] ; /* 0x0000580009087625 */ /* 0x000fc800078e0208 */ /*14c0*/ IMAD.MOV.U32 R16, RZ, RZ, R8 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0008 */ /*14d0*/ IMAD.MOV.U32 R17, RZ, RZ, R9 ; /* 0x000000ffff117224 */ /* 0x000fca00078e0009 */ /*14e0*/ LDG.E.64.CONSTANT R22, [R16.64] ; /* 0x0000000410167981 */ /* 0x000ea8000c1e9b00 */ /*14f0*/ LDG.E.64.CONSTANT R24, [R16.64+0x8] ; /* 0x0000080410187981 */ /* 0x000ee8000c1e9b00 */ /*1500*/ LDG.E.64.CONSTANT R20, [R16.64+0x1000] ; /* 0x0010000410147981 */ /* 0x000168000c1e9b00 */ /*1510*/ LDG.E.64.CONSTANT R18, [R16.64+0x1008] ; /* 0x0010080410127981 */ /* 0x000168000c1e9b00 */ /*1520*/ LDG.E.64.CONSTANT R14, [R16.64+0x2000] ; /* 0x00200004100e7981 */ /* 0x000168000c1e9b00 */ /*1530*/ LDG.E.64.CONSTANT R12, [R16.64+0x2008] ; /* 0x00200804100c7981 */ /* 0x000168000c1e9b00 */ /*1540*/ LDG.E.64.CONSTANT R10, [R16.64+0x3000] ; /* 0x00300004100a7981 */ /* 0x000168000c1e9b00 */ /*1550*/ LDG.E.64.CONSTANT R8, [R16.64+0x3008] ; /* 0x0030080410087981 */ /* 0x000162000c1e9b00 */ /*1560*/ BSSY B2, 0x16b0 ; /* 0x0000014000027945 */ /* 0x000fe20003800000 */ /*1570*/ ISETP.GE.AND P0, PT, R4, R22, PT ; /* 0x000000160400720c */ /* 0x004fe20003f06270 */ /*1580*/ IMAD.MOV.U32 R27, RZ, RZ, R23 ; /* 0x000000ffff1b7224 */ /* 0x000fc400078e0017 */ /*1590*/ IMAD.MOV.U32 R29, RZ, RZ, R22 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e0016 */ /*15a0*/ IMAD.MOV.U32 R35, RZ, RZ, R24 ; /* 0x000000ffff237224 */ /* 0x008fe400078e0018 */ /*15b0*/ IMAD.MOV.U32 R37, RZ, RZ, R25 ; /* 0x000000ffff257224 */ /* 0x000fcc00078e0019 */ /*15c0*/ @!P0 BRA 0x16a0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*15d0*/ ISETP.GE.AND P2, PT, R22, R4, PT ; /* 0x000000041600720c */ /* 0x001fe20003f46270 */ /*15e0*/ IMAD.MOV.U32 R37, RZ, RZ, R3 ; /* 0x000000ffff257224 */ /* 0x000fe200078e0003 */ /*15f0*/ MOV R35, R2 ; /* 0x0000000200237202 */ /* 0x000fe20000000f00 */ /*1600*/ IMAD.MOV.U32 R27, RZ, RZ, R5 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0005 */ /*1610*/ IMAD.MOV.U32 R29, RZ, RZ, R4 ; /* 0x000000ffff1d7224 */ /* 0x000fd000078e0004 */ /*1620*/ @P2 ISETP.LT.U32.AND P1, PT, R2.reuse, R24.reuse, PT ; /* 0x000000180200220c */ /* 0x0c0fe40003f21070 */ /*1630*/ @P2 ISETP.GE.U32.AND P0, PT, R2.reuse, R24.reuse, PT ; /* 0x000000180200220c */ /* 0x0c0fe40003f06070 */ /*1640*/ @P2 ISETP.LT.AND.EX P1, PT, R3.reuse, R25.reuse, PT, P1 ; /* 0x000000190300220c */ /* 0x0c0fe40003f21310 */ /*1650*/ @P2 ISETP.GE.AND.EX P0, PT, R3.reuse, R25.reuse, PT, P0 ; /* 0x000000190300220c */ /* 0x0c0fe40003f06300 */ /*1660*/ @P2 SEL R35, R2, R24, P1 ; /* 0x0000001802232207 */ /* 0x000fe40000800000 */ /*1670*/ @P2 SEL R37, R3, R25, P1 ; /* 0x0000001903252207 */ /* 0x000fc40000800000 */ /*1680*/ @P2 SEL R27, R5, R23, !P0 ; /* 0x00000017051b2207 */ /* 0x000fe40004000000 */ /*1690*/ @P2 SEL R29, R4, R22, !P0 ; /* 0x00000016041d2207 */ /* 0x000fe40004000000 */ /*16a0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x001fea0003800000 */ /*16b0*/ ISETP.GE.AND P0, PT, R29, R20, PT ; /* 0x000000141d00720c */ /* 0x020fe20003f06270 */ /*16c0*/ BSSY B2, 0x1800 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*16d0*/ IMAD.MOV.U32 R3, RZ, RZ, R21 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0015 */ /*16e0*/ IMAD.MOV.U32 R5, RZ, RZ, R20 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0014 */ /*16f0*/ IMAD.MOV.U32 R31, RZ, RZ, R18 ; /* 0x000000ffff1f7224 */ /* 0x000fe400078e0012 */ /*1700*/ IMAD.MOV.U32 R33, RZ, RZ, R19 ; /* 0x000000ffff217224 */ /* 0x000fca00078e0013 */ /*1710*/ @!P0 BRA 0x17f0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1720*/ ISETP.GE.AND P2, PT, R20, R29.reuse, PT ; /* 0x0000001d1400720c */ /* 0x080fe20003f46270 */ /*1730*/ IMAD.MOV.U32 R31, RZ, RZ, R35 ; /* 0x000000ffff1f7224 */ /* 0x000fe200078e0023 */ /*1740*/ MOV R5, R29 ; /* 0x0000001d00057202 */ /* 0x000fe20000000f00 */ /*1750*/ IMAD.MOV.U32 R33, RZ, RZ, R37 ; /* 0x000000ffff217224 */ /* 0x000fe400078e0025 */ /*1760*/ IMAD.MOV.U32 R3, RZ, RZ, R27 ; /* 0x000000ffff037224 */ /* 0x000fd000078e001b */ /*1770*/ @P2 ISETP.LT.U32.AND P1, PT, R35.reuse, R18.reuse, PT ; /* 0x000000122300220c */ /* 0x0c0fe40003f21070 */ /*1780*/ @P2 ISETP.GE.U32.AND P0, PT, R35, R18.reuse, PT ; /* 0x000000122300220c */ /* 0x080fe40003f06070 */ /*1790*/ @P2 ISETP.LT.AND.EX P1, PT, R37.reuse, R19.reuse, PT, P1 ; /* 0x000000132500220c */ /* 0x0c0fe40003f21310 */ /*17a0*/ @P2 ISETP.GE.AND.EX P0, PT, R37, R19.reuse, PT, P0 ; /* 0x000000132500220c */ /* 0x080fe40003f06300 */ /*17b0*/ @P2 SEL R31, R35, R18, P1 ; /* 0x00000012231f2207 */ /* 0x000fe40000800000 */ /*17c0*/ @P2 SEL R33, R37, R19, P1 ; /* 0x0000001325212207 */ /* 0x000fc40000800000 */ /*17d0*/ @P2 SEL R3, R27, R21, !P0 ; /* 0x000000151b032207 */ /* 0x000fe40004000000 */ /*17e0*/ @P2 SEL R5, R29, R20, !P0 ; /* 0x000000141d052207 */ /* 0x000fe40004000000 */ /*17f0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1800*/ ISETP.GE.AND P0, PT, R5, R14, PT ; /* 0x0000000e0500720c */ /* 0x000fe20003f06270 */ /*1810*/ BSSY B2, 0x1950 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*1820*/ IMAD.MOV.U32 R19, RZ, RZ, R15 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000f */ /*1830*/ IMAD.MOV.U32 R21, RZ, RZ, R14 ; /* 0x000000ffff157224 */ /* 0x000fe400078e000e */ /*1840*/ IMAD.MOV.U32 R23, RZ, RZ, R12 ; /* 0x000000ffff177224 */ /* 0x000fe400078e000c */ /*1850*/ IMAD.MOV.U32 R25, RZ, RZ, R13 ; /* 0x000000ffff197224 */ /* 0x000fca00078e000d */ /*1860*/ @!P0 BRA 0x1940 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1870*/ ISETP.GE.AND P2, PT, R14, R5, PT ; /* 0x000000050e00720c */ /* 0x000fe20003f46270 */ /*1880*/ IMAD.MOV.U32 R23, RZ, RZ, R31 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001f */ /*1890*/ IMAD.MOV.U32 R25, RZ, RZ, R33 ; /* 0x000000ffff197224 */ /* 0x000fe400078e0021 */ /*18a0*/ IMAD.MOV.U32 R19, RZ, RZ, R3 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0003 */ /*18b0*/ IMAD.MOV.U32 R21, RZ, RZ, R5 ; /* 0x000000ffff157224 */ /* 0x000fcc00078e0005 */ /*18c0*/ @P2 ISETP.LT.U32.AND P1, PT, R31.reuse, R12.reuse, PT ; /* 0x0000000c1f00220c */ /* 0x0c0fe40003f21070 */ /*18d0*/ @P2 ISETP.GE.U32.AND P0, PT, R31, R12.reuse, PT ; /* 0x0000000c1f00220c */ /* 0x080fe40003f06070 */ /*18e0*/ @P2 ISETP.LT.AND.EX P1, PT, R33.reuse, R13.reuse, PT, P1 ; /* 0x0000000d2100220c */ /* 0x0c0fe40003f21310 */ /*18f0*/ @P2 ISETP.GE.AND.EX P0, PT, R33, R13.reuse, PT, P0 ; /* 0x0000000d2100220c */ /* 0x080fe40003f06300 */ /*1900*/ @P2 SEL R23, R31, R12, P1 ; /* 0x0000000c1f172207 */ /* 0x000fe40000800000 */ /*1910*/ @P2 SEL R25, R33, R13, P1 ; /* 0x0000000d21192207 */ /* 0x000fc40000800000 */ /*1920*/ @P2 SEL R19, R3, R15, !P0 ; /* 0x0000000f03132207 */ /* 0x000fe40004000000 */ /*1930*/ @P2 SEL R21, R5, R14, !P0 ; /* 0x0000000e05152207 */ /* 0x000fe40004000000 */ /*1940*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1950*/ ISETP.GE.AND P0, PT, R21, R10, PT ; /* 0x0000000a1500720c */ /* 0x000fe20003f06270 */ /*1960*/ BSSY B2, 0x1aa0 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*1970*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x000fe200078e000b */ /*1980*/ MOV R2, R8 ; /* 0x0000000800027202 */ /* 0x000fe20000000f00 */ /*1990*/ IMAD.MOV.U32 R4, RZ, RZ, R10 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000a */ /*19a0*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fce00078e0009 */ /*19b0*/ @!P0 BRA 0x1a90 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*19c0*/ ISETP.GE.AND P2, PT, R10, R21, PT ; /* 0x000000150a00720c */ /* 0x000fe20003f46270 */ /*19d0*/ IMAD.MOV.U32 R2, RZ, RZ, R23 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0017 */ /*19e0*/ IMAD.MOV.U32 R3, RZ, RZ, R25 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0019 */ /*19f0*/ IMAD.MOV.U32 R5, RZ, RZ, R19 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0013 */ /*1a00*/ IMAD.MOV.U32 R4, RZ, RZ, R21 ; /* 0x000000ffff047224 */ /* 0x000fcc00078e0015 */ /*1a10*/ @P2 ISETP.LT.U32.AND P1, PT, R23.reuse, R8.reuse, PT ; /* 0x000000081700220c */ /* 0x0c0fe40003f21070 */ /*1a20*/ @P2 ISETP.GE.U32.AND P0, PT, R23, R8.reuse, PT ; /* 0x000000081700220c */ /* 0x080fe40003f06070 */ /*1a30*/ @P2 ISETP.LT.AND.EX P1, PT, R25.reuse, R9.reuse, PT, P1 ; /* 0x000000091900220c */ /* 0x0c0fe40003f21310 */ /*1a40*/ @P2 ISETP.GE.AND.EX P0, PT, R25, R9.reuse, PT, P0 ; /* 0x000000091900220c */ /* 0x080fe40003f06300 */ /*1a50*/ @P2 SEL R2, R23, R8, P1 ; /* 0x0000000817022207 */ /* 0x000fe40000800000 */ /*1a60*/ @P2 SEL R3, R25, R9, P1 ; /* 0x0000000919032207 */ /* 0x000fc40000800000 */ /*1a70*/ @P2 SEL R5, R19, R11, !P0 ; /* 0x0000000b13052207 */ /* 0x000fe40004000000 */ /*1a80*/ @P2 SEL R4, R21, R10, !P0 ; /* 0x0000000a15042207 */ /* 0x000fe40004000000 */ /*1a90*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1aa0*/ IADD3 R6, R6, 0x400, RZ ; /* 0x0000040006067810 */ /* 0x000fe40007ffe0ff */ /*1ab0*/ IADD3 R16, P1, R16, 0x4000, RZ ; /* 0x0000400010107810 */ /* 0x000fe40007f3e0ff */ /*1ac0*/ ISETP.GE.AND P0, PT, R6, R7, PT ; /* 0x000000070600720c */ /* 0x000fc60003f06270 */ /*1ad0*/ IMAD.X R17, RZ, RZ, R17, P1 ; /* 0x000000ffff117224 */ /* 0x000fd400008e0611 */ /*1ae0*/ @!P0 BRA 0x14e0 ; /* 0xfffff9f000008947 */ /* 0x000fea000383ffff */ /*1af0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1b00*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e220000000000 */ /*1b10*/ BSSY B1, 0x1c80 ; /* 0x0000016000017945 */ /* 0x000fe60003800000 */ /*1b20*/ SHFL.DOWN PT, R7, R4, 0x1, 0x1f ; /* 0x08201f0004077f89 */ /* 0x0002a800000e0000 */ /*1b30*/ SHFL.DOWN PT, R6, R5, 0x1, 0x1f ; /* 0x08201f0005067f89 */ /* 0x0002e800000e0000 */ /*1b40*/ SHFL.DOWN PT, R9, R2, 0x1, 0x1f ; /* 0x08201f0002097f89 */ /* 0x00032800000e0000 */ /*1b50*/ SHFL.DOWN PT, R8, R3, 0x1, 0x1f ; /* 0x08201f0003087f89 */ /* 0x00026200000e0000 */ /*1b60*/ ISETP.GT.AND P0, PT, R10, 0x1e, PT ; /* 0x0000001e0a00780c */ /* 0x001fda0003f04270 */ /*1b70*/ @P0 BRA 0x1c70 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1b80*/ ISETP.GE.AND P0, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x01cfda0003f06270 */ /*1b90*/ @!P0 BRA 0x1c30 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1ba0*/ ISETP.GE.U32.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x000fc80003f06070 */ /*1bb0*/ ISETP.GE.AND.EX P0, PT, R3, R8, PT, P0 ; /* 0x000000080300720c */ /* 0x002fc80003f06300 */ /*1bc0*/ ISETP.LT.OR P0, PT, R7, R4, !P0 ; /* 0x000000040700720c */ /* 0x000fda0004701670 */ /*1bd0*/ @P0 BRA 0x1c70 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1be0*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0007 */ /*1bf0*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0006 */ /*1c00*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*1c10*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0008 */ /*1c20*/ BRA 0x1c70 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1c30*/ MOV R4, R7 ; /* 0x0000000700047202 */ /* 0x002fe20000000f00 */ /*1c40*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0006 */ /*1c50*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0009 */ /*1c60*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0008 */ /*1c70*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x01cfea0003800000 */ /*1c80*/ ISETP.GT.AND P0, PT, R10, 0x1d, PT ; /* 0x0000001d0a00780c */ /* 0x000fe20003f04270 */ /*1c90*/ SHFL.DOWN PT, R7, R4, 0x2, 0x1f ; /* 0x08401f0004077f89 */ /* 0x0000a200000e0000 */ /*1ca0*/ BSSY B1, 0x1df0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*1cb0*/ SHFL.DOWN PT, R6, R5, 0x2, 0x1f ; /* 0x08401f0005067f89 */ /* 0x0000e800000e0000 */ /*1cc0*/ SHFL.DOWN PT, R9, R2, 0x2, 0x1f ; /* 0x08401f0002097f89 */ /* 0x00012800000e0000 */ /*1cd0*/ SHFL.DOWN PT, R8, R3, 0x2, 0x1f ; /* 0x08401f0003087f89 */ /* 0x00206200000e0000 */ /*1ce0*/ @P0 BRA 0x1de0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1cf0*/ ISETP.GE.AND P0, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x004fda0003f06270 */ /*1d00*/ @!P0 BRA 0x1da0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1d10*/ ISETP.GE.U32.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x010fc80003f06070 */ /*1d20*/ ISETP.GE.AND.EX P0, PT, R3, R8, PT, P0 ; /* 0x000000080300720c */ /* 0x002fc80003f06300 */ /*1d30*/ ISETP.LT.OR P0, PT, R7, R4, !P0 ; /* 0x000000040700720c */ /* 0x000fda0004701670 */ /*1d40*/ @P0 BRA 0x1de0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1d50*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0007 */ /*1d60*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x008fe400078e0006 */ /*1d70*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*1d80*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0008 */ /*1d90*/ BRA 0x1de0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1da0*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x001fe200078e0007 */ /*1db0*/ MOV R3, R8 ; /* 0x0000000800037202 */ /* 0x002fe20000000f00 */ /*1dc0*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x008fe400078e0006 */ /*1dd0*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x010fc400078e0009 */ /*1de0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1df0*/ ISETP.GT.AND P0, PT, R10, 0x1b, PT ; /* 0x0000001b0a00780c */ /* 0x000fe20003f04270 */ /*1e00*/ SHFL.DOWN PT, R7, R4, 0x4, 0x1f ; /* 0x08801f0004077f89 */ /* 0x00442200000e0000 */ /*1e10*/ BSSY B1, 0x1f60 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*1e20*/ SHFL.DOWN PT, R6, R5, 0x4, 0x1f ; /* 0x08801f0005067f89 */ /* 0x0084e800000e0000 */ /*1e30*/ SHFL.DOWN PT, R9, R2, 0x4, 0x1f ; /* 0x08801f0002097f89 */ /* 0x01052800000e0000 */ /*1e40*/ SHFL.DOWN PT, R8, R3, 0x4, 0x1f ; /* 0x08801f0003087f89 */ /* 0x00246200000e0000 */ /*1e50*/ @P0 BRA 0x1f50 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1e60*/ ISETP.GE.AND P0, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x001fda0003f06270 */ /*1e70*/ @!P0 BRA 0x1f10 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1e80*/ ISETP.GE.U32.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x010fc80003f06070 */ /*1e90*/ ISETP.GE.AND.EX P0, PT, R3, R8, PT, P0 ; /* 0x000000080300720c */ /* 0x002fc80003f06300 */ /*1ea0*/ ISETP.LT.OR P0, PT, R7, R4, !P0 ; /* 0x000000040700720c */ /* 0x000fda0004701670 */ /*1eb0*/ @P0 BRA 0x1f50 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1ec0*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x004fe400078e0007 */ /*1ed0*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x008fe400078e0006 */ /*1ee0*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*1ef0*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0008 */ /*1f00*/ BRA 0x1f50 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1f10*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x004fe400078e0007 */ /*1f20*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x008fe400078e0006 */ /*1f30*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x010fc400078e0009 */ /*1f40*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x002fe400078e0008 */ /*1f50*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1f60*/ ISETP.GT.AND P0, PT, R10, 0x17, PT ; /* 0x000000170a00780c */ /* 0x000fe20003f04270 */ /*1f70*/ SHFL.DOWN PT, R7, R4, 0x8, 0x1f ; /* 0x09001f0004077f89 */ /* 0x0010a200000e0000 */ /*1f80*/ BSSY B1, 0x20d0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*1f90*/ SHFL.DOWN PT, R6, R5, 0x8, 0x1f ; /* 0x09001f0005067f89 */ /* 0x0080e800000e0000 */ /*1fa0*/ SHFL.DOWN PT, R9, R2, 0x8, 0x1f ; /* 0x09001f0002097f89 */ /* 0x01012800000e0000 */ /*1fb0*/ SHFL.DOWN PT, R8, R3, 0x8, 0x1f ; /* 0x09001f0003087f89 */ /* 0x00206200000e0000 */ /*1fc0*/ @P0 BRA 0x20c0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1fd0*/ ISETP.GE.AND P0, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x004fda0003f06270 */ /*1fe0*/ @!P0 BRA 0x2080 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1ff0*/ ISETP.GE.U32.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x010fc80003f06070 */ /*2000*/ ISETP.GE.AND.EX P0, PT, R3, R8, PT, P0 ; /* 0x000000080300720c */ /* 0x002fc80003f06300 */ /*2010*/ ISETP.LT.OR P0, PT, R7, R4, !P0 ; /* 0x000000040700720c */ /* 0x000fda0004701670 */ /*2020*/ @P0 BRA 0x20c0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*2030*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x001fe200078e0007 */ /*2040*/ MOV R2, R9 ; /* 0x0000000900027202 */ /* 0x000fe20000000f00 */ /*2050*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x008fe400078e0006 */ /*2060*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0008 */ /*2070*/ BRA 0x20c0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*2080*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0007 */ /*2090*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x008fe400078e0006 */ /*20a0*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x010fe400078e0009 */ /*20b0*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x002fc400078e0008 */ /*20c0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*20d0*/ ISETP.GT.AND P0, PT, R10, 0xf, PT ; /* 0x0000000f0a00780c */ /* 0x000fe20003f04270 */ /*20e0*/ SHFL.DOWN PT, R7, R4, 0x10, 0x1f ; /* 0x0a001f0004077f89 */ /* 0x00442200000e0000 */ /*20f0*/ BSSY B1, 0x2240 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*2100*/ SHFL.DOWN PT, R6, R5, 0x10, 0x1f ; /* 0x0a001f0005067f89 */ /* 0x0084e800000e0000 */ /*2110*/ SHFL.DOWN PT, R9, R2, 0x10, 0x1f ; /* 0x0a001f0002097f89 */ /* 0x01052800000e0000 */ /*2120*/ SHFL.DOWN PT, R8, R3, 0x10, 0x1f ; /* 0x0a001f0003087f89 */ /* 0x00246200000e0000 */ /*2130*/ @P0 BRA 0x2230 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*2140*/ ISETP.GE.AND P0, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x001fda0003f06270 */ /*2150*/ @!P0 BRA 0x21f0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*2160*/ ISETP.GE.U32.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x010fc80003f06070 */ /*2170*/ ISETP.GE.AND.EX P0, PT, R3, R8, PT, P0 ; /* 0x000000080300720c */ /* 0x002fc80003f06300 */ /*2180*/ ISETP.LT.OR P0, PT, R7, R4, !P0 ; /* 0x000000040700720c */ /* 0x000fda0004701670 */ /*2190*/ @P0 BRA 0x2230 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*21a0*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x004fe400078e0007 */ /*21b0*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x008fe400078e0006 */ /*21c0*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*21d0*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0008 */ /*21e0*/ BRA 0x2230 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*21f0*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x004fe200078e0007 */ /*2200*/ MOV R5, R6 ; /* 0x0000000600057202 */ /* 0x008fe20000000f00 */ /*2210*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x010fe400078e0009 */ /*2220*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x002fc400078e0008 */ /*2230*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2240*/ ISETP.NE.AND P0, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fe40003f05270 */ /*2250*/ ISETP.NE.AND P2, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fd60003f45270 */ /*2260*/ @!P0 SHF.R.S32.HI R7, RZ, 0x1f, R0 ; /* 0x0000001fff078819 */ /* 0x001fc80000011400 */ /*2270*/ @!P0 LEA.HI R7, R7, R0, RZ, 0x5 ; /* 0x0000000007078211 */ /* 0x000fc800078f28ff */ /*2280*/ @!P0 SHF.R.S32.HI R7, RZ, 0x5, R7 ; /* 0x00000005ff078819 */ /* 0x000fca0000011407 */ /*2290*/ @!P0 IMAD.SHL.U32 R7, R7, 0x10, RZ ; /* 0x0000001007078824 */ /* 0x000fca00078e00ff */ /*22a0*/ @!P0 STS.64 [R7+0x10], R2 ; /* 0x0000100207008388 */ /* 0x0001e80000000a00 */ /*22b0*/ @!P0 STS.64 [R7+0x8], R4 ; /* 0x0000080407008388 */ /* 0x0001e80000000a00 */ /*22c0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*22d0*/ @P2 BRA 0x5dc0 ; /* 0x00003ae000002947 */ /* 0x000fea0003800000 */ /*22e0*/ LDS.64 R10, [0x18] ; /* 0x00001800ff0a7984 */ /* 0x000f620000000a00 */ /*22f0*/ BSSY B1, 0x2470 ; /* 0x0000017000017945 */ /* 0x000fe60003800000 */ /*2300*/ LDS.64 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000e280000000a00 */ /*2310*/ LDS.64 R6, [0x28] ; /* 0x00002800ff067984 */ /* 0x009e280000000a00 */ /*2320*/ LDS.64 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x012e620000000a00 */ /*2330*/ ISETP.GE.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400720c */ /* 0x020fe20003f06270 */ /*2340*/ IMAD.MOV.U32 R26, RZ, RZ, R11 ; /* 0x000000ffff1a7224 */ /* 0x000fc400078e000b */ /*2350*/ IMAD.MOV.U32 R29, RZ, RZ, R10 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e000a */ /*2360*/ IMAD.MOV.U32 R27, RZ, RZ, R12 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e000c */ /*2370*/ IMAD.MOV.U32 R0, RZ, RZ, R13 ; /* 0x000000ffff007224 */ /* 0x000fcc00078e000d */ /*2380*/ @!P0 BRA 0x2460 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2390*/ ISETP.GE.AND P3, PT, R10, R4.reuse, PT ; /* 0x000000040a00720c */ /* 0x083fe20003f66270 */ /*23a0*/ IMAD.MOV.U32 R27, RZ, RZ, R2 ; /* 0x000000ffff1b7224 */ /* 0x000fe200078e0002 */ /*23b0*/ MOV R29, R4 ; /* 0x00000004001d7202 */ /* 0x000fe20000000f00 */ /*23c0*/ IMAD.MOV.U32 R0, RZ, RZ, R3 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0003 */ /*23d0*/ IMAD.MOV.U32 R26, RZ, RZ, R5 ; /* 0x000000ffff1a7224 */ /* 0x000fd000078e0005 */ /*23e0*/ @P3 ISETP.LT.U32.AND P1, PT, R2.reuse, R12.reuse, PT ; /* 0x0000000c0200320c */ /* 0x0c0fe40003f21070 */ /*23f0*/ @P3 ISETP.GE.U32.AND P0, PT, R2.reuse, R12.reuse, PT ; /* 0x0000000c0200320c */ /* 0x0c0fe40003f06070 */ /*2400*/ @P3 ISETP.LT.AND.EX P1, PT, R3.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0300320c */ /* 0x0c0fe40003f21310 */ /*2410*/ @P3 ISETP.GE.AND.EX P0, PT, R3.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0300320c */ /* 0x0c0fe40003f06300 */ /*2420*/ @P3 SEL R27, R2, R12, P1 ; /* 0x0000000c021b3207 */ /* 0x000fe40000800000 */ /*2430*/ @P3 SEL R0, R3, R13, P1 ; /* 0x0000000d03003207 */ /* 0x000fc40000800000 */ /*2440*/ @P3 SEL R26, R5, R11, !P0 ; /* 0x0000000b051a3207 */ /* 0x000fe40004000000 */ /*2450*/ @P3 SEL R29, R4, R10, !P0 ; /* 0x0000000a041d3207 */ /* 0x000fe40004000000 */ /*2460*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x003fea0003800000 */ /*2470*/ LDS.64 R24, [0x38] ; /* 0x00003800ff187984 */ /* 0x000e220000000a00 */ /*2480*/ ISETP.GE.AND P0, PT, R29, R6, PT ; /* 0x000000061d00720c */ /* 0x000fe20003f06270 */ /*2490*/ BSSY B1, 0x2660 ; /* 0x000001c000017945 */ /* 0x000fe20003800000 */ /*24a0*/ IMAD.MOV.U32 R28, RZ, RZ, R7 ; /* 0x000000ffff1c7224 */ /* 0x000fe200078e0007 */ /*24b0*/ LDS.64 R22, [0x40] ; /* 0x00004000ff167984 */ /* 0x000e620000000a00 */ /*24c0*/ IMAD.MOV.U32 R31, RZ, RZ, R6 ; /* 0x000000ffff1f7224 */ /* 0x000fe400078e0006 */ /*24d0*/ IMAD.MOV.U32 R33, RZ, RZ, R8 ; /* 0x000000ffff217224 */ /* 0x000fe200078e0008 */ /*24e0*/ LDS.64 R20, [0x48] ; /* 0x00004800ff147984 */ /* 0x000ee20000000a00 */ /*24f0*/ IMAD.MOV.U32 R30, RZ, RZ, R9 ; /* 0x000000ffff1e7224 */ /* 0x000fc600078e0009 */ /*2500*/ LDS.64 R18, [0x50] ; /* 0x00005000ff127984 */ /* 0x000f280000000a00 */ /*2510*/ LDS.64 R16, [0x58] ; /* 0x00005800ff107984 */ /* 0x000ea80000000a00 */ /*2520*/ LDS.64 R14, [0x60] ; /* 0x00006000ff0e7984 */ /* 0x000e280000000a00 */ /*2530*/ LDS.64 R4, [0x68] ; /* 0x00006800ff047984 */ /* 0x004ea80000000a00 */ /*2540*/ LDS.64 R2, [0x70] ; /* 0x00007000ff027984 */ /* 0x000e280000000a00 */ /*2550*/ LDS.64 R12, [0x78] ; /* 0x00007800ff0c7984 */ /* 0x000e280000000a00 */ /*2560*/ LDS.64 R10, [0x80] ; /* 0x00008000ff0a7984 */ /* 0x000e220000000a00 */ /*2570*/ @!P0 BRA 0x2650 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2580*/ ISETP.GE.AND P3, PT, R6, R29, PT ; /* 0x0000001d0600720c */ /* 0x000fe20003f66270 */ /*2590*/ IMAD.MOV.U32 R33, RZ, RZ, R27 ; /* 0x000000ffff217224 */ /* 0x000fc400078e001b */ /*25a0*/ IMAD.MOV.U32 R30, RZ, RZ, R0 ; /* 0x000000ffff1e7224 */ /* 0x000fe400078e0000 */ /*25b0*/ IMAD.MOV.U32 R28, RZ, RZ, R26 ; /* 0x000000ffff1c7224 */ /* 0x000fe400078e001a */ /*25c0*/ IMAD.MOV.U32 R31, RZ, RZ, R29 ; /* 0x000000ffff1f7224 */ /* 0x000fcc00078e001d */ /*25d0*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R8.reuse, PT ; /* 0x000000081b00320c */ /* 0x0c0fe40003f21070 */ /*25e0*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R8.reuse, PT ; /* 0x000000081b00320c */ /* 0x0c0fe40003f06070 */ /*25f0*/ @P3 ISETP.LT.AND.EX P1, PT, R0.reuse, R9.reuse, PT, P1 ; /* 0x000000090000320c */ /* 0x0c0fe40003f21310 */ /*2600*/ @P3 ISETP.GE.AND.EX P0, PT, R0.reuse, R9.reuse, PT, P0 ; /* 0x000000090000320c */ /* 0x0c0fe40003f06300 */ /*2610*/ @P3 SEL R33, R27, R8, P1 ; /* 0x000000081b213207 */ /* 0x000fe40000800000 */ /*2620*/ @P3 SEL R30, R0, R9, P1 ; /* 0x00000009001e3207 */ /* 0x000fc40000800000 */ /*2630*/ @P3 SEL R28, R26, R7, !P0 ; /* 0x000000071a1c3207 */ /* 0x000fe40004000000 */ /*2640*/ @P3 SEL R31, R29, R6, !P0 ; /* 0x000000061d1f3207 */ /* 0x000fe40004000000 */ /*2650*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2660*/ ISETP.GE.AND P0, PT, R31, R24, PT ; /* 0x000000181f00720c */ /* 0x001fe20003f06270 */ /*2670*/ BSSY B1, 0x27b0 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2680*/ IMAD.MOV.U32 R0, RZ, RZ, R25 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0019 */ /*2690*/ MOV R27, R22 ; /* 0x00000016001b7202 */ /* 0x002fe20000000f00 */ /*26a0*/ IMAD.MOV.U32 R7, RZ, RZ, R24 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0018 */ /*26b0*/ IMAD.MOV.U32 R26, RZ, RZ, R23 ; /* 0x000000ffff1a7224 */ /* 0x000fce00078e0017 */ /*26c0*/ @!P0 BRA 0x27a0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*26d0*/ ISETP.GE.AND P3, PT, R24, R31, PT ; /* 0x0000001f1800720c */ /* 0x000fe20003f66270 */ /*26e0*/ IMAD.MOV.U32 R27, RZ, RZ, R33 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0021 */ /*26f0*/ IMAD.MOV.U32 R26, RZ, RZ, R30 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e001e */ /*2700*/ IMAD.MOV.U32 R0, RZ, RZ, R28 ; /* 0x000000ffff007224 */ /* 0x000fe400078e001c */ /*2710*/ IMAD.MOV.U32 R7, RZ, RZ, R31 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e001f */ /*2720*/ @P3 ISETP.LT.U32.AND P1, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f21070 */ /*2730*/ @P3 ISETP.GE.U32.AND P0, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f06070 */ /*2740*/ @P3 ISETP.LT.AND.EX P1, PT, R30.reuse, R23.reuse, PT, P1 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f21310 */ /*2750*/ @P3 ISETP.GE.AND.EX P0, PT, R30.reuse, R23.reuse, PT, P0 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f06300 */ /*2760*/ @P3 SEL R27, R33, R22, P1 ; /* 0x00000016211b3207 */ /* 0x000fe40000800000 */ /*2770*/ @P3 SEL R26, R30, R23, P1 ; /* 0x000000171e1a3207 */ /* 0x000fc40000800000 */ /*2780*/ @P3 SEL R0, R28, R25, !P0 ; /* 0x000000191c003207 */ /* 0x000fe40004000000 */ /*2790*/ @P3 SEL R7, R31, R24, !P0 ; /* 0x000000181f073207 */ /* 0x000fe40004000000 */ /*27a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*27b0*/ ISETP.GE.AND P0, PT, R7, R20, PT ; /* 0x000000140700720c */ /* 0x008fe20003f06270 */ /*27c0*/ BSSY B1, 0x2900 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*27d0*/ IMAD.MOV.U32 R6, RZ, RZ, R21 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0015 */ /*27e0*/ IMAD.MOV.U32 R9, RZ, RZ, R20 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0014 */ /*27f0*/ IMAD.MOV.U32 R23, RZ, RZ, R18 ; /* 0x000000ffff177224 */ /* 0x010fe400078e0012 */ /*2800*/ IMAD.MOV.U32 R8, RZ, RZ, R19 ; /* 0x000000ffff087224 */ /* 0x000fca00078e0013 */ /*2810*/ @!P0 BRA 0x28f0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2820*/ ISETP.GE.AND P3, PT, R20, R7, PT ; /* 0x000000071400720c */ /* 0x000fe20003f66270 */ /*2830*/ IMAD.MOV.U32 R23, RZ, RZ, R27 ; /* 0x000000ffff177224 */ /* 0x000fe200078e001b */ /*2840*/ MOV R8, R26 ; /* 0x0000001a00087202 */ /* 0x000fe20000000f00 */ /*2850*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0000 */ /*2860*/ IMAD.MOV.U32 R9, RZ, RZ, R7 ; /* 0x000000ffff097224 */ /* 0x000fd000078e0007 */ /*2870*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f21070 */ /*2880*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f06070 */ /*2890*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R19.reuse, PT, P1 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f21310 */ /*28a0*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R19.reuse, PT, P0 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f06300 */ /*28b0*/ @P3 SEL R23, R27, R18, P1 ; /* 0x000000121b173207 */ /* 0x000fe40000800000 */ /*28c0*/ @P3 SEL R8, R26, R19, P1 ; /* 0x000000131a083207 */ /* 0x000fc40000800000 */ /*28d0*/ @P3 SEL R6, R0, R21, !P0 ; /* 0x0000001500063207 */ /* 0x000fe40004000000 */ /*28e0*/ @P3 SEL R9, R7, R20, !P0 ; /* 0x0000001407093207 */ /* 0x000fe40004000000 */ /*28f0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2900*/ ISETP.GE.AND P0, PT, R9, R16, PT ; /* 0x000000100900720c */ /* 0x000fe20003f06270 */ /*2910*/ BSSY B1, 0x2a50 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2920*/ IMAD.MOV.U32 R0, RZ, RZ, R17 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0011 */ /*2930*/ IMAD.MOV.U32 R7, RZ, RZ, R16 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0010 */ /*2940*/ IMAD.MOV.U32 R19, RZ, RZ, R14 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000e */ /*2950*/ IMAD.MOV.U32 R18, RZ, RZ, R15 ; /* 0x000000ffff127224 */ /* 0x000fca00078e000f */ /*2960*/ @!P0 BRA 0x2a40 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2970*/ ISETP.GE.AND P3, PT, R16, R9, PT ; /* 0x000000091000720c */ /* 0x000fe20003f66270 */ /*2980*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0017 */ /*2990*/ IMAD.MOV.U32 R18, RZ, RZ, R8 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0008 */ /*29a0*/ IMAD.MOV.U32 R0, RZ, RZ, R6 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0006 */ /*29b0*/ IMAD.MOV.U32 R7, RZ, RZ, R9 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0009 */ /*29c0*/ @P3 ISETP.LT.U32.AND P1, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f21070 */ /*29d0*/ @P3 ISETP.GE.U32.AND P0, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f06070 */ /*29e0*/ @P3 ISETP.LT.AND.EX P1, PT, R8.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0800320c */ /* 0x0c0fe40003f21310 */ /*29f0*/ @P3 ISETP.GE.AND.EX P0, PT, R8.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0800320c */ /* 0x0c0fe40003f06300 */ /*2a00*/ @P3 SEL R19, R23, R14, P1 ; /* 0x0000000e17133207 */ /* 0x000fe40000800000 */ /*2a10*/ @P3 SEL R18, R8, R15, P1 ; /* 0x0000000f08123207 */ /* 0x000fc40000800000 */ /*2a20*/ @P3 SEL R0, R6, R17, !P0 ; /* 0x0000001106003207 */ /* 0x000fe40004000000 */ /*2a30*/ @P3 SEL R7, R9, R16, !P0 ; /* 0x0000001009073207 */ /* 0x000fe40004000000 */ /*2a40*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2a50*/ ISETP.GE.AND P0, PT, R7, R4, PT ; /* 0x000000040700720c */ /* 0x004fe20003f06270 */ /*2a60*/ BSSY B1, 0x2ba0 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2a70*/ MOV R6, R5 ; /* 0x0000000500067202 */ /* 0x000fe20000000f00 */ /*2a80*/ IMAD.MOV.U32 R9, RZ, RZ, R4 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0004 */ /*2a90*/ IMAD.MOV.U32 R15, RZ, RZ, R2 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0002 */ /*2aa0*/ IMAD.MOV.U32 R8, RZ, RZ, R3 ; /* 0x000000ffff087224 */ /* 0x000fcc00078e0003 */ /*2ab0*/ @!P0 BRA 0x2b90 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2ac0*/ ISETP.GE.AND P3, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x000fe20003f66270 */ /*2ad0*/ IMAD.MOV.U32 R15, RZ, RZ, R19 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0013 */ /*2ae0*/ IMAD.MOV.U32 R8, RZ, RZ, R18 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0012 */ /*2af0*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0000 */ /*2b00*/ IMAD.MOV.U32 R9, RZ, RZ, R7 ; /* 0x000000ffff097224 */ /* 0x000fcc00078e0007 */ /*2b10*/ @P3 ISETP.LT.U32.AND P1, PT, R19.reuse, R2.reuse, PT ; /* 0x000000021300320c */ /* 0x0c0fe40003f21070 */ /*2b20*/ @P3 ISETP.GE.U32.AND P0, PT, R19.reuse, R2.reuse, PT ; /* 0x000000021300320c */ /* 0x0c0fe40003f06070 */ /*2b30*/ @P3 ISETP.LT.AND.EX P1, PT, R18.reuse, R3.reuse, PT, P1 ; /* 0x000000031200320c */ /* 0x0c0fe40003f21310 */ /*2b40*/ @P3 ISETP.GE.AND.EX P0, PT, R18.reuse, R3.reuse, PT, P0 ; /* 0x000000031200320c */ /* 0x0c0fe40003f06300 */ /*2b50*/ @P3 SEL R15, R19, R2, P1 ; /* 0x00000002130f3207 */ /* 0x000fe40000800000 */ /*2b60*/ @P3 SEL R8, R18, R3, P1 ; /* 0x0000000312083207 */ /* 0x000fc40000800000 */ /*2b70*/ @P3 SEL R6, R0, R5, !P0 ; /* 0x0000000500063207 */ /* 0x000fe40004000000 */ /*2b80*/ @P3 SEL R9, R7, R4, !P0 ; /* 0x0000000407093207 */ /* 0x000fe40004000000 */ /*2b90*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2ba0*/ ISETP.GE.AND P0, PT, R9, R12, PT ; /* 0x0000000c0900720c */ /* 0x000fe20003f06270 */ /*2bb0*/ IMAD.MOV.U32 R4, RZ, RZ, R12 ; /* 0x000000ffff047224 */ /* 0x000fe200078e000c */ /*2bc0*/ MOV R3, R11 ; /* 0x0000000b00037202 */ /* 0x000fe20000000f00 */ /*2bd0*/ IMAD.MOV.U32 R5, RZ, RZ, R13 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000d */ /*2be0*/ IMAD.MOV.U32 R2, RZ, RZ, R10 ; /* 0x000000ffff027224 */ /* 0x000fd000078e000a */ /*2bf0*/ @!P0 BRA 0x5dc0 ; /* 0x000031c000008947 */ /* 0x000fea0003800000 */ /*2c00*/ ISETP.GE.AND P0, PT, R12, R9, PT ; /* 0x000000090c00720c */ /* 0x000fe20003f06270 */ /*2c10*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0009 */ /*2c20*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0006 */ /*2c30*/ IMAD.MOV.U32 R2, RZ, RZ, R15 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000f */ /*2c40*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0008 */ /*2c50*/ @!P0 BRA 0x5dc0 ; /* 0x0000316000008947 */ /* 0x000fea0003800000 */ /*2c60*/ ISETP.LT.U32.AND P1, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00720c */ /* 0x0c0fe40003f21070 */ /*2c70*/ ISETP.GE.U32.AND P0, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00720c */ /* 0x0c0fe40003f06070 */ /*2c80*/ ISETP.LT.AND.EX P1, PT, R8.reuse, R11.reuse, PT, P1 ; /* 0x0000000b0800720c */ /* 0x0c0fe40003f21310 */ /*2c90*/ ISETP.GE.AND.EX P0, PT, R8.reuse, R11.reuse, PT, P0 ; /* 0x0000000b0800720c */ /* 0x0c0fe40003f06300 */ /*2ca0*/ SEL R2, R15, R10, P1 ; /* 0x0000000a0f027207 */ /* 0x000fe40000800000 */ /*2cb0*/ SEL R3, R8, R11, P1 ; /* 0x0000000b08037207 */ /* 0x000fc40000800000 */ /*2cc0*/ SEL R5, R6, R13, !P0 ; /* 0x0000000d06057207 */ /* 0x000fe40004000000 */ /*2cd0*/ SEL R4, R9, R12, !P0 ; /* 0x0000000c09047207 */ /* 0x000fe20004000000 */ /*2ce0*/ BRA 0x5dc0 ; /* 0x000030d000007947 */ /* 0x000fea0003800000 */ /*2cf0*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*2d00*/ CS2R R4, SRZ ; /* 0x0000000000047805 */ /* 0x000fe2000001ff00 */ /*2d10*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fe2000001ff00 */ /*2d20*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fd400078e0000 */ /*2d30*/ @!P0 IMAD.MOV.U32 R9, RZ, RZ, 0x10 ; /* 0x00000010ff098424 */ /* 0x000fe200078e00ff */ /*2d40*/ @!P0 IADD3 R6, R0, 0x100, RZ ; /* 0x0000010000068810 */ /* 0x000fc60007ffe0ff */ /*2d50*/ @!P0 IMAD.WIDE R8, R0, R9, c[0x0][0x160] ; /* 0x0000580000088625 */ /* 0x000fca00078e0209 */ /*2d60*/ @!P0 LDG.E.64.CONSTANT R4, [R8.64] ; /* 0x0000000408048981 */ /* 0x000168000c1e9b00 */ /*2d70*/ @!P0 LDG.E.64.CONSTANT R2, [R8.64+0x8] ; /* 0x0000080408028981 */ /* 0x000162000c1e9b00 */ /*2d80*/ ISETP.GE.AND P0, PT, R6, c[0x0][0x170], PT ; /* 0x00005c0006007a0c */ /* 0x000fe20003f06270 */ /*2d90*/ BSSY B1, 0x36f0 ; /* 0x0000095000017945 */ /* 0x000fd80003800000 */ /*2da0*/ @P0 BRA 0x36e0 ; /* 0x0000093000000947 */ /* 0x000fea0003800000 */ /*2db0*/ LOP3.LUT R7, RZ, R6, RZ, 0x33, !PT ; /* 0x00000006ff077212 */ /* 0x001fe200078e33ff */ /*2dc0*/ BSSY B2, 0x3070 ; /* 0x000002a000027945 */ /* 0x000fe60003800000 */ /*2dd0*/ IADD3 R15, R7, c[0x0][0x170], RZ ; /* 0x00005c00070f7a10 */ /* 0x000fc80007ffe0ff */ /*2de0*/ LEA.HI R7, R15, 0x1, RZ, 0x18 ; /* 0x000000010f077811 */ /* 0x000fc800078fc0ff */ /*2df0*/ LOP3.LUT P0, R7, R7, 0x3, RZ, 0xc0, !PT ; /* 0x0000000307077812 */ /* 0x000fda000780c0ff */ /*2e00*/ @!P0 BRA 0x3060 ; /* 0x0000025000008947 */ /* 0x000fea0003800000 */ /*2e10*/ IMAD.MOV.U32 R9, RZ, RZ, 0x10 ; /* 0x00000010ff097424 */ /* 0x000fc800078e00ff */ /*2e20*/ IMAD.WIDE R8, R6, R9, c[0x0][0x160] ; /* 0x0000580006087625 */ /* 0x000fc800078e0209 */ /*2e30*/ IMAD.MOV.U32 R14, RZ, RZ, R8 ; /* 0x000000ffff0e7224 */ /* 0x000fc800078e0008 */ /*2e40*/ IMAD.MOV.U32 R8, RZ, RZ, R14 ; /* 0x000000ffff087224 */ /* 0x000fca00078e000e */ /*2e50*/ LDG.E.64.CONSTANT R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x000ea8000c1e9b00 */ /*2e60*/ LDG.E.64.CONSTANT R12, [R8.64+0x8] ; /* 0x00000804080c7981 */ /* 0x000ee2000c1e9b00 */ /*2e70*/ IADD3 R7, R7, -0x1, RZ ; /* 0xffffffff07077810 */ /* 0x000fe20007ffe0ff */ /*2e80*/ BSSY B3, 0x3030 ; /* 0x000001a000037945 */ /* 0x000fe20003800000 */ /*2e90*/ IMAD.MOV.U32 R19, RZ, RZ, R2 ; /* 0x000000ffff137224 */ /* 0x020fe200078e0002 */ /*2ea0*/ MOV R21, R3 ; /* 0x0000000300157202 */ /* 0x000fe20000000f00 */ /*2eb0*/ IMAD.MOV.U32 R17, RZ, RZ, R5 ; /* 0x000000ffff117224 */ /* 0x000fe200078e0005 */ /*2ec0*/ ISETP.NE.AND P2, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe20003f45270 */ /*2ed0*/ IMAD.MOV.U32 R23, RZ, RZ, R4 ; /* 0x000000ffff177224 */ /* 0x000fe200078e0004 */ /*2ee0*/ IADD3 R14, P3, R8, 0x1000, RZ ; /* 0x00001000080e7810 */ /* 0x000fc40007f7e0ff */ /*2ef0*/ ISETP.GE.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400720c */ /* 0x004fe20003f06270 */ /*2f00*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000b */ /*2f10*/ IMAD.MOV.U32 R4, RZ, RZ, R10 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000a */ /*2f20*/ IMAD.MOV.U32 R2, RZ, RZ, R12 ; /* 0x000000ffff027224 */ /* 0x008fe400078e000c */ /*2f30*/ IMAD.MOV.U32 R3, RZ, RZ, R13 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e000d */ /*2f40*/ @!P0 BRA 0x3020 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2f50*/ ISETP.GE.AND P4, PT, R10, R23, PT ; /* 0x000000170a00720c */ /* 0x000fe20003f86270 */ /*2f60*/ IMAD.MOV.U32 R2, RZ, RZ, R19 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0013 */ /*2f70*/ IMAD.MOV.U32 R3, RZ, RZ, R21 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0015 */ /*2f80*/ IMAD.MOV.U32 R5, RZ, RZ, R17 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0011 */ /*2f90*/ IMAD.MOV.U32 R4, RZ, RZ, R23 ; /* 0x000000ffff047224 */ /* 0x000fcc00078e0017 */ /*2fa0*/ @P4 ISETP.LT.U32.AND P1, PT, R19.reuse, R12.reuse, PT ; /* 0x0000000c1300420c */ /* 0x0c0fe40003f21070 */ /*2fb0*/ @P4 ISETP.GE.U32.AND P0, PT, R19, R12.reuse, PT ; /* 0x0000000c1300420c */ /* 0x080fe40003f06070 */ /*2fc0*/ @P4 ISETP.LT.AND.EX P1, PT, R21.reuse, R13.reuse, PT, P1 ; /* 0x0000000d1500420c */ /* 0x0c0fe40003f21310 */ /*2fd0*/ @P4 ISETP.GE.AND.EX P0, PT, R21, R13.reuse, PT, P0 ; /* 0x0000000d1500420c */ /* 0x080fe40003f06300 */ /*2fe0*/ @P4 SEL R2, R19, R12, P1 ; /* 0x0000000c13024207 */ /* 0x000fe40000800000 */ /*2ff0*/ @P4 SEL R3, R21, R13, P1 ; /* 0x0000000d15034207 */ /* 0x000fc40000800000 */ /*3000*/ @P4 SEL R5, R17, R11, !P0 ; /* 0x0000000b11054207 */ /* 0x000fe40004000000 */ /*3010*/ @P4 SEL R4, R23, R10, !P0 ; /* 0x0000000a17044207 */ /* 0x000fe40004000000 */ /*3020*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*3030*/ IADD3.X R9, RZ, R9, RZ, P3, !PT ; /* 0x00000009ff097210 */ /* 0x000fe40001ffe4ff */ /*3040*/ IADD3 R6, R6, 0x100, RZ ; /* 0x0000010006067810 */ /* 0x000fe20007ffe0ff */ /*3050*/ @P2 BRA 0x2e40 ; /* 0xfffffde000002947 */ /* 0x000fea000383ffff */ /*3060*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3070*/ ISETP.GE.U32.AND P0, PT, R15, 0x300, PT ; /* 0x000003000f00780c */ /* 0x000fda0003f06070 */ /*3080*/ @!P0 BRA 0x36e0 ; /* 0x0000065000008947 */ /* 0x000fea0003800000 */ /*3090*/ IMAD.MOV.U32 R9, RZ, RZ, 0x10 ; /* 0x00000010ff097424 */ /* 0x000fc800078e00ff */ /*30a0*/ IMAD.WIDE R8, R6, R9, c[0x0][0x160] ; /* 0x0000580006087625 */ /* 0x000fc800078e0209 */ /*30b0*/ IMAD.MOV.U32 R16, RZ, RZ, R8 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0008 */ /*30c0*/ IMAD.MOV.U32 R17, RZ, RZ, R9 ; /* 0x000000ffff117224 */ /* 0x000fca00078e0009 */ /*30d0*/ LDG.E.64.CONSTANT R22, [R16.64] ; /* 0x0000000410167981 */ /* 0x000ea8000c1e9b00 */ /*30e0*/ LDG.E.64.CONSTANT R24, [R16.64+0x8] ; /* 0x0000080410187981 */ /* 0x000ee8000c1e9b00 */ /*30f0*/ LDG.E.64.CONSTANT R20, [R16.64+0x1000] ; /* 0x0010000410147981 */ /* 0x020168000c1e9b00 */ /*3100*/ LDG.E.64.CONSTANT R18, [R16.64+0x1008] ; /* 0x0010080410127981 */ /* 0x000168000c1e9b00 */ /*3110*/ LDG.E.64.CONSTANT R14, [R16.64+0x2000] ; /* 0x00200004100e7981 */ /* 0x000168000c1e9b00 */ /*3120*/ LDG.E.64.CONSTANT R12, [R16.64+0x2008] ; /* 0x00200804100c7981 */ /* 0x000168000c1e9b00 */ /*3130*/ LDG.E.64.CONSTANT R10, [R16.64+0x3000] ; /* 0x00300004100a7981 */ /* 0x000168000c1e9b00 */ /*3140*/ LDG.E.64.CONSTANT R8, [R16.64+0x3008] ; /* 0x0030080410087981 */ /* 0x000162000c1e9b00 */ /*3150*/ BSSY B2, 0x32a0 ; /* 0x0000014000027945 */ /* 0x000fe20003800000 */ /*3160*/ ISETP.GE.AND P0, PT, R4, R22, PT ; /* 0x000000160400720c */ /* 0x004fe20003f06270 */ /*3170*/ IMAD.MOV.U32 R7, RZ, RZ, R23 ; /* 0x000000ffff077224 */ /* 0x000fc400078e0017 */ /*3180*/ IMAD.MOV.U32 R27, RZ, RZ, R22 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0016 */ /*3190*/ IMAD.MOV.U32 R31, RZ, RZ, R24 ; /* 0x000000ffff1f7224 */ /* 0x008fe400078e0018 */ /*31a0*/ IMAD.MOV.U32 R33, RZ, RZ, R25 ; /* 0x000000ffff217224 */ /* 0x000fcc00078e0019 */ /*31b0*/ @!P0 BRA 0x3290 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*31c0*/ ISETP.GE.AND P2, PT, R22, R4.reuse, PT ; /* 0x000000041600720c */ /* 0x081fe20003f46270 */ /*31d0*/ IMAD.MOV.U32 R31, RZ, RZ, R2 ; /* 0x000000ffff1f7224 */ /* 0x000fe200078e0002 */ /*31e0*/ MOV R27, R4 ; /* 0x00000004001b7202 */ /* 0x000fe20000000f00 */ /*31f0*/ IMAD.MOV.U32 R33, RZ, RZ, R3 ; /* 0x000000ffff217224 */ /* 0x000fe400078e0003 */ /*3200*/ IMAD.MOV.U32 R7, RZ, RZ, R5 ; /* 0x000000ffff077224 */ /* 0x000fd000078e0005 */ /*3210*/ @P2 ISETP.LT.U32.AND P1, PT, R2.reuse, R24.reuse, PT ; /* 0x000000180200220c */ /* 0x0c0fe40003f21070 */ /*3220*/ @P2 ISETP.GE.U32.AND P0, PT, R2.reuse, R24.reuse, PT ; /* 0x000000180200220c */ /* 0x0c0fe40003f06070 */ /*3230*/ @P2 ISETP.LT.AND.EX P1, PT, R3.reuse, R25.reuse, PT, P1 ; /* 0x000000190300220c */ /* 0x0c0fe40003f21310 */ /*3240*/ @P2 ISETP.GE.AND.EX P0, PT, R3.reuse, R25.reuse, PT, P0 ; /* 0x000000190300220c */ /* 0x0c0fe40003f06300 */ /*3250*/ @P2 SEL R31, R2, R24, P1 ; /* 0x00000018021f2207 */ /* 0x000fe40000800000 */ /*3260*/ @P2 SEL R33, R3, R25, P1 ; /* 0x0000001903212207 */ /* 0x000fc40000800000 */ /*3270*/ @P2 SEL R7, R5, R23, !P0 ; /* 0x0000001705072207 */ /* 0x000fe40004000000 */ /*3280*/ @P2 SEL R27, R4, R22, !P0 ; /* 0x00000016041b2207 */ /* 0x000fe40004000000 */ /*3290*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x001fea0003800000 */ /*32a0*/ ISETP.GE.AND P0, PT, R27, R20, PT ; /* 0x000000141b00720c */ /* 0x020fe20003f06270 */ /*32b0*/ BSSY B2, 0x33f0 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*32c0*/ IMAD.MOV.U32 R3, RZ, RZ, R21 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0015 */ /*32d0*/ IMAD.MOV.U32 R5, RZ, RZ, R20 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0014 */ /*32e0*/ IMAD.MOV.U32 R25, RZ, RZ, R18 ; /* 0x000000ffff197224 */ /* 0x000fe400078e0012 */ /*32f0*/ IMAD.MOV.U32 R29, RZ, RZ, R19 ; /* 0x000000ffff1d7224 */ /* 0x000fca00078e0013 */ /*3300*/ @!P0 BRA 0x33e0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*3310*/ ISETP.GE.AND P2, PT, R20, R27, PT ; /* 0x0000001b1400720c */ /* 0x000fe20003f46270 */ /*3320*/ IMAD.MOV.U32 R25, RZ, RZ, R31 ; /* 0x000000ffff197224 */ /* 0x000fe400078e001f */ /*3330*/ IMAD.MOV.U32 R29, RZ, RZ, R33 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e0021 */ /*3340*/ IMAD.MOV.U32 R3, RZ, RZ, R7 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0007 */ /*3350*/ IMAD.MOV.U32 R5, RZ, RZ, R27 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e001b */ /*3360*/ @P2 ISETP.LT.U32.AND P1, PT, R31.reuse, R18.reuse, PT ; /* 0x000000121f00220c */ /* 0x0c0fe40003f21070 */ /*3370*/ @P2 ISETP.GE.U32.AND P0, PT, R31, R18.reuse, PT ; /* 0x000000121f00220c */ /* 0x080fe40003f06070 */ /*3380*/ @P2 ISETP.LT.AND.EX P1, PT, R33.reuse, R19.reuse, PT, P1 ; /* 0x000000132100220c */ /* 0x0c0fe40003f21310 */ /*3390*/ @P2 ISETP.GE.AND.EX P0, PT, R33, R19.reuse, PT, P0 ; /* 0x000000132100220c */ /* 0x080fe40003f06300 */ /*33a0*/ @P2 SEL R25, R31, R18, P1 ; /* 0x000000121f192207 */ /* 0x000fe40000800000 */ /*33b0*/ @P2 SEL R29, R33, R19, P1 ; /* 0x00000013211d2207 */ /* 0x000fc40000800000 */ /*33c0*/ @P2 SEL R3, R7, R21, !P0 ; /* 0x0000001507032207 */ /* 0x000fe40004000000 */ /*33d0*/ @P2 SEL R5, R27, R20, !P0 ; /* 0x000000141b052207 */ /* 0x000fe40004000000 */ /*33e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*33f0*/ ISETP.GE.AND P0, PT, R5, R14, PT ; /* 0x0000000e0500720c */ /* 0x000fe20003f06270 */ /*3400*/ BSSY B2, 0x3540 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*3410*/ IMAD.MOV.U32 R7, RZ, RZ, R15 ; /* 0x000000ffff077224 */ /* 0x000fe200078e000f */ /*3420*/ MOV R21, R12 ; /* 0x0000000c00157202 */ /* 0x000fe20000000f00 */ /*3430*/ IMAD.MOV.U32 R19, RZ, RZ, R14 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000e */ /*3440*/ IMAD.MOV.U32 R23, RZ, RZ, R13 ; /* 0x000000ffff177224 */ /* 0x000fce00078e000d */ /*3450*/ @!P0 BRA 0x3530 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*3460*/ ISETP.GE.AND P2, PT, R14, R5, PT ; /* 0x000000050e00720c */ /* 0x000fe20003f46270 */ /*3470*/ IMAD.MOV.U32 R21, RZ, RZ, R25 ; /* 0x000000ffff157224 */ /* 0x000fe400078e0019 */ /*3480*/ IMAD.MOV.U32 R23, RZ, RZ, R29 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001d */ /*3490*/ IMAD.MOV.U32 R7, RZ, RZ, R3 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0003 */ /*34a0*/ IMAD.MOV.U32 R19, RZ, RZ, R5 ; /* 0x000000ffff137224 */ /* 0x000fcc00078e0005 */ /*34b0*/ @P2 ISETP.LT.U32.AND P1, PT, R25.reuse, R12.reuse, PT ; /* 0x0000000c1900220c */ /* 0x0c0fe40003f21070 */ /*34c0*/ @P2 ISETP.GE.U32.AND P0, PT, R25, R12.reuse, PT ; /* 0x0000000c1900220c */ /* 0x080fe40003f06070 */ /*34d0*/ @P2 ISETP.LT.AND.EX P1, PT, R29.reuse, R13.reuse, PT, P1 ; /* 0x0000000d1d00220c */ /* 0x0c0fe40003f21310 */ /*34e0*/ @P2 ISETP.GE.AND.EX P0, PT, R29, R13.reuse, PT, P0 ; /* 0x0000000d1d00220c */ /* 0x080fe40003f06300 */ /*34f0*/ @P2 SEL R21, R25, R12, P1 ; /* 0x0000000c19152207 */ /* 0x000fe40000800000 */ /*3500*/ @P2 SEL R23, R29, R13, P1 ; /* 0x0000000d1d172207 */ /* 0x000fc40000800000 */ /*3510*/ @P2 SEL R7, R3, R15, !P0 ; /* 0x0000000f03072207 */ /* 0x000fe40004000000 */ /*3520*/ @P2 SEL R19, R5, R14, !P0 ; /* 0x0000000e05132207 */ /* 0x000fe40004000000 */ /*3530*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3540*/ ISETP.GE.AND P0, PT, R19, R10, PT ; /* 0x0000000a1300720c */ /* 0x000fe20003f06270 */ /*3550*/ BSSY B2, 0x3690 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*3560*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000b */ /*3570*/ IMAD.MOV.U32 R4, RZ, RZ, R10 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000a */ /*3580*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0008 */ /*3590*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fca00078e0009 */ /*35a0*/ @!P0 BRA 0x3680 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*35b0*/ ISETP.GE.AND P2, PT, R10, R19, PT ; /* 0x000000130a00720c */ /* 0x000fe20003f46270 */ /*35c0*/ IMAD.MOV.U32 R2, RZ, RZ, R21 ; /* 0x000000ffff027224 */ /* 0x000fe200078e0015 */ /*35d0*/ MOV R3, R23 ; /* 0x0000001700037202 */ /* 0x000fe20000000f00 */ /*35e0*/ IMAD.MOV.U32 R5, RZ, RZ, R7 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0007 */ /*35f0*/ IMAD.MOV.U32 R4, RZ, RZ, R19 ; /* 0x000000ffff047224 */ /* 0x000fd000078e0013 */ /*3600*/ @P2 ISETP.LT.U32.AND P1, PT, R21.reuse, R8.reuse, PT ; /* 0x000000081500220c */ /* 0x0c0fe40003f21070 */ /*3610*/ @P2 ISETP.GE.U32.AND P0, PT, R21, R8.reuse, PT ; /* 0x000000081500220c */ /* 0x080fe40003f06070 */ /*3620*/ @P2 ISETP.LT.AND.EX P1, PT, R23.reuse, R9.reuse, PT, P1 ; /* 0x000000091700220c */ /* 0x0c0fe40003f21310 */ /*3630*/ @P2 ISETP.GE.AND.EX P0, PT, R23, R9.reuse, PT, P0 ; /* 0x000000091700220c */ /* 0x080fe40003f06300 */ /*3640*/ @P2 SEL R2, R21, R8, P1 ; /* 0x0000000815022207 */ /* 0x000fe40000800000 */ /*3650*/ @P2 SEL R3, R23, R9, P1 ; /* 0x0000000917032207 */ /* 0x000fc40000800000 */ /*3660*/ @P2 SEL R5, R7, R11, !P0 ; /* 0x0000000b07052207 */ /* 0x000fe40004000000 */ /*3670*/ @P2 SEL R4, R19, R10, !P0 ; /* 0x0000000a13042207 */ /* 0x000fe40004000000 */ /*3680*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3690*/ IADD3 R6, R6, 0x400, RZ ; /* 0x0000040006067810 */ /* 0x000fe40007ffe0ff */ /*36a0*/ IADD3 R16, P1, R16, 0x4000, RZ ; /* 0x0000400010107810 */ /* 0x000fe40007f3e0ff */ /*36b0*/ ISETP.GE.AND P0, PT, R6, c[0x0][0x170], PT ; /* 0x00005c0006007a0c */ /* 0x000fc60003f06270 */ /*36c0*/ IMAD.X R17, RZ, RZ, R17, P1 ; /* 0x000000ffff117224 */ /* 0x000fd400008e0611 */ /*36d0*/ @!P0 BRA 0x30d0 ; /* 0xfffff9f000008947 */ /* 0x000fea000383ffff */ /*36e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x001fea0003800000 */ /*36f0*/ S2R R7, SR_LANEID ; /* 0x0000000000077919 */ /* 0x000e220000000000 */ /*3700*/ IMAD.MOV.U32 R10, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff0a7624 */ /* 0x000fe200078e00ff */ /*3710*/ SHF.R.S32.HI R9, RZ, 0x1f, R0 ; /* 0x0000001fff097819 */ /* 0x000fc80000011400 */ /*3720*/ ISETP.GT.AND P0, PT, R10, 0xff, PT ; /* 0x000000ff0a00780c */ /* 0x000fe40003f04270 */ /*3730*/ LEA.HI R6, R9, R0, RZ, 0x5 ; /* 0x0000000009067211 */ /* 0x000fc800078f28ff */ /*3740*/ SHF.R.S32.HI R6, RZ, 0x5, R6 ; /* 0x00000005ff067819 */ /* 0x000fce0000011406 */ /*3750*/ @P0 BRA 0x4c40 ; /* 0x000014e000000947 */ /* 0x000fea0003800000 */ /*3760*/ IMAD.SHL.U32 R8, R6, 0x20, RZ ; /* 0x0000002006087824 */ /* 0x000fe200078e00ff */ /*3770*/ BSSY B1, 0x3930 ; /* 0x000001b000017945 */ /* 0x000fe80003800000 */ /*3780*/ IADD3 R9, R8, 0x20, RZ ; /* 0x0000002008097810 */ /* 0x000fe40007ffe0ff */ /*3790*/ LOP3.LUT R8, RZ, R8, RZ, 0x33, !PT ; /* 0x00000008ff087212 */ /* 0x000fe400078e33ff */ /*37a0*/ ISETP.GT.AND P0, PT, R9, c[0x0][0x170], PT ; /* 0x00005c0009007a0c */ /* 0x000fe40003f04270 */ /*37b0*/ IADD3 R8, R8, c[0x0][0x170], RZ ; /* 0x00005c0008087a10 */ /* 0x000fc80007ffe0ff */ /*37c0*/ SEL R8, R8, 0x1f, P0 ; /* 0x0000001f08087807 */ /* 0x000fc80000000000 */ /*37d0*/ ISETP.GE.AND P0, PT, R7, R8, PT ; /* 0x000000080700720c */ /* 0x001fe20003f06270 */ /*37e0*/ SHFL.DOWN PT, R9, R4, 0x1, R8 ; /* 0x0820000004097989 */ /* 0x02006800000e0008 */ /*37f0*/ SHFL.DOWN PT, R11, R5, 0x1, R8 ; /* 0x08200000050b7989 */ /* 0x0000a800000e0008 */ /*3800*/ SHFL.DOWN PT, R13, R2, 0x1, R8 ; /* 0x08200000020d7989 */ /* 0x0000e800000e0008 */ /*3810*/ SHFL.DOWN PT, R12, R3, 0x1, R8 ; /* 0x08200000030c7989 */ /* 0x00012200000e0008 */ /*3820*/ @P0 BRA 0x3920 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3830*/ ISETP.GE.AND P0, PT, R4, R9, PT ; /* 0x000000090400720c */ /* 0x002fda0003f06270 */ /*3840*/ @!P0 BRA 0x38e0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3850*/ ISETP.GE.U32.AND P0, PT, R2, R13, PT ; /* 0x0000000d0200720c */ /* 0x008fc80003f06070 */ /*3860*/ ISETP.GE.AND.EX P0, PT, R3, R12, PT, P0 ; /* 0x0000000c0300720c */ /* 0x010fc80003f06300 */ /*3870*/ ISETP.LT.OR P0, PT, R9, R4, !P0 ; /* 0x000000040900720c */ /* 0x000fda0004701670 */ /*3880*/ @P0 BRA 0x3920 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3890*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0009 */ /*38a0*/ IMAD.MOV.U32 R5, RZ, RZ, R11 ; /* 0x000000ffff057224 */ /* 0x004fe400078e000b */ /*38b0*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000d */ /*38c0*/ IMAD.MOV.U32 R3, RZ, RZ, R12 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000c */ /*38d0*/ BRA 0x3920 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*38e0*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x001fe200078e0009 */ /*38f0*/ MOV R5, R11 ; /* 0x0000000b00057202 */ /* 0x004fe20000000f00 */ /*3900*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x008fe400078e000d */ /*3910*/ IMAD.MOV.U32 R3, RZ, RZ, R12 ; /* 0x000000ffff037224 */ /* 0x010fc400078e000c */ /*3920*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3930*/ IADD3 R9, R7, 0x2, RZ ; /* 0x0000000207097810 */ /* 0x002fe20007ffe0ff */ /*3940*/ SHFL.DOWN PT, R11, R4, 0x2, R8 ; /* 0x08400000040b7989 */ /* 0x0042a200000e0008 */ /*3950*/ BSSY B1, 0x3ab0 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3960*/ ISETP.GT.AND P0, PT, R9, R8, PT ; /* 0x000000080900720c */ /* 0x000fe20003f04270 */ /*3970*/ SHFL.DOWN PT, R12, R5, 0x2, R8 ; /* 0x08400000050c7989 */ /* 0x01032800000e0008 */ /*3980*/ SHFL.DOWN PT, R13, R2, 0x2, R8 ; /* 0x08400000020d7989 */ /* 0x0082e800000e0008 */ /*3990*/ SHFL.DOWN PT, R14, R3, 0x2, R8 ; /* 0x08400000030e7989 */ /* 0x00022800000e0008 */ /*39a0*/ @P0 BRA 0x3aa0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*39b0*/ ISETP.GE.AND P0, PT, R4, R11, PT ; /* 0x0000000b0400720c */ /* 0x004fda0003f06270 */ /*39c0*/ @!P0 BRA 0x3a60 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*39d0*/ ISETP.GE.U32.AND P0, PT, R2, R13, PT ; /* 0x0000000d0200720c */ /* 0x008fc80003f06070 */ /*39e0*/ ISETP.GE.AND.EX P0, PT, R3, R14, PT, P0 ; /* 0x0000000e0300720c */ /* 0x001fc80003f06300 */ /*39f0*/ ISETP.LT.OR P0, PT, R11, R4, !P0 ; /* 0x000000040b00720c */ /* 0x000fda0004701670 */ /*3a00*/ @P0 BRA 0x3aa0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3a10*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x002fe400078e000b */ /*3a20*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x010fe400078e000c */ /*3a30*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000d */ /*3a40*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000e */ /*3a50*/ BRA 0x3aa0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3a60*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x003fe400078e000b */ /*3a70*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x010fe400078e000c */ /*3a80*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x008fc400078e000d */ /*3a90*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x000fe400078e000e */ /*3aa0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3ab0*/ IADD3 R9, R7, 0x4, RZ ; /* 0x0000000407097810 */ /* 0x000fe20007ffe0ff */ /*3ac0*/ SHFL.DOWN PT, R11, R4, 0x4, R8 ; /* 0x08800000040b7989 */ /* 0x00446200000e0008 */ /*3ad0*/ BSSY B1, 0x3c30 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3ae0*/ ISETP.GT.AND P0, PT, R9, R8, PT ; /* 0x000000080900720c */ /* 0x000fe20003f04270 */ /*3af0*/ SHFL.DOWN PT, R12, R5, 0x4, R8 ; /* 0x08800000050c7989 */ /* 0x01052800000e0008 */ /*3b00*/ SHFL.DOWN PT, R13, R2, 0x4, R8 ; /* 0x08800000020d7989 */ /* 0x0084e800000e0008 */ /*3b10*/ SHFL.DOWN PT, R14, R3, 0x4, R8 ; /* 0x08800000030e7989 */ /* 0x00142800000e0008 */ /*3b20*/ @P0 BRA 0x3c20 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3b30*/ ISETP.GE.AND P0, PT, R4, R11, PT ; /* 0x0000000b0400720c */ /* 0x002fda0003f06270 */ /*3b40*/ @!P0 BRA 0x3be0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3b50*/ ISETP.GE.U32.AND P0, PT, R2, R13, PT ; /* 0x0000000d0200720c */ /* 0x008fc80003f06070 */ /*3b60*/ ISETP.GE.AND.EX P0, PT, R3, R14, PT, P0 ; /* 0x0000000e0300720c */ /* 0x001fc80003f06300 */ /*3b70*/ ISETP.LT.OR P0, PT, R11, R4, !P0 ; /* 0x000000040b00720c */ /* 0x000fda0004701670 */ /*3b80*/ @P0 BRA 0x3c20 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3b90*/ MOV R4, R11 ; /* 0x0000000b00047202 */ /* 0x004fe20000000f00 */ /*3ba0*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x010fe400078e000c */ /*3bb0*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000d */ /*3bc0*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000e */ /*3bd0*/ BRA 0x3c20 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3be0*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x004fe400078e000b */ /*3bf0*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x010fe400078e000c */ /*3c00*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x008fc400078e000d */ /*3c10*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x001fe400078e000e */ /*3c20*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3c30*/ IADD3 R9, R7, 0x8, RZ ; /* 0x0000000807097810 */ /* 0x000fe20007ffe0ff */ /*3c40*/ SHFL.DOWN PT, R11, R4, 0x8, R8 ; /* 0x09000000040b7989 */ /* 0x0022a200000e0008 */ /*3c50*/ BSSY B1, 0x3db0 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3c60*/ ISETP.GT.AND P0, PT, R9, R8, PT ; /* 0x000000080900720c */ /* 0x000fe20003f04270 */ /*3c70*/ SHFL.DOWN PT, R12, R5, 0x8, R8 ; /* 0x09000000050c7989 */ /* 0x01032800000e0008 */ /*3c80*/ SHFL.DOWN PT, R13, R2, 0x8, R8 ; /* 0x09000000020d7989 */ /* 0x0082e800000e0008 */ /*3c90*/ SHFL.DOWN PT, R14, R3, 0x8, R8 ; /* 0x09000000030e7989 */ /* 0x00122800000e0008 */ /*3ca0*/ @P0 BRA 0x3da0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3cb0*/ ISETP.GE.AND P0, PT, R4, R11, PT ; /* 0x0000000b0400720c */ /* 0x004fda0003f06270 */ /*3cc0*/ @!P0 BRA 0x3d60 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3cd0*/ ISETP.GE.U32.AND P0, PT, R2, R13, PT ; /* 0x0000000d0200720c */ /* 0x008fc80003f06070 */ /*3ce0*/ ISETP.GE.AND.EX P0, PT, R3, R14, PT, P0 ; /* 0x0000000e0300720c */ /* 0x001fc80003f06300 */ /*3cf0*/ ISETP.LT.OR P0, PT, R11, R4, !P0 ; /* 0x000000040b00720c */ /* 0x000fda0004701670 */ /*3d00*/ @P0 BRA 0x3da0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3d10*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x002fe200078e000b */ /*3d20*/ MOV R3, R14 ; /* 0x0000000e00037202 */ /* 0x000fe20000000f00 */ /*3d30*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x010fe400078e000c */ /*3d40*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x000fe200078e000d */ /*3d50*/ BRA 0x3da0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3d60*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x002fe400078e000b */ /*3d70*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x010fe400078e000c */ /*3d80*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x008fe400078e000d */ /*3d90*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x001fc400078e000e */ /*3da0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3db0*/ IADD3 R9, R7, 0x10, RZ ; /* 0x0000001007097810 */ /* 0x000fe20007ffe0ff */ /*3dc0*/ SHFL.DOWN PT, R11, R4, 0x10, R8 ; /* 0x0a000000040b7989 */ /* 0x00446200000e0008 */ /*3dd0*/ BSSY B1, 0x3f30 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3de0*/ ISETP.GT.AND P0, PT, R9, R8, PT ; /* 0x000000080900720c */ /* 0x000fe20003f04270 */ /*3df0*/ SHFL.DOWN PT, R12, R5, 0x10, R8 ; /* 0x0a000000050c7989 */ /* 0x01052800000e0008 */ /*3e00*/ SHFL.DOWN PT, R13, R2, 0x10, R8 ; /* 0x0a000000020d7989 */ /* 0x0084e800000e0008 */ /*3e10*/ SHFL.DOWN PT, R14, R3, 0x10, R8 ; /* 0x0a000000030e7989 */ /* 0x00142800000e0008 */ /*3e20*/ @P0 BRA 0x3f20 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3e30*/ ISETP.GE.AND P0, PT, R4, R11, PT ; /* 0x0000000b0400720c */ /* 0x002fda0003f06270 */ /*3e40*/ @!P0 BRA 0x3ee0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3e50*/ ISETP.GE.U32.AND P0, PT, R2, R13, PT ; /* 0x0000000d0200720c */ /* 0x008fc80003f06070 */ /*3e60*/ ISETP.GE.AND.EX P0, PT, R3, R14, PT, P0 ; /* 0x0000000e0300720c */ /* 0x001fc80003f06300 */ /*3e70*/ ISETP.LT.OR P0, PT, R11, R4, !P0 ; /* 0x000000040b00720c */ /* 0x000fda0004701670 */ /*3e80*/ @P0 BRA 0x3f20 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3e90*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x004fe400078e000b */ /*3ea0*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x010fe400078e000c */ /*3eb0*/ IMAD.MOV.U32 R2, RZ, RZ, R13 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000d */ /*3ec0*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000e */ /*3ed0*/ BRA 0x3f20 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3ee0*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x004fe200078e000b */ /*3ef0*/ MOV R2, R13 ; /* 0x0000000d00027202 */ /* 0x008fe20000000f00 */ /*3f00*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x010fe400078e000c */ /*3f10*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x001fc400078e000e */ /*3f20*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3f30*/ ISETP.NE.AND P0, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f05270 */ /*3f40*/ ISETP.NE.AND P2, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fd60003f45270 */ /*3f50*/ @!P0 STS.64 [R6.X16+0x8], R4 ; /* 0x0000080406008388 */ /* 0x0005e8000000ca00 */ /*3f60*/ @!P0 STS.64 [R6.X16+0x10], R2 ; /* 0x0000100206008388 */ /* 0x0005e8000000ca00 */ /*3f70*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*3f80*/ @P2 BRA 0x5dc0 ; /* 0x00001e3000002947 */ /* 0x000fea0003800000 */ /*3f90*/ ISETP.GE.AND P0, PT, R10.reuse, 0x21, PT ; /* 0x000000210a00780c */ /* 0x040fe20003f06270 */ /*3fa0*/ IMAD.MOV.U32 R7, RZ, RZ, R4 ; /* 0x000000ffff077224 */ /* 0x000fe200078e0004 */ /*3fb0*/ ISETP.GE.AND P1, PT, R10.reuse, 0x41, PT ; /* 0x000000410a00780c */ /* 0x040fe20003f26270 */ /*3fc0*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0005 */ /*3fd0*/ ISETP.GE.AND P4, PT, R10, 0x61, PT ; /* 0x000000610a00780c */ /* 0x000fe20003f86270 */ /*3fe0*/ IMAD.MOV.U32 R13, RZ, RZ, R2 ; /* 0x000000ffff0d7224 */ /* 0x008fc400078e0002 */ /*3ff0*/ IMAD.MOV.U32 R6, RZ, RZ, R3 ; /* 0x000000ffff067224 */ /* 0x004fcc00078e0003 */ /*4000*/ @!P0 BRA 0x4180 ; /* 0x0000017000008947 */ /* 0x000fea0003800000 */ /*4010*/ LDS.64 R8, [0x18] ; /* 0x00001800ff087984 */ /* 0x002e620000000a00 */ /*4020*/ BSSY B1, 0x4180 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4030*/ LDS.64 R14, [0x20] ; /* 0x00002000ff0e7984 */ /* 0x001e220000000a00 */ /*4040*/ ISETP.GE.AND P0, PT, R4, R8, PT ; /* 0x000000080400720c */ /* 0x002fe20003f06270 */ /*4050*/ IMAD.MOV.U32 R7, RZ, RZ, R8 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0008 */ /*4060*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*4070*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x001fc400078e000e */ /*4080*/ IMAD.MOV.U32 R6, RZ, RZ, R15 ; /* 0x000000ffff067224 */ /* 0x000fcc00078e000f */ /*4090*/ @!P0 BRA 0x4170 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*40a0*/ ISETP.GE.AND P5, PT, R8, R4, PT ; /* 0x000000040800720c */ /* 0x000fe20003fa6270 */ /*40b0*/ IMAD.MOV.U32 R13, RZ, RZ, R2 ; /* 0x000000ffff0d7224 */ /* 0x000fe200078e0002 */ /*40c0*/ MOV R6, R3 ; /* 0x0000000300067202 */ /* 0x000fe20000000f00 */ /*40d0*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0005 */ /*40e0*/ IMAD.MOV.U32 R7, RZ, RZ, R4 ; /* 0x000000ffff077224 */ /* 0x000fd000078e0004 */ /*40f0*/ @P5 ISETP.LT.U32.AND P3, PT, R2.reuse, R14.reuse, PT ; /* 0x0000000e0200520c */ /* 0x0c0fe40003f61070 */ /*4100*/ @P5 ISETP.GE.U32.AND P0, PT, R2.reuse, R14.reuse, PT ; /* 0x0000000e0200520c */ /* 0x0c0fe40003f06070 */ /*4110*/ @P5 ISETP.LT.AND.EX P3, PT, R3.reuse, R15.reuse, PT, P3 ; /* 0x0000000f0300520c */ /* 0x0c0fe40003f61330 */ /*4120*/ @P5 ISETP.GE.AND.EX P0, PT, R3.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0300520c */ /* 0x0c0fe40003f06300 */ /*4130*/ @P5 SEL R13, R2, R14, P3 ; /* 0x0000000e020d5207 */ /* 0x000fe40001800000 */ /*4140*/ @P5 SEL R6, R3, R15, P3 ; /* 0x0000000f03065207 */ /* 0x000fc40001800000 */ /*4150*/ @P5 SEL R0, R5, R9, !P0 ; /* 0x0000000905005207 */ /* 0x000fe40004000000 */ /*4160*/ @P5 SEL R7, R4, R8, !P0 ; /* 0x0000000804075207 */ /* 0x000fe40004000000 */ /*4170*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4180*/ ISETP.GE.AND P5, PT, R10.reuse, 0x81, PT ; /* 0x000000810a00780c */ /* 0x040fe20003fa6270 */ /*4190*/ IMAD.MOV.U32 R3, RZ, RZ, R7 ; /* 0x000000ffff037224 */ /* 0x002fe200078e0007 */ /*41a0*/ ISETP.GE.AND P3, PT, R10, 0xa1, PT ; /* 0x000000a10a00780c */ /* 0x000fe20003f66270 */ /*41b0*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*41c0*/ IMAD.MOV.U32 R11, RZ, RZ, R13 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e000d */ /*41d0*/ IMAD.MOV.U32 R8, RZ, RZ, R6 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0006 */ /*41e0*/ @!P1 BRA 0x4360 ; /* 0x0000017000009947 */ /* 0x000fea0003800000 */ /*41f0*/ LDS.64 R4, [0x28] ; /* 0x00002800ff047984 */ /* 0x000e620000000a00 */ /*4200*/ BSSY B1, 0x4360 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4210*/ LDS.64 R14, [0x30] ; /* 0x00003000ff0e7984 */ /* 0x001e220000000a00 */ /*4220*/ ISETP.GE.AND P0, PT, R7, R4, PT ; /* 0x000000040700720c */ /* 0x002fe20003f06270 */ /*4230*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x000fc400078e0004 */ /*4240*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*4250*/ IMAD.MOV.U32 R11, RZ, RZ, R14 ; /* 0x000000ffff0b7224 */ /* 0x001fe400078e000e */ /*4260*/ IMAD.MOV.U32 R8, RZ, RZ, R15 ; /* 0x000000ffff087224 */ /* 0x000fcc00078e000f */ /*4270*/ @!P0 BRA 0x4350 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4280*/ ISETP.GE.AND P6, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x000fe20003fc6270 */ /*4290*/ IMAD.MOV.U32 R8, RZ, RZ, R6 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0006 */ /*42a0*/ MOV R11, R13 ; /* 0x0000000d000b7202 */ /* 0x000fe20000000f00 */ /*42b0*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*42c0*/ IMAD.MOV.U32 R3, RZ, RZ, R7 ; /* 0x000000ffff037224 */ /* 0x000fd000078e0007 */ /*42d0*/ @P6 ISETP.LT.U32.AND P0, PT, R13.reuse, R14.reuse, PT ; /* 0x0000000e0d00620c */ /* 0x0c0fe40003f01070 */ /*42e0*/ @P6 ISETP.GE.U32.AND P1, PT, R13.reuse, R14.reuse, PT ; /* 0x0000000e0d00620c */ /* 0x0c0fe40003f26070 */ /*42f0*/ @P6 ISETP.LT.AND.EX P0, PT, R6.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0600620c */ /* 0x0c0fe40003f01300 */ /*4300*/ @P6 ISETP.GE.AND.EX P1, PT, R6.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0600620c */ /* 0x0c0fe40003f26310 */ /*4310*/ @P6 SEL R11, R13, R14, P0 ; /* 0x0000000e0d0b6207 */ /* 0x000fe40000000000 */ /*4320*/ @P6 SEL R8, R6, R15, P0 ; /* 0x0000000f06086207 */ /* 0x000fc40000000000 */ /*4330*/ @P6 SEL R2, R0, R5, !P1 ; /* 0x0000000500026207 */ /* 0x000fe40004800000 */ /*4340*/ @P6 SEL R3, R7, R4, !P1 ; /* 0x0000000407036207 */ /* 0x000fe40004800000 */ /*4350*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4360*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0003 */ /*4370*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*4380*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000b */ /*4390*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0008 */ /*43a0*/ @!P4 BRA 0x4520 ; /* 0x000001700000c947 */ /* 0x000fea0003800000 */ /*43b0*/ LDS.64 R6, [0x38] ; /* 0x00003800ff067984 */ /* 0x000e620000000a00 */ /*43c0*/ BSSY B1, 0x4520 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*43d0*/ LDS.64 R12, [0x40] ; /* 0x00004000ff0c7984 */ /* 0x010ea20000000a00 */ /*43e0*/ ISETP.GE.AND P0, PT, R3, R6, PT ; /* 0x000000060300720c */ /* 0x002fe20003f06270 */ /*43f0*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fc400078e0006 */ /*4400*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0007 */ /*4410*/ MOV R4, R13 ; /* 0x0000000d00047202 */ /* 0x004fe20000000f00 */ /*4420*/ IMAD.MOV.U32 R9, RZ, RZ, R12 ; /* 0x000000ffff097224 */ /* 0x000fd000078e000c */ /*4430*/ @!P0 BRA 0x4510 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4440*/ ISETP.GE.AND P4, PT, R6, R3, PT ; /* 0x000000030600720c */ /* 0x000fe20003f86270 */ /*4450*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000b */ /*4460*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0008 */ /*4470*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*4480*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*4490*/ @P4 ISETP.LT.U32.AND P1, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00420c */ /* 0x0c0fe40003f21070 */ /*44a0*/ @P4 ISETP.GE.U32.AND P0, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00420c */ /* 0x0c0fe40003f06070 */ /*44b0*/ @P4 ISETP.LT.AND.EX P1, PT, R8.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0800420c */ /* 0x0c0fe40003f21310 */ /*44c0*/ @P4 ISETP.GE.AND.EX P0, PT, R8.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0800420c */ /* 0x0c0fe40003f06300 */ /*44d0*/ @P4 SEL R9, R11, R12, P1 ; /* 0x0000000c0b094207 */ /* 0x000fe40000800000 */ /*44e0*/ @P4 SEL R4, R8, R13, P1 ; /* 0x0000000d08044207 */ /* 0x000fc40000800000 */ /*44f0*/ @P4 SEL R0, R2, R7, !P0 ; /* 0x0000000702004207 */ /* 0x000fe40004000000 */ /*4500*/ @P4 SEL R5, R3, R6, !P0 ; /* 0x0000000603054207 */ /* 0x000fe40004000000 */ /*4510*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4520*/ ISETP.GE.AND P4, PT, R10.reuse, 0xc1, PT ; /* 0x000000c10a00780c */ /* 0x040fe20003f86270 */ /*4530*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0005 */ /*4540*/ ISETP.GE.AND P6, PT, R10, 0xe1, PT ; /* 0x000000e10a00780c */ /* 0x000fe20003fc6270 */ /*4550*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*4560*/ IMAD.MOV.U32 R11, RZ, RZ, R9 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0009 */ /*4570*/ IMAD.MOV.U32 R8, RZ, RZ, R4 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0004 */ /*4580*/ @!P5 BRA 0x4700 ; /* 0x000001700000d947 */ /* 0x000fea0003800000 */ /*4590*/ LDS.64 R6, [0x48] ; /* 0x00004800ff067984 */ /* 0x000e620000000a00 */ /*45a0*/ BSSY B1, 0x4700 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*45b0*/ LDS.64 R12, [0x50] ; /* 0x00005000ff0c7984 */ /* 0x010ea20000000a00 */ /*45c0*/ ISETP.GE.AND P0, PT, R5, R6, PT ; /* 0x000000060500720c */ /* 0x002fe20003f06270 */ /*45d0*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x000fc400078e0006 */ /*45e0*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe200078e0007 */ /*45f0*/ MOV R11, R12 ; /* 0x0000000c000b7202 */ /* 0x004fe20000000f00 */ /*4600*/ IMAD.MOV.U32 R8, RZ, RZ, R13 ; /* 0x000000ffff087224 */ /* 0x000fd000078e000d */ /*4610*/ @!P0 BRA 0x46f0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4620*/ ISETP.GE.AND P5, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003fa6270 */ /*4630*/ IMAD.MOV.U32 R11, RZ, RZ, R9 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0009 */ /*4640*/ IMAD.MOV.U32 R8, RZ, RZ, R4 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0004 */ /*4650*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*4660*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0005 */ /*4670*/ @P5 ISETP.LT.U32.AND P0, PT, R9.reuse, R12.reuse, PT ; /* 0x0000000c0900520c */ /* 0x0c0fe40003f01070 */ /*4680*/ @P5 ISETP.GE.U32.AND P1, PT, R9.reuse, R12.reuse, PT ; /* 0x0000000c0900520c */ /* 0x0c0fe40003f26070 */ /*4690*/ @P5 ISETP.LT.AND.EX P0, PT, R4.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0400520c */ /* 0x0c0fe40003f01300 */ /*46a0*/ @P5 ISETP.GE.AND.EX P1, PT, R4.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0400520c */ /* 0x0c0fe40003f26310 */ /*46b0*/ @P5 SEL R11, R9, R12, P0 ; /* 0x0000000c090b5207 */ /* 0x000fe40000000000 */ /*46c0*/ @P5 SEL R8, R4, R13, P0 ; /* 0x0000000d04085207 */ /* 0x000fc40000000000 */ /*46d0*/ @P5 SEL R2, R0, R7, !P1 ; /* 0x0000000700025207 */ /* 0x000fe40004800000 */ /*46e0*/ @P5 SEL R3, R5, R6, !P1 ; /* 0x0000000605035207 */ /* 0x000fe40004800000 */ /*46f0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4700*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0003 */ /*4710*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*4720*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000b */ /*4730*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0008 */ /*4740*/ @!P3 BRA 0x48c0 ; /* 0x000001700000b947 */ /* 0x000fea0003800000 */ /*4750*/ LDS.64 R6, [0x58] ; /* 0x00005800ff067984 */ /* 0x000e620000000a00 */ /*4760*/ BSSY B1, 0x48c0 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4770*/ LDS.64 R12, [0x60] ; /* 0x00006000ff0c7984 */ /* 0x010ea20000000a00 */ /*4780*/ ISETP.GE.AND P0, PT, R3, R6, PT ; /* 0x000000060300720c */ /* 0x002fe20003f06270 */ /*4790*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0006 */ /*47a0*/ MOV R0, R7 ; /* 0x0000000700007202 */ /* 0x000fe20000000f00 */ /*47b0*/ IMAD.MOV.U32 R9, RZ, RZ, R12 ; /* 0x000000ffff097224 */ /* 0x004fc400078e000c */ /*47c0*/ IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff047224 */ /* 0x000fd000078e000d */ /*47d0*/ @!P0 BRA 0x48b0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*47e0*/ ISETP.GE.AND P3, PT, R6, R3, PT ; /* 0x000000030600720c */ /* 0x000fe20003f66270 */ /*47f0*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000b */ /*4800*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0008 */ /*4810*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*4820*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*4830*/ @P3 ISETP.LT.U32.AND P1, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00320c */ /* 0x0c0fe40003f21070 */ /*4840*/ @P3 ISETP.GE.U32.AND P0, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00320c */ /* 0x0c0fe40003f06070 */ /*4850*/ @P3 ISETP.LT.AND.EX P1, PT, R8.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0800320c */ /* 0x0c0fe40003f21310 */ /*4860*/ @P3 ISETP.GE.AND.EX P0, PT, R8.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0800320c */ /* 0x0c0fe40003f06300 */ /*4870*/ @P3 SEL R9, R11, R12, P1 ; /* 0x0000000c0b093207 */ /* 0x000fe40000800000 */ /*4880*/ @P3 SEL R4, R8, R13, P1 ; /* 0x0000000d08043207 */ /* 0x000fc40000800000 */ /*4890*/ @P3 SEL R0, R2, R7, !P0 ; /* 0x0000000702003207 */ /* 0x000fe40004000000 */ /*48a0*/ @P3 SEL R5, R3, R6, !P0 ; /* 0x0000000603053207 */ /* 0x000fe40004000000 */ /*48b0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*48c0*/ IMAD.MOV.U32 R7, RZ, RZ, R5 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0005 */ /*48d0*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0000 */ /*48e0*/ IMAD.MOV.U32 R11, RZ, RZ, R9 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0009 */ /*48f0*/ IMAD.MOV.U32 R10, RZ, RZ, R4 ; /* 0x000000ffff0a7224 */ /* 0x000fe200078e0004 */ /*4900*/ @!P4 BRA 0x4a80 ; /* 0x000001700000c947 */ /* 0x000fea0003800000 */ /*4910*/ LDS.64 R2, [0x68] ; /* 0x00006800ff027984 */ /* 0x000e620000000a00 */ /*4920*/ BSSY B1, 0x4a80 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4930*/ LDS.64 R12, [0x70] ; /* 0x00007000ff0c7984 */ /* 0x010ea20000000a00 */ /*4940*/ ISETP.GE.AND P0, PT, R5, R2.reuse, PT ; /* 0x000000020500720c */ /* 0x082fe20003f06270 */ /*4950*/ IMAD.MOV.U32 R6, RZ, RZ, R3 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0003 */ /*4960*/ MOV R7, R2 ; /* 0x0000000200077202 */ /* 0x000fe20000000f00 */ /*4970*/ IMAD.MOV.U32 R11, RZ, RZ, R12 ; /* 0x000000ffff0b7224 */ /* 0x004fc400078e000c */ /*4980*/ IMAD.MOV.U32 R10, RZ, RZ, R13 ; /* 0x000000ffff0a7224 */ /* 0x000fd000078e000d */ /*4990*/ @!P0 BRA 0x4a70 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*49a0*/ ISETP.GE.AND P3, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x000fe20003f66270 */ /*49b0*/ IMAD.MOV.U32 R11, RZ, RZ, R9 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0009 */ /*49c0*/ IMAD.MOV.U32 R10, RZ, RZ, R4 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0004 */ /*49d0*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0000 */ /*49e0*/ IMAD.MOV.U32 R7, RZ, RZ, R5 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0005 */ /*49f0*/ @P3 ISETP.LT.U32.AND P1, PT, R9.reuse, R12.reuse, PT ; /* 0x0000000c0900320c */ /* 0x0c0fe40003f21070 */ /*4a00*/ @P3 ISETP.GE.U32.AND P0, PT, R9.reuse, R12.reuse, PT ; /* 0x0000000c0900320c */ /* 0x0c0fe40003f06070 */ /*4a10*/ @P3 ISETP.LT.AND.EX P1, PT, R4.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0400320c */ /* 0x0c0fe40003f21310 */ /*4a20*/ @P3 ISETP.GE.AND.EX P0, PT, R4.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0400320c */ /* 0x0c0fe40003f06300 */ /*4a30*/ @P3 SEL R11, R9, R12, P1 ; /* 0x0000000c090b3207 */ /* 0x000fe40000800000 */ /*4a40*/ @P3 SEL R10, R4, R13, P1 ; /* 0x0000000d040a3207 */ /* 0x000fc40000800000 */ /*4a50*/ @P3 SEL R6, R0, R3, !P0 ; /* 0x0000000300063207 */ /* 0x000fe40004000000 */ /*4a60*/ @P3 SEL R7, R5, R2, !P0 ; /* 0x0000000205073207 */ /* 0x000fe40004000000 */ /*4a70*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4a80*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0007 */ /*4a90*/ MOV R3, R10 ; /* 0x0000000a00037202 */ /* 0x000fe20000000f00 */ /*4aa0*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0006 */ /*4ab0*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe200078e000b */ /*4ac0*/ @!P6 BRA 0x5dc0 ; /* 0x000012f00000e947 */ /* 0x000fea0003800000 */ /*4ad0*/ LDS.64 R8, [0x78] ; /* 0x00007800ff087984 */ /* 0x000e680000000a00 */ /*4ae0*/ LDS.64 R12, [0x80] ; /* 0x00008000ff0c7984 */ /* 0x010ea20000000a00 */ /*4af0*/ ISETP.GE.AND P0, PT, R7, R8, PT ; /* 0x000000080700720c */ /* 0x002fe20003f06270 */ /*4b00*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fc400078e0008 */ /*4b10*/ IMAD.MOV.U32 R5, RZ, RZ, R9 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0009 */ /*4b20*/ IMAD.MOV.U32 R2, RZ, RZ, R12 ; /* 0x000000ffff027224 */ /* 0x004fe400078e000c */ /*4b30*/ IMAD.MOV.U32 R3, RZ, RZ, R13 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e000d */ /*4b40*/ @!P0 BRA 0x5dc0 ; /* 0x0000127000008947 */ /* 0x000fea0003800000 */ /*4b50*/ ISETP.GE.AND P0, PT, R8, R7, PT ; /* 0x000000070800720c */ /* 0x000fe20003f06270 */ /*4b60*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0007 */ /*4b70*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0006 */ /*4b80*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000b */ /*4b90*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e000a */ /*4ba0*/ @!P0 BRA 0x5dc0 ; /* 0x0000121000008947 */ /* 0x000fea0003800000 */ /*4bb0*/ ISETP.LT.U32.AND P1, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00720c */ /* 0x0c0fe40003f21070 */ /*4bc0*/ ISETP.GE.U32.AND P0, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00720c */ /* 0x0c0fe40003f06070 */ /*4bd0*/ ISETP.LT.AND.EX P1, PT, R10.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0a00720c */ /* 0x0c0fe40003f21310 */ /*4be0*/ ISETP.GE.AND.EX P0, PT, R10.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0a00720c */ /* 0x0c0fe40003f06300 */ /*4bf0*/ SEL R2, R11, R12, P1 ; /* 0x0000000c0b027207 */ /* 0x000fe40000800000 */ /*4c00*/ SEL R3, R10, R13, P1 ; /* 0x0000000d0a037207 */ /* 0x000fc40000800000 */ /*4c10*/ SEL R5, R6, R9, !P0 ; /* 0x0000000906057207 */ /* 0x000fe40004000000 */ /*4c20*/ SEL R4, R7, R8, !P0 ; /* 0x0000000807047207 */ /* 0x000fe20004000000 */ /*4c30*/ BRA 0x5dc0 ; /* 0x0000118000007947 */ /* 0x000fea0003800000 */ /*4c40*/ ISETP.GT.AND P0, PT, R7, 0x1e, PT ; /* 0x0000001e0700780c */ /* 0x001fe20003f04270 */ /*4c50*/ SHFL.DOWN PT, R9, R4, 0x1, 0x1f ; /* 0x08201f0004097f89 */ /* 0x02006200000e0000 */ /*4c60*/ BSSY B1, 0x4db0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*4c70*/ SHFL.DOWN PT, R8, R5, 0x1, 0x1f ; /* 0x08201f0005087f89 */ /* 0x0000a800000e0000 */ /*4c80*/ SHFL.DOWN PT, R11, R2, 0x1, 0x1f ; /* 0x08201f00020b7f89 */ /* 0x0000e800000e0000 */ /*4c90*/ SHFL.DOWN PT, R10, R3, 0x1, 0x1f ; /* 0x08201f00030a7f89 */ /* 0x00012200000e0000 */ /*4ca0*/ @P0 BRA 0x4da0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*4cb0*/ ISETP.GE.AND P0, PT, R4, R9, PT ; /* 0x000000090400720c */ /* 0x002fda0003f06270 */ /*4cc0*/ @!P0 BRA 0x4d60 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*4cd0*/ ISETP.GE.U32.AND P0, PT, R2, R11, PT ; /* 0x0000000b0200720c */ /* 0x008fc80003f06070 */ /*4ce0*/ ISETP.GE.AND.EX P0, PT, R3, R10, PT, P0 ; /* 0x0000000a0300720c */ /* 0x010fc80003f06300 */ /*4cf0*/ ISETP.LT.OR P0, PT, R9, R4, !P0 ; /* 0x000000040900720c */ /* 0x000fda0004701670 */ /*4d00*/ @P0 BRA 0x4da0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*4d10*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x001fe200078e0009 */ /*4d20*/ MOV R2, R11 ; /* 0x0000000b00027202 */ /* 0x000fe20000000f00 */ /*4d30*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*4d40*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000a */ /*4d50*/ BRA 0x4da0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*4d60*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0009 */ /*4d70*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*4d80*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x008fe400078e000b */ /*4d90*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x010fc400078e000a */ /*4da0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4db0*/ ISETP.GT.AND P0, PT, R7, 0x1d, PT ; /* 0x0000001d0700780c */ /* 0x000fe20003f04270 */ /*4dc0*/ SHFL.DOWN PT, R9, R4, 0x2, 0x1f ; /* 0x08401f0004097f89 */ /* 0x00222200000e0000 */ /*4dd0*/ BSSY B1, 0x4f20 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*4de0*/ SHFL.DOWN PT, R8, R5, 0x2, 0x1f ; /* 0x08401f0005087f89 */ /* 0x0042a800000e0000 */ /*4df0*/ SHFL.DOWN PT, R11, R2, 0x2, 0x1f ; /* 0x08401f00020b7f89 */ /* 0x0082e800000e0000 */ /*4e00*/ SHFL.DOWN PT, R10, R3, 0x2, 0x1f ; /* 0x08401f00030a7f89 */ /* 0x01032200000e0000 */ /*4e10*/ @P0 BRA 0x4f10 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*4e20*/ ISETP.GE.AND P0, PT, R4, R9, PT ; /* 0x000000090400720c */ /* 0x001fda0003f06270 */ /*4e30*/ @!P0 BRA 0x4ed0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*4e40*/ ISETP.GE.U32.AND P0, PT, R2, R11, PT ; /* 0x0000000b0200720c */ /* 0x008fc80003f06070 */ /*4e50*/ ISETP.GE.AND.EX P0, PT, R3, R10, PT, P0 ; /* 0x0000000a0300720c */ /* 0x010fc80003f06300 */ /*4e60*/ ISETP.LT.OR P0, PT, R9, R4, !P0 ; /* 0x000000040900720c */ /* 0x000fda0004701670 */ /*4e70*/ @P0 BRA 0x4f10 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*4e80*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x002fe400078e0009 */ /*4e90*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*4ea0*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000b */ /*4eb0*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000a */ /*4ec0*/ BRA 0x4f10 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*4ed0*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x002fe200078e0009 */ /*4ee0*/ MOV R5, R8 ; /* 0x0000000800057202 */ /* 0x004fe20000000f00 */ /*4ef0*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x008fe400078e000b */ /*4f00*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x010fc400078e000a */ /*4f10*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4f20*/ ISETP.GT.AND P0, PT, R7, 0x1b, PT ; /* 0x0000001b0700780c */ /* 0x000fe20003f04270 */ /*4f30*/ SHFL.DOWN PT, R9, R4, 0x4, 0x1f ; /* 0x08801f0004097f89 */ /* 0x00106200000e0000 */ /*4f40*/ BSSY B1, 0x5090 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*4f50*/ SHFL.DOWN PT, R8, R5, 0x4, 0x1f ; /* 0x08801f0005087f89 */ /* 0x0040a800000e0000 */ /*4f60*/ SHFL.DOWN PT, R11, R2, 0x4, 0x1f ; /* 0x08801f00020b7f89 */ /* 0x0080e800000e0000 */ /*4f70*/ SHFL.DOWN PT, R10, R3, 0x4, 0x1f ; /* 0x08801f00030a7f89 */ /* 0x01012200000e0000 */ /*4f80*/ @P0 BRA 0x5080 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*4f90*/ ISETP.GE.AND P0, PT, R4, R9, PT ; /* 0x000000090400720c */ /* 0x002fda0003f06270 */ /*4fa0*/ @!P0 BRA 0x5040 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*4fb0*/ ISETP.GE.U32.AND P0, PT, R2, R11, PT ; /* 0x0000000b0200720c */ /* 0x008fc80003f06070 */ /*4fc0*/ ISETP.GE.AND.EX P0, PT, R3, R10, PT, P0 ; /* 0x0000000a0300720c */ /* 0x010fc80003f06300 */ /*4fd0*/ ISETP.LT.OR P0, PT, R9, R4, !P0 ; /* 0x000000040900720c */ /* 0x000fda0004701670 */ /*4fe0*/ @P0 BRA 0x5080 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*4ff0*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0009 */ /*5000*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*5010*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000b */ /*5020*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000a */ /*5030*/ BRA 0x5080 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*5040*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0009 */ /*5050*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*5060*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x008fc400078e000b */ /*5070*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x010fe400078e000a */ /*5080*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5090*/ ISETP.GT.AND P0, PT, R7, 0x17, PT ; /* 0x000000170700780c */ /* 0x000fe20003f04270 */ /*50a0*/ SHFL.DOWN PT, R9, R4, 0x8, 0x1f ; /* 0x09001f0004097f89 */ /* 0x00222200000e0000 */ /*50b0*/ BSSY B1, 0x5200 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*50c0*/ SHFL.DOWN PT, R8, R5, 0x8, 0x1f ; /* 0x09001f0005087f89 */ /* 0x0042a800000e0000 */ /*50d0*/ SHFL.DOWN PT, R11, R2, 0x8, 0x1f ; /* 0x09001f00020b7f89 */ /* 0x0082e800000e0000 */ /*50e0*/ SHFL.DOWN PT, R10, R3, 0x8, 0x1f ; /* 0x09001f00030a7f89 */ /* 0x01032200000e0000 */ /*50f0*/ @P0 BRA 0x51f0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*5100*/ ISETP.GE.AND P0, PT, R4, R9, PT ; /* 0x000000090400720c */ /* 0x001fda0003f06270 */ /*5110*/ @!P0 BRA 0x51b0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*5120*/ ISETP.GE.U32.AND P0, PT, R2, R11, PT ; /* 0x0000000b0200720c */ /* 0x008fc80003f06070 */ /*5130*/ ISETP.GE.AND.EX P0, PT, R3, R10, PT, P0 ; /* 0x0000000a0300720c */ /* 0x010fc80003f06300 */ /*5140*/ ISETP.LT.OR P0, PT, R9, R4, !P0 ; /* 0x000000040900720c */ /* 0x000fda0004701670 */ /*5150*/ @P0 BRA 0x51f0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*5160*/ MOV R4, R9 ; /* 0x0000000900047202 */ /* 0x002fe20000000f00 */ /*5170*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*5180*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000b */ /*5190*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000a */ /*51a0*/ BRA 0x51f0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*51b0*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x002fe400078e0009 */ /*51c0*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*51d0*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x008fc400078e000b */ /*51e0*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x010fe400078e000a */ /*51f0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5200*/ ISETP.GT.AND P0, PT, R7, 0xf, PT ; /* 0x0000000f0700780c */ /* 0x000fe20003f04270 */ /*5210*/ SHFL.DOWN PT, R9, R4, 0x10, 0x1f ; /* 0x0a001f0004097f89 */ /* 0x00106200000e0000 */ /*5220*/ BSSY B1, 0x5370 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*5230*/ SHFL.DOWN PT, R8, R5, 0x10, 0x1f ; /* 0x0a001f0005087f89 */ /* 0x0040a800000e0000 */ /*5240*/ SHFL.DOWN PT, R11, R2, 0x10, 0x1f ; /* 0x0a001f00020b7f89 */ /* 0x0080e800000e0000 */ /*5250*/ SHFL.DOWN PT, R10, R3, 0x10, 0x1f ; /* 0x0a001f00030a7f89 */ /* 0x01012200000e0000 */ /*5260*/ @P0 BRA 0x5360 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*5270*/ ISETP.GE.AND P0, PT, R4, R9, PT ; /* 0x000000090400720c */ /* 0x002fda0003f06270 */ /*5280*/ @!P0 BRA 0x5320 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*5290*/ ISETP.GE.U32.AND P0, PT, R2, R11, PT ; /* 0x0000000b0200720c */ /* 0x008fc80003f06070 */ /*52a0*/ ISETP.GE.AND.EX P0, PT, R3, R10, PT, P0 ; /* 0x0000000a0300720c */ /* 0x010fc80003f06300 */ /*52b0*/ ISETP.LT.OR P0, PT, R9, R4, !P0 ; /* 0x000000040900720c */ /* 0x000fda0004701670 */ /*52c0*/ @P0 BRA 0x5360 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*52d0*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x001fe200078e0009 */ /*52e0*/ MOV R3, R10 ; /* 0x0000000a00037202 */ /* 0x000fe20000000f00 */ /*52f0*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*5300*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe200078e000b */ /*5310*/ BRA 0x5360 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*5320*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0009 */ /*5330*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x004fe400078e0008 */ /*5340*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x008fe400078e000b */ /*5350*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x010fc400078e000a */ /*5360*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5370*/ ISETP.NE.AND P0, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f05270 */ /*5380*/ ISETP.NE.AND P2, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fd60003f45270 */ /*5390*/ @!P0 STS.64 [R6.X16+0x8], R4 ; /* 0x0000080406008388 */ /* 0x0001e8000000ca00 */ /*53a0*/ @!P0 STS.64 [R6.X16+0x10], R2 ; /* 0x0000100206008388 */ /* 0x0001e8000000ca00 */ /*53b0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*53c0*/ @P2 BRA 0x5dc0 ; /* 0x000009f000002947 */ /* 0x000fea0003800000 */ /*53d0*/ LDS.64 R10, [0x18] ; /* 0x00001800ff0a7984 */ /* 0x018ee20000000a00 */ /*53e0*/ BSSY B1, 0x5560 ; /* 0x0000017000017945 */ /* 0x000fe60003800000 */ /*53f0*/ LDS.64 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000f280000000a00 */ /*5400*/ LDS.64 R6, [0x28] ; /* 0x00002800ff067984 */ /* 0x001e280000000a00 */ /*5410*/ LDS.64 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x006e620000000a00 */ /*5420*/ ISETP.GE.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400720c */ /* 0x008fe20003f06270 */ /*5430*/ IMAD.MOV.U32 R26, RZ, RZ, R11 ; /* 0x000000ffff1a7224 */ /* 0x000fc400078e000b */ /*5440*/ IMAD.MOV.U32 R29, RZ, RZ, R10 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e000a */ /*5450*/ IMAD.MOV.U32 R27, RZ, RZ, R12 ; /* 0x000000ffff1b7224 */ /* 0x010fe400078e000c */ /*5460*/ IMAD.MOV.U32 R0, RZ, RZ, R13 ; /* 0x000000ffff007224 */ /* 0x000fcc00078e000d */ /*5470*/ @!P0 BRA 0x5550 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5480*/ ISETP.GE.AND P3, PT, R10, R4, PT ; /* 0x000000040a00720c */ /* 0x003fe20003f66270 */ /*5490*/ IMAD.MOV.U32 R27, RZ, RZ, R2 ; /* 0x000000ffff1b7224 */ /* 0x000fe200078e0002 */ /*54a0*/ MOV R26, R5 ; /* 0x00000005001a7202 */ /* 0x000fe20000000f00 */ /*54b0*/ IMAD.MOV.U32 R0, RZ, RZ, R3 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0003 */ /*54c0*/ IMAD.MOV.U32 R29, RZ, RZ, R4 ; /* 0x000000ffff1d7224 */ /* 0x000fd000078e0004 */ /*54d0*/ @P3 ISETP.LT.U32.AND P1, PT, R2.reuse, R12.reuse, PT ; /* 0x0000000c0200320c */ /* 0x0c0fe40003f21070 */ /*54e0*/ @P3 ISETP.GE.U32.AND P0, PT, R2.reuse, R12.reuse, PT ; /* 0x0000000c0200320c */ /* 0x0c0fe40003f06070 */ /*54f0*/ @P3 ISETP.LT.AND.EX P1, PT, R3.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0300320c */ /* 0x0c0fe40003f21310 */ /*5500*/ @P3 ISETP.GE.AND.EX P0, PT, R3.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0300320c */ /* 0x0c0fe40003f06300 */ /*5510*/ @P3 SEL R27, R2, R12, P1 ; /* 0x0000000c021b3207 */ /* 0x000fe40000800000 */ /*5520*/ @P3 SEL R0, R3, R13, P1 ; /* 0x0000000d03003207 */ /* 0x000fc40000800000 */ /*5530*/ @P3 SEL R26, R5, R11, !P0 ; /* 0x0000000b051a3207 */ /* 0x000fe40004000000 */ /*5540*/ @P3 SEL R29, R4, R10, !P0 ; /* 0x0000000a041d3207 */ /* 0x000fe40004000000 */ /*5550*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x003fea0003800000 */ /*5560*/ LDS.64 R24, [0x38] ; /* 0x00003800ff187984 */ /* 0x000e220000000a00 */ /*5570*/ ISETP.GE.AND P0, PT, R29, R6, PT ; /* 0x000000061d00720c */ /* 0x000fe20003f06270 */ /*5580*/ BSSY B1, 0x5750 ; /* 0x000001c000017945 */ /* 0x000fe20003800000 */ /*5590*/ IMAD.MOV.U32 R28, RZ, RZ, R7 ; /* 0x000000ffff1c7224 */ /* 0x000fe200078e0007 */ /*55a0*/ LDS.64 R22, [0x40] ; /* 0x00004000ff167984 */ /* 0x000e620000000a00 */ /*55b0*/ IMAD.MOV.U32 R31, RZ, RZ, R6 ; /* 0x000000ffff1f7224 */ /* 0x000fe400078e0006 */ /*55c0*/ IMAD.MOV.U32 R33, RZ, RZ, R8 ; /* 0x000000ffff217224 */ /* 0x000fe200078e0008 */ /*55d0*/ LDS.64 R20, [0x48] ; /* 0x00004800ff147984 */ /* 0x000ea20000000a00 */ /*55e0*/ IMAD.MOV.U32 R30, RZ, RZ, R9 ; /* 0x000000ffff1e7224 */ /* 0x000fc600078e0009 */ /*55f0*/ LDS.64 R18, [0x50] ; /* 0x00005000ff127984 */ /* 0x000ee80000000a00 */ /*5600*/ LDS.64 R16, [0x58] ; /* 0x00005800ff107984 */ /* 0x000f280000000a00 */ /*5610*/ LDS.64 R14, [0x60] ; /* 0x00006000ff0e7984 */ /* 0x000e280000000a00 */ /*5620*/ LDS.64 R4, [0x68] ; /* 0x00006800ff047984 */ /* 0x000e280000000a00 */ /*5630*/ LDS.64 R2, [0x70] ; /* 0x00007000ff027984 */ /* 0x000e280000000a00 */ /*5640*/ LDS.64 R12, [0x78] ; /* 0x00007800ff0c7984 */ /* 0x000e280000000a00 */ /*5650*/ LDS.64 R10, [0x80] ; /* 0x00008000ff0a7984 */ /* 0x000e220000000a00 */ /*5660*/ @!P0 BRA 0x5740 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5670*/ ISETP.GE.AND P3, PT, R6, R29, PT ; /* 0x0000001d0600720c */ /* 0x000fe20003f66270 */ /*5680*/ IMAD.MOV.U32 R33, RZ, RZ, R27 ; /* 0x000000ffff217224 */ /* 0x000fc400078e001b */ /*5690*/ IMAD.MOV.U32 R30, RZ, RZ, R0 ; /* 0x000000ffff1e7224 */ /* 0x000fe400078e0000 */ /*56a0*/ IMAD.MOV.U32 R28, RZ, RZ, R26 ; /* 0x000000ffff1c7224 */ /* 0x000fe400078e001a */ /*56b0*/ IMAD.MOV.U32 R31, RZ, RZ, R29 ; /* 0x000000ffff1f7224 */ /* 0x000fcc00078e001d */ /*56c0*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R8.reuse, PT ; /* 0x000000081b00320c */ /* 0x0c0fe40003f21070 */ /*56d0*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R8.reuse, PT ; /* 0x000000081b00320c */ /* 0x0c0fe40003f06070 */ /*56e0*/ @P3 ISETP.LT.AND.EX P1, PT, R0.reuse, R9.reuse, PT, P1 ; /* 0x000000090000320c */ /* 0x0c0fe40003f21310 */ /*56f0*/ @P3 ISETP.GE.AND.EX P0, PT, R0.reuse, R9.reuse, PT, P0 ; /* 0x000000090000320c */ /* 0x0c0fe40003f06300 */ /*5700*/ @P3 SEL R33, R27, R8, P1 ; /* 0x000000081b213207 */ /* 0x000fe40000800000 */ /*5710*/ @P3 SEL R30, R0, R9, P1 ; /* 0x00000009001e3207 */ /* 0x000fc40000800000 */ /*5720*/ @P3 SEL R28, R26, R7, !P0 ; /* 0x000000071a1c3207 */ /* 0x000fe40004000000 */ /*5730*/ @P3 SEL R31, R29, R6, !P0 ; /* 0x000000061d1f3207 */ /* 0x000fe40004000000 */ /*5740*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5750*/ ISETP.GE.AND P0, PT, R31, R24.reuse, PT ; /* 0x000000181f00720c */ /* 0x081fe20003f06270 */ /*5760*/ BSSY B1, 0x58a0 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5770*/ IMAD.MOV.U32 R0, RZ, RZ, R25 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0019 */ /*5780*/ MOV R7, R24 ; /* 0x0000001800077202 */ /* 0x000fe20000000f00 */ /*5790*/ IMAD.MOV.U32 R27, RZ, RZ, R22 ; /* 0x000000ffff1b7224 */ /* 0x002fe400078e0016 */ /*57a0*/ IMAD.MOV.U32 R26, RZ, RZ, R23 ; /* 0x000000ffff1a7224 */ /* 0x000fce00078e0017 */ /*57b0*/ @!P0 BRA 0x5890 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*57c0*/ ISETP.GE.AND P3, PT, R24, R31, PT ; /* 0x0000001f1800720c */ /* 0x000fe20003f66270 */ /*57d0*/ IMAD.MOV.U32 R27, RZ, RZ, R33 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0021 */ /*57e0*/ IMAD.MOV.U32 R26, RZ, RZ, R30 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e001e */ /*57f0*/ IMAD.MOV.U32 R0, RZ, RZ, R28 ; /* 0x000000ffff007224 */ /* 0x000fe400078e001c */ /*5800*/ IMAD.MOV.U32 R7, RZ, RZ, R31 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e001f */ /*5810*/ @P3 ISETP.LT.U32.AND P1, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f21070 */ /*5820*/ @P3 ISETP.GE.U32.AND P0, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f06070 */ /*5830*/ @P3 ISETP.LT.AND.EX P1, PT, R30.reuse, R23.reuse, PT, P1 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f21310 */ /*5840*/ @P3 ISETP.GE.AND.EX P0, PT, R30.reuse, R23.reuse, PT, P0 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f06300 */ /*5850*/ @P3 SEL R27, R33, R22, P1 ; /* 0x00000016211b3207 */ /* 0x000fe40000800000 */ /*5860*/ @P3 SEL R26, R30, R23, P1 ; /* 0x000000171e1a3207 */ /* 0x000fc40000800000 */ /*5870*/ @P3 SEL R0, R28, R25, !P0 ; /* 0x000000191c003207 */ /* 0x000fe40004000000 */ /*5880*/ @P3 SEL R7, R31, R24, !P0 ; /* 0x000000181f073207 */ /* 0x000fe40004000000 */ /*5890*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*58a0*/ ISETP.GE.AND P0, PT, R7, R20, PT ; /* 0x000000140700720c */ /* 0x004fe20003f06270 */ /*58b0*/ BSSY B1, 0x59f0 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*58c0*/ IMAD.MOV.U32 R6, RZ, RZ, R21 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0015 */ /*58d0*/ IMAD.MOV.U32 R9, RZ, RZ, R20 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0014 */ /*58e0*/ IMAD.MOV.U32 R23, RZ, RZ, R18 ; /* 0x000000ffff177224 */ /* 0x008fe400078e0012 */ /*58f0*/ IMAD.MOV.U32 R8, RZ, RZ, R19 ; /* 0x000000ffff087224 */ /* 0x000fca00078e0013 */ /*5900*/ @!P0 BRA 0x59e0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5910*/ ISETP.GE.AND P3, PT, R20, R7, PT ; /* 0x000000071400720c */ /* 0x000fe20003f66270 */ /*5920*/ IMAD.MOV.U32 R8, RZ, RZ, R26 ; /* 0x000000ffff087224 */ /* 0x000fe200078e001a */ /*5930*/ MOV R23, R27 ; /* 0x0000001b00177202 */ /* 0x000fe20000000f00 */ /*5940*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0000 */ /*5950*/ IMAD.MOV.U32 R9, RZ, RZ, R7 ; /* 0x000000ffff097224 */ /* 0x000fd000078e0007 */ /*5960*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f21070 */ /*5970*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f06070 */ /*5980*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R19.reuse, PT, P1 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f21310 */ /*5990*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R19.reuse, PT, P0 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f06300 */ /*59a0*/ @P3 SEL R23, R27, R18, P1 ; /* 0x000000121b173207 */ /* 0x000fe40000800000 */ /*59b0*/ @P3 SEL R8, R26, R19, P1 ; /* 0x000000131a083207 */ /* 0x000fc40000800000 */ /*59c0*/ @P3 SEL R6, R0, R21, !P0 ; /* 0x0000001500063207 */ /* 0x000fe40004000000 */ /*59d0*/ @P3 SEL R9, R7, R20, !P0 ; /* 0x0000001407093207 */ /* 0x000fe40004000000 */ /*59e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*59f0*/ ISETP.GE.AND P0, PT, R9, R16, PT ; /* 0x000000100900720c */ /* 0x010fe20003f06270 */ /*5a00*/ BSSY B1, 0x5b40 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5a10*/ IMAD.MOV.U32 R0, RZ, RZ, R17 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0011 */ /*5a20*/ IMAD.MOV.U32 R7, RZ, RZ, R16 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0010 */ /*5a30*/ IMAD.MOV.U32 R19, RZ, RZ, R14 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000e */ /*5a40*/ IMAD.MOV.U32 R18, RZ, RZ, R15 ; /* 0x000000ffff127224 */ /* 0x000fca00078e000f */ /*5a50*/ @!P0 BRA 0x5b30 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5a60*/ ISETP.GE.AND P3, PT, R16, R9.reuse, PT ; /* 0x000000091000720c */ /* 0x080fe20003f66270 */ /*5a70*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe200078e0017 */ /*5a80*/ MOV R7, R9 ; /* 0x0000000900077202 */ /* 0x000fe20000000f00 */ /*5a90*/ IMAD.MOV.U32 R18, RZ, RZ, R8 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0008 */ /*5aa0*/ IMAD.MOV.U32 R0, RZ, RZ, R6 ; /* 0x000000ffff007224 */ /* 0x000fd000078e0006 */ /*5ab0*/ @P3 ISETP.LT.U32.AND P1, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f21070 */ /*5ac0*/ @P3 ISETP.GE.U32.AND P0, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f06070 */ /*5ad0*/ @P3 ISETP.LT.AND.EX P1, PT, R8.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0800320c */ /* 0x0c0fe40003f21310 */ /*5ae0*/ @P3 ISETP.GE.AND.EX P0, PT, R8.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0800320c */ /* 0x0c0fe40003f06300 */ /*5af0*/ @P3 SEL R19, R23, R14, P1 ; /* 0x0000000e17133207 */ /* 0x000fe40000800000 */ /*5b00*/ @P3 SEL R18, R8, R15, P1 ; /* 0x0000000f08123207 */ /* 0x000fc40000800000 */ /*5b10*/ @P3 SEL R0, R6, R17, !P0 ; /* 0x0000001106003207 */ /* 0x000fe40004000000 */ /*5b20*/ @P3 SEL R7, R9, R16, !P0 ; /* 0x0000001009073207 */ /* 0x000fe40004000000 */ /*5b30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5b40*/ ISETP.GE.AND P0, PT, R7, R4, PT ; /* 0x000000040700720c */ /* 0x000fe20003f06270 */ /*5b50*/ BSSY B1, 0x5c90 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5b60*/ IMAD.MOV.U32 R6, RZ, RZ, R5 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0005 */ /*5b70*/ IMAD.MOV.U32 R9, RZ, RZ, R4 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0004 */ /*5b80*/ IMAD.MOV.U32 R15, RZ, RZ, R2 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0002 */ /*5b90*/ IMAD.MOV.U32 R8, RZ, RZ, R3 ; /* 0x000000ffff087224 */ /* 0x000fca00078e0003 */ /*5ba0*/ @!P0 BRA 0x5c80 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5bb0*/ ISETP.GE.AND P3, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x000fe20003f66270 */ /*5bc0*/ IMAD.MOV.U32 R15, RZ, RZ, R19 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0013 */ /*5bd0*/ IMAD.MOV.U32 R8, RZ, RZ, R18 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0012 */ /*5be0*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0000 */ /*5bf0*/ IMAD.MOV.U32 R9, RZ, RZ, R7 ; /* 0x000000ffff097224 */ /* 0x000fcc00078e0007 */ /*5c00*/ @P3 ISETP.LT.U32.AND P1, PT, R19.reuse, R2.reuse, PT ; /* 0x000000021300320c */ /* 0x0c0fe40003f21070 */ /*5c10*/ @P3 ISETP.GE.U32.AND P0, PT, R19.reuse, R2.reuse, PT ; /* 0x000000021300320c */ /* 0x0c0fe40003f06070 */ /*5c20*/ @P3 ISETP.LT.AND.EX P1, PT, R18.reuse, R3.reuse, PT, P1 ; /* 0x000000031200320c */ /* 0x0c0fe40003f21310 */ /*5c30*/ @P3 ISETP.GE.AND.EX P0, PT, R18.reuse, R3.reuse, PT, P0 ; /* 0x000000031200320c */ /* 0x0c0fe40003f06300 */ /*5c40*/ @P3 SEL R15, R19, R2, P1 ; /* 0x00000002130f3207 */ /* 0x000fe40000800000 */ /*5c50*/ @P3 SEL R8, R18, R3, P1 ; /* 0x0000000312083207 */ /* 0x000fc40000800000 */ /*5c60*/ @P3 SEL R6, R0, R5, !P0 ; /* 0x0000000500063207 */ /* 0x000fe40004000000 */ /*5c70*/ @P3 SEL R9, R7, R4, !P0 ; /* 0x0000000407093207 */ /* 0x000fe40004000000 */ /*5c80*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5c90*/ ISETP.GE.AND P0, PT, R9, R12.reuse, PT ; /* 0x0000000c0900720c */ /* 0x080fe20003f06270 */ /*5ca0*/ IMAD.MOV.U32 R5, RZ, RZ, R13 ; /* 0x000000ffff057224 */ /* 0x000fe200078e000d */ /*5cb0*/ MOV R4, R12 ; /* 0x0000000c00047202 */ /* 0x000fe20000000f00 */ /*5cc0*/ IMAD.MOV.U32 R2, RZ, RZ, R10 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000a */ /*5cd0*/ IMAD.MOV.U32 R3, RZ, RZ, R11 ; /* 0x000000ffff037224 */ /* 0x000fd000078e000b */ /*5ce0*/ @!P0 BRA 0x5dc0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5cf0*/ ISETP.GE.AND P3, PT, R12, R9, PT ; /* 0x000000090c00720c */ /* 0x000fe20003f66270 */ /*5d00*/ IMAD.MOV.U32 R2, RZ, RZ, R15 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000f */ /*5d10*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0008 */ /*5d20*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0006 */ /*5d30*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x000fcc00078e0009 */ /*5d40*/ @P3 ISETP.LT.U32.AND P1, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00320c */ /* 0x0c0fe40003f21070 */ /*5d50*/ @P3 ISETP.GE.U32.AND P0, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00320c */ /* 0x0c0fe40003f06070 */ /*5d60*/ @P3 ISETP.LT.AND.EX P1, PT, R8.reuse, R11.reuse, PT, P1 ; /* 0x0000000b0800320c */ /* 0x0c0fe40003f21310 */ /*5d70*/ @P3 ISETP.GE.AND.EX P0, PT, R8.reuse, R11.reuse, PT, P0 ; /* 0x0000000b0800320c */ /* 0x0c0fe40003f06300 */ /*5d80*/ @P3 SEL R2, R15, R10, P1 ; /* 0x0000000a0f023207 */ /* 0x000fe40000800000 */ /*5d90*/ @P3 SEL R3, R8, R11, P1 ; /* 0x0000000b08033207 */ /* 0x000fc40000800000 */ /*5da0*/ @P3 SEL R5, R6, R13, !P0 ; /* 0x0000000d06053207 */ /* 0x000fe40004000000 */ /*5db0*/ @P3 SEL R4, R9, R12, !P0 ; /* 0x0000000c09043207 */ /* 0x000fe40004000000 */ /*5dc0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*5dd0*/ @P2 EXIT ; /* 0x000000000000294d */ /* 0x000fea0003800000 */ /*5de0*/ IMAD.MOV.U32 R6, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff067624 */ /* 0x00dfe400078e00ff */ /*5df0*/ IMAD.MOV.U32 R7, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff077624 */ /* 0x000fca00078e00ff */ /*5e00*/ STG.E.64 [R6.64], R4 ; /* 0x0000000406007986 */ /* 0x000fe8000c101b04 */ /*5e10*/ STG.E.64 [R6.64+0x8], R2 ; /* 0x0000080206007986 */ /* 0x000fe2000c101b04 */ /*5e20*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*5e30*/ BRA 0x5e30; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*5e40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5e50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5e60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5e70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5e80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5e90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5ea0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5eb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5ec0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5ed0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5ee0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5ef0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce10DrainAgentIiEEJN3cub17CUB_200700_890_NS9GridQueueIjEEiEEEvDpT0_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff057624 */ /* 0x000fe200078e00ff */ /*0020*/ MOV R2, c[0x0][0x160] ; /* 0x0000580000027a02 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0040*/ MOV R3, c[0x0][0x164] ; /* 0x0000590000037a02 */ /* 0x000fca0000000f00 */ /*0050*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe8000c101904 */ /*0060*/ STG.E [R2.64+0x4], RZ ; /* 0x000004ff02007986 */ /* 0x000fe2000c101904 */ /*0070*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0080*/ BRA 0x80; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0090*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iN3cub17CUB_200700_890_NS13GridEvenShareIiEENSN_9GridQueueIjEESK_EEEvDpT0_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R7, SR_CTAID.X ; /* 0x0000000000077919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR10, c[0x0][0x118] ; /* 0x00004600000a7ab9 */ /* 0x000fe20000000a00 */ /*0030*/ BSSY B0, 0x6150 ; /* 0x0000611000007945 */ /* 0x000fe20003800000 */ /*0040*/ IMAD R7, R7, 0x500, RZ ; /* 0x0000050007077824 */ /* 0x001fca00078e02ff */ /*0050*/ IADD3 R0, R7, 0x500, RZ ; /* 0x0000050007007810 */ /* 0x000fc80007ffe0ff */ /*0060*/ ISETP.GT.AND P0, PT, R0, c[0x0][0x178], PT ; /* 0x00005e0000007a0c */ /* 0x000fda0003f04270 */ /*0070*/ @P0 BRA 0x2ee0 ; /* 0x00002e6000000947 */ /* 0x000fea0003800000 */ /*0080*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000e220000002100 */ /*0090*/ SHF.R.S32.HI R16, RZ, 0x1f, R7 ; /* 0x0000001fff107819 */ /* 0x000fe40000011407 */ /*00a0*/ IADD3 R0, P0, R7, R4, RZ ; /* 0x0000000407007210 */ /* 0x001fe40007f1e0ff */ /*00b0*/ SHF.R.S32.HI R5, RZ, 0x1f, R4 ; /* 0x0000001fff057819 */ /* 0x000fca0000011404 */ /*00c0*/ IMAD.X R3, R16, 0x1, R5, P0 ; /* 0x0000000110037824 */ /* 0x000fe200000e0605 */ /*00d0*/ LEA R2, P0, R0, c[0x0][0x160], 0x3 ; /* 0x0000580000027a11 */ /* 0x000fc800078018ff */ /*00e0*/ LEA.HI.X R3, R0, c[0x0][0x164], R3, 0x3, P0 ; /* 0x0000590000037a11 */ /* 0x000fca00000f1c03 */ /*00f0*/ LDG.E R13, [R2.64+0x800] ; /* 0x0008000a020d7981 */ /* 0x000ea8000c1e1900 */ /*0100*/ LDG.E R17, [R2.64] ; /* 0x0000000a02117981 */ /* 0x000ea8000c1e1900 */ /*0110*/ LDG.E R8, [R2.64+0x1000] ; /* 0x0010000a02087981 */ /* 0x0000e2000c1e1900 */ /*0120*/ IADD3 R6, R4, 0x100, RZ ; /* 0x0000010004067810 */ /* 0x000fe40007ffe0ff */ /*0130*/ IADD3 R19, P1, R7, c[0x0][0x168], RZ ; /* 0x00005a0007137a10 */ /* 0x000fe20007f3e0ff */ /*0140*/ LDG.E R9, [R2.64+0x1004] ; /* 0x0010040a02097981 */ /* 0x000168000c1e1900 */ /*0150*/ LDG.E R11, [R2.64+0x1800] ; /* 0x0018000a020b7981 */ /* 0x000168000c1e1900 */ /*0160*/ LDG.E R10, [R2.64+0x1804] ; /* 0x0018040a020a7981 */ /* 0x000168000c1e1900 */ /*0170*/ LDG.E R15, [R2.64+0x2000] ; /* 0x0020000a020f7981 */ /* 0x000168000c1e1900 */ /*0180*/ LDG.E R12, [R2.64+0x2004] ; /* 0x0020040a020c7981 */ /* 0x000162000c1e1900 */ /*0190*/ ISETP.GE.AND P0, PT, R17, R13, PT ; /* 0x0000000d1100720c */ /* 0x004fda0003f06270 */ /*01a0*/ @P0 LDG.E R14, [R2.64+0x4] ; /* 0x0000040a020e0981 */ /* 0x000162000c1e1900 */ /*01b0*/ SHF.R.S32.HI R7, RZ, 0x1f, R6 ; /* 0x0000001fff077819 */ /* 0x000fe20000011406 */ /*01c0*/ @!P0 IMAD.MOV.U32 R17, RZ, RZ, R13 ; /* 0x000000ffff118224 */ /* 0x000fe200078e000d */ /*01d0*/ IADD3 R0, R4, 0x200, RZ ; /* 0x0000020004007810 */ /* 0x000fe40007ffe0ff */ /*01e0*/ IADD3.X R13, R16, c[0x0][0x16c], RZ, P1, !PT ; /* 0x00005b00100d7a10 */ /* 0x000fe40000ffe4ff */ /*01f0*/ IADD3 R18, P2, R0.reuse, R19, RZ ; /* 0x0000001300127210 */ /* 0x040fe20007f5e0ff */ /*0200*/ BSSY B1, 0x420 ; /* 0x0000021000017945 */ /* 0x000fe60003800000 */ /*0210*/ LEA.HI.X.SX32 R16, R0, R13, 0x1, P2 ; /* 0x0000000d00107211 */ /* 0x000fe200010f0eff */ /*0220*/ @!P0 LDG.E R14, [R2.64+0x804] ; /* 0x0008040a020e8981 */ /* 0x000364000c1e1900 */ /*0230*/ @P0 IMAD.MOV.U32 R2, RZ, RZ, R4 ; /* 0x000000ffff020224 */ /* 0x001fc400078e0004 */ /*0240*/ @P0 IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff030224 */ /* 0x000fe400078e0005 */ /*0250*/ @!P0 IMAD.MOV.U32 R2, RZ, RZ, R6 ; /* 0x000000ffff028224 */ /* 0x002fe400078e0006 */ /*0260*/ @!P0 IMAD.MOV.U32 R3, RZ, RZ, R7 ; /* 0x000000ffff038224 */ /* 0x000fe200078e0007 */ /*0270*/ ISETP.GE.AND P0, PT, R17, R8, PT ; /* 0x000000081100720c */ /* 0x008fe40003f06270 */ /*0280*/ IADD3 R19, P3, R2, R19, RZ ; /* 0x0000001302137210 */ /* 0x000fca0007f7e0ff */ /*0290*/ IMAD.X R21, R3, 0x1, R13, P3 ; /* 0x0000000103157824 */ /* 0x000fcc00018e060d */ /*02a0*/ @!P0 BRA 0x3d0 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*02b0*/ ISETP.GE.AND P0, PT, R8, R17, PT ; /* 0x000000110800720c */ /* 0x000fe20003f06270 */ /*02c0*/ IMAD.MOV.U32 R13, RZ, RZ, R19 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0013 */ /*02d0*/ IMAD.MOV.U32 R0, RZ, RZ, R21 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0015 */ /*02e0*/ IMAD.MOV.U32 R2, RZ, RZ, R17 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0011 */ /*02f0*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x020fcc00078e000e */ /*0300*/ @!P0 BRA 0x410 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0310*/ ISETP.GE.U32.AND P0, PT, R19, R18, PT ; /* 0x000000121300720c */ /* 0x000fe20003f06070 */ /*0320*/ IMAD.MOV.U32 R13, RZ, RZ, R18 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0012 */ /*0330*/ IMAD.MOV.U32 R0, RZ, RZ, R16 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0010 */ /*0340*/ ISETP.GE.AND.EX P0, PT, R21, R16, PT, P0 ; /* 0x000000101500720c */ /* 0x000fe20003f06300 */ /*0350*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0008 */ /*0360*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fd400078e0009 */ /*0370*/ @P0 BRA 0x410 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0380*/ IMAD.MOV.U32 R13, RZ, RZ, R19 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0013 */ /*0390*/ IMAD.MOV.U32 R0, RZ, RZ, R21 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0015 */ /*03a0*/ IMAD.MOV.U32 R2, RZ, RZ, R17 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0011 */ /*03b0*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000e */ /*03c0*/ BRA 0x410 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*03d0*/ IMAD.MOV.U32 R13, RZ, RZ, R18 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0012 */ /*03e0*/ IMAD.MOV.U32 R0, RZ, RZ, R16 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0010 */ /*03f0*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0008 */ /*0400*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x020fe400078e0009 */ /*0410*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0420*/ ISETP.GE.AND P0, PT, R2, R11, PT ; /* 0x0000000b0200720c */ /* 0x000fe20003f06270 */ /*0430*/ BSSY B1, 0x560 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*0440*/ @!P0 BRA 0x510 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*0450*/ ISETP.GE.AND P0, PT, R11, R2, PT ; /* 0x000000020b00720c */ /* 0x000fda0003f06270 */ /*0460*/ @!P0 BRA 0x550 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0470*/ IADD3 R8, P1, R18, 0x100, RZ ; /* 0x0000010012087810 */ /* 0x000fc80007f3e0ff */ /*0480*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x000fe20003f06070 */ /*0490*/ IMAD.X R9, RZ, RZ, R16, P1 ; /* 0x000000ffff097224 */ /* 0x000fca00008e0610 */ /*04a0*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x000fda0003f06300 */ /*04b0*/ @!P0 BRA 0x550 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*04c0*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0008 */ /*04d0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*04e0*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000b */ /*04f0*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000a */ /*0500*/ BRA 0x550 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0510*/ IADD3 R13, P0, R18, 0x100, RZ ; /* 0x00000100120d7810 */ /* 0x000fe20007f1e0ff */ /*0520*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000b */ /*0530*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fc400078e000a */ /*0540*/ IMAD.X R0, RZ, RZ, R16, P0 ; /* 0x000000ffff007224 */ /* 0x000fc600000e0610 */ /*0550*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0560*/ ISETP.GE.AND P0, PT, R2, R15, PT ; /* 0x0000000f0200720c */ /* 0x000fe20003f06270 */ /*0570*/ IMAD.MOV.U32 R10, RZ, RZ, c[0x0][0xc] ; /* 0x00000300ff0a7624 */ /* 0x000fe200078e00ff */ /*0580*/ BSSY B1, 0x6c0 ; /* 0x0000013000017945 */ /* 0x000fe60003800000 */ /*0590*/ IMAD R10, R10, 0x500, RZ ; /* 0x000005000a0a7824 */ /* 0x000fd000078e02ff */ /*05a0*/ @!P0 BRA 0x670 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*05b0*/ ISETP.GE.AND P0, PT, R15, R2, PT ; /* 0x000000020f00720c */ /* 0x000fda0003f06270 */ /*05c0*/ @!P0 BRA 0x6b0 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*05d0*/ IADD3 R8, P0, R18, 0x200, RZ ; /* 0x0000020012087810 */ /* 0x000fca0007f1e0ff */ /*05e0*/ IMAD.X R9, RZ, RZ, R16, P0 ; /* 0x000000ffff097224 */ /* 0x000fe200000e0610 */ /*05f0*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x000fc80003f06070 */ /*0600*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x000fda0003f06300 */ /*0610*/ @!P0 BRA 0x6b0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0620*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0008 */ /*0630*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*0640*/ IMAD.MOV.U32 R2, RZ, RZ, R15 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000f */ /*0650*/ IMAD.MOV.U32 R3, RZ, RZ, R12 ; /* 0x000000ffff037224 */ /* 0x000fe200078e000c */ /*0660*/ BRA 0x6b0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0670*/ IADD3 R13, P0, R18, 0x200, RZ ; /* 0x00000200120d7810 */ /* 0x000fe20007f1e0ff */ /*0680*/ IMAD.MOV.U32 R2, RZ, RZ, R15 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000f */ /*0690*/ IMAD.MOV.U32 R3, RZ, RZ, R12 ; /* 0x000000ffff037224 */ /* 0x000fc400078e000c */ /*06a0*/ IMAD.X R0, RZ, RZ, R16, P0 ; /* 0x000000ffff007224 */ /* 0x000fc600000e0610 */ /*06b0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*06c0*/ ISETP.GE.AND P0, PT, R10, c[0x0][0x178], PT ; /* 0x00005e000a007a0c */ /* 0x000fda0003f06270 */ /*06d0*/ @P0 BRA 0x1cc0 ; /* 0x000015e000000947 */ /* 0x000fea0003800000 */ /*06e0*/ UMOV UR6, 0x1 ; /* 0x0000000100067882 */ /* 0x000fe20000000000 */ /*06f0*/ ISETP.NE.AND P1, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe20003f25270 */ /*0700*/ ULDC.64 UR4, c[0x2][0x0] ; /* 0x0080000000047ab9 */ /* 0x000fe20000000a00 */ /*0710*/ BSSY B1, 0x7f0 ; /* 0x000000d000017945 */ /* 0x000fe20003800000 */ /*0720*/ ULDC.64 UR8, c[0x0][0x1a8] ; /* 0x00006a0000087ab9 */ /* 0x000fe40000000a00 */ /*0730*/ UIMAD.WIDE.U32 UR4, UR6, UR8, UR4 ; /* 0x00000008060472a5 */ /* 0x000fe4000f8e0004 */ /*0740*/ UIMAD UR6, UR6, UR9, URZ ; /* 0x00000009060672a4 */ /* 0x000fc8000f8e023f */ /*0750*/ UIADD3 UR6, UR5, UR6, URZ ; /* 0x0000000605067290 */ /* 0x000fe2000fffe03f */ /*0760*/ IMAD.U32 R9, RZ, RZ, UR5 ; /* 0x00000005ff097e24 */ /* 0x000fe4000f8e00ff */ /*0770*/ IMAD.U32 R8, RZ, RZ, UR4 ; /* 0x00000004ff087e24 */ /* 0x000fc6000f8e00ff */ /*0780*/ IMAD.U32 R9, RZ, RZ, UR6 ; /* 0x00000006ff097e24 */ /* 0x000fe2000f8e00ff */ /*0790*/ @P1 BRA 0x7e0 ; /* 0x0000004000001947 */ /* 0x000fea0003800000 */ /*07a0*/ IMAD.MOV.U32 R15, RZ, RZ, 0x500 ; /* 0x00000500ff0f7424 */ /* 0x000fca00078e00ff */ /*07b0*/ ATOMG.E.ADD.STRONG.GPU PT, R11, [R8.64], R15 ; /* 0x0000000f080b79a8 */ /* 0x000ea400081ee1ca */ /*07c0*/ IMAD.IADD R11, R11, 0x1, R10 ; /* 0x000000010b0b7824 */ /* 0x004fca00078e020a */ /*07d0*/ STS [0x98], R11 ; /* 0x0000980bff007388 */ /* 0x0001e40000000800 */ /*07e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*07f0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0800*/ LDS R11, [0x98] ; /* 0x00009800ff0b7984 */ /* 0x001e240000000800 */ /*0810*/ IADD3 R12, R11, 0x500, RZ ; /* 0x000005000b0c7810 */ /* 0x001fc80007ffe0ff */ /*0820*/ ISETP.GT.AND P0, PT, R12, c[0x0][0x178], PT ; /* 0x00005e000c007a0c */ /* 0x000fda0003f04270 */ /*0830*/ @P0 BRA 0x1180 ; /* 0x0000094000000947 */ /* 0x000fea0003800000 */ /*0840*/ SHF.R.S32.HI R18, RZ, 0x1f, R11 ; /* 0x0000001fff127819 */ /* 0x000fe4000001140b */ /*0850*/ IADD3 R17, P0, R4, R11.reuse, RZ ; /* 0x0000000b04117210 */ /* 0x080fe40007f1e0ff */ /*0860*/ IADD3 R12, P2, R6, R11, RZ ; /* 0x0000000b060c7210 */ /* 0x000fc60007f5e0ff */ /*0870*/ IMAD.X R20, R5, 0x1, R18.reuse, P0 ; /* 0x0000000105147824 */ /* 0x100fe200000e0612 */ /*0880*/ LEA R16, P0, R17, c[0x0][0x160], 0x3 ; /* 0x0000580011107a11 */ /* 0x000fe200078018ff */ /*0890*/ IMAD.X R15, R7, 0x1, R18, P2 ; /* 0x00000001070f7824 */ /* 0x000fe200010e0612 */ /*08a0*/ LEA R14, P2, R12.reuse, c[0x0][0x160], 0x3 ; /* 0x000058000c0e7a11 */ /* 0x040fe400078418ff */ /*08b0*/ LEA.HI.X R17, R17, c[0x0][0x164], R20, 0x3, P0 ; /* 0x0000590011117a11 */ /* 0x000fe400000f1c14 */ /*08c0*/ LEA.HI.X R15, R12, c[0x0][0x164], R15, 0x3, P2 ; /* 0x000059000c0f7a11 */ /* 0x000fc600010f1c0f */ /*08d0*/ LDG.E R29, [R16.64] ; /* 0x0000000a101d7981 */ /* 0x0000a8000c1e1900 */ /*08e0*/ LDG.E R22, [R14.64] ; /* 0x0000000a0e167981 */ /* 0x000368000c1e1900 */ /*08f0*/ LDG.E R21, [R14.64+0x4] ; /* 0x0000040a0e157981 */ /* 0x000368000c1e1900 */ /*0900*/ LDG.E R24, [R14.64+0x800] ; /* 0x0008000a0e187981 */ /* 0x000368000c1e1900 */ /*0910*/ LDG.E R23, [R14.64+0x804] ; /* 0x0008040a0e177981 */ /* 0x000368000c1e1900 */ /*0920*/ LDG.E R26, [R14.64+0x1000] ; /* 0x0010000a0e1a7981 */ /* 0x000368000c1e1900 */ /*0930*/ LDG.E R25, [R14.64+0x1004] ; /* 0x0010040a0e197981 */ /* 0x000368000c1e1900 */ /*0940*/ LDG.E R12, [R14.64+0x1800] ; /* 0x0018000a0e0c7981 */ /* 0x000368000c1e1900 */ /*0950*/ LDG.E R27, [R14.64+0x1804] ; /* 0x0018040a0e1b7981 */ /* 0x000362000c1e1900 */ /*0960*/ IADD3 R20, P2, P3, R4, c[0x0][0x168], R11 ; /* 0x00005a0004147a10 */ /* 0x000fe20007b5e00b */ /*0970*/ BSSY B1, 0xb30 ; /* 0x000001b000017945 */ /* 0x000fe40003800000 */ /*0980*/ LDG.E R19, [R16.64+0x4] ; /* 0x0000040a10137981 */ /* 0x000164000c1e1900 */ /*0990*/ IADD3.X R17, R5, c[0x0][0x16c], R18, P2, P3 ; /* 0x00005b0005117a10 */ /* 0x001fc400017e6412 */ /*09a0*/ ISETP.GE.AND P0, PT, R2, R29, PT ; /* 0x0000001d0200720c */ /* 0x004fda0003f06270 */ /*09b0*/ @!P0 BRA 0xae0 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*09c0*/ ISETP.GE.AND P0, PT, R29, R2, PT ; /* 0x000000021d00720c */ /* 0x002fe20003f06270 */ /*09d0*/ IMAD.MOV.U32 R15, RZ, RZ, R13 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e000d */ /*09e0*/ IMAD.MOV.U32 R16, RZ, RZ, R0 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0000 */ /*09f0*/ IMAD.MOV.U32 R11, RZ, RZ, R2 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0002 */ /*0a00*/ IMAD.MOV.U32 R14, RZ, RZ, R3 ; /* 0x000000ffff0e7224 */ /* 0x000fcc00078e0003 */ /*0a10*/ @!P0 BRA 0xb20 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0a20*/ ISETP.GE.U32.AND P0, PT, R13, R20, PT ; /* 0x000000140d00720c */ /* 0x000fe20003f06070 */ /*0a30*/ IMAD.MOV.U32 R11, RZ, RZ, R29 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e001d */ /*0a40*/ IMAD.MOV.U32 R14, RZ, RZ, R19 ; /* 0x000000ffff0e7224 */ /* 0x020fe200078e0013 */ /*0a50*/ ISETP.GE.AND.EX P0, PT, R0, R17, PT, P0 ; /* 0x000000110000720c */ /* 0x000fe20003f06300 */ /*0a60*/ IMAD.MOV.U32 R15, RZ, RZ, R20 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0014 */ /*0a70*/ IMAD.MOV.U32 R16, RZ, RZ, R17 ; /* 0x000000ffff107224 */ /* 0x000fd400078e0011 */ /*0a80*/ @P0 BRA 0xb20 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*0a90*/ IMAD.MOV.U32 R11, RZ, RZ, R2 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0002 */ /*0aa0*/ IMAD.MOV.U32 R14, RZ, RZ, R3 ; /* 0x000000ffff0e7224 */ /* 0x000fe400078e0003 */ /*0ab0*/ IMAD.MOV.U32 R15, RZ, RZ, R13 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e000d */ /*0ac0*/ IMAD.MOV.U32 R16, RZ, RZ, R0 ; /* 0x000000ffff107224 */ /* 0x000fe200078e0000 */ /*0ad0*/ BRA 0xb20 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0ae0*/ IMAD.MOV.U32 R11, RZ, RZ, R29 ; /* 0x000000ffff0b7224 */ /* 0x002fe400078e001d */ /*0af0*/ IMAD.MOV.U32 R14, RZ, RZ, R19 ; /* 0x000000ffff0e7224 */ /* 0x020fe400078e0013 */ /*0b00*/ IMAD.MOV.U32 R15, RZ, RZ, R20 ; /* 0x000000ffff0f7224 */ /* 0x000fc400078e0014 */ /*0b10*/ IMAD.MOV.U32 R16, RZ, RZ, R17 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0011 */ /*0b20*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0b30*/ ISETP.GE.AND P0, PT, R11, R22, PT ; /* 0x000000160b00720c */ /* 0x020fe20003f06270 */ /*0b40*/ BSSY B1, 0xc70 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*0b50*/ @!P0 BRA 0xc20 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*0b60*/ ISETP.GE.AND P0, PT, R22, R11, PT ; /* 0x0000000b1600720c */ /* 0x000fda0003f06270 */ /*0b70*/ @!P0 BRA 0xc60 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0b80*/ IADD3 R0, P2, R20, 0x100, RZ ; /* 0x0000010014007810 */ /* 0x000fc80007f5e0ff */ /*0b90*/ ISETP.GE.U32.AND P0, PT, R15, R0, PT ; /* 0x000000000f00720c */ /* 0x000fe20003f06070 */ /*0ba0*/ IMAD.X R3, RZ, RZ, R17, P2 ; /* 0x000000ffff037224 */ /* 0x000fca00010e0611 */ /*0bb0*/ ISETP.GE.AND.EX P0, PT, R16, R3, PT, P0 ; /* 0x000000031000720c */ /* 0x000fda0003f06300 */ /*0bc0*/ @!P0 BRA 0xc60 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0bd0*/ IMAD.MOV.U32 R15, RZ, RZ, R0 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0000 */ /*0be0*/ IMAD.MOV.U32 R16, RZ, RZ, R3 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0003 */ /*0bf0*/ IMAD.MOV.U32 R11, RZ, RZ, R22 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0016 */ /*0c00*/ IMAD.MOV.U32 R14, RZ, RZ, R21 ; /* 0x000000ffff0e7224 */ /* 0x000fe200078e0015 */ /*0c10*/ BRA 0xc60 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0c20*/ IADD3 R15, P0, R20, 0x100, RZ ; /* 0x00000100140f7810 */ /* 0x000fe20007f1e0ff */ /*0c30*/ IMAD.MOV.U32 R11, RZ, RZ, R22 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0016 */ /*0c40*/ IMAD.MOV.U32 R14, RZ, RZ, R21 ; /* 0x000000ffff0e7224 */ /* 0x000fc400078e0015 */ /*0c50*/ IMAD.X R16, RZ, RZ, R17, P0 ; /* 0x000000ffff107224 */ /* 0x000fc600000e0611 */ /*0c60*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0c70*/ ISETP.GE.AND P0, PT, R11, R24, PT ; /* 0x000000180b00720c */ /* 0x000fe20003f06270 */ /*0c80*/ BSSY B1, 0xdb0 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*0c90*/ @!P0 BRA 0xd60 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*0ca0*/ ISETP.GE.AND P0, PT, R24, R11, PT ; /* 0x0000000b1800720c */ /* 0x000fda0003f06270 */ /*0cb0*/ @!P0 BRA 0xda0 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0cc0*/ IADD3 R0, P2, R20, 0x200, RZ ; /* 0x0000020014007810 */ /* 0x000fc80007f5e0ff */ /*0cd0*/ ISETP.GE.U32.AND P0, PT, R15, R0, PT ; /* 0x000000000f00720c */ /* 0x000fe20003f06070 */ /*0ce0*/ IMAD.X R3, RZ, RZ, R17, P2 ; /* 0x000000ffff037224 */ /* 0x000fca00010e0611 */ /*0cf0*/ ISETP.GE.AND.EX P0, PT, R16, R3, PT, P0 ; /* 0x000000031000720c */ /* 0x000fda0003f06300 */ /*0d00*/ @!P0 BRA 0xda0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0d10*/ IMAD.MOV.U32 R15, RZ, RZ, R0 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0000 */ /*0d20*/ IMAD.MOV.U32 R16, RZ, RZ, R3 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0003 */ /*0d30*/ IMAD.MOV.U32 R11, RZ, RZ, R24 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0018 */ /*0d40*/ IMAD.MOV.U32 R14, RZ, RZ, R23 ; /* 0x000000ffff0e7224 */ /* 0x000fe200078e0017 */ /*0d50*/ BRA 0xda0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0d60*/ IADD3 R15, P0, R20, 0x200, RZ ; /* 0x00000200140f7810 */ /* 0x000fe20007f1e0ff */ /*0d70*/ IMAD.MOV.U32 R11, RZ, RZ, R24 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0018 */ /*0d80*/ IMAD.MOV.U32 R14, RZ, RZ, R23 ; /* 0x000000ffff0e7224 */ /* 0x000fc400078e0017 */ /*0d90*/ IMAD.X R16, RZ, RZ, R17, P0 ; /* 0x000000ffff107224 */ /* 0x000fc600000e0611 */ /*0da0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0db0*/ ISETP.GE.AND P0, PT, R11, R26, PT ; /* 0x0000001a0b00720c */ /* 0x000fe20003f06270 */ /*0dc0*/ BSSY B1, 0xef0 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*0dd0*/ @!P0 BRA 0xea0 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*0de0*/ ISETP.GE.AND P0, PT, R26, R11, PT ; /* 0x0000000b1a00720c */ /* 0x000fda0003f06270 */ /*0df0*/ @!P0 BRA 0xee0 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0e00*/ IADD3 R0, P2, R20, 0x300, RZ ; /* 0x0000030014007810 */ /* 0x000fc80007f5e0ff */ /*0e10*/ ISETP.GE.U32.AND P0, PT, R15, R0, PT ; /* 0x000000000f00720c */ /* 0x000fe20003f06070 */ /*0e20*/ IMAD.X R3, RZ, RZ, R17, P2 ; /* 0x000000ffff037224 */ /* 0x000fca00010e0611 */ /*0e30*/ ISETP.GE.AND.EX P0, PT, R16, R3, PT, P0 ; /* 0x000000031000720c */ /* 0x000fda0003f06300 */ /*0e40*/ @!P0 BRA 0xee0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0e50*/ IMAD.MOV.U32 R15, RZ, RZ, R0 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0000 */ /*0e60*/ IMAD.MOV.U32 R16, RZ, RZ, R3 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0003 */ /*0e70*/ IMAD.MOV.U32 R11, RZ, RZ, R26 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e001a */ /*0e80*/ IMAD.MOV.U32 R14, RZ, RZ, R25 ; /* 0x000000ffff0e7224 */ /* 0x000fe200078e0019 */ /*0e90*/ BRA 0xee0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0ea0*/ IADD3 R15, P0, R20, 0x300, RZ ; /* 0x00000300140f7810 */ /* 0x000fe20007f1e0ff */ /*0eb0*/ IMAD.MOV.U32 R11, RZ, RZ, R26 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e001a */ /*0ec0*/ IMAD.MOV.U32 R14, RZ, RZ, R25 ; /* 0x000000ffff0e7224 */ /* 0x000fc400078e0019 */ /*0ed0*/ IMAD.X R16, RZ, RZ, R17, P0 ; /* 0x000000ffff107224 */ /* 0x000fc600000e0611 */ /*0ee0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0ef0*/ ISETP.GE.AND P0, PT, R11, R12, PT ; /* 0x0000000c0b00720c */ /* 0x000fe20003f06270 */ /*0f00*/ BSSY B1, 0x10b0 ; /* 0x000001a000017945 */ /* 0x000fd80003800000 */ /*0f10*/ @!P0 BRA 0x1060 ; /* 0x0000014000008947 */ /* 0x000fea0003800000 */ /*0f20*/ ISETP.GE.AND P0, PT, R12, R11, PT ; /* 0x0000000b0c00720c */ /* 0x000fe20003f06270 */ /*0f30*/ IMAD.MOV.U32 R13, RZ, RZ, R15 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000f */ /*0f40*/ IMAD.MOV.U32 R0, RZ, RZ, R16 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0010 */ /*0f50*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000b */ /*0f60*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e000e */ /*0f70*/ @!P0 BRA 0x10a0 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0f80*/ IADD3 R18, P0, R20, 0x400, RZ ; /* 0x0000040014127810 */ /* 0x000fe20007f1e0ff */ /*0f90*/ IMAD.MOV.U32 R13, RZ, RZ, R15 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000f */ /*0fa0*/ IMAD.MOV.U32 R0, RZ, RZ, R16 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0010 */ /*0fb0*/ IADD3.X R17, RZ, R17, RZ, P0, !PT ; /* 0x00000011ff117210 */ /* 0x000fe200007fe4ff */ /*0fc0*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe200078e000b */ /*0fd0*/ ISETP.GE.U32.AND P0, PT, R15, R18, PT ; /* 0x000000120f00720c */ /* 0x000fe20003f06070 */ /*0fe0*/ IMAD.MOV.U32 R3, RZ, RZ, R14 ; /* 0x000000ffff037224 */ /* 0x000fc600078e000e */ /*0ff0*/ ISETP.GE.AND.EX P0, PT, R16, R17, PT, P0 ; /* 0x000000111000720c */ /* 0x000fda0003f06300 */ /*1000*/ @!P0 BRA 0x10a0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1010*/ IMAD.MOV.U32 R13, RZ, RZ, R18 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0012 */ /*1020*/ IMAD.MOV.U32 R0, RZ, RZ, R17 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0011 */ /*1030*/ IMAD.MOV.U32 R2, RZ, RZ, R12 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000c */ /*1040*/ IMAD.MOV.U32 R3, RZ, RZ, R27 ; /* 0x000000ffff037224 */ /* 0x000fe200078e001b */ /*1050*/ BRA 0x10a0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1060*/ IADD3 R13, P0, R20, 0x400, RZ ; /* 0x00000400140d7810 */ /* 0x000fe20007f1e0ff */ /*1070*/ IMAD.MOV.U32 R2, RZ, RZ, R12 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000c */ /*1080*/ IMAD.MOV.U32 R3, RZ, RZ, R27 ; /* 0x000000ffff037224 */ /* 0x000fc400078e001b */ /*1090*/ IMAD.X R0, RZ, RZ, R17, P0 ; /* 0x000000ffff007224 */ /* 0x000fc600000e0611 */ /*10a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*10b0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*10c0*/ BSSY B1, 0x1130 ; /* 0x0000006000017945 */ /* 0x000fe20003800000 */ /*10d0*/ @P1 BRA 0x1120 ; /* 0x0000004000001947 */ /* 0x000fea0003800000 */ /*10e0*/ IMAD.MOV.U32 R15, RZ, RZ, 0x500 ; /* 0x00000500ff0f7424 */ /* 0x000fca00078e00ff */ /*10f0*/ ATOMG.E.ADD.STRONG.GPU PT, R11, [R8.64], R15 ; /* 0x0000000f080b79a8 */ /* 0x000ea400081ee1ca */ /*1100*/ IMAD.IADD R11, R11, 0x1, R10 ; /* 0x000000010b0b7824 */ /* 0x004fca00078e020a */ /*1110*/ STS [0x98], R11 ; /* 0x0000980bff007388 */ /* 0x0001e40000000800 */ /*1120*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1130*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1140*/ LDS R11, [0x98] ; /* 0x00009800ff0b7984 */ /* 0x001e240000000800 */ /*1150*/ IADD3 R12, R11, 0x500, RZ ; /* 0x000005000b0c7810 */ /* 0x001fc80007ffe0ff */ /*1160*/ ISETP.GT.AND P0, PT, R12, c[0x0][0x178], PT ; /* 0x00005e000c007a0c */ /* 0x000fda0003f04270 */ /*1170*/ @!P0 BRA 0x840 ; /* 0xfffff6c000008947 */ /* 0x000fea000383ffff */ /*1180*/ ISETP.GE.AND P0, PT, R11, c[0x0][0x178], PT ; /* 0x00005e000b007a0c */ /* 0x000fda0003f06270 */ /*1190*/ @P0 BRA 0x1cc0 ; /* 0x00000b2000000947 */ /* 0x000fea0003800000 */ /*11a0*/ IADD3 R5, -R11, c[0x0][0x178], RZ ; /* 0x00005e000b057a10 */ /* 0x000fe20007ffe1ff */ /*11b0*/ BSSY B1, 0x1cc0 ; /* 0x00000b0000017945 */ /* 0x000fe60003800000 */ /*11c0*/ ISETP.GE.AND P0, PT, R4, R5, PT ; /* 0x000000050400720c */ /* 0x000fda0003f06270 */ /*11d0*/ @P0 BRA 0x1cb0 ; /* 0x00000ad000000947 */ /* 0x000fea0003800000 */ /*11e0*/ LOP3.LUT R6, RZ, R4, RZ, 0x33, !PT ; /* 0x00000004ff067212 */ /* 0x000fe200078e33ff */ /*11f0*/ BSSY B2, 0x1520 ; /* 0x0000032000027945 */ /* 0x000fe20003800000 */ /*1200*/ IMAD.MOV.U32 R8, RZ, RZ, R4 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0004 */ /*1210*/ IADD3 R15, -R11, c[0x0][0x178], R6 ; /* 0x00005e000b0f7a10 */ /* 0x000fc80007ffe106 */ /*1220*/ LEA.HI R6, R15, 0x1, RZ, 0x18 ; /* 0x000000010f067811 */ /* 0x000fc800078fc0ff */ /*1230*/ LOP3.LUT P0, R9, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306097812 */ /* 0x000fda000780c0ff */ /*1240*/ @!P0 BRA 0x1510 ; /* 0x000002c000008947 */ /* 0x000fea0003800000 */ /*1250*/ IMAD.IADD R10, R4, 0x1, R11 ; /* 0x00000001040a7824 */ /* 0x000fe400078e020b */ /*1260*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fe400078e00ff */ /*1270*/ IMAD.MOV.U32 R8, RZ, RZ, R4 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0004 */ /*1280*/ IADD3 R12, P1, R10.reuse, c[0x0][0x168], RZ ; /* 0x00005a000a0c7a10 */ /* 0x040fe20007f3e0ff */ /*1290*/ IMAD.WIDE R6, R10, R7, c[0x0][0x160] ; /* 0x000058000a067625 */ /* 0x000fc600078e0207 */ /*12a0*/ LEA.HI.X.SX32 R10, R10, c[0x0][0x16c], 0x1, P1 ; /* 0x00005b000a0a7a11 */ /* 0x000fe400008f0eff */ /*12b0*/ IADD3 R14, P0, R6, 0x4, RZ ; /* 0x00000004060e7810 */ /* 0x000fca0007f1e0ff */ /*12c0*/ IMAD.X R7, RZ, RZ, R7, P0 ; /* 0x000000ffff077224 */ /* 0x000fe400000e0607 */ /*12d0*/ IMAD.MOV.U32 R6, RZ, RZ, R14 ; /* 0x000000ffff067224 */ /* 0x000fca00078e000e */ /*12e0*/ LDG.E R17, [R6.64+-0x4] ; /* 0xfffffc0a06117981 */ /* 0x000ea8000c1e1900 */ /*12f0*/ LDG.E R16, [R6.64] ; /* 0x0000000a06107981 */ /* 0x000ee2000c1e1900 */ /*1300*/ IADD3 R9, R9, -0x1, RZ ; /* 0xffffffff09097810 */ /* 0x000fe20007ffe0ff */ /*1310*/ BSSY B3, 0x14c0 ; /* 0x000001a000037945 */ /* 0x000fe20003800000 */ /*1320*/ IMAD.MOV.U32 R19, RZ, RZ, R3 ; /* 0x000000ffff137224 */ /* 0x000fe200078e0003 */ /*1330*/ IADD3 R14, P3, R6, 0x800, RZ ; /* 0x00000800060e7810 */ /* 0x000fe20007f7e0ff */ /*1340*/ IMAD.MOV.U32 R18, RZ, RZ, R2 ; /* 0x000000ffff127224 */ /* 0x000fe200078e0002 */ /*1350*/ ISETP.NE.AND P2, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x000fe20003f45270 */ /*1360*/ IMAD.MOV.U32 R21, RZ, RZ, R13 ; /* 0x000000ffff157224 */ /* 0x000fc400078e000d */ /*1370*/ IMAD.MOV.U32 R23, RZ, RZ, R0 ; /* 0x000000ffff177224 */ /* 0x000fe400078e0000 */ /*1380*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000c */ /*1390*/ IMAD.MOV.U32 R0, RZ, RZ, R10 ; /* 0x000000ffff007224 */ /* 0x000fe200078e000a */ /*13a0*/ ISETP.GE.AND P0, PT, R2, R17, PT ; /* 0x000000110200720c */ /* 0x004fe20003f06270 */ /*13b0*/ IMAD.MOV.U32 R2, RZ, RZ, R17 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0011 */ /*13c0*/ IMAD.MOV.U32 R3, RZ, RZ, R16 ; /* 0x000000ffff037224 */ /* 0x008fd400078e0010 */ /*13d0*/ @!P0 BRA 0x14b0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*13e0*/ ISETP.GE.AND P4, PT, R17, R18, PT ; /* 0x000000121100720c */ /* 0x000fe20003f86270 */ /*13f0*/ IMAD.MOV.U32 R13, RZ, RZ, R21 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0015 */ /*1400*/ IMAD.MOV.U32 R0, RZ, RZ, R23 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0017 */ /*1410*/ IMAD.MOV.U32 R3, RZ, RZ, R19 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0013 */ /*1420*/ IMAD.MOV.U32 R2, RZ, RZ, R18 ; /* 0x000000ffff027224 */ /* 0x000fcc00078e0012 */ /*1430*/ @P4 ISETP.LT.U32.AND P1, PT, R21.reuse, R12.reuse, PT ; /* 0x0000000c1500420c */ /* 0x0c0fe40003f21070 */ /*1440*/ @P4 ISETP.GE.U32.AND P0, PT, R21, R12, PT ; /* 0x0000000c1500420c */ /* 0x000fe40003f06070 */ /*1450*/ @P4 ISETP.LT.AND.EX P1, PT, R23.reuse, R10.reuse, PT, P1 ; /* 0x0000000a1700420c */ /* 0x0c0fe40003f21310 */ /*1460*/ @P4 ISETP.GE.AND.EX P0, PT, R23, R10, PT, P0 ; /* 0x0000000a1700420c */ /* 0x000fe40003f06300 */ /*1470*/ @P4 SEL R13, R21, R12, P1 ; /* 0x0000000c150d4207 */ /* 0x000fe40000800000 */ /*1480*/ @P4 SEL R0, R23, R10, P1 ; /* 0x0000000a17004207 */ /* 0x000fc40000800000 */ /*1490*/ @P4 SEL R3, R19, R16, !P0 ; /* 0x0000001013034207 */ /* 0x000fe40004000000 */ /*14a0*/ @P4 SEL R2, R18, R17, !P0 ; /* 0x0000001112024207 */ /* 0x000fe40004000000 */ /*14b0*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*14c0*/ IADD3 R12, P0, R12, 0x100, RZ ; /* 0x000001000c0c7810 */ /* 0x000fe20007f1e0ff */ /*14d0*/ IMAD.X R7, RZ, RZ, R7, P3 ; /* 0x000000ffff077224 */ /* 0x000fe200018e0607 */ /*14e0*/ IADD3 R8, R8, 0x100, RZ ; /* 0x0000010008087810 */ /* 0x000fc60007ffe0ff */ /*14f0*/ IMAD.X R10, RZ, RZ, R10, P0 ; /* 0x000000ffff0a7224 */ /* 0x000fe200000e060a */ /*1500*/ @P2 BRA 0x12d0 ; /* 0xfffffdc000002947 */ /* 0x000fea000383ffff */ /*1510*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1520*/ ISETP.GE.U32.AND P0, PT, R15, 0x300, PT ; /* 0x000003000f00780c */ /* 0x000fda0003f06070 */ /*1530*/ @!P0 BRA 0x1cb0 ; /* 0x0000077000008947 */ /* 0x000fea0003800000 */ /*1540*/ IMAD.IADD R15, R8, 0x1, R11 ; /* 0x00000001080f7824 */ /* 0x000fe400078e020b */ /*1550*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc600078e00ff */ /*1560*/ IADD3 R14, R15.reuse, 0x300, RZ ; /* 0x000003000f0e7810 */ /* 0x040fe20007ffe0ff */ /*1570*/ IMAD.WIDE R6, R15.reuse, R6, c[0x0][0x160] ; /* 0x000058000f067625 */ /* 0x040fe200078e0206 */ /*1580*/ IADD3 R16, R15.reuse, 0x200, RZ ; /* 0x000002000f107810 */ /* 0x040fe40007ffe0ff */ /*1590*/ IADD3 R17, R15.reuse, 0x100, RZ ; /* 0x000001000f117810 */ /* 0x040fe40007ffe0ff */ /*15a0*/ IADD3 R12, P0, R15, c[0x0][0x168], RZ ; /* 0x00005a000f0c7a10 */ /* 0x000fe40007f1e0ff */ /*15b0*/ IADD3 R11, P1, R14, c[0x0][0x168], RZ ; /* 0x00005a000e0b7a10 */ /* 0x000fe40007f3e0ff */ /*15c0*/ IADD3 R10, P2, R16, c[0x0][0x168], RZ ; /* 0x00005a00100a7a10 */ /* 0x000fc40007f5e0ff */ /*15d0*/ IADD3 R9, P3, R17, c[0x0][0x168], RZ ; /* 0x00005a0011097a10 */ /* 0x000fe40007f7e0ff */ /*15e0*/ LEA.HI.X.SX32 R15, R15, c[0x0][0x16c], 0x1, P0 ; /* 0x00005b000f0f7a11 */ /* 0x000fe400000f0eff */ /*15f0*/ LEA.HI.X.SX32 R14, R14, c[0x0][0x16c], 0x1, P1 ; /* 0x00005b000e0e7a11 */ /* 0x000fe400008f0eff */ /*1600*/ LEA.HI.X.SX32 R16, R16, c[0x0][0x16c], 0x1, P2 ; /* 0x00005b0010107a11 */ /* 0x000fe400010f0eff */ /*1610*/ LEA.HI.X.SX32 R17, R17, c[0x0][0x16c], 0x1, P3 ; /* 0x00005b0011117a11 */ /* 0x000fe400018f0eff */ /*1620*/ LDG.E R21, [R6.64] ; /* 0x0000000a06157981 */ /* 0x000ea8000c1e1900 */ /*1630*/ LDG.E R24, [R6.64+0x4] ; /* 0x0000040a06187981 */ /* 0x000ee8000c1e1900 */ /*1640*/ LDG.E R26, [R6.64+0x800] ; /* 0x0008000a061a7981 */ /* 0x000168000c1e1900 */ /*1650*/ LDG.E R23, [R6.64+0x804] ; /* 0x0008040a06177981 */ /* 0x000168000c1e1900 */ /*1660*/ LDG.E R27, [R6.64+0x1000] ; /* 0x0010000a061b7981 */ /* 0x000168000c1e1900 */ /*1670*/ LDG.E R25, [R6.64+0x1004] ; /* 0x0010040a06197981 */ /* 0x000168000c1e1900 */ /*1680*/ LDG.E R28, [R6.64+0x1800] ; /* 0x0018000a061c7981 */ /* 0x000168000c1e1900 */ /*1690*/ LDG.E R29, [R6.64+0x1804] ; /* 0x0018040a061d7981 */ /* 0x000162000c1e1900 */ /*16a0*/ BSSY B2, 0x17f0 ; /* 0x0000014000027945 */ /* 0x000fe20003800000 */ /*16b0*/ IMAD.MOV.U32 R20, RZ, RZ, R12 ; /* 0x000000ffff147224 */ /* 0x000fc400078e000c */ /*16c0*/ IMAD.MOV.U32 R22, RZ, RZ, R15 ; /* 0x000000ffff167224 */ /* 0x000fe200078e000f */ /*16d0*/ ISETP.GE.AND P0, PT, R2, R21, PT ; /* 0x000000150200720c */ /* 0x004fe20003f06270 */ /*16e0*/ IMAD.MOV.U32 R19, RZ, RZ, R21 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0015 */ /*16f0*/ IMAD.MOV.U32 R18, RZ, RZ, R24 ; /* 0x000000ffff127224 */ /* 0x008fd400078e0018 */ /*1700*/ @!P0 BRA 0x17e0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1710*/ ISETP.GE.AND P2, PT, R21, R2, PT ; /* 0x000000021500720c */ /* 0x001fe20003f46270 */ /*1720*/ IMAD.MOV.U32 R18, RZ, RZ, R3 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0003 */ /*1730*/ IMAD.MOV.U32 R19, RZ, RZ, R2 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0002 */ /*1740*/ IMAD.MOV.U32 R20, RZ, RZ, R13 ; /* 0x000000ffff147224 */ /* 0x000fe400078e000d */ /*1750*/ IMAD.MOV.U32 R22, RZ, RZ, R0 ; /* 0x000000ffff167224 */ /* 0x000fcc00078e0000 */ /*1760*/ @P2 ISETP.GE.U32.AND P0, PT, R13.reuse, R12.reuse, PT ; /* 0x0000000c0d00220c */ /* 0x0c0fe40003f06070 */ /*1770*/ @P2 ISETP.LT.U32.AND P1, PT, R13, R12, PT ; /* 0x0000000c0d00220c */ /* 0x000fe40003f21070 */ /*1780*/ @P2 ISETP.GE.AND.EX P0, PT, R0.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0000220c */ /* 0x0c0fe40003f06300 */ /*1790*/ @P2 ISETP.LT.AND.EX P1, PT, R0, R15, PT, P1 ; /* 0x0000000f0000220c */ /* 0x000fe40003f21310 */ /*17a0*/ @P2 SEL R18, R3, R24, !P0 ; /* 0x0000001803122207 */ /* 0x000fe40004000000 */ /*17b0*/ @P2 SEL R19, R2, R21, !P0 ; /* 0x0000001502132207 */ /* 0x000fc40004000000 */ /*17c0*/ @P2 SEL R20, R13, R12, P1 ; /* 0x0000000c0d142207 */ /* 0x000fe40000800000 */ /*17d0*/ @P2 SEL R22, R0, R15, P1 ; /* 0x0000000f00162207 */ /* 0x000fe40000800000 */ /*17e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x001fea0003800000 */ /*17f0*/ ISETP.GE.AND P0, PT, R19, R26, PT ; /* 0x0000001a1300720c */ /* 0x020fe20003f06270 */ /*1800*/ BSSY B2, 0x1940 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*1810*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0009 */ /*1820*/ IMAD.MOV.U32 R13, RZ, RZ, R17 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0011 */ /*1830*/ IMAD.MOV.U32 R2, RZ, RZ, R26 ; /* 0x000000ffff027224 */ /* 0x000fe400078e001a */ /*1840*/ IMAD.MOV.U32 R0, RZ, RZ, R23 ; /* 0x000000ffff007224 */ /* 0x000fca00078e0017 */ /*1850*/ @!P0 BRA 0x1930 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1860*/ ISETP.GE.AND P2, PT, R26, R19, PT ; /* 0x000000131a00720c */ /* 0x000fe20003f46270 */ /*1870*/ IMAD.MOV.U32 R0, RZ, RZ, R18 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0012 */ /*1880*/ IMAD.MOV.U32 R2, RZ, RZ, R19 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0013 */ /*1890*/ IMAD.MOV.U32 R3, RZ, RZ, R20 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0014 */ /*18a0*/ IMAD.MOV.U32 R13, RZ, RZ, R22 ; /* 0x000000ffff0d7224 */ /* 0x000fcc00078e0016 */ /*18b0*/ @P2 ISETP.GE.U32.AND P0, PT, R20.reuse, R9.reuse, PT ; /* 0x000000091400220c */ /* 0x0c0fe40003f06070 */ /*18c0*/ @P2 ISETP.LT.U32.AND P1, PT, R20, R9, PT ; /* 0x000000091400220c */ /* 0x000fe40003f21070 */ /*18d0*/ @P2 ISETP.GE.AND.EX P0, PT, R22.reuse, R17.reuse, PT, P0 ; /* 0x000000111600220c */ /* 0x0c0fe40003f06300 */ /*18e0*/ @P2 ISETP.LT.AND.EX P1, PT, R22, R17, PT, P1 ; /* 0x000000111600220c */ /* 0x000fe40003f21310 */ /*18f0*/ @P2 SEL R0, R18, R23, !P0 ; /* 0x0000001712002207 */ /* 0x000fe40004000000 */ /*1900*/ @P2 SEL R2, R19, R26, !P0 ; /* 0x0000001a13022207 */ /* 0x000fc40004000000 */ /*1910*/ @P2 SEL R3, R20, R9, P1 ; /* 0x0000000914032207 */ /* 0x000fe40000800000 */ /*1920*/ @P2 SEL R13, R22, R17, P1 ; /* 0x00000011160d2207 */ /* 0x000fe40000800000 */ /*1930*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1940*/ ISETP.GE.AND P0, PT, R2, R27, PT ; /* 0x0000001b0200720c */ /* 0x000fe20003f06270 */ /*1950*/ BSSY B2, 0x1a90 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*1960*/ IMAD.MOV.U32 R20, RZ, RZ, R10 ; /* 0x000000ffff147224 */ /* 0x000fe400078e000a */ /*1970*/ IMAD.MOV.U32 R21, RZ, RZ, R16 ; /* 0x000000ffff157224 */ /* 0x000fe400078e0010 */ /*1980*/ IMAD.MOV.U32 R19, RZ, RZ, R27 ; /* 0x000000ffff137224 */ /* 0x000fe400078e001b */ /*1990*/ IMAD.MOV.U32 R18, RZ, RZ, R25 ; /* 0x000000ffff127224 */ /* 0x000fca00078e0019 */ /*19a0*/ @!P0 BRA 0x1a80 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*19b0*/ ISETP.GE.AND P2, PT, R27, R2, PT ; /* 0x000000021b00720c */ /* 0x000fe20003f46270 */ /*19c0*/ IMAD.MOV.U32 R18, RZ, RZ, R0 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0000 */ /*19d0*/ IMAD.MOV.U32 R19, RZ, RZ, R2 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0002 */ /*19e0*/ IMAD.MOV.U32 R20, RZ, RZ, R3 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0003 */ /*19f0*/ IMAD.MOV.U32 R21, RZ, RZ, R13 ; /* 0x000000ffff157224 */ /* 0x000fcc00078e000d */ /*1a00*/ @P2 ISETP.GE.U32.AND P0, PT, R3.reuse, R10.reuse, PT ; /* 0x0000000a0300220c */ /* 0x0c0fe40003f06070 */ /*1a10*/ @P2 ISETP.LT.U32.AND P1, PT, R3, R10, PT ; /* 0x0000000a0300220c */ /* 0x000fe40003f21070 */ /*1a20*/ @P2 ISETP.GE.AND.EX P0, PT, R13.reuse, R16.reuse, PT, P0 ; /* 0x000000100d00220c */ /* 0x0c0fe40003f06300 */ /*1a30*/ @P2 ISETP.LT.AND.EX P1, PT, R13, R16, PT, P1 ; /* 0x000000100d00220c */ /* 0x000fe40003f21310 */ /*1a40*/ @P2 SEL R18, R0, R25, !P0 ; /* 0x0000001900122207 */ /* 0x000fe40004000000 */ /*1a50*/ @P2 SEL R19, R2, R27, !P0 ; /* 0x0000001b02132207 */ /* 0x000fc40004000000 */ /*1a60*/ @P2 SEL R20, R3, R10, P1 ; /* 0x0000000a03142207 */ /* 0x000fe40000800000 */ /*1a70*/ @P2 SEL R21, R13, R16, P1 ; /* 0x000000100d152207 */ /* 0x000fe40000800000 */ /*1a80*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1a90*/ ISETP.GE.AND P0, PT, R19, R28, PT ; /* 0x0000001c1300720c */ /* 0x000fe20003f06270 */ /*1aa0*/ BSSY B2, 0x1be0 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*1ab0*/ IMAD.MOV.U32 R13, RZ, RZ, R11 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000b */ /*1ac0*/ IMAD.MOV.U32 R0, RZ, RZ, R14 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000e */ /*1ad0*/ IMAD.MOV.U32 R2, RZ, RZ, R28 ; /* 0x000000ffff027224 */ /* 0x000fe400078e001c */ /*1ae0*/ IMAD.MOV.U32 R3, RZ, RZ, R29 ; /* 0x000000ffff037224 */ /* 0x000fca00078e001d */ /*1af0*/ @!P0 BRA 0x1bd0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1b00*/ ISETP.GE.AND P2, PT, R28, R19, PT ; /* 0x000000131c00720c */ /* 0x000fe20003f46270 */ /*1b10*/ IMAD.MOV.U32 R13, RZ, RZ, R20 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0014 */ /*1b20*/ IMAD.MOV.U32 R0, RZ, RZ, R21 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0015 */ /*1b30*/ IMAD.MOV.U32 R3, RZ, RZ, R18 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0012 */ /*1b40*/ IMAD.MOV.U32 R2, RZ, RZ, R19 ; /* 0x000000ffff027224 */ /* 0x000fcc00078e0013 */ /*1b50*/ @P2 ISETP.LT.U32.AND P1, PT, R20.reuse, R11.reuse, PT ; /* 0x0000000b1400220c */ /* 0x0c0fe40003f21070 */ /*1b60*/ @P2 ISETP.GE.U32.AND P0, PT, R20.reuse, R11.reuse, PT ; /* 0x0000000b1400220c */ /* 0x0c0fe40003f06070 */ /*1b70*/ @P2 ISETP.LT.AND.EX P1, PT, R21.reuse, R14.reuse, PT, P1 ; /* 0x0000000e1500220c */ /* 0x0c0fe40003f21310 */ /*1b80*/ @P2 ISETP.GE.AND.EX P0, PT, R21.reuse, R14.reuse, PT, P0 ; /* 0x0000000e1500220c */ /* 0x0c0fe40003f06300 */ /*1b90*/ @P2 SEL R13, R20, R11, P1 ; /* 0x0000000b140d2207 */ /* 0x000fe40000800000 */ /*1ba0*/ @P2 SEL R0, R21, R14, P1 ; /* 0x0000000e15002207 */ /* 0x000fc40000800000 */ /*1bb0*/ @P2 SEL R3, R18, R29, !P0 ; /* 0x0000001d12032207 */ /* 0x000fe40004000000 */ /*1bc0*/ @P2 SEL R2, R19, R28, !P0 ; /* 0x0000001c13022207 */ /* 0x000fe40004000000 */ /*1bd0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1be0*/ IADD3 R8, R8, 0x400, RZ ; /* 0x0000040008087810 */ /* 0x000fe40007ffe0ff */ /*1bf0*/ IADD3 R12, P2, R12, 0x400, RZ ; /* 0x000004000c0c7810 */ /* 0x000fe40007f5e0ff */ /*1c00*/ ISETP.GE.AND P0, PT, R8, R5, PT ; /* 0x000000050800720c */ /* 0x000fe40003f06270 */ /*1c10*/ IADD3 R11, P3, R11, 0x400, RZ ; /* 0x000004000b0b7810 */ /* 0x000fe20007f7e0ff */ /*1c20*/ IMAD.X R15, RZ, RZ, R15, P2 ; /* 0x000000ffff0f7224 */ /* 0x000fe200010e060f */ /*1c30*/ IADD3 R10, P4, R10, 0x400, RZ ; /* 0x000004000a0a7810 */ /* 0x000fc40007f9e0ff */ /*1c40*/ IADD3 R6, P1, R6, 0x2000, RZ ; /* 0x0000200006067810 */ /* 0x000fe20007f3e0ff */ /*1c50*/ IMAD.X R14, RZ, RZ, R14, P3 ; /* 0x000000ffff0e7224 */ /* 0x000fe200018e060e */ /*1c60*/ IADD3 R9, P5, R9, 0x400, RZ ; /* 0x0000040009097810 */ /* 0x000fe20007fbe0ff */ /*1c70*/ IMAD.X R16, RZ, RZ, R16, P4 ; /* 0x000000ffff107224 */ /* 0x000fe400020e0610 */ /*1c80*/ IMAD.X R7, RZ, RZ, R7, P1 ; /* 0x000000ffff077224 */ /* 0x000fe400008e0607 */ /*1c90*/ IMAD.X R17, RZ, RZ, R17, P5 ; /* 0x000000ffff117224 */ /* 0x000fe200028e0611 */ /*1ca0*/ @!P0 BRA 0x1620 ; /* 0xfffff97000008947 */ /* 0x000fea000383ffff */ /*1cb0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1cc0*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e220000000000 */ /*1cd0*/ BSSY B1, 0x1e40 ; /* 0x0000016000017945 */ /* 0x000fe60003800000 */ /*1ce0*/ SHFL.DOWN PT, R5, R2, 0x1, 0x1f ; /* 0x08201f0002057f89 */ /* 0x0002a800000e0000 */ /*1cf0*/ SHFL.DOWN PT, R6, R3, 0x1, 0x1f ; /* 0x08201f0003067f89 */ /* 0x0002e800000e0000 */ /*1d00*/ SHFL.DOWN PT, R8, R13, 0x1, 0x1f ; /* 0x08201f000d087f89 */ /* 0x00032800000e0000 */ /*1d10*/ SHFL.DOWN PT, R7, R0, 0x1, 0x1f ; /* 0x08201f0000077f89 */ /* 0x00026200000e0000 */ /*1d20*/ ISETP.GT.AND P0, PT, R10, 0x1e, PT ; /* 0x0000001e0a00780c */ /* 0x001fda0003f04270 */ /*1d30*/ @P0 BRA 0x1e30 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1d40*/ ISETP.GE.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x01cfda0003f06270 */ /*1d50*/ @!P0 BRA 0x1df0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1d60*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x000fc80003f06070 */ /*1d70*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x002fc80003f06300 */ /*1d80*/ ISETP.LT.OR P0, PT, R5, R2, !P0 ; /* 0x000000020500720c */ /* 0x000fda0004701670 */ /*1d90*/ @P0 BRA 0x1e30 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1da0*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0008 */ /*1db0*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*1dc0*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*1dd0*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0006 */ /*1de0*/ BRA 0x1e30 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1df0*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x002fe200078e0008 */ /*1e00*/ MOV R0, R7 ; /* 0x0000000700007202 */ /* 0x000fe20000000f00 */ /*1e10*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*1e20*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x000fc400078e0006 */ /*1e30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x01cfea0003800000 */ /*1e40*/ ISETP.GT.AND P0, PT, R10, 0x1d, PT ; /* 0x0000001d0a00780c */ /* 0x000fe20003f04270 */ /*1e50*/ SHFL.DOWN PT, R5, R2, 0x2, 0x1f ; /* 0x08401f0002057f89 */ /* 0x0000a200000e0000 */ /*1e60*/ BSSY B1, 0x1fb0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*1e70*/ SHFL.DOWN PT, R6, R3, 0x2, 0x1f ; /* 0x08401f0003067f89 */ /* 0x0000e800000e0000 */ /*1e80*/ SHFL.DOWN PT, R8, R13, 0x2, 0x1f ; /* 0x08401f000d087f89 */ /* 0x00012800000e0000 */ /*1e90*/ SHFL.DOWN PT, R7, R0, 0x2, 0x1f ; /* 0x08401f0000077f89 */ /* 0x00206200000e0000 */ /*1ea0*/ @P0 BRA 0x1fa0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1eb0*/ ISETP.GE.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x004fda0003f06270 */ /*1ec0*/ @!P0 BRA 0x1f60 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1ed0*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x010fc80003f06070 */ /*1ee0*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x002fc80003f06300 */ /*1ef0*/ ISETP.LT.OR P0, PT, R5, R2, !P0 ; /* 0x000000020500720c */ /* 0x000fda0004701670 */ /*1f00*/ @P0 BRA 0x1fa0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1f10*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e0008 */ /*1f20*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*1f30*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*1f40*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x008fe200078e0006 */ /*1f50*/ BRA 0x1fa0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1f60*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x011fe400078e0008 */ /*1f70*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x002fe400078e0007 */ /*1f80*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0005 */ /*1f90*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x008fe400078e0006 */ /*1fa0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1fb0*/ ISETP.GT.AND P0, PT, R10, 0x1b, PT ; /* 0x0000001b0a00780c */ /* 0x000fe20003f04270 */ /*1fc0*/ SHFL.DOWN PT, R5, R2, 0x4, 0x1f ; /* 0x08801f0002057f89 */ /* 0x00442200000e0000 */ /*1fd0*/ BSSY B1, 0x2120 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*1fe0*/ SHFL.DOWN PT, R6, R3, 0x4, 0x1f ; /* 0x08801f0003067f89 */ /* 0x0084e800000e0000 */ /*1ff0*/ SHFL.DOWN PT, R8, R13, 0x4, 0x1f ; /* 0x08801f000d087f89 */ /* 0x01052800000e0000 */ /*2000*/ SHFL.DOWN PT, R7, R0, 0x4, 0x1f ; /* 0x08801f0000077f89 */ /* 0x00246200000e0000 */ /*2010*/ @P0 BRA 0x2110 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*2020*/ ISETP.GE.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x001fda0003f06270 */ /*2030*/ @!P0 BRA 0x20d0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*2040*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x010fc80003f06070 */ /*2050*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x002fc80003f06300 */ /*2060*/ ISETP.LT.OR P0, PT, R5, R2, !P0 ; /* 0x000000020500720c */ /* 0x000fda0004701670 */ /*2070*/ @P0 BRA 0x2110 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*2080*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x004fe400078e0008 */ /*2090*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*20a0*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*20b0*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x008fe200078e0006 */ /*20c0*/ BRA 0x2110 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*20d0*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x014fe400078e0008 */ /*20e0*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x002fe400078e0007 */ /*20f0*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0005 */ /*2100*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x008fe400078e0006 */ /*2110*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2120*/ ISETP.GT.AND P0, PT, R10, 0x17, PT ; /* 0x000000170a00780c */ /* 0x000fe20003f04270 */ /*2130*/ SHFL.DOWN PT, R5, R2, 0x8, 0x1f ; /* 0x09001f0002057f89 */ /* 0x0010a200000e0000 */ /*2140*/ BSSY B1, 0x2290 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*2150*/ SHFL.DOWN PT, R6, R3, 0x8, 0x1f ; /* 0x09001f0003067f89 */ /* 0x0080e800000e0000 */ /*2160*/ SHFL.DOWN PT, R8, R13, 0x8, 0x1f ; /* 0x09001f000d087f89 */ /* 0x01012800000e0000 */ /*2170*/ SHFL.DOWN PT, R7, R0, 0x8, 0x1f ; /* 0x09001f0000077f89 */ /* 0x00206200000e0000 */ /*2180*/ @P0 BRA 0x2280 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*2190*/ ISETP.GE.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x004fda0003f06270 */ /*21a0*/ @!P0 BRA 0x2240 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*21b0*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x010fc80003f06070 */ /*21c0*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x002fc80003f06300 */ /*21d0*/ ISETP.LT.OR P0, PT, R5, R2, !P0 ; /* 0x000000020500720c */ /* 0x000fda0004701670 */ /*21e0*/ @P0 BRA 0x2280 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*21f0*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e0008 */ /*2200*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*2210*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*2220*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x008fe200078e0006 */ /*2230*/ BRA 0x2280 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*2240*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x011fe400078e0008 */ /*2250*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x002fe400078e0007 */ /*2260*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0005 */ /*2270*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x008fe400078e0006 */ /*2280*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2290*/ S2R R9, SR_LANEID ; /* 0x0000000000097919 */ /* 0x000e220000000000 */ /*22a0*/ ISETP.GT.AND P0, PT, R10, 0xf, PT ; /* 0x0000000f0a00780c */ /* 0x000fe20003f04270 */ /*22b0*/ BSSY B1, 0x2410 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*22c0*/ SHFL.DOWN PT, R5, R2, 0x10, 0x1f ; /* 0x0a001f0002057f89 */ /* 0x00452800000e0000 */ /*22d0*/ SHFL.DOWN PT, R6, R3, 0x10, 0x1f ; /* 0x0a001f0003067f89 */ /* 0x0084e800000e0000 */ /*22e0*/ SHFL.DOWN PT, R8, R13, 0x10, 0x1f ; /* 0x0a001f000d087f89 */ /* 0x01052800000e0000 */ /*22f0*/ SHFL.DOWN PT, R7, R0, 0x10, 0x1f ; /* 0x0a001f0000077f89 */ /* 0x00246200000e0000 */ /*2300*/ @P0 BRA 0x2400 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*2310*/ ISETP.GE.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x000fda0003f06270 */ /*2320*/ @!P0 BRA 0x23c0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*2330*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x010fc80003f06070 */ /*2340*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x002fc80003f06300 */ /*2350*/ ISETP.LT.OR P0, PT, R5, R2, !P0 ; /* 0x000000020500720c */ /* 0x000fda0004701670 */ /*2360*/ @P0 BRA 0x2400 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*2370*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x005fe400078e0008 */ /*2380*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*2390*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*23a0*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x008fe200078e0006 */ /*23b0*/ BRA 0x2400 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*23c0*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x015fe400078e0008 */ /*23d0*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x002fe400078e0007 */ /*23e0*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0005 */ /*23f0*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x008fe400078e0006 */ /*2400*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2410*/ ISETP.NE.AND P0, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x001fe40003f05270 */ /*2420*/ ISETP.NE.AND P2, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fd60003f45270 */ /*2430*/ @!P0 SHF.R.S32.HI R5, RZ, 0x1f, R4 ; /* 0x0000001fff058819 */ /* 0x000fe20000011404 */ /*2440*/ @!P0 IMAD.MOV.U32 R6, RZ, RZ, R13 ; /* 0x000000ffff068224 */ /* 0x008fe400078e000d */ /*2450*/ @!P0 IMAD.MOV.U32 R7, RZ, RZ, R0 ; /* 0x000000ffff078224 */ /* 0x002fe200078e0000 */ /*2460*/ @!P0 LEA.HI R5, R5, R4, RZ, 0x5 ; /* 0x0000000405058211 */ /* 0x000fc800078f28ff */ /*2470*/ @!P0 SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff058819 */ /* 0x000fca0000011405 */ /*2480*/ @!P0 IMAD.SHL.U32 R5, R5, 0x10, RZ ; /* 0x0000001005058824 */ /* 0x000fca00078e00ff */ /*2490*/ @!P0 STS.64 [R5+0x10], R6 ; /* 0x0000100605008388 */ /* 0x0001e80000000a00 */ /*24a0*/ @!P0 STS.64 [R5+0x8], R2 ; /* 0x0000080205008388 */ /* 0x0001e80000000a00 */ /*24b0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*24c0*/ @P2 BRA 0x6140 ; /* 0x00003c7000002947 */ /* 0x000fea0003800000 */ /*24d0*/ LDS.64 R8, [0x18] ; /* 0x00001800ff087984 */ /* 0x010e620000000a00 */ /*24e0*/ BSSY B1, 0x2660 ; /* 0x0000017000017945 */ /* 0x000fe60003800000 */ /*24f0*/ LDS.64 R10, [0x20] ; /* 0x00002000ff0a7984 */ /* 0x000ee80000000a00 */ /*2500*/ LDS.64 R6, [0x28] ; /* 0x00002800ff067984 */ /* 0x001e280000000a00 */ /*2510*/ LDS.64 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000f220000000a00 */ /*2520*/ ISETP.GE.AND P0, PT, R2, R8, PT ; /* 0x000000080200720c */ /* 0x002fe20003f06270 */ /*2530*/ IMAD.MOV.U32 R28, RZ, RZ, R9 ; /* 0x000000ffff1c7224 */ /* 0x000fc400078e0009 */ /*2540*/ IMAD.MOV.U32 R29, RZ, RZ, R8 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e0008 */ /*2550*/ IMAD.MOV.U32 R27, RZ, RZ, R10 ; /* 0x000000ffff1b7224 */ /* 0x008fe400078e000a */ /*2560*/ IMAD.MOV.U32 R26, RZ, RZ, R11 ; /* 0x000000ffff1a7224 */ /* 0x000fcc00078e000b */ /*2570*/ @!P0 BRA 0x2650 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2580*/ ISETP.GE.AND P3, PT, R8, R2, PT ; /* 0x000000020800720c */ /* 0x011fe20003f66270 */ /*2590*/ IMAD.MOV.U32 R27, RZ, RZ, R13 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e000d */ /*25a0*/ IMAD.MOV.U32 R26, RZ, RZ, R0 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e0000 */ /*25b0*/ IMAD.MOV.U32 R28, RZ, RZ, R3 ; /* 0x000000ffff1c7224 */ /* 0x000fe400078e0003 */ /*25c0*/ IMAD.MOV.U32 R29, RZ, RZ, R2 ; /* 0x000000ffff1d7224 */ /* 0x000fcc00078e0002 */ /*25d0*/ @P3 ISETP.LT.U32.AND P1, PT, R13.reuse, R10.reuse, PT ; /* 0x0000000a0d00320c */ /* 0x0c0fe40003f21070 */ /*25e0*/ @P3 ISETP.GE.U32.AND P0, PT, R13.reuse, R10.reuse, PT ; /* 0x0000000a0d00320c */ /* 0x0c0fe40003f06070 */ /*25f0*/ @P3 ISETP.LT.AND.EX P1, PT, R0.reuse, R11.reuse, PT, P1 ; /* 0x0000000b0000320c */ /* 0x0c0fe40003f21310 */ /*2600*/ @P3 ISETP.GE.AND.EX P0, PT, R0.reuse, R11.reuse, PT, P0 ; /* 0x0000000b0000320c */ /* 0x0c0fe40003f06300 */ /*2610*/ @P3 SEL R27, R13, R10, P1 ; /* 0x0000000a0d1b3207 */ /* 0x000fe40000800000 */ /*2620*/ @P3 SEL R26, R0, R11, P1 ; /* 0x0000000b001a3207 */ /* 0x000fc40000800000 */ /*2630*/ @P3 SEL R28, R3, R9, !P0 ; /* 0x00000009031c3207 */ /* 0x000fe40004000000 */ /*2640*/ @P3 SEL R29, R2, R8, !P0 ; /* 0x00000008021d3207 */ /* 0x000fe40004000000 */ /*2650*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x011fea0003800000 */ /*2660*/ LDS.64 R24, [0x38] ; /* 0x00003800ff187984 */ /* 0x000e220000000a00 */ /*2670*/ ISETP.GE.AND P0, PT, R29, R6, PT ; /* 0x000000061d00720c */ /* 0x000fe20003f06270 */ /*2680*/ BSSY B1, 0x2850 ; /* 0x000001c000017945 */ /* 0x000fe20003800000 */ /*2690*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x004fe200078e0007 */ /*26a0*/ LDS.64 R22, [0x40] ; /* 0x00004000ff167984 */ /* 0x000e620000000a00 */ /*26b0*/ IMAD.MOV.U32 R31, RZ, RZ, R6 ; /* 0x000000ffff1f7224 */ /* 0x000fe400078e0006 */ /*26c0*/ IMAD.MOV.U32 R33, RZ, RZ, R4 ; /* 0x000000ffff217224 */ /* 0x000fe200078e0004 */ /*26d0*/ LDS.64 R20, [0x48] ; /* 0x00004800ff147984 */ /* 0x000ea20000000a00 */ /*26e0*/ IMAD.MOV.U32 R30, RZ, RZ, R5 ; /* 0x000000ffff1e7224 */ /* 0x000fc600078e0005 */ /*26f0*/ LDS.64 R18, [0x50] ; /* 0x00005000ff127984 */ /* 0x000ee80000000a00 */ /*2700*/ LDS.64 R16, [0x58] ; /* 0x00005800ff107984 */ /* 0x000f280000000a00 */ /*2710*/ LDS.64 R14, [0x60] ; /* 0x00006000ff0e7984 */ /* 0x000e280000000a00 */ /*2720*/ LDS.64 R12, [0x68] ; /* 0x00006800ff0c7984 */ /* 0x000e280000000a00 */ /*2730*/ LDS.64 R2, [0x70] ; /* 0x00007000ff027984 */ /* 0x000e280000000a00 */ /*2740*/ LDS.64 R8, [0x78] ; /* 0x00007800ff087984 */ /* 0x000e280000000a00 */ /*2750*/ LDS.64 R10, [0x80] ; /* 0x00008000ff0a7984 */ /* 0x000e220000000a00 */ /*2760*/ @!P0 BRA 0x2840 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2770*/ ISETP.GE.AND P3, PT, R6, R29, PT ; /* 0x0000001d0600720c */ /* 0x000fe20003f66270 */ /*2780*/ IMAD.MOV.U32 R33, RZ, RZ, R27 ; /* 0x000000ffff217224 */ /* 0x000fc400078e001b */ /*2790*/ IMAD.MOV.U32 R30, RZ, RZ, R26 ; /* 0x000000ffff1e7224 */ /* 0x000fe400078e001a */ /*27a0*/ IMAD.MOV.U32 R0, RZ, RZ, R28 ; /* 0x000000ffff007224 */ /* 0x000fe400078e001c */ /*27b0*/ IMAD.MOV.U32 R31, RZ, RZ, R29 ; /* 0x000000ffff1f7224 */ /* 0x000fcc00078e001d */ /*27c0*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R4.reuse, PT ; /* 0x000000041b00320c */ /* 0x0c0fe40003f21070 */ /*27d0*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R4.reuse, PT ; /* 0x000000041b00320c */ /* 0x0c0fe40003f06070 */ /*27e0*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R5.reuse, PT, P1 ; /* 0x000000051a00320c */ /* 0x0c0fe40003f21310 */ /*27f0*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R5.reuse, PT, P0 ; /* 0x000000051a00320c */ /* 0x0c0fe40003f06300 */ /*2800*/ @P3 SEL R33, R27, R4, P1 ; /* 0x000000041b213207 */ /* 0x000fe40000800000 */ /*2810*/ @P3 SEL R30, R26, R5, P1 ; /* 0x000000051a1e3207 */ /* 0x000fc40000800000 */ /*2820*/ @P3 SEL R0, R28, R7, !P0 ; /* 0x000000071c003207 */ /* 0x000fe40004000000 */ /*2830*/ @P3 SEL R31, R29, R6, !P0 ; /* 0x000000061d1f3207 */ /* 0x000fe40004000000 */ /*2840*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2850*/ ISETP.GE.AND P0, PT, R31, R24, PT ; /* 0x000000181f00720c */ /* 0x001fe20003f06270 */ /*2860*/ BSSY B1, 0x29a0 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2870*/ IMAD.MOV.U32 R4, RZ, RZ, R25 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0019 */ /*2880*/ IMAD.MOV.U32 R5, RZ, RZ, R24 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0018 */ /*2890*/ IMAD.MOV.U32 R27, RZ, RZ, R22 ; /* 0x000000ffff1b7224 */ /* 0x002fe400078e0016 */ /*28a0*/ IMAD.MOV.U32 R26, RZ, RZ, R23 ; /* 0x000000ffff1a7224 */ /* 0x000fca00078e0017 */ /*28b0*/ @!P0 BRA 0x2990 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*28c0*/ ISETP.GE.AND P3, PT, R24, R31, PT ; /* 0x0000001f1800720c */ /* 0x000fe20003f66270 */ /*28d0*/ IMAD.MOV.U32 R27, RZ, RZ, R33 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0021 */ /*28e0*/ IMAD.MOV.U32 R26, RZ, RZ, R30 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e001e */ /*28f0*/ IMAD.MOV.U32 R4, RZ, RZ, R0 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0000 */ /*2900*/ IMAD.MOV.U32 R5, RZ, RZ, R31 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e001f */ /*2910*/ @P3 ISETP.LT.U32.AND P1, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f21070 */ /*2920*/ @P3 ISETP.GE.U32.AND P0, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f06070 */ /*2930*/ @P3 ISETP.LT.AND.EX P1, PT, R30.reuse, R23.reuse, PT, P1 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f21310 */ /*2940*/ @P3 ISETP.GE.AND.EX P0, PT, R30.reuse, R23.reuse, PT, P0 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f06300 */ /*2950*/ @P3 SEL R27, R33, R22, P1 ; /* 0x00000016211b3207 */ /* 0x000fe40000800000 */ /*2960*/ @P3 SEL R26, R30, R23, P1 ; /* 0x000000171e1a3207 */ /* 0x000fc40000800000 */ /*2970*/ @P3 SEL R4, R0, R25, !P0 ; /* 0x0000001900043207 */ /* 0x000fe40004000000 */ /*2980*/ @P3 SEL R5, R31, R24, !P0 ; /* 0x000000181f053207 */ /* 0x000fe40004000000 */ /*2990*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*29a0*/ ISETP.GE.AND P0, PT, R5, R20, PT ; /* 0x000000140500720c */ /* 0x004fe20003f06270 */ /*29b0*/ BSSY B1, 0x2af0 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*29c0*/ IMAD.MOV.U32 R0, RZ, RZ, R21 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0015 */ /*29d0*/ IMAD.MOV.U32 R7, RZ, RZ, R20 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0014 */ /*29e0*/ IMAD.MOV.U32 R23, RZ, RZ, R18 ; /* 0x000000ffff177224 */ /* 0x008fe400078e0012 */ /*29f0*/ IMAD.MOV.U32 R6, RZ, RZ, R19 ; /* 0x000000ffff067224 */ /* 0x000fca00078e0013 */ /*2a00*/ @!P0 BRA 0x2ae0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2a10*/ ISETP.GE.AND P3, PT, R20, R5, PT ; /* 0x000000051400720c */ /* 0x000fe20003f66270 */ /*2a20*/ IMAD.MOV.U32 R23, RZ, RZ, R27 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001b */ /*2a30*/ IMAD.MOV.U32 R6, RZ, RZ, R26 ; /* 0x000000ffff067224 */ /* 0x000fe400078e001a */ /*2a40*/ IMAD.MOV.U32 R0, RZ, RZ, R4 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0004 */ /*2a50*/ IMAD.MOV.U32 R7, RZ, RZ, R5 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0005 */ /*2a60*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f21070 */ /*2a70*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f06070 */ /*2a80*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R19.reuse, PT, P1 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f21310 */ /*2a90*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R19.reuse, PT, P0 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f06300 */ /*2aa0*/ @P3 SEL R23, R27, R18, P1 ; /* 0x000000121b173207 */ /* 0x000fe40000800000 */ /*2ab0*/ @P3 SEL R6, R26, R19, P1 ; /* 0x000000131a063207 */ /* 0x000fc40000800000 */ /*2ac0*/ @P3 SEL R0, R4, R21, !P0 ; /* 0x0000001504003207 */ /* 0x000fe40004000000 */ /*2ad0*/ @P3 SEL R7, R5, R20, !P0 ; /* 0x0000001405073207 */ /* 0x000fe40004000000 */ /*2ae0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2af0*/ ISETP.GE.AND P0, PT, R7, R16, PT ; /* 0x000000100700720c */ /* 0x010fe20003f06270 */ /*2b00*/ BSSY B1, 0x2c40 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2b10*/ IMAD.MOV.U32 R4, RZ, RZ, R17 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0011 */ /*2b20*/ IMAD.MOV.U32 R5, RZ, RZ, R16 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0010 */ /*2b30*/ IMAD.MOV.U32 R19, RZ, RZ, R14 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000e */ /*2b40*/ IMAD.MOV.U32 R18, RZ, RZ, R15 ; /* 0x000000ffff127224 */ /* 0x000fca00078e000f */ /*2b50*/ @!P0 BRA 0x2c30 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2b60*/ ISETP.GE.AND P3, PT, R16, R7.reuse, PT ; /* 0x000000071000720c */ /* 0x080fe20003f66270 */ /*2b70*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe200078e0017 */ /*2b80*/ MOV R5, R7 ; /* 0x0000000700057202 */ /* 0x000fe20000000f00 */ /*2b90*/ IMAD.MOV.U32 R18, RZ, RZ, R6 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0006 */ /*2ba0*/ IMAD.MOV.U32 R4, RZ, RZ, R0 ; /* 0x000000ffff047224 */ /* 0x000fd000078e0000 */ /*2bb0*/ @P3 ISETP.LT.U32.AND P1, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f21070 */ /*2bc0*/ @P3 ISETP.GE.U32.AND P0, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f06070 */ /*2bd0*/ @P3 ISETP.LT.AND.EX P1, PT, R6.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0600320c */ /* 0x0c0fe40003f21310 */ /*2be0*/ @P3 ISETP.GE.AND.EX P0, PT, R6.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0600320c */ /* 0x0c0fe40003f06300 */ /*2bf0*/ @P3 SEL R19, R23, R14, P1 ; /* 0x0000000e17133207 */ /* 0x000fe40000800000 */ /*2c00*/ @P3 SEL R18, R6, R15, P1 ; /* 0x0000000f06123207 */ /* 0x000fc40000800000 */ /*2c10*/ @P3 SEL R4, R0, R17, !P0 ; /* 0x0000001100043207 */ /* 0x000fe40004000000 */ /*2c20*/ @P3 SEL R5, R7, R16, !P0 ; /* 0x0000001007053207 */ /* 0x000fe40004000000 */ /*2c30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2c40*/ ISETP.GE.AND P0, PT, R5, R12, PT ; /* 0x0000000c0500720c */ /* 0x000fe20003f06270 */ /*2c50*/ BSSY B1, 0x2d90 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2c60*/ IMAD.MOV.U32 R6, RZ, RZ, R13 ; /* 0x000000ffff067224 */ /* 0x000fe400078e000d */ /*2c70*/ IMAD.MOV.U32 R7, RZ, RZ, R12 ; /* 0x000000ffff077224 */ /* 0x000fe400078e000c */ /*2c80*/ IMAD.MOV.U32 R15, RZ, RZ, R2 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0002 */ /*2c90*/ IMAD.MOV.U32 R14, RZ, RZ, R3 ; /* 0x000000ffff0e7224 */ /* 0x000fca00078e0003 */ /*2ca0*/ @!P0 BRA 0x2d80 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2cb0*/ ISETP.GE.AND P3, PT, R12, R5, PT ; /* 0x000000050c00720c */ /* 0x000fe20003f66270 */ /*2cc0*/ IMAD.MOV.U32 R15, RZ, RZ, R19 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0013 */ /*2cd0*/ IMAD.MOV.U32 R14, RZ, RZ, R18 ; /* 0x000000ffff0e7224 */ /* 0x000fe400078e0012 */ /*2ce0*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0004 */ /*2cf0*/ IMAD.MOV.U32 R7, RZ, RZ, R5 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0005 */ /*2d00*/ @P3 ISETP.LT.U32.AND P1, PT, R19.reuse, R2.reuse, PT ; /* 0x000000021300320c */ /* 0x0c0fe40003f21070 */ /*2d10*/ @P3 ISETP.GE.U32.AND P0, PT, R19.reuse, R2.reuse, PT ; /* 0x000000021300320c */ /* 0x0c0fe40003f06070 */ /*2d20*/ @P3 ISETP.LT.AND.EX P1, PT, R18.reuse, R3.reuse, PT, P1 ; /* 0x000000031200320c */ /* 0x0c0fe40003f21310 */ /*2d30*/ @P3 ISETP.GE.AND.EX P0, PT, R18.reuse, R3.reuse, PT, P0 ; /* 0x000000031200320c */ /* 0x0c0fe40003f06300 */ /*2d40*/ @P3 SEL R15, R19, R2, P1 ; /* 0x00000002130f3207 */ /* 0x000fe40000800000 */ /*2d50*/ @P3 SEL R14, R18, R3, P1 ; /* 0x00000003120e3207 */ /* 0x000fc40000800000 */ /*2d60*/ @P3 SEL R6, R4, R13, !P0 ; /* 0x0000000d04063207 */ /* 0x000fe40004000000 */ /*2d70*/ @P3 SEL R7, R5, R12, !P0 ; /* 0x0000000c05073207 */ /* 0x000fe40004000000 */ /*2d80*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2d90*/ ISETP.GE.AND P0, PT, R7, R8, PT ; /* 0x000000080700720c */ /* 0x000fe20003f06270 */ /*2da0*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000a */ /*2db0*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000b */ /*2dc0*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0008 */ /*2dd0*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0009 */ /*2de0*/ @!P0 BRA 0x6140 ; /* 0x0000335000008947 */ /* 0x000fea0003800000 */ /*2df0*/ ISETP.GE.AND P0, PT, R8, R7, PT ; /* 0x000000070800720c */ /* 0x000fe20003f06270 */ /*2e00*/ IMAD.MOV.U32 R13, RZ, RZ, R15 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000f */ /*2e10*/ IMAD.MOV.U32 R0, RZ, RZ, R14 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000e */ /*2e20*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*2e30*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0006 */ /*2e40*/ @!P0 BRA 0x6140 ; /* 0x000032f000008947 */ /* 0x000fea0003800000 */ /*2e50*/ ISETP.LT.U32.AND P1, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00720c */ /* 0x0c0fe40003f21070 */ /*2e60*/ ISETP.GE.U32.AND P0, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00720c */ /* 0x0c0fe40003f06070 */ /*2e70*/ ISETP.LT.AND.EX P1, PT, R14.reuse, R11.reuse, PT, P1 ; /* 0x0000000b0e00720c */ /* 0x0c0fe40003f21310 */ /*2e80*/ ISETP.GE.AND.EX P0, PT, R14.reuse, R11.reuse, PT, P0 ; /* 0x0000000b0e00720c */ /* 0x0c0fe40003f06300 */ /*2e90*/ SEL R13, R15, R10, P1 ; /* 0x0000000a0f0d7207 */ /* 0x000fe40000800000 */ /*2ea0*/ SEL R0, R14, R11, P1 ; /* 0x0000000b0e007207 */ /* 0x000fc40000800000 */ /*2eb0*/ SEL R3, R6, R9, !P0 ; /* 0x0000000906037207 */ /* 0x000fe40004000000 */ /*2ec0*/ SEL R2, R7, R8, !P0 ; /* 0x0000000807027207 */ /* 0x000fe20004000000 */ /*2ed0*/ BRA 0x6140 ; /* 0x0000326000007947 */ /* 0x000fea0003800000 */ /*2ee0*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000e220000002100 */ /*2ef0*/ IADD3 R5, -R7, c[0x0][0x178], RZ ; /* 0x00005e0007057a10 */ /* 0x000fe20007ffe1ff */ /*2f00*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fc6000001ff00 */ /*2f10*/ ISETP.GE.AND P0, PT, R4, R5, PT ; /* 0x000000050400720c */ /* 0x001fda0003f06270 */ /*2f20*/ @!P0 IMAD.IADD R6, R7, 0x1, R4 ; /* 0x0000000107068824 */ /* 0x000fe400078e0204 */ /*2f30*/ @!P0 IMAD.MOV.U32 R11, RZ, RZ, 0x8 ; /* 0x00000008ff0b8424 */ /* 0x000fc800078e00ff */ /*2f40*/ @!P0 IMAD.WIDE R10, R6, R11, c[0x0][0x160] ; /* 0x00005800060a8625 */ /* 0x000fca00078e020b */ /*2f50*/ @!P0 LDG.E R2, [R10.64] ; /* 0x0000000a0a028981 */ /* 0x000168000c1e1900 */ /*2f60*/ @!P0 LDG.E R3, [R10.64+0x4] ; /* 0x0000040a0a038981 */ /* 0x000162000c1e1900 */ /*2f70*/ IMAD.MOV.U32 R8, RZ, RZ, R4 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0004 */ /*2f80*/ @!P0 IADD3 R8, R4, 0x100, RZ ; /* 0x0000010004088810 */ /* 0x000fe20007ffe0ff */ /*2f90*/ IMAD.MOV.U32 R13, RZ, RZ, RZ ; /* 0x000000ffff0d7224 */ /* 0x000fe200078e00ff */ /*2fa0*/ @!P0 IADD3 R13, P2, R6, c[0x0][0x168], RZ ; /* 0x00005a00060d8a10 */ /* 0x000fe20007f5e0ff */ /*2fb0*/ BSSY B1, 0x3a40 ; /* 0x00000a8000017945 */ /* 0x000fe20003800000 */ /*2fc0*/ ISETP.GE.AND P1, PT, R8, R5, PT ; /* 0x000000050800720c */ /* 0x000fe20003f26270 */ /*2fd0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fe200078e00ff */ /*2fe0*/ @!P0 LEA.HI.X.SX32 R0, R6, c[0x0][0x16c], 0x1, P2 ; /* 0x00005b0006008a11 */ /* 0x000fd600010f0eff */ /*2ff0*/ @P1 BRA 0x3a30 ; /* 0x00000a3000001947 */ /* 0x000fea0003800000 */ /*3000*/ LOP3.LUT R6, RZ, R8, RZ, 0x33, !PT ; /* 0x00000008ff067212 */ /* 0x001fe200078e33ff */ /*3010*/ BSSY B2, 0x3320 ; /* 0x0000030000027945 */ /* 0x000fe60003800000 */ /*3020*/ IADD3 R15, -R7, c[0x0][0x178], R6 ; /* 0x00005e00070f7a10 */ /* 0x000fc80007ffe106 */ /*3030*/ LEA.HI R6, R15, 0x1, RZ, 0x18 ; /* 0x000000010f067811 */ /* 0x000fc800078fc0ff */ /*3040*/ LOP3.LUT P0, R6, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306067812 */ /* 0x000fda000780c0ff */ /*3050*/ @!P0 BRA 0x3310 ; /* 0x000002b000008947 */ /* 0x000fea0003800000 */ /*3060*/ IMAD.IADD R9, R7, 0x1, R8 ; /* 0x0000000107097824 */ /* 0x000fe400078e0208 */ /*3070*/ IMAD.MOV.U32 R10, RZ, RZ, 0x8 ; /* 0x00000008ff0a7424 */ /* 0x000fc600078e00ff */ /*3080*/ IADD3 R12, P1, R9.reuse, c[0x0][0x168], RZ ; /* 0x00005a00090c7a10 */ /* 0x040fe20007f3e0ff */ /*3090*/ IMAD.WIDE R10, R9, R10, c[0x0][0x160] ; /* 0x00005800090a7625 */ /* 0x000fc600078e020a */ /*30a0*/ LEA.HI.X.SX32 R9, R9, c[0x0][0x16c], 0x1, P1 ; /* 0x00005b0009097a11 */ /* 0x000fe400008f0eff */ /*30b0*/ IADD3 R14, P0, R10, 0x4, RZ ; /* 0x000000040a0e7810 */ /* 0x000fca0007f1e0ff */ /*30c0*/ IMAD.X R11, RZ, RZ, R11, P0 ; /* 0x000000ffff0b7224 */ /* 0x000fe400000e060b */ /*30d0*/ IMAD.MOV.U32 R10, RZ, RZ, R14 ; /* 0x000000ffff0a7224 */ /* 0x000fca00078e000e */ /*30e0*/ LDG.E R17, [R10.64+-0x4] ; /* 0xfffffc0a0a117981 */ /* 0x000ea8000c1e1900 */ /*30f0*/ LDG.E R16, [R10.64] ; /* 0x0000000a0a107981 */ /* 0x000ee2000c1e1900 */ /*3100*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe20007ffe0ff */ /*3110*/ BSSY B3, 0x32c0 ; /* 0x000001a000037945 */ /* 0x000fe20003800000 */ /*3120*/ IMAD.MOV.U32 R19, RZ, RZ, R3 ; /* 0x000000ffff137224 */ /* 0x020fe200078e0003 */ /*3130*/ IADD3 R14, P3, R10, 0x800, RZ ; /* 0x000008000a0e7810 */ /* 0x000fe20007f7e0ff */ /*3140*/ IMAD.MOV.U32 R20, RZ, RZ, R2 ; /* 0x000000ffff147224 */ /* 0x000fe200078e0002 */ /*3150*/ ISETP.NE.AND P2, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f45270 */ /*3160*/ IMAD.MOV.U32 R21, RZ, RZ, R13 ; /* 0x000000ffff157224 */ /* 0x000fc400078e000d */ /*3170*/ IMAD.MOV.U32 R18, RZ, RZ, R0 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0000 */ /*3180*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000c */ /*3190*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0009 */ /*31a0*/ ISETP.GE.AND P0, PT, R2, R17, PT ; /* 0x000000110200720c */ /* 0x004fe20003f06270 */ /*31b0*/ IMAD.MOV.U32 R2, RZ, RZ, R17 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0011 */ /*31c0*/ IMAD.MOV.U32 R3, RZ, RZ, R16 ; /* 0x000000ffff037224 */ /* 0x008fd400078e0010 */ /*31d0*/ @!P0 BRA 0x32b0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*31e0*/ ISETP.GE.AND P4, PT, R17, R20, PT ; /* 0x000000141100720c */ /* 0x000fe20003f86270 */ /*31f0*/ IMAD.MOV.U32 R13, RZ, RZ, R21 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0015 */ /*3200*/ IMAD.MOV.U32 R0, RZ, RZ, R18 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0012 */ /*3210*/ IMAD.MOV.U32 R3, RZ, RZ, R19 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0013 */ /*3220*/ IMAD.MOV.U32 R2, RZ, RZ, R20 ; /* 0x000000ffff027224 */ /* 0x000fcc00078e0014 */ /*3230*/ @P4 ISETP.LT.U32.AND P1, PT, R21.reuse, R12.reuse, PT ; /* 0x0000000c1500420c */ /* 0x0c0fe40003f21070 */ /*3240*/ @P4 ISETP.GE.U32.AND P0, PT, R21.reuse, R12.reuse, PT ; /* 0x0000000c1500420c */ /* 0x0c0fe40003f06070 */ /*3250*/ @P4 ISETP.LT.AND.EX P1, PT, R18.reuse, R9.reuse, PT, P1 ; /* 0x000000091200420c */ /* 0x0c0fe40003f21310 */ /*3260*/ @P4 ISETP.GE.AND.EX P0, PT, R18.reuse, R9.reuse, PT, P0 ; /* 0x000000091200420c */ /* 0x0c0fe40003f06300 */ /*3270*/ @P4 SEL R13, R21, R12, P1 ; /* 0x0000000c150d4207 */ /* 0x000fe40000800000 */ /*3280*/ @P4 SEL R0, R18, R9, P1 ; /* 0x0000000912004207 */ /* 0x000fc40000800000 */ /*3290*/ @P4 SEL R3, R19, R16, !P0 ; /* 0x0000001013034207 */ /* 0x000fe40004000000 */ /*32a0*/ @P4 SEL R2, R20, R17, !P0 ; /* 0x0000001114024207 */ /* 0x000fe40004000000 */ /*32b0*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*32c0*/ IADD3 R12, P0, R12, 0x100, RZ ; /* 0x000001000c0c7810 */ /* 0x000fe20007f1e0ff */ /*32d0*/ IMAD.X R11, RZ, RZ, R11, P3 ; /* 0x000000ffff0b7224 */ /* 0x000fe200018e060b */ /*32e0*/ IADD3 R8, R8, 0x100, RZ ; /* 0x0000010008087810 */ /* 0x000fc60007ffe0ff */ /*32f0*/ IMAD.X R9, RZ, RZ, R9, P0 ; /* 0x000000ffff097224 */ /* 0x000fe200000e0609 */ /*3300*/ @P2 BRA 0x30d0 ; /* 0xfffffdc000002947 */ /* 0x000fea000383ffff */ /*3310*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3320*/ ISETP.GE.U32.AND P0, PT, R15, 0x300, PT ; /* 0x000003000f00780c */ /* 0x000fda0003f06070 */ /*3330*/ @!P0 BRA 0x3a30 ; /* 0x000006f000008947 */ /* 0x000fea0003800000 */ /*3340*/ IMAD.IADD R7, R7, 0x1, R8 ; /* 0x0000000107077824 */ /* 0x000fe400078e0208 */ /*3350*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc600078e00ff */ /*3360*/ IADD3 R10, R7.reuse, 0x100, RZ ; /* 0x00000100070a7810 */ /* 0x040fe20007ffe0ff */ /*3370*/ IMAD.WIDE R6, R7, R6, c[0x0][0x160] ; /* 0x0000580007067625 */ /* 0x000fc600078e0206 */ /*3380*/ IADD3 R9, P0, R10, c[0x0][0x168], RZ ; /* 0x00005a000a097a10 */ /* 0x000fc80007f1e0ff */ /*3390*/ LEA.HI.X.SX32 R10, R10, c[0x0][0x16c], 0x1, P0 ; /* 0x00005b000a0a7a11 */ /* 0x000fe400000f0eff */ /*33a0*/ LDG.E R19, [R6.64] ; /* 0x0000000a06137981 */ /* 0x000ea8000c1e1900 */ /*33b0*/ LDG.E R18, [R6.64+0x4] ; /* 0x0000040a06127981 */ /* 0x000ee8000c1e1900 */ /*33c0*/ LDG.E R21, [R6.64+0x800] ; /* 0x0008000a06157981 */ /* 0x020168000c1e1900 */ /*33d0*/ LDG.E R22, [R6.64+0x804] ; /* 0x0008040a06167981 */ /* 0x000168000c1e1900 */ /*33e0*/ LDG.E R25, [R6.64+0x1000] ; /* 0x0010000a06197981 */ /* 0x000168000c1e1900 */ /*33f0*/ LDG.E R23, [R6.64+0x1004] ; /* 0x0010040a06177981 */ /* 0x000168000c1e1900 */ /*3400*/ LDG.E R27, [R6.64+0x1800] ; /* 0x0018000a061b7981 */ /* 0x000168000c1e1900 */ /*3410*/ LDG.E R24, [R6.64+0x1804] ; /* 0x0018040a06187981 */ /* 0x000162000c1e1900 */ /*3420*/ IADD3 R16, P1, R9, -0x100, RZ ; /* 0xffffff0009107810 */ /* 0x000fe20007f3e0ff */ /*3430*/ BSSY B2, 0x3590 ; /* 0x0000015000027945 */ /* 0x000fe60003800000 */ /*3440*/ IADD3.X R17, R10, -0x1, RZ, P1, !PT ; /* 0xffffffff0a117810 */ /* 0x000fe20000ffe4ff */ /*3450*/ IMAD.MOV.U32 R14, RZ, RZ, R16 ; /* 0x000000ffff0e7224 */ /* 0x000fc800078e0010 */ /*3460*/ IMAD.MOV.U32 R15, RZ, RZ, R17 ; /* 0x000000ffff0f7224 */ /* 0x000fe200078e0011 */ /*3470*/ ISETP.GE.AND P0, PT, R2, R19, PT ; /* 0x000000130200720c */ /* 0x004fe20003f06270 */ /*3480*/ IMAD.MOV.U32 R12, RZ, RZ, R19 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e0013 */ /*3490*/ IMAD.MOV.U32 R11, RZ, RZ, R18 ; /* 0x000000ffff0b7224 */ /* 0x008fd400078e0012 */ /*34a0*/ @!P0 BRA 0x3580 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*34b0*/ ISETP.GE.AND P2, PT, R19, R2, PT ; /* 0x000000021300720c */ /* 0x001fe20003f46270 */ /*34c0*/ IMAD.MOV.U32 R14, RZ, RZ, R13 ; /* 0x000000ffff0e7224 */ /* 0x000fe400078e000d */ /*34d0*/ IMAD.MOV.U32 R15, RZ, RZ, R0 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0000 */ /*34e0*/ IMAD.MOV.U32 R11, RZ, RZ, R3 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0003 */ /*34f0*/ IMAD.MOV.U32 R12, RZ, RZ, R2 ; /* 0x000000ffff0c7224 */ /* 0x000fcc00078e0002 */ /*3500*/ @P2 ISETP.LT.U32.AND P1, PT, R13.reuse, R16.reuse, PT ; /* 0x000000100d00220c */ /* 0x0c0fe40003f21070 */ /*3510*/ @P2 ISETP.GE.U32.AND P0, PT, R13.reuse, R16.reuse, PT ; /* 0x000000100d00220c */ /* 0x0c0fe40003f06070 */ /*3520*/ @P2 ISETP.LT.AND.EX P1, PT, R0.reuse, R17.reuse, PT, P1 ; /* 0x000000110000220c */ /* 0x0c0fe40003f21310 */ /*3530*/ @P2 ISETP.GE.AND.EX P0, PT, R0.reuse, R17.reuse, PT, P0 ; /* 0x000000110000220c */ /* 0x0c0fe40003f06300 */ /*3540*/ @P2 SEL R14, R13, R16, P1 ; /* 0x000000100d0e2207 */ /* 0x000fe40000800000 */ /*3550*/ @P2 SEL R15, R0, R17, P1 ; /* 0x00000011000f2207 */ /* 0x000fc40000800000 */ /*3560*/ @P2 SEL R11, R3, R18, !P0 ; /* 0x00000012030b2207 */ /* 0x000fe40004000000 */ /*3570*/ @P2 SEL R12, R2, R19, !P0 ; /* 0x00000013020c2207 */ /* 0x000fe40004000000 */ /*3580*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x001fea0003800000 */ /*3590*/ ISETP.GE.AND P0, PT, R12, R21, PT ; /* 0x000000150c00720c */ /* 0x020fe20003f06270 */ /*35a0*/ BSSY B2, 0x36f0 ; /* 0x0000014000027945 */ /* 0x000fe20003800000 */ /*35b0*/ IADD3 R3, P2, R9, 0x100, RZ ; /* 0x0000010009037810 */ /* 0x000fe20007f5e0ff */ /*35c0*/ IMAD.MOV.U32 R18, RZ, RZ, R9 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0009 */ /*35d0*/ IMAD.MOV.U32 R20, RZ, RZ, R10 ; /* 0x000000ffff147224 */ /* 0x000fe400078e000a */ /*35e0*/ IMAD.MOV.U32 R2, RZ, RZ, R21 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0015 */ /*35f0*/ IMAD.MOV.U32 R0, RZ, RZ, R22 ; /* 0x000000ffff007224 */ /* 0x000fc800078e0016 */ /*3600*/ @!P0 BRA 0x36e0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*3610*/ ISETP.GE.AND P3, PT, R21, R12, PT ; /* 0x0000000c1500720c */ /* 0x000fe20003f66270 */ /*3620*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000b */ /*3630*/ IMAD.MOV.U32 R2, RZ, RZ, R12 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000c */ /*3640*/ IMAD.MOV.U32 R18, RZ, RZ, R14 ; /* 0x000000ffff127224 */ /* 0x000fe400078e000e */ /*3650*/ IMAD.MOV.U32 R20, RZ, RZ, R15 ; /* 0x000000ffff147224 */ /* 0x000fcc00078e000f */ /*3660*/ @P3 ISETP.GE.U32.AND P0, PT, R14.reuse, R9.reuse, PT ; /* 0x000000090e00320c */ /* 0x0c0fe40003f06070 */ /*3670*/ @P3 ISETP.LT.U32.AND P1, PT, R14, R9, PT ; /* 0x000000090e00320c */ /* 0x000fe40003f21070 */ /*3680*/ @P3 ISETP.GE.AND.EX P0, PT, R15.reuse, R10.reuse, PT, P0 ; /* 0x0000000a0f00320c */ /* 0x0c0fe40003f06300 */ /*3690*/ @P3 ISETP.LT.AND.EX P1, PT, R15, R10, PT, P1 ; /* 0x0000000a0f00320c */ /* 0x000fe40003f21310 */ /*36a0*/ @P3 SEL R0, R11, R22, !P0 ; /* 0x000000160b003207 */ /* 0x000fe40004000000 */ /*36b0*/ @P3 SEL R2, R12, R21, !P0 ; /* 0x000000150c023207 */ /* 0x000fc40004000000 */ /*36c0*/ @P3 SEL R18, R14, R9, P1 ; /* 0x000000090e123207 */ /* 0x000fe40000800000 */ /*36d0*/ @P3 SEL R20, R15, R10, P1 ; /* 0x0000000a0f143207 */ /* 0x000fe40000800000 */ /*36e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*36f0*/ ISETP.GE.AND P0, PT, R2, R25, PT ; /* 0x000000190200720c */ /* 0x000fe20003f06270 */ /*3700*/ IMAD.X R13, RZ, RZ, R10, P2 ; /* 0x000000ffff0d7224 */ /* 0x000fe200010e060a */ /*3710*/ BSSY B2, 0x3860 ; /* 0x0000014000027945 */ /* 0x000fe20003800000 */ /*3720*/ IADD3 R14, P3, R9, 0x200, RZ ; /* 0x00000200090e7810 */ /* 0x000fe20007f7e0ff */ /*3730*/ IMAD.MOV.U32 R17, RZ, RZ, R3 ; /* 0x000000ffff117224 */ /* 0x000fe400078e0003 */ /*3740*/ IMAD.MOV.U32 R16, RZ, RZ, R13 ; /* 0x000000ffff107224 */ /* 0x000fe400078e000d */ /*3750*/ IMAD.MOV.U32 R12, RZ, RZ, R25 ; /* 0x000000ffff0c7224 */ /* 0x000fc400078e0019 */ /*3760*/ IMAD.MOV.U32 R11, RZ, RZ, R23 ; /* 0x000000ffff0b7224 */ /* 0x000fc600078e0017 */ /*3770*/ @!P0 BRA 0x3850 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*3780*/ ISETP.GE.AND P2, PT, R25, R2, PT ; /* 0x000000021900720c */ /* 0x000fe20003f46270 */ /*3790*/ IMAD.MOV.U32 R17, RZ, RZ, R18 ; /* 0x000000ffff117224 */ /* 0x000fe400078e0012 */ /*37a0*/ IMAD.MOV.U32 R16, RZ, RZ, R20 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0014 */ /*37b0*/ IMAD.MOV.U32 R11, RZ, RZ, R0 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0000 */ /*37c0*/ IMAD.MOV.U32 R12, RZ, RZ, R2 ; /* 0x000000ffff0c7224 */ /* 0x000fcc00078e0002 */ /*37d0*/ @P2 ISETP.LT.U32.AND P1, PT, R18.reuse, R3.reuse, PT ; /* 0x000000031200220c */ /* 0x0c0fe40003f21070 */ /*37e0*/ @P2 ISETP.GE.U32.AND P0, PT, R18, R3, PT ; /* 0x000000031200220c */ /* 0x000fe40003f06070 */ /*37f0*/ @P2 ISETP.LT.AND.EX P1, PT, R20.reuse, R13.reuse, PT, P1 ; /* 0x0000000d1400220c */ /* 0x0c0fe40003f21310 */ /*3800*/ @P2 ISETP.GE.AND.EX P0, PT, R20, R13, PT, P0 ; /* 0x0000000d1400220c */ /* 0x000fe40003f06300 */ /*3810*/ @P2 SEL R17, R18, R3, P1 ; /* 0x0000000312112207 */ /* 0x000fe40000800000 */ /*3820*/ @P2 SEL R16, R20, R13, P1 ; /* 0x0000000d14102207 */ /* 0x000fc40000800000 */ /*3830*/ @P2 SEL R11, R0, R23, !P0 ; /* 0x00000017000b2207 */ /* 0x000fe40004000000 */ /*3840*/ @P2 SEL R12, R2, R25, !P0 ; /* 0x00000019020c2207 */ /* 0x000fe40004000000 */ /*3850*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3860*/ ISETP.GE.AND P0, PT, R12, R27, PT ; /* 0x0000001b0c00720c */ /* 0x000fe20003f06270 */ /*3870*/ IMAD.X R15, RZ, RZ, R10, P3 ; /* 0x000000ffff0f7224 */ /* 0x000fe200018e060a */ /*3880*/ BSSY B2, 0x39c0 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*3890*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000e */ /*38a0*/ IMAD.MOV.U32 R0, RZ, RZ, R15 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000f */ /*38b0*/ IMAD.MOV.U32 R2, RZ, RZ, R27 ; /* 0x000000ffff027224 */ /* 0x000fe400078e001b */ /*38c0*/ IMAD.MOV.U32 R3, RZ, RZ, R24 ; /* 0x000000ffff037224 */ /* 0x000fc800078e0018 */ /*38d0*/ @!P0 BRA 0x39b0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*38e0*/ ISETP.GE.AND P2, PT, R27, R12, PT ; /* 0x0000000c1b00720c */ /* 0x000fe20003f46270 */ /*38f0*/ IMAD.MOV.U32 R13, RZ, RZ, R17 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0011 */ /*3900*/ IMAD.MOV.U32 R0, RZ, RZ, R16 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0010 */ /*3910*/ IMAD.MOV.U32 R3, RZ, RZ, R11 ; /* 0x000000ffff037224 */ /* 0x000fe400078e000b */ /*3920*/ IMAD.MOV.U32 R2, RZ, RZ, R12 ; /* 0x000000ffff027224 */ /* 0x000fcc00078e000c */ /*3930*/ @P2 ISETP.LT.U32.AND P1, PT, R17.reuse, R14.reuse, PT ; /* 0x0000000e1100220c */ /* 0x0c0fe40003f21070 */ /*3940*/ @P2 ISETP.GE.U32.AND P0, PT, R17.reuse, R14.reuse, PT ; /* 0x0000000e1100220c */ /* 0x0c0fe40003f06070 */ /*3950*/ @P2 ISETP.LT.AND.EX P1, PT, R16.reuse, R15.reuse, PT, P1 ; /* 0x0000000f1000220c */ /* 0x0c0fe40003f21310 */ /*3960*/ @P2 ISETP.GE.AND.EX P0, PT, R16.reuse, R15.reuse, PT, P0 ; /* 0x0000000f1000220c */ /* 0x0c0fe40003f06300 */ /*3970*/ @P2 SEL R13, R17, R14, P1 ; /* 0x0000000e110d2207 */ /* 0x000fe40000800000 */ /*3980*/ @P2 SEL R0, R16, R15, P1 ; /* 0x0000000f10002207 */ /* 0x000fc40000800000 */ /*3990*/ @P2 SEL R3, R11, R24, !P0 ; /* 0x000000180b032207 */ /* 0x000fe40004000000 */ /*39a0*/ @P2 SEL R2, R12, R27, !P0 ; /* 0x0000001b0c022207 */ /* 0x000fe40004000000 */ /*39b0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*39c0*/ IADD3 R8, R8, 0x400, RZ ; /* 0x0000040008087810 */ /* 0x000fe40007ffe0ff */ /*39d0*/ IADD3 R6, P1, R6, 0x2000, RZ ; /* 0x0000200006067810 */ /* 0x000fe40007f3e0ff */ /*39e0*/ ISETP.GE.AND P0, PT, R8, R5, PT ; /* 0x000000050800720c */ /* 0x000fe40003f06270 */ /*39f0*/ IADD3 R9, P2, R9, 0x400, RZ ; /* 0x0000040009097810 */ /* 0x000fe20007f5e0ff */ /*3a00*/ IMAD.X R7, RZ, RZ, R7, P1 ; /* 0x000000ffff077224 */ /* 0x000fc600008e0607 */ /*3a10*/ IADD3.X R10, RZ, R10, RZ, P2, !PT ; /* 0x0000000aff0a7210 */ /* 0x000fce00017fe4ff */ /*3a20*/ @!P0 BRA 0x33a0 ; /* 0xfffff97000008947 */ /* 0x000fea000383ffff */ /*3a30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x001fea0003800000 */ /*3a40*/ S2R R7, SR_LANEID ; /* 0x0000000000077919 */ /* 0x000e220000000000 */ /*3a50*/ ISETP.GT.AND P0, PT, R5, 0xff, PT ; /* 0x000000ff0500780c */ /* 0x000fe40003f04270 */ /*3a60*/ SHF.R.S32.HI R9, RZ, 0x1f, R4 ; /* 0x0000001fff097819 */ /* 0x000fc80000011404 */ /*3a70*/ LEA.HI R6, R9, R4, RZ, 0x5 ; /* 0x0000000409067211 */ /* 0x000fc800078f28ff */ /*3a80*/ SHF.R.S32.HI R6, RZ, 0x5, R6 ; /* 0x00000005ff067819 */ /* 0x000fc60000011406 */ /*3a90*/ @P0 BRA 0x4fa0 ; /* 0x0000150000000947 */ /* 0x000fea0003800000 */ /*3aa0*/ IMAD.SHL.U32 R8, R6, 0x20, RZ ; /* 0x0000002006087824 */ /* 0x000fe200078e00ff */ /*3ab0*/ BSSY B1, 0x3c70 ; /* 0x000001b000017945 */ /* 0x000fe80003800000 */ /*3ac0*/ IADD3 R10, R8, 0x20, RZ ; /* 0x00000020080a7810 */ /* 0x000fe40007ffe0ff */ /*3ad0*/ LOP3.LUT R8, RZ, R8, RZ, 0x33, !PT ; /* 0x00000008ff087212 */ /* 0x000fe400078e33ff */ /*3ae0*/ ISETP.GT.AND P0, PT, R10, R5, PT ; /* 0x000000050a00720c */ /* 0x000fc60003f04270 */ /*3af0*/ IMAD.IADD R8, R5, 0x1, R8 ; /* 0x0000000105087824 */ /* 0x000fca00078e0208 */ /*3b00*/ SEL R8, R8, 0x1f, P0 ; /* 0x0000001f08087807 */ /* 0x000fc80000000000 */ /*3b10*/ ISETP.GE.AND P0, PT, R7, R8, PT ; /* 0x000000080700720c */ /* 0x001fe20003f06270 */ /*3b20*/ SHFL.DOWN PT, R9, R2, 0x1, R8 ; /* 0x0820000002097989 */ /* 0x02006800000e0008 */ /*3b30*/ SHFL.DOWN PT, R10, R3, 0x1, R8 ; /* 0x08200000030a7989 */ /* 0x0000a800000e0008 */ /*3b40*/ SHFL.DOWN PT, R12, R13, 0x1, R8 ; /* 0x082000000d0c7989 */ /* 0x0000e800000e0008 */ /*3b50*/ SHFL.DOWN PT, R11, R0, 0x1, R8 ; /* 0x08200000000b7989 */ /* 0x00012200000e0008 */ /*3b60*/ @P0 BRA 0x3c60 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3b70*/ ISETP.GE.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x002fda0003f06270 */ /*3b80*/ @!P0 BRA 0x3c20 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3b90*/ ISETP.GE.U32.AND P0, PT, R13, R12, PT ; /* 0x0000000c0d00720c */ /* 0x008fc80003f06070 */ /*3ba0*/ ISETP.GE.AND.EX P0, PT, R0, R11, PT, P0 ; /* 0x0000000b0000720c */ /* 0x010fc80003f06300 */ /*3bb0*/ ISETP.LT.OR P0, PT, R9, R2, !P0 ; /* 0x000000020900720c */ /* 0x000fda0004701670 */ /*3bc0*/ @P0 BRA 0x3c60 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3bd0*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e000c */ /*3be0*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000b */ /*3bf0*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*3c00*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe200078e000a */ /*3c10*/ BRA 0x3c60 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3c20*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e000c */ /*3c30*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x010fe400078e000b */ /*3c40*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0009 */ /*3c50*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe400078e000a */ /*3c60*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3c70*/ IADD3 R15, R7, 0x2, RZ ; /* 0x00000002070f7810 */ /* 0x000fe20007ffe0ff */ /*3c80*/ SHFL.DOWN PT, R9, R2, 0x2, R8 ; /* 0x0840000002097989 */ /* 0x00222200000e0008 */ /*3c90*/ BSSY B1, 0x3df0 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3ca0*/ ISETP.GT.AND P0, PT, R15, R8, PT ; /* 0x000000080f00720c */ /* 0x000fe20003f04270 */ /*3cb0*/ SHFL.DOWN PT, R10, R3, 0x2, R8 ; /* 0x08400000030a7989 */ /* 0x0042a800000e0008 */ /*3cc0*/ SHFL.DOWN PT, R12, R13, 0x2, R8 ; /* 0x084000000d0c7989 */ /* 0x0082e800000e0008 */ /*3cd0*/ SHFL.DOWN PT, R11, R0, 0x2, R8 ; /* 0x08400000000b7989 */ /* 0x01032800000e0008 */ /*3ce0*/ @P0 BRA 0x3de0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3cf0*/ ISETP.GE.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x001fda0003f06270 */ /*3d00*/ @!P0 BRA 0x3da0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3d10*/ ISETP.GE.U32.AND P0, PT, R13, R12, PT ; /* 0x0000000c0d00720c */ /* 0x008fc80003f06070 */ /*3d20*/ ISETP.GE.AND.EX P0, PT, R0, R11, PT, P0 ; /* 0x0000000b0000720c */ /* 0x010fc80003f06300 */ /*3d30*/ ISETP.LT.OR P0, PT, R9, R2, !P0 ; /* 0x000000020900720c */ /* 0x000fda0004701670 */ /*3d40*/ @P0 BRA 0x3de0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3d50*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e000c */ /*3d60*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000b */ /*3d70*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*3d80*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe200078e000a */ /*3d90*/ BRA 0x3de0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3da0*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x00afe400078e000c */ /*3db0*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x010fe400078e000b */ /*3dc0*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0009 */ /*3dd0*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe400078e000a */ /*3de0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3df0*/ IADD3 R15, R7, 0x4, RZ ; /* 0x00000004070f7810 */ /* 0x000fe20007ffe0ff */ /*3e00*/ SHFL.DOWN PT, R9, R2, 0x4, R8 ; /* 0x0880000002097989 */ /* 0x00106200000e0008 */ /*3e10*/ BSSY B1, 0x3f70 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3e20*/ ISETP.GT.AND P0, PT, R15, R8, PT ; /* 0x000000080f00720c */ /* 0x000fe20003f04270 */ /*3e30*/ SHFL.DOWN PT, R10, R3, 0x4, R8 ; /* 0x08800000030a7989 */ /* 0x0040a800000e0008 */ /*3e40*/ SHFL.DOWN PT, R12, R13, 0x4, R8 ; /* 0x088000000d0c7989 */ /* 0x0080e800000e0008 */ /*3e50*/ SHFL.DOWN PT, R11, R0, 0x4, R8 ; /* 0x08800000000b7989 */ /* 0x01012800000e0008 */ /*3e60*/ @P0 BRA 0x3f60 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3e70*/ ISETP.GE.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x002fda0003f06270 */ /*3e80*/ @!P0 BRA 0x3f20 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3e90*/ ISETP.GE.U32.AND P0, PT, R13, R12, PT ; /* 0x0000000c0d00720c */ /* 0x008fc80003f06070 */ /*3ea0*/ ISETP.GE.AND.EX P0, PT, R0, R11, PT, P0 ; /* 0x0000000b0000720c */ /* 0x010fc80003f06300 */ /*3eb0*/ ISETP.LT.OR P0, PT, R9, R2, !P0 ; /* 0x000000020900720c */ /* 0x000fda0004701670 */ /*3ec0*/ @P0 BRA 0x3f60 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3ed0*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e000c */ /*3ee0*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000b */ /*3ef0*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*3f00*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe200078e000a */ /*3f10*/ BRA 0x3f60 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3f20*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e000c */ /*3f30*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x010fe400078e000b */ /*3f40*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0009 */ /*3f50*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe400078e000a */ /*3f60*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3f70*/ IADD3 R15, R7, 0x8, RZ ; /* 0x00000008070f7810 */ /* 0x000fe20007ffe0ff */ /*3f80*/ SHFL.DOWN PT, R9, R2, 0x8, R8 ; /* 0x0900000002097989 */ /* 0x00222200000e0008 */ /*3f90*/ BSSY B1, 0x40f0 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3fa0*/ ISETP.GT.AND P0, PT, R15, R8, PT ; /* 0x000000080f00720c */ /* 0x000fe20003f04270 */ /*3fb0*/ SHFL.DOWN PT, R10, R3, 0x8, R8 ; /* 0x09000000030a7989 */ /* 0x0042a800000e0008 */ /*3fc0*/ SHFL.DOWN PT, R12, R13, 0x8, R8 ; /* 0x090000000d0c7989 */ /* 0x0082e800000e0008 */ /*3fd0*/ SHFL.DOWN PT, R11, R0, 0x8, R8 ; /* 0x09000000000b7989 */ /* 0x01032800000e0008 */ /*3fe0*/ @P0 BRA 0x40e0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3ff0*/ ISETP.GE.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x001fda0003f06270 */ /*4000*/ @!P0 BRA 0x40a0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*4010*/ ISETP.GE.U32.AND P0, PT, R13, R12, PT ; /* 0x0000000c0d00720c */ /* 0x008fc80003f06070 */ /*4020*/ ISETP.GE.AND.EX P0, PT, R0, R11, PT, P0 ; /* 0x0000000b0000720c */ /* 0x010fc80003f06300 */ /*4030*/ ISETP.LT.OR P0, PT, R9, R2, !P0 ; /* 0x000000020900720c */ /* 0x000fda0004701670 */ /*4040*/ @P0 BRA 0x40e0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*4050*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e000c */ /*4060*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000b */ /*4070*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*4080*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe200078e000a */ /*4090*/ BRA 0x40e0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*40a0*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x00afe400078e000c */ /*40b0*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x010fe400078e000b */ /*40c0*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0009 */ /*40d0*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe400078e000a */ /*40e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*40f0*/ IADD3 R15, R7, 0x10, RZ ; /* 0x00000010070f7810 */ /* 0x000fe20007ffe0ff */ /*4100*/ SHFL.DOWN PT, R9, R2, 0x10, R8 ; /* 0x0a00000002097989 */ /* 0x00106200000e0008 */ /*4110*/ BSSY B1, 0x4270 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*4120*/ ISETP.GT.AND P0, PT, R15, R8, PT ; /* 0x000000080f00720c */ /* 0x000fe20003f04270 */ /*4130*/ SHFL.DOWN PT, R10, R3, 0x10, R8 ; /* 0x0a000000030a7989 */ /* 0x0040a800000e0008 */ /*4140*/ SHFL.DOWN PT, R12, R13, 0x10, R8 ; /* 0x0a0000000d0c7989 */ /* 0x0080e800000e0008 */ /*4150*/ SHFL.DOWN PT, R11, R0, 0x10, R8 ; /* 0x0a000000000b7989 */ /* 0x01012800000e0008 */ /*4160*/ @P0 BRA 0x4260 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*4170*/ ISETP.GE.AND P0, PT, R2, R9, PT ; /* 0x000000090200720c */ /* 0x002fda0003f06270 */ /*4180*/ @!P0 BRA 0x4220 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*4190*/ ISETP.GE.U32.AND P0, PT, R13, R12, PT ; /* 0x0000000c0d00720c */ /* 0x008fc80003f06070 */ /*41a0*/ ISETP.GE.AND.EX P0, PT, R0, R11, PT, P0 ; /* 0x0000000b0000720c */ /* 0x010fc80003f06300 */ /*41b0*/ ISETP.LT.OR P0, PT, R9, R2, !P0 ; /* 0x000000020900720c */ /* 0x000fda0004701670 */ /*41c0*/ @P0 BRA 0x4260 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*41d0*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e000c */ /*41e0*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000b */ /*41f0*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*4200*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe200078e000a */ /*4210*/ BRA 0x4260 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*4220*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e000c */ /*4230*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x010fe400078e000b */ /*4240*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0009 */ /*4250*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x004fe400078e000a */ /*4260*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4270*/ ISETP.NE.AND P0, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f05270 */ /*4280*/ ISETP.NE.AND P2, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fd60003f45270 */ /*4290*/ @!P0 IMAD.MOV.U32 R8, RZ, RZ, R13 ; /* 0x000000ffff088224 */ /* 0x003fe200078e000d */ /*42a0*/ @!P0 STS.64 [R6.X16+0x8], R2 ; /* 0x0000080206008388 */ /* 0x0001e2000000ca00 */ /*42b0*/ @!P0 IMAD.MOV.U32 R9, RZ, RZ, R0 ; /* 0x000000ffff098224 */ /* 0x000fca00078e0000 */ /*42c0*/ @!P0 STS.64 [R6.X16+0x10], R8 ; /* 0x0000100806008388 */ /* 0x0001e8000000ca00 */ /*42d0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*42e0*/ @P2 BRA 0x6140 ; /* 0x00001e5000002947 */ /* 0x000fea0003800000 */ /*42f0*/ ISETP.GE.AND P0, PT, R5.reuse, 0x21, PT ; /* 0x000000210500780c */ /* 0x040fe20003f06270 */ /*4300*/ IMAD.MOV.U32 R7, RZ, RZ, R2 ; /* 0x000000ffff077224 */ /* 0x000fe200078e0002 */ /*4310*/ ISETP.GE.AND P1, PT, R5.reuse, 0x41, PT ; /* 0x000000410500780c */ /* 0x040fe20003f26270 */ /*4320*/ IMAD.MOV.U32 R4, RZ, RZ, R3 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0003 */ /*4330*/ ISETP.GE.AND P4, PT, R5, 0x61, PT ; /* 0x000000610500780c */ /* 0x000fe20003f86270 */ /*4340*/ IMAD.MOV.U32 R11, RZ, RZ, R13 ; /* 0x000000ffff0b7224 */ /* 0x010fc400078e000d */ /*4350*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x001fcc00078e0000 */ /*4360*/ @!P0 BRA 0x44e0 ; /* 0x0000017000008947 */ /* 0x000fea0003800000 */ /*4370*/ LDS.64 R8, [0x18] ; /* 0x00001800ff087984 */ /* 0x000e220000000a00 */ /*4380*/ BSSY B1, 0x44e0 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4390*/ LDS.64 R14, [0x20] ; /* 0x00002000ff0e7984 */ /* 0x000e620000000a00 */ /*43a0*/ ISETP.GE.AND P0, PT, R2, R8, PT ; /* 0x000000080200720c */ /* 0x001fe20003f06270 */ /*43b0*/ IMAD.MOV.U32 R7, RZ, RZ, R8 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0008 */ /*43c0*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0009 */ /*43d0*/ IMAD.MOV.U32 R11, RZ, RZ, R14 ; /* 0x000000ffff0b7224 */ /* 0x002fc400078e000e */ /*43e0*/ IMAD.MOV.U32 R6, RZ, RZ, R15 ; /* 0x000000ffff067224 */ /* 0x000fcc00078e000f */ /*43f0*/ @!P0 BRA 0x44d0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4400*/ ISETP.GE.AND P5, PT, R8, R2, PT ; /* 0x000000020800720c */ /* 0x000fe20003fa6270 */ /*4410*/ IMAD.MOV.U32 R11, RZ, RZ, R13 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e000d */ /*4420*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0000 */ /*4430*/ IMAD.MOV.U32 R4, RZ, RZ, R3 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0003 */ /*4440*/ IMAD.MOV.U32 R7, RZ, RZ, R2 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0002 */ /*4450*/ @P5 ISETP.LT.U32.AND P3, PT, R13.reuse, R14.reuse, PT ; /* 0x0000000e0d00520c */ /* 0x0c0fe40003f61070 */ /*4460*/ @P5 ISETP.GE.U32.AND P0, PT, R13.reuse, R14.reuse, PT ; /* 0x0000000e0d00520c */ /* 0x0c0fe40003f06070 */ /*4470*/ @P5 ISETP.LT.AND.EX P3, PT, R0.reuse, R15.reuse, PT, P3 ; /* 0x0000000f0000520c */ /* 0x0c0fe40003f61330 */ /*4480*/ @P5 ISETP.GE.AND.EX P0, PT, R0.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0000520c */ /* 0x0c0fe40003f06300 */ /*4490*/ @P5 SEL R11, R13, R14, P3 ; /* 0x0000000e0d0b5207 */ /* 0x000fe40001800000 */ /*44a0*/ @P5 SEL R6, R0, R15, P3 ; /* 0x0000000f00065207 */ /* 0x000fc40001800000 */ /*44b0*/ @P5 SEL R4, R3, R9, !P0 ; /* 0x0000000903045207 */ /* 0x000fe40004000000 */ /*44c0*/ @P5 SEL R7, R2, R8, !P0 ; /* 0x0000000802075207 */ /* 0x000fe40004000000 */ /*44d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*44e0*/ ISETP.GE.AND P5, PT, R5.reuse, 0x81, PT ; /* 0x000000810500780c */ /* 0x040fe20003fa6270 */ /*44f0*/ IMAD.MOV.U32 R3, RZ, RZ, R7 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0007 */ /*4500*/ ISETP.GE.AND P3, PT, R5, 0xa1, PT ; /* 0x000000a10500780c */ /* 0x000fe20003f66270 */ /*4510*/ IMAD.MOV.U32 R0, RZ, RZ, R4 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0004 */ /*4520*/ IMAD.MOV.U32 R13, RZ, RZ, R11 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000b */ /*4530*/ IMAD.MOV.U32 R10, RZ, RZ, R6 ; /* 0x000000ffff0a7224 */ /* 0x004fe200078e0006 */ /*4540*/ @!P1 BRA 0x46c0 ; /* 0x0000017000009947 */ /* 0x000fea0003800000 */ /*4550*/ LDS.64 R8, [0x28] ; /* 0x00002800ff087984 */ /* 0x000e220000000a00 */ /*4560*/ BSSY B1, 0x46c0 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4570*/ LDS.64 R14, [0x30] ; /* 0x00003000ff0e7984 */ /* 0x000e620000000a00 */ /*4580*/ ISETP.GE.AND P0, PT, R7, R8, PT ; /* 0x000000080700720c */ /* 0x001fe20003f06270 */ /*4590*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x000fc400078e0008 */ /*45a0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*45b0*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e000e */ /*45c0*/ IMAD.MOV.U32 R10, RZ, RZ, R15 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e000f */ /*45d0*/ @!P0 BRA 0x46b0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*45e0*/ ISETP.GE.AND P6, PT, R8, R7, PT ; /* 0x000000070800720c */ /* 0x000fe20003fc6270 */ /*45f0*/ IMAD.MOV.U32 R13, RZ, RZ, R11 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000b */ /*4600*/ IMAD.MOV.U32 R10, RZ, RZ, R6 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0006 */ /*4610*/ IMAD.MOV.U32 R0, RZ, RZ, R4 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0004 */ /*4620*/ IMAD.MOV.U32 R3, RZ, RZ, R7 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0007 */ /*4630*/ @P6 ISETP.LT.U32.AND P0, PT, R11.reuse, R14.reuse, PT ; /* 0x0000000e0b00620c */ /* 0x0c0fe40003f01070 */ /*4640*/ @P6 ISETP.GE.U32.AND P1, PT, R11.reuse, R14.reuse, PT ; /* 0x0000000e0b00620c */ /* 0x0c0fe40003f26070 */ /*4650*/ @P6 ISETP.LT.AND.EX P0, PT, R6.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0600620c */ /* 0x0c0fe40003f01300 */ /*4660*/ @P6 ISETP.GE.AND.EX P1, PT, R6.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0600620c */ /* 0x0c0fe40003f26310 */ /*4670*/ @P6 SEL R13, R11, R14, P0 ; /* 0x0000000e0b0d6207 */ /* 0x000fe40000000000 */ /*4680*/ @P6 SEL R10, R6, R15, P0 ; /* 0x0000000f060a6207 */ /* 0x000fc40000000000 */ /*4690*/ @P6 SEL R0, R4, R9, !P1 ; /* 0x0000000904006207 */ /* 0x000fe40004800000 */ /*46a0*/ @P6 SEL R3, R7, R8, !P1 ; /* 0x0000000807036207 */ /* 0x000fe40004800000 */ /*46b0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*46c0*/ IMAD.MOV.U32 R7, RZ, RZ, R3 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0003 */ /*46d0*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*46e0*/ IMAD.MOV.U32 R11, RZ, RZ, R13 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e000d */ /*46f0*/ IMAD.MOV.U32 R6, RZ, RZ, R10 ; /* 0x000000ffff067224 */ /* 0x000fe200078e000a */ /*4700*/ @!P4 BRA 0x4880 ; /* 0x000001700000c947 */ /* 0x000fea0003800000 */ /*4710*/ LDS.64 R8, [0x38] ; /* 0x00003800ff087984 */ /* 0x000e220000000a00 */ /*4720*/ BSSY B1, 0x4880 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4730*/ LDS.64 R14, [0x40] ; /* 0x00004000ff0e7984 */ /* 0x000e620000000a00 */ /*4740*/ ISETP.GE.AND P0, PT, R3, R8, PT ; /* 0x000000080300720c */ /* 0x001fe20003f06270 */ /*4750*/ IMAD.MOV.U32 R7, RZ, RZ, R8 ; /* 0x000000ffff077224 */ /* 0x000fc400078e0008 */ /*4760*/ IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0009 */ /*4770*/ IMAD.MOV.U32 R11, RZ, RZ, R14 ; /* 0x000000ffff0b7224 */ /* 0x002fe400078e000e */ /*4780*/ IMAD.MOV.U32 R6, RZ, RZ, R15 ; /* 0x000000ffff067224 */ /* 0x000fcc00078e000f */ /*4790*/ @!P0 BRA 0x4870 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*47a0*/ ISETP.GE.AND P4, PT, R8, R3, PT ; /* 0x000000030800720c */ /* 0x000fe20003f86270 */ /*47b0*/ IMAD.MOV.U32 R6, RZ, RZ, R10 ; /* 0x000000ffff067224 */ /* 0x000fe200078e000a */ /*47c0*/ MOV R11, R13 ; /* 0x0000000d000b7202 */ /* 0x000fe20000000f00 */ /*47d0*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*47e0*/ IMAD.MOV.U32 R7, RZ, RZ, R3 ; /* 0x000000ffff077224 */ /* 0x000fd000078e0003 */ /*47f0*/ @P4 ISETP.LT.U32.AND P1, PT, R13.reuse, R14.reuse, PT ; /* 0x0000000e0d00420c */ /* 0x0c0fe40003f21070 */ /*4800*/ @P4 ISETP.GE.U32.AND P0, PT, R13.reuse, R14.reuse, PT ; /* 0x0000000e0d00420c */ /* 0x0c0fe40003f06070 */ /*4810*/ @P4 ISETP.LT.AND.EX P1, PT, R10.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0a00420c */ /* 0x0c0fe40003f21310 */ /*4820*/ @P4 ISETP.GE.AND.EX P0, PT, R10.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0a00420c */ /* 0x0c0fe40003f06300 */ /*4830*/ @P4 SEL R11, R13, R14, P1 ; /* 0x0000000e0d0b4207 */ /* 0x000fe40000800000 */ /*4840*/ @P4 SEL R6, R10, R15, P1 ; /* 0x0000000f0a064207 */ /* 0x000fc40000800000 */ /*4850*/ @P4 SEL R2, R0, R9, !P0 ; /* 0x0000000900024207 */ /* 0x000fe40004000000 */ /*4860*/ @P4 SEL R7, R3, R8, !P0 ; /* 0x0000000803074207 */ /* 0x000fe40004000000 */ /*4870*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4880*/ ISETP.GE.AND P4, PT, R5.reuse, 0xc1, PT ; /* 0x000000c10500780c */ /* 0x040fe20003f86270 */ /*4890*/ IMAD.MOV.U32 R3, RZ, RZ, R7 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0007 */ /*48a0*/ ISETP.GE.AND P6, PT, R5, 0xe1, PT ; /* 0x000000e10500780c */ /* 0x000fe20003fc6270 */ /*48b0*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*48c0*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000b */ /*48d0*/ IMAD.MOV.U32 R8, RZ, RZ, R6 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0006 */ /*48e0*/ @!P5 BRA 0x4a60 ; /* 0x000001700000d947 */ /* 0x000fea0003800000 */ /*48f0*/ LDS.64 R4, [0x48] ; /* 0x00004800ff047984 */ /* 0x000e220000000a00 */ /*4900*/ BSSY B1, 0x4a60 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4910*/ LDS.64 R12, [0x50] ; /* 0x00005000ff0c7984 */ /* 0x008e620000000a00 */ /*4920*/ ISETP.GE.AND P0, PT, R7, R4, PT ; /* 0x000000040700720c */ /* 0x001fe20003f06270 */ /*4930*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x000fc400078e0004 */ /*4940*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0005 */ /*4950*/ IMAD.MOV.U32 R9, RZ, RZ, R12 ; /* 0x000000ffff097224 */ /* 0x002fe400078e000c */ /*4960*/ IMAD.MOV.U32 R8, RZ, RZ, R13 ; /* 0x000000ffff087224 */ /* 0x000fcc00078e000d */ /*4970*/ @!P0 BRA 0x4a50 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4980*/ ISETP.GE.AND P5, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x000fe20003fa6270 */ /*4990*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000b */ /*49a0*/ IMAD.MOV.U32 R8, RZ, RZ, R6 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0006 */ /*49b0*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*49c0*/ IMAD.MOV.U32 R3, RZ, RZ, R7 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0007 */ /*49d0*/ @P5 ISETP.LT.U32.AND P0, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00520c */ /* 0x0c0fe40003f01070 */ /*49e0*/ @P5 ISETP.GE.U32.AND P1, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00520c */ /* 0x0c0fe40003f26070 */ /*49f0*/ @P5 ISETP.LT.AND.EX P0, PT, R6.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0600520c */ /* 0x0c0fe40003f01300 */ /*4a00*/ @P5 ISETP.GE.AND.EX P1, PT, R6.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0600520c */ /* 0x0c0fe40003f26310 */ /*4a10*/ @P5 SEL R9, R11, R12, P0 ; /* 0x0000000c0b095207 */ /* 0x000fe40000000000 */ /*4a20*/ @P5 SEL R8, R6, R13, P0 ; /* 0x0000000d06085207 */ /* 0x000fc40000000000 */ /*4a30*/ @P5 SEL R0, R2, R5, !P1 ; /* 0x0000000502005207 */ /* 0x000fe40004800000 */ /*4a40*/ @P5 SEL R3, R7, R4, !P1 ; /* 0x0000000407035207 */ /* 0x000fe40004800000 */ /*4a50*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4a60*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0003 */ /*4a70*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*4a80*/ IMAD.MOV.U32 R13, RZ, RZ, R9 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0009 */ /*4a90*/ IMAD.MOV.U32 R10, RZ, RZ, R8 ; /* 0x000000ffff0a7224 */ /* 0x000fe200078e0008 */ /*4aa0*/ @!P3 BRA 0x4c20 ; /* 0x000001700000b947 */ /* 0x000fea0003800000 */ /*4ab0*/ LDS.64 R6, [0x58] ; /* 0x00005800ff067984 */ /* 0x000e220000000a00 */ /*4ac0*/ BSSY B1, 0x4c20 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4ad0*/ LDS.64 R14, [0x60] ; /* 0x00006000ff0e7984 */ /* 0x000e620000000a00 */ /*4ae0*/ ISETP.GE.AND P0, PT, R3, R6, PT ; /* 0x000000060300720c */ /* 0x001fe20003f06270 */ /*4af0*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fc400078e0006 */ /*4b00*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*4b10*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e000e */ /*4b20*/ IMAD.MOV.U32 R10, RZ, RZ, R15 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e000f */ /*4b30*/ @!P0 BRA 0x4c10 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4b40*/ ISETP.GE.AND P3, PT, R6, R3, PT ; /* 0x000000030600720c */ /* 0x000fe20003f66270 */ /*4b50*/ IMAD.MOV.U32 R13, RZ, RZ, R9 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0009 */ /*4b60*/ IMAD.MOV.U32 R10, RZ, RZ, R8 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0008 */ /*4b70*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*4b80*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*4b90*/ @P3 ISETP.LT.U32.AND P1, PT, R9.reuse, R14.reuse, PT ; /* 0x0000000e0900320c */ /* 0x0c0fe40003f21070 */ /*4ba0*/ @P3 ISETP.GE.U32.AND P0, PT, R9.reuse, R14.reuse, PT ; /* 0x0000000e0900320c */ /* 0x0c0fe40003f06070 */ /*4bb0*/ @P3 ISETP.LT.AND.EX P1, PT, R8.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0800320c */ /* 0x0c0fe40003f21310 */ /*4bc0*/ @P3 ISETP.GE.AND.EX P0, PT, R8.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0800320c */ /* 0x0c0fe40003f06300 */ /*4bd0*/ @P3 SEL R13, R9, R14, P1 ; /* 0x0000000e090d3207 */ /* 0x000fe40000800000 */ /*4be0*/ @P3 SEL R10, R8, R15, P1 ; /* 0x0000000f080a3207 */ /* 0x000fc40000800000 */ /*4bf0*/ @P3 SEL R2, R0, R7, !P0 ; /* 0x0000000700023207 */ /* 0x000fe40004000000 */ /*4c00*/ @P3 SEL R5, R3, R6, !P0 ; /* 0x0000000603053207 */ /* 0x000fe40004000000 */ /*4c10*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4c20*/ IMAD.MOV.U32 R7, RZ, RZ, R5 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0005 */ /*4c30*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0002 */ /*4c40*/ IMAD.MOV.U32 R11, RZ, RZ, R13 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e000d */ /*4c50*/ IMAD.MOV.U32 R6, RZ, RZ, R10 ; /* 0x000000ffff067224 */ /* 0x000fe200078e000a */ /*4c60*/ @!P4 BRA 0x4de0 ; /* 0x000001700000c947 */ /* 0x000fea0003800000 */ /*4c70*/ LDS.64 R8, [0x68] ; /* 0x00006800ff087984 */ /* 0x000e220000000a00 */ /*4c80*/ BSSY B1, 0x4de0 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4c90*/ LDS.64 R14, [0x70] ; /* 0x00007000ff0e7984 */ /* 0x000e620000000a00 */ /*4ca0*/ ISETP.GE.AND P0, PT, R5, R8, PT ; /* 0x000000080500720c */ /* 0x001fe20003f06270 */ /*4cb0*/ IMAD.MOV.U32 R7, RZ, RZ, R8 ; /* 0x000000ffff077224 */ /* 0x000fc400078e0008 */ /*4cc0*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0009 */ /*4cd0*/ IMAD.MOV.U32 R11, RZ, RZ, R14 ; /* 0x000000ffff0b7224 */ /* 0x002fe400078e000e */ /*4ce0*/ IMAD.MOV.U32 R6, RZ, RZ, R15 ; /* 0x000000ffff067224 */ /* 0x000fcc00078e000f */ /*4cf0*/ @!P0 BRA 0x4dd0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4d00*/ ISETP.GE.AND P3, PT, R8, R5, PT ; /* 0x000000050800720c */ /* 0x000fe20003f66270 */ /*4d10*/ IMAD.MOV.U32 R11, RZ, RZ, R13 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e000d */ /*4d20*/ IMAD.MOV.U32 R6, RZ, RZ, R10 ; /* 0x000000ffff067224 */ /* 0x000fe400078e000a */ /*4d30*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0002 */ /*4d40*/ IMAD.MOV.U32 R7, RZ, RZ, R5 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0005 */ /*4d50*/ @P3 ISETP.LT.U32.AND P1, PT, R13.reuse, R14.reuse, PT ; /* 0x0000000e0d00320c */ /* 0x0c0fe40003f21070 */ /*4d60*/ @P3 ISETP.GE.U32.AND P0, PT, R13.reuse, R14.reuse, PT ; /* 0x0000000e0d00320c */ /* 0x0c0fe40003f06070 */ /*4d70*/ @P3 ISETP.LT.AND.EX P1, PT, R10.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0a00320c */ /* 0x0c0fe40003f21310 */ /*4d80*/ @P3 ISETP.GE.AND.EX P0, PT, R10.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0a00320c */ /* 0x0c0fe40003f06300 */ /*4d90*/ @P3 SEL R11, R13, R14, P1 ; /* 0x0000000e0d0b3207 */ /* 0x000fe40000800000 */ /*4da0*/ @P3 SEL R6, R10, R15, P1 ; /* 0x0000000f0a063207 */ /* 0x000fc40000800000 */ /*4db0*/ @P3 SEL R4, R2, R9, !P0 ; /* 0x0000000902043207 */ /* 0x000fe40004000000 */ /*4dc0*/ @P3 SEL R7, R5, R8, !P0 ; /* 0x0000000805073207 */ /* 0x000fe40004000000 */ /*4dd0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4de0*/ IMAD.MOV.U32 R13, RZ, RZ, R11 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000b */ /*4df0*/ IMAD.MOV.U32 R0, RZ, RZ, R6 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0006 */ /*4e00*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*4e10*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0004 */ /*4e20*/ @!P6 BRA 0x6140 ; /* 0x000013100000e947 */ /* 0x000fea0003800000 */ /*4e30*/ LDS.64 R8, [0x78] ; /* 0x00007800ff087984 */ /* 0x000e280000000a00 */ /*4e40*/ LDS.64 R14, [0x80] ; /* 0x00008000ff0e7984 */ /* 0x000e620000000a00 */ /*4e50*/ ISETP.GE.AND P0, PT, R7, R8, PT ; /* 0x000000080700720c */ /* 0x001fe20003f06270 */ /*4e60*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0008 */ /*4e70*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0009 */ /*4e80*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e000e */ /*4e90*/ IMAD.MOV.U32 R0, RZ, RZ, R15 ; /* 0x000000ffff007224 */ /* 0x000fcc00078e000f */ /*4ea0*/ @!P0 BRA 0x6140 ; /* 0x0000129000008947 */ /* 0x000fea0003800000 */ /*4eb0*/ ISETP.GE.AND P0, PT, R8, R7, PT ; /* 0x000000070800720c */ /* 0x000fe20003f06270 */ /*4ec0*/ IMAD.MOV.U32 R13, RZ, RZ, R11 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000b */ /*4ed0*/ IMAD.MOV.U32 R0, RZ, RZ, R6 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0006 */ /*4ee0*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*4ef0*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0004 */ /*4f00*/ @!P0 BRA 0x6140 ; /* 0x0000123000008947 */ /* 0x000fea0003800000 */ /*4f10*/ ISETP.LT.U32.AND P1, PT, R11.reuse, R14.reuse, PT ; /* 0x0000000e0b00720c */ /* 0x0c0fe40003f21070 */ /*4f20*/ ISETP.GE.U32.AND P0, PT, R11.reuse, R14.reuse, PT ; /* 0x0000000e0b00720c */ /* 0x0c0fe40003f06070 */ /*4f30*/ ISETP.LT.AND.EX P1, PT, R6.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0600720c */ /* 0x0c0fe40003f21310 */ /*4f40*/ ISETP.GE.AND.EX P0, PT, R6.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0600720c */ /* 0x0c0fe40003f06300 */ /*4f50*/ SEL R13, R11, R14, P1 ; /* 0x0000000e0b0d7207 */ /* 0x000fe40000800000 */ /*4f60*/ SEL R0, R6, R15, P1 ; /* 0x0000000f06007207 */ /* 0x000fc40000800000 */ /*4f70*/ SEL R3, R4, R9, !P0 ; /* 0x0000000904037207 */ /* 0x000fe40004000000 */ /*4f80*/ SEL R2, R7, R8, !P0 ; /* 0x0000000807027207 */ /* 0x000fe20004000000 */ /*4f90*/ BRA 0x6140 ; /* 0x000011a000007947 */ /* 0x000fea0003800000 */ /*4fa0*/ ISETP.GT.AND P0, PT, R7, 0x1e, PT ; /* 0x0000001e0700780c */ /* 0x001fe20003f04270 */ /*4fb0*/ SHFL.DOWN PT, R5, R2, 0x1, 0x1f ; /* 0x08201f0002057f89 */ /* 0x02006200000e0000 */ /*4fc0*/ BSSY B1, 0x5110 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*4fd0*/ SHFL.DOWN PT, R8, R3, 0x1, 0x1f ; /* 0x08201f0003087f89 */ /* 0x0000a800000e0000 */ /*4fe0*/ SHFL.DOWN PT, R10, R13, 0x1, 0x1f ; /* 0x08201f000d0a7f89 */ /* 0x0000e800000e0000 */ /*4ff0*/ SHFL.DOWN PT, R9, R0, 0x1, 0x1f ; /* 0x08201f0000097f89 */ /* 0x00012200000e0000 */ /*5000*/ @P0 BRA 0x5100 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*5010*/ ISETP.GE.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x002fda0003f06270 */ /*5020*/ @!P0 BRA 0x50c0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*5030*/ ISETP.GE.U32.AND P0, PT, R13, R10, PT ; /* 0x0000000a0d00720c */ /* 0x008fc80003f06070 */ /*5040*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*5050*/ ISETP.LT.OR P0, PT, R5, R2, !P0 ; /* 0x000000020500720c */ /* 0x000fda0004701670 */ /*5060*/ @P0 BRA 0x5100 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*5070*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e000a */ /*5080*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*5090*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*50a0*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe200078e0008 */ /*50b0*/ BRA 0x5100 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*50c0*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e000a */ /*50d0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*50e0*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0005 */ /*50f0*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe400078e0008 */ /*5100*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5110*/ ISETP.GT.AND P0, PT, R7, 0x1d, PT ; /* 0x0000001d0700780c */ /* 0x000fe20003f04270 */ /*5120*/ SHFL.DOWN PT, R5, R2, 0x2, 0x1f ; /* 0x08401f0002057f89 */ /* 0x00222200000e0000 */ /*5130*/ BSSY B1, 0x5280 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*5140*/ SHFL.DOWN PT, R8, R3, 0x2, 0x1f ; /* 0x08401f0003087f89 */ /* 0x0042a800000e0000 */ /*5150*/ SHFL.DOWN PT, R10, R13, 0x2, 0x1f ; /* 0x08401f000d0a7f89 */ /* 0x0082e800000e0000 */ /*5160*/ SHFL.DOWN PT, R9, R0, 0x2, 0x1f ; /* 0x08401f0000097f89 */ /* 0x01032200000e0000 */ /*5170*/ @P0 BRA 0x5270 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*5180*/ ISETP.GE.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x001fda0003f06270 */ /*5190*/ @!P0 BRA 0x5230 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*51a0*/ ISETP.GE.U32.AND P0, PT, R13, R10, PT ; /* 0x0000000a0d00720c */ /* 0x008fc80003f06070 */ /*51b0*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*51c0*/ ISETP.LT.OR P0, PT, R5, R2, !P0 ; /* 0x000000020500720c */ /* 0x000fda0004701670 */ /*51d0*/ @P0 BRA 0x5270 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*51e0*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e000a */ /*51f0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*5200*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*5210*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe200078e0008 */ /*5220*/ BRA 0x5270 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*5230*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x00afe400078e000a */ /*5240*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*5250*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0005 */ /*5260*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe400078e0008 */ /*5270*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5280*/ ISETP.GT.AND P0, PT, R7, 0x1b, PT ; /* 0x0000001b0700780c */ /* 0x000fe20003f04270 */ /*5290*/ SHFL.DOWN PT, R5, R2, 0x4, 0x1f ; /* 0x08801f0002057f89 */ /* 0x00106200000e0000 */ /*52a0*/ BSSY B1, 0x53f0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*52b0*/ SHFL.DOWN PT, R8, R3, 0x4, 0x1f ; /* 0x08801f0003087f89 */ /* 0x0040a800000e0000 */ /*52c0*/ SHFL.DOWN PT, R10, R13, 0x4, 0x1f ; /* 0x08801f000d0a7f89 */ /* 0x0080e800000e0000 */ /*52d0*/ SHFL.DOWN PT, R9, R0, 0x4, 0x1f ; /* 0x08801f0000097f89 */ /* 0x01012200000e0000 */ /*52e0*/ @P0 BRA 0x53e0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*52f0*/ ISETP.GE.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x002fda0003f06270 */ /*5300*/ @!P0 BRA 0x53a0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*5310*/ ISETP.GE.U32.AND P0, PT, R13, R10, PT ; /* 0x0000000a0d00720c */ /* 0x008fc80003f06070 */ /*5320*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*5330*/ ISETP.LT.OR P0, PT, R5, R2, !P0 ; /* 0x000000020500720c */ /* 0x000fda0004701670 */ /*5340*/ @P0 BRA 0x53e0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*5350*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e000a */ /*5360*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*5370*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*5380*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe200078e0008 */ /*5390*/ BRA 0x53e0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*53a0*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e000a */ /*53b0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*53c0*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0005 */ /*53d0*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe400078e0008 */ /*53e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*53f0*/ ISETP.GT.AND P0, PT, R7, 0x17, PT ; /* 0x000000170700780c */ /* 0x000fe20003f04270 */ /*5400*/ SHFL.DOWN PT, R5, R2, 0x8, 0x1f ; /* 0x09001f0002057f89 */ /* 0x00222200000e0000 */ /*5410*/ BSSY B1, 0x5560 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*5420*/ SHFL.DOWN PT, R8, R3, 0x8, 0x1f ; /* 0x09001f0003087f89 */ /* 0x0042a800000e0000 */ /*5430*/ SHFL.DOWN PT, R10, R13, 0x8, 0x1f ; /* 0x09001f000d0a7f89 */ /* 0x0082e800000e0000 */ /*5440*/ SHFL.DOWN PT, R9, R0, 0x8, 0x1f ; /* 0x09001f0000097f89 */ /* 0x01032200000e0000 */ /*5450*/ @P0 BRA 0x5550 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*5460*/ ISETP.GE.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x001fda0003f06270 */ /*5470*/ @!P0 BRA 0x5510 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*5480*/ ISETP.GE.U32.AND P0, PT, R13, R10, PT ; /* 0x0000000a0d00720c */ /* 0x008fc80003f06070 */ /*5490*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*54a0*/ ISETP.LT.OR P0, PT, R5, R2, !P0 ; /* 0x000000020500720c */ /* 0x000fda0004701670 */ /*54b0*/ @P0 BRA 0x5550 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*54c0*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x002fe200078e000a */ /*54d0*/ MOV R0, R9 ; /* 0x0000000900007202 */ /* 0x000fe20000000f00 */ /*54e0*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*54f0*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe200078e0008 */ /*5500*/ BRA 0x5550 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*5510*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x00afe400078e000a */ /*5520*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*5530*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*5540*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fc400078e0008 */ /*5550*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5560*/ ISETP.GT.AND P0, PT, R7, 0xf, PT ; /* 0x0000000f0700780c */ /* 0x000fe20003f04270 */ /*5570*/ SHFL.DOWN PT, R5, R2, 0x10, 0x1f ; /* 0x0a001f0002057f89 */ /* 0x00106200000e0000 */ /*5580*/ BSSY B1, 0x56d0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*5590*/ SHFL.DOWN PT, R8, R3, 0x10, 0x1f ; /* 0x0a001f0003087f89 */ /* 0x0040a800000e0000 */ /*55a0*/ SHFL.DOWN PT, R10, R13, 0x10, 0x1f ; /* 0x0a001f000d0a7f89 */ /* 0x0080e800000e0000 */ /*55b0*/ SHFL.DOWN PT, R9, R0, 0x10, 0x1f ; /* 0x0a001f0000097f89 */ /* 0x01012200000e0000 */ /*55c0*/ @P0 BRA 0x56c0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*55d0*/ ISETP.GE.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x002fda0003f06270 */ /*55e0*/ @!P0 BRA 0x5680 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*55f0*/ ISETP.GE.U32.AND P0, PT, R13, R10, PT ; /* 0x0000000a0d00720c */ /* 0x008fc80003f06070 */ /*5600*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*5610*/ ISETP.LT.OR P0, PT, R5, R2, !P0 ; /* 0x000000020500720c */ /* 0x000fda0004701670 */ /*5620*/ @P0 BRA 0x56c0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*5630*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e000a */ /*5640*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*5650*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*5660*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe200078e0008 */ /*5670*/ BRA 0x56c0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*5680*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e000a */ /*5690*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*56a0*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fc400078e0005 */ /*56b0*/ IMAD.MOV.U32 R3, RZ, RZ, R8 ; /* 0x000000ffff037224 */ /* 0x004fe400078e0008 */ /*56c0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*56d0*/ ISETP.NE.AND P0, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f05270 */ /*56e0*/ ISETP.NE.AND P2, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fd60003f45270 */ /*56f0*/ @!P0 IMAD.MOV.U32 R8, RZ, RZ, R13 ; /* 0x000000ffff088224 */ /* 0x004fe200078e000d */ /*5700*/ @!P0 STS.64 [R6.X16+0x8], R2 ; /* 0x0000080206008388 */ /* 0x0005e2000000ca00 */ /*5710*/ @!P0 IMAD.MOV.U32 R9, RZ, RZ, R0 ; /* 0x000000ffff098224 */ /* 0x010fca00078e0000 */ /*5720*/ @!P0 STS.64 [R6.X16+0x10], R8 ; /* 0x0000100806008388 */ /* 0x0005e8000000ca00 */ /*5730*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*5740*/ @P2 BRA 0x6140 ; /* 0x000009f000002947 */ /* 0x000fea0003800000 */ /*5750*/ LDS.64 R8, [0x18] ; /* 0x00001800ff087984 */ /* 0x004ea20000000a00 */ /*5760*/ BSSY B1, 0x58e0 ; /* 0x0000017000017945 */ /* 0x000fe60003800000 */ /*5770*/ LDS.64 R10, [0x20] ; /* 0x00002000ff0a7984 */ /* 0x008ee80000000a00 */ /*5780*/ LDS.64 R6, [0x28] ; /* 0x00002800ff067984 */ /* 0x000f280000000a00 */ /*5790*/ LDS.64 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x002e620000000a00 */ /*57a0*/ ISETP.GE.AND P0, PT, R2, R8, PT ; /* 0x000000080200720c */ /* 0x004fe20003f06270 */ /*57b0*/ IMAD.MOV.U32 R28, RZ, RZ, R9 ; /* 0x000000ffff1c7224 */ /* 0x000fc400078e0009 */ /*57c0*/ IMAD.MOV.U32 R29, RZ, RZ, R8 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e0008 */ /*57d0*/ IMAD.MOV.U32 R27, RZ, RZ, R10 ; /* 0x000000ffff1b7224 */ /* 0x008fe400078e000a */ /*57e0*/ IMAD.MOV.U32 R26, RZ, RZ, R11 ; /* 0x000000ffff1a7224 */ /* 0x000fcc00078e000b */ /*57f0*/ @!P0 BRA 0x58d0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5800*/ ISETP.GE.AND P3, PT, R8, R2, PT ; /* 0x000000020800720c */ /* 0x012fe20003f66270 */ /*5810*/ IMAD.MOV.U32 R27, RZ, RZ, R13 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e000d */ /*5820*/ IMAD.MOV.U32 R26, RZ, RZ, R0 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e0000 */ /*5830*/ IMAD.MOV.U32 R28, RZ, RZ, R3 ; /* 0x000000ffff1c7224 */ /* 0x000fe400078e0003 */ /*5840*/ IMAD.MOV.U32 R29, RZ, RZ, R2 ; /* 0x000000ffff1d7224 */ /* 0x000fcc00078e0002 */ /*5850*/ @P3 ISETP.LT.U32.AND P1, PT, R13.reuse, R10.reuse, PT ; /* 0x0000000a0d00320c */ /* 0x0c0fe40003f21070 */ /*5860*/ @P3 ISETP.GE.U32.AND P0, PT, R13.reuse, R10.reuse, PT ; /* 0x0000000a0d00320c */ /* 0x0c0fe40003f06070 */ /*5870*/ @P3 ISETP.LT.AND.EX P1, PT, R0.reuse, R11.reuse, PT, P1 ; /* 0x0000000b0000320c */ /* 0x0c0fe40003f21310 */ /*5880*/ @P3 ISETP.GE.AND.EX P0, PT, R0.reuse, R11.reuse, PT, P0 ; /* 0x0000000b0000320c */ /* 0x0c0fe40003f06300 */ /*5890*/ @P3 SEL R27, R13, R10, P1 ; /* 0x0000000a0d1b3207 */ /* 0x000fe40000800000 */ /*58a0*/ @P3 SEL R26, R0, R11, P1 ; /* 0x0000000b001a3207 */ /* 0x000fc40000800000 */ /*58b0*/ @P3 SEL R28, R3, R9, !P0 ; /* 0x00000009031c3207 */ /* 0x000fe40004000000 */ /*58c0*/ @P3 SEL R29, R2, R8, !P0 ; /* 0x00000008021d3207 */ /* 0x000fe40004000000 */ /*58d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x012fea0003800000 */ /*58e0*/ LDS.64 R24, [0x38] ; /* 0x00003800ff187984 */ /* 0x000e620000000a00 */ /*58f0*/ ISETP.GE.AND P0, PT, R29, R6, PT ; /* 0x000000061d00720c */ /* 0x000fe20003f06270 */ /*5900*/ BSSY B1, 0x5ad0 ; /* 0x000001c000017945 */ /* 0x000fe20003800000 */ /*5910*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x001fe200078e0007 */ /*5920*/ LDS.64 R22, [0x40] ; /* 0x00004000ff167984 */ /* 0x000e220000000a00 */ /*5930*/ IMAD.MOV.U32 R31, RZ, RZ, R6 ; /* 0x000000ffff1f7224 */ /* 0x000fe400078e0006 */ /*5940*/ IMAD.MOV.U32 R33, RZ, RZ, R4 ; /* 0x000000ffff217224 */ /* 0x000fe200078e0004 */ /*5950*/ LDS.64 R20, [0x48] ; /* 0x00004800ff147984 */ /* 0x000ea20000000a00 */ /*5960*/ IMAD.MOV.U32 R30, RZ, RZ, R5 ; /* 0x000000ffff1e7224 */ /* 0x000fc600078e0005 */ /*5970*/ LDS.64 R18, [0x50] ; /* 0x00005000ff127984 */ /* 0x000ee80000000a00 */ /*5980*/ LDS.64 R16, [0x58] ; /* 0x00005800ff107984 */ /* 0x000f280000000a00 */ /*5990*/ LDS.64 R14, [0x60] ; /* 0x00006000ff0e7984 */ /* 0x000e280000000a00 */ /*59a0*/ LDS.64 R12, [0x68] ; /* 0x00006800ff0c7984 */ /* 0x000e280000000a00 */ /*59b0*/ LDS.64 R2, [0x70] ; /* 0x00007000ff027984 */ /* 0x000e280000000a00 */ /*59c0*/ LDS.64 R8, [0x78] ; /* 0x00007800ff087984 */ /* 0x000e280000000a00 */ /*59d0*/ LDS.64 R10, [0x80] ; /* 0x00008000ff0a7984 */ /* 0x000e220000000a00 */ /*59e0*/ @!P0 BRA 0x5ac0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*59f0*/ ISETP.GE.AND P3, PT, R6, R29, PT ; /* 0x0000001d0600720c */ /* 0x000fe20003f66270 */ /*5a00*/ IMAD.MOV.U32 R33, RZ, RZ, R27 ; /* 0x000000ffff217224 */ /* 0x000fc400078e001b */ /*5a10*/ IMAD.MOV.U32 R30, RZ, RZ, R26 ; /* 0x000000ffff1e7224 */ /* 0x000fe400078e001a */ /*5a20*/ IMAD.MOV.U32 R0, RZ, RZ, R28 ; /* 0x000000ffff007224 */ /* 0x000fe400078e001c */ /*5a30*/ IMAD.MOV.U32 R31, RZ, RZ, R29 ; /* 0x000000ffff1f7224 */ /* 0x000fcc00078e001d */ /*5a40*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R4.reuse, PT ; /* 0x000000041b00320c */ /* 0x0c0fe40003f21070 */ /*5a50*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R4.reuse, PT ; /* 0x000000041b00320c */ /* 0x0c0fe40003f06070 */ /*5a60*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R5.reuse, PT, P1 ; /* 0x000000051a00320c */ /* 0x0c0fe40003f21310 */ /*5a70*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R5.reuse, PT, P0 ; /* 0x000000051a00320c */ /* 0x0c0fe40003f06300 */ /*5a80*/ @P3 SEL R33, R27, R4, P1 ; /* 0x000000041b213207 */ /* 0x000fe40000800000 */ /*5a90*/ @P3 SEL R30, R26, R5, P1 ; /* 0x000000051a1e3207 */ /* 0x000fc40000800000 */ /*5aa0*/ @P3 SEL R0, R28, R7, !P0 ; /* 0x000000071c003207 */ /* 0x000fe40004000000 */ /*5ab0*/ @P3 SEL R31, R29, R6, !P0 ; /* 0x000000061d1f3207 */ /* 0x000fe40004000000 */ /*5ac0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5ad0*/ ISETP.GE.AND P0, PT, R31, R24, PT ; /* 0x000000181f00720c */ /* 0x002fe20003f06270 */ /*5ae0*/ BSSY B1, 0x5c20 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5af0*/ IMAD.MOV.U32 R4, RZ, RZ, R25 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0019 */ /*5b00*/ IMAD.MOV.U32 R5, RZ, RZ, R24 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0018 */ /*5b10*/ IMAD.MOV.U32 R27, RZ, RZ, R22 ; /* 0x000000ffff1b7224 */ /* 0x001fe400078e0016 */ /*5b20*/ IMAD.MOV.U32 R26, RZ, RZ, R23 ; /* 0x000000ffff1a7224 */ /* 0x000fca00078e0017 */ /*5b30*/ @!P0 BRA 0x5c10 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5b40*/ ISETP.GE.AND P3, PT, R24, R31, PT ; /* 0x0000001f1800720c */ /* 0x000fe20003f66270 */ /*5b50*/ IMAD.MOV.U32 R27, RZ, RZ, R33 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0021 */ /*5b60*/ IMAD.MOV.U32 R26, RZ, RZ, R30 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e001e */ /*5b70*/ IMAD.MOV.U32 R4, RZ, RZ, R0 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0000 */ /*5b80*/ IMAD.MOV.U32 R5, RZ, RZ, R31 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e001f */ /*5b90*/ @P3 ISETP.LT.U32.AND P1, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f21070 */ /*5ba0*/ @P3 ISETP.GE.U32.AND P0, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f06070 */ /*5bb0*/ @P3 ISETP.LT.AND.EX P1, PT, R30.reuse, R23.reuse, PT, P1 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f21310 */ /*5bc0*/ @P3 ISETP.GE.AND.EX P0, PT, R30.reuse, R23.reuse, PT, P0 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f06300 */ /*5bd0*/ @P3 SEL R27, R33, R22, P1 ; /* 0x00000016211b3207 */ /* 0x000fe40000800000 */ /*5be0*/ @P3 SEL R26, R30, R23, P1 ; /* 0x000000171e1a3207 */ /* 0x000fc40000800000 */ /*5bf0*/ @P3 SEL R4, R0, R25, !P0 ; /* 0x0000001900043207 */ /* 0x000fe40004000000 */ /*5c00*/ @P3 SEL R5, R31, R24, !P0 ; /* 0x000000181f053207 */ /* 0x000fe40004000000 */ /*5c10*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5c20*/ ISETP.GE.AND P0, PT, R5, R20, PT ; /* 0x000000140500720c */ /* 0x004fe20003f06270 */ /*5c30*/ BSSY B1, 0x5d70 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5c40*/ IMAD.MOV.U32 R0, RZ, RZ, R21 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0015 */ /*5c50*/ IMAD.MOV.U32 R7, RZ, RZ, R20 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0014 */ /*5c60*/ IMAD.MOV.U32 R23, RZ, RZ, R18 ; /* 0x000000ffff177224 */ /* 0x008fe400078e0012 */ /*5c70*/ IMAD.MOV.U32 R6, RZ, RZ, R19 ; /* 0x000000ffff067224 */ /* 0x000fca00078e0013 */ /*5c80*/ @!P0 BRA 0x5d60 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5c90*/ ISETP.GE.AND P3, PT, R20, R5, PT ; /* 0x000000051400720c */ /* 0x000fe20003f66270 */ /*5ca0*/ IMAD.MOV.U32 R23, RZ, RZ, R27 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001b */ /*5cb0*/ IMAD.MOV.U32 R6, RZ, RZ, R26 ; /* 0x000000ffff067224 */ /* 0x000fe400078e001a */ /*5cc0*/ IMAD.MOV.U32 R0, RZ, RZ, R4 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0004 */ /*5cd0*/ IMAD.MOV.U32 R7, RZ, RZ, R5 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0005 */ /*5ce0*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f21070 */ /*5cf0*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f06070 */ /*5d00*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R19.reuse, PT, P1 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f21310 */ /*5d10*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R19.reuse, PT, P0 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f06300 */ /*5d20*/ @P3 SEL R23, R27, R18, P1 ; /* 0x000000121b173207 */ /* 0x000fe40000800000 */ /*5d30*/ @P3 SEL R6, R26, R19, P1 ; /* 0x000000131a063207 */ /* 0x000fc40000800000 */ /*5d40*/ @P3 SEL R0, R4, R21, !P0 ; /* 0x0000001504003207 */ /* 0x000fe40004000000 */ /*5d50*/ @P3 SEL R7, R5, R20, !P0 ; /* 0x0000001405073207 */ /* 0x000fe40004000000 */ /*5d60*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5d70*/ ISETP.GE.AND P0, PT, R7, R16, PT ; /* 0x000000100700720c */ /* 0x010fe20003f06270 */ /*5d80*/ BSSY B1, 0x5ec0 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5d90*/ IMAD.MOV.U32 R4, RZ, RZ, R17 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0011 */ /*5da0*/ IMAD.MOV.U32 R5, RZ, RZ, R16 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0010 */ /*5db0*/ IMAD.MOV.U32 R19, RZ, RZ, R14 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000e */ /*5dc0*/ IMAD.MOV.U32 R18, RZ, RZ, R15 ; /* 0x000000ffff127224 */ /* 0x000fca00078e000f */ /*5dd0*/ @!P0 BRA 0x5eb0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5de0*/ ISETP.GE.AND P3, PT, R16, R7, PT ; /* 0x000000071000720c */ /* 0x000fe20003f66270 */ /*5df0*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0017 */ /*5e00*/ IMAD.MOV.U32 R18, RZ, RZ, R6 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0006 */ /*5e10*/ IMAD.MOV.U32 R4, RZ, RZ, R0 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0000 */ /*5e20*/ IMAD.MOV.U32 R5, RZ, RZ, R7 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0007 */ /*5e30*/ @P3 ISETP.LT.U32.AND P1, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f21070 */ /*5e40*/ @P3 ISETP.GE.U32.AND P0, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f06070 */ /*5e50*/ @P3 ISETP.LT.AND.EX P1, PT, R6.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0600320c */ /* 0x0c0fe40003f21310 */ /*5e60*/ @P3 ISETP.GE.AND.EX P0, PT, R6.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0600320c */ /* 0x0c0fe40003f06300 */ /*5e70*/ @P3 SEL R19, R23, R14, P1 ; /* 0x0000000e17133207 */ /* 0x000fe40000800000 */ /*5e80*/ @P3 SEL R18, R6, R15, P1 ; /* 0x0000000f06123207 */ /* 0x000fc40000800000 */ /*5e90*/ @P3 SEL R4, R0, R17, !P0 ; /* 0x0000001100043207 */ /* 0x000fe40004000000 */ /*5ea0*/ @P3 SEL R5, R7, R16, !P0 ; /* 0x0000001007053207 */ /* 0x000fe40004000000 */ /*5eb0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5ec0*/ ISETP.GE.AND P0, PT, R5, R12, PT ; /* 0x0000000c0500720c */ /* 0x000fe20003f06270 */ /*5ed0*/ BSSY B1, 0x6010 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5ee0*/ IMAD.MOV.U32 R6, RZ, RZ, R13 ; /* 0x000000ffff067224 */ /* 0x000fe400078e000d */ /*5ef0*/ IMAD.MOV.U32 R7, RZ, RZ, R12 ; /* 0x000000ffff077224 */ /* 0x000fe400078e000c */ /*5f00*/ IMAD.MOV.U32 R15, RZ, RZ, R2 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0002 */ /*5f10*/ IMAD.MOV.U32 R14, RZ, RZ, R3 ; /* 0x000000ffff0e7224 */ /* 0x000fca00078e0003 */ /*5f20*/ @!P0 BRA 0x6000 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5f30*/ ISETP.GE.AND P3, PT, R12, R5, PT ; /* 0x000000050c00720c */ /* 0x000fe20003f66270 */ /*5f40*/ IMAD.MOV.U32 R15, RZ, RZ, R19 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0013 */ /*5f50*/ IMAD.MOV.U32 R14, RZ, RZ, R18 ; /* 0x000000ffff0e7224 */ /* 0x000fe400078e0012 */ /*5f60*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0004 */ /*5f70*/ IMAD.MOV.U32 R7, RZ, RZ, R5 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0005 */ /*5f80*/ @P3 ISETP.LT.U32.AND P1, PT, R19.reuse, R2.reuse, PT ; /* 0x000000021300320c */ /* 0x0c0fe40003f21070 */ /*5f90*/ @P3 ISETP.GE.U32.AND P0, PT, R19.reuse, R2.reuse, PT ; /* 0x000000021300320c */ /* 0x0c0fe40003f06070 */ /*5fa0*/ @P3 ISETP.LT.AND.EX P1, PT, R18.reuse, R3.reuse, PT, P1 ; /* 0x000000031200320c */ /* 0x0c0fe40003f21310 */ /*5fb0*/ @P3 ISETP.GE.AND.EX P0, PT, R18.reuse, R3.reuse, PT, P0 ; /* 0x000000031200320c */ /* 0x0c0fe40003f06300 */ /*5fc0*/ @P3 SEL R15, R19, R2, P1 ; /* 0x00000002130f3207 */ /* 0x000fe40000800000 */ /*5fd0*/ @P3 SEL R14, R18, R3, P1 ; /* 0x00000003120e3207 */ /* 0x000fc40000800000 */ /*5fe0*/ @P3 SEL R6, R4, R13, !P0 ; /* 0x0000000d04063207 */ /* 0x000fe40004000000 */ /*5ff0*/ @P3 SEL R7, R5, R12, !P0 ; /* 0x0000000c05073207 */ /* 0x000fe40004000000 */ /*6000*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*6010*/ ISETP.GE.AND P0, PT, R7, R8, PT ; /* 0x000000080700720c */ /* 0x000fe20003f06270 */ /*6020*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000a */ /*6030*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000b */ /*6040*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0008 */ /*6050*/ IMAD.MOV.U32 R3, RZ, RZ, R9 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0009 */ /*6060*/ @!P0 BRA 0x6140 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*6070*/ ISETP.GE.AND P3, PT, R8, R7, PT ; /* 0x000000070800720c */ /* 0x000fe20003f66270 */ /*6080*/ IMAD.MOV.U32 R13, RZ, RZ, R15 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000f */ /*6090*/ IMAD.MOV.U32 R0, RZ, RZ, R14 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000e */ /*60a0*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0006 */ /*60b0*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fcc00078e0007 */ /*60c0*/ @P3 ISETP.LT.U32.AND P1, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00320c */ /* 0x0c0fe40003f21070 */ /*60d0*/ @P3 ISETP.GE.U32.AND P0, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00320c */ /* 0x0c0fe40003f06070 */ /*60e0*/ @P3 ISETP.LT.AND.EX P1, PT, R14.reuse, R11.reuse, PT, P1 ; /* 0x0000000b0e00320c */ /* 0x0c0fe40003f21310 */ /*60f0*/ @P3 ISETP.GE.AND.EX P0, PT, R14.reuse, R11.reuse, PT, P0 ; /* 0x0000000b0e00320c */ /* 0x0c0fe40003f06300 */ /*6100*/ @P3 SEL R13, R15, R10, P1 ; /* 0x0000000a0f0d3207 */ /* 0x000fe40000800000 */ /*6110*/ @P3 SEL R0, R14, R11, P1 ; /* 0x0000000b0e003207 */ /* 0x000fc40000800000 */ /*6120*/ @P3 SEL R3, R6, R9, !P0 ; /* 0x0000000906033207 */ /* 0x000fe40004000000 */ /*6130*/ @P3 SEL R2, R7, R8, !P0 ; /* 0x0000000807023207 */ /* 0x000fe40004000000 */ /*6140*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*6150*/ @P2 EXIT ; /* 0x000000000000294d */ /* 0x000fea0003800000 */ /*6160*/ S2R R5, SR_CTAID.X ; /* 0x0000000000057919 */ /* 0x003e220000002500 */ /*6170*/ IMAD.MOV.U32 R4, RZ, RZ, 0x10 ; /* 0x00000010ff047424 */ /* 0x000fe400078e00ff */ /*6180*/ IMAD.MOV.U32 R6, RZ, RZ, R13 ; /* 0x000000ffff067224 */ /* 0x004fe400078e000d */ /*6190*/ IMAD.MOV.U32 R7, RZ, RZ, R0 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0000 */ /*61a0*/ IMAD.WIDE.U32 R4, R5, R4, c[0x0][0x170] ; /* 0x00005c0005047625 */ /* 0x001fca00078e0004 */ /*61b0*/ STG.E.64 [R4.64], R2 ; /* 0x0000000204007986 */ /* 0x000fe8000c101b0a */ /*61c0*/ STG.E.64 [R4.64+0x8], R6 ; /* 0x0000080604007986 */ /* 0x000fe2000c101b0a */ /*61d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*61e0*/ BRA 0x61e0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*61f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*6200*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*6210*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*6220*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*6230*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*6240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*6250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*6260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*6270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN6thrust20THRUST_200700_890_NS8cuda_cub4core13_kernel_agentINS1_8__reduce11ReduceAgentINS0_12zip_iteratorINS0_5tupleIJNS0_10device_ptrI4typeEENS1_19counting_iterator_tIlEEEEEEEPNS7_IJS9_lEEESF_iNS1_9__extrema9arg_max_fIS9_l10comparatorEEEEJSE_SG_iSK_EEEvDpT0_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ ISETP.NE.AND P0, PT, RZ, c[0x0][0x178], PT ; /* 0x00005e00ff007a0c */ /* 0x000fda0003f05270 */ /*0020*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*0030*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */ /* 0x000e220000002100 */ /*0040*/ IMAD.MOV.U32 R18, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff127624 */ /* 0x000fe200078e00ff */ /*0050*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0060*/ IMAD.MOV.U32 R8, RZ, RZ, 0x8 ; /* 0x00000008ff087424 */ /* 0x000fe200078e00ff */ /*0070*/ BSSY B0, 0x5d80 ; /* 0x00005d0000007945 */ /* 0x000fe40003800000 */ /*0080*/ ISETP.GE.AND P0, PT, R18, 0x500, PT ; /* 0x000005001200780c */ /* 0x000fe40003f06270 */ /*0090*/ SHF.R.S32.HI R5, RZ, 0x1f, R2 ; /* 0x0000001fff057819 */ /* 0x001fe20000011402 */ /*00a0*/ IMAD.WIDE R6, R2, R8, c[0x0][0x160] ; /* 0x0000580002067625 */ /* 0x000fd400078e0208 */ /*00b0*/ @!P0 BRA 0x2b90 ; /* 0x00002ad000008947 */ /* 0x000fea0003800000 */ /*00c0*/ LDG.E R17, [R6.64+0x800] ; /* 0x0008000406117981 */ /* 0x000ea8000c1e1900 */ /*00d0*/ LDG.E R10, [R6.64] ; /* 0x00000004060a7981 */ /* 0x000ea8000c1e1900 */ /*00e0*/ LDG.E R3, [R6.64+0x1000] ; /* 0x0010000406037981 */ /* 0x000ee8000c1e1900 */ /*00f0*/ LDG.E R4, [R6.64+0x1004] ; /* 0x0010040406047981 */ /* 0x000168000c1e1900 */ /*0100*/ LDG.E R9, [R6.64+0x1800] ; /* 0x0018000406097981 */ /* 0x000168000c1e1900 */ /*0110*/ LDG.E R8, [R6.64+0x1804] ; /* 0x0018040406087981 */ /* 0x000168000c1e1900 */ /*0120*/ LDG.E R15, [R6.64+0x2000] ; /* 0x00200004060f7981 */ /* 0x000168000c1e1900 */ /*0130*/ LDG.E R12, [R6.64+0x2004] ; /* 0x00200404060c7981 */ /* 0x000162000c1e1900 */ /*0140*/ ISETP.GE.AND P0, PT, R10, R17, PT ; /* 0x000000110a00720c */ /* 0x004fda0003f06270 */ /*0150*/ @P0 LDG.E R11, [R6.64+0x4] ; /* 0x00000404060b0981 */ /* 0x000162000c1e1900 */ /*0160*/ IADD3 R14, P1, R2, c[0x0][0x168], RZ ; /* 0x00005a00020e7a10 */ /* 0x000fe20007f3e0ff */ /*0170*/ @!P0 IMAD.MOV.U32 R10, RZ, RZ, R17 ; /* 0x000000ffff0a8224 */ /* 0x000fc600078e0011 */ /*0180*/ IADD3.X R16, R5, c[0x0][0x16c], RZ, P1, !PT ; /* 0x00005b0005107a10 */ /* 0x000fe40000ffe4ff */ /*0190*/ ISETP.GE.AND P1, PT, R10, R3, PT ; /* 0x000000030a00720c */ /* 0x008fe20003f26270 */ /*01a0*/ @P0 IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d0224 */ /* 0x000fe200078e000e */ /*01b0*/ @!P0 IADD3 R13, P2, R14, 0x100, RZ ; /* 0x000001000e0d8810 */ /* 0x000fe20007f5e0ff */ /*01c0*/ @!P0 LDG.E R11, [R6.64+0x804] ; /* 0x00080404060b8981 */ /* 0x000162000c1e1900 */ /*01d0*/ BSSY B1, 0x320 ; /* 0x0000014000017945 */ /* 0x000fe20003800000 */ /*01e0*/ @P0 IMAD.MOV.U32 R0, RZ, RZ, R16.reuse ; /* 0x000000ffff000224 */ /* 0x100fe400078e0010 */ /*01f0*/ @!P0 IMAD.X R0, RZ, RZ, R16, P2 ; /* 0x000000ffff008224 */ /* 0x000fcc00010e0610 */ /*0200*/ @!P1 BRA 0x2d0 ; /* 0x000000c000009947 */ /* 0x000fea0003800000 */ /*0210*/ ISETP.GE.AND P0, PT, R3, R10, PT ; /* 0x0000000a0300720c */ /* 0x000fda0003f06270 */ /*0220*/ @!P0 BRA 0x310 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0230*/ IADD3 R6, P1, R14, 0x200, RZ ; /* 0x000002000e067810 */ /* 0x001fc80007f3e0ff */ /*0240*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x000fe20003f06070 */ /*0250*/ IMAD.X R7, RZ, RZ, R16, P1 ; /* 0x000000ffff077224 */ /* 0x000fca00008e0610 */ /*0260*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x000fda0003f06300 */ /*0270*/ @!P0 BRA 0x310 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0280*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0006 */ /*0290*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*02a0*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*02b0*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x020fe200078e0004 */ /*02c0*/ BRA 0x310 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*02d0*/ IADD3 R13, P0, R14, 0x200, RZ ; /* 0x000002000e0d7810 */ /* 0x000fe20007f1e0ff */ /*02e0*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*02f0*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x020fc400078e0004 */ /*0300*/ IMAD.X R0, RZ, RZ, R16, P0 ; /* 0x000000ffff007224 */ /* 0x000fc600000e0610 */ /*0310*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0320*/ ISETP.GE.AND P0, PT, R10, R9, PT ; /* 0x000000090a00720c */ /* 0x020fe20003f06270 */ /*0330*/ BSSY B1, 0x460 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*0340*/ @!P0 BRA 0x410 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*0350*/ ISETP.GE.AND P0, PT, R9, R10, PT ; /* 0x0000000a0900720c */ /* 0x000fda0003f06270 */ /*0360*/ @!P0 BRA 0x450 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0370*/ IADD3 R4, P1, R14, 0x300, RZ ; /* 0x000003000e047810 */ /* 0x000fc80007f3e0ff */ /*0380*/ ISETP.GE.U32.AND P0, PT, R13, R4, PT ; /* 0x000000040d00720c */ /* 0x000fe20003f06070 */ /*0390*/ IMAD.X R3, RZ, RZ, R16, P1 ; /* 0x000000ffff037224 */ /* 0x000fca00008e0610 */ /*03a0*/ ISETP.GE.AND.EX P0, PT, R0, R3, PT, P0 ; /* 0x000000030000720c */ /* 0x000fda0003f06300 */ /*03b0*/ @!P0 BRA 0x450 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*03c0*/ IMAD.MOV.U32 R13, RZ, RZ, R4 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0004 */ /*03d0*/ IMAD.MOV.U32 R0, RZ, RZ, R3 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0003 */ /*03e0*/ IMAD.MOV.U32 R10, RZ, RZ, R9 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0009 */ /*03f0*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e0008 */ /*0400*/ BRA 0x450 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0410*/ IADD3 R13, P0, R14, 0x300, RZ ; /* 0x000003000e0d7810 */ /* 0x000fe20007f1e0ff */ /*0420*/ IMAD.MOV.U32 R10, RZ, RZ, R9 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0009 */ /*0430*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x000fc400078e0008 */ /*0440*/ IMAD.X R0, RZ, RZ, R16, P0 ; /* 0x000000ffff007224 */ /* 0x000fc600000e0610 */ /*0450*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0460*/ ISETP.GE.AND P0, PT, R10, R15, PT ; /* 0x0000000f0a00720c */ /* 0x000fe20003f06270 */ /*0470*/ BSSY B1, 0x5a0 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*0480*/ @!P0 BRA 0x550 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*0490*/ ISETP.GE.AND P0, PT, R15, R10, PT ; /* 0x0000000a0f00720c */ /* 0x000fda0003f06270 */ /*04a0*/ @!P0 BRA 0x590 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*04b0*/ IADD3 R4, P0, R14, 0x400, RZ ; /* 0x000004000e047810 */ /* 0x000fca0007f1e0ff */ /*04c0*/ IMAD.X R3, RZ, RZ, R16, P0 ; /* 0x000000ffff037224 */ /* 0x000fe200000e0610 */ /*04d0*/ ISETP.GE.U32.AND P0, PT, R13, R4, PT ; /* 0x000000040d00720c */ /* 0x000fc80003f06070 */ /*04e0*/ ISETP.GE.AND.EX P0, PT, R0, R3, PT, P0 ; /* 0x000000030000720c */ /* 0x000fda0003f06300 */ /*04f0*/ @!P0 BRA 0x590 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0500*/ IMAD.MOV.U32 R13, RZ, RZ, R4 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0004 */ /*0510*/ IMAD.MOV.U32 R0, RZ, RZ, R3 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0003 */ /*0520*/ IMAD.MOV.U32 R10, RZ, RZ, R15 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e000f */ /*0530*/ IMAD.MOV.U32 R11, RZ, RZ, R12 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e000c */ /*0540*/ BRA 0x590 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0550*/ IADD3 R13, P0, R14, 0x400, RZ ; /* 0x000004000e0d7810 */ /* 0x000fe20007f1e0ff */ /*0560*/ IMAD.MOV.U32 R10, RZ, RZ, R15 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e000f */ /*0570*/ IMAD.MOV.U32 R11, RZ, RZ, R12 ; /* 0x000000ffff0b7224 */ /* 0x000fc400078e000c */ /*0580*/ IMAD.X R0, RZ, RZ, R16, P0 ; /* 0x000000ffff007224 */ /* 0x000fc600000e0610 */ /*0590*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*05a0*/ ISETP.GE.AND P0, PT, R18, 0xa00, PT ; /* 0x00000a001200780c */ /* 0x000fe20003f06270 */ /*05b0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x500 ; /* 0x00000500ff097424 */ /* 0x000fd800078e00ff */ /*05c0*/ @!P0 BRA 0xe40 ; /* 0x0000087000008947 */ /* 0x000fea0003800000 */ /*05d0*/ LEA R6, P0, R2, c[0x0][0x160], 0x3 ; /* 0x0000580002067a11 */ /* 0x001fe200078018ff */ /*05e0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x500 ; /* 0x00000500ff097424 */ /* 0x000fc600078e00ff */ /*05f0*/ LEA.HI.X R7, R2, c[0x0][0x164], R5, 0x3, P0 ; /* 0x0000590002077a11 */ /* 0x000fca00000f1c05 */ /*0600*/ IMAD.WIDE R14, R9, 0x8, R6 ; /* 0x00000008090e7825 */ /* 0x000fca00078e0206 */ /*0610*/ LDG.E R27, [R14.64] ; /* 0x000000040e1b7981 */ /* 0x000ea8000c1e1900 */ /*0620*/ LDG.E R18, [R14.64+0x4] ; /* 0x000004040e127981 */ /* 0x000168000c1e1900 */ /*0630*/ LDG.E R20, [R14.64+0x800] ; /* 0x000800040e147981 */ /* 0x000168000c1e1900 */ /*0640*/ LDG.E R19, [R14.64+0x804] ; /* 0x000804040e137981 */ /* 0x000168000c1e1900 */ /*0650*/ LDG.E R22, [R14.64+0x1000] ; /* 0x001000040e167981 */ /* 0x000168000c1e1900 */ /*0660*/ LDG.E R21, [R14.64+0x1004] ; /* 0x001004040e157981 */ /* 0x000168000c1e1900 */ /*0670*/ LDG.E R24, [R14.64+0x1800] ; /* 0x001800040e187981 */ /* 0x000168000c1e1900 */ /*0680*/ LDG.E R23, [R14.64+0x1804] ; /* 0x001804040e177981 */ /* 0x000168000c1e1900 */ /*0690*/ LDG.E R26, [R14.64+0x2000] ; /* 0x002000040e1a7981 */ /* 0x000168000c1e1900 */ /*06a0*/ LDG.E R25, [R14.64+0x2004] ; /* 0x002004040e197981 */ /* 0x000162000c1e1900 */ /*06b0*/ IADD3 R16, P1, P2, R2, c[0x0][0x168], R9.reuse ; /* 0x00005a0002107a10 */ /* 0x100fe20007a3e009 */ /*06c0*/ BSSY B1, 0x880 ; /* 0x000001b000017945 */ /* 0x000fe20003800000 */ /*06d0*/ SHF.R.S32.HI R4, RZ, 0x1f, R9 ; /* 0x0000001fff047819 */ /* 0x000fc80000011409 */ /*06e0*/ IADD3.X R17, R5, c[0x0][0x16c], R4, P1, P2 ; /* 0x00005b0005117a10 */ /* 0x000fe40000fe4404 */ /*06f0*/ ISETP.GE.AND P0, PT, R10, R27, PT ; /* 0x0000001b0a00720c */ /* 0x004fda0003f06270 */ /*0700*/ @!P0 BRA 0x830 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0710*/ ISETP.GE.AND P0, PT, R27, R10, PT ; /* 0x0000000a1b00720c */ /* 0x001fe20003f06270 */ /*0720*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fe400078e000a */ /*0730*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000b */ /*0740*/ IMAD.MOV.U32 R8, RZ, RZ, R13 ; /* 0x000000ffff087224 */ /* 0x000fe400078e000d */ /*0750*/ IMAD.MOV.U32 R12, RZ, RZ, R0 ; /* 0x000000ffff0c7224 */ /* 0x000fcc00078e0000 */ /*0760*/ @!P0 BRA 0x870 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0770*/ ISETP.GE.U32.AND P0, PT, R13, R16, PT ; /* 0x000000100d00720c */ /* 0x000fe20003f06070 */ /*0780*/ IMAD.MOV.U32 R3, RZ, RZ, R27 ; /* 0x000000ffff037224 */ /* 0x000fe400078e001b */ /*0790*/ IMAD.MOV.U32 R4, RZ, RZ, R18 ; /* 0x000000ffff047224 */ /* 0x020fe200078e0012 */ /*07a0*/ ISETP.GE.AND.EX P0, PT, R0, R17, PT, P0 ; /* 0x000000110000720c */ /* 0x000fe20003f06300 */ /*07b0*/ IMAD.MOV.U32 R8, RZ, RZ, R16 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0010 */ /*07c0*/ IMAD.MOV.U32 R12, RZ, RZ, R17 ; /* 0x000000ffff0c7224 */ /* 0x000fd400078e0011 */ /*07d0*/ @P0 BRA 0x870 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*07e0*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fe400078e000a */ /*07f0*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000b */ /*0800*/ IMAD.MOV.U32 R8, RZ, RZ, R13 ; /* 0x000000ffff087224 */ /* 0x000fe400078e000d */ /*0810*/ IMAD.MOV.U32 R12, RZ, RZ, R0 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e0000 */ /*0820*/ BRA 0x870 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0830*/ IMAD.MOV.U32 R3, RZ, RZ, R27 ; /* 0x000000ffff037224 */ /* 0x001fe400078e001b */ /*0840*/ IMAD.MOV.U32 R4, RZ, RZ, R18 ; /* 0x000000ffff047224 */ /* 0x020fe400078e0012 */ /*0850*/ IMAD.MOV.U32 R8, RZ, RZ, R16 ; /* 0x000000ffff087224 */ /* 0x000fc400078e0010 */ /*0860*/ IMAD.MOV.U32 R12, RZ, RZ, R17 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e0011 */ /*0870*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0880*/ ISETP.GE.AND P0, PT, R3, R20, PT ; /* 0x000000140300720c */ /* 0x020fe20003f06270 */ /*0890*/ BSSY B1, 0x9c0 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*08a0*/ @!P0 BRA 0x970 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*08b0*/ ISETP.GE.AND P0, PT, R20, R3, PT ; /* 0x000000031400720c */ /* 0x000fda0003f06270 */ /*08c0*/ @!P0 BRA 0x9b0 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*08d0*/ IADD3 R11, P1, R16, 0x100, RZ ; /* 0x00000100100b7810 */ /* 0x000fc80007f3e0ff */ /*08e0*/ ISETP.GE.U32.AND P0, PT, R8, R11, PT ; /* 0x0000000b0800720c */ /* 0x000fe20003f06070 */ /*08f0*/ IMAD.X R13, RZ, RZ, R17, P1 ; /* 0x000000ffff0d7224 */ /* 0x000fca00008e0611 */ /*0900*/ ISETP.GE.AND.EX P0, PT, R12, R13, PT, P0 ; /* 0x0000000d0c00720c */ /* 0x000fda0003f06300 */ /*0910*/ @!P0 BRA 0x9b0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0920*/ IMAD.MOV.U32 R3, RZ, RZ, R20 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0014 */ /*0930*/ IMAD.MOV.U32 R4, RZ, RZ, R19 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0013 */ /*0940*/ IMAD.MOV.U32 R8, RZ, RZ, R11 ; /* 0x000000ffff087224 */ /* 0x000fe400078e000b */ /*0950*/ IMAD.MOV.U32 R12, RZ, RZ, R13 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e000d */ /*0960*/ BRA 0x9b0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0970*/ IADD3 R8, P0, R16, 0x100, RZ ; /* 0x0000010010087810 */ /* 0x000fe20007f1e0ff */ /*0980*/ IMAD.MOV.U32 R3, RZ, RZ, R20 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0014 */ /*0990*/ IMAD.MOV.U32 R4, RZ, RZ, R19 ; /* 0x000000ffff047224 */ /* 0x000fc400078e0013 */ /*09a0*/ IMAD.X R12, RZ, RZ, R17, P0 ; /* 0x000000ffff0c7224 */ /* 0x000fc600000e0611 */ /*09b0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*09c0*/ ISETP.GE.AND P0, PT, R3, R22, PT ; /* 0x000000160300720c */ /* 0x000fe20003f06270 */ /*09d0*/ BSSY B1, 0xb00 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*09e0*/ @!P0 BRA 0xab0 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*09f0*/ ISETP.GE.AND P0, PT, R22, R3, PT ; /* 0x000000031600720c */ /* 0x000fda0003f06270 */ /*0a00*/ @!P0 BRA 0xaf0 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0a10*/ IADD3 R11, P1, R16, 0x200, RZ ; /* 0x00000200100b7810 */ /* 0x000fc80007f3e0ff */ /*0a20*/ ISETP.GE.U32.AND P0, PT, R8, R11, PT ; /* 0x0000000b0800720c */ /* 0x000fe20003f06070 */ /*0a30*/ IMAD.X R13, RZ, RZ, R17, P1 ; /* 0x000000ffff0d7224 */ /* 0x000fca00008e0611 */ /*0a40*/ ISETP.GE.AND.EX P0, PT, R12, R13, PT, P0 ; /* 0x0000000d0c00720c */ /* 0x000fda0003f06300 */ /*0a50*/ @!P0 BRA 0xaf0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0a60*/ IMAD.MOV.U32 R3, RZ, RZ, R22 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0016 */ /*0a70*/ IMAD.MOV.U32 R4, RZ, RZ, R21 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0015 */ /*0a80*/ IMAD.MOV.U32 R8, RZ, RZ, R11 ; /* 0x000000ffff087224 */ /* 0x000fe400078e000b */ /*0a90*/ IMAD.MOV.U32 R12, RZ, RZ, R13 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e000d */ /*0aa0*/ BRA 0xaf0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0ab0*/ IADD3 R8, P0, R16, 0x200, RZ ; /* 0x0000020010087810 */ /* 0x000fe20007f1e0ff */ /*0ac0*/ IMAD.MOV.U32 R3, RZ, RZ, R22 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0016 */ /*0ad0*/ IMAD.MOV.U32 R4, RZ, RZ, R21 ; /* 0x000000ffff047224 */ /* 0x000fc400078e0015 */ /*0ae0*/ IMAD.X R12, RZ, RZ, R17, P0 ; /* 0x000000ffff0c7224 */ /* 0x000fc600000e0611 */ /*0af0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0b00*/ ISETP.GE.AND P0, PT, R3, R24, PT ; /* 0x000000180300720c */ /* 0x000fe20003f06270 */ /*0b10*/ BSSY B1, 0xc40 ; /* 0x0000012000017945 */ /* 0x000fd80003800000 */ /*0b20*/ @!P0 BRA 0xbf0 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*0b30*/ ISETP.GE.AND P0, PT, R24, R3, PT ; /* 0x000000031800720c */ /* 0x000fda0003f06270 */ /*0b40*/ @!P0 BRA 0xc30 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0b50*/ IADD3 R11, P1, R16, 0x300, RZ ; /* 0x00000300100b7810 */ /* 0x000fc80007f3e0ff */ /*0b60*/ ISETP.GE.U32.AND P0, PT, R8, R11, PT ; /* 0x0000000b0800720c */ /* 0x000fe20003f06070 */ /*0b70*/ IMAD.X R13, RZ, RZ, R17, P1 ; /* 0x000000ffff0d7224 */ /* 0x000fca00008e0611 */ /*0b80*/ ISETP.GE.AND.EX P0, PT, R12, R13, PT, P0 ; /* 0x0000000d0c00720c */ /* 0x000fda0003f06300 */ /*0b90*/ @!P0 BRA 0xc30 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0ba0*/ IMAD.MOV.U32 R3, RZ, RZ, R24 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0018 */ /*0bb0*/ IMAD.MOV.U32 R4, RZ, RZ, R23 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0017 */ /*0bc0*/ IMAD.MOV.U32 R8, RZ, RZ, R11 ; /* 0x000000ffff087224 */ /* 0x000fe400078e000b */ /*0bd0*/ IMAD.MOV.U32 R12, RZ, RZ, R13 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e000d */ /*0be0*/ BRA 0xc30 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0bf0*/ IADD3 R8, P0, R16, 0x300, RZ ; /* 0x0000030010087810 */ /* 0x000fe20007f1e0ff */ /*0c00*/ IMAD.MOV.U32 R3, RZ, RZ, R24 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0018 */ /*0c10*/ IMAD.MOV.U32 R4, RZ, RZ, R23 ; /* 0x000000ffff047224 */ /* 0x000fc400078e0017 */ /*0c20*/ IMAD.X R12, RZ, RZ, R17, P0 ; /* 0x000000ffff0c7224 */ /* 0x000fc600000e0611 */ /*0c30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0c40*/ ISETP.GE.AND P0, PT, R3, R26, PT ; /* 0x0000001a0300720c */ /* 0x000fe20003f06270 */ /*0c50*/ BSSY B1, 0xe00 ; /* 0x000001a000017945 */ /* 0x000fd80003800000 */ /*0c60*/ @!P0 BRA 0xdb0 ; /* 0x0000014000008947 */ /* 0x000fea0003800000 */ /*0c70*/ ISETP.GE.AND P0, PT, R26, R3, PT ; /* 0x000000031a00720c */ /* 0x000fe20003f06270 */ /*0c80*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0008 */ /*0c90*/ IMAD.MOV.U32 R0, RZ, RZ, R12 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000c */ /*0ca0*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*0cb0*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x000fcc00078e0004 */ /*0cc0*/ @!P0 BRA 0xdf0 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0cd0*/ IADD3 R15, P0, R16, 0x400, RZ ; /* 0x00000400100f7810 */ /* 0x000fe20007f1e0ff */ /*0ce0*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0008 */ /*0cf0*/ IMAD.MOV.U32 R0, RZ, RZ, R12 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000c */ /*0d00*/ IMAD.X R17, RZ, RZ, R17, P0 ; /* 0x000000ffff117224 */ /* 0x000fe200000e0611 */ /*0d10*/ ISETP.GE.U32.AND P0, PT, R8, R15, PT ; /* 0x0000000f0800720c */ /* 0x000fe20003f06070 */ /*0d20*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*0d30*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e0004 */ /*0d40*/ ISETP.GE.AND.EX P0, PT, R12, R17, PT, P0 ; /* 0x000000110c00720c */ /* 0x000fda0003f06300 */ /*0d50*/ @!P0 BRA 0xdf0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0d60*/ IMAD.MOV.U32 R13, RZ, RZ, R15 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000f */ /*0d70*/ IMAD.MOV.U32 R0, RZ, RZ, R17 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0011 */ /*0d80*/ IMAD.MOV.U32 R10, RZ, RZ, R26 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e001a */ /*0d90*/ IMAD.MOV.U32 R11, RZ, RZ, R25 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e0019 */ /*0da0*/ BRA 0xdf0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0db0*/ IADD3 R13, P0, R16, 0x400, RZ ; /* 0x00000400100d7810 */ /* 0x000fe20007f1e0ff */ /*0dc0*/ IMAD.MOV.U32 R10, RZ, RZ, R26 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e001a */ /*0dd0*/ IMAD.MOV.U32 R11, RZ, RZ, R25 ; /* 0x000000ffff0b7224 */ /* 0x000fc400078e0019 */ /*0de0*/ IMAD.X R0, RZ, RZ, R17, P0 ; /* 0x000000ffff007224 */ /* 0x000fc600000e0611 */ /*0df0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0e00*/ IADD3 R3, R9.reuse, 0xa00, RZ ; /* 0x00000a0009037810 */ /* 0x040fe40007ffe0ff */ /*0e10*/ IADD3 R9, R9, 0x500, RZ ; /* 0x0000050009097810 */ /* 0x000fe40007ffe0ff */ /*0e20*/ ISETP.GT.AND P0, PT, R3, c[0x0][0x178], PT ; /* 0x00005e0003007a0c */ /* 0x000fda0003f04270 */ /*0e30*/ @!P0 BRA 0x600 ; /* 0xfffff7c000008947 */ /* 0x000fea000383ffff */ /*0e40*/ ISETP.GE.AND P0, PT, R9, c[0x0][0x178], PT ; /* 0x00005e0009007a0c */ /* 0x000fda0003f06270 */ /*0e50*/ @P0 BRA 0x1980 ; /* 0x00000b2000000947 */ /* 0x000fea0003800000 */ /*0e60*/ IADD3 R3, -R9, c[0x0][0x178], RZ ; /* 0x00005e0009037a10 */ /* 0x000fe20007ffe1ff */ /*0e70*/ BSSY B1, 0x1980 ; /* 0x00000b0000017945 */ /* 0x000fe60003800000 */ /*0e80*/ ISETP.GE.AND P0, PT, R2, R3, PT ; /* 0x000000030200720c */ /* 0x000fda0003f06270 */ /*0e90*/ @P0 BRA 0x1970 ; /* 0x00000ad000000947 */ /* 0x000fea0003800000 */ /*0ea0*/ LOP3.LUT R4, RZ, R2, RZ, 0x33, !PT ; /* 0x00000002ff047212 */ /* 0x000fe200078e33ff */ /*0eb0*/ BSSY B2, 0x11e0 ; /* 0x0000032000027945 */ /* 0x000fe20003800000 */ /*0ec0*/ IMAD.MOV.U32 R6, RZ, RZ, R2 ; /* 0x000000ffff067224 */ /* 0x001fe400078e0002 */ /*0ed0*/ IADD3 R15, -R9, c[0x0][0x178], R4 ; /* 0x00005e00090f7a10 */ /* 0x000fc80007ffe104 */ /*0ee0*/ LEA.HI R4, R15, 0x1, RZ, 0x18 ; /* 0x000000010f047811 */ /* 0x000fc800078fc0ff */ /*0ef0*/ LOP3.LUT P0, R7, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304077812 */ /* 0x000fda000780c0ff */ /*0f00*/ @!P0 BRA 0x11d0 ; /* 0x000002c000008947 */ /* 0x000fea0003800000 */ /*0f10*/ IMAD.IADD R8, R2, 0x1, R9 ; /* 0x0000000102087824 */ /* 0x000fe400078e0209 */ /*0f20*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fe400078e00ff */ /*0f30*/ IMAD.MOV.U32 R6, RZ, RZ, R2 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0002 */ /*0f40*/ IADD3 R12, P1, R8.reuse, c[0x0][0x168], RZ ; /* 0x00005a00080c7a10 */ /* 0x040fe20007f3e0ff */ /*0f50*/ IMAD.WIDE R4, R8, R5, c[0x0][0x160] ; /* 0x0000580008047625 */ /* 0x000fc600078e0205 */ /*0f60*/ LEA.HI.X.SX32 R8, R8, c[0x0][0x16c], 0x1, P1 ; /* 0x00005b0008087a11 */ /* 0x000fe400008f0eff */ /*0f70*/ IADD3 R14, P0, R4, 0x4, RZ ; /* 0x00000004040e7810 */ /* 0x000fca0007f1e0ff */ /*0f80*/ IMAD.X R5, RZ, RZ, R5, P0 ; /* 0x000000ffff057224 */ /* 0x000fe400000e0605 */ /*0f90*/ IMAD.MOV.U32 R4, RZ, RZ, R14 ; /* 0x000000ffff047224 */ /* 0x000fca00078e000e */ /*0fa0*/ LDG.E R17, [R4.64+-0x4] ; /* 0xfffffc0404117981 */ /* 0x000ea8000c1e1900 */ /*0fb0*/ LDG.E R16, [R4.64] ; /* 0x0000000404107981 */ /* 0x000ee2000c1e1900 */ /*0fc0*/ IADD3 R7, R7, -0x1, RZ ; /* 0xffffffff07077810 */ /* 0x000fe20007ffe0ff */ /*0fd0*/ BSSY B3, 0x1180 ; /* 0x000001a000037945 */ /* 0x000fe20003800000 */ /*0fe0*/ IMAD.MOV.U32 R19, RZ, RZ, R11 ; /* 0x000000ffff137224 */ /* 0x000fe200078e000b */ /*0ff0*/ IADD3 R14, P3, R4, 0x800, RZ ; /* 0x00000800040e7810 */ /* 0x000fe20007f7e0ff */ /*1000*/ IMAD.MOV.U32 R18, RZ, RZ, R10 ; /* 0x000000ffff127224 */ /* 0x000fe200078e000a */ /*1010*/ ISETP.NE.AND P2, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe20003f45270 */ /*1020*/ IMAD.MOV.U32 R21, RZ, RZ, R13 ; /* 0x000000ffff157224 */ /* 0x000fc400078e000d */ /*1030*/ IMAD.MOV.U32 R23, RZ, RZ, R0 ; /* 0x000000ffff177224 */ /* 0x000fe400078e0000 */ /*1040*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000c */ /*1050*/ IMAD.MOV.U32 R0, RZ, RZ, R8 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0008 */ /*1060*/ ISETP.GE.AND P0, PT, R10, R17, PT ; /* 0x000000110a00720c */ /* 0x004fe20003f06270 */ /*1070*/ IMAD.MOV.U32 R10, RZ, RZ, R17 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0011 */ /*1080*/ IMAD.MOV.U32 R11, RZ, RZ, R16 ; /* 0x000000ffff0b7224 */ /* 0x008fd400078e0010 */ /*1090*/ @!P0 BRA 0x1170 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*10a0*/ ISETP.GE.AND P4, PT, R17, R18, PT ; /* 0x000000121100720c */ /* 0x000fe20003f86270 */ /*10b0*/ IMAD.MOV.U32 R13, RZ, RZ, R21 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0015 */ /*10c0*/ IMAD.MOV.U32 R0, RZ, RZ, R23 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0017 */ /*10d0*/ IMAD.MOV.U32 R11, RZ, RZ, R19 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0013 */ /*10e0*/ IMAD.MOV.U32 R10, RZ, RZ, R18 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e0012 */ /*10f0*/ @P4 ISETP.LT.U32.AND P1, PT, R21.reuse, R12.reuse, PT ; /* 0x0000000c1500420c */ /* 0x0c0fe40003f21070 */ /*1100*/ @P4 ISETP.GE.U32.AND P0, PT, R21, R12, PT ; /* 0x0000000c1500420c */ /* 0x000fe40003f06070 */ /*1110*/ @P4 ISETP.LT.AND.EX P1, PT, R23.reuse, R8.reuse, PT, P1 ; /* 0x000000081700420c */ /* 0x0c0fe40003f21310 */ /*1120*/ @P4 ISETP.GE.AND.EX P0, PT, R23, R8, PT, P0 ; /* 0x000000081700420c */ /* 0x000fe40003f06300 */ /*1130*/ @P4 SEL R13, R21, R12, P1 ; /* 0x0000000c150d4207 */ /* 0x000fe40000800000 */ /*1140*/ @P4 SEL R0, R23, R8, P1 ; /* 0x0000000817004207 */ /* 0x000fc40000800000 */ /*1150*/ @P4 SEL R11, R19, R16, !P0 ; /* 0x00000010130b4207 */ /* 0x000fe40004000000 */ /*1160*/ @P4 SEL R10, R18, R17, !P0 ; /* 0x00000011120a4207 */ /* 0x000fe40004000000 */ /*1170*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*1180*/ IADD3 R12, P0, R12, 0x100, RZ ; /* 0x000001000c0c7810 */ /* 0x000fe20007f1e0ff */ /*1190*/ IMAD.X R5, RZ, RZ, R5, P3 ; /* 0x000000ffff057224 */ /* 0x000fe200018e0605 */ /*11a0*/ IADD3 R6, R6, 0x100, RZ ; /* 0x0000010006067810 */ /* 0x000fc60007ffe0ff */ /*11b0*/ IMAD.X R8, RZ, RZ, R8, P0 ; /* 0x000000ffff087224 */ /* 0x000fe200000e0608 */ /*11c0*/ @P2 BRA 0xf90 ; /* 0xfffffdc000002947 */ /* 0x000fea000383ffff */ /*11d0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*11e0*/ ISETP.GE.U32.AND P0, PT, R15, 0x300, PT ; /* 0x000003000f00780c */ /* 0x000fda0003f06070 */ /*11f0*/ @!P0 BRA 0x1970 ; /* 0x0000077000008947 */ /* 0x000fea0003800000 */ /*1200*/ IMAD.IADD R15, R6, 0x1, R9 ; /* 0x00000001060f7824 */ /* 0x000fe400078e0209 */ /*1210*/ IMAD.MOV.U32 R4, RZ, RZ, 0x8 ; /* 0x00000008ff047424 */ /* 0x000fc600078e00ff */ /*1220*/ IADD3 R14, R15.reuse, 0x300, RZ ; /* 0x000003000f0e7810 */ /* 0x040fe20007ffe0ff */ /*1230*/ IMAD.WIDE R4, R15.reuse, R4, c[0x0][0x160] ; /* 0x000058000f047625 */ /* 0x040fe200078e0204 */ /*1240*/ IADD3 R16, R15.reuse, 0x200, RZ ; /* 0x000002000f107810 */ /* 0x040fe40007ffe0ff */ /*1250*/ IADD3 R17, R15.reuse, 0x100, RZ ; /* 0x000001000f117810 */ /* 0x040fe40007ffe0ff */ /*1260*/ IADD3 R12, P0, R15, c[0x0][0x168], RZ ; /* 0x00005a000f0c7a10 */ /* 0x000fe40007f1e0ff */ /*1270*/ IADD3 R9, P1, R14, c[0x0][0x168], RZ ; /* 0x00005a000e097a10 */ /* 0x000fe40007f3e0ff */ /*1280*/ IADD3 R8, P2, R16, c[0x0][0x168], RZ ; /* 0x00005a0010087a10 */ /* 0x000fc40007f5e0ff */ /*1290*/ IADD3 R7, P3, R17, c[0x0][0x168], RZ ; /* 0x00005a0011077a10 */ /* 0x000fe40007f7e0ff */ /*12a0*/ LEA.HI.X.SX32 R15, R15, c[0x0][0x16c], 0x1, P0 ; /* 0x00005b000f0f7a11 */ /* 0x000fe400000f0eff */ /*12b0*/ LEA.HI.X.SX32 R14, R14, c[0x0][0x16c], 0x1, P1 ; /* 0x00005b000e0e7a11 */ /* 0x000fe400008f0eff */ /*12c0*/ LEA.HI.X.SX32 R16, R16, c[0x0][0x16c], 0x1, P2 ; /* 0x00005b0010107a11 */ /* 0x000fe400010f0eff */ /*12d0*/ LEA.HI.X.SX32 R17, R17, c[0x0][0x16c], 0x1, P3 ; /* 0x00005b0011117a11 */ /* 0x000fe400018f0eff */ /*12e0*/ LDG.E R21, [R4.64] ; /* 0x0000000404157981 */ /* 0x000ea8000c1e1900 */ /*12f0*/ LDG.E R24, [R4.64+0x4] ; /* 0x0000040404187981 */ /* 0x000ee8000c1e1900 */ /*1300*/ LDG.E R26, [R4.64+0x800] ; /* 0x00080004041a7981 */ /* 0x000168000c1e1900 */ /*1310*/ LDG.E R23, [R4.64+0x804] ; /* 0x0008040404177981 */ /* 0x000168000c1e1900 */ /*1320*/ LDG.E R27, [R4.64+0x1000] ; /* 0x00100004041b7981 */ /* 0x000168000c1e1900 */ /*1330*/ LDG.E R25, [R4.64+0x1004] ; /* 0x0010040404197981 */ /* 0x000168000c1e1900 */ /*1340*/ LDG.E R28, [R4.64+0x1800] ; /* 0x00180004041c7981 */ /* 0x000168000c1e1900 */ /*1350*/ LDG.E R29, [R4.64+0x1804] ; /* 0x00180404041d7981 */ /* 0x000162000c1e1900 */ /*1360*/ BSSY B2, 0x14b0 ; /* 0x0000014000027945 */ /* 0x000fe20003800000 */ /*1370*/ IMAD.MOV.U32 R20, RZ, RZ, R12 ; /* 0x000000ffff147224 */ /* 0x000fc400078e000c */ /*1380*/ IMAD.MOV.U32 R22, RZ, RZ, R15 ; /* 0x000000ffff167224 */ /* 0x000fe200078e000f */ /*1390*/ ISETP.GE.AND P0, PT, R10, R21, PT ; /* 0x000000150a00720c */ /* 0x004fe20003f06270 */ /*13a0*/ IMAD.MOV.U32 R19, RZ, RZ, R21 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0015 */ /*13b0*/ IMAD.MOV.U32 R18, RZ, RZ, R24 ; /* 0x000000ffff127224 */ /* 0x008fd400078e0018 */ /*13c0*/ @!P0 BRA 0x14a0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*13d0*/ ISETP.GE.AND P2, PT, R21, R10, PT ; /* 0x0000000a1500720c */ /* 0x001fe20003f46270 */ /*13e0*/ IMAD.MOV.U32 R18, RZ, RZ, R11 ; /* 0x000000ffff127224 */ /* 0x000fe400078e000b */ /*13f0*/ IMAD.MOV.U32 R19, RZ, RZ, R10 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000a */ /*1400*/ IMAD.MOV.U32 R20, RZ, RZ, R13 ; /* 0x000000ffff147224 */ /* 0x000fe400078e000d */ /*1410*/ IMAD.MOV.U32 R22, RZ, RZ, R0 ; /* 0x000000ffff167224 */ /* 0x000fcc00078e0000 */ /*1420*/ @P2 ISETP.GE.U32.AND P0, PT, R13.reuse, R12.reuse, PT ; /* 0x0000000c0d00220c */ /* 0x0c0fe40003f06070 */ /*1430*/ @P2 ISETP.LT.U32.AND P1, PT, R13, R12, PT ; /* 0x0000000c0d00220c */ /* 0x000fe40003f21070 */ /*1440*/ @P2 ISETP.GE.AND.EX P0, PT, R0.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0000220c */ /* 0x0c0fe40003f06300 */ /*1450*/ @P2 ISETP.LT.AND.EX P1, PT, R0, R15, PT, P1 ; /* 0x0000000f0000220c */ /* 0x000fe40003f21310 */ /*1460*/ @P2 SEL R18, R11, R24, !P0 ; /* 0x000000180b122207 */ /* 0x000fe40004000000 */ /*1470*/ @P2 SEL R19, R10, R21, !P0 ; /* 0x000000150a132207 */ /* 0x000fc40004000000 */ /*1480*/ @P2 SEL R20, R13, R12, P1 ; /* 0x0000000c0d142207 */ /* 0x000fe40000800000 */ /*1490*/ @P2 SEL R22, R0, R15, P1 ; /* 0x0000000f00162207 */ /* 0x000fe40000800000 */ /*14a0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x001fea0003800000 */ /*14b0*/ ISETP.GE.AND P0, PT, R19, R26, PT ; /* 0x0000001a1300720c */ /* 0x020fe20003f06270 */ /*14c0*/ BSSY B2, 0x1600 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*14d0*/ IMAD.MOV.U32 R11, RZ, RZ, R7 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0007 */ /*14e0*/ IMAD.MOV.U32 R13, RZ, RZ, R17 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0011 */ /*14f0*/ IMAD.MOV.U32 R10, RZ, RZ, R26 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e001a */ /*1500*/ IMAD.MOV.U32 R0, RZ, RZ, R23 ; /* 0x000000ffff007224 */ /* 0x000fca00078e0017 */ /*1510*/ @!P0 BRA 0x15f0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1520*/ ISETP.GE.AND P2, PT, R26, R19, PT ; /* 0x000000131a00720c */ /* 0x000fe20003f46270 */ /*1530*/ IMAD.MOV.U32 R0, RZ, RZ, R18 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0012 */ /*1540*/ IMAD.MOV.U32 R10, RZ, RZ, R19 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0013 */ /*1550*/ IMAD.MOV.U32 R11, RZ, RZ, R20 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0014 */ /*1560*/ IMAD.MOV.U32 R13, RZ, RZ, R22 ; /* 0x000000ffff0d7224 */ /* 0x000fcc00078e0016 */ /*1570*/ @P2 ISETP.GE.U32.AND P0, PT, R20.reuse, R7.reuse, PT ; /* 0x000000071400220c */ /* 0x0c0fe40003f06070 */ /*1580*/ @P2 ISETP.LT.U32.AND P1, PT, R20, R7, PT ; /* 0x000000071400220c */ /* 0x000fe40003f21070 */ /*1590*/ @P2 ISETP.GE.AND.EX P0, PT, R22.reuse, R17.reuse, PT, P0 ; /* 0x000000111600220c */ /* 0x0c0fe40003f06300 */ /*15a0*/ @P2 ISETP.LT.AND.EX P1, PT, R22, R17, PT, P1 ; /* 0x000000111600220c */ /* 0x000fe40003f21310 */ /*15b0*/ @P2 SEL R0, R18, R23, !P0 ; /* 0x0000001712002207 */ /* 0x000fe40004000000 */ /*15c0*/ @P2 SEL R10, R19, R26, !P0 ; /* 0x0000001a130a2207 */ /* 0x000fc40004000000 */ /*15d0*/ @P2 SEL R11, R20, R7, P1 ; /* 0x00000007140b2207 */ /* 0x000fe40000800000 */ /*15e0*/ @P2 SEL R13, R22, R17, P1 ; /* 0x00000011160d2207 */ /* 0x000fe40000800000 */ /*15f0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1600*/ ISETP.GE.AND P0, PT, R10, R27, PT ; /* 0x0000001b0a00720c */ /* 0x000fe20003f06270 */ /*1610*/ BSSY B2, 0x1750 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*1620*/ IMAD.MOV.U32 R20, RZ, RZ, R8 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0008 */ /*1630*/ IMAD.MOV.U32 R21, RZ, RZ, R16 ; /* 0x000000ffff157224 */ /* 0x000fe400078e0010 */ /*1640*/ IMAD.MOV.U32 R19, RZ, RZ, R27 ; /* 0x000000ffff137224 */ /* 0x000fe400078e001b */ /*1650*/ IMAD.MOV.U32 R18, RZ, RZ, R25 ; /* 0x000000ffff127224 */ /* 0x000fca00078e0019 */ /*1660*/ @!P0 BRA 0x1740 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*1670*/ ISETP.GE.AND P2, PT, R27, R10, PT ; /* 0x0000000a1b00720c */ /* 0x000fe20003f46270 */ /*1680*/ IMAD.MOV.U32 R18, RZ, RZ, R0 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0000 */ /*1690*/ IMAD.MOV.U32 R19, RZ, RZ, R10 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000a */ /*16a0*/ IMAD.MOV.U32 R20, RZ, RZ, R11 ; /* 0x000000ffff147224 */ /* 0x000fe400078e000b */ /*16b0*/ IMAD.MOV.U32 R21, RZ, RZ, R13 ; /* 0x000000ffff157224 */ /* 0x000fcc00078e000d */ /*16c0*/ @P2 ISETP.GE.U32.AND P0, PT, R11.reuse, R8.reuse, PT ; /* 0x000000080b00220c */ /* 0x0c0fe40003f06070 */ /*16d0*/ @P2 ISETP.LT.U32.AND P1, PT, R11, R8, PT ; /* 0x000000080b00220c */ /* 0x000fe40003f21070 */ /*16e0*/ @P2 ISETP.GE.AND.EX P0, PT, R13.reuse, R16.reuse, PT, P0 ; /* 0x000000100d00220c */ /* 0x0c0fe40003f06300 */ /*16f0*/ @P2 ISETP.LT.AND.EX P1, PT, R13, R16, PT, P1 ; /* 0x000000100d00220c */ /* 0x000fe40003f21310 */ /*1700*/ @P2 SEL R18, R0, R25, !P0 ; /* 0x0000001900122207 */ /* 0x000fe40004000000 */ /*1710*/ @P2 SEL R19, R10, R27, !P0 ; /* 0x0000001b0a132207 */ /* 0x000fc40004000000 */ /*1720*/ @P2 SEL R20, R11, R8, P1 ; /* 0x000000080b142207 */ /* 0x000fe40000800000 */ /*1730*/ @P2 SEL R21, R13, R16, P1 ; /* 0x000000100d152207 */ /* 0x000fe40000800000 */ /*1740*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1750*/ ISETP.GE.AND P0, PT, R19, R28, PT ; /* 0x0000001c1300720c */ /* 0x000fe20003f06270 */ /*1760*/ BSSY B2, 0x18a0 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*1770*/ IMAD.MOV.U32 R13, RZ, RZ, R9 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0009 */ /*1780*/ IMAD.MOV.U32 R0, RZ, RZ, R14 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000e */ /*1790*/ IMAD.MOV.U32 R10, RZ, RZ, R28 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e001c */ /*17a0*/ IMAD.MOV.U32 R11, RZ, RZ, R29 ; /* 0x000000ffff0b7224 */ /* 0x000fca00078e001d */ /*17b0*/ @!P0 BRA 0x1890 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*17c0*/ ISETP.GE.AND P2, PT, R28, R19, PT ; /* 0x000000131c00720c */ /* 0x000fe20003f46270 */ /*17d0*/ IMAD.MOV.U32 R13, RZ, RZ, R20 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0014 */ /*17e0*/ IMAD.MOV.U32 R0, RZ, RZ, R21 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0015 */ /*17f0*/ IMAD.MOV.U32 R11, RZ, RZ, R18 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0012 */ /*1800*/ IMAD.MOV.U32 R10, RZ, RZ, R19 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e0013 */ /*1810*/ @P2 ISETP.LT.U32.AND P1, PT, R20.reuse, R9.reuse, PT ; /* 0x000000091400220c */ /* 0x0c0fe40003f21070 */ /*1820*/ @P2 ISETP.GE.U32.AND P0, PT, R20.reuse, R9.reuse, PT ; /* 0x000000091400220c */ /* 0x0c0fe40003f06070 */ /*1830*/ @P2 ISETP.LT.AND.EX P1, PT, R21.reuse, R14.reuse, PT, P1 ; /* 0x0000000e1500220c */ /* 0x0c0fe40003f21310 */ /*1840*/ @P2 ISETP.GE.AND.EX P0, PT, R21.reuse, R14.reuse, PT, P0 ; /* 0x0000000e1500220c */ /* 0x0c0fe40003f06300 */ /*1850*/ @P2 SEL R13, R20, R9, P1 ; /* 0x00000009140d2207 */ /* 0x000fe40000800000 */ /*1860*/ @P2 SEL R0, R21, R14, P1 ; /* 0x0000000e15002207 */ /* 0x000fc40000800000 */ /*1870*/ @P2 SEL R11, R18, R29, !P0 ; /* 0x0000001d120b2207 */ /* 0x000fe40004000000 */ /*1880*/ @P2 SEL R10, R19, R28, !P0 ; /* 0x0000001c130a2207 */ /* 0x000fe40004000000 */ /*1890*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*18a0*/ IADD3 R6, R6, 0x400, RZ ; /* 0x0000040006067810 */ /* 0x000fe40007ffe0ff */ /*18b0*/ IADD3 R12, P2, R12, 0x400, RZ ; /* 0x000004000c0c7810 */ /* 0x000fe40007f5e0ff */ /*18c0*/ ISETP.GE.AND P0, PT, R6, R3, PT ; /* 0x000000030600720c */ /* 0x000fe40003f06270 */ /*18d0*/ IADD3 R9, P3, R9, 0x400, RZ ; /* 0x0000040009097810 */ /* 0x000fe20007f7e0ff */ /*18e0*/ IMAD.X R15, RZ, RZ, R15, P2 ; /* 0x000000ffff0f7224 */ /* 0x000fe200010e060f */ /*18f0*/ IADD3 R8, P4, R8, 0x400, RZ ; /* 0x0000040008087810 */ /* 0x000fc40007f9e0ff */ /*1900*/ IADD3 R4, P1, R4, 0x2000, RZ ; /* 0x0000200004047810 */ /* 0x000fe20007f3e0ff */ /*1910*/ IMAD.X R14, RZ, RZ, R14, P3 ; /* 0x000000ffff0e7224 */ /* 0x000fe200018e060e */ /*1920*/ IADD3 R7, P5, R7, 0x400, RZ ; /* 0x0000040007077810 */ /* 0x000fe20007fbe0ff */ /*1930*/ IMAD.X R16, RZ, RZ, R16, P4 ; /* 0x000000ffff107224 */ /* 0x000fe400020e0610 */ /*1940*/ IMAD.X R5, RZ, RZ, R5, P1 ; /* 0x000000ffff057224 */ /* 0x000fe400008e0605 */ /*1950*/ IMAD.X R17, RZ, RZ, R17, P5 ; /* 0x000000ffff117224 */ /* 0x000fe200028e0611 */ /*1960*/ @!P0 BRA 0x12e0 ; /* 0xfffff97000008947 */ /* 0x000fea000383ffff */ /*1970*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1980*/ S2R R7, SR_LANEID ; /* 0x0000000000077919 */ /* 0x001e220000000000 */ /*1990*/ BSSY B1, 0x1b00 ; /* 0x0000016000017945 */ /* 0x000fe60003800000 */ /*19a0*/ SHFL.DOWN PT, R3, R10, 0x1, 0x1f ; /* 0x08201f000a037f89 */ /* 0x0002a800000e0000 */ /*19b0*/ SHFL.DOWN PT, R4, R11, 0x1, 0x1f ; /* 0x08201f000b047f89 */ /* 0x0002e800000e0000 */ /*19c0*/ SHFL.DOWN PT, R6, R13, 0x1, 0x1f ; /* 0x08201f000d067f89 */ /* 0x00032800000e0000 */ /*19d0*/ SHFL.DOWN PT, R5, R0, 0x1, 0x1f ; /* 0x08201f0000057f89 */ /* 0x00026200000e0000 */ /*19e0*/ ISETP.GT.AND P0, PT, R7, 0x1e, PT ; /* 0x0000001e0700780c */ /* 0x001fda0003f04270 */ /*19f0*/ @P0 BRA 0x1af0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1a00*/ ISETP.GE.AND P0, PT, R10, R3, PT ; /* 0x000000030a00720c */ /* 0x01cfda0003f06270 */ /*1a10*/ @!P0 BRA 0x1ab0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1a20*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x000fc80003f06070 */ /*1a30*/ ISETP.GE.AND.EX P0, PT, R0, R5, PT, P0 ; /* 0x000000050000720c */ /* 0x002fc80003f06300 */ /*1a40*/ ISETP.LT.OR P0, PT, R3, R10, !P0 ; /* 0x0000000a0300720c */ /* 0x000fda0004701670 */ /*1a50*/ @P0 BRA 0x1af0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1a60*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0006 */ /*1a70*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0005 */ /*1a80*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*1a90*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e0004 */ /*1aa0*/ BRA 0x1af0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1ab0*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e0006 */ /*1ac0*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0005 */ /*1ad0*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0003 */ /*1ae0*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0004 */ /*1af0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x01cfea0003800000 */ /*1b00*/ ISETP.GT.AND P0, PT, R7, 0x1d, PT ; /* 0x0000001d0700780c */ /* 0x000fe20003f04270 */ /*1b10*/ SHFL.DOWN PT, R3, R10, 0x2, 0x1f ; /* 0x08401f000a037f89 */ /* 0x0000a200000e0000 */ /*1b20*/ BSSY B1, 0x1c70 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*1b30*/ SHFL.DOWN PT, R4, R11, 0x2, 0x1f ; /* 0x08401f000b047f89 */ /* 0x0000e800000e0000 */ /*1b40*/ SHFL.DOWN PT, R6, R13, 0x2, 0x1f ; /* 0x08401f000d067f89 */ /* 0x00012800000e0000 */ /*1b50*/ SHFL.DOWN PT, R5, R0, 0x2, 0x1f ; /* 0x08401f0000057f89 */ /* 0x00206200000e0000 */ /*1b60*/ @P0 BRA 0x1c60 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1b70*/ ISETP.GE.AND P0, PT, R10, R3, PT ; /* 0x000000030a00720c */ /* 0x004fda0003f06270 */ /*1b80*/ @!P0 BRA 0x1c20 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1b90*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x010fc80003f06070 */ /*1ba0*/ ISETP.GE.AND.EX P0, PT, R0, R5, PT, P0 ; /* 0x000000050000720c */ /* 0x002fc80003f06300 */ /*1bb0*/ ISETP.LT.OR P0, PT, R3, R10, !P0 ; /* 0x0000000a0300720c */ /* 0x000fda0004701670 */ /*1bc0*/ @P0 BRA 0x1c60 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1bd0*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e0006 */ /*1be0*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0005 */ /*1bf0*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*1c00*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x008fe200078e0004 */ /*1c10*/ BRA 0x1c60 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1c20*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x011fe400078e0006 */ /*1c30*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x002fe400078e0005 */ /*1c40*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0003 */ /*1c50*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x008fe400078e0004 */ /*1c60*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1c70*/ ISETP.GT.AND P0, PT, R7, 0x1b, PT ; /* 0x0000001b0700780c */ /* 0x000fe20003f04270 */ /*1c80*/ SHFL.DOWN PT, R3, R10, 0x4, 0x1f ; /* 0x08801f000a037f89 */ /* 0x00442200000e0000 */ /*1c90*/ BSSY B1, 0x1de0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*1ca0*/ SHFL.DOWN PT, R4, R11, 0x4, 0x1f ; /* 0x08801f000b047f89 */ /* 0x0084e800000e0000 */ /*1cb0*/ SHFL.DOWN PT, R6, R13, 0x4, 0x1f ; /* 0x08801f000d067f89 */ /* 0x01052800000e0000 */ /*1cc0*/ SHFL.DOWN PT, R5, R0, 0x4, 0x1f ; /* 0x08801f0000057f89 */ /* 0x00246200000e0000 */ /*1cd0*/ @P0 BRA 0x1dd0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1ce0*/ ISETP.GE.AND P0, PT, R10, R3, PT ; /* 0x000000030a00720c */ /* 0x001fda0003f06270 */ /*1cf0*/ @!P0 BRA 0x1d90 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1d00*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x010fc80003f06070 */ /*1d10*/ ISETP.GE.AND.EX P0, PT, R0, R5, PT, P0 ; /* 0x000000050000720c */ /* 0x002fc80003f06300 */ /*1d20*/ ISETP.LT.OR P0, PT, R3, R10, !P0 ; /* 0x0000000a0300720c */ /* 0x000fda0004701670 */ /*1d30*/ @P0 BRA 0x1dd0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1d40*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x004fe400078e0006 */ /*1d50*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0005 */ /*1d60*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*1d70*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x008fe200078e0004 */ /*1d80*/ BRA 0x1dd0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1d90*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x014fe400078e0006 */ /*1da0*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x002fe400078e0005 */ /*1db0*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0003 */ /*1dc0*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x008fe400078e0004 */ /*1dd0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1de0*/ ISETP.GT.AND P0, PT, R7, 0x17, PT ; /* 0x000000170700780c */ /* 0x000fe20003f04270 */ /*1df0*/ SHFL.DOWN PT, R3, R10, 0x8, 0x1f ; /* 0x09001f000a037f89 */ /* 0x0010a200000e0000 */ /*1e00*/ BSSY B1, 0x1f50 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*1e10*/ SHFL.DOWN PT, R4, R11, 0x8, 0x1f ; /* 0x09001f000b047f89 */ /* 0x0080e800000e0000 */ /*1e20*/ SHFL.DOWN PT, R6, R13, 0x8, 0x1f ; /* 0x09001f000d067f89 */ /* 0x01012800000e0000 */ /*1e30*/ SHFL.DOWN PT, R5, R0, 0x8, 0x1f ; /* 0x09001f0000057f89 */ /* 0x00206200000e0000 */ /*1e40*/ @P0 BRA 0x1f40 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1e50*/ ISETP.GE.AND P0, PT, R10, R3, PT ; /* 0x000000030a00720c */ /* 0x004fda0003f06270 */ /*1e60*/ @!P0 BRA 0x1f00 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1e70*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x010fc80003f06070 */ /*1e80*/ ISETP.GE.AND.EX P0, PT, R0, R5, PT, P0 ; /* 0x000000050000720c */ /* 0x002fc80003f06300 */ /*1e90*/ ISETP.LT.OR P0, PT, R3, R10, !P0 ; /* 0x0000000a0300720c */ /* 0x000fda0004701670 */ /*1ea0*/ @P0 BRA 0x1f40 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*1eb0*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e0006 */ /*1ec0*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0005 */ /*1ed0*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*1ee0*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x008fe200078e0004 */ /*1ef0*/ BRA 0x1f40 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*1f00*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x011fe200078e0006 */ /*1f10*/ MOV R10, R3 ; /* 0x00000003000a7202 */ /* 0x000fe20000000f00 */ /*1f20*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x002fe400078e0005 */ /*1f30*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x008fc400078e0004 */ /*1f40*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1f50*/ ISETP.GT.AND P0, PT, R7, 0xf, PT ; /* 0x0000000f0700780c */ /* 0x000fe20003f04270 */ /*1f60*/ SHFL.DOWN PT, R3, R10, 0x10, 0x1f ; /* 0x0a001f000a037f89 */ /* 0x00442200000e0000 */ /*1f70*/ BSSY B1, 0x20c0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*1f80*/ SHFL.DOWN PT, R4, R11, 0x10, 0x1f ; /* 0x0a001f000b047f89 */ /* 0x0084e800000e0000 */ /*1f90*/ SHFL.DOWN PT, R6, R13, 0x10, 0x1f ; /* 0x0a001f000d067f89 */ /* 0x01052800000e0000 */ /*1fa0*/ SHFL.DOWN PT, R5, R0, 0x10, 0x1f ; /* 0x0a001f0000057f89 */ /* 0x00246200000e0000 */ /*1fb0*/ @P0 BRA 0x20b0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*1fc0*/ ISETP.GE.AND P0, PT, R10, R3, PT ; /* 0x000000030a00720c */ /* 0x001fda0003f06270 */ /*1fd0*/ @!P0 BRA 0x2070 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1fe0*/ ISETP.GE.U32.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x010fc80003f06070 */ /*1ff0*/ ISETP.GE.AND.EX P0, PT, R0, R5, PT, P0 ; /* 0x000000050000720c */ /* 0x002fc80003f06300 */ /*2000*/ ISETP.LT.OR P0, PT, R3, R10, !P0 ; /* 0x0000000a0300720c */ /* 0x000fda0004701670 */ /*2010*/ @P0 BRA 0x20b0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*2020*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x004fe400078e0006 */ /*2030*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0005 */ /*2040*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0003 */ /*2050*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x008fe200078e0004 */ /*2060*/ BRA 0x20b0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*2070*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x014fe400078e0006 */ /*2080*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x002fe400078e0005 */ /*2090*/ IMAD.MOV.U32 R10, RZ, RZ, R3 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0003 */ /*20a0*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x008fe400078e0004 */ /*20b0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*20c0*/ ISETP.NE.AND P0, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f05270 */ /*20d0*/ ISETP.NE.AND P2, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fd60003f45270 */ /*20e0*/ @!P0 SHF.R.S32.HI R3, RZ, 0x1f, R2 ; /* 0x0000001fff038819 */ /* 0x001fe20000011402 */ /*20f0*/ @!P0 IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff048224 */ /* 0x008fe400078e000d */ /*2100*/ @!P0 IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff058224 */ /* 0x002fe200078e0000 */ /*2110*/ @!P0 LEA.HI R3, R3, R2, RZ, 0x5 ; /* 0x0000000203038211 */ /* 0x000fc800078f28ff */ /*2120*/ @!P0 SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff038819 */ /* 0x000fca0000011403 */ /*2130*/ @!P0 IMAD.SHL.U32 R3, R3, 0x10, RZ ; /* 0x0000001003038824 */ /* 0x000fca00078e00ff */ /*2140*/ @!P0 STS.64 [R3+0x10], R4 ; /* 0x0000100403008388 */ /* 0x0001e80000000a00 */ /*2150*/ @!P0 STS.64 [R3+0x8], R10 ; /* 0x0000080a03008388 */ /* 0x0001e80000000a00 */ /*2160*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2170*/ @P2 BRA 0x5d70 ; /* 0x00003bf000002947 */ /* 0x000fea0003800000 */ /*2180*/ LDS.64 R6, [0x18] ; /* 0x00001800ff067984 */ /* 0x010e620000000a00 */ /*2190*/ BSSY B1, 0x2310 ; /* 0x0000017000017945 */ /* 0x000fe60003800000 */ /*21a0*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ee80000000a00 */ /*21b0*/ LDS.64 R4, [0x28] ; /* 0x00002800ff047984 */ /* 0x001e280000000a00 */ /*21c0*/ LDS.64 R2, [0x30] ; /* 0x00003000ff027984 */ /* 0x000f220000000a00 */ /*21d0*/ ISETP.GE.AND P0, PT, R10, R6, PT ; /* 0x000000060a00720c */ /* 0x002fe20003f06270 */ /*21e0*/ IMAD.MOV.U32 R28, RZ, RZ, R7 ; /* 0x000000ffff1c7224 */ /* 0x000fc400078e0007 */ /*21f0*/ IMAD.MOV.U32 R29, RZ, RZ, R6 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e0006 */ /*2200*/ IMAD.MOV.U32 R27, RZ, RZ, R8 ; /* 0x000000ffff1b7224 */ /* 0x008fe400078e0008 */ /*2210*/ IMAD.MOV.U32 R26, RZ, RZ, R9 ; /* 0x000000ffff1a7224 */ /* 0x000fcc00078e0009 */ /*2220*/ @!P0 BRA 0x2300 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2230*/ ISETP.GE.AND P3, PT, R6, R10, PT ; /* 0x0000000a0600720c */ /* 0x011fe20003f66270 */ /*2240*/ IMAD.MOV.U32 R27, RZ, RZ, R13 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e000d */ /*2250*/ IMAD.MOV.U32 R26, RZ, RZ, R0 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e0000 */ /*2260*/ IMAD.MOV.U32 R28, RZ, RZ, R11 ; /* 0x000000ffff1c7224 */ /* 0x000fe400078e000b */ /*2270*/ IMAD.MOV.U32 R29, RZ, RZ, R10 ; /* 0x000000ffff1d7224 */ /* 0x000fcc00078e000a */ /*2280*/ @P3 ISETP.LT.U32.AND P1, PT, R13.reuse, R8.reuse, PT ; /* 0x000000080d00320c */ /* 0x0c0fe40003f21070 */ /*2290*/ @P3 ISETP.GE.U32.AND P0, PT, R13.reuse, R8.reuse, PT ; /* 0x000000080d00320c */ /* 0x0c0fe40003f06070 */ /*22a0*/ @P3 ISETP.LT.AND.EX P1, PT, R0.reuse, R9.reuse, PT, P1 ; /* 0x000000090000320c */ /* 0x0c0fe40003f21310 */ /*22b0*/ @P3 ISETP.GE.AND.EX P0, PT, R0.reuse, R9.reuse, PT, P0 ; /* 0x000000090000320c */ /* 0x0c0fe40003f06300 */ /*22c0*/ @P3 SEL R27, R13, R8, P1 ; /* 0x000000080d1b3207 */ /* 0x000fe40000800000 */ /*22d0*/ @P3 SEL R26, R0, R9, P1 ; /* 0x00000009001a3207 */ /* 0x000fc40000800000 */ /*22e0*/ @P3 SEL R28, R11, R7, !P0 ; /* 0x000000070b1c3207 */ /* 0x000fe40004000000 */ /*22f0*/ @P3 SEL R29, R10, R6, !P0 ; /* 0x000000060a1d3207 */ /* 0x000fe40004000000 */ /*2300*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x011fea0003800000 */ /*2310*/ LDS.64 R24, [0x38] ; /* 0x00003800ff187984 */ /* 0x000e220000000a00 */ /*2320*/ ISETP.GE.AND P0, PT, R29, R4, PT ; /* 0x000000041d00720c */ /* 0x000fe20003f06270 */ /*2330*/ BSSY B1, 0x2500 ; /* 0x000001c000017945 */ /* 0x000fe20003800000 */ /*2340*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x004fe200078e0005 */ /*2350*/ LDS.64 R22, [0x40] ; /* 0x00004000ff167984 */ /* 0x000e620000000a00 */ /*2360*/ IMAD.MOV.U32 R31, RZ, RZ, R4 ; /* 0x000000ffff1f7224 */ /* 0x000fe400078e0004 */ /*2370*/ IMAD.MOV.U32 R33, RZ, RZ, R2 ; /* 0x000000ffff217224 */ /* 0x000fe200078e0002 */ /*2380*/ LDS.64 R20, [0x48] ; /* 0x00004800ff147984 */ /* 0x000ea20000000a00 */ /*2390*/ IMAD.MOV.U32 R30, RZ, RZ, R3 ; /* 0x000000ffff1e7224 */ /* 0x000fc600078e0003 */ /*23a0*/ LDS.64 R18, [0x50] ; /* 0x00005000ff127984 */ /* 0x000ee80000000a00 */ /*23b0*/ LDS.64 R16, [0x58] ; /* 0x00005800ff107984 */ /* 0x000f280000000a00 */ /*23c0*/ LDS.64 R14, [0x60] ; /* 0x00006000ff0e7984 */ /* 0x000e280000000a00 */ /*23d0*/ LDS.64 R12, [0x68] ; /* 0x00006800ff0c7984 */ /* 0x000e280000000a00 */ /*23e0*/ LDS.64 R10, [0x70] ; /* 0x00007000ff0a7984 */ /* 0x000e280000000a00 */ /*23f0*/ LDS.64 R6, [0x78] ; /* 0x00007800ff067984 */ /* 0x000e280000000a00 */ /*2400*/ LDS.64 R8, [0x80] ; /* 0x00008000ff087984 */ /* 0x000e220000000a00 */ /*2410*/ @!P0 BRA 0x24f0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2420*/ ISETP.GE.AND P3, PT, R4, R29, PT ; /* 0x0000001d0400720c */ /* 0x000fe20003f66270 */ /*2430*/ IMAD.MOV.U32 R33, RZ, RZ, R27 ; /* 0x000000ffff217224 */ /* 0x000fc400078e001b */ /*2440*/ IMAD.MOV.U32 R30, RZ, RZ, R26 ; /* 0x000000ffff1e7224 */ /* 0x000fe400078e001a */ /*2450*/ IMAD.MOV.U32 R0, RZ, RZ, R28 ; /* 0x000000ffff007224 */ /* 0x000fe400078e001c */ /*2460*/ IMAD.MOV.U32 R31, RZ, RZ, R29 ; /* 0x000000ffff1f7224 */ /* 0x000fcc00078e001d */ /*2470*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R2.reuse, PT ; /* 0x000000021b00320c */ /* 0x0c0fe40003f21070 */ /*2480*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R2.reuse, PT ; /* 0x000000021b00320c */ /* 0x0c0fe40003f06070 */ /*2490*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R3.reuse, PT, P1 ; /* 0x000000031a00320c */ /* 0x0c0fe40003f21310 */ /*24a0*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R3.reuse, PT, P0 ; /* 0x000000031a00320c */ /* 0x0c0fe40003f06300 */ /*24b0*/ @P3 SEL R33, R27, R2, P1 ; /* 0x000000021b213207 */ /* 0x000fe40000800000 */ /*24c0*/ @P3 SEL R30, R26, R3, P1 ; /* 0x000000031a1e3207 */ /* 0x000fc40000800000 */ /*24d0*/ @P3 SEL R0, R28, R5, !P0 ; /* 0x000000051c003207 */ /* 0x000fe40004000000 */ /*24e0*/ @P3 SEL R31, R29, R4, !P0 ; /* 0x000000041d1f3207 */ /* 0x000fe40004000000 */ /*24f0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2500*/ ISETP.GE.AND P0, PT, R31, R24, PT ; /* 0x000000181f00720c */ /* 0x001fe20003f06270 */ /*2510*/ BSSY B1, 0x2650 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2520*/ IMAD.MOV.U32 R2, RZ, RZ, R25 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0019 */ /*2530*/ IMAD.MOV.U32 R3, RZ, RZ, R24 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0018 */ /*2540*/ IMAD.MOV.U32 R27, RZ, RZ, R22 ; /* 0x000000ffff1b7224 */ /* 0x002fe400078e0016 */ /*2550*/ IMAD.MOV.U32 R26, RZ, RZ, R23 ; /* 0x000000ffff1a7224 */ /* 0x000fca00078e0017 */ /*2560*/ @!P0 BRA 0x2640 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2570*/ ISETP.GE.AND P3, PT, R24, R31, PT ; /* 0x0000001f1800720c */ /* 0x000fe20003f66270 */ /*2580*/ IMAD.MOV.U32 R27, RZ, RZ, R33 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0021 */ /*2590*/ IMAD.MOV.U32 R26, RZ, RZ, R30 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e001e */ /*25a0*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*25b0*/ IMAD.MOV.U32 R3, RZ, RZ, R31 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e001f */ /*25c0*/ @P3 ISETP.LT.U32.AND P1, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f21070 */ /*25d0*/ @P3 ISETP.GE.U32.AND P0, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f06070 */ /*25e0*/ @P3 ISETP.LT.AND.EX P1, PT, R30.reuse, R23.reuse, PT, P1 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f21310 */ /*25f0*/ @P3 ISETP.GE.AND.EX P0, PT, R30.reuse, R23.reuse, PT, P0 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f06300 */ /*2600*/ @P3 SEL R27, R33, R22, P1 ; /* 0x00000016211b3207 */ /* 0x000fe40000800000 */ /*2610*/ @P3 SEL R26, R30, R23, P1 ; /* 0x000000171e1a3207 */ /* 0x000fc40000800000 */ /*2620*/ @P3 SEL R2, R0, R25, !P0 ; /* 0x0000001900023207 */ /* 0x000fe40004000000 */ /*2630*/ @P3 SEL R3, R31, R24, !P0 ; /* 0x000000181f033207 */ /* 0x000fe40004000000 */ /*2640*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2650*/ ISETP.GE.AND P0, PT, R3, R20, PT ; /* 0x000000140300720c */ /* 0x004fe20003f06270 */ /*2660*/ BSSY B1, 0x27a0 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2670*/ IMAD.MOV.U32 R0, RZ, RZ, R21 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0015 */ /*2680*/ IMAD.MOV.U32 R5, RZ, RZ, R20 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0014 */ /*2690*/ IMAD.MOV.U32 R23, RZ, RZ, R18 ; /* 0x000000ffff177224 */ /* 0x008fe400078e0012 */ /*26a0*/ IMAD.MOV.U32 R4, RZ, RZ, R19 ; /* 0x000000ffff047224 */ /* 0x000fca00078e0013 */ /*26b0*/ @!P0 BRA 0x2790 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*26c0*/ ISETP.GE.AND P3, PT, R20, R3, PT ; /* 0x000000031400720c */ /* 0x000fe20003f66270 */ /*26d0*/ IMAD.MOV.U32 R23, RZ, RZ, R27 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001b */ /*26e0*/ IMAD.MOV.U32 R4, RZ, RZ, R26 ; /* 0x000000ffff047224 */ /* 0x000fe400078e001a */ /*26f0*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*2700*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*2710*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f21070 */ /*2720*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f06070 */ /*2730*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R19.reuse, PT, P1 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f21310 */ /*2740*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R19.reuse, PT, P0 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f06300 */ /*2750*/ @P3 SEL R23, R27, R18, P1 ; /* 0x000000121b173207 */ /* 0x000fe40000800000 */ /*2760*/ @P3 SEL R4, R26, R19, P1 ; /* 0x000000131a043207 */ /* 0x000fc40000800000 */ /*2770*/ @P3 SEL R0, R2, R21, !P0 ; /* 0x0000001502003207 */ /* 0x000fe40004000000 */ /*2780*/ @P3 SEL R5, R3, R20, !P0 ; /* 0x0000001403053207 */ /* 0x000fe40004000000 */ /*2790*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*27a0*/ ISETP.GE.AND P0, PT, R5, R16, PT ; /* 0x000000100500720c */ /* 0x010fe20003f06270 */ /*27b0*/ BSSY B1, 0x28f0 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*27c0*/ IMAD.MOV.U32 R2, RZ, RZ, R17 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0011 */ /*27d0*/ IMAD.MOV.U32 R3, RZ, RZ, R16 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0010 */ /*27e0*/ IMAD.MOV.U32 R19, RZ, RZ, R14 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000e */ /*27f0*/ IMAD.MOV.U32 R18, RZ, RZ, R15 ; /* 0x000000ffff127224 */ /* 0x000fca00078e000f */ /*2800*/ @!P0 BRA 0x28e0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2810*/ ISETP.GE.AND P3, PT, R16, R5, PT ; /* 0x000000051000720c */ /* 0x000fe20003f66270 */ /*2820*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0017 */ /*2830*/ IMAD.MOV.U32 R18, RZ, RZ, R4 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0004 */ /*2840*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*2850*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0005 */ /*2860*/ @P3 ISETP.LT.U32.AND P1, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f21070 */ /*2870*/ @P3 ISETP.GE.U32.AND P0, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f06070 */ /*2880*/ @P3 ISETP.LT.AND.EX P1, PT, R4.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0400320c */ /* 0x0c0fe40003f21310 */ /*2890*/ @P3 ISETP.GE.AND.EX P0, PT, R4.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0400320c */ /* 0x0c0fe40003f06300 */ /*28a0*/ @P3 SEL R19, R23, R14, P1 ; /* 0x0000000e17133207 */ /* 0x000fe40000800000 */ /*28b0*/ @P3 SEL R18, R4, R15, P1 ; /* 0x0000000f04123207 */ /* 0x000fc40000800000 */ /*28c0*/ @P3 SEL R2, R0, R17, !P0 ; /* 0x0000001100023207 */ /* 0x000fe40004000000 */ /*28d0*/ @P3 SEL R3, R5, R16, !P0 ; /* 0x0000001005033207 */ /* 0x000fe40004000000 */ /*28e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*28f0*/ ISETP.GE.AND P0, PT, R3, R12, PT ; /* 0x0000000c0300720c */ /* 0x000fe20003f06270 */ /*2900*/ BSSY B1, 0x2a40 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*2910*/ IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000d */ /*2920*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000c */ /*2930*/ IMAD.MOV.U32 R15, RZ, RZ, R10 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e000a */ /*2940*/ IMAD.MOV.U32 R14, RZ, RZ, R11 ; /* 0x000000ffff0e7224 */ /* 0x000fca00078e000b */ /*2950*/ @!P0 BRA 0x2a30 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2960*/ ISETP.GE.AND P3, PT, R12, R3, PT ; /* 0x000000030c00720c */ /* 0x000fe20003f66270 */ /*2970*/ IMAD.MOV.U32 R15, RZ, RZ, R19 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0013 */ /*2980*/ IMAD.MOV.U32 R14, RZ, RZ, R18 ; /* 0x000000ffff0e7224 */ /* 0x000fe400078e0012 */ /*2990*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0002 */ /*29a0*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*29b0*/ @P3 ISETP.LT.U32.AND P1, PT, R19.reuse, R10.reuse, PT ; /* 0x0000000a1300320c */ /* 0x0c0fe40003f21070 */ /*29c0*/ @P3 ISETP.GE.U32.AND P0, PT, R19.reuse, R10.reuse, PT ; /* 0x0000000a1300320c */ /* 0x0c0fe40003f06070 */ /*29d0*/ @P3 ISETP.LT.AND.EX P1, PT, R18.reuse, R11.reuse, PT, P1 ; /* 0x0000000b1200320c */ /* 0x0c0fe40003f21310 */ /*29e0*/ @P3 ISETP.GE.AND.EX P0, PT, R18.reuse, R11.reuse, PT, P0 ; /* 0x0000000b1200320c */ /* 0x0c0fe40003f06300 */ /*29f0*/ @P3 SEL R15, R19, R10, P1 ; /* 0x0000000a130f3207 */ /* 0x000fe40000800000 */ /*2a00*/ @P3 SEL R14, R18, R11, P1 ; /* 0x0000000b120e3207 */ /* 0x000fc40000800000 */ /*2a10*/ @P3 SEL R4, R2, R13, !P0 ; /* 0x0000000d02043207 */ /* 0x000fe40004000000 */ /*2a20*/ @P3 SEL R5, R3, R12, !P0 ; /* 0x0000000c03053207 */ /* 0x000fe40004000000 */ /*2a30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2a40*/ ISETP.GE.AND P0, PT, R5, R6, PT ; /* 0x000000060500720c */ /* 0x000fe20003f06270 */ /*2a50*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0008 */ /*2a60*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*2a70*/ IMAD.MOV.U32 R10, RZ, RZ, R6 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0006 */ /*2a80*/ IMAD.MOV.U32 R11, RZ, RZ, R7 ; /* 0x000000ffff0b7224 */ /* 0x000fcc00078e0007 */ /*2a90*/ @!P0 BRA 0x5d70 ; /* 0x000032d000008947 */ /* 0x000fea0003800000 */ /*2aa0*/ ISETP.GE.AND P0, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003f06270 */ /*2ab0*/ IMAD.MOV.U32 R13, RZ, RZ, R15 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000f */ /*2ac0*/ IMAD.MOV.U32 R0, RZ, RZ, R14 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000e */ /*2ad0*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0005 */ /*2ae0*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x000fcc00078e0004 */ /*2af0*/ @!P0 BRA 0x5d70 ; /* 0x0000327000008947 */ /* 0x000fea0003800000 */ /*2b00*/ ISETP.LT.U32.AND P1, PT, R15.reuse, R8.reuse, PT ; /* 0x000000080f00720c */ /* 0x0c0fe40003f21070 */ /*2b10*/ ISETP.GE.U32.AND P0, PT, R15.reuse, R8.reuse, PT ; /* 0x000000080f00720c */ /* 0x0c0fe40003f06070 */ /*2b20*/ ISETP.LT.AND.EX P1, PT, R14.reuse, R9.reuse, PT, P1 ; /* 0x000000090e00720c */ /* 0x0c0fe40003f21310 */ /*2b30*/ ISETP.GE.AND.EX P0, PT, R14.reuse, R9.reuse, PT, P0 ; /* 0x000000090e00720c */ /* 0x0c0fe40003f06300 */ /*2b40*/ SEL R13, R15, R8, P1 ; /* 0x000000080f0d7207 */ /* 0x000fe40000800000 */ /*2b50*/ SEL R0, R14, R9, P1 ; /* 0x000000090e007207 */ /* 0x000fc40000800000 */ /*2b60*/ SEL R11, R4, R7, !P0 ; /* 0x00000007040b7207 */ /* 0x000fe40004000000 */ /*2b70*/ SEL R10, R5, R6, !P0 ; /* 0x00000006050a7207 */ /* 0x000fe20004000000 */ /*2b80*/ BRA 0x5d70 ; /* 0x000031e000007947 */ /* 0x000fea0003800000 */ /*2b90*/ ISETP.GE.AND P0, PT, R2, c[0x0][0x178], PT ; /* 0x00005e0002007a0c */ /* 0x000fe20003f06270 */ /*2ba0*/ CS2R R10, SRZ ; /* 0x00000000000a7805 */ /* 0x000fd8000001ff00 */ /*2bb0*/ @!P0 LDG.E R10, [R6.64] ; /* 0x00000004060a8981 */ /* 0x000168000c1e1900 */ /*2bc0*/ @!P0 LDG.E R11, [R6.64+0x4] ; /* 0x00000404060b8981 */ /* 0x000162000c1e1900 */ /*2bd0*/ IMAD.MOV.U32 R3, RZ, RZ, R2 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0002 */ /*2be0*/ @!P0 IADD3 R3, R2.reuse, 0x100, RZ ; /* 0x0000010002038810 */ /* 0x040fe20007ffe0ff */ /*2bf0*/ IMAD.MOV.U32 R13, RZ, RZ, RZ ; /* 0x000000ffff0d7224 */ /* 0x000fe200078e00ff */ /*2c00*/ @!P0 IADD3 R13, P2, R2, c[0x0][0x168], RZ ; /* 0x00005a00020d8a10 */ /* 0x000fe20007f5e0ff */ /*2c10*/ BSSY B1, 0x3660 ; /* 0x00000a4000017945 */ /* 0x000fe20003800000 */ /*2c20*/ ISETP.GE.AND P1, PT, R3, c[0x0][0x178], PT ; /* 0x00005e0003007a0c */ /* 0x000fe20003f26270 */ /*2c30*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fe200078e00ff */ /*2c40*/ @!P0 IADD3.X R0, R5, c[0x0][0x16c], RZ, P2, !PT ; /* 0x00005b0005008a10 */ /* 0x000fd600017fe4ff */ /*2c50*/ @P1 BRA 0x3650 ; /* 0x000009f000001947 */ /* 0x000fea0003800000 */ /*2c60*/ LOP3.LUT R4, RZ, R3, RZ, 0x33, !PT ; /* 0x00000003ff047212 */ /* 0x001fe200078e33ff */ /*2c70*/ BSSY B2, 0x2f60 ; /* 0x000002e000027945 */ /* 0x000fe60003800000 */ /*2c80*/ IADD3 R12, R4, c[0x0][0x178], RZ ; /* 0x00005e00040c7a10 */ /* 0x000fc80007ffe0ff */ /*2c90*/ LEA.HI R4, R12, 0x1, RZ, 0x18 ; /* 0x000000010c047811 */ /* 0x000fc800078fc0ff */ /*2ca0*/ LOP3.LUT P0, R6, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304067812 */ /* 0x000fda000780c0ff */ /*2cb0*/ @!P0 BRA 0x2f50 ; /* 0x0000029000008947 */ /* 0x000fea0003800000 */ /*2cc0*/ IMAD.WIDE R4, R3.reuse, R8, c[0x0][0x160] ; /* 0x0000580003047625 */ /* 0x040fe200078e0208 */ /*2cd0*/ IADD3 R7, P1, R3, c[0x0][0x168], RZ ; /* 0x00005a0003077a10 */ /* 0x000fc80007f3e0ff */ /*2ce0*/ IADD3 R9, P0, R4, 0x4, RZ ; /* 0x0000000404097810 */ /* 0x000fe40007f1e0ff */ /*2cf0*/ LEA.HI.X.SX32 R8, R3, c[0x0][0x16c], 0x1, P1 ; /* 0x00005b0003087a11 */ /* 0x000fc600008f0eff */ /*2d00*/ IMAD.X R5, RZ, RZ, R5, P0 ; /* 0x000000ffff057224 */ /* 0x000fe400000e0605 */ /*2d10*/ IMAD.MOV.U32 R4, RZ, RZ, R9 ; /* 0x000000ffff047224 */ /* 0x000fca00078e0009 */ /*2d20*/ LDG.E R15, [R4.64+-0x4] ; /* 0xfffffc04040f7981 */ /* 0x000ea8000c1e1900 */ /*2d30*/ LDG.E R14, [R4.64] ; /* 0x00000004040e7981 */ /* 0x000ee2000c1e1900 */ /*2d40*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe20007ffe0ff */ /*2d50*/ BSSY B3, 0x2f00 ; /* 0x000001a000037945 */ /* 0x000fe20003800000 */ /*2d60*/ IMAD.MOV.U32 R17, RZ, RZ, R11 ; /* 0x000000ffff117224 */ /* 0x020fe200078e000b */ /*2d70*/ IADD3 R9, P3, R4, 0x800, RZ ; /* 0x0000080004097810 */ /* 0x000fe20007f7e0ff */ /*2d80*/ IMAD.MOV.U32 R18, RZ, RZ, R10 ; /* 0x000000ffff127224 */ /* 0x000fe200078e000a */ /*2d90*/ ISETP.NE.AND P2, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f45270 */ /*2da0*/ IMAD.MOV.U32 R16, RZ, RZ, R13 ; /* 0x000000ffff107224 */ /* 0x000fc400078e000d */ /*2db0*/ IMAD.MOV.U32 R19, RZ, RZ, R0 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0000 */ /*2dc0*/ IMAD.MOV.U32 R13, RZ, RZ, R7 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0007 */ /*2dd0*/ IMAD.MOV.U32 R0, RZ, RZ, R8 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0008 */ /*2de0*/ ISETP.GE.AND P0, PT, R10, R15, PT ; /* 0x0000000f0a00720c */ /* 0x004fe20003f06270 */ /*2df0*/ IMAD.MOV.U32 R10, RZ, RZ, R15 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e000f */ /*2e00*/ IMAD.MOV.U32 R11, RZ, RZ, R14 ; /* 0x000000ffff0b7224 */ /* 0x008fd400078e000e */ /*2e10*/ @!P0 BRA 0x2ef0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*2e20*/ ISETP.GE.AND P4, PT, R15, R18, PT ; /* 0x000000120f00720c */ /* 0x000fe20003f86270 */ /*2e30*/ IMAD.MOV.U32 R13, RZ, RZ, R16 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0010 */ /*2e40*/ IMAD.MOV.U32 R0, RZ, RZ, R19 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0013 */ /*2e50*/ IMAD.MOV.U32 R11, RZ, RZ, R17 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0011 */ /*2e60*/ IMAD.MOV.U32 R10, RZ, RZ, R18 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e0012 */ /*2e70*/ @P4 ISETP.LT.U32.AND P1, PT, R16.reuse, R7.reuse, PT ; /* 0x000000071000420c */ /* 0x0c0fe40003f21070 */ /*2e80*/ @P4 ISETP.GE.U32.AND P0, PT, R16.reuse, R7.reuse, PT ; /* 0x000000071000420c */ /* 0x0c0fe40003f06070 */ /*2e90*/ @P4 ISETP.LT.AND.EX P1, PT, R19.reuse, R8.reuse, PT, P1 ; /* 0x000000081300420c */ /* 0x0c0fe40003f21310 */ /*2ea0*/ @P4 ISETP.GE.AND.EX P0, PT, R19.reuse, R8.reuse, PT, P0 ; /* 0x000000081300420c */ /* 0x0c0fe40003f06300 */ /*2eb0*/ @P4 SEL R13, R16, R7, P1 ; /* 0x00000007100d4207 */ /* 0x000fe40000800000 */ /*2ec0*/ @P4 SEL R0, R19, R8, P1 ; /* 0x0000000813004207 */ /* 0x000fc40000800000 */ /*2ed0*/ @P4 SEL R11, R17, R14, !P0 ; /* 0x0000000e110b4207 */ /* 0x000fe40004000000 */ /*2ee0*/ @P4 SEL R10, R18, R15, !P0 ; /* 0x0000000f120a4207 */ /* 0x000fe40004000000 */ /*2ef0*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*2f00*/ IADD3 R7, P0, R7, 0x100, RZ ; /* 0x0000010007077810 */ /* 0x000fe20007f1e0ff */ /*2f10*/ IMAD.X R5, RZ, RZ, R5, P3 ; /* 0x000000ffff057224 */ /* 0x000fe200018e0605 */ /*2f20*/ IADD3 R3, R3, 0x100, RZ ; /* 0x0000010003037810 */ /* 0x000fc60007ffe0ff */ /*2f30*/ IMAD.X R8, RZ, RZ, R8, P0 ; /* 0x000000ffff087224 */ /* 0x000fe200000e0608 */ /*2f40*/ @P2 BRA 0x2d10 ; /* 0xfffffdc000002947 */ /* 0x000fea000383ffff */ /*2f50*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2f60*/ ISETP.GE.U32.AND P0, PT, R12, 0x300, PT ; /* 0x000003000c00780c */ /* 0x000fda0003f06070 */ /*2f70*/ @!P0 BRA 0x3650 ; /* 0x000006d000008947 */ /* 0x000fea0003800000 */ /*2f80*/ IMAD.MOV.U32 R4, RZ, RZ, 0x8 ; /* 0x00000008ff047424 */ /* 0x000fe200078e00ff */ /*2f90*/ IADD3 R6, P0, R3, c[0x0][0x168], RZ ; /* 0x00005a0003067a10 */ /* 0x000fc60007f1e0ff */ /*2fa0*/ IMAD.WIDE R4, R3.reuse, R4, c[0x0][0x160] ; /* 0x0000580003047625 */ /* 0x040fe200078e0204 */ /*2fb0*/ LEA.HI.X.SX32 R7, R3, c[0x0][0x16c], 0x1, P0 ; /* 0x00005b0003077a11 */ /* 0x000fc800000f0eff */ /*2fc0*/ LDG.E R17, [R4.64] ; /* 0x0000000404117981 */ /* 0x000ea8000c1e1900 */ /*2fd0*/ LDG.E R14, [R4.64+0x4] ; /* 0x00000404040e7981 */ /* 0x000ee8000c1e1900 */ /*2fe0*/ LDG.E R20, [R4.64+0x800] ; /* 0x0008000404147981 */ /* 0x020168000c1e1900 */ /*2ff0*/ LDG.E R19, [R4.64+0x804] ; /* 0x0008040404137981 */ /* 0x000168000c1e1900 */ /*3000*/ LDG.E R23, [R4.64+0x1000] ; /* 0x0010000404177981 */ /* 0x000168000c1e1900 */ /*3010*/ LDG.E R21, [R4.64+0x1004] ; /* 0x0010040404157981 */ /* 0x000168000c1e1900 */ /*3020*/ LDG.E R22, [R4.64+0x1800] ; /* 0x0018000404167981 */ /* 0x000168000c1e1900 */ /*3030*/ LDG.E R25, [R4.64+0x1804] ; /* 0x0018040404197981 */ /* 0x000162000c1e1900 */ /*3040*/ BSSY B2, 0x31a0 ; /* 0x0000015000027945 */ /* 0x000fe20003800000 */ /*3050*/ IADD3 R12, P2, R6, 0x100, RZ ; /* 0x00000100060c7810 */ /* 0x000fe20007f5e0ff */ /*3060*/ IMAD.MOV.U32 R15, RZ, RZ, R6 ; /* 0x000000ffff0f7224 */ /* 0x000fc400078e0006 */ /*3070*/ IMAD.MOV.U32 R18, RZ, RZ, R7 ; /* 0x000000ffff127224 */ /* 0x000fe200078e0007 */ /*3080*/ ISETP.GE.AND P0, PT, R10, R17, PT ; /* 0x000000110a00720c */ /* 0x004fe20003f06270 */ /*3090*/ IMAD.MOV.U32 R9, RZ, RZ, R17 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0011 */ /*30a0*/ IMAD.MOV.U32 R8, RZ, RZ, R14 ; /* 0x000000ffff087224 */ /* 0x008fd400078e000e */ /*30b0*/ @!P0 BRA 0x3190 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*30c0*/ ISETP.GE.AND P3, PT, R17, R10, PT ; /* 0x0000000a1100720c */ /* 0x001fe20003f66270 */ /*30d0*/ IMAD.MOV.U32 R8, RZ, RZ, R11 ; /* 0x000000ffff087224 */ /* 0x000fe400078e000b */ /*30e0*/ IMAD.MOV.U32 R9, RZ, RZ, R10 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000a */ /*30f0*/ IMAD.MOV.U32 R15, RZ, RZ, R13 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e000d */ /*3100*/ IMAD.MOV.U32 R18, RZ, RZ, R0 ; /* 0x000000ffff127224 */ /* 0x000fcc00078e0000 */ /*3110*/ @P3 ISETP.GE.U32.AND P0, PT, R13.reuse, R6.reuse, PT ; /* 0x000000060d00320c */ /* 0x0c0fe40003f06070 */ /*3120*/ @P3 ISETP.LT.U32.AND P1, PT, R13, R6, PT ; /* 0x000000060d00320c */ /* 0x000fe40003f21070 */ /*3130*/ @P3 ISETP.GE.AND.EX P0, PT, R0.reuse, R7.reuse, PT, P0 ; /* 0x000000070000320c */ /* 0x0c0fe40003f06300 */ /*3140*/ @P3 ISETP.LT.AND.EX P1, PT, R0, R7, PT, P1 ; /* 0x000000070000320c */ /* 0x000fe40003f21310 */ /*3150*/ @P3 SEL R8, R11, R14, !P0 ; /* 0x0000000e0b083207 */ /* 0x000fe40004000000 */ /*3160*/ @P3 SEL R9, R10, R17, !P0 ; /* 0x000000110a093207 */ /* 0x000fc40004000000 */ /*3170*/ @P3 SEL R15, R13, R6, P1 ; /* 0x000000060d0f3207 */ /* 0x000fe40000800000 */ /*3180*/ @P3 SEL R18, R0, R7, P1 ; /* 0x0000000700123207 */ /* 0x000fe40000800000 */ /*3190*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x001fea0003800000 */ /*31a0*/ ISETP.GE.AND P0, PT, R9, R20, PT ; /* 0x000000140900720c */ /* 0x020fe20003f06270 */ /*31b0*/ IMAD.X R13, RZ, RZ, R7, P2 ; /* 0x000000ffff0d7224 */ /* 0x000fe200010e0607 */ /*31c0*/ BSSY B2, 0x3310 ; /* 0x0000014000027945 */ /* 0x000fe20003800000 */ /*31d0*/ IADD3 R11, P3, R6, 0x200, RZ ; /* 0x00000200060b7810 */ /* 0x000fe20007f7e0ff */ /*31e0*/ IMAD.MOV.U32 R14, RZ, RZ, R12 ; /* 0x000000ffff0e7224 */ /* 0x000fe400078e000c */ /*31f0*/ IMAD.MOV.U32 R16, RZ, RZ, R13 ; /* 0x000000ffff107224 */ /* 0x000fe400078e000d */ /*3200*/ IMAD.MOV.U32 R10, RZ, RZ, R20 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0014 */ /*3210*/ IMAD.MOV.U32 R0, RZ, RZ, R19 ; /* 0x000000ffff007224 */ /* 0x000fc600078e0013 */ /*3220*/ @!P0 BRA 0x3300 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*3230*/ ISETP.GE.AND P2, PT, R20, R9, PT ; /* 0x000000091400720c */ /* 0x000fe20003f46270 */ /*3240*/ IMAD.MOV.U32 R14, RZ, RZ, R15 ; /* 0x000000ffff0e7224 */ /* 0x000fe400078e000f */ /*3250*/ IMAD.MOV.U32 R16, RZ, RZ, R18 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0012 */ /*3260*/ IMAD.MOV.U32 R0, RZ, RZ, R8 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0008 */ /*3270*/ IMAD.MOV.U32 R10, RZ, RZ, R9 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e0009 */ /*3280*/ @P2 ISETP.LT.U32.AND P1, PT, R15.reuse, R12.reuse, PT ; /* 0x0000000c0f00220c */ /* 0x0c0fe40003f21070 */ /*3290*/ @P2 ISETP.GE.U32.AND P0, PT, R15.reuse, R12.reuse, PT ; /* 0x0000000c0f00220c */ /* 0x0c0fe40003f06070 */ /*32a0*/ @P2 ISETP.LT.AND.EX P1, PT, R18.reuse, R13.reuse, PT, P1 ; /* 0x0000000d1200220c */ /* 0x0c0fe40003f21310 */ /*32b0*/ @P2 ISETP.GE.AND.EX P0, PT, R18.reuse, R13.reuse, PT, P0 ; /* 0x0000000d1200220c */ /* 0x0c0fe40003f06300 */ /*32c0*/ @P2 SEL R14, R15, R12, P1 ; /* 0x0000000c0f0e2207 */ /* 0x000fe40000800000 */ /*32d0*/ @P2 SEL R16, R18, R13, P1 ; /* 0x0000000d12102207 */ /* 0x000fc40000800000 */ /*32e0*/ @P2 SEL R0, R8, R19, !P0 ; /* 0x0000001308002207 */ /* 0x000fe40004000000 */ /*32f0*/ @P2 SEL R10, R9, R20, !P0 ; /* 0x00000014090a2207 */ /* 0x000fe40004000000 */ /*3300*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3310*/ ISETP.GE.AND P0, PT, R10, R23, PT ; /* 0x000000170a00720c */ /* 0x000fe20003f06270 */ /*3320*/ IMAD.X R13, RZ, RZ, R7, P3 ; /* 0x000000ffff0d7224 */ /* 0x000fe200018e0607 */ /*3330*/ BSSY B2, 0x3480 ; /* 0x0000014000027945 */ /* 0x000fe20003800000 */ /*3340*/ IADD3 R12, P2, R6, 0x300, RZ ; /* 0x00000300060c7810 */ /* 0x000fe20007f5e0ff */ /*3350*/ IMAD.MOV.U32 R15, RZ, RZ, R11 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e000b */ /*3360*/ IMAD.MOV.U32 R17, RZ, RZ, R13 ; /* 0x000000ffff117224 */ /* 0x000fe400078e000d */ /*3370*/ IMAD.MOV.U32 R9, RZ, RZ, R23 ; /* 0x000000ffff097224 */ /* 0x000fc400078e0017 */ /*3380*/ IMAD.MOV.U32 R8, RZ, RZ, R21 ; /* 0x000000ffff087224 */ /* 0x000fc600078e0015 */ /*3390*/ @!P0 BRA 0x3470 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*33a0*/ ISETP.GE.AND P3, PT, R23, R10, PT ; /* 0x0000000a1700720c */ /* 0x000fe20003f66270 */ /*33b0*/ IMAD.MOV.U32 R15, RZ, RZ, R14 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e000e */ /*33c0*/ IMAD.MOV.U32 R17, RZ, RZ, R16 ; /* 0x000000ffff117224 */ /* 0x000fe400078e0010 */ /*33d0*/ IMAD.MOV.U32 R8, RZ, RZ, R0 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0000 */ /*33e0*/ IMAD.MOV.U32 R9, RZ, RZ, R10 ; /* 0x000000ffff097224 */ /* 0x000fcc00078e000a */ /*33f0*/ @P3 ISETP.LT.U32.AND P1, PT, R14.reuse, R11.reuse, PT ; /* 0x0000000b0e00320c */ /* 0x0c0fe40003f21070 */ /*3400*/ @P3 ISETP.GE.U32.AND P0, PT, R14, R11, PT ; /* 0x0000000b0e00320c */ /* 0x000fe40003f06070 */ /*3410*/ @P3 ISETP.LT.AND.EX P1, PT, R16.reuse, R13.reuse, PT, P1 ; /* 0x0000000d1000320c */ /* 0x0c0fe40003f21310 */ /*3420*/ @P3 ISETP.GE.AND.EX P0, PT, R16, R13, PT, P0 ; /* 0x0000000d1000320c */ /* 0x000fe40003f06300 */ /*3430*/ @P3 SEL R15, R14, R11, P1 ; /* 0x0000000b0e0f3207 */ /* 0x000fe40000800000 */ /*3440*/ @P3 SEL R17, R16, R13, P1 ; /* 0x0000000d10113207 */ /* 0x000fc40000800000 */ /*3450*/ @P3 SEL R8, R0, R21, !P0 ; /* 0x0000001500083207 */ /* 0x000fe40004000000 */ /*3460*/ @P3 SEL R9, R10, R23, !P0 ; /* 0x000000170a093207 */ /* 0x000fe40004000000 */ /*3470*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3480*/ ISETP.GE.AND P0, PT, R9, R22, PT ; /* 0x000000160900720c */ /* 0x000fe20003f06270 */ /*3490*/ IMAD.X R14, RZ, RZ, R7, P2 ; /* 0x000000ffff0e7224 */ /* 0x000fe200010e0607 */ /*34a0*/ BSSY B2, 0x35e0 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*34b0*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x000fe200078e000c */ /*34c0*/ MOV R11, R25 ; /* 0x00000019000b7202 */ /* 0x000fe20000000f00 */ /*34d0*/ IMAD.MOV.U32 R0, RZ, RZ, R14 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000e */ /*34e0*/ IMAD.MOV.U32 R10, RZ, RZ, R22 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e0016 */ /*34f0*/ @!P0 BRA 0x35d0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*3500*/ ISETP.GE.AND P2, PT, R22, R9, PT ; /* 0x000000091600720c */ /* 0x000fe20003f46270 */ /*3510*/ IMAD.MOV.U32 R13, RZ, RZ, R15 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000f */ /*3520*/ IMAD.MOV.U32 R0, RZ, RZ, R17 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0011 */ /*3530*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0008 */ /*3540*/ IMAD.MOV.U32 R10, RZ, RZ, R9 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e0009 */ /*3550*/ @P2 ISETP.LT.U32.AND P1, PT, R15.reuse, R12.reuse, PT ; /* 0x0000000c0f00220c */ /* 0x0c0fe40003f21070 */ /*3560*/ @P2 ISETP.GE.U32.AND P0, PT, R15, R12, PT ; /* 0x0000000c0f00220c */ /* 0x000fe40003f06070 */ /*3570*/ @P2 ISETP.LT.AND.EX P1, PT, R17.reuse, R14.reuse, PT, P1 ; /* 0x0000000e1100220c */ /* 0x0c0fe40003f21310 */ /*3580*/ @P2 ISETP.GE.AND.EX P0, PT, R17, R14, PT, P0 ; /* 0x0000000e1100220c */ /* 0x000fe40003f06300 */ /*3590*/ @P2 SEL R13, R15, R12, P1 ; /* 0x0000000c0f0d2207 */ /* 0x000fe40000800000 */ /*35a0*/ @P2 SEL R0, R17, R14, P1 ; /* 0x0000000e11002207 */ /* 0x000fc40000800000 */ /*35b0*/ @P2 SEL R11, R8, R25, !P0 ; /* 0x00000019080b2207 */ /* 0x000fe40004000000 */ /*35c0*/ @P2 SEL R10, R9, R22, !P0 ; /* 0x00000016090a2207 */ /* 0x000fe40004000000 */ /*35d0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*35e0*/ IADD3 R3, R3, 0x400, RZ ; /* 0x0000040003037810 */ /* 0x000fe40007ffe0ff */ /*35f0*/ IADD3 R6, P2, R6, 0x400, RZ ; /* 0x0000040006067810 */ /* 0x000fe40007f5e0ff */ /*3600*/ ISETP.GE.AND P0, PT, R3, c[0x0][0x178], PT ; /* 0x00005e0003007a0c */ /* 0x000fe40003f06270 */ /*3610*/ IADD3 R4, P1, R4, 0x2000, RZ ; /* 0x0000200004047810 */ /* 0x000fe20007f3e0ff */ /*3620*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fc800010e0607 */ /*3630*/ IMAD.X R5, RZ, RZ, R5, P1 ; /* 0x000000ffff057224 */ /* 0x000fcc00008e0605 */ /*3640*/ @!P0 BRA 0x2fc0 ; /* 0xfffff97000008947 */ /* 0x000fea000383ffff */ /*3650*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x001fea0003800000 */ /*3660*/ S2R R4, SR_LANEID ; /* 0x0000000000047919 */ /* 0x000e220000000000 */ /*3670*/ IMAD.MOV.U32 R12, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff0c7624 */ /* 0x000fe200078e00ff */ /*3680*/ SHF.R.S32.HI R3, RZ, 0x1f, R2 ; /* 0x0000001fff037819 */ /* 0x000fc80000011402 */ /*3690*/ ISETP.GT.AND P0, PT, R12, 0xff, PT ; /* 0x000000ff0c00780c */ /* 0x000fe40003f04270 */ /*36a0*/ LEA.HI R3, R3, R2, RZ, 0x5 ; /* 0x0000000203037211 */ /* 0x000fc800078f28ff */ /*36b0*/ SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff037819 */ /* 0x000fce0000011403 */ /*36c0*/ @P0 BRA 0x4bd0 ; /* 0x0000150000000947 */ /* 0x000fea0003800000 */ /*36d0*/ IMAD.SHL.U32 R5, R3, 0x20, RZ ; /* 0x0000002003057824 */ /* 0x000fe200078e00ff */ /*36e0*/ BSSY B1, 0x38a0 ; /* 0x000001b000017945 */ /* 0x000fe80003800000 */ /*36f0*/ IADD3 R6, R5, 0x20, RZ ; /* 0x0000002005067810 */ /* 0x000fe40007ffe0ff */ /*3700*/ LOP3.LUT R5, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff057212 */ /* 0x000fe400078e33ff */ /*3710*/ ISETP.GT.AND P0, PT, R6, c[0x0][0x178], PT ; /* 0x00005e0006007a0c */ /* 0x000fe40003f04270 */ /*3720*/ IADD3 R5, R5, c[0x0][0x178], RZ ; /* 0x00005e0005057a10 */ /* 0x000fc80007ffe0ff */ /*3730*/ SEL R5, R5, 0x1f, P0 ; /* 0x0000001f05057807 */ /* 0x000fc80000000000 */ /*3740*/ ISETP.GE.AND P0, PT, R4, R5, PT ; /* 0x000000050400720c */ /* 0x001fe20003f06270 */ /*3750*/ SHFL.DOWN PT, R7, R10, 0x1, R5 ; /* 0x082000000a077989 */ /* 0x02006800000e0005 */ /*3760*/ SHFL.DOWN PT, R6, R11, 0x1, R5 ; /* 0x082000000b067989 */ /* 0x0000a800000e0005 */ /*3770*/ SHFL.DOWN PT, R8, R13, 0x1, R5 ; /* 0x082000000d087989 */ /* 0x0000e800000e0005 */ /*3780*/ SHFL.DOWN PT, R9, R0, 0x1, R5 ; /* 0x0820000000097989 */ /* 0x00012200000e0005 */ /*3790*/ @P0 BRA 0x3890 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*37a0*/ ISETP.GE.AND P0, PT, R10, R7, PT ; /* 0x000000070a00720c */ /* 0x002fda0003f06270 */ /*37b0*/ @!P0 BRA 0x3850 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*37c0*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x008fc80003f06070 */ /*37d0*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*37e0*/ ISETP.LT.OR P0, PT, R7, R10, !P0 ; /* 0x0000000a0700720c */ /* 0x000fda0004701670 */ /*37f0*/ @P0 BRA 0x3890 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3800*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e0008 */ /*3810*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*3820*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*3830*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe200078e0006 */ /*3840*/ BRA 0x3890 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3850*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e0008 */ /*3860*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*3870*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0007 */ /*3880*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe400078e0006 */ /*3890*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*38a0*/ IADD3 R6, R4, 0x2, RZ ; /* 0x0000000204067810 */ /* 0x004fe20007ffe0ff */ /*38b0*/ SHFL.DOWN PT, R7, R10, 0x2, R5 ; /* 0x084000000a077989 */ /* 0x0022a200000e0005 */ /*38c0*/ BSSY B1, 0x3a20 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*38d0*/ ISETP.GT.AND P0, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003f04270 */ /*38e0*/ SHFL.DOWN PT, R8, R11, 0x2, R5 ; /* 0x084000000b087989 */ /* 0x0082e800000e0005 */ /*38f0*/ SHFL.DOWN PT, R14, R13, 0x2, R5 ; /* 0x084000000d0e7989 */ /* 0x00022800000e0005 */ /*3900*/ SHFL.DOWN PT, R9, R0, 0x2, R5 ; /* 0x0840000000097989 */ /* 0x01032800000e0005 */ /*3910*/ @P0 BRA 0x3a10 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3920*/ ISETP.GE.AND P0, PT, R10, R7, PT ; /* 0x000000070a00720c */ /* 0x004fda0003f06270 */ /*3930*/ @!P0 BRA 0x39d0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3940*/ ISETP.GE.U32.AND P0, PT, R13, R14, PT ; /* 0x0000000e0d00720c */ /* 0x001fc80003f06070 */ /*3950*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*3960*/ ISETP.LT.OR P0, PT, R7, R10, !P0 ; /* 0x0000000a0700720c */ /* 0x000fda0004701670 */ /*3970*/ @P0 BRA 0x3a10 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3980*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e000e */ /*3990*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*39a0*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*39b0*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x008fe200078e0008 */ /*39c0*/ BRA 0x3a10 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*39d0*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x003fe400078e000e */ /*39e0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*39f0*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0007 */ /*3a00*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x008fe400078e0008 */ /*3a10*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3a20*/ IADD3 R6, R4, 0x4, RZ ; /* 0x0000000404067810 */ /* 0x000fe20007ffe0ff */ /*3a30*/ SHFL.DOWN PT, R7, R10, 0x4, R5 ; /* 0x088000000a077989 */ /* 0x00446200000e0005 */ /*3a40*/ BSSY B1, 0x3ba0 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3a50*/ ISETP.GT.AND P0, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003f04270 */ /*3a60*/ SHFL.DOWN PT, R8, R11, 0x4, R5 ; /* 0x088000000b087989 */ /* 0x0084e800000e0005 */ /*3a70*/ SHFL.DOWN PT, R14, R13, 0x4, R5 ; /* 0x088000000d0e7989 */ /* 0x00142800000e0005 */ /*3a80*/ SHFL.DOWN PT, R9, R0, 0x4, R5 ; /* 0x0880000000097989 */ /* 0x01052800000e0005 */ /*3a90*/ @P0 BRA 0x3b90 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3aa0*/ ISETP.GE.AND P0, PT, R10, R7, PT ; /* 0x000000070a00720c */ /* 0x002fda0003f06270 */ /*3ab0*/ @!P0 BRA 0x3b50 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3ac0*/ ISETP.GE.U32.AND P0, PT, R13, R14, PT ; /* 0x0000000e0d00720c */ /* 0x001fc80003f06070 */ /*3ad0*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*3ae0*/ ISETP.LT.OR P0, PT, R7, R10, !P0 ; /* 0x0000000a0700720c */ /* 0x000fda0004701670 */ /*3af0*/ @P0 BRA 0x3b90 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3b00*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x004fe400078e000e */ /*3b10*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*3b20*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*3b30*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x008fe200078e0008 */ /*3b40*/ BRA 0x3b90 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3b50*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x005fe400078e000e */ /*3b60*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*3b70*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0007 */ /*3b80*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x008fe400078e0008 */ /*3b90*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3ba0*/ IADD3 R6, R4, 0x8, RZ ; /* 0x0000000804067810 */ /* 0x000fe20007ffe0ff */ /*3bb0*/ SHFL.DOWN PT, R7, R10, 0x8, R5 ; /* 0x090000000a077989 */ /* 0x0022a200000e0005 */ /*3bc0*/ BSSY B1, 0x3d20 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3bd0*/ ISETP.GT.AND P0, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003f04270 */ /*3be0*/ SHFL.DOWN PT, R8, R11, 0x8, R5 ; /* 0x090000000b087989 */ /* 0x0082e800000e0005 */ /*3bf0*/ SHFL.DOWN PT, R14, R13, 0x8, R5 ; /* 0x090000000d0e7989 */ /* 0x00122800000e0005 */ /*3c00*/ SHFL.DOWN PT, R9, R0, 0x8, R5 ; /* 0x0900000000097989 */ /* 0x01032800000e0005 */ /*3c10*/ @P0 BRA 0x3d10 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3c20*/ ISETP.GE.AND P0, PT, R10, R7, PT ; /* 0x000000070a00720c */ /* 0x004fda0003f06270 */ /*3c30*/ @!P0 BRA 0x3cd0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3c40*/ ISETP.GE.U32.AND P0, PT, R13, R14, PT ; /* 0x0000000e0d00720c */ /* 0x001fc80003f06070 */ /*3c50*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*3c60*/ ISETP.LT.OR P0, PT, R7, R10, !P0 ; /* 0x0000000a0700720c */ /* 0x000fda0004701670 */ /*3c70*/ @P0 BRA 0x3d10 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3c80*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e000e */ /*3c90*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*3ca0*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*3cb0*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x008fe200078e0008 */ /*3cc0*/ BRA 0x3d10 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3cd0*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x003fe400078e000e */ /*3ce0*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*3cf0*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0007 */ /*3d00*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x008fe400078e0008 */ /*3d10*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3d20*/ IADD3 R6, R4, 0x10, RZ ; /* 0x0000001004067810 */ /* 0x000fe20007ffe0ff */ /*3d30*/ SHFL.DOWN PT, R7, R10, 0x10, R5 ; /* 0x0a0000000a077989 */ /* 0x00446200000e0005 */ /*3d40*/ BSSY B1, 0x3ea0 ; /* 0x0000015000017945 */ /* 0x000fe40003800000 */ /*3d50*/ ISETP.GT.AND P0, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003f04270 */ /*3d60*/ SHFL.DOWN PT, R8, R11, 0x10, R5 ; /* 0x0a0000000b087989 */ /* 0x0084e800000e0005 */ /*3d70*/ SHFL.DOWN PT, R14, R13, 0x10, R5 ; /* 0x0a0000000d0e7989 */ /* 0x00142800000e0005 */ /*3d80*/ SHFL.DOWN PT, R9, R0, 0x10, R5 ; /* 0x0a00000000097989 */ /* 0x01052800000e0005 */ /*3d90*/ @P0 BRA 0x3e90 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*3da0*/ ISETP.GE.AND P0, PT, R10, R7, PT ; /* 0x000000070a00720c */ /* 0x002fda0003f06270 */ /*3db0*/ @!P0 BRA 0x3e50 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*3dc0*/ ISETP.GE.U32.AND P0, PT, R13, R14, PT ; /* 0x0000000e0d00720c */ /* 0x001fc80003f06070 */ /*3dd0*/ ISETP.GE.AND.EX P0, PT, R0, R9, PT, P0 ; /* 0x000000090000720c */ /* 0x010fc80003f06300 */ /*3de0*/ ISETP.LT.OR P0, PT, R7, R10, !P0 ; /* 0x0000000a0700720c */ /* 0x000fda0004701670 */ /*3df0*/ @P0 BRA 0x3e90 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*3e00*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x004fe400078e000e */ /*3e10*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*3e20*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*3e30*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x008fe200078e0008 */ /*3e40*/ BRA 0x3e90 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*3e50*/ IMAD.MOV.U32 R13, RZ, RZ, R14 ; /* 0x000000ffff0d7224 */ /* 0x005fe400078e000e */ /*3e60*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0009 */ /*3e70*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0007 */ /*3e80*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x008fe400078e0008 */ /*3e90*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3ea0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f05270 */ /*3eb0*/ ISETP.NE.AND P2, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fd60003f45270 */ /*3ec0*/ @!P0 IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff048224 */ /* 0x000fe200078e000d */ /*3ed0*/ @!P0 STS.64 [R3.X16+0x8], R10 ; /* 0x0000080a03008388 */ /* 0x0005e4000000ca00 */ /*3ee0*/ @!P0 IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff058224 */ /* 0x006fca00078e0000 */ /*3ef0*/ @!P0 STS.64 [R3.X16+0x10], R4 ; /* 0x0000100403008388 */ /* 0x0003e8000000ca00 */ /*3f00*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*3f10*/ @P2 BRA 0x5d70 ; /* 0x00001e5000002947 */ /* 0x000fea0003800000 */ /*3f20*/ ISETP.GE.AND P0, PT, R12.reuse, 0x21, PT ; /* 0x000000210c00780c */ /* 0x040fe20003f06270 */ /*3f30*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x002fe200078e000a */ /*3f40*/ ISETP.GE.AND P1, PT, R12.reuse, 0x41, PT ; /* 0x000000410c00780c */ /* 0x040fe20003f26270 */ /*3f50*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe200078e000b */ /*3f60*/ ISETP.GE.AND P4, PT, R12, 0x61, PT ; /* 0x000000610c00780c */ /* 0x000fe20003f86270 */ /*3f70*/ IMAD.MOV.U32 R15, RZ, RZ, R13 ; /* 0x000000ffff0f7224 */ /* 0x000fc400078e000d */ /*3f80*/ IMAD.MOV.U32 R8, RZ, RZ, R0 ; /* 0x000000ffff087224 */ /* 0x008fcc00078e0000 */ /*3f90*/ @!P0 BRA 0x4110 ; /* 0x0000017000008947 */ /* 0x000fea0003800000 */ /*3fa0*/ LDS.64 R4, [0x18] ; /* 0x00001800ff047984 */ /* 0x000e620000000a00 */ /*3fb0*/ BSSY B1, 0x4110 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*3fc0*/ LDS.64 R6, [0x20] ; /* 0x00002000ff067984 */ /* 0x000ea20000000a00 */ /*3fd0*/ ISETP.GE.AND P0, PT, R10, R4, PT ; /* 0x000000040a00720c */ /* 0x002fe20003f06270 */ /*3fe0*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0004 */ /*3ff0*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0005 */ /*4000*/ IMAD.MOV.U32 R15, RZ, RZ, R6 ; /* 0x000000ffff0f7224 */ /* 0x004fc400078e0006 */ /*4010*/ IMAD.MOV.U32 R8, RZ, RZ, R7 ; /* 0x000000ffff087224 */ /* 0x000fcc00078e0007 */ /*4020*/ @!P0 BRA 0x4100 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4030*/ ISETP.GE.AND P5, PT, R4, R10, PT ; /* 0x0000000a0400720c */ /* 0x000fe20003fa6270 */ /*4040*/ IMAD.MOV.U32 R15, RZ, RZ, R13 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e000d */ /*4050*/ IMAD.MOV.U32 R8, RZ, RZ, R0 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0000 */ /*4060*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000b */ /*4070*/ IMAD.MOV.U32 R3, RZ, RZ, R10 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e000a */ /*4080*/ @P5 ISETP.LT.U32.AND P3, PT, R13.reuse, R6.reuse, PT ; /* 0x000000060d00520c */ /* 0x0c0fe40003f61070 */ /*4090*/ @P5 ISETP.GE.U32.AND P0, PT, R13.reuse, R6.reuse, PT ; /* 0x000000060d00520c */ /* 0x0c0fe40003f06070 */ /*40a0*/ @P5 ISETP.LT.AND.EX P3, PT, R0.reuse, R7.reuse, PT, P3 ; /* 0x000000070000520c */ /* 0x0c0fe40003f61330 */ /*40b0*/ @P5 ISETP.GE.AND.EX P0, PT, R0.reuse, R7.reuse, PT, P0 ; /* 0x000000070000520c */ /* 0x0c0fe40003f06300 */ /*40c0*/ @P5 SEL R15, R13, R6, P3 ; /* 0x000000060d0f5207 */ /* 0x000fe40001800000 */ /*40d0*/ @P5 SEL R8, R0, R7, P3 ; /* 0x0000000700085207 */ /* 0x000fc40001800000 */ /*40e0*/ @P5 SEL R2, R11, R5, !P0 ; /* 0x000000050b025207 */ /* 0x000fe40004000000 */ /*40f0*/ @P5 SEL R3, R10, R4, !P0 ; /* 0x000000040a035207 */ /* 0x000fe40004000000 */ /*4100*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4110*/ ISETP.GE.AND P5, PT, R12.reuse, 0x81, PT ; /* 0x000000810c00780c */ /* 0x040fe20003fa6270 */ /*4120*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0003 */ /*4130*/ ISETP.GE.AND P3, PT, R12, 0xa1, PT ; /* 0x000000a10c00780c */ /* 0x000fe20003f66270 */ /*4140*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*4150*/ IMAD.MOV.U32 R9, RZ, RZ, R15 ; /* 0x000000ffff097224 */ /* 0x010fe400078e000f */ /*4160*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0008 */ /*4170*/ @!P1 BRA 0x42f0 ; /* 0x0000017000009947 */ /* 0x000fea0003800000 */ /*4180*/ LDS.64 R6, [0x28] ; /* 0x00002800ff067984 */ /* 0x000e620000000a00 */ /*4190*/ BSSY B1, 0x42f0 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*41a0*/ LDS.64 R10, [0x30] ; /* 0x00003000ff0a7984 */ /* 0x000ea20000000a00 */ /*41b0*/ ISETP.GE.AND P0, PT, R3, R6, PT ; /* 0x000000060300720c */ /* 0x002fe20003f06270 */ /*41c0*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fc400078e0006 */ /*41d0*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*41e0*/ IMAD.MOV.U32 R9, RZ, RZ, R10 ; /* 0x000000ffff097224 */ /* 0x004fe400078e000a */ /*41f0*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x000fcc00078e000b */ /*4200*/ @!P0 BRA 0x42e0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4210*/ ISETP.GE.AND P6, PT, R6, R3, PT ; /* 0x000000030600720c */ /* 0x000fe20003fc6270 */ /*4220*/ IMAD.MOV.U32 R9, RZ, RZ, R15 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000f */ /*4230*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0008 */ /*4240*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*4250*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*4260*/ @P6 ISETP.LT.U32.AND P0, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00620c */ /* 0x0c0fe40003f01070 */ /*4270*/ @P6 ISETP.GE.U32.AND P1, PT, R15.reuse, R10.reuse, PT ; /* 0x0000000a0f00620c */ /* 0x0c0fe40003f26070 */ /*4280*/ @P6 ISETP.LT.AND.EX P0, PT, R8.reuse, R11.reuse, PT, P0 ; /* 0x0000000b0800620c */ /* 0x0c0fe40003f01300 */ /*4290*/ @P6 ISETP.GE.AND.EX P1, PT, R8.reuse, R11.reuse, PT, P1 ; /* 0x0000000b0800620c */ /* 0x0c0fe40003f26310 */ /*42a0*/ @P6 SEL R9, R15, R10, P0 ; /* 0x0000000a0f096207 */ /* 0x000fe40000000000 */ /*42b0*/ @P6 SEL R4, R8, R11, P0 ; /* 0x0000000b08046207 */ /* 0x000fc40000000000 */ /*42c0*/ @P6 SEL R0, R2, R7, !P1 ; /* 0x0000000702006207 */ /* 0x000fe40004800000 */ /*42d0*/ @P6 SEL R5, R3, R6, !P1 ; /* 0x0000000603056207 */ /* 0x000fe40004800000 */ /*42e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*42f0*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0005 */ /*4300*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*4310*/ IMAD.MOV.U32 R11, RZ, RZ, R9 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0009 */ /*4320*/ IMAD.MOV.U32 R8, RZ, RZ, R4 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0004 */ /*4330*/ @!P4 BRA 0x44b0 ; /* 0x000001700000c947 */ /* 0x000fea0003800000 */ /*4340*/ LDS.64 R6, [0x38] ; /* 0x00003800ff067984 */ /* 0x000e620000000a00 */ /*4350*/ BSSY B1, 0x44b0 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4360*/ LDS.64 R14, [0x40] ; /* 0x00004000ff0e7984 */ /* 0x001e220000000a00 */ /*4370*/ ISETP.GE.AND P0, PT, R5, R6, PT ; /* 0x000000060500720c */ /* 0x002fe20003f06270 */ /*4380*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x000fc400078e0006 */ /*4390*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*43a0*/ IMAD.MOV.U32 R11, RZ, RZ, R14 ; /* 0x000000ffff0b7224 */ /* 0x001fe400078e000e */ /*43b0*/ IMAD.MOV.U32 R8, RZ, RZ, R15 ; /* 0x000000ffff087224 */ /* 0x000fcc00078e000f */ /*43c0*/ @!P0 BRA 0x44a0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*43d0*/ ISETP.GE.AND P4, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003f86270 */ /*43e0*/ IMAD.MOV.U32 R11, RZ, RZ, R9 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0009 */ /*43f0*/ IMAD.MOV.U32 R8, RZ, RZ, R4 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0004 */ /*4400*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*4410*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0005 */ /*4420*/ @P4 ISETP.LT.U32.AND P1, PT, R9.reuse, R14.reuse, PT ; /* 0x0000000e0900420c */ /* 0x0c0fe40003f21070 */ /*4430*/ @P4 ISETP.GE.U32.AND P0, PT, R9.reuse, R14.reuse, PT ; /* 0x0000000e0900420c */ /* 0x0c0fe40003f06070 */ /*4440*/ @P4 ISETP.LT.AND.EX P1, PT, R4.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0400420c */ /* 0x0c0fe40003f21310 */ /*4450*/ @P4 ISETP.GE.AND.EX P0, PT, R4.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0400420c */ /* 0x0c0fe40003f06300 */ /*4460*/ @P4 SEL R11, R9, R14, P1 ; /* 0x0000000e090b4207 */ /* 0x000fe40000800000 */ /*4470*/ @P4 SEL R8, R4, R15, P1 ; /* 0x0000000f04084207 */ /* 0x000fc40000800000 */ /*4480*/ @P4 SEL R2, R0, R7, !P0 ; /* 0x0000000700024207 */ /* 0x000fe40004000000 */ /*4490*/ @P4 SEL R3, R5, R6, !P0 ; /* 0x0000000605034207 */ /* 0x000fe40004000000 */ /*44a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*44b0*/ ISETP.GE.AND P4, PT, R12.reuse, 0xc1, PT ; /* 0x000000c10c00780c */ /* 0x040fe20003f86270 */ /*44c0*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0003 */ /*44d0*/ ISETP.GE.AND P6, PT, R12, 0xe1, PT ; /* 0x000000e10c00780c */ /* 0x000fe20003fc6270 */ /*44e0*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*44f0*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000b */ /*4500*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0008 */ /*4510*/ @!P5 BRA 0x4690 ; /* 0x000001700000d947 */ /* 0x000fea0003800000 */ /*4520*/ LDS.64 R6, [0x48] ; /* 0x00004800ff067984 */ /* 0x000e620000000a00 */ /*4530*/ BSSY B1, 0x4690 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4540*/ LDS.64 R12, [0x50] ; /* 0x00005000ff0c7984 */ /* 0x000ea20000000a00 */ /*4550*/ ISETP.GE.AND P0, PT, R3, R6, PT ; /* 0x000000060300720c */ /* 0x002fe20003f06270 */ /*4560*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fc400078e0006 */ /*4570*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*4580*/ IMAD.MOV.U32 R9, RZ, RZ, R12 ; /* 0x000000ffff097224 */ /* 0x004fe400078e000c */ /*4590*/ IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff047224 */ /* 0x000fcc00078e000d */ /*45a0*/ @!P0 BRA 0x4680 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*45b0*/ ISETP.GE.AND P5, PT, R6, R3, PT ; /* 0x000000030600720c */ /* 0x000fe20003fa6270 */ /*45c0*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000b */ /*45d0*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0008 */ /*45e0*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*45f0*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*4600*/ @P5 ISETP.LT.U32.AND P0, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00520c */ /* 0x0c0fe40003f01070 */ /*4610*/ @P5 ISETP.GE.U32.AND P1, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00520c */ /* 0x0c0fe40003f26070 */ /*4620*/ @P5 ISETP.LT.AND.EX P0, PT, R8.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0800520c */ /* 0x0c0fe40003f01300 */ /*4630*/ @P5 ISETP.GE.AND.EX P1, PT, R8.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0800520c */ /* 0x0c0fe40003f26310 */ /*4640*/ @P5 SEL R9, R11, R12, P0 ; /* 0x0000000c0b095207 */ /* 0x000fe40000000000 */ /*4650*/ @P5 SEL R4, R8, R13, P0 ; /* 0x0000000d08045207 */ /* 0x000fc40000000000 */ /*4660*/ @P5 SEL R0, R2, R7, !P1 ; /* 0x0000000702005207 */ /* 0x000fe40004800000 */ /*4670*/ @P5 SEL R5, R3, R6, !P1 ; /* 0x0000000603055207 */ /* 0x000fe40004800000 */ /*4680*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4690*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0005 */ /*46a0*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*46b0*/ IMAD.MOV.U32 R11, RZ, RZ, R9 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0009 */ /*46c0*/ IMAD.MOV.U32 R10, RZ, RZ, R4 ; /* 0x000000ffff0a7224 */ /* 0x000fe200078e0004 */ /*46d0*/ @!P3 BRA 0x4850 ; /* 0x000001700000b947 */ /* 0x000fea0003800000 */ /*46e0*/ LDS.64 R6, [0x58] ; /* 0x00005800ff067984 */ /* 0x000e620000000a00 */ /*46f0*/ BSSY B1, 0x4850 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*4700*/ LDS.64 R12, [0x60] ; /* 0x00006000ff0c7984 */ /* 0x000ea20000000a00 */ /*4710*/ ISETP.GE.AND P0, PT, R5, R6, PT ; /* 0x000000060500720c */ /* 0x002fe20003f06270 */ /*4720*/ IMAD.MOV.U32 R3, RZ, RZ, R6 ; /* 0x000000ffff037224 */ /* 0x000fc400078e0006 */ /*4730*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0007 */ /*4740*/ IMAD.MOV.U32 R11, RZ, RZ, R12 ; /* 0x000000ffff0b7224 */ /* 0x004fe400078e000c */ /*4750*/ IMAD.MOV.U32 R10, RZ, RZ, R13 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e000d */ /*4760*/ @!P0 BRA 0x4840 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4770*/ ISETP.GE.AND P3, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003f66270 */ /*4780*/ IMAD.MOV.U32 R11, RZ, RZ, R9 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0009 */ /*4790*/ IMAD.MOV.U32 R10, RZ, RZ, R4 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0004 */ /*47a0*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*47b0*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0005 */ /*47c0*/ @P3 ISETP.LT.U32.AND P1, PT, R9.reuse, R12.reuse, PT ; /* 0x0000000c0900320c */ /* 0x0c0fe40003f21070 */ /*47d0*/ @P3 ISETP.GE.U32.AND P0, PT, R9.reuse, R12.reuse, PT ; /* 0x0000000c0900320c */ /* 0x0c0fe40003f06070 */ /*47e0*/ @P3 ISETP.LT.AND.EX P1, PT, R4.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0400320c */ /* 0x0c0fe40003f21310 */ /*47f0*/ @P3 ISETP.GE.AND.EX P0, PT, R4.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0400320c */ /* 0x0c0fe40003f06300 */ /*4800*/ @P3 SEL R11, R9, R12, P1 ; /* 0x0000000c090b3207 */ /* 0x000fe40000800000 */ /*4810*/ @P3 SEL R10, R4, R13, P1 ; /* 0x0000000d040a3207 */ /* 0x000fc40000800000 */ /*4820*/ @P3 SEL R2, R0, R7, !P0 ; /* 0x0000000700023207 */ /* 0x000fe40004000000 */ /*4830*/ @P3 SEL R3, R5, R6, !P0 ; /* 0x0000000605033207 */ /* 0x000fe40004000000 */ /*4840*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4850*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0003 */ /*4860*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0002 */ /*4870*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fe400078e000b */ /*4880*/ IMAD.MOV.U32 R8, RZ, RZ, R10 ; /* 0x000000ffff087224 */ /* 0x000fe200078e000a */ /*4890*/ @!P4 BRA 0x4a10 ; /* 0x000001700000c947 */ /* 0x000fea0003800000 */ /*48a0*/ LDS.64 R6, [0x68] ; /* 0x00006800ff067984 */ /* 0x000e620000000a00 */ /*48b0*/ BSSY B1, 0x4a10 ; /* 0x0000015000017945 */ /* 0x000fe60003800000 */ /*48c0*/ LDS.64 R12, [0x70] ; /* 0x00007000ff0c7984 */ /* 0x000ea20000000a00 */ /*48d0*/ ISETP.GE.AND P0, PT, R3, R6, PT ; /* 0x000000060300720c */ /* 0x002fe20003f06270 */ /*48e0*/ IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff057224 */ /* 0x000fc400078e0006 */ /*48f0*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0007 */ /*4900*/ IMAD.MOV.U32 R9, RZ, RZ, R12 ; /* 0x000000ffff097224 */ /* 0x004fe400078e000c */ /*4910*/ IMAD.MOV.U32 R8, RZ, RZ, R13 ; /* 0x000000ffff087224 */ /* 0x000fcc00078e000d */ /*4920*/ @!P0 BRA 0x4a00 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*4930*/ ISETP.GE.AND P3, PT, R6, R3, PT ; /* 0x000000030600720c */ /* 0x000fe20003f66270 */ /*4940*/ IMAD.MOV.U32 R8, RZ, RZ, R10 ; /* 0x000000ffff087224 */ /* 0x000fe200078e000a */ /*4950*/ MOV R9, R11 ; /* 0x0000000b00097202 */ /* 0x000fe20000000f00 */ /*4960*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0002 */ /*4970*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fd000078e0003 */ /*4980*/ @P3 ISETP.LT.U32.AND P1, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00320c */ /* 0x0c0fe40003f21070 */ /*4990*/ @P3 ISETP.GE.U32.AND P0, PT, R11.reuse, R12.reuse, PT ; /* 0x0000000c0b00320c */ /* 0x0c0fe40003f06070 */ /*49a0*/ @P3 ISETP.LT.AND.EX P1, PT, R10.reuse, R13.reuse, PT, P1 ; /* 0x0000000d0a00320c */ /* 0x0c0fe40003f21310 */ /*49b0*/ @P3 ISETP.GE.AND.EX P0, PT, R10.reuse, R13.reuse, PT, P0 ; /* 0x0000000d0a00320c */ /* 0x0c0fe40003f06300 */ /*49c0*/ @P3 SEL R9, R11, R12, P1 ; /* 0x0000000c0b093207 */ /* 0x000fe40000800000 */ /*49d0*/ @P3 SEL R8, R10, R13, P1 ; /* 0x0000000d0a083207 */ /* 0x000fc40000800000 */ /*49e0*/ @P3 SEL R4, R2, R7, !P0 ; /* 0x0000000702043207 */ /* 0x000fe40004000000 */ /*49f0*/ @P3 SEL R5, R3, R6, !P0 ; /* 0x0000000603053207 */ /* 0x000fe40004000000 */ /*4a00*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4a10*/ IMAD.MOV.U32 R13, RZ, RZ, R9 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0009 */ /*4a20*/ IMAD.MOV.U32 R0, RZ, RZ, R8 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0008 */ /*4a30*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0005 */ /*4a40*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e0004 */ /*4a50*/ @!P6 BRA 0x5d70 ; /* 0x000013100000e947 */ /* 0x000fea0003800000 */ /*4a60*/ LDS.64 R2, [0x78] ; /* 0x00007800ff027984 */ /* 0x000e680000000a00 */ /*4a70*/ LDS.64 R6, [0x80] ; /* 0x00008000ff067984 */ /* 0x000ea20000000a00 */ /*4a80*/ ISETP.GE.AND P0, PT, R5, R2, PT ; /* 0x000000020500720c */ /* 0x002fe20003f06270 */ /*4a90*/ IMAD.MOV.U32 R10, RZ, RZ, R2 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0002 */ /*4aa0*/ IMAD.MOV.U32 R11, RZ, RZ, R3 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0003 */ /*4ab0*/ IMAD.MOV.U32 R13, RZ, RZ, R6 ; /* 0x000000ffff0d7224 */ /* 0x004fe400078e0006 */ /*4ac0*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fcc00078e0007 */ /*4ad0*/ @!P0 BRA 0x5d70 ; /* 0x0000129000008947 */ /* 0x000fea0003800000 */ /*4ae0*/ ISETP.GE.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x000fe20003f06270 */ /*4af0*/ IMAD.MOV.U32 R13, RZ, RZ, R9 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0009 */ /*4b00*/ IMAD.MOV.U32 R0, RZ, RZ, R8 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0008 */ /*4b10*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0005 */ /*4b20*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x000fcc00078e0004 */ /*4b30*/ @!P0 BRA 0x5d70 ; /* 0x0000123000008947 */ /* 0x000fea0003800000 */ /*4b40*/ ISETP.LT.U32.AND P1, PT, R9.reuse, R6.reuse, PT ; /* 0x000000060900720c */ /* 0x0c0fe40003f21070 */ /*4b50*/ ISETP.GE.U32.AND P0, PT, R9.reuse, R6.reuse, PT ; /* 0x000000060900720c */ /* 0x0c0fe40003f06070 */ /*4b60*/ ISETP.LT.AND.EX P1, PT, R8.reuse, R7.reuse, PT, P1 ; /* 0x000000070800720c */ /* 0x0c0fe40003f21310 */ /*4b70*/ ISETP.GE.AND.EX P0, PT, R8.reuse, R7.reuse, PT, P0 ; /* 0x000000070800720c */ /* 0x0c0fe40003f06300 */ /*4b80*/ SEL R13, R9, R6, P1 ; /* 0x00000006090d7207 */ /* 0x000fe40000800000 */ /*4b90*/ SEL R0, R8, R7, P1 ; /* 0x0000000708007207 */ /* 0x000fc40000800000 */ /*4ba0*/ SEL R11, R4, R3, !P0 ; /* 0x00000003040b7207 */ /* 0x000fe40004000000 */ /*4bb0*/ SEL R10, R5, R2, !P0 ; /* 0x00000002050a7207 */ /* 0x000fe20004000000 */ /*4bc0*/ BRA 0x5d70 ; /* 0x000011a000007947 */ /* 0x000fea0003800000 */ /*4bd0*/ ISETP.GT.AND P0, PT, R4, 0x1e, PT ; /* 0x0000001e0400780c */ /* 0x001fe20003f04270 */ /*4be0*/ SHFL.DOWN PT, R5, R10, 0x1, 0x1f ; /* 0x08201f000a057f89 */ /* 0x02006200000e0000 */ /*4bf0*/ BSSY B1, 0x4d40 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*4c00*/ SHFL.DOWN PT, R6, R11, 0x1, 0x1f ; /* 0x08201f000b067f89 */ /* 0x0000a800000e0000 */ /*4c10*/ SHFL.DOWN PT, R8, R13, 0x1, 0x1f ; /* 0x08201f000d087f89 */ /* 0x0000e800000e0000 */ /*4c20*/ SHFL.DOWN PT, R7, R0, 0x1, 0x1f ; /* 0x08201f0000077f89 */ /* 0x00012200000e0000 */ /*4c30*/ @P0 BRA 0x4d30 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*4c40*/ ISETP.GE.AND P0, PT, R10, R5, PT ; /* 0x000000050a00720c */ /* 0x002fda0003f06270 */ /*4c50*/ @!P0 BRA 0x4cf0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*4c60*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x008fc80003f06070 */ /*4c70*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x010fc80003f06300 */ /*4c80*/ ISETP.LT.OR P0, PT, R5, R10, !P0 ; /* 0x0000000a0500720c */ /* 0x000fda0004701670 */ /*4c90*/ @P0 BRA 0x4d30 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*4ca0*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e0008 */ /*4cb0*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*4cc0*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0005 */ /*4cd0*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe200078e0006 */ /*4ce0*/ BRA 0x4d30 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*4cf0*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e0008 */ /*4d00*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0007 */ /*4d10*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0005 */ /*4d20*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe400078e0006 */ /*4d30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4d40*/ ISETP.GT.AND P0, PT, R4, 0x1d, PT ; /* 0x0000001d0400780c */ /* 0x000fe20003f04270 */ /*4d50*/ SHFL.DOWN PT, R5, R10, 0x2, 0x1f ; /* 0x08401f000a057f89 */ /* 0x00222200000e0000 */ /*4d60*/ BSSY B1, 0x4eb0 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*4d70*/ SHFL.DOWN PT, R6, R11, 0x2, 0x1f ; /* 0x08401f000b067f89 */ /* 0x0042a800000e0000 */ /*4d80*/ SHFL.DOWN PT, R8, R13, 0x2, 0x1f ; /* 0x08401f000d087f89 */ /* 0x0082e800000e0000 */ /*4d90*/ SHFL.DOWN PT, R7, R0, 0x2, 0x1f ; /* 0x08401f0000077f89 */ /* 0x01032200000e0000 */ /*4da0*/ @P0 BRA 0x4ea0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*4db0*/ ISETP.GE.AND P0, PT, R10, R5, PT ; /* 0x000000050a00720c */ /* 0x001fda0003f06270 */ /*4dc0*/ @!P0 BRA 0x4e60 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*4dd0*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x008fc80003f06070 */ /*4de0*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x010fc80003f06300 */ /*4df0*/ ISETP.LT.OR P0, PT, R5, R10, !P0 ; /* 0x0000000a0500720c */ /* 0x000fda0004701670 */ /*4e00*/ @P0 BRA 0x4ea0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*4e10*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e0008 */ /*4e20*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*4e30*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0005 */ /*4e40*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe200078e0006 */ /*4e50*/ BRA 0x4ea0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*4e60*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x00afe400078e0008 */ /*4e70*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0007 */ /*4e80*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0005 */ /*4e90*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe400078e0006 */ /*4ea0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*4eb0*/ ISETP.GT.AND P0, PT, R4, 0x1b, PT ; /* 0x0000001b0400780c */ /* 0x000fe20003f04270 */ /*4ec0*/ SHFL.DOWN PT, R5, R10, 0x4, 0x1f ; /* 0x08801f000a057f89 */ /* 0x00106200000e0000 */ /*4ed0*/ BSSY B1, 0x5020 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*4ee0*/ SHFL.DOWN PT, R6, R11, 0x4, 0x1f ; /* 0x08801f000b067f89 */ /* 0x0040a800000e0000 */ /*4ef0*/ SHFL.DOWN PT, R8, R13, 0x4, 0x1f ; /* 0x08801f000d087f89 */ /* 0x0080e800000e0000 */ /*4f00*/ SHFL.DOWN PT, R7, R0, 0x4, 0x1f ; /* 0x08801f0000077f89 */ /* 0x01012200000e0000 */ /*4f10*/ @P0 BRA 0x5010 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*4f20*/ ISETP.GE.AND P0, PT, R10, R5, PT ; /* 0x000000050a00720c */ /* 0x002fda0003f06270 */ /*4f30*/ @!P0 BRA 0x4fd0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*4f40*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x008fc80003f06070 */ /*4f50*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x010fc80003f06300 */ /*4f60*/ ISETP.LT.OR P0, PT, R5, R10, !P0 ; /* 0x0000000a0500720c */ /* 0x000fda0004701670 */ /*4f70*/ @P0 BRA 0x5010 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*4f80*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e0008 */ /*4f90*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*4fa0*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0005 */ /*4fb0*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe200078e0006 */ /*4fc0*/ BRA 0x5010 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*4fd0*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e0008 */ /*4fe0*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0007 */ /*4ff0*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0005 */ /*5000*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe400078e0006 */ /*5010*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5020*/ ISETP.GT.AND P0, PT, R4, 0x17, PT ; /* 0x000000170400780c */ /* 0x000fe20003f04270 */ /*5030*/ SHFL.DOWN PT, R5, R10, 0x8, 0x1f ; /* 0x09001f000a057f89 */ /* 0x00222200000e0000 */ /*5040*/ BSSY B1, 0x5190 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*5050*/ SHFL.DOWN PT, R6, R11, 0x8, 0x1f ; /* 0x09001f000b067f89 */ /* 0x0042a800000e0000 */ /*5060*/ SHFL.DOWN PT, R8, R13, 0x8, 0x1f ; /* 0x09001f000d087f89 */ /* 0x0082e800000e0000 */ /*5070*/ SHFL.DOWN PT, R7, R0, 0x8, 0x1f ; /* 0x09001f0000077f89 */ /* 0x01032200000e0000 */ /*5080*/ @P0 BRA 0x5180 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*5090*/ ISETP.GE.AND P0, PT, R10, R5, PT ; /* 0x000000050a00720c */ /* 0x001fda0003f06270 */ /*50a0*/ @!P0 BRA 0x5140 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*50b0*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x008fc80003f06070 */ /*50c0*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x010fc80003f06300 */ /*50d0*/ ISETP.LT.OR P0, PT, R5, R10, !P0 ; /* 0x0000000a0500720c */ /* 0x000fda0004701670 */ /*50e0*/ @P0 BRA 0x5180 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*50f0*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x002fe400078e0008 */ /*5100*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*5110*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0005 */ /*5120*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe200078e0006 */ /*5130*/ BRA 0x5180 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*5140*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x00afe400078e0008 */ /*5150*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0007 */ /*5160*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0005 */ /*5170*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe400078e0006 */ /*5180*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5190*/ ISETP.GT.AND P0, PT, R4, 0xf, PT ; /* 0x0000000f0400780c */ /* 0x000fe20003f04270 */ /*51a0*/ SHFL.DOWN PT, R5, R10, 0x10, 0x1f ; /* 0x0a001f000a057f89 */ /* 0x00106200000e0000 */ /*51b0*/ BSSY B1, 0x5300 ; /* 0x0000014000017945 */ /* 0x000fe60003800000 */ /*51c0*/ SHFL.DOWN PT, R6, R11, 0x10, 0x1f ; /* 0x0a001f000b067f89 */ /* 0x0040a800000e0000 */ /*51d0*/ SHFL.DOWN PT, R8, R13, 0x10, 0x1f ; /* 0x0a001f000d087f89 */ /* 0x0080e800000e0000 */ /*51e0*/ SHFL.DOWN PT, R7, R0, 0x10, 0x1f ; /* 0x0a001f0000077f89 */ /* 0x01012200000e0000 */ /*51f0*/ @P0 BRA 0x52f0 ; /* 0x000000f000000947 */ /* 0x000fea0003800000 */ /*5200*/ ISETP.GE.AND P0, PT, R10, R5, PT ; /* 0x000000050a00720c */ /* 0x002fda0003f06270 */ /*5210*/ @!P0 BRA 0x52b0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*5220*/ ISETP.GE.U32.AND P0, PT, R13, R8, PT ; /* 0x000000080d00720c */ /* 0x008fc80003f06070 */ /*5230*/ ISETP.GE.AND.EX P0, PT, R0, R7, PT, P0 ; /* 0x000000070000720c */ /* 0x010fc80003f06300 */ /*5240*/ ISETP.LT.OR P0, PT, R5, R10, !P0 ; /* 0x0000000a0500720c */ /* 0x000fda0004701670 */ /*5250*/ @P0 BRA 0x52f0 ; /* 0x0000009000000947 */ /* 0x000fea0003800000 */ /*5260*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x001fe400078e0008 */ /*5270*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0007 */ /*5280*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0005 */ /*5290*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe200078e0006 */ /*52a0*/ BRA 0x52f0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*52b0*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x009fe400078e0008 */ /*52c0*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x010fe400078e0007 */ /*52d0*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fc400078e0005 */ /*52e0*/ IMAD.MOV.U32 R11, RZ, RZ, R6 ; /* 0x000000ffff0b7224 */ /* 0x004fe400078e0006 */ /*52f0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5300*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f05270 */ /*5310*/ ISETP.NE.AND P2, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fd60003f45270 */ /*5320*/ @!P0 IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff048224 */ /* 0x000fe200078e000d */ /*5330*/ @!P0 STS.64 [R3.X16+0x8], R10 ; /* 0x0000080a03008388 */ /* 0x0001e2000000ca00 */ /*5340*/ @!P0 IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff058224 */ /* 0x002fca00078e0000 */ /*5350*/ @!P0 STS.64 [R3.X16+0x10], R4 ; /* 0x0000100403008388 */ /* 0x0001e8000000ca00 */ /*5360*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*5370*/ @P2 BRA 0x5d70 ; /* 0x000009f000002947 */ /* 0x000fea0003800000 */ /*5380*/ LDS.64 R6, [0x18] ; /* 0x00001800ff067984 */ /* 0x014e620000000a00 */ /*5390*/ BSSY B1, 0x5510 ; /* 0x0000017000017945 */ /* 0x000fe60003800000 */ /*53a0*/ LDS.64 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x008ea80000000a00 */ /*53b0*/ LDS.64 R4, [0x28] ; /* 0x00002800ff047984 */ /* 0x001e280000000a00 */ /*53c0*/ LDS.64 R2, [0x30] ; /* 0x00003000ff027984 */ /* 0x000ee20000000a00 */ /*53d0*/ ISETP.GE.AND P0, PT, R10, R6, PT ; /* 0x000000060a00720c */ /* 0x002fe20003f06270 */ /*53e0*/ IMAD.MOV.U32 R28, RZ, RZ, R7 ; /* 0x000000ffff1c7224 */ /* 0x000fc400078e0007 */ /*53f0*/ IMAD.MOV.U32 R29, RZ, RZ, R6 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e0006 */ /*5400*/ IMAD.MOV.U32 R27, RZ, RZ, R8 ; /* 0x000000ffff1b7224 */ /* 0x004fe400078e0008 */ /*5410*/ IMAD.MOV.U32 R26, RZ, RZ, R9 ; /* 0x000000ffff1a7224 */ /* 0x000fcc00078e0009 */ /*5420*/ @!P0 BRA 0x5500 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5430*/ ISETP.GE.AND P3, PT, R6, R10, PT ; /* 0x0000000a0600720c */ /* 0x009fe20003f66270 */ /*5440*/ IMAD.MOV.U32 R27, RZ, RZ, R13 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e000d */ /*5450*/ IMAD.MOV.U32 R26, RZ, RZ, R0 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e0000 */ /*5460*/ IMAD.MOV.U32 R28, RZ, RZ, R11 ; /* 0x000000ffff1c7224 */ /* 0x000fe400078e000b */ /*5470*/ IMAD.MOV.U32 R29, RZ, RZ, R10 ; /* 0x000000ffff1d7224 */ /* 0x000fcc00078e000a */ /*5480*/ @P3 ISETP.LT.U32.AND P1, PT, R13.reuse, R8.reuse, PT ; /* 0x000000080d00320c */ /* 0x0c0fe40003f21070 */ /*5490*/ @P3 ISETP.GE.U32.AND P0, PT, R13.reuse, R8.reuse, PT ; /* 0x000000080d00320c */ /* 0x0c0fe40003f06070 */ /*54a0*/ @P3 ISETP.LT.AND.EX P1, PT, R0.reuse, R9.reuse, PT, P1 ; /* 0x000000090000320c */ /* 0x0c0fe40003f21310 */ /*54b0*/ @P3 ISETP.GE.AND.EX P0, PT, R0.reuse, R9.reuse, PT, P0 ; /* 0x000000090000320c */ /* 0x0c0fe40003f06300 */ /*54c0*/ @P3 SEL R27, R13, R8, P1 ; /* 0x000000080d1b3207 */ /* 0x000fe40000800000 */ /*54d0*/ @P3 SEL R26, R0, R9, P1 ; /* 0x00000009001a3207 */ /* 0x000fc40000800000 */ /*54e0*/ @P3 SEL R28, R11, R7, !P0 ; /* 0x000000070b1c3207 */ /* 0x000fe40004000000 */ /*54f0*/ @P3 SEL R29, R10, R6, !P0 ; /* 0x000000060a1d3207 */ /* 0x000fe40004000000 */ /*5500*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x009fea0003800000 */ /*5510*/ LDS.64 R24, [0x38] ; /* 0x00003800ff187984 */ /* 0x000e220000000a00 */ /*5520*/ ISETP.GE.AND P0, PT, R29, R4, PT ; /* 0x000000041d00720c */ /* 0x000fe20003f06270 */ /*5530*/ BSSY B1, 0x5700 ; /* 0x000001c000017945 */ /* 0x000fe20003800000 */ /*5540*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fe200078e0005 */ /*5550*/ LDS.64 R22, [0x40] ; /* 0x00004000ff167984 */ /* 0x000e620000000a00 */ /*5560*/ IMAD.MOV.U32 R31, RZ, RZ, R4 ; /* 0x000000ffff1f7224 */ /* 0x000fe400078e0004 */ /*5570*/ IMAD.MOV.U32 R33, RZ, RZ, R2 ; /* 0x000000ffff217224 */ /* 0x000fe200078e0002 */ /*5580*/ LDS.64 R20, [0x48] ; /* 0x00004800ff147984 */ /* 0x000ea20000000a00 */ /*5590*/ IMAD.MOV.U32 R30, RZ, RZ, R3 ; /* 0x000000ffff1e7224 */ /* 0x000fc600078e0003 */ /*55a0*/ LDS.64 R18, [0x50] ; /* 0x00005000ff127984 */ /* 0x000ee80000000a00 */ /*55b0*/ LDS.64 R16, [0x58] ; /* 0x00005800ff107984 */ /* 0x000f280000000a00 */ /*55c0*/ LDS.64 R14, [0x60] ; /* 0x00006000ff0e7984 */ /* 0x000e280000000a00 */ /*55d0*/ LDS.64 R12, [0x68] ; /* 0x00006800ff0c7984 */ /* 0x000e280000000a00 */ /*55e0*/ LDS.64 R10, [0x70] ; /* 0x00007000ff0a7984 */ /* 0x000e280000000a00 */ /*55f0*/ LDS.64 R6, [0x78] ; /* 0x00007800ff067984 */ /* 0x000e280000000a00 */ /*5600*/ LDS.64 R8, [0x80] ; /* 0x00008000ff087984 */ /* 0x000e220000000a00 */ /*5610*/ @!P0 BRA 0x56f0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5620*/ ISETP.GE.AND P3, PT, R4, R29, PT ; /* 0x0000001d0400720c */ /* 0x000fe20003f66270 */ /*5630*/ IMAD.MOV.U32 R33, RZ, RZ, R27 ; /* 0x000000ffff217224 */ /* 0x000fc400078e001b */ /*5640*/ IMAD.MOV.U32 R30, RZ, RZ, R26 ; /* 0x000000ffff1e7224 */ /* 0x000fe400078e001a */ /*5650*/ IMAD.MOV.U32 R0, RZ, RZ, R28 ; /* 0x000000ffff007224 */ /* 0x000fe400078e001c */ /*5660*/ IMAD.MOV.U32 R31, RZ, RZ, R29 ; /* 0x000000ffff1f7224 */ /* 0x000fcc00078e001d */ /*5670*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R2.reuse, PT ; /* 0x000000021b00320c */ /* 0x0c0fe40003f21070 */ /*5680*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R2.reuse, PT ; /* 0x000000021b00320c */ /* 0x0c0fe40003f06070 */ /*5690*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R3.reuse, PT, P1 ; /* 0x000000031a00320c */ /* 0x0c0fe40003f21310 */ /*56a0*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R3.reuse, PT, P0 ; /* 0x000000031a00320c */ /* 0x0c0fe40003f06300 */ /*56b0*/ @P3 SEL R33, R27, R2, P1 ; /* 0x000000021b213207 */ /* 0x000fe40000800000 */ /*56c0*/ @P3 SEL R30, R26, R3, P1 ; /* 0x000000031a1e3207 */ /* 0x000fc40000800000 */ /*56d0*/ @P3 SEL R0, R28, R5, !P0 ; /* 0x000000051c003207 */ /* 0x000fe40004000000 */ /*56e0*/ @P3 SEL R31, R29, R4, !P0 ; /* 0x000000041d1f3207 */ /* 0x000fe40004000000 */ /*56f0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5700*/ ISETP.GE.AND P0, PT, R31, R24, PT ; /* 0x000000181f00720c */ /* 0x001fe20003f06270 */ /*5710*/ BSSY B1, 0x5850 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5720*/ IMAD.MOV.U32 R2, RZ, RZ, R25 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0019 */ /*5730*/ IMAD.MOV.U32 R3, RZ, RZ, R24 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0018 */ /*5740*/ IMAD.MOV.U32 R27, RZ, RZ, R22 ; /* 0x000000ffff1b7224 */ /* 0x002fe400078e0016 */ /*5750*/ IMAD.MOV.U32 R26, RZ, RZ, R23 ; /* 0x000000ffff1a7224 */ /* 0x000fca00078e0017 */ /*5760*/ @!P0 BRA 0x5840 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5770*/ ISETP.GE.AND P3, PT, R24, R31, PT ; /* 0x0000001f1800720c */ /* 0x000fe20003f66270 */ /*5780*/ IMAD.MOV.U32 R27, RZ, RZ, R33 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0021 */ /*5790*/ IMAD.MOV.U32 R26, RZ, RZ, R30 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e001e */ /*57a0*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*57b0*/ IMAD.MOV.U32 R3, RZ, RZ, R31 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e001f */ /*57c0*/ @P3 ISETP.LT.U32.AND P1, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f21070 */ /*57d0*/ @P3 ISETP.GE.U32.AND P0, PT, R33.reuse, R22.reuse, PT ; /* 0x000000162100320c */ /* 0x0c0fe40003f06070 */ /*57e0*/ @P3 ISETP.LT.AND.EX P1, PT, R30.reuse, R23.reuse, PT, P1 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f21310 */ /*57f0*/ @P3 ISETP.GE.AND.EX P0, PT, R30.reuse, R23.reuse, PT, P0 ; /* 0x000000171e00320c */ /* 0x0c0fe40003f06300 */ /*5800*/ @P3 SEL R27, R33, R22, P1 ; /* 0x00000016211b3207 */ /* 0x000fe40000800000 */ /*5810*/ @P3 SEL R26, R30, R23, P1 ; /* 0x000000171e1a3207 */ /* 0x000fc40000800000 */ /*5820*/ @P3 SEL R2, R0, R25, !P0 ; /* 0x0000001900023207 */ /* 0x000fe40004000000 */ /*5830*/ @P3 SEL R3, R31, R24, !P0 ; /* 0x000000181f033207 */ /* 0x000fe40004000000 */ /*5840*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5850*/ ISETP.GE.AND P0, PT, R3, R20, PT ; /* 0x000000140300720c */ /* 0x004fe20003f06270 */ /*5860*/ BSSY B1, 0x59a0 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5870*/ IMAD.MOV.U32 R0, RZ, RZ, R21 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0015 */ /*5880*/ IMAD.MOV.U32 R5, RZ, RZ, R20 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0014 */ /*5890*/ IMAD.MOV.U32 R23, RZ, RZ, R18 ; /* 0x000000ffff177224 */ /* 0x008fe400078e0012 */ /*58a0*/ IMAD.MOV.U32 R4, RZ, RZ, R19 ; /* 0x000000ffff047224 */ /* 0x000fca00078e0013 */ /*58b0*/ @!P0 BRA 0x5990 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*58c0*/ ISETP.GE.AND P3, PT, R20, R3, PT ; /* 0x000000031400720c */ /* 0x000fe20003f66270 */ /*58d0*/ IMAD.MOV.U32 R23, RZ, RZ, R27 ; /* 0x000000ffff177224 */ /* 0x000fe400078e001b */ /*58e0*/ IMAD.MOV.U32 R4, RZ, RZ, R26 ; /* 0x000000ffff047224 */ /* 0x000fe400078e001a */ /*58f0*/ IMAD.MOV.U32 R0, RZ, RZ, R2 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0002 */ /*5900*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*5910*/ @P3 ISETP.LT.U32.AND P1, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f21070 */ /*5920*/ @P3 ISETP.GE.U32.AND P0, PT, R27.reuse, R18.reuse, PT ; /* 0x000000121b00320c */ /* 0x0c0fe40003f06070 */ /*5930*/ @P3 ISETP.LT.AND.EX P1, PT, R26.reuse, R19.reuse, PT, P1 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f21310 */ /*5940*/ @P3 ISETP.GE.AND.EX P0, PT, R26.reuse, R19.reuse, PT, P0 ; /* 0x000000131a00320c */ /* 0x0c0fe40003f06300 */ /*5950*/ @P3 SEL R23, R27, R18, P1 ; /* 0x000000121b173207 */ /* 0x000fe40000800000 */ /*5960*/ @P3 SEL R4, R26, R19, P1 ; /* 0x000000131a043207 */ /* 0x000fc40000800000 */ /*5970*/ @P3 SEL R0, R2, R21, !P0 ; /* 0x0000001502003207 */ /* 0x000fe40004000000 */ /*5980*/ @P3 SEL R5, R3, R20, !P0 ; /* 0x0000001403053207 */ /* 0x000fe40004000000 */ /*5990*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*59a0*/ ISETP.GE.AND P0, PT, R5, R16, PT ; /* 0x000000100500720c */ /* 0x010fe20003f06270 */ /*59b0*/ BSSY B1, 0x5af0 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*59c0*/ IMAD.MOV.U32 R2, RZ, RZ, R17 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0011 */ /*59d0*/ IMAD.MOV.U32 R3, RZ, RZ, R16 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0010 */ /*59e0*/ IMAD.MOV.U32 R19, RZ, RZ, R14 ; /* 0x000000ffff137224 */ /* 0x000fe400078e000e */ /*59f0*/ IMAD.MOV.U32 R18, RZ, RZ, R15 ; /* 0x000000ffff127224 */ /* 0x000fca00078e000f */ /*5a00*/ @!P0 BRA 0x5ae0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5a10*/ ISETP.GE.AND P3, PT, R16, R5, PT ; /* 0x000000051000720c */ /* 0x000fe20003f66270 */ /*5a20*/ IMAD.MOV.U32 R19, RZ, RZ, R23 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0017 */ /*5a30*/ IMAD.MOV.U32 R18, RZ, RZ, R4 ; /* 0x000000ffff127224 */ /* 0x000fe400078e0004 */ /*5a40*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*5a50*/ IMAD.MOV.U32 R3, RZ, RZ, R5 ; /* 0x000000ffff037224 */ /* 0x000fcc00078e0005 */ /*5a60*/ @P3 ISETP.LT.U32.AND P1, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f21070 */ /*5a70*/ @P3 ISETP.GE.U32.AND P0, PT, R23.reuse, R14.reuse, PT ; /* 0x0000000e1700320c */ /* 0x0c0fe40003f06070 */ /*5a80*/ @P3 ISETP.LT.AND.EX P1, PT, R4.reuse, R15.reuse, PT, P1 ; /* 0x0000000f0400320c */ /* 0x0c0fe40003f21310 */ /*5a90*/ @P3 ISETP.GE.AND.EX P0, PT, R4.reuse, R15.reuse, PT, P0 ; /* 0x0000000f0400320c */ /* 0x0c0fe40003f06300 */ /*5aa0*/ @P3 SEL R19, R23, R14, P1 ; /* 0x0000000e17133207 */ /* 0x000fe40000800000 */ /*5ab0*/ @P3 SEL R18, R4, R15, P1 ; /* 0x0000000f04123207 */ /* 0x000fc40000800000 */ /*5ac0*/ @P3 SEL R2, R0, R17, !P0 ; /* 0x0000001100023207 */ /* 0x000fe40004000000 */ /*5ad0*/ @P3 SEL R3, R5, R16, !P0 ; /* 0x0000001005033207 */ /* 0x000fe40004000000 */ /*5ae0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5af0*/ ISETP.GE.AND P0, PT, R3, R12, PT ; /* 0x0000000c0300720c */ /* 0x000fe20003f06270 */ /*5b00*/ BSSY B1, 0x5c40 ; /* 0x0000013000017945 */ /* 0x000fe20003800000 */ /*5b10*/ IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000d */ /*5b20*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000c */ /*5b30*/ IMAD.MOV.U32 R15, RZ, RZ, R10 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e000a */ /*5b40*/ IMAD.MOV.U32 R14, RZ, RZ, R11 ; /* 0x000000ffff0e7224 */ /* 0x000fca00078e000b */ /*5b50*/ @!P0 BRA 0x5c30 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5b60*/ ISETP.GE.AND P3, PT, R12, R3, PT ; /* 0x000000030c00720c */ /* 0x000fe20003f66270 */ /*5b70*/ IMAD.MOV.U32 R15, RZ, RZ, R19 ; /* 0x000000ffff0f7224 */ /* 0x000fe400078e0013 */ /*5b80*/ IMAD.MOV.U32 R14, RZ, RZ, R18 ; /* 0x000000ffff0e7224 */ /* 0x000fe400078e0012 */ /*5b90*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0002 */ /*5ba0*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0003 */ /*5bb0*/ @P3 ISETP.LT.U32.AND P1, PT, R19.reuse, R10.reuse, PT ; /* 0x0000000a1300320c */ /* 0x0c0fe40003f21070 */ /*5bc0*/ @P3 ISETP.GE.U32.AND P0, PT, R19.reuse, R10.reuse, PT ; /* 0x0000000a1300320c */ /* 0x0c0fe40003f06070 */ /*5bd0*/ @P3 ISETP.LT.AND.EX P1, PT, R18.reuse, R11.reuse, PT, P1 ; /* 0x0000000b1200320c */ /* 0x0c0fe40003f21310 */ /*5be0*/ @P3 ISETP.GE.AND.EX P0, PT, R18.reuse, R11.reuse, PT, P0 ; /* 0x0000000b1200320c */ /* 0x0c0fe40003f06300 */ /*5bf0*/ @P3 SEL R15, R19, R10, P1 ; /* 0x0000000a130f3207 */ /* 0x000fe40000800000 */ /*5c00*/ @P3 SEL R14, R18, R11, P1 ; /* 0x0000000b120e3207 */ /* 0x000fc40000800000 */ /*5c10*/ @P3 SEL R4, R2, R13, !P0 ; /* 0x0000000d02043207 */ /* 0x000fe40004000000 */ /*5c20*/ @P3 SEL R5, R3, R12, !P0 ; /* 0x0000000c03053207 */ /* 0x000fe40004000000 */ /*5c30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*5c40*/ ISETP.GE.AND P0, PT, R5, R6, PT ; /* 0x000000060500720c */ /* 0x000fe20003f06270 */ /*5c50*/ IMAD.MOV.U32 R13, RZ, RZ, R8 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e0008 */ /*5c60*/ IMAD.MOV.U32 R0, RZ, RZ, R9 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0009 */ /*5c70*/ IMAD.MOV.U32 R10, RZ, RZ, R6 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0006 */ /*5c80*/ IMAD.MOV.U32 R11, RZ, RZ, R7 ; /* 0x000000ffff0b7224 */ /* 0x000fcc00078e0007 */ /*5c90*/ @!P0 BRA 0x5d70 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*5ca0*/ ISETP.GE.AND P3, PT, R6, R5, PT ; /* 0x000000050600720c */ /* 0x000fe20003f66270 */ /*5cb0*/ IMAD.MOV.U32 R13, RZ, RZ, R15 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000f */ /*5cc0*/ IMAD.MOV.U32 R0, RZ, RZ, R14 ; /* 0x000000ffff007224 */ /* 0x000fe400078e000e */ /*5cd0*/ IMAD.MOV.U32 R11, RZ, RZ, R4 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0004 */ /*5ce0*/ IMAD.MOV.U32 R10, RZ, RZ, R5 ; /* 0x000000ffff0a7224 */ /* 0x000fcc00078e0005 */ /*5cf0*/ @P3 ISETP.LT.U32.AND P1, PT, R15.reuse, R8.reuse, PT ; /* 0x000000080f00320c */ /* 0x0c0fe40003f21070 */ /*5d00*/ @P3 ISETP.GE.U32.AND P0, PT, R15.reuse, R8.reuse, PT ; /* 0x000000080f00320c */ /* 0x0c0fe40003f06070 */ /*5d10*/ @P3 ISETP.LT.AND.EX P1, PT, R14.reuse, R9.reuse, PT, P1 ; /* 0x000000090e00320c */ /* 0x0c0fe40003f21310 */ /*5d20*/ @P3 ISETP.GE.AND.EX P0, PT, R14.reuse, R9.reuse, PT, P0 ; /* 0x000000090e00320c */ /* 0x0c0fe40003f06300 */ /*5d30*/ @P3 SEL R13, R15, R8, P1 ; /* 0x000000080f0d3207 */ /* 0x000fe40000800000 */ /*5d40*/ @P3 SEL R0, R14, R9, P1 ; /* 0x000000090e003207 */ /* 0x000fc40000800000 */ /*5d50*/ @P3 SEL R11, R4, R7, !P0 ; /* 0x00000007040b3207 */ /* 0x000fe40004000000 */ /*5d60*/ @P3 SEL R10, R5, R6, !P0 ; /* 0x00000006050a3207 */ /* 0x000fe40004000000 */ /*5d70*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*5d80*/ @P2 EXIT ; /* 0x000000000000294d */ /* 0x000fea0003800000 */ /*5d90*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff027624 */ /* 0x000fe400078e00ff */ /*5da0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x174] ; /* 0x00005d00ff037624 */ /* 0x003fe400078e00ff */ /*5db0*/ IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000d */ /*5dc0*/ IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0000 */ /*5dd0*/ STG.E.64 [R2.64], R10 ; /* 0x0000000a02007986 */ /* 0x000fe8000c101b04 */ /*5de0*/ STG.E.64 [R2.64+0x8], R4 ; /* 0x0000080402007986 */ /* 0x000fe2000c101b04 */ /*5df0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*5e00*/ BRA 0x5e00; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*5e10*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5e20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5e30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5e40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5e50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5e60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5e70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5e80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5e90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5ea0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5eb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5ec0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5ed0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5ee0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5ef0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> #include <thrust/extrema.h> #include <thrust/device_vector.h> struct type { int key; int value; }; struct comparator { __host__ __device__ bool operator()(type a, type b) { return a.key < b.key; } }; int main() { srand(time(NULL)); comparator comp; int i, i_max = -1, n = 100000; type *arr = (type *)malloc(sizeof(type) * n); for(i = 0; i < n; i++) { arr[i].key = 5; arr[i].value = 5; if (i_max == -1 || comp(arr[i_max], arr[i])) i_max = i; } type *dev_arr; hipMalloc(&dev_arr, sizeof(type) * n); hipMemcpy(dev_arr, arr, sizeof(type) * n, hipMemcpyHostToDevice); thrust::device_ptr<type> p_arr = thrust::device_pointer_cast(dev_arr); thrust::device_ptr<type> res = thrust::max_element(p_arr, p_arr + n,comp); int pos = (int)(res - p_arr); printf("cpu: %d\ngpu: %d\n", i_max, pos); printf("%d\n", arr[pos].key); hipFree(dev_arr); free(arr); return 0; }
.text .file "thrust.hip" # Start of file scope inline assembly .globl _ZSt21ios_base_library_initv # End of file scope inline assembly .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $24, %rsp .cfi_def_cfa_offset 64 .cfi_offset %rbx, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 xorl %r14d, %r14d xorl %edi, %edi callq time movl %eax, %edi callq srand movl $800000, %edi # imm = 0xC3500 callq malloc movq %rax, %rbx movl $-1, %ebp movabsq $21474836485, %rax # imm = 0x500000005 .LBB0_1: # =>This Inner Loop Header: Depth=1 movq %rax, (%rbx,%r14,8) cmpl $-1, %ebp je .LBB0_3 # %bb.2: # in Loop: Header=BB0_1 Depth=1 movslq %ebp, %rcx movl (%rbx,%rcx,8), %ecx cmpl (%rbx,%r14,8), %ecx jge .LBB0_4 .LBB0_3: # in Loop: Header=BB0_1 Depth=1 movl %r14d, %ebp .LBB0_4: # in Loop: Header=BB0_1 Depth=1 incq %r14 cmpq $100000, %r14 # imm = 0x186A0 jne .LBB0_1 # %bb.5: leaq 16(%rsp), %r14 movl $800000, %esi # imm = 0xC3500 movq %r14, %rdi callq hipMalloc movq (%r14), %rdi movl $800000, %edx # imm = 0xC3500 movq %rbx, %rsi movl $1, %ecx callq hipMemcpy movq (%r14), %r15 leaq 800000(%r15), %rdx leaq 15(%rsp), %rdi movq %r15, %rsi callq _ZN6thrust11max_elementINS_11hip_rocprim3tagENS_10device_ptrI4typeEE10comparatorEET0_RKNS_6detail21execution_policy_baseIT_EES7_S7_T1_ subq %rax, %r15 sarq $3, %r15 negq %r15 movl $.L.str, %edi movl %ebp, %esi movl %r15d, %edx xorl %eax, %eax callq printf movslq %r15d, %rax movl (%rbx,%rax,8), %esi movl $.L.str.1, %edi xorl %eax, %eax callq printf movq (%r14), %rdi callq hipFree movq %rbx, %rdi callq free xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size main, .Lfunc_end0-main .cfi_endproc # -- End function .section .rodata.cst16,"aM",@progbits,16 .p2align 4, 0x0 # -- Begin function _ZN6thrust11max_elementINS_11hip_rocprim3tagENS_10device_ptrI4typeEE10comparatorEET0_RKNS_6detail21execution_policy_baseIT_EES7_S7_T1_ .LCPI1_0: .zero 16 .section .text._ZN6thrust11max_elementINS_11hip_rocprim3tagENS_10device_ptrI4typeEE10comparatorEET0_RKNS_6detail21execution_policy_baseIT_EES7_S7_T1_,"axG",@progbits,_ZN6thrust11max_elementINS_11hip_rocprim3tagENS_10device_ptrI4typeEE10comparatorEET0_RKNS_6detail21execution_policy_baseIT_EES7_S7_T1_,comdat .weak _ZN6thrust11max_elementINS_11hip_rocprim3tagENS_10device_ptrI4typeEE10comparatorEET0_RKNS_6detail21execution_policy_baseIT_EES7_S7_T1_ .type _ZN6thrust11max_elementINS_11hip_rocprim3tagENS_10device_ptrI4typeEE10comparatorEET0_RKNS_6detail21execution_policy_baseIT_EES7_S7_T1_,@function _ZN6thrust11max_elementINS_11hip_rocprim3tagENS_10device_ptrI4typeEE10comparatorEET0_RKNS_6detail21execution_policy_baseIT_EES7_S7_T1_: # @_ZN6thrust11max_elementINS_11hip_rocprim3tagENS_10device_ptrI4typeEE10comparatorEET0_RKNS_6detail21execution_policy_baseIT_EES7_S7_T1_ .Lfunc_begin0: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception0 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $120, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %rbx movq %rsi, %r15 subq %rdx, %r15 je .LBB1_20 # %bb.1: movq %rdi, %r13 sarq $3, %r15 negq %r15 xorl %eax, %eax leaq 40(%rsp), %rsi movq %rax, (%rsi) xorps %xmm0, %xmm0 movaps %xmm0, 80(%rsp) movups %xmm0, (%rsp) movq %rax, 16(%rsp) movl $0, 24(%rsp) xorl %edi, %edi movq %rbx, %rdx xorl %ecx, %ecx xorl %r8d, %r8d movq %r15, %r9 callq _ZN7rocprim6detail11reduce_implILb0ENS_14default_configEN6thrust12zip_iteratorINS3_5tupleINS3_10device_ptrI4typeEENS3_11hip_rocprim19counting_iterator_tIlEENS3_9null_typeESC_SC_SC_SC_SC_SC_SC_EEEEPNS5_IS7_lSC_SC_SC_SC_SC_SC_SC_SC_EESF_NS9_9__extrema9arg_max_fIS7_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB1_2 # %bb.7: # %.noexc.i.i.i movq 40(%rsp), %rax xorl %ecx, %ecx testb $7, %al setne %cl leaq (%rax,%rcx,8), %r12 andq $-8, %r12 leaq 16(%r12), %rax cmpq $5, %rax movl $4, %ebp cmovaeq %rax, %rbp callq hipGetLastError leaq 80(%rsp), %r14 movq %r13, 72(%rsp) # 8-byte Spill movq %r13, (%r14) xorps %xmm0, %xmm0 movups %xmm0, 8(%r14) movq %r14, %rdi movq %rbp, %rsi callq _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm movq %rax, %r13 movq %rax, 8(%r14) movq %rbp, 16(%r14) .Ltmp5: callq hipGetLastError .Ltmp6: # %bb.8: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_t.exit.i.i.i addq %r13, %r12 xorps %xmm0, %xmm0 movaps %xmm0, 48(%rsp) .Ltmp7: movaps 48(%rsp), %xmm0 movups %xmm0, (%rsp) movl $0, 24(%rsp) movq $0, 16(%rsp) leaq 40(%rsp), %rsi movq %r13, %rdi movq %rbx, %rdx xorl %ecx, %ecx movq %r12, %r8 movq %r15, %r9 callq _ZN7rocprim6detail11reduce_implILb0ENS_14default_configEN6thrust12zip_iteratorINS3_5tupleINS3_10device_ptrI4typeEENS3_11hip_rocprim19counting_iterator_tIlEENS3_9null_typeESC_SC_SC_SC_SC_SC_SC_EEEEPNS5_IS7_lSC_SC_SC_SC_SC_SC_SC_SC_EESF_NS9_9__extrema9arg_max_fIS7_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .Ltmp8: # %bb.9: .Ltmp9: movl %eax, %ebp callq hipGetLastError .Ltmp10: # %bb.10: # %.noexc33.i.i.i testl %ebp, %ebp jne .LBB1_11 # %bb.18: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit37.i.i.i xorps %xmm0, %xmm0 leaq 48(%rsp), %rax movaps %xmm0, (%rax) leaq 112(%rsp), %r8 movq %rax, (%r8) .Ltmp18: leaq 39(%rsp), %rsi movl $1, %ecx movq 72(%rsp), %rdi # 8-byte Reload movq %r12, %rdx callq _ZZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPNS_5tupleI4typelNS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEmSC_EET3_RNS0_16execution_policyIT_EERNS6_16execution_policyIT0_EET1_T2_SD_NS_6detail17integral_constantIbLb0EEEEN10workaround3parERNSE_IS3_EERNSI_IS7_EESC_mRSC_ .Ltmp19: # %bb.19: # %_ZN6thrust11hip_rocprim9__extrema7extremaINS0_3tagENS_12zip_iteratorINS_5tupleINS_10device_ptrI4typeEENS0_19counting_iterator_tIlEENS_9null_typeESB_SB_SB_SB_SB_SB_SB_EEEElNS1_9arg_max_fIS7_l10comparatorEENS5_IS7_lSB_SB_SB_SB_SB_SB_SB_SB_EEEET3_RNS0_16execution_policyIT_EET0_T1_T2_PSI_.exit.i.i movq 56(%rsp), %r14 leaq 80(%rsp), %rdi callq _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev leaq (%rbx,%r14,8), %rbx .LBB1_20: # %_ZN6thrust11hip_rocprim11max_elementINS0_3tagENS_10device_ptrI4typeEE10comparatorEET0_RNS0_16execution_policyIT_EES7_S7_T1_.exit movq %rbx, %rax addq $120, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB1_2: .cfi_def_cfa_offset 176 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp0: callq _ZN6thrust6system12hip_categoryEv .Ltmp1: # %bb.3: .Ltmp2: movl $.L.str.3, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp3: # %bb.4: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB1_11: movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp11: callq _ZN6thrust6system12hip_categoryEv .Ltmp12: # %bb.12: .Ltmp13: movq %rax, %r14 movl $.L.str.4, %esi movq %rbx, %rdi callq _ZNSt13runtime_errorC2EPKc .Ltmp14: # %bb.13: movq $_ZTVN6thrust6system12system_errorE+16, (%rbx) movl %ebp, 16(%rbx) movq %r14, 24(%rbx) movq %rbx, %rax addq $48, %rax movq %rax, 32(%rbx) movq $0, 40(%rbx) movb $0, 48(%rbx) .Ltmp16: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .Ltmp17: # %bb.14: # %.noexc34.i.i.i .LBB1_15: .Ltmp15: movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception jmp .LBB1_17 .LBB1_5: .Ltmp4: movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception jmp .LBB1_6 .LBB1_16: .Ltmp20: movq %rax, %r14 .LBB1_17: # %.body.i.i.i leaq 80(%rsp), %rdi callq _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev .LBB1_6: # %common.resume.i.i.i movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end1: .size _ZN6thrust11max_elementINS_11hip_rocprim3tagENS_10device_ptrI4typeEE10comparatorEET0_RKNS_6detail21execution_policy_baseIT_EES7_S7_T1_, .Lfunc_end1-_ZN6thrust11max_elementINS_11hip_rocprim3tagENS_10device_ptrI4typeEE10comparatorEET0_RKNS_6detail21execution_policy_baseIT_EES7_S7_T1_ .cfi_endproc .section .gcc_except_table._ZN6thrust11max_elementINS_11hip_rocprim3tagENS_10device_ptrI4typeEE10comparatorEET0_RKNS_6detail21execution_policy_baseIT_EES7_S7_T1_,"aG",@progbits,_ZN6thrust11max_elementINS_11hip_rocprim3tagENS_10device_ptrI4typeEE10comparatorEET0_RKNS_6detail21execution_policy_baseIT_EES7_S7_T1_,comdat .p2align 2, 0x0 GCC_except_table1: .Lexception0: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end0-.Lcst_begin0 .Lcst_begin0: .uleb128 .Lfunc_begin0-.Lfunc_begin0 # >> Call Site 1 << .uleb128 .Ltmp5-.Lfunc_begin0 # Call between .Lfunc_begin0 and .Ltmp5 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp5-.Lfunc_begin0 # >> Call Site 2 << .uleb128 .Ltmp19-.Ltmp5 # Call between .Ltmp5 and .Ltmp19 .uleb128 .Ltmp20-.Lfunc_begin0 # jumps to .Ltmp20 .byte 0 # On action: cleanup .uleb128 .Ltmp19-.Lfunc_begin0 # >> Call Site 3 << .uleb128 .Ltmp0-.Ltmp19 # Call between .Ltmp19 and .Ltmp0 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp0-.Lfunc_begin0 # >> Call Site 4 << .uleb128 .Ltmp3-.Ltmp0 # Call between .Ltmp0 and .Ltmp3 .uleb128 .Ltmp4-.Lfunc_begin0 # jumps to .Ltmp4 .byte 0 # On action: cleanup .uleb128 .Ltmp3-.Lfunc_begin0 # >> Call Site 5 << .uleb128 .Ltmp11-.Ltmp3 # Call between .Ltmp3 and .Ltmp11 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp11-.Lfunc_begin0 # >> Call Site 6 << .uleb128 .Ltmp14-.Ltmp11 # Call between .Ltmp11 and .Ltmp14 .uleb128 .Ltmp15-.Lfunc_begin0 # jumps to .Ltmp15 .byte 0 # On action: cleanup .uleb128 .Ltmp16-.Lfunc_begin0 # >> Call Site 7 << .uleb128 .Ltmp17-.Ltmp16 # Call between .Ltmp16 and .Ltmp17 .uleb128 .Ltmp20-.Lfunc_begin0 # jumps to .Ltmp20 .byte 0 # On action: cleanup .uleb128 .Ltmp17-.Lfunc_begin0 # >> Call Site 8 << .uleb128 .Lfunc_end1-.Ltmp17 # Call between .Ltmp17 and .Lfunc_end1 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end0: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6system12hip_categoryEv,"axG",@progbits,_ZN6thrust6system12hip_categoryEv,comdat .weak _ZN6thrust6system12hip_categoryEv # -- Begin function _ZN6thrust6system12hip_categoryEv .type _ZN6thrust6system12hip_categoryEv,@function _ZN6thrust6system12hip_categoryEv: # @_ZN6thrust6system12hip_categoryEv .cfi_startproc # %bb.0: movb _ZGVZN6thrust6system12hip_categoryEvE6result(%rip), %al testb %al, %al je .LBB2_1 .LBB2_4: movl $_ZZN6thrust6system12hip_categoryEvE6result, %eax retq .LBB2_1: pushq %rax .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust6system12hip_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB2_3 # %bb.2: movq $_ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE+16, _ZZN6thrust6system12hip_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system12hip_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system12hip_categoryEvE6result, %edi callq __cxa_guard_release .LBB2_3: addq $8, %rsp .cfi_def_cfa_offset 8 jmp .LBB2_4 .Lfunc_end2: .size _ZN6thrust6system12hip_categoryEv, .Lfunc_end2-_ZN6thrust6system12hip_categoryEv .cfi_endproc # -- End function .section .text._ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc,"axG",@progbits,_ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc,comdat .weak _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc # -- Begin function _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .p2align 1, 0x90 .type _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc,@function _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc: # @_ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movq %rdx, %rbx movl %esi, %ebp movq %rdi, %r14 movq %rcx, %rsi callq _ZNSt13runtime_errorC2EPKc movq $_ZTVN6thrust6system12system_errorE+16, (%r14) movl %ebp, 16(%r14) movq %rbx, 24(%r14) leaq 48(%r14), %rax movq %rax, 32(%r14) movq $0, 40(%r14) movb $0, 48(%r14) popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end3: .size _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc, .Lfunc_end3-_ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .cfi_endproc # -- End function .section .text._ZN6thrust6system12system_errorD2Ev,"axG",@progbits,_ZN6thrust6system12system_errorD2Ev,comdat .weak _ZN6thrust6system12system_errorD2Ev # -- Begin function _ZN6thrust6system12system_errorD2Ev .p2align 1, 0x90 .type _ZN6thrust6system12system_errorD2Ev,@function _ZN6thrust6system12system_errorD2Ev: # @_ZN6thrust6system12system_errorD2Ev .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq $_ZTVN6thrust6system12system_errorE+16, (%rdi) movq 32(%rdi), %rdi leaq 48(%rbx), %rax cmpq %rax, %rdi je .LBB4_2 # %bb.1: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB4_2: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZNSt13runtime_errorD2Ev # TAILCALL .Lfunc_end4: .size _ZN6thrust6system12system_errorD2Ev, .Lfunc_end4-_ZN6thrust6system12system_errorD2Ev .cfi_endproc # -- End function .section .text._ZN6thrust6system14error_categoryD2Ev,"axG",@progbits,_ZN6thrust6system14error_categoryD2Ev,comdat .weak _ZN6thrust6system14error_categoryD2Ev # -- Begin function _ZN6thrust6system14error_categoryD2Ev .p2align 1, 0x90 .type _ZN6thrust6system14error_categoryD2Ev,@function _ZN6thrust6system14error_categoryD2Ev: # @_ZN6thrust6system14error_categoryD2Ev .cfi_startproc # %bb.0: movq $_ZTVN6thrust6system14error_categoryE+16, (%rdi) retq .Lfunc_end5: .size _ZN6thrust6system14error_categoryD2Ev, .Lfunc_end5-_ZN6thrust6system14error_categoryD2Ev .cfi_endproc # -- End function .section .text._ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev,"axG",@progbits,_ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev,comdat .weak _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev # -- Begin function _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev .p2align 1, 0x90 .type _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev,@function _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev: # @_ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end6: .size _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev, .Lfunc_end6-_ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv,"axG",@progbits,_ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv,comdat .weak _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv # -- Begin function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv .p2align 1, 0x90 .type _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv,@function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv: # @_ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv .cfi_startproc # %bb.0: movl $.L.str.5, %eax retq .Lfunc_end7: .size _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv, .Lfunc_end7-_ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv .cfi_endproc # -- End function .section .text._ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi,comdat .weak _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi # -- Begin function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi .p2align 1, 0x90 .type _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi,@function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi: # @_ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movl %esi, %ebx cmpl $50, %esi jg .LBB8_5 # %bb.1: movb _ZGVZN6thrust6system12hip_categoryEvE6result(%rip), %al testb %al, %al je .LBB8_2 .LBB8_4: # %_ZN6thrust6system20make_error_conditionENS0_11hip_rocprim4errc6errc_tE.exit movl $_ZZN6thrust6system12hip_categoryEvE6result, %edx movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB8_5: .cfi_def_cfa_offset 16 movb _ZGVZN6thrust6system15system_categoryEvE6result(%rip), %al testb %al, %al je .LBB8_6 .LBB8_8: # %_ZN6thrust6system15system_categoryEv.exit movq _ZZN6thrust6system15system_categoryEvE6result(%rip), %rax movq 24(%rax), %rax movl $_ZZN6thrust6system15system_categoryEvE6result, %edi movl %ebx, %esi popq %rbx .cfi_def_cfa_offset 8 jmpq *%rax # TAILCALL .LBB8_2: .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust6system12hip_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB8_4 # %bb.3: movq $_ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE+16, _ZZN6thrust6system12hip_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system12hip_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system12hip_categoryEvE6result, %edi callq __cxa_guard_release jmp .LBB8_4 .LBB8_6: movl $_ZGVZN6thrust6system15system_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB8_8 # %bb.7: movq $_ZTVN6thrust6system6detail21system_error_categoryE+16, _ZZN6thrust6system15system_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system15system_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system15system_categoryEvE6result, %edi callq __cxa_guard_release jmp .LBB8_8 .Lfunc_end8: .size _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi, .Lfunc_end8-_ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi .cfi_endproc # -- End function .section .text._ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE,"axG",@progbits,_ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE,comdat .weak _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE # -- Begin function _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .p2align 1, 0x90 .type _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE,@function _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE: # @_ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdx, %rbx movq (%rdi), %rax callq *24(%rax) cmpq 8(%rbx), %rdx sete %cl cmpl (%rbx), %eax sete %al andb %cl, %al popq %rbx .cfi_def_cfa_offset 8 retq .Lfunc_end9: .size _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE, .Lfunc_end9-_ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .cfi_endproc # -- End function .section .text._ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi,"axG",@progbits,_ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi,comdat .weak _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi # -- Begin function _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .p2align 1, 0x90 .type _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi,@function _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi: # @_ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .cfi_startproc # %bb.0: cmpq %rdi, 8(%rsi) sete %cl cmpl %edx, (%rsi) sete %al andb %cl, %al retq .Lfunc_end10: .size _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi, .Lfunc_end10-_ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .cfi_endproc # -- End function .section .text._ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,comdat .weak _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei # -- Begin function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei .p2align 1, 0x90 .type _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,@function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei: # @_ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei .Lfunc_begin1: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception1 # %bb.0: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $72, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %edx, %ebp movq %rdi, %rbx movl %edx, %edi callq hipGetErrorString movq %rax, %r15 movl %ebp, %edi callq hipGetErrorName testq %rax, %rax movl $.L.str.11, %r14d cmovneq %rax, %r14 leaq 24(%rsp), %rax movq %rax, -16(%rax) movq %r14, %rdi callq strlen leaq (%rax,%r14), %rdx leaq 8(%rsp), %r12 movq %r12, %rdi movq %r14, %rsi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp21: movl $.L.str.12, %esi movq %r12, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc .Ltmp22: # %bb.1: # %.noexc movq %rax, %r12 leaq 56(%rsp), %r14 movq %r14, -16(%r14) movq (%rax), %rsi movq %rax, %rbp addq $16, %rbp cmpq %rbp, %rsi je .LBB11_2 # %bb.3: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i movq %rsi, 40(%rsp) movq 16(%r12), %rax movq %rax, 56(%rsp) movq 8(%r12), %r13 jmp .LBB11_4 .LBB11_2: movq 8(%r12), %r13 leaq 1(%r13), %rdx movq %r14, %rdi callq memcpy@PLT .LBB11_4: leaq 40(%rsp), %rdi movq %r13, 8(%rdi) movq %rbp, (%r12) movq $0, 8(%r12) movb $0, 16(%r12) testq %r15, %r15 movl $.L.str.10, %esi cmovneq %r15, %rsi .Ltmp24: callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc .Ltmp25: # %bb.5: # %.noexc16 movq %rax, %r15 leaq 16(%rbx), %rdi movq %rdi, (%rbx) movq (%rax), %rsi movq %rax, %r12 addq $16, %r12 cmpq %r12, %rsi je .LBB11_6 # %bb.7: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i13 movq %rsi, (%rbx) movq 16(%r15), %rax movq %rax, 16(%rbx) movq 8(%r15), %r13 jmp .LBB11_8 .LBB11_6: movq 8(%r15), %r13 leaq 1(%r13), %rdx callq memcpy@PLT .LBB11_8: movq %r13, 8(%rbx) movq %r12, (%r15) movq $0, 8(%r15) movb $0, 16(%r15) movq 40(%rsp), %rdi cmpq %r14, %rdi je .LBB11_10 # %bb.9: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i18 callq _ZdlPv .LBB11_10: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit movq 8(%rsp), %rdi leaq 24(%rsp), %rax cmpq %rax, %rdi je .LBB11_12 # %bb.11: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i19 callq _ZdlPv .LBB11_12: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit21 movq %rbx, %rax addq $72, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB11_14: .cfi_def_cfa_offset 128 .Ltmp26: movq %rax, %rbx movq 40(%rsp), %rdi cmpq %r14, %rdi je .LBB11_16 # %bb.15: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i22 callq _ZdlPv jmp .LBB11_16 .LBB11_13: .Ltmp23: movq %rax, %rbx .LBB11_16: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit24 movq 8(%rsp), %rdi leaq 24(%rsp), %rax cmpq %rax, %rdi je .LBB11_18 # %bb.17: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i25 callq _ZdlPv .LBB11_18: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit27 movq %rbx, %rdi callq _Unwind_Resume@PLT .Lfunc_end11: .size _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei, .Lfunc_end11-_ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei .cfi_endproc .section .gcc_except_table._ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,"aG",@progbits,_ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,comdat .p2align 2, 0x0 GCC_except_table11: .Lexception1: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end1-.Lcst_begin1 .Lcst_begin1: .uleb128 .Lfunc_begin1-.Lfunc_begin1 # >> Call Site 1 << .uleb128 .Ltmp21-.Lfunc_begin1 # Call between .Lfunc_begin1 and .Ltmp21 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp21-.Lfunc_begin1 # >> Call Site 2 << .uleb128 .Ltmp22-.Ltmp21 # Call between .Ltmp21 and .Ltmp22 .uleb128 .Ltmp23-.Lfunc_begin1 # jumps to .Ltmp23 .byte 0 # On action: cleanup .uleb128 .Ltmp22-.Lfunc_begin1 # >> Call Site 3 << .uleb128 .Ltmp24-.Ltmp22 # Call between .Ltmp22 and .Ltmp24 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp24-.Lfunc_begin1 # >> Call Site 4 << .uleb128 .Ltmp25-.Ltmp24 # Call between .Ltmp24 and .Ltmp25 .uleb128 .Ltmp26-.Lfunc_begin1 # jumps to .Ltmp26 .byte 0 # On action: cleanup .uleb128 .Ltmp25-.Lfunc_begin1 # >> Call Site 5 << .uleb128 .Lfunc_end11-.Ltmp25 # Call between .Ltmp25 and .Lfunc_end11 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end1: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6system14error_categoryD0Ev,"axG",@progbits,_ZN6thrust6system14error_categoryD0Ev,comdat .weak _ZN6thrust6system14error_categoryD0Ev # -- Begin function _ZN6thrust6system14error_categoryD0Ev .p2align 1, 0x90 .type _ZN6thrust6system14error_categoryD0Ev,@function _ZN6thrust6system14error_categoryD0Ev: # @_ZN6thrust6system14error_categoryD0Ev .cfi_startproc # %bb.0: ud2 .Lfunc_end12: .size _ZN6thrust6system14error_categoryD0Ev, .Lfunc_end12-_ZN6thrust6system14error_categoryD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system14error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust6system14error_category23default_error_conditionEi,comdat .weak _ZNK6thrust6system14error_category23default_error_conditionEi # -- Begin function _ZNK6thrust6system14error_category23default_error_conditionEi .p2align 1, 0x90 .type _ZNK6thrust6system14error_category23default_error_conditionEi,@function _ZNK6thrust6system14error_category23default_error_conditionEi: # @_ZNK6thrust6system14error_category23default_error_conditionEi .cfi_startproc # %bb.0: movl %esi, %eax movq %rdi, %rdx retq .Lfunc_end13: .size _ZNK6thrust6system14error_category23default_error_conditionEi, .Lfunc_end13-_ZNK6thrust6system14error_category23default_error_conditionEi .cfi_endproc # -- End function .section .text._ZN6thrust6system15system_categoryEv,"axG",@progbits,_ZN6thrust6system15system_categoryEv,comdat .weak _ZN6thrust6system15system_categoryEv # -- Begin function _ZN6thrust6system15system_categoryEv .type _ZN6thrust6system15system_categoryEv,@function _ZN6thrust6system15system_categoryEv: # @_ZN6thrust6system15system_categoryEv .cfi_startproc # %bb.0: movb _ZGVZN6thrust6system15system_categoryEvE6result(%rip), %al testb %al, %al je .LBB14_1 .LBB14_4: movl $_ZZN6thrust6system15system_categoryEvE6result, %eax retq .LBB14_1: pushq %rax .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust6system15system_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB14_3 # %bb.2: movq $_ZTVN6thrust6system6detail21system_error_categoryE+16, _ZZN6thrust6system15system_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system15system_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system15system_categoryEvE6result, %edi callq __cxa_guard_release .LBB14_3: addq $8, %rsp .cfi_def_cfa_offset 8 jmp .LBB14_4 .Lfunc_end14: .size _ZN6thrust6system15system_categoryEv, .Lfunc_end14-_ZN6thrust6system15system_categoryEv .cfi_endproc # -- End function .section .text._ZN6thrust6system6detail21system_error_categoryD0Ev,"axG",@progbits,_ZN6thrust6system6detail21system_error_categoryD0Ev,comdat .weak _ZN6thrust6system6detail21system_error_categoryD0Ev # -- Begin function _ZN6thrust6system6detail21system_error_categoryD0Ev .p2align 1, 0x90 .type _ZN6thrust6system6detail21system_error_categoryD0Ev,@function _ZN6thrust6system6detail21system_error_categoryD0Ev: # @_ZN6thrust6system6detail21system_error_categoryD0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end15: .size _ZN6thrust6system6detail21system_error_categoryD0Ev, .Lfunc_end15-_ZN6thrust6system6detail21system_error_categoryD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail21system_error_category4nameEv,"axG",@progbits,_ZNK6thrust6system6detail21system_error_category4nameEv,comdat .weak _ZNK6thrust6system6detail21system_error_category4nameEv # -- Begin function _ZNK6thrust6system6detail21system_error_category4nameEv .p2align 1, 0x90 .type _ZNK6thrust6system6detail21system_error_category4nameEv,@function _ZNK6thrust6system6detail21system_error_category4nameEv: # @_ZNK6thrust6system6detail21system_error_category4nameEv .cfi_startproc # %bb.0: movl $.L.str.6, %eax retq .Lfunc_end16: .size _ZNK6thrust6system6detail21system_error_category4nameEv, .Lfunc_end16-_ZNK6thrust6system6detail21system_error_category4nameEv .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,comdat .weak _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi # -- Begin function _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi .p2align 1, 0x90 .type _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,@function _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi: # @_ZNK6thrust6system6detail21system_error_category23default_error_conditionEi .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movl %esi, %ebx leal -9901(%rbx), %eax cmpl $78, %eax ja .LBB17_81 # %bb.1: jmpq *.LJTI17_0(,%rax,8) .LBB17_2: movl $9901, %edi # imm = 0x26AD jmp .LBB17_3 .LBB17_77: movl $9979, %edi # imm = 0x26FB jmp .LBB17_3 .LBB17_33: movl $9961, %edi # imm = 0x26E9 jmp .LBB17_3 .LBB17_50: movl $9968, %edi # imm = 0x26F0 jmp .LBB17_3 .LBB17_67: movl $9974, %edi # imm = 0x26F6 jmp .LBB17_3 .LBB17_75: movl $9977, %edi # imm = 0x26F9 jmp .LBB17_3 .LBB17_28: movl $9945, %edi # imm = 0x26D9 jmp .LBB17_3 .LBB17_19: movl $9952, %edi # imm = 0x26E0 jmp .LBB17_3 .LBB17_29: movl $9958, %edi # imm = 0x26E6 jmp .LBB17_3 .LBB17_22: movl $9955, %edi # imm = 0x26E3 jmp .LBB17_3 .LBB17_17: movl $9951, %edi # imm = 0x26DF jmp .LBB17_3 .LBB17_66: movl $9933, %edi # imm = 0x26CD jmp .LBB17_3 .LBB17_80: movl $9941, %edi # imm = 0x26D5 jmp .LBB17_3 .LBB17_59: movl $9928, %edi # imm = 0x26C8 jmp .LBB17_3 .LBB17_79: movl $9940, %edi # imm = 0x26D4 jmp .LBB17_3 .LBB17_74: movl $9938, %edi # imm = 0x26D2 jmp .LBB17_3 .LBB17_58: movl $9927, %edi # imm = 0x26C7 jmp .LBB17_3 .LBB17_45: movl $9921, %edi # imm = 0x26C1 jmp .LBB17_3 .LBB17_68: movl $9975, %edi # imm = 0x26F7 jmp .LBB17_3 .LBB17_7: movl $9946, %edi # imm = 0x26DA jmp .LBB17_3 .LBB17_39: movl $9917, %edi # imm = 0x26BD jmp .LBB17_3 .LBB17_48: movl $9966, %edi # imm = 0x26EE jmp .LBB17_3 .LBB17_71: movl $9934, %edi # imm = 0x26CE jmp .LBB17_3 .LBB17_13: movl $9906, %edi # imm = 0x26B2 jmp .LBB17_3 .LBB17_43: movl $9919, %edi # imm = 0x26BF jmp .LBB17_3 .LBB17_47: movl $9922, %edi # imm = 0x26C2 jmp .LBB17_3 .LBB17_25: movl $9942, %edi # imm = 0x26D6 jmp .LBB17_3 .LBB17_57: movl $9926, %edi # imm = 0x26C6 jmp .LBB17_3 .LBB17_61: movl $9929, %edi # imm = 0x26C9 jmp .LBB17_3 .LBB17_4: movl $9902, %edi # imm = 0x26AE jmp .LBB17_3 .LBB17_54: movl $9924, %edi # imm = 0x26C4 jmp .LBB17_3 .LBB17_18: movl $9910, %edi # imm = 0x26B6 jmp .LBB17_3 .LBB17_56: movl $9971, %edi # imm = 0x26F3 jmp .LBB17_3 .LBB17_5: movl $9903, %edi # imm = 0x26AF jmp .LBB17_3 .LBB17_11: movl $9905, %edi # imm = 0x26B1 jmp .LBB17_3 .LBB17_36: movl $9914, %edi # imm = 0x26BA jmp .LBB17_3 .LBB17_62: movl $9930, %edi # imm = 0x26CA jmp .LBB17_3 .LBB17_65: movl $9932, %edi # imm = 0x26CC jmp .LBB17_3 .LBB17_15: movl $9908, %edi # imm = 0x26B4 jmp .LBB17_3 .LBB17_6: movl $9904, %edi # imm = 0x26B0 jmp .LBB17_3 .LBB17_26: movl $9911, %edi # imm = 0x26B7 jmp .LBB17_3 .LBB17_31: movl $9943, %edi # imm = 0x26D7 jmp .LBB17_3 .LBB17_53: movl $9923, %edi # imm = 0x26C3 jmp .LBB17_3 .LBB17_16: movl $9909, %edi # imm = 0x26B5 jmp .LBB17_3 .LBB17_8: movl $9947, %edi # imm = 0x26DB jmp .LBB17_3 .LBB17_12: movl $9950, %edi # imm = 0x26DE jmp .LBB17_3 .LBB17_14: movl $9907, %edi # imm = 0x26B3 jmp .LBB17_3 .LBB17_44: movl $9920, %edi # imm = 0x26C0 jmp .LBB17_3 .LBB17_69: movl $9976, %edi # imm = 0x26F8 jmp .LBB17_3 .LBB17_9: movl $9948, %edi # imm = 0x26DC jmp .LBB17_3 .LBB17_78: movl $9939, %edi # imm = 0x26D3 jmp .LBB17_3 .LBB17_35: movl $9913, %edi # imm = 0x26B9 jmp .LBB17_3 .LBB17_23: movl $9956, %edi # imm = 0x26E4 jmp .LBB17_3 .LBB17_55: movl $9925, %edi # imm = 0x26C5 jmp .LBB17_3 .LBB17_63: movl $9931, %edi # imm = 0x26CB jmp .LBB17_3 .LBB17_27: movl $9912, %edi # imm = 0x26B8 jmp .LBB17_3 .LBB17_72: movl $9935, %edi # imm = 0x26CF jmp .LBB17_3 .LBB17_37: movl $9915, %edi # imm = 0x26BB jmp .LBB17_3 .LBB17_38: movl $9916, %edi # imm = 0x26BC jmp .LBB17_3 .LBB17_24: movl $9957, %edi # imm = 0x26E5 jmp .LBB17_3 .LBB17_70: movl $9944, %edi # imm = 0x26D8 jmp .LBB17_3 .LBB17_41: movl $9918, %edi # imm = 0x26BE jmp .LBB17_3 .LBB17_42: movl $9964, %edi # imm = 0x26EC jmp .LBB17_3 .LBB17_46: movl $9965, %edi # imm = 0x26ED jmp .LBB17_3 .LBB17_32: movl $9960, %edi # imm = 0x26E8 jmp .LBB17_3 .LBB17_64: movl $9973, %edi # imm = 0x26F5 jmp .LBB17_3 .LBB17_30: movl $9959, %edi # imm = 0x26E7 jmp .LBB17_3 .LBB17_49: movl $9967, %edi # imm = 0x26EF jmp .LBB17_3 .LBB17_21: movl $9954, %edi # imm = 0x26E2 jmp .LBB17_3 .LBB17_73: movl $9936, %edi # imm = 0x26D0 jmp .LBB17_3 .LBB17_51: movl $9969, %edi # imm = 0x26F1 jmp .LBB17_3 .LBB17_10: movl $9949, %edi # imm = 0x26DD jmp .LBB17_3 .LBB17_34: movl $9962, %edi # imm = 0x26EA jmp .LBB17_3 .LBB17_52: movl $9970, %edi # imm = 0x26F2 jmp .LBB17_3 .LBB17_20: movl $9953, %edi # imm = 0x26E1 jmp .LBB17_3 .LBB17_40: movl $9963, %edi # imm = 0x26EB jmp .LBB17_3 .LBB17_60: movl $9972, %edi # imm = 0x26F4 jmp .LBB17_3 .LBB17_76: movl $9978, %edi # imm = 0x26FA .LBB17_3: callq _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE movl %eax, %ebx .LBB17_82: movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB17_81: .cfi_def_cfa_offset 16 callq _ZN6thrust6system15system_categoryEv movq %rax, %rdx jmp .LBB17_82 .Lfunc_end17: .size _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi, .Lfunc_end17-_ZNK6thrust6system6detail21system_error_category23default_error_conditionEi .cfi_endproc .section .rodata._ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,"aG",@progbits,_ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,comdat .p2align 3, 0x0 .LJTI17_0: .quad .LBB17_2 .quad .LBB17_4 .quad .LBB17_5 .quad .LBB17_6 .quad .LBB17_11 .quad .LBB17_13 .quad .LBB17_14 .quad .LBB17_15 .quad .LBB17_16 .quad .LBB17_18 .quad .LBB17_26 .quad .LBB17_27 .quad .LBB17_35 .quad .LBB17_36 .quad .LBB17_37 .quad .LBB17_38 .quad .LBB17_39 .quad .LBB17_41 .quad .LBB17_43 .quad .LBB17_44 .quad .LBB17_45 .quad .LBB17_47 .quad .LBB17_53 .quad .LBB17_54 .quad .LBB17_55 .quad .LBB17_57 .quad .LBB17_58 .quad .LBB17_59 .quad .LBB17_61 .quad .LBB17_62 .quad .LBB17_63 .quad .LBB17_65 .quad .LBB17_66 .quad .LBB17_71 .quad .LBB17_72 .quad .LBB17_73 .quad .LBB17_81 .quad .LBB17_74 .quad .LBB17_78 .quad .LBB17_79 .quad .LBB17_80 .quad .LBB17_25 .quad .LBB17_31 .quad .LBB17_70 .quad .LBB17_28 .quad .LBB17_7 .quad .LBB17_8 .quad .LBB17_9 .quad .LBB17_10 .quad .LBB17_12 .quad .LBB17_17 .quad .LBB17_19 .quad .LBB17_20 .quad .LBB17_21 .quad .LBB17_22 .quad .LBB17_23 .quad .LBB17_24 .quad .LBB17_29 .quad .LBB17_30 .quad .LBB17_32 .quad .LBB17_33 .quad .LBB17_34 .quad .LBB17_40 .quad .LBB17_42 .quad .LBB17_46 .quad .LBB17_48 .quad .LBB17_49 .quad .LBB17_50 .quad .LBB17_51 .quad .LBB17_52 .quad .LBB17_56 .quad .LBB17_60 .quad .LBB17_64 .quad .LBB17_67 .quad .LBB17_68 .quad .LBB17_69 .quad .LBB17_75 .quad .LBB17_76 .quad .LBB17_77 # -- End function .section .text._ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei,comdat .weak _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei # -- Begin function _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei .p2align 1, 0x90 .type _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei,@function _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei: # @_ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 pushq %rax .cfi_def_cfa_offset 32 .cfi_offset %rbx, -24 .cfi_offset %rbp, -16 movl %edx, %ebp movq %rdi, %rbx movb _ZGVZN6thrust6system16generic_categoryEvE6result(%rip), %al testb %al, %al je .LBB18_1 .LBB18_3: # %_ZN6thrust6system16generic_categoryEv.exit movq _ZZN6thrust6system16generic_categoryEvE6result(%rip), %rax movl $_ZZN6thrust6system16generic_categoryEvE6result, %esi movq %rbx, %rdi movl %ebp, %edx callq *48(%rax) movq %rbx, %rax addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB18_1: .cfi_def_cfa_offset 32 movl $_ZGVZN6thrust6system16generic_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB18_3 # %bb.2: movq $_ZTVN6thrust6system6detail22generic_error_categoryE+16, _ZZN6thrust6system16generic_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system16generic_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system16generic_categoryEvE6result, %edi callq __cxa_guard_release jmp .LBB18_3 .Lfunc_end18: .size _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei, .Lfunc_end18-_ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei .cfi_endproc # -- End function .section .text._ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE,"axG",@progbits,_ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE,comdat .weak _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE # -- Begin function _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE .type _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE,@function _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE: # @_ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movl %edi, %ebx movb _ZGVZN6thrust6system16generic_categoryEvE6result(%rip), %al testb %al, %al je .LBB19_1 .LBB19_3: # %_ZN6thrust6system16generic_categoryEv.exit movl $_ZZN6thrust6system16generic_categoryEvE6result, %edx movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB19_1: .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust6system16generic_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB19_3 # %bb.2: movq $_ZTVN6thrust6system6detail22generic_error_categoryE+16, _ZZN6thrust6system16generic_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system16generic_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system16generic_categoryEvE6result, %edi callq __cxa_guard_release jmp .LBB19_3 .Lfunc_end19: .size _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE, .Lfunc_end19-_ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE .cfi_endproc # -- End function .section .text._ZN6thrust6system6detail22generic_error_categoryD0Ev,"axG",@progbits,_ZN6thrust6system6detail22generic_error_categoryD0Ev,comdat .weak _ZN6thrust6system6detail22generic_error_categoryD0Ev # -- Begin function _ZN6thrust6system6detail22generic_error_categoryD0Ev .p2align 1, 0x90 .type _ZN6thrust6system6detail22generic_error_categoryD0Ev,@function _ZN6thrust6system6detail22generic_error_categoryD0Ev: # @_ZN6thrust6system6detail22generic_error_categoryD0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end20: .size _ZN6thrust6system6detail22generic_error_categoryD0Ev, .Lfunc_end20-_ZN6thrust6system6detail22generic_error_categoryD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail22generic_error_category4nameEv,"axG",@progbits,_ZNK6thrust6system6detail22generic_error_category4nameEv,comdat .weak _ZNK6thrust6system6detail22generic_error_category4nameEv # -- Begin function _ZNK6thrust6system6detail22generic_error_category4nameEv .p2align 1, 0x90 .type _ZNK6thrust6system6detail22generic_error_category4nameEv,@function _ZNK6thrust6system6detail22generic_error_category4nameEv: # @_ZNK6thrust6system6detail22generic_error_category4nameEv .cfi_startproc # %bb.0: movl $.L.str.7, %eax retq .Lfunc_end21: .size _ZNK6thrust6system6detail22generic_error_category4nameEv, .Lfunc_end21-_ZNK6thrust6system6detail22generic_error_category4nameEv .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,comdat .weak _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei # -- Begin function _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei .p2align 1, 0x90 .type _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,@function _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei: # @_ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei .Lfunc_begin2: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception2 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movl %edx, %ebp movq %rdi, %rbx movb _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11(%rip), %al testb %al, %al je .LBB22_1 .LBB22_4: movl %ebp, %edi callq strerror movq %rax, %r14 leaq 16(%rbx), %rax movq %rax, (%rbx) testq %r14, %r14 je .LBB22_6 # %bb.5: movq %r14, %rdi callq strlen movq %r14, %rdx addq %rax, %rdx movq %rbx, %rdi movq %r14, %rsi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag jmp .LBB22_7 .LBB22_6: movq _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11(%rip), %rsi movq _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11+8(%rip), %rdx addq %rsi, %rdx movq %rbx, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag .LBB22_7: movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB22_1: .cfi_def_cfa_offset 32 movl $_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB22_4 # %bb.2: movq $_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11+16, _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11(%rip) .Ltmp27: movl $_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %edi movl $.L.str.8, %esi movl $.L.str.8+13, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp28: # %bb.3: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit movl $_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev, %edi movl $_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %edi callq __cxa_guard_release jmp .LBB22_4 .LBB22_8: # %.critedge17 .Ltmp29: movq %rax, %rbx movl $_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %edi callq __cxa_guard_abort movq %rbx, %rdi callq _Unwind_Resume@PLT .Lfunc_end22: .size _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei, .Lfunc_end22-_ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei .cfi_endproc .section .gcc_except_table._ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,"aG",@progbits,_ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,comdat .p2align 2, 0x0 GCC_except_table22: .Lexception2: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end2-.Lcst_begin2 .Lcst_begin2: .uleb128 .Lfunc_begin2-.Lfunc_begin2 # >> Call Site 1 << .uleb128 .Ltmp27-.Lfunc_begin2 # Call between .Lfunc_begin2 and .Ltmp27 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp27-.Lfunc_begin2 # >> Call Site 2 << .uleb128 .Ltmp28-.Ltmp27 # Call between .Ltmp27 and .Ltmp28 .uleb128 .Ltmp29-.Lfunc_begin2 # jumps to .Ltmp29 .byte 0 # On action: cleanup .uleb128 .Ltmp28-.Lfunc_begin2 # >> Call Site 3 << .uleb128 .Lfunc_end22-.Ltmp28 # Call between .Ltmp28 and .Lfunc_end22 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end2: .p2align 2, 0x0 # -- End function .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_,comdat .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ # -- Begin function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .p2align 1, 0x90 .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_,@function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_: # @_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .cfi_startproc # %bb.0: pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 pushq %rax .cfi_def_cfa_offset 32 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 leaq 16(%rdi), %rax movq %rax, (%rdi) testq %rsi, %rsi je .LBB23_1 # %bb.2: movq %rsi, %rbx movq %rdi, %r14 movq %rsi, %rdi callq strlen leaq (%rax,%rbx), %rdx movq %r14, %rdi movq %rbx, %rsi addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag # TAILCALL .LBB23_1: .cfi_def_cfa_offset 32 movl $.L.str.9, %edi callq _ZSt19__throw_logic_errorPKc .Lfunc_end23: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_, .Lfunc_end23-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .cfi_endproc # -- End function .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag,comdat .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag # -- Begin function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .p2align 1, 0x90 .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag,@function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag: # @_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rdx, %r14 movq %rsi, %r15 movq %rdi, %rbx subq %rsi, %r14 movq %r14, (%rsp) cmpq $15, %r14 jbe .LBB24_1 # %bb.2: movq %rsp, %r12 movq %rbx, %rdi movq %r12, %rsi xorl %edx, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm movq %rax, (%rbx) movq (%r12), %rcx movq %rcx, 16(%rbx) jmp .LBB24_3 .LBB24_1: # %._crit_edge movq (%rbx), %rax .LBB24_3: testq %r14, %r14 je .LBB24_7 # %bb.4: cmpq $1, %r14 jne .LBB24_6 # %bb.5: movb (%r15), %cl movb %cl, (%rax) jmp .LBB24_7 .LBB24_6: movq %rax, %rdi movq %r15, %rsi movq %r14, %rdx callq memcpy@PLT .LBB24_7: # %_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tagEN6_GuardD2Ev.exit movq (%rsp), %rax movq %rax, 8(%rbx) movq (%rbx), %rcx movb $0, (%rcx,%rax) addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end24: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag, .Lfunc_end24-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .cfi_endproc # -- End function .section .text.__clang_call_terminate,"axG",@progbits,__clang_call_terminate,comdat .hidden __clang_call_terminate # -- Begin function __clang_call_terminate .weak __clang_call_terminate .type __clang_call_terminate,@function __clang_call_terminate: # @__clang_call_terminate .cfi_startproc # %bb.0: pushq %rax .cfi_def_cfa_offset 16 callq __cxa_begin_catch callq _ZSt9terminatev .Lfunc_end25: .size __clang_call_terminate, .Lfunc_end25-__clang_call_terminate .cfi_endproc # -- End function .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag,comdat .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag # -- Begin function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag .p2align 1, 0x90 .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag,@function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag: # @_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rdx, %r14 movq %rsi, %r15 movq %rdi, %rbx subq %rsi, %r14 movq %r14, (%rsp) cmpq $15, %r14 jbe .LBB26_1 # %bb.2: movq %rsp, %r12 movq %rbx, %rdi movq %r12, %rsi xorl %edx, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm movq %rax, (%rbx) movq (%r12), %rcx movq %rcx, 16(%rbx) jmp .LBB26_3 .LBB26_1: # %._crit_edge movq (%rbx), %rax .LBB26_3: testq %r14, %r14 je .LBB26_7 # %bb.4: cmpq $1, %r14 jne .LBB26_6 # %bb.5: movb (%r15), %cl movb %cl, (%rax) jmp .LBB26_7 .LBB26_6: movq %rax, %rdi movq %r15, %rsi movq %r14, %rdx callq memcpy@PLT .LBB26_7: # %_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tagEN6_GuardD2Ev.exit movq (%rsp), %rax movq %rax, 8(%rbx) movq (%rbx), %rcx movb $0, (%rcx,%rax) addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end26: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag, .Lfunc_end26-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag .cfi_endproc # -- End function .section .text._ZN6thrust6system12system_errorD0Ev,"axG",@progbits,_ZN6thrust6system12system_errorD0Ev,comdat .weak _ZN6thrust6system12system_errorD0Ev # -- Begin function _ZN6thrust6system12system_errorD0Ev .p2align 1, 0x90 .type _ZN6thrust6system12system_errorD0Ev,@function _ZN6thrust6system12system_errorD0Ev: # @_ZN6thrust6system12system_errorD0Ev .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq $_ZTVN6thrust6system12system_errorE+16, (%rdi) movq 32(%rdi), %rdi leaq 48(%rbx), %rax cmpq %rax, %rdi je .LBB27_2 # %bb.1: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i.i callq _ZdlPv .LBB27_2: # %_ZN6thrust6system12system_errorD2Ev.exit movq %rbx, %rdi callq _ZNSt13runtime_errorD2Ev movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZdlPv # TAILCALL .Lfunc_end27: .size _ZN6thrust6system12system_errorD0Ev, .Lfunc_end27-_ZN6thrust6system12system_errorD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system12system_error4whatEv,"axG",@progbits,_ZNK6thrust6system12system_error4whatEv,comdat .weak _ZNK6thrust6system12system_error4whatEv # -- Begin function _ZNK6thrust6system12system_error4whatEv .p2align 1, 0x90 .type _ZNK6thrust6system12system_error4whatEv,@function _ZNK6thrust6system12system_error4whatEv: # @_ZNK6thrust6system12system_error4whatEv .Lfunc_begin3: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception3 # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $40, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 32(%rdi), %r14 cmpq $0, 40(%rdi) je .LBB28_3 .LBB28_1: movq (%r14), %rbx .LBB28_2: movq %rbx, %rax addq $40, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB28_3: .cfi_def_cfa_offset 80 movq %rdi, %rbx callq _ZNKSt13runtime_error4whatEv movq %rax, %r15 movq 40(%rbx), %r12 movq %rax, %rdi callq strlen .Ltmp30: movq %r14, %rdi xorl %esi, %esi movq %r12, %rdx movq %r15, %rcx movq %rax, %r8 callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm .Ltmp31: # %bb.4: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc.exit movl 16(%rbx), %edx testl %edx, %edx je .LBB28_1 # %bb.5: cmpq $0, 40(%rbx) je .LBB28_8 # %bb.6: .Ltmp32: movl $.L.str.12, %esi movq %r14, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc .Ltmp33: # %bb.7: # %._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc.exit_crit_edge movl 16(%rbx), %edx .LBB28_8: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc.exit movq 24(%rbx), %rsi movq (%rsi), %rax .Ltmp35: leaq 8(%rsp), %rdi callq *48(%rax) .Ltmp36: # %bb.9: # %_ZNK6thrust6system10error_code7messageB5cxx11Ev.exit movq 8(%rsp), %rsi movq 16(%rsp), %rdx .Ltmp38: movq %r14, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm .Ltmp39: # %bb.10: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_.exit leaq 24(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB28_1 # %bb.11: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv jmp .LBB28_1 .LBB28_12: .Ltmp40: movq %rax, %r14 leaq 24(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB28_17 # %bb.13: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i4 callq _ZdlPv jmp .LBB28_17 .LBB28_14: .Ltmp37: jmp .LBB28_16 .LBB28_15: .Ltmp34: .LBB28_16: movq %rax, %r14 .LBB28_17: movq %r14, %rdi callq __cxa_begin_catch movq %rbx, %rdi callq _ZNKSt13runtime_error4whatEv movq %rax, %rbx .Ltmp41: callq __cxa_end_catch .Ltmp42: jmp .LBB28_2 .LBB28_18: .Ltmp43: movq %rax, %rdi callq __clang_call_terminate .Lfunc_end28: .size _ZNK6thrust6system12system_error4whatEv, .Lfunc_end28-_ZNK6thrust6system12system_error4whatEv .cfi_endproc .section .gcc_except_table._ZNK6thrust6system12system_error4whatEv,"aG",@progbits,_ZNK6thrust6system12system_error4whatEv,comdat .p2align 2, 0x0 GCC_except_table28: .Lexception3: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase0-.Lttbaseref0 .Lttbaseref0: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end3-.Lcst_begin3 .Lcst_begin3: .uleb128 .Ltmp30-.Lfunc_begin3 # >> Call Site 1 << .uleb128 .Ltmp33-.Ltmp30 # Call between .Ltmp30 and .Ltmp33 .uleb128 .Ltmp34-.Lfunc_begin3 # jumps to .Ltmp34 .byte 1 # On action: 1 .uleb128 .Ltmp35-.Lfunc_begin3 # >> Call Site 2 << .uleb128 .Ltmp36-.Ltmp35 # Call between .Ltmp35 and .Ltmp36 .uleb128 .Ltmp37-.Lfunc_begin3 # jumps to .Ltmp37 .byte 1 # On action: 1 .uleb128 .Ltmp38-.Lfunc_begin3 # >> Call Site 3 << .uleb128 .Ltmp39-.Ltmp38 # Call between .Ltmp38 and .Ltmp39 .uleb128 .Ltmp40-.Lfunc_begin3 # jumps to .Ltmp40 .byte 1 # On action: 1 .uleb128 .Ltmp39-.Lfunc_begin3 # >> Call Site 4 << .uleb128 .Ltmp41-.Ltmp39 # Call between .Ltmp39 and .Ltmp41 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp41-.Lfunc_begin3 # >> Call Site 5 << .uleb128 .Ltmp42-.Ltmp41 # Call between .Ltmp41 and .Ltmp42 .uleb128 .Ltmp43-.Lfunc_begin3 # jumps to .Ltmp43 .byte 1 # On action: 1 .Lcst_end3: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase0: .p2align 2, 0x0 # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _ZN7rocprim6detail11reduce_implILb0ENS_14default_configEN6thrust12zip_iteratorINS3_5tupleINS3_10device_ptrI4typeEENS3_11hip_rocprim19counting_iterator_tIlEENS3_9null_typeESC_SC_SC_SC_SC_SC_SC_EEEEPNS5_IS7_lSC_SC_SC_SC_SC_SC_SC_SC_EESF_NS9_9__extrema9arg_max_fIS7_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .LCPI29_0: .quad 0x41cdcd6500000000 # double 1.0E+9 .LCPI29_1: .quad 0x408f400000000000 # double 1000 .section .text._ZN7rocprim6detail11reduce_implILb0ENS_14default_configEN6thrust12zip_iteratorINS3_5tupleINS3_10device_ptrI4typeEENS3_11hip_rocprim19counting_iterator_tIlEENS3_9null_typeESC_SC_SC_SC_SC_SC_SC_EEEEPNS5_IS7_lSC_SC_SC_SC_SC_SC_SC_SC_EESF_NS9_9__extrema9arg_max_fIS7_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,"axG",@progbits,_ZN7rocprim6detail11reduce_implILb0ENS_14default_configEN6thrust12zip_iteratorINS3_5tupleINS3_10device_ptrI4typeEENS3_11hip_rocprim19counting_iterator_tIlEENS3_9null_typeESC_SC_SC_SC_SC_SC_SC_EEEEPNS5_IS7_lSC_SC_SC_SC_SC_SC_SC_SC_EESF_NS9_9__extrema9arg_max_fIS7_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,comdat .weak _ZN7rocprim6detail11reduce_implILb0ENS_14default_configEN6thrust12zip_iteratorINS3_5tupleINS3_10device_ptrI4typeEENS3_11hip_rocprim19counting_iterator_tIlEENS3_9null_typeESC_SC_SC_SC_SC_SC_SC_EEEEPNS5_IS7_lSC_SC_SC_SC_SC_SC_SC_SC_EESF_NS9_9__extrema9arg_max_fIS7_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .type _ZN7rocprim6detail11reduce_implILb0ENS_14default_configEN6thrust12zip_iteratorINS3_5tupleINS3_10device_ptrI4typeEENS3_11hip_rocprim19counting_iterator_tIlEENS3_9null_typeESC_SC_SC_SC_SC_SC_SC_EEEEPNS5_IS7_lSC_SC_SC_SC_SC_SC_SC_SC_EESF_NS9_9__extrema9arg_max_fIS7_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,@function _ZN7rocprim6detail11reduce_implILb0ENS_14default_configEN6thrust12zip_iteratorINS3_5tupleINS3_10device_ptrI4typeEENS3_11hip_rocprim19counting_iterator_tIlEENS3_9null_typeESC_SC_SC_SC_SC_SC_SC_EEEEPNS5_IS7_lSC_SC_SC_SC_SC_SC_SC_SC_EESF_NS9_9__extrema9arg_max_fIS7_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb: # @_ZN7rocprim6detail11reduce_implILb0ENS_14default_configEN6thrust12zip_iteratorINS3_5tupleINS3_10device_ptrI4typeEENS3_11hip_rocprim19counting_iterator_tIlEENS3_9null_typeESC_SC_SC_SC_SC_SC_SC_EEEEPNS5_IS7_lSC_SC_SC_SC_SC_SC_SC_SC_EESF_NS9_9__extrema9arg_max_fIS7_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $1608, %rsp # imm = 0x648 .cfi_def_cfa_offset 1664 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %r9, %r14 movq %r8, %rbx movq %rcx, %r12 movq %rdx, %r13 movq %rsi, %r15 movq %rdi, %rbp movq 1680(%rsp), %rdi testq $-3, %rdi jne .LBB29_1 # %bb.3: # %_ZN7rocprim6detail22get_device_from_streamEP12ihipStream_tRi.exit.i leaq 24(%rsp), %rdi callq hipGetDevice testl %eax, %eax jne .LBB29_60 # %bb.4: # %thread-pre-split.i movl 24(%rsp), %esi jmp .LBB29_5 .LBB29_1: callq hipGetStreamDeviceId movl %eax, %esi movl %eax, 24(%rsp) testl %eax, %eax js .LBB29_2 .LBB29_5: # %_ZN7rocprim6detail22get_device_from_streamEP12ihipStream_tRi.exit.thread.i movl $999, %eax # imm = 0x3E7 cmpl $511, %esi # imm = 0x1FF ja .LBB29_60 # %bb.6: movq %rbx, 16(%rsp) # 8-byte Spill movl %esi, %ebx movl _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache(,%rbx,4), %eax testl %eax, %eax je .LBB29_7 .LBB29_9: leaq 1664(%rsp), %rcx leaq 1023(%r14), %rdx movq %rdx, %r10 shrq $10, %r10 xorl %eax, %eax movq %rax, 136(%rsp) movq %rax, 24(%rsp) movq %rax, 40(%rsp) movq %rdx, 8(%rsp) # 8-byte Spill cmpq $2048, %rdx # imm = 0x800 jb .LBB29_12 # %bb.10: movq (%rcx), %r8 movq 8(%rcx), %r9 subq $8, %rsp .cfi_adjust_cfa_offset 8 movzbl 1696(%rsp), %eax leaq 48(%rsp), %rsi xorl %edi, %edi xorl %edx, %edx movq 24(%rsp), %rcx # 8-byte Reload pushq %rax .cfi_adjust_cfa_offset 8 pushq 1696(%rsp) .cfi_adjust_cfa_offset 8 movq %r10, %rbx pushq %r10 .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb0ENS_14default_configEPN6thrust5tupleI4typelNS3_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_NS3_11hip_rocprim9__extrema9arg_max_fIS5_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $32, %rsp .cfi_adjust_cfa_offset -32 testl %eax, %eax jne .LBB29_60 # %bb.11: # %._crit_edge273 movq 40(%rsp), %rax movq %rbx, %r10 .LBB29_12: movq %r10, 32(%rsp) # 8-byte Spill movq %r10, %rcx shlq $4, %rcx xorl %edx, %edx cmpq $1025, %r14 # imm = 0x401 cmovaeq %rcx, %rdx leaq 136(%rsp), %rcx movq %rcx, 88(%rsp) movq %rdx, 96(%rsp) movl $8, %ecx movq %rcx, 104(%rsp) leaq 24(%rsp), %rdx movq %rdx, 112(%rsp) movq %rax, 120(%rsp) movq %rcx, 128(%rsp) subq $48, %rsp .cfi_adjust_cfa_offset 48 movupd 136(%rsp), %xmm0 movups 152(%rsp), %xmm1 movups 168(%rsp), %xmm2 movups %xmm2, 32(%rsp) movups %xmm1, 16(%rsp) movupd %xmm0, (%rsp) movq %rbp, %rdi movq %r15, %rsi callq _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS5_9null_typeES8_S8_S8_S8_S8_S8_S8_EEEENS4_IvEEEEEEE10hipError_tPvRmT_ addq $48, %rsp .cfi_adjust_cfa_offset -48 testq %rbp, %rbp je .LBB29_60 # %bb.13: testl %eax, %eax jne .LBB29_60 # %bb.14: movl $4294966272, %ebp # imm = 0xFFFFFC00 movb 1688(%rsp), %sil testb %sil, %sil je .LBB29_30 # %bb.15: movl $_ZSt4cout, %edi movl $.L.str.14, %esi movl $11, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $256, %esi # imm = 0x100 callq _ZNSo9_M_insertImEERSoT_ movb $10, 7(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB29_17 # %bb.16: leaq 7(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB29_18 .LBB29_2: movl $400, %eax # imm = 0x190 jmp .LBB29_60 .LBB29_7: leaq 136(%rsp), %rdi callq hipGetDevicePropertiesR0600 testl %eax, %eax jne .LBB29_60 # %bb.8: # %_ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE.exit.thread238 leaq 1296(%rsp), %rdi leaq 1552(%rsp), %rsi callq _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag leaq 1296(%rsp), %rdi subq %rdi, %rax movq %rax, %rsi callq _ZN7rocprim6detail25get_target_arch_from_nameEPKcm xchgl %eax, _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache(,%rbx,4) jmp .LBB29_9 .LBB29_30: # %.thread256 cmpq $2048, 8(%rsp) # 8-byte Folded Reload # imm = 0x800 jae .LBB29_28 # %bb.31: xorl %eax, %eax jmp .LBB29_52 .LBB29_17: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB29_18: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit movl $_ZSt4cout, %edi movl $.L.str.15, %esi movl $17, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 32(%rsp), %rsi # 8-byte Reload callq _ZNSo9_M_insertImEERSoT_ movb $10, 7(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB29_20 # %bb.19: leaq 7(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB29_21 .LBB29_20: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB29_21: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit177 movl $_ZSt4cout, %edi movl $.L.str.16, %esi movl $23, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $4194303, %esi # imm = 0x3FFFFF callq _ZNSo9_M_insertImEERSoT_ movb $10, 7(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB29_23 # %bb.22: leaq 7(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB29_24 .LBB29_23: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB29_24: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit180 movl $_ZSt4cout, %edi movl $.L.str.17, %esi movl $16, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $1024, %esi # imm = 0x400 callq _ZNSo9_M_insertImEERSoT_ movb $10, 7(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB29_26 # %bb.25: leaq 7(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB29_27 .LBB29_26: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB29_27: cmpq $2047, 8(%rsp) # 8-byte Folded Reload # imm = 0x7FF movb 1688(%rsp), %sil jbe .LBB29_51 .LBB29_28: leaq (%r14,%rbp), %rcx decq %rcx movq %rcx, %rax shrq $10, %rax movabsq $18014402804450305, %rdx # imm = 0x40000100000401 mulq %rdx cmpq %rbp, %rcx jae .LBB29_32 # %bb.29: xorl %eax, %eax movq %rax, 8(%rsp) # 8-byte Spill jmp .LBB29_46 .LBB29_51: callq _ZNSt6chrono3_V212system_clock3nowEv .LBB29_52: # %.thread257 movq %rax, 8(%rsp) # 8-byte Spill leaq 1025(%rbp), %rdi addq $1280, %rbp # imm = 0x500 movl $1, %esi movq %rbp, %rdx movl $1, %ecx xorl %r8d, %r8d movq 1680(%rsp), %rbx movq %rbx, %r9 callq __hipPushCallConfiguration testl %eax, %eax jne .LBB29_54 # %bb.53: leaq 1664(%rsp), %rax movq (%rax), %r8 movq 8(%rax), %r9 movq %r13, %rdi movq %r12, %rsi movq %r14, %rdx movq 16(%rsp), %rcx # 8-byte Reload callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .LBB29_54: callq hipGetLastError testl %eax, %eax jne .LBB29_61 # %bb.55: cmpb $0, 1688(%rsp) je .LBB29_61 # %bb.56: movl $_ZSt4cout, %edi movl $.L.str.18, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.19, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r14, %rsi jmp .LBB29_57 .LBB29_32: # %.lr.ph shrq $12, %rdx leaq 1664(%rsp), %rax movq (%rax), %rcx movq %rcx, 56(%rsp) # 8-byte Spill movq 8(%rax), %rax movq %rax, 48(%rsp) # 8-byte Spill imulq $67108848, %rdx, %rax # imm = 0x3FFFFF0 movq %rax, 72(%rsp) # 8-byte Spill xorl %ebx, %ebx leaq 1280(%rbp), %rax movq %rax, 80(%rsp) # 8-byte Spill xorl %eax, %eax movq %rax, 8(%rsp) # 8-byte Spill .LBB29_33: # =>This Inner Loop Header: Depth=1 movl $4294966272, %eax # imm = 0xFFFFFC00 cmpq %rax, %r14 movl $4294966272, %r15d # imm = 0xFFFFFC00 cmovbq %r14, %r15 testb %sil, %sil je .LBB29_35 # %bb.34: # in Loop: Header=BB29_33 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv movq %rax, 8(%rsp) # 8-byte Spill .LBB29_35: # in Loop: Header=BB29_33 Depth=1 leaq 1023(%r15), %rax shrq $10, %rax leaq (%rax,%rbp), %rdi addq $1024, %rdi # imm = 0x400 movl $1, %esi movq 80(%rsp), %rdx # 8-byte Reload movl $1, %ecx xorl %r8d, %r8d movq 1680(%rsp), %r9 callq __hipPushCallConfiguration testl %eax, %eax jne .LBB29_37 # %bb.36: # in Loop: Header=BB29_33 Depth=1 movq 136(%rsp), %rcx addq %rbx, %rcx movq %r13, %rdi movq %r12, %rsi movq %r15, %rdx movq 56(%rsp), %r8 # 8-byte Reload movq 48(%rsp), %r9 # 8-byte Reload callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .LBB29_37: # in Loop: Header=BB29_33 Depth=1 callq hipGetLastError testl %eax, %eax movb 1688(%rsp), %sil jne .LBB29_42 # %bb.38: # in Loop: Header=BB29_33 Depth=1 testb %sil, %sil je .LBB29_42 # %bb.39: # in Loop: Header=BB29_33 Depth=1 movl $_ZSt4cout, %edi movl $.L.str.18, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.19, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r15, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.20, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 1680(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax jne .LBB29_60 # %bb.40: # in Loop: Header=BB29_33 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv subq 8(%rsp), %rax # 8-byte Folded Reload cvtsi2sd %rax, %xmm0 divsd .LCPI29_0(%rip), %xmm0 movsd %xmm0, 64(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 64(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI29_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %r15 movl $.L.str.22, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movb $10, 7(%rsp) movq (%r15), %rax movq -24(%rax), %rax cmpq $0, 16(%r15,%rax) je .LBB29_43 # %bb.41: # in Loop: Header=BB29_33 Depth=1 movl $1, %edx movq %r15, %rdi leaq 7(%rsp), %rsi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB29_44 .LBB29_42: # in Loop: Header=BB29_33 Depth=1 testl %eax, %eax je .LBB29_45 jmp .LBB29_60 .LBB29_43: # in Loop: Header=BB29_33 Depth=1 movq %r15, %rdi movl $10, %esi callq _ZNSo3putEc .LBB29_44: # in Loop: Header=BB29_33 Depth=1 movb 1688(%rsp), %sil .LBB29_45: # in Loop: Header=BB29_33 Depth=1 addq $67108848, %rbx # imm = 0x3FFFFF0 movabsq $-4294966272, %rax # imm = 0xFFFFFFFF00000400 addq %rax, %r14 movabsq $34359730176, %rax # imm = 0x7FFFFE000 addq %rax, %r13 addq %rbp, %r12 cmpq %rbx, 72(%rsp) # 8-byte Folded Reload jne .LBB29_33 .LBB29_46: # %._crit_edge testb %sil, %sil je .LBB29_48 # %bb.47: callq _ZNSt6chrono3_V212system_clock3nowEv movb 1688(%rsp), %sil movq %rax, 8(%rsp) # 8-byte Spill .LBB29_48: movq 24(%rsp), %rdi movq 136(%rsp), %rdx leaq 1664(%rsp), %rax movq (%rax), %r8 movq 8(%rax), %r9 subq $8, %rsp .cfi_adjust_cfa_offset 8 movzbl %sil, %eax movl %esi, %ebp leaq 48(%rsp), %rsi movq 24(%rsp), %rcx # 8-byte Reload pushq %rax .cfi_adjust_cfa_offset 8 movq 1696(%rsp), %rbx pushq %rbx .cfi_adjust_cfa_offset 8 pushq 56(%rsp) # 8-byte Folded Reload .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb0ENS_14default_configEPN6thrust5tupleI4typelNS3_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_NS3_11hip_rocprim9__extrema9arg_max_fIS5_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $32, %rsp .cfi_adjust_cfa_offset -32 testl %eax, %eax jne .LBB29_61 # %bb.49: testb %bpl, %bpl je .LBB29_61 # %bb.50: movl $_ZSt4cout, %edi movl $.L.str.23, %esi movl $20, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.19, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 32(%rsp), %rsi # 8-byte Reload .LBB29_57: callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.20, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi callq hipStreamSynchronize testl %eax, %eax jne .LBB29_60 # %bb.58: # %.sink.split callq _ZNSt6chrono3_V212system_clock3nowEv subq 8(%rsp), %rax # 8-byte Folded Reload xorps %xmm0, %xmm0 cvtsi2sd %rax, %xmm0 divsd .LCPI29_0(%rip), %xmm0 movsd %xmm0, 16(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 16(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI29_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %rbx movl $.L.str.22, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi movl $10, %esi callq _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c jmp .LBB29_59 .LBB29_61: testl %eax, %eax jne .LBB29_60 .LBB29_59: xorl %eax, %eax .LBB29_60: addq $1608, %rsp # imm = 0x648 .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end29: .size _ZN7rocprim6detail11reduce_implILb0ENS_14default_configEN6thrust12zip_iteratorINS3_5tupleINS3_10device_ptrI4typeEENS3_11hip_rocprim19counting_iterator_tIlEENS3_9null_typeESC_SC_SC_SC_SC_SC_SC_EEEEPNS5_IS7_lSC_SC_SC_SC_SC_SC_SC_SC_EESF_NS9_9__extrema9arg_max_fIS7_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb, .Lfunc_end29-_ZN7rocprim6detail11reduce_implILb0ENS_14default_configEN6thrust12zip_iteratorINS3_5tupleINS3_10device_ptrI4typeEENS3_11hip_rocprim19counting_iterator_tIlEENS3_9null_typeESC_SC_SC_SC_SC_SC_SC_EEEEPNS5_IS7_lSC_SC_SC_SC_SC_SC_SC_SC_EESF_NS9_9__extrema9arg_max_fIS7_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_endproc # -- End function .section .text._ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE,"axG",@progbits,_ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE,comdat .weak _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE # -- Begin function _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE .type _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE,@function _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE: # @_ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $1480, %rsp # imm = 0x5C8 .cfi_def_cfa_offset 1520 .cfi_offset %rbx, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %rbx testq $-3, %rdi jne .LBB30_1 # %bb.3: # %_ZN7rocprim6detail22get_device_from_streamEP12ihipStream_tRi.exit leaq 4(%rsp), %rdi callq hipGetDevice movl %eax, %ebp testl %eax, %eax jne .LBB30_9 # %bb.4: # %thread-pre-split movl 4(%rsp), %eax jmp .LBB30_5 .LBB30_1: callq hipGetStreamDeviceId movl %eax, 4(%rsp) testl %eax, %eax js .LBB30_2 .LBB30_5: # %_ZN7rocprim6detail22get_device_from_streamEP12ihipStream_tRi.exit.thread movl $999, %ebp # imm = 0x3E7 cmpl $511, %eax # imm = 0x1FF ja .LBB30_9 # %bb.6: movl %eax, %r15d movl _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache(,%r15,4), %ecx movl %ecx, (%rbx) xorl %ebp, %ebp testl %ecx, %ecx jne .LBB30_9 # %bb.7: leaq 8(%rsp), %rdi movl %eax, %esi callq hipGetDevicePropertiesR0600 movl %eax, %ebp testl %eax, %eax jne .LBB30_9 # %bb.8: leaq 1168(%rsp), %r14 leaq 1424(%rsp), %rsi movq %r14, %rdi callq _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag subq %r14, %rax movq %r14, %rdi movq %rax, %rsi callq _ZN7rocprim6detail25get_target_arch_from_nameEPKcm movl %eax, (%rbx) xchgl %eax, _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache(,%r15,4) jmp .LBB30_9 .LBB30_2: movl $400, %ebp # imm = 0x190 .LBB30_9: # %_ZN7rocprim6detail15get_device_archEiRNS0_11target_archE.exit movl %ebp, %eax addq $1480, %rsp # imm = 0x5C8 .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end30: .size _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE, .Lfunc_end30-_ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _ZN7rocprim6detail11reduce_implILb0ENS_14default_configEPN6thrust5tupleI4typelNS3_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_NS3_11hip_rocprim9__extrema9arg_max_fIS5_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .LCPI31_0: .quad 0x41cdcd6500000000 # double 1.0E+9 .LCPI31_1: .quad 0x408f400000000000 # double 1000 .section .text._ZN7rocprim6detail11reduce_implILb0ENS_14default_configEPN6thrust5tupleI4typelNS3_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_NS3_11hip_rocprim9__extrema9arg_max_fIS5_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,"axG",@progbits,_ZN7rocprim6detail11reduce_implILb0ENS_14default_configEPN6thrust5tupleI4typelNS3_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_NS3_11hip_rocprim9__extrema9arg_max_fIS5_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,comdat .weak _ZN7rocprim6detail11reduce_implILb0ENS_14default_configEPN6thrust5tupleI4typelNS3_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_NS3_11hip_rocprim9__extrema9arg_max_fIS5_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .type _ZN7rocprim6detail11reduce_implILb0ENS_14default_configEPN6thrust5tupleI4typelNS3_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_NS3_11hip_rocprim9__extrema9arg_max_fIS5_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,@function _ZN7rocprim6detail11reduce_implILb0ENS_14default_configEPN6thrust5tupleI4typelNS3_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_NS3_11hip_rocprim9__extrema9arg_max_fIS5_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb: # @_ZN7rocprim6detail11reduce_implILb0ENS_14default_configEPN6thrust5tupleI4typelNS3_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_NS3_11hip_rocprim9__extrema9arg_max_fIS5_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $136, %rsp .cfi_def_cfa_offset 192 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %r9, %r15 movq %r8, %r13 movq %rcx, %rbp movq %rdx, %r12 movq %rsi, %r14 movq %rdi, %rbx movq 200(%rsp), %rdi leaq 84(%rsp), %rsi callq _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE testl %eax, %eax je .LBB31_1 .LBB31_53: addq $136, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB31_1: .cfi_def_cfa_offset 192 movq %rbp, 32(%rsp) # 8-byte Spill movq %r13, 40(%rsp) # 8-byte Spill movq %r15, 24(%rsp) # 8-byte Spill movq 192(%rsp), %r13 leaq 1023(%r13), %rbp movq %rbp, %r15 shrq $10, %r15 xorl %eax, %eax movq %rax, 56(%rsp) movq %rax, 64(%rsp) movq %rax, 48(%rsp) cmpq $2048, %rbp # imm = 0x800 jb .LBB31_4 # %bb.2: subq $8, %rsp .cfi_adjust_cfa_offset 8 movzbl 216(%rsp), %eax leaq 56(%rsp), %rsi xorl %edi, %edi xorl %edx, %edx movq 40(%rsp), %rcx # 8-byte Reload movq 48(%rsp), %r8 # 8-byte Reload movq 32(%rsp), %r9 # 8-byte Reload pushq %rax .cfi_adjust_cfa_offset 8 pushq 216(%rsp) .cfi_adjust_cfa_offset 8 pushq %r15 .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb0ENS_14default_configEPN6thrust5tupleI4typelNS3_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_NS3_11hip_rocprim9__extrema9arg_max_fIS5_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $32, %rsp .cfi_adjust_cfa_offset -32 testl %eax, %eax jne .LBB31_53 # %bb.3: # %._crit_edge265 movq 48(%rsp), %rax .LBB31_4: movq %r15, %rcx shlq $4, %rcx xorl %edx, %edx cmpq $1025, %r13 # imm = 0x401 cmovaeq %rcx, %rdx leaq 56(%rsp), %rcx movq %rcx, 88(%rsp) movq %rdx, 96(%rsp) movl $8, %ecx movq %rcx, 104(%rsp) leaq 64(%rsp), %rdx movq %rdx, 112(%rsp) movq %rax, 120(%rsp) movq %rcx, 128(%rsp) subq $48, %rsp .cfi_adjust_cfa_offset 48 movupd 136(%rsp), %xmm0 movups 152(%rsp), %xmm1 movups 168(%rsp), %xmm2 movups %xmm2, 32(%rsp) movups %xmm1, 16(%rsp) movupd %xmm0, (%rsp) movq %rbx, %rdi movq %r14, %rsi callq _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS5_9null_typeES8_S8_S8_S8_S8_S8_S8_EEEENS4_IvEEEEEEE10hipError_tPvRmT_ addq $48, %rsp .cfi_adjust_cfa_offset -48 testq %rbx, %rbx je .LBB31_53 # %bb.5: testl %eax, %eax jne .LBB31_53 # %bb.6: cmpb $0, 208(%rsp) je .LBB31_22 # %bb.7: movl $_ZSt4cout, %edi movl $.L.str.14, %esi movl $11, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $256, %esi # imm = 0x100 callq _ZNSo9_M_insertImEERSoT_ movb $10, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB31_9 # %bb.8: leaq 15(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB31_10 .LBB31_22: # %.thread248 cmpq $2048, %rbp # imm = 0x800 jae .LBB31_20 # %bb.23: xorl %eax, %eax jmp .LBB31_46 .LBB31_9: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB31_10: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit movl $_ZSt4cout, %edi movl $.L.str.15, %esi movl $17, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r15, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB31_12 # %bb.11: leaq 15(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB31_13 .LBB31_12: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB31_13: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit181 movl $_ZSt4cout, %edi movl $.L.str.16, %esi movl $23, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $4194303, %esi # imm = 0x3FFFFF callq _ZNSo9_M_insertImEERSoT_ movb $10, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB31_15 # %bb.14: leaq 15(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB31_16 .LBB31_15: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB31_16: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit184 movl $_ZSt4cout, %edi movl $.L.str.17, %esi movl $16, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $1024, %esi # imm = 0x400 callq _ZNSo9_M_insertImEERSoT_ movb $10, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB31_18 # %bb.17: leaq 15(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB31_19 .LBB31_18: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB31_19: cmpq $2047, %rbp # imm = 0x7FF jbe .LBB31_45 .LBB31_20: movabsq $4294967552, %rsi # imm = 0x100000100 leaq (%rsi,%r13), %rcx addq $-1281, %rcx # imm = 0xFAFF movq %rcx, %rax shrq $10, %rax movabsq $18014402804450305, %rdx # imm = 0x40000100000401 mulq %rdx leaq -1280(%rsi), %rax cmpq %rax, %rcx jae .LBB31_24 # %bb.21: xorl %eax, %eax movq %rax, 16(%rsp) # 8-byte Spill movb 208(%rsp), %cl jmp .LBB31_38 .LBB31_45: callq _ZNSt6chrono3_V212system_clock3nowEv .LBB31_46: # %.thread249 movq %rax, 16(%rsp) # 8-byte Spill movq 32(%rsp), %r14 # 8-byte Reload movabsq $4294967552, %rdx # imm = 0x100000100 leaq -255(%rdx), %rdi movl $1, %esi movl $1, %ecx xorl %r8d, %r8d movq 200(%rsp), %rbx movq %rbx, %r9 callq __hipPushCallConfiguration testl %eax, %eax jne .LBB31_48 # %bb.47: movq %r12, %rdi movq %r13, %rsi movq %r14, %rdx movq 40(%rsp), %rcx # 8-byte Reload movq 24(%rsp), %r8 # 8-byte Reload callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .LBB31_48: callq hipGetLastError testl %eax, %eax jne .LBB31_51 # %bb.49: cmpb $0, 208(%rsp) je .LBB31_51 # %bb.50: movl $_ZSt4cout, %edi movl $.L.str.18, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.19, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r13, %rsi jmp .LBB31_43 .LBB31_24: # %.lr.ph.preheader shrq $12, %rdx imulq $67108848, %rdx, %r14 # imm = 0x3FFFFF0 xorl %ebp, %ebp xorl %eax, %eax movq %rax, 16(%rsp) # 8-byte Spill movb 208(%rsp), %cl .LBB31_25: # %.lr.ph # =>This Inner Loop Header: Depth=1 movl $4294966272, %eax # imm = 0xFFFFFC00 cmpq %rax, %r13 movl $4294966272, %ebx # imm = 0xFFFFFC00 cmovbq %r13, %rbx testb %cl, %cl je .LBB31_27 # %bb.26: # in Loop: Header=BB31_25 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv movq %rax, 16(%rsp) # 8-byte Spill .LBB31_27: # in Loop: Header=BB31_25 Depth=1 leaq 1023(%rbx), %rax shrq $10, %rax movabsq $4294967552, %rdx # imm = 0x100000100 leaq (%rdx,%rax), %rdi addq $-256, %rdi movl $1, %esi movl $1, %ecx xorl %r8d, %r8d movq 200(%rsp), %r9 callq __hipPushCallConfiguration testl %eax, %eax jne .LBB31_29 # %bb.28: # in Loop: Header=BB31_25 Depth=1 movq 56(%rsp), %rdx addq %rbp, %rdx movq %r12, %rdi movq %rbx, %rsi movq 40(%rsp), %rcx # 8-byte Reload movq 24(%rsp), %r8 # 8-byte Reload callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .LBB31_29: # in Loop: Header=BB31_25 Depth=1 callq hipGetLastError testl %eax, %eax movb 208(%rsp), %cl jne .LBB31_34 # %bb.30: # in Loop: Header=BB31_25 Depth=1 testb %cl, %cl je .LBB31_34 # %bb.31: # in Loop: Header=BB31_25 Depth=1 movl $_ZSt4cout, %edi movl $.L.str.18, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.19, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %rbx, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.20, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 200(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax jne .LBB31_53 # %bb.32: # in Loop: Header=BB31_25 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv subq 16(%rsp), %rax # 8-byte Folded Reload cvtsi2sd %rax, %xmm0 divsd .LCPI31_0(%rip), %xmm0 movsd %xmm0, 72(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 72(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI31_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %rbx movl $.L.str.22, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movb $10, 15(%rsp) movq (%rbx), %rax movq -24(%rax), %rax cmpq $0, 16(%rbx,%rax) je .LBB31_35 # %bb.33: # in Loop: Header=BB31_25 Depth=1 movl $1, %edx movq %rbx, %rdi leaq 15(%rsp), %rsi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB31_36 .LBB31_34: # in Loop: Header=BB31_25 Depth=1 testl %eax, %eax je .LBB31_37 jmp .LBB31_53 .LBB31_35: # in Loop: Header=BB31_25 Depth=1 movq %rbx, %rdi movl $10, %esi callq _ZNSo3putEc .LBB31_36: # in Loop: Header=BB31_25 Depth=1 movb 208(%rsp), %cl .LBB31_37: # in Loop: Header=BB31_25 Depth=1 addq $67108848, %rbp # imm = 0x3FFFFF0 movabsq $-4294966272, %rax # imm = 0xFFFFFFFF00000400 addq %rax, %r13 movabsq $68719460352, %rax # imm = 0xFFFFFC000 addq %rax, %r12 cmpq %rbp, %r14 jne .LBB31_25 .LBB31_38: # %._crit_edge testb %cl, %cl je .LBB31_40 # %bb.39: callq _ZNSt6chrono3_V212system_clock3nowEv movb 208(%rsp), %cl movq %rax, 16(%rsp) # 8-byte Spill .LBB31_40: movq 64(%rsp), %rdi movq 56(%rsp), %rdx subq $8, %rsp .cfi_adjust_cfa_offset 8 movzbl %cl, %eax leaq 56(%rsp), %rsi movl %ecx, %ebp movq 40(%rsp), %rcx # 8-byte Reload movq 48(%rsp), %r8 # 8-byte Reload movq 32(%rsp), %r9 # 8-byte Reload pushq %rax .cfi_adjust_cfa_offset 8 movq 216(%rsp), %rbx pushq %rbx .cfi_adjust_cfa_offset 8 pushq %r15 .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb0ENS_14default_configEPN6thrust5tupleI4typelNS3_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_NS3_11hip_rocprim9__extrema9arg_max_fIS5_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $32, %rsp .cfi_adjust_cfa_offset -32 testl %eax, %eax jne .LBB31_51 # %bb.41: testb %bpl, %bpl je .LBB31_51 # %bb.42: movl $_ZSt4cout, %edi movl $.L.str.23, %esi movl $20, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.19, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r15, %rsi .LBB31_43: callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.20, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi callq hipStreamSynchronize testl %eax, %eax jne .LBB31_53 # %bb.44: # %.sink.split callq _ZNSt6chrono3_V212system_clock3nowEv subq 16(%rsp), %rax # 8-byte Folded Reload xorps %xmm0, %xmm0 cvtsi2sd %rax, %xmm0 divsd .LCPI31_0(%rip), %xmm0 movsd %xmm0, 24(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 24(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI31_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %rbx movl $.L.str.22, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi movl $10, %esi callq _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c jmp .LBB31_52 .LBB31_51: testl %eax, %eax jne .LBB31_53 .LBB31_52: xorl %eax, %eax jmp .LBB31_53 .Lfunc_end31: .size _ZN7rocprim6detail11reduce_implILb0ENS_14default_configEPN6thrust5tupleI4typelNS3_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_NS3_11hip_rocprim9__extrema9arg_max_fIS5_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb, .Lfunc_end31-_ZN7rocprim6detail11reduce_implILb0ENS_14default_configEPN6thrust5tupleI4typelNS3_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_NS3_11hip_rocprim9__extrema9arg_max_fIS5_l10comparatorEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_endproc # -- End function .section .text._ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS5_9null_typeES8_S8_S8_S8_S8_S8_S8_EEEENS4_IvEEEEEEE10hipError_tPvRmT_,"axG",@progbits,_ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS5_9null_typeES8_S8_S8_S8_S8_S8_S8_EEEENS4_IvEEEEEEE10hipError_tPvRmT_,comdat .weak _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS5_9null_typeES8_S8_S8_S8_S8_S8_S8_EEEENS4_IvEEEEEEE10hipError_tPvRmT_ # -- Begin function _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS5_9null_typeES8_S8_S8_S8_S8_S8_S8_EEEENS4_IvEEEEEEE10hipError_tPvRmT_ .type _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS5_9null_typeES8_S8_S8_S8_S8_S8_S8_EEEENS4_IvEEEEEEE10hipError_tPvRmT_,@function _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS5_9null_typeES8_S8_S8_S8_S8_S8_S8_EEEENS4_IvEEEEEEE10hipError_tPvRmT_: # @_ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS5_9null_typeES8_S8_S8_S8_S8_S8_S8_EEEENS4_IvEEEEEEE10hipError_tPvRmT_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rsi, %r15 movq %rdi, %r14 leaq 32(%rsp), %rbx movq %rbx, %rdi callq _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEENS3_IvEEEE10get_layoutEv cmpq $5, %rax movl $4, %edx cmovaeq %rax, %rdx testq %r14, %r14 je .LBB32_1 # %bb.2: movl $1, %ecx cmpq %rdx, (%r15) jb .LBB32_7 # %bb.3: movq (%rbx), %rcx movq 8(%rbx), %rax testq %rax, %rax movq %r14, %rdx cmoveq %rax, %rdx movq %rdx, (%rcx) xorl %ecx, %ecx cmpq $0, 32(%rbx) je .LBB32_4 # %bb.5: movq 40(%rbx), %rsi xorl %edx, %edx divq %rsi cmpq $1, %rdx sbbq $-1, %rax imulq %rsi, %rax addq %rax, %r14 jmp .LBB32_6 .LBB32_1: movq %rdx, (%r15) xorl %ecx, %ecx jmp .LBB32_7 .LBB32_4: xorl %r14d, %r14d .LBB32_6: # %_ZN7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEENS3_IvEEEE11set_storageEPv.exit movq 24(%rbx), %rax movq %r14, (%rax) .LBB32_7: movl %ecx, %eax popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end32: .size _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS5_9null_typeES8_S8_S8_S8_S8_S8_S8_EEEENS4_IvEEEEEEE10hipError_tPvRmT_, .Lfunc_end32-_ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS5_9null_typeES8_S8_S8_S8_S8_S8_S8_EEEENS4_IvEEEEEEE10hipError_tPvRmT_ .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $160, %rsp .cfi_def_cfa_offset 208 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 96(%rsp), %rax movq %rdi, (%rax) movq %rsi, 8(%rax) leaq 80(%rsp), %rsi movq %r8, (%rsi) movq %r9, 8(%rsi) leaq 40(%rsp), %rdi movq %rdx, (%rdi) leaq 32(%rsp), %rdx movq %rcx, (%rdx) leaq 112(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rdx, 16(%rbx) movq %rsi, 24(%rbx) leaq 15(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $176, %rsp .cfi_adjust_cfa_offset -176 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end33: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_, .Lfunc_end33-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .rodata.cst16,"aM",@progbits,16 .p2align 4, 0x0 # -- Begin function _ZN7rocprim6detail25get_target_arch_from_nameEPKcm .LCPI34_0: .long 803 # 0x323 .long 900 # 0x384 .long 906 # 0x38a .long 908 # 0x38c .LCPI34_1: .long 910 # 0x38e .long 1030 # 0x406 .long 1100 # 0x44c .long 1102 # 0x44e .section .text._ZN7rocprim6detail25get_target_arch_from_nameEPKcm,"axG",@progbits,_ZN7rocprim6detail25get_target_arch_from_nameEPKcm,comdat .weak _ZN7rocprim6detail25get_target_arch_from_nameEPKcm .type _ZN7rocprim6detail25get_target_arch_from_nameEPKcm,@function _ZN7rocprim6detail25get_target_arch_from_nameEPKcm: # @_ZN7rocprim6detail25get_target_arch_from_nameEPKcm .cfi_startproc # %bb.0: movq $.L.str.24, -104(%rsp) movq $.L.str.25, -96(%rsp) movq $.L.str.26, -88(%rsp) movq $.L.str.27, -80(%rsp) movq $.L.str.28, -72(%rsp) movq $.L.str.29, -64(%rsp) movq $.L.str.30, -56(%rsp) movq $.L.str.31, -48(%rsp) movaps .LCPI34_0(%rip), %xmm0 # xmm0 = [803,900,906,908] movaps %xmm0, -40(%rsp) movaps .LCPI34_1(%rip), %xmm0 # xmm0 = [910,1030,1100,1102] movaps %xmm0, -24(%rsp) xorl %eax, %eax .LBB34_1: # =>This Loop Header: Depth=1 # Child Loop BB34_4 Depth 2 movq -104(%rsp,%rax,8), %rcx testq %rsi, %rsi je .LBB34_2 # %bb.3: # %.lr.ph.preheader.i # in Loop: Header=BB34_1 Depth=1 leaq (%rcx,%rsi), %r8 xorl %edx, %edx .LBB34_4: # %.lr.ph.i # Parent Loop BB34_1 Depth=1 # => This Inner Loop Header: Depth=2 movb (%rcx,%rdx), %r9b testb %r9b, %r9b je .LBB34_7 # %bb.5: # %.lr.ph.i # in Loop: Header=BB34_4 Depth=2 cmpb (%rdi,%rdx), %r9b jne .LBB34_7 # %bb.6: # in Loop: Header=BB34_4 Depth=2 incq %rdx cmpq %rdx, %rsi jne .LBB34_4 jmp .LBB34_9 .LBB34_2: # in Loop: Header=BB34_1 Depth=1 xorl %edx, %edx jmp .LBB34_8 .LBB34_7: # %._crit_edge.i.loopexit # in Loop: Header=BB34_1 Depth=1 addq %rdx, %rcx .LBB34_8: # %._crit_edge.i # in Loop: Header=BB34_1 Depth=1 movq %rcx, %r8 cmpq %rsi, %rdx jne .LBB34_11 .LBB34_9: # %_ZN7rocprim6detail13prefix_equalsEPKcS2_m.exit # in Loop: Header=BB34_1 Depth=1 cmpb $0, (%r8) je .LBB34_10 .LBB34_11: # %_ZN7rocprim6detail13prefix_equalsEPKcS2_m.exit.thread # in Loop: Header=BB34_1 Depth=1 incq %rax cmpq $8, %rax jne .LBB34_1 # %bb.12: movl $-1, %eax retq .LBB34_10: movl -40(%rsp,%rax,4), %eax retq .Lfunc_end34: .size _ZN7rocprim6detail25get_target_arch_from_nameEPKcm, .Lfunc_end34-_ZN7rocprim6detail25get_target_arch_from_nameEPKcm .cfi_endproc # -- End function .section .text._ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag,"axG",@progbits,_ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag,comdat .weak _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag # -- Begin function _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag .type _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag,@function _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag: # @_ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag .cfi_startproc # %bb.0: movq %rdi, %rax movq %rsi, %rcx subq %rdi, %rcx movq %rcx, %rdx sarq $2, %rdx testq %rdx, %rdx jle .LBB35_12 # %bb.1: # %.lr.ph.preheader andq $-4, %rcx addq %rax, %rcx incq %rdx addq $3, %rax .LBB35_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 movzbl -3(%rax), %edi testl %edi, %edi je .LBB35_26 # %bb.3: # %.lr.ph # in Loop: Header=BB35_2 Depth=1 cmpl $58, %edi je .LBB35_26 # %bb.4: # in Loop: Header=BB35_2 Depth=1 movzbl -2(%rax), %edi testl %edi, %edi je .LBB35_24 # %bb.5: # in Loop: Header=BB35_2 Depth=1 cmpl $58, %edi je .LBB35_24 # %bb.6: # in Loop: Header=BB35_2 Depth=1 movzbl -1(%rax), %edi testl %edi, %edi je .LBB35_25 # %bb.7: # in Loop: Header=BB35_2 Depth=1 cmpl $58, %edi je .LBB35_25 # %bb.8: # in Loop: Header=BB35_2 Depth=1 movzbl (%rax), %edi testl %edi, %edi je .LBB35_27 # %bb.9: # in Loop: Header=BB35_2 Depth=1 cmpl $58, %edi je .LBB35_27 # %bb.10: # in Loop: Header=BB35_2 Depth=1 decq %rdx addq $4, %rax cmpq $1, %rdx jg .LBB35_2 # %bb.11: # %._crit_edge.loopexit movq %rcx, %rax .LBB35_12: # %._crit_edge movq %rsi, %rcx subq %rax, %rcx cmpq $1, %rcx je .LBB35_21 # %bb.13: # %._crit_edge cmpq $2, %rcx je .LBB35_18 # %bb.14: # %._crit_edge cmpq $3, %rcx jne .LBB35_23 # %bb.15: movzbl (%rax), %ecx testl %ecx, %ecx je .LBB35_27 # %bb.16: cmpl $58, %ecx je .LBB35_27 # %bb.17: incq %rax .LBB35_18: movzbl (%rax), %ecx testl %ecx, %ecx je .LBB35_27 # %bb.19: cmpl $58, %ecx je .LBB35_27 # %bb.20: incq %rax .LBB35_21: movzbl (%rax), %ecx testl %ecx, %ecx je .LBB35_27 # %bb.22: cmpl $58, %ecx je .LBB35_27 .LBB35_23: movq %rsi, %rax retq .LBB35_26: # %.loopexit.loopexit addq $-3, %rax .LBB35_27: # %.loopexit retq .LBB35_24: # %.loopexit.loopexit.split.loop.exit addq $-2, %rax retq .LBB35_25: # %.loopexit.loopexit.split.loop.exit52 decq %rax retq .Lfunc_end35: .size _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag, .Lfunc_end35-_ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $144, %rsp .cfi_def_cfa_offset 192 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 80(%rsp), %rax movq %rcx, (%rax) movq %r8, 8(%rax) leaq 40(%rsp), %rcx movq %rdi, (%rcx) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 96(%rsp), %rbx movq %rcx, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rax, 24(%rbx) leaq 7(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $160, %rsp .cfi_adjust_cfa_offset -160 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end36: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_, .Lfunc_end36-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .text._ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEENS3_IvEEEE10get_layoutEv,"axG",@progbits,_ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEENS3_IvEEEE10get_layoutEv,comdat .weak _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEENS3_IvEEEE10get_layoutEv # -- Begin function _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEENS3_IvEEEE10get_layoutEv .p2align 1, 0x90 .type _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEENS3_IvEEEE10get_layoutEv,@function _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEENS3_IvEEEE10get_layoutEv: # @_ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEENS3_IvEEEE10get_layoutEv .cfi_startproc # %bb.0: # %_ZZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEENS3_IvEEEE10get_layoutEvENKUlRKT_E_clIS9_EEDaSE_.exit.i.i movq 8(%rdi), %rax movq 16(%rdi), %rsi movq 32(%rdi), %r8 movq 40(%rdi), %rcx testq %r8, %r8 je .LBB37_2 # %bb.1: xorl %edx, %edx divq %rcx cmpq $1, %rdx sbbq $-1, %rax imulq %rcx, %rax addq %r8, %rax .LBB37_2: # %_ZN7rocprim6detail17for_each_in_tupleIRKNS_5tupleIJNS0_12temp_storage16simple_partitionIN6thrust5tupleI4typelNS5_9null_typeES8_S8_S8_S8_S8_S8_S8_EEEENS4_IvEEEEEZNKS3_16linear_partitionIJSA_SB_EE10get_layoutEvEUlRKT_E_EEvOSH_OT0_.exit cmpq %rcx, %rsi cmovaq %rsi, %rcx cmpq $1, %rcx adcq $0, %rcx movq %rcx, %rdx retq .Lfunc_end37: .size _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEENS3_IvEEEE10get_layoutEv, .Lfunc_end37-_ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEENS3_IvEEEE10get_layoutEv .cfi_endproc # -- End function .section .text._ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev,"axG",@progbits,_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev,comdat .weak _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev # -- Begin function _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev .p2align 1, 0x90 .type _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev,@function _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev: # @_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev .Lfunc_begin4: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception4 # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq 16(%rdi), %rdx testq %rdx, %rdx je .LBB38_3 # %bb.1: movq %rdi, %rbx movq 8(%rdi), %rsi .Ltmp44: callq _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm .Ltmp45: # %bb.2: # %.noexc addq $8, %rbx xorps %xmm0, %xmm0 movups %xmm0, (%rbx) .LBB38_3: # %_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEE10deallocateEv.exit popq %rbx .cfi_def_cfa_offset 8 retq .LBB38_4: .cfi_def_cfa_offset 16 .Ltmp46: movq %rax, %rdi callq __clang_call_terminate .Lfunc_end38: .size _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev, .Lfunc_end38-_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev .cfi_endproc .section .gcc_except_table._ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev,"aG",@progbits,_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev,comdat .p2align 2, 0x0 GCC_except_table38: .Lexception4: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase1-.Lttbaseref1 .Lttbaseref1: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end4-.Lcst_begin4 .Lcst_begin4: .uleb128 .Ltmp44-.Lfunc_begin4 # >> Call Site 1 << .uleb128 .Ltmp45-.Ltmp44 # Call between .Ltmp44 and .Ltmp45 .uleb128 .Ltmp46-.Lfunc_begin4 # jumps to .Ltmp46 .byte 1 # On action: 1 .Lcst_end4: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase1: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm,"axG",@progbits,_ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm,comdat .weak _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm # -- Begin function _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm .p2align 1, 0x90 .type _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm,@function _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm: # @_ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm .Lfunc_begin5: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception5 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $40, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %r14 movq %rdi, %rbx movq (%rdi), %rdi callq _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm testq %r14, %r14 je .LBB39_11 # %bb.1: testq %rax, %rax je .LBB39_2 .LBB39_11: addq $40, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB39_2: .cfi_def_cfa_offset 80 movq (%rbx), %rdi xorl %esi, %esi callq _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ movl $40, %edi callq __cxa_allocate_exception movq %rax, %rbx leaq 24(%rsp), %r15 movq %r15, -16(%r15) .Ltmp47: leaq 8(%rsp), %rdi movl $.L.str.33, %esi movl $.L.str.33+55, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp48: # %bb.3: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit movb $1, %bpl .Ltmp50: leaq 8(%rsp), %rsi movq %rbx, %rdi callq _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Ltmp51: # %bb.4: xorl %ebp, %ebp .Ltmp52: movl $_ZTIN6thrust6system6detail9bad_allocE, %esi movl $_ZN6thrust6system6detail9bad_allocD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .Ltmp53: # %bb.12: .LBB39_6: .Ltmp54: movq %rax, %r14 movq 8(%rsp), %rdi cmpq %r15, %rdi je .LBB39_8 # %bb.7: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit callq _ZdlPv .LBB39_8: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit testb %bpl, %bpl jne .LBB39_9 jmp .LBB39_10 .LBB39_5: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit.thread .Ltmp49: movq %rax, %r14 .LBB39_9: movq %rbx, %rdi callq __cxa_free_exception .LBB39_10: movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end39: .size _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm, .Lfunc_end39-_ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm .cfi_endproc .section .gcc_except_table._ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm,"aG",@progbits,_ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm,comdat .p2align 2, 0x0 GCC_except_table39: .Lexception5: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end5-.Lcst_begin5 .Lcst_begin5: .uleb128 .Lfunc_begin5-.Lfunc_begin5 # >> Call Site 1 << .uleb128 .Ltmp47-.Lfunc_begin5 # Call between .Lfunc_begin5 and .Ltmp47 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp47-.Lfunc_begin5 # >> Call Site 2 << .uleb128 .Ltmp48-.Ltmp47 # Call between .Ltmp47 and .Ltmp48 .uleb128 .Ltmp49-.Lfunc_begin5 # jumps to .Ltmp49 .byte 0 # On action: cleanup .uleb128 .Ltmp50-.Lfunc_begin5 # >> Call Site 3 << .uleb128 .Ltmp53-.Ltmp50 # Call between .Ltmp50 and .Ltmp53 .uleb128 .Ltmp54-.Lfunc_begin5 # jumps to .Ltmp54 .byte 0 # On action: cleanup .uleb128 .Ltmp53-.Lfunc_begin5 # >> Call Site 4 << .uleb128 .Lfunc_end39-.Ltmp53 # Call between .Ltmp53 and .Lfunc_end39 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end5: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,"axG",@progbits,_ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,comdat .weak _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE # -- Begin function _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .p2align 1, 0x90 .type _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,@function _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE: # @_ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Lfunc_begin6: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception6 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 pushq %rax .cfi_def_cfa_offset 64 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %r15 movq %rdi, %rbx movq $_ZTVN6thrust6system6detail9bad_allocE+16, (%rdi) leaq 8(%rdi), %r14 leaq 24(%rdi), %rbp movq %rbp, 8(%rdi) movq $0, 16(%rdi) movb $0, 24(%rdi) callq _ZNKSt9bad_alloc4whatEv movq %rax, %r12 movq 16(%rbx), %r13 movq %rax, %rdi callq strlen .Ltmp55: movq %r14, %rdi xorl %esi, %esi movq %r13, %rdx movq %r12, %rcx movq %rax, %r8 callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm .Ltmp56: # %bb.1: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc.exit .Ltmp57: movl $.L.str.12, %esi movq %r14, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc .Ltmp58: # %bb.2: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc.exit movq (%r15), %rsi movq 8(%r15), %rdx .Ltmp59: movq %r14, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm .Ltmp60: # %bb.3: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_.exit addq $8, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB40_4: .cfi_def_cfa_offset 64 .Ltmp61: movq %rax, %r15 movq (%r14), %rdi cmpq %rbp, %rdi je .LBB40_6 # %bb.5: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB40_6: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit movq %rbx, %rdi callq _ZNSt9bad_allocD2Ev movq %r15, %rdi callq _Unwind_Resume@PLT .Lfunc_end40: .size _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE, .Lfunc_end40-_ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .cfi_endproc .section .gcc_except_table._ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,"aG",@progbits,_ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,comdat .p2align 2, 0x0 GCC_except_table40: .Lexception6: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end6-.Lcst_begin6 .Lcst_begin6: .uleb128 .Ltmp55-.Lfunc_begin6 # >> Call Site 1 << .uleb128 .Ltmp60-.Ltmp55 # Call between .Ltmp55 and .Ltmp60 .uleb128 .Ltmp61-.Lfunc_begin6 # jumps to .Ltmp61 .byte 0 # On action: cleanup .uleb128 .Ltmp60-.Lfunc_begin6 # >> Call Site 2 << .uleb128 .Lfunc_end40-.Ltmp60 # Call between .Ltmp60 and .Lfunc_end40 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end6: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6system6detail9bad_allocD2Ev,"axG",@progbits,_ZN6thrust6system6detail9bad_allocD2Ev,comdat .weak _ZN6thrust6system6detail9bad_allocD2Ev # -- Begin function _ZN6thrust6system6detail9bad_allocD2Ev .p2align 1, 0x90 .type _ZN6thrust6system6detail9bad_allocD2Ev,@function _ZN6thrust6system6detail9bad_allocD2Ev: # @_ZN6thrust6system6detail9bad_allocD2Ev .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq $_ZTVN6thrust6system6detail9bad_allocE+16, (%rdi) movq 8(%rdi), %rdi leaq 24(%rbx), %rax cmpq %rax, %rdi je .LBB41_2 # %bb.1: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB41_2: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZNSt9bad_allocD2Ev # TAILCALL .Lfunc_end41: .size _ZN6thrust6system6detail9bad_allocD2Ev, .Lfunc_end41-_ZN6thrust6system6detail9bad_allocD2Ev .cfi_endproc # -- End function .section .text._ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm,"axG",@progbits,_ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm,comdat .weak _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm # -- Begin function _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm .type _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm,@function _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm: # @_ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm .Lfunc_begin7: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception7 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 subq $80, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 leaq 8(%rsp), %rdi movq $0, (%rdi) callq hipMalloc testl %eax, %eax jne .LBB42_1 # %bb.16: movq 8(%rsp), %rax addq $80, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB42_1: .cfi_def_cfa_offset 112 movl %eax, %ebp callq hipGetLastError movl $40, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp62: callq _ZN6thrust6system12hip_categoryEv .Ltmp63: # %bb.2: movq (%rax), %rcx .Ltmp64: leaq 16(%rsp), %rdi movq %rax, %rsi movl %ebp, %edx callq *48(%rcx) .Ltmp65: # %bb.3: movq 16(%rsp), %rsi .Ltmp67: leaq 48(%rsp), %rdi leaq 7(%rsp), %rdx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .Ltmp68: # %bb.4: movb $1, %bpl .Ltmp70: leaq 48(%rsp), %rsi movq %rbx, %rdi callq _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Ltmp71: # %bb.5: xorl %ebp, %ebp .Ltmp72: movl $_ZTIN6thrust6system6detail9bad_allocE, %esi movl $_ZN6thrust6system6detail9bad_allocD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .Ltmp73: # %bb.17: .LBB42_7: .Ltmp74: movq %rax, %r14 leaq 64(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB42_9 # %bb.8: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB42_9: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit leaq 32(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB42_11 # %bb.10: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit14 callq _ZdlPv .LBB42_11: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit14 testb %bpl, %bpl jne .LBB42_14 jmp .LBB42_15 .LBB42_12: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit.thread .Ltmp69: movq %rax, %r14 leaq 32(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB42_14 # %bb.13: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit14.thread25 callq _ZdlPv jmp .LBB42_14 .LBB42_6: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit14.thread .Ltmp66: movq %rax, %r14 .LBB42_14: movq %rbx, %rdi callq __cxa_free_exception .LBB42_15: movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end42: .size _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm, .Lfunc_end42-_ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm .cfi_endproc .section .gcc_except_table._ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm,"aG",@progbits,_ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm,comdat .p2align 2, 0x0 GCC_except_table42: .Lexception7: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end7-.Lcst_begin7 .Lcst_begin7: .uleb128 .Lfunc_begin7-.Lfunc_begin7 # >> Call Site 1 << .uleb128 .Ltmp62-.Lfunc_begin7 # Call between .Lfunc_begin7 and .Ltmp62 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp62-.Lfunc_begin7 # >> Call Site 2 << .uleb128 .Ltmp65-.Ltmp62 # Call between .Ltmp62 and .Ltmp65 .uleb128 .Ltmp66-.Lfunc_begin7 # jumps to .Ltmp66 .byte 0 # On action: cleanup .uleb128 .Ltmp67-.Lfunc_begin7 # >> Call Site 3 << .uleb128 .Ltmp68-.Ltmp67 # Call between .Ltmp67 and .Ltmp68 .uleb128 .Ltmp69-.Lfunc_begin7 # jumps to .Ltmp69 .byte 0 # On action: cleanup .uleb128 .Ltmp70-.Lfunc_begin7 # >> Call Site 4 << .uleb128 .Ltmp73-.Ltmp70 # Call between .Ltmp70 and .Ltmp73 .uleb128 .Ltmp74-.Lfunc_begin7 # jumps to .Ltmp74 .byte 0 # On action: cleanup .uleb128 .Ltmp73-.Lfunc_begin7 # >> Call Site 5 << .uleb128 .Lfunc_end42-.Ltmp73 # Call between .Ltmp73 and .Lfunc_end42 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end7: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_,"axG",@progbits,_ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_,comdat .weak _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ # -- Begin function _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ .type _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_,@function _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_: # @_ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ .Lfunc_begin8: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception8 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movq %rsi, %rdi callq hipFree movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB43_1 # %bb.5: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB43_1: .cfi_def_cfa_offset 32 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp75: callq _ZN6thrust6system12hip_categoryEv .Ltmp76: # %bb.2: .Ltmp77: movl $.L.str.34, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp78: # %bb.3: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB43_4: .Ltmp79: movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end43: .size _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_, .Lfunc_end43-_ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ .cfi_endproc .section .gcc_except_table._ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_,"aG",@progbits,_ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_,comdat .p2align 2, 0x0 GCC_except_table43: .Lexception8: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end8-.Lcst_begin8 .Lcst_begin8: .uleb128 .Lfunc_begin8-.Lfunc_begin8 # >> Call Site 1 << .uleb128 .Ltmp75-.Lfunc_begin8 # Call between .Lfunc_begin8 and .Ltmp75 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp75-.Lfunc_begin8 # >> Call Site 2 << .uleb128 .Ltmp78-.Ltmp75 # Call between .Ltmp75 and .Ltmp78 .uleb128 .Ltmp79-.Lfunc_begin8 # jumps to .Ltmp79 .byte 0 # On action: cleanup .uleb128 .Ltmp78-.Lfunc_begin8 # >> Call Site 3 << .uleb128 .Lfunc_end43-.Ltmp78 # Call between .Ltmp78 and .Lfunc_end43 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end8: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6system6detail9bad_allocD0Ev,"axG",@progbits,_ZN6thrust6system6detail9bad_allocD0Ev,comdat .weak _ZN6thrust6system6detail9bad_allocD0Ev # -- Begin function _ZN6thrust6system6detail9bad_allocD0Ev .p2align 1, 0x90 .type _ZN6thrust6system6detail9bad_allocD0Ev,@function _ZN6thrust6system6detail9bad_allocD0Ev: # @_ZN6thrust6system6detail9bad_allocD0Ev .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq $_ZTVN6thrust6system6detail9bad_allocE+16, (%rdi) movq 8(%rdi), %rdi leaq 24(%rbx), %rax cmpq %rax, %rdi je .LBB44_2 # %bb.1: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i.i callq _ZdlPv .LBB44_2: # %_ZN6thrust6system6detail9bad_allocD2Ev.exit movq %rbx, %rdi callq _ZNSt9bad_allocD2Ev movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZdlPv # TAILCALL .Lfunc_end44: .size _ZN6thrust6system6detail9bad_allocD0Ev, .Lfunc_end44-_ZN6thrust6system6detail9bad_allocD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail9bad_alloc4whatEv,"axG",@progbits,_ZNK6thrust6system6detail9bad_alloc4whatEv,comdat .weak _ZNK6thrust6system6detail9bad_alloc4whatEv # -- Begin function _ZNK6thrust6system6detail9bad_alloc4whatEv .p2align 1, 0x90 .type _ZNK6thrust6system6detail9bad_alloc4whatEv,@function _ZNK6thrust6system6detail9bad_alloc4whatEv: # @_ZNK6thrust6system6detail9bad_alloc4whatEv .cfi_startproc # %bb.0: movq 8(%rdi), %rax retq .Lfunc_end45: .size _ZNK6thrust6system6detail9bad_alloc4whatEv, .Lfunc_end45-_ZNK6thrust6system6detail9bad_alloc4whatEv .cfi_endproc # -- End function .section .text._ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm,"axG",@progbits,_ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm,comdat .weak _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm # -- Begin function _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm .p2align 1, 0x90 .type _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm,@function _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm: # @_ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm .Lfunc_begin9: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception9 # %bb.0: pushq %rax .cfi_def_cfa_offset 16 movq (%rdi), %rdi .Ltmp80: callq _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ .Ltmp81: # %bb.1: # %_ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE10deallocateENS_7pointerIhS3_NS_11use_defaultES6_EEm.exit popq %rax .cfi_def_cfa_offset 8 retq .LBB46_2: .cfi_def_cfa_offset 16 .Ltmp82: movq %rax, %rdi callq __cxa_begin_catch popq %rax .cfi_def_cfa_offset 8 jmp __cxa_end_catch # TAILCALL .Lfunc_end46: .size _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm, .Lfunc_end46-_ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm .cfi_endproc .section .gcc_except_table._ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm,"aG",@progbits,_ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm,comdat .p2align 2, 0x0 GCC_except_table46: .Lexception9: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase2-.Lttbaseref2 .Lttbaseref2: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end9-.Lcst_begin9 .Lcst_begin9: .uleb128 .Ltmp80-.Lfunc_begin9 # >> Call Site 1 << .uleb128 .Ltmp81-.Ltmp80 # Call between .Ltmp80 and .Ltmp81 .uleb128 .Ltmp82-.Lfunc_begin9 # jumps to .Ltmp82 .byte 1 # On action: 1 .uleb128 .Ltmp81-.Lfunc_begin9 # >> Call Site 2 << .uleb128 .Lfunc_end46-.Ltmp81 # Call between .Ltmp81 and .Lfunc_end46 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end9: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase2: .p2align 2, 0x0 # -- End function .section .text._ZZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPNS_5tupleI4typelNS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEmSC_EET3_RNS0_16execution_policyIT_EERNS6_16execution_policyIT0_EET1_T2_SD_NS_6detail17integral_constantIbLb0EEEEN10workaround3parERNSE_IS3_EERNSI_IS7_EESC_mRSC_,"axG",@progbits,_ZZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPNS_5tupleI4typelNS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEmSC_EET3_RNS0_16execution_policyIT_EERNS6_16execution_policyIT0_EET1_T2_SD_NS_6detail17integral_constantIbLb0EEEEN10workaround3parERNSE_IS3_EERNSI_IS7_EESC_mRSC_,comdat .weak _ZZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPNS_5tupleI4typelNS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEmSC_EET3_RNS0_16execution_policyIT_EERNS6_16execution_policyIT0_EET1_T2_SD_NS_6detail17integral_constantIbLb0EEEEN10workaround3parERNSE_IS3_EERNSI_IS7_EESC_mRSC_ # -- Begin function _ZZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPNS_5tupleI4typelNS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEmSC_EET3_RNS0_16execution_policyIT_EERNS6_16execution_policyIT0_EET1_T2_SD_NS_6detail17integral_constantIbLb0EEEEN10workaround3parERNSE_IS3_EERNSI_IS7_EESC_mRSC_ .p2align 1, 0x90 .type _ZZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPNS_5tupleI4typelNS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEmSC_EET3_RNS0_16execution_policyIT_EERNS6_16execution_policyIT0_EET1_T2_SD_NS_6detail17integral_constantIbLb0EEEEN10workaround3parERNSE_IS3_EERNSI_IS7_EESC_mRSC_,@function _ZZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPNS_5tupleI4typelNS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEmSC_EET3_RNS0_16execution_policyIT_EERNS6_16execution_policyIT0_EET1_T2_SD_NS_6detail17integral_constantIbLb0EEEEN10workaround3parERNSE_IS3_EERNSI_IS7_EESC_mRSC_: # @_ZZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPNS_5tupleI4typelNS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEmSC_EET3_RNS0_16execution_policyIT_EERNS6_16execution_policyIT0_EET1_T2_SD_NS_6detail17integral_constantIbLb0EEEEN10workaround3parERNSE_IS3_EERNSI_IS7_EESC_mRSC_ .Lfunc_begin10: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception10 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $56, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %r8, %rbp movq %rcx, %r14 movq %rdx, %r12 movq %rsi, %r15 movq %rdi, %r13 movq (%r8), %rbx leaq 32(%rsp), %rdi movq %r13, %rsi movq %rcx, %rdx callq _ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEEC2ERNS_16execution_policyIS7_EEm testq %r14, %r14 je .LBB47_5 # %bb.1: movq 40(%rsp), %rdx .Ltmp83: movq %r13, %rdi movq %r12, %rsi movq %r14, %rcx callq _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_S2_NS_11use_defaultESB_EEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSE_IS2_EESD_m .Ltmp84: # %bb.2: # %.noexc.i.i.i movq %rbp, %r13 leaq 8(%rsp), %rdi movq %r15, (%rdi) xorps %xmm0, %xmm0 movups %xmm0, 8(%rdi) .Ltmp86: movq %r14, %rsi callq _ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_6system3cpp6detail3tagEE8allocateEm .Ltmp87: # %bb.3: leaq 16(%rsp), %r12 movq %rax, (%r12) movq %r14, 8(%r12) movq %r14, %r15 shlq $4, %r15 movq %rax, %rdi xorl %esi, %esi movq %r15, %rdx callq memset@PLT movq (%r12), %rdi movq 40(%rsp), %rsi .Ltmp89: movq %r15, %rdx movl $2, %ecx xorl %r8d, %r8d callq hipMemcpyWithStream .Ltmp90: # %bb.4: movl %eax, %ebp jmp .LBB47_6 .LBB47_5: # %.thread.i movq %rbp, %r13 leaq 16(%rsp), %r12 movq %r15, -8(%r12) xorps %xmm0, %xmm0 movups %xmm0, (%r12) xorl %ebp, %ebp .LBB47_6: # %_ZN6thrust11hip_rocprim24trivial_copy_from_deviceINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EEEE10hipError_tPT_PKS7_mP12ihipStream_t.exit.i .Ltmp92: callq hipGetLastError .Ltmp93: # %bb.7: # %.noexc28.i testl %ebp, %ebp jne .LBB47_14 # %bb.8: movq 16(%rsp), %rdi testq %r14, %r14 je .LBB47_11 # %bb.9: # %.lr.ph.i.i.i.i.i.preheader movq %rdi, %rax .LBB47_10: # %.lr.ph.i.i.i.i.i # =>This Inner Loop Header: Depth=1 movups (%rax), %xmm0 movups %xmm0, (%rbx) addq $16, %rbx addq $16, %rax decq %r14 jne .LBB47_10 .LBB47_11: # %_ZN6thrust6copy_nINS_6system3cpp6detail3tagENS_7pointerINS_5tupleI4typelNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EES4_NS_11use_defaultESA_EEmPS9_EET2_RKNS_6detail21execution_policy_baseIT_EET0_T1_SD_.exit.i cmpq $0, 24(%rsp) je .LBB47_13 # %bb.12: callq free xorps %xmm0, %xmm0 movups %xmm0, (%r12) .LBB47_13: # %_ZN6thrust11hip_rocprim6__copy25cross_system_copy_n_dh_ntINS0_3tagENS_6system3cpp6detail3tagEPNS_5tupleI4typelNS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEmSC_EET3_RNS0_16execution_policyIT_EERNS6_16execution_policyIT0_EET1_T2_SD_.exit leaq 32(%rsp), %rdi callq _ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEED2Ev movq %rbx, (%r13) addq $56, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB47_14: .cfi_def_cfa_offset 112 movl $64, %edi callq __cxa_allocate_exception movq %rax, %r14 .Ltmp94: callq _ZN6thrust6system12hip_categoryEv .Ltmp95: # %bb.15: .Ltmp96: movq %rax, %rbx movl $.L.str.35, %esi movq %r14, %rdi callq _ZNSt13runtime_errorC2EPKc .Ltmp97: # %bb.16: movq $_ZTVN6thrust6system12system_errorE+16, (%r14) movl %ebp, 16(%r14) movq %rbx, 24(%r14) movq %r14, %rax addq $48, %rax movq %rax, 32(%r14) movq $0, 40(%r14) movb $0, 48(%r14) .Ltmp99: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %r14, %rdi callq __cxa_throw .Ltmp100: # %bb.17: # %.noexc29.i .LBB47_18: .Ltmp91: jmp .LBB47_24 .LBB47_19: .Ltmp88: jmp .LBB47_21 .LBB47_20: .Ltmp85: .LBB47_21: movq %rax, %rbx jmp .LBB47_27 .LBB47_22: .Ltmp98: movq %rax, %rbx movq %r14, %rdi callq __cxa_free_exception jmp .LBB47_25 .LBB47_23: .Ltmp101: .LBB47_24: # %.body.i movq %rax, %rbx .LBB47_25: # %.body.i cmpq $0, 24(%rsp) je .LBB47_27 # %bb.26: movq 16(%rsp), %rdi callq free xorps %xmm0, %xmm0 movups %xmm0, (%r12) .LBB47_27: leaq 32(%rsp), %rdi callq _ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEED2Ev movq %rbx, %rdi callq _Unwind_Resume@PLT .Lfunc_end47: .size _ZZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPNS_5tupleI4typelNS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEmSC_EET3_RNS0_16execution_policyIT_EERNS6_16execution_policyIT0_EET1_T2_SD_NS_6detail17integral_constantIbLb0EEEEN10workaround3parERNSE_IS3_EERNSI_IS7_EESC_mRSC_, .Lfunc_end47-_ZZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPNS_5tupleI4typelNS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEmSC_EET3_RNS0_16execution_policyIT_EERNS6_16execution_policyIT0_EET1_T2_SD_NS_6detail17integral_constantIbLb0EEEEN10workaround3parERNSE_IS3_EERNSI_IS7_EESC_mRSC_ .cfi_endproc .section .gcc_except_table._ZZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPNS_5tupleI4typelNS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEmSC_EET3_RNS0_16execution_policyIT_EERNS6_16execution_policyIT0_EET1_T2_SD_NS_6detail17integral_constantIbLb0EEEEN10workaround3parERNSE_IS3_EERNSI_IS7_EESC_mRSC_,"aG",@progbits,_ZZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPNS_5tupleI4typelNS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEmSC_EET3_RNS0_16execution_policyIT_EERNS6_16execution_policyIT0_EET1_T2_SD_NS_6detail17integral_constantIbLb0EEEEN10workaround3parERNSE_IS3_EERNSI_IS7_EESC_mRSC_,comdat .p2align 2, 0x0 GCC_except_table47: .Lexception10: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end10-.Lcst_begin10 .Lcst_begin10: .uleb128 .Lfunc_begin10-.Lfunc_begin10 # >> Call Site 1 << .uleb128 .Ltmp83-.Lfunc_begin10 # Call between .Lfunc_begin10 and .Ltmp83 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp83-.Lfunc_begin10 # >> Call Site 2 << .uleb128 .Ltmp84-.Ltmp83 # Call between .Ltmp83 and .Ltmp84 .uleb128 .Ltmp85-.Lfunc_begin10 # jumps to .Ltmp85 .byte 0 # On action: cleanup .uleb128 .Ltmp86-.Lfunc_begin10 # >> Call Site 3 << .uleb128 .Ltmp87-.Ltmp86 # Call between .Ltmp86 and .Ltmp87 .uleb128 .Ltmp88-.Lfunc_begin10 # jumps to .Ltmp88 .byte 0 # On action: cleanup .uleb128 .Ltmp87-.Lfunc_begin10 # >> Call Site 4 << .uleb128 .Ltmp89-.Ltmp87 # Call between .Ltmp87 and .Ltmp89 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp89-.Lfunc_begin10 # >> Call Site 5 << .uleb128 .Ltmp90-.Ltmp89 # Call between .Ltmp89 and .Ltmp90 .uleb128 .Ltmp91-.Lfunc_begin10 # jumps to .Ltmp91 .byte 0 # On action: cleanup .uleb128 .Ltmp92-.Lfunc_begin10 # >> Call Site 6 << .uleb128 .Ltmp93-.Ltmp92 # Call between .Ltmp92 and .Ltmp93 .uleb128 .Ltmp101-.Lfunc_begin10 # jumps to .Ltmp101 .byte 0 # On action: cleanup .uleb128 .Ltmp93-.Lfunc_begin10 # >> Call Site 7 << .uleb128 .Ltmp94-.Ltmp93 # Call between .Ltmp93 and .Ltmp94 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp94-.Lfunc_begin10 # >> Call Site 8 << .uleb128 .Ltmp97-.Ltmp94 # Call between .Ltmp94 and .Ltmp97 .uleb128 .Ltmp98-.Lfunc_begin10 # jumps to .Ltmp98 .byte 0 # On action: cleanup .uleb128 .Ltmp99-.Lfunc_begin10 # >> Call Site 9 << .uleb128 .Ltmp100-.Ltmp99 # Call between .Ltmp99 and .Ltmp100 .uleb128 .Ltmp101-.Lfunc_begin10 # jumps to .Ltmp101 .byte 0 # On action: cleanup .uleb128 .Ltmp100-.Lfunc_begin10 # >> Call Site 10 << .uleb128 .Lfunc_end47-.Ltmp100 # Call between .Ltmp100 and .Lfunc_end47 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end10: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEEC2ERNS_16execution_policyIS7_EEm,"axG",@progbits,_ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEEC2ERNS_16execution_policyIS7_EEm,comdat .weak _ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEEC2ERNS_16execution_policyIS7_EEm # -- Begin function _ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEEC2ERNS_16execution_policyIS7_EEm .p2align 1, 0x90 .type _ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEEC2ERNS_16execution_policyIS7_EEm,@function _ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEEC2ERNS_16execution_policyIS7_EEm: # @_ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEEC2ERNS_16execution_policyIS7_EEm .Lfunc_begin11: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception11 # %bb.0: pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 pushq %rax .cfi_def_cfa_offset 32 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 movq %rdi, %rbx movq %rsi, (%rdi) xorps %xmm0, %xmm0 movups %xmm0, 8(%rdi) testq %rdx, %rdx je .LBB48_1 # %bb.2: # %.noexc.i movq %rdx, %r14 movq %rbx, %rdi movq %rdx, %rsi callq _ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEE8allocateEm movq %rax, 8(%rbx) movq %r14, 16(%rbx) movq (%rbx), %rdi .Ltmp102: movq %rax, %rsi movq %rbx, %rdx movq %r14, %rcx callq _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail24construct1_via_allocatorINSB_18no_throw_allocatorINSB_19temporary_allocatorIS8_S2_EEEEEEvEEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSM_IS2_EESL_m .Ltmp103: jmp .LBB48_3 .LBB48_1: # %.thread addq $8, %rbx movups %xmm0, (%rbx) .LBB48_3: # %_ZN6thrust6detail22temporary_array_detail16construct_valuesINS_5tupleI4typelNS_9null_typeES5_S5_S5_S5_S5_S5_S5_EENS0_15temporary_arrayIS6_NS_11hip_rocprim3tagEEEmEENS0_10disable_ifIXsr20avoid_initializationIT_EE5valueEvE4typeERT0_T1_.exit addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 retq .LBB48_4: .cfi_def_cfa_offset 32 .Ltmp104: movq %rax, %r14 movq %rbx, %rdi callq _ZN6thrust6detail18contiguous_storageINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS0_18no_throw_allocatorINS0_19temporary_allocatorIS5_NS_11hip_rocprim3tagEEEEEED2Ev movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end48: .size _ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEEC2ERNS_16execution_policyIS7_EEm, .Lfunc_end48-_ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEEC2ERNS_16execution_policyIS7_EEm .cfi_endproc .section .gcc_except_table._ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEEC2ERNS_16execution_policyIS7_EEm,"aG",@progbits,_ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEEC2ERNS_16execution_policyIS7_EEm,comdat .p2align 2, 0x0 GCC_except_table48: .Lexception11: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end11-.Lcst_begin11 .Lcst_begin11: .uleb128 .Lfunc_begin11-.Lfunc_begin11 # >> Call Site 1 << .uleb128 .Ltmp102-.Lfunc_begin11 # Call between .Lfunc_begin11 and .Ltmp102 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp102-.Lfunc_begin11 # >> Call Site 2 << .uleb128 .Ltmp103-.Ltmp102 # Call between .Ltmp102 and .Ltmp103 .uleb128 .Ltmp104-.Lfunc_begin11 # jumps to .Ltmp104 .byte 0 # On action: cleanup .uleb128 .Ltmp103-.Lfunc_begin11 # >> Call Site 3 << .uleb128 .Lfunc_end48-.Ltmp103 # Call between .Ltmp103 and .Lfunc_end48 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end11: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEED2Ev,"axG",@progbits,_ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEED2Ev,comdat .weak _ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEED2Ev # -- Begin function _ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEED2Ev .p2align 1, 0x90 .type _ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEED2Ev,@function _ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEED2Ev: # @_ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEED2Ev .Lfunc_begin12: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception12 # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq 16(%rdi), %rdx testq %rdx, %rdx je .LBB49_2 # %bb.1: movq (%rbx), %rdi movq 8(%rbx), %rsi .Ltmp105: callq _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail5gozerEvEEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSH_IS2_EESG_l .Ltmp106: .LBB49_2: # %_ZN6thrust6detail18contiguous_storageINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS0_18no_throw_allocatorINS0_19temporary_allocatorIS5_NS_11hip_rocprim3tagEEEEEE7destroyENS0_15normal_iteratorINS_7pointerIS5_S9_NS_11use_defaultESF_EEEESH_.exit movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZN6thrust6detail18contiguous_storageINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS0_18no_throw_allocatorINS0_19temporary_allocatorIS5_NS_11hip_rocprim3tagEEEEEED2Ev # TAILCALL .LBB49_3: .cfi_def_cfa_offset 16 .Ltmp107: movq %rax, %rdi callq __clang_call_terminate .Lfunc_end49: .size _ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEED2Ev, .Lfunc_end49-_ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEED2Ev .cfi_endproc .section .gcc_except_table._ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEED2Ev,"aG",@progbits,_ZN6thrust6detail15temporary_arrayINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEED2Ev,comdat .p2align 2, 0x0 GCC_except_table49: .Lexception12: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase3-.Lttbaseref3 .Lttbaseref3: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end12-.Lcst_begin12 .Lcst_begin12: .uleb128 .Ltmp105-.Lfunc_begin12 # >> Call Site 1 << .uleb128 .Ltmp106-.Ltmp105 # Call between .Ltmp105 and .Ltmp106 .uleb128 .Ltmp107-.Lfunc_begin12 # jumps to .Ltmp107 .byte 1 # On action: 1 .Lcst_end12: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase3: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6detail18contiguous_storageINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS0_18no_throw_allocatorINS0_19temporary_allocatorIS5_NS_11hip_rocprim3tagEEEEEED2Ev,"axG",@progbits,_ZN6thrust6detail18contiguous_storageINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS0_18no_throw_allocatorINS0_19temporary_allocatorIS5_NS_11hip_rocprim3tagEEEEEED2Ev,comdat .weak _ZN6thrust6detail18contiguous_storageINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS0_18no_throw_allocatorINS0_19temporary_allocatorIS5_NS_11hip_rocprim3tagEEEEEED2Ev # -- Begin function _ZN6thrust6detail18contiguous_storageINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS0_18no_throw_allocatorINS0_19temporary_allocatorIS5_NS_11hip_rocprim3tagEEEEEED2Ev .p2align 1, 0x90 .type _ZN6thrust6detail18contiguous_storageINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS0_18no_throw_allocatorINS0_19temporary_allocatorIS5_NS_11hip_rocprim3tagEEEEEED2Ev,@function _ZN6thrust6detail18contiguous_storageINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS0_18no_throw_allocatorINS0_19temporary_allocatorIS5_NS_11hip_rocprim3tagEEEEEED2Ev: # @_ZN6thrust6detail18contiguous_storageINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS0_18no_throw_allocatorINS0_19temporary_allocatorIS5_NS_11hip_rocprim3tagEEEEEED2Ev .Lfunc_begin13: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception13 # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq 16(%rdi), %rdx testq %rdx, %rdx je .LBB50_3 # %bb.1: movq %rdi, %rbx movq 8(%rdi), %rsi .Ltmp108: callq _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorINS_5tupleI4typelNS_9null_typeES5_S5_S5_S5_S5_S5_S5_EENS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIS6_S8_NS_11use_defaultESC_EEm .Ltmp109: # %bb.2: # %.noexc addq $8, %rbx xorps %xmm0, %xmm0 movups %xmm0, (%rbx) .LBB50_3: # %_ZN6thrust6detail18contiguous_storageINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS0_18no_throw_allocatorINS0_19temporary_allocatorIS5_NS_11hip_rocprim3tagEEEEEE10deallocateEv.exit popq %rbx .cfi_def_cfa_offset 8 retq .LBB50_4: .cfi_def_cfa_offset 16 .Ltmp110: movq %rax, %rdi callq __clang_call_terminate .Lfunc_end50: .size _ZN6thrust6detail18contiguous_storageINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS0_18no_throw_allocatorINS0_19temporary_allocatorIS5_NS_11hip_rocprim3tagEEEEEED2Ev, .Lfunc_end50-_ZN6thrust6detail18contiguous_storageINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS0_18no_throw_allocatorINS0_19temporary_allocatorIS5_NS_11hip_rocprim3tagEEEEEED2Ev .cfi_endproc .section .gcc_except_table._ZN6thrust6detail18contiguous_storageINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS0_18no_throw_allocatorINS0_19temporary_allocatorIS5_NS_11hip_rocprim3tagEEEEEED2Ev,"aG",@progbits,_ZN6thrust6detail18contiguous_storageINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS0_18no_throw_allocatorINS0_19temporary_allocatorIS5_NS_11hip_rocprim3tagEEEEEED2Ev,comdat .p2align 2, 0x0 GCC_except_table50: .Lexception13: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase4-.Lttbaseref4 .Lttbaseref4: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end13-.Lcst_begin13 .Lcst_begin13: .uleb128 .Ltmp108-.Lfunc_begin13 # >> Call Site 1 << .uleb128 .Ltmp109-.Ltmp108 # Call between .Ltmp108 and .Ltmp109 .uleb128 .Ltmp110-.Lfunc_begin13 # jumps to .Ltmp110 .byte 1 # On action: 1 .Lcst_end13: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase4: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEE8allocateEm,"axG",@progbits,_ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEE8allocateEm,comdat .weak _ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEE8allocateEm # -- Begin function _ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEE8allocateEm .p2align 1, 0x90 .type _ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEE8allocateEm,@function _ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEE8allocateEm: # @_ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEE8allocateEm .Lfunc_begin14: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception14 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $40, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %r14 movq %rdi, %rbx movq (%rdi), %rdi shlq $4, %rsi callq _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm testq %r14, %r14 je .LBB51_11 # %bb.1: testq %rax, %rax je .LBB51_2 .LBB51_11: addq $40, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB51_2: .cfi_def_cfa_offset 80 movq (%rbx), %rdi xorl %esi, %esi callq _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerINS_5tupleI4typelNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES2_NS_11use_defaultES8_EEEEvRNS0_16execution_policyIT_EET0_ movl $40, %edi callq __cxa_allocate_exception movq %rax, %rbx leaq 24(%rsp), %r15 movq %r15, -16(%r15) .Ltmp111: leaq 8(%rsp), %rdi movl $.L.str.33, %esi movl $.L.str.33+55, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp112: # %bb.3: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit movb $1, %bpl .Ltmp114: leaq 8(%rsp), %rsi movq %rbx, %rdi callq _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Ltmp115: # %bb.4: xorl %ebp, %ebp .Ltmp116: movl $_ZTIN6thrust6system6detail9bad_allocE, %esi movl $_ZN6thrust6system6detail9bad_allocD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .Ltmp117: # %bb.12: .LBB51_6: .Ltmp118: movq %rax, %r14 movq 8(%rsp), %rdi cmpq %r15, %rdi je .LBB51_8 # %bb.7: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit callq _ZdlPv .LBB51_8: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit testb %bpl, %bpl jne .LBB51_9 jmp .LBB51_10 .LBB51_5: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit.thread .Ltmp113: movq %rax, %r14 .LBB51_9: movq %rbx, %rdi callq __cxa_free_exception .LBB51_10: movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end51: .size _ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEE8allocateEm, .Lfunc_end51-_ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEE8allocateEm .cfi_endproc .section .gcc_except_table._ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEE8allocateEm,"aG",@progbits,_ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEE8allocateEm,comdat .p2align 2, 0x0 GCC_except_table51: .Lexception14: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end14-.Lcst_begin14 .Lcst_begin14: .uleb128 .Lfunc_begin14-.Lfunc_begin14 # >> Call Site 1 << .uleb128 .Ltmp111-.Lfunc_begin14 # Call between .Lfunc_begin14 and .Ltmp111 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp111-.Lfunc_begin14 # >> Call Site 2 << .uleb128 .Ltmp112-.Ltmp111 # Call between .Ltmp111 and .Ltmp112 .uleb128 .Ltmp113-.Lfunc_begin14 # jumps to .Ltmp113 .byte 0 # On action: cleanup .uleb128 .Ltmp114-.Lfunc_begin14 # >> Call Site 3 << .uleb128 .Ltmp117-.Ltmp114 # Call between .Ltmp114 and .Ltmp117 .uleb128 .Ltmp118-.Lfunc_begin14 # jumps to .Ltmp118 .byte 0 # On action: cleanup .uleb128 .Ltmp117-.Lfunc_begin14 # >> Call Site 4 << .uleb128 .Lfunc_end51-.Ltmp117 # Call between .Ltmp117 and .Lfunc_end51 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end14: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerINS_5tupleI4typelNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES2_NS_11use_defaultES8_EEEEvRNS0_16execution_policyIT_EET0_,"axG",@progbits,_ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerINS_5tupleI4typelNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES2_NS_11use_defaultES8_EEEEvRNS0_16execution_policyIT_EET0_,comdat .weak _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerINS_5tupleI4typelNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES2_NS_11use_defaultES8_EEEEvRNS0_16execution_policyIT_EET0_ # -- Begin function _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerINS_5tupleI4typelNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES2_NS_11use_defaultES8_EEEEvRNS0_16execution_policyIT_EET0_ .type _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerINS_5tupleI4typelNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES2_NS_11use_defaultES8_EEEEvRNS0_16execution_policyIT_EET0_,@function _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerINS_5tupleI4typelNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES2_NS_11use_defaultES8_EEEEvRNS0_16execution_policyIT_EET0_: # @_ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerINS_5tupleI4typelNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES2_NS_11use_defaultES8_EEEEvRNS0_16execution_policyIT_EET0_ .Lfunc_begin15: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception15 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movq %rsi, %rdi callq hipFree movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB52_1 # %bb.5: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB52_1: .cfi_def_cfa_offset 32 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp119: callq _ZN6thrust6system12hip_categoryEv .Ltmp120: # %bb.2: .Ltmp121: movl $.L.str.34, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp122: # %bb.3: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB52_4: .Ltmp123: movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end52: .size _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerINS_5tupleI4typelNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES2_NS_11use_defaultES8_EEEEvRNS0_16execution_policyIT_EET0_, .Lfunc_end52-_ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerINS_5tupleI4typelNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES2_NS_11use_defaultES8_EEEEvRNS0_16execution_policyIT_EET0_ .cfi_endproc .section .gcc_except_table._ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerINS_5tupleI4typelNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES2_NS_11use_defaultES8_EEEEvRNS0_16execution_policyIT_EET0_,"aG",@progbits,_ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerINS_5tupleI4typelNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES2_NS_11use_defaultES8_EEEEvRNS0_16execution_policyIT_EET0_,comdat .p2align 2, 0x0 GCC_except_table52: .Lexception15: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end15-.Lcst_begin15 .Lcst_begin15: .uleb128 .Lfunc_begin15-.Lfunc_begin15 # >> Call Site 1 << .uleb128 .Ltmp119-.Lfunc_begin15 # Call between .Lfunc_begin15 and .Ltmp119 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp119-.Lfunc_begin15 # >> Call Site 2 << .uleb128 .Ltmp122-.Ltmp119 # Call between .Ltmp119 and .Ltmp122 .uleb128 .Ltmp123-.Lfunc_begin15 # jumps to .Ltmp123 .byte 0 # On action: cleanup .uleb128 .Ltmp122-.Lfunc_begin15 # >> Call Site 3 << .uleb128 .Lfunc_end52-.Ltmp122 # Call between .Ltmp122 and .Lfunc_end52 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end15: .p2align 2, 0x0 # -- End function .section .text._ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail24construct1_via_allocatorINSB_18no_throw_allocatorINSB_19temporary_allocatorIS8_S2_EEEEEEvEEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSM_IS2_EESL_m,"axG",@progbits,_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail24construct1_via_allocatorINSB_18no_throw_allocatorINSB_19temporary_allocatorIS8_S2_EEEEEEvEEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSM_IS2_EESL_m,comdat .weak _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail24construct1_via_allocatorINSB_18no_throw_allocatorINSB_19temporary_allocatorIS8_S2_EEEEEEvEEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSM_IS2_EESL_m # -- Begin function _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail24construct1_via_allocatorINSB_18no_throw_allocatorINSB_19temporary_allocatorIS8_S2_EEEEEEvEEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSM_IS2_EESL_m .p2align 1, 0x90 .type _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail24construct1_via_allocatorINSB_18no_throw_allocatorINSB_19temporary_allocatorIS8_S2_EEEEEEvEEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSM_IS2_EESL_m,@function _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail24construct1_via_allocatorINSB_18no_throw_allocatorINSB_19temporary_allocatorIS8_S2_EEEEEEvEEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSM_IS2_EESL_m: # @_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail24construct1_via_allocatorINSB_18no_throw_allocatorINSB_19temporary_allocatorIS8_S2_EEEEEEvEEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSM_IS2_EESL_m .Lfunc_begin16: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception16 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $24, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rdx, 16(%rsp) # 8-byte Spill movq %rsi, 8(%rsp) # 8-byte Spill movl $4294967040, %r14d # imm = 0xFFFFFF00 movq %rcx, (%rsp) # 8-byte Spill addq %r14, %rcx decq %rcx shrq $8, %rcx movabsq $72057598332895489, %rdx # imm = 0x100000100000101 movq %rcx, %rax mulq %rdx cmpq $16777215, %rcx # imm = 0xFFFFFF jb .LBB53_5 # %bb.1: # %.lr.ph.i.preheader movq %rdx, %r12 shrq $16, %r12 xorl %r13d, %r13d leaq 512(%r14), %rbp movabsq $-4294967040, %r15 # imm = 0xFFFFFFFF00000100 movq (%rsp), %rbx # 8-byte Reload .LBB53_2: # %.lr.ph.i # =>This Inner Loop Header: Depth=1 cmpq %r14, %rbx movl $4294967040, %eax # imm = 0xFFFFFF00 cmovbq %rbx, %rax addq $255, %rax shrq $8, %rax leaq (%r14,%rax), %rdi addq $256, %rdi # imm = 0x100 movl $1, %esi movq %rbp, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB53_4 # %bb.3: # in Loop: Header=BB53_2 Depth=1 movq 8(%rsp), %rdi # 8-byte Reload movq 16(%rsp), %rsi # 8-byte Reload movq (%rsp), %rdx # 8-byte Reload movq %r13, %rcx callq _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_ .LBB53_4: # in Loop: Header=BB53_2 Depth=1 addq %r14, %r13 addq %r15, %rbx decq %r12 jne .LBB53_2 .LBB53_5: # %_ZN6thrust11hip_rocprim14__parallel_for12parallel_forINS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmEE10hipError_tT0_T_P12ihipStream_t.exit callq hipPeekAtLastError movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB53_6 # %bb.11: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit xorl %edi, %edi callq hipStreamSynchronize movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB53_12 # %bb.15: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit8 addq $24, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB53_6: .cfi_def_cfa_offset 80 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp124: callq _ZN6thrust6system12hip_categoryEv .Ltmp125: # %bb.7: .Ltmp126: movl $.L.str.36, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp127: jmp .LBB53_8 .LBB53_12: movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp129: callq _ZN6thrust6system12hip_categoryEv .Ltmp130: # %bb.13: .Ltmp131: movl $.L.str.37, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp132: .LBB53_8: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB53_14: .Ltmp133: jmp .LBB53_10 .LBB53_9: .Ltmp128: .LBB53_10: # %common.resume movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end53: .size _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail24construct1_via_allocatorINSB_18no_throw_allocatorINSB_19temporary_allocatorIS8_S2_EEEEEEvEEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSM_IS2_EESL_m, .Lfunc_end53-_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail24construct1_via_allocatorINSB_18no_throw_allocatorINSB_19temporary_allocatorIS8_S2_EEEEEEvEEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSM_IS2_EESL_m .cfi_endproc .section .gcc_except_table._ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail24construct1_via_allocatorINSB_18no_throw_allocatorINSB_19temporary_allocatorIS8_S2_EEEEEEvEEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSM_IS2_EESL_m,"aG",@progbits,_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail24construct1_via_allocatorINSB_18no_throw_allocatorINSB_19temporary_allocatorIS8_S2_EEEEEEvEEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSM_IS2_EESL_m,comdat .p2align 2, 0x0 GCC_except_table53: .Lexception16: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end16-.Lcst_begin16 .Lcst_begin16: .uleb128 .Lfunc_begin16-.Lfunc_begin16 # >> Call Site 1 << .uleb128 .Ltmp124-.Lfunc_begin16 # Call between .Lfunc_begin16 and .Ltmp124 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp124-.Lfunc_begin16 # >> Call Site 2 << .uleb128 .Ltmp127-.Ltmp124 # Call between .Ltmp124 and .Ltmp127 .uleb128 .Ltmp128-.Lfunc_begin16 # jumps to .Ltmp128 .byte 0 # On action: cleanup .uleb128 .Ltmp127-.Lfunc_begin16 # >> Call Site 3 << .uleb128 .Ltmp129-.Ltmp127 # Call between .Ltmp127 and .Ltmp129 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp129-.Lfunc_begin16 # >> Call Site 4 << .uleb128 .Ltmp132-.Ltmp129 # Call between .Ltmp129 and .Ltmp132 .uleb128 .Ltmp133-.Lfunc_begin16 # jumps to .Ltmp133 .byte 0 # On action: cleanup .uleb128 .Ltmp132-.Lfunc_begin16 # >> Call Site 5 << .uleb128 .Lfunc_end53-.Ltmp132 # Call between .Ltmp132 and .Lfunc_end53 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end16: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_,comdat .weak _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_ # -- Begin function _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_ .type _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_,@function _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_: # @_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 64(%rsp), %rax movq %rdi, (%rax) movq %rsi, 8(%rax) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 16(%rsp), %rdx movq %rcx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rsi, 8(%rbx) movq %rdx, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end54: .size _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_, .Lfunc_end54-_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_ .cfi_endproc # -- End function .section .text._ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorINS_5tupleI4typelNS_9null_typeES5_S5_S5_S5_S5_S5_S5_EENS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIS6_S8_NS_11use_defaultESC_EEm,"axG",@progbits,_ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorINS_5tupleI4typelNS_9null_typeES5_S5_S5_S5_S5_S5_S5_EENS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIS6_S8_NS_11use_defaultESC_EEm,comdat .weak _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorINS_5tupleI4typelNS_9null_typeES5_S5_S5_S5_S5_S5_S5_EENS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIS6_S8_NS_11use_defaultESC_EEm # -- Begin function _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorINS_5tupleI4typelNS_9null_typeES5_S5_S5_S5_S5_S5_S5_EENS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIS6_S8_NS_11use_defaultESC_EEm .p2align 1, 0x90 .type _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorINS_5tupleI4typelNS_9null_typeES5_S5_S5_S5_S5_S5_S5_EENS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIS6_S8_NS_11use_defaultESC_EEm,@function _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorINS_5tupleI4typelNS_9null_typeES5_S5_S5_S5_S5_S5_S5_EENS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIS6_S8_NS_11use_defaultESC_EEm: # @_ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorINS_5tupleI4typelNS_9null_typeES5_S5_S5_S5_S5_S5_S5_EENS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIS6_S8_NS_11use_defaultESC_EEm .Lfunc_begin17: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception17 # %bb.0: pushq %rax .cfi_def_cfa_offset 16 movq (%rdi), %rdi .Ltmp134: callq _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerINS_5tupleI4typelNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES2_NS_11use_defaultES8_EEEEvRNS0_16execution_policyIT_EET0_ .Ltmp135: # %bb.1: # %_ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_11hip_rocprim3tagEE10deallocateENS_7pointerIS5_S7_NS_11use_defaultESA_EEm.exit popq %rax .cfi_def_cfa_offset 8 retq .LBB55_2: .cfi_def_cfa_offset 16 .Ltmp136: movq %rax, %rdi callq __cxa_begin_catch popq %rax .cfi_def_cfa_offset 8 jmp __cxa_end_catch # TAILCALL .Lfunc_end55: .size _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorINS_5tupleI4typelNS_9null_typeES5_S5_S5_S5_S5_S5_S5_EENS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIS6_S8_NS_11use_defaultESC_EEm, .Lfunc_end55-_ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorINS_5tupleI4typelNS_9null_typeES5_S5_S5_S5_S5_S5_S5_EENS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIS6_S8_NS_11use_defaultESC_EEm .cfi_endproc .section .gcc_except_table._ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorINS_5tupleI4typelNS_9null_typeES5_S5_S5_S5_S5_S5_S5_EENS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIS6_S8_NS_11use_defaultESC_EEm,"aG",@progbits,_ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorINS_5tupleI4typelNS_9null_typeES5_S5_S5_S5_S5_S5_S5_EENS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIS6_S8_NS_11use_defaultESC_EEm,comdat .p2align 2, 0x0 GCC_except_table55: .Lexception17: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase5-.Lttbaseref5 .Lttbaseref5: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end17-.Lcst_begin17 .Lcst_begin17: .uleb128 .Ltmp134-.Lfunc_begin17 # >> Call Site 1 << .uleb128 .Ltmp135-.Ltmp134 # Call between .Ltmp134 and .Ltmp135 .uleb128 .Ltmp136-.Lfunc_begin17 # jumps to .Ltmp136 .byte 1 # On action: 1 .uleb128 .Ltmp135-.Lfunc_begin17 # >> Call Site 2 << .uleb128 .Lfunc_end55-.Ltmp135 # Call between .Ltmp135 and .Lfunc_end55 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end17: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase5: .p2align 2, 0x0 # -- End function .section .text._ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_S2_NS_11use_defaultESB_EEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSE_IS2_EESD_m,"axG",@progbits,_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_S2_NS_11use_defaultESB_EEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSE_IS2_EESD_m,comdat .weak _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_S2_NS_11use_defaultESB_EEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSE_IS2_EESD_m # -- Begin function _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_S2_NS_11use_defaultESB_EEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSE_IS2_EESD_m .p2align 1, 0x90 .type _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_S2_NS_11use_defaultESB_EEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSE_IS2_EESD_m,@function _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_S2_NS_11use_defaultESB_EEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSE_IS2_EESD_m: # @_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_S2_NS_11use_defaultESB_EEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSE_IS2_EESD_m .Lfunc_begin18: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception18 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $24, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rdx, 16(%rsp) # 8-byte Spill movq %rsi, 8(%rsp) # 8-byte Spill movl $4294967040, %r14d # imm = 0xFFFFFF00 movq %rcx, (%rsp) # 8-byte Spill addq %r14, %rcx decq %rcx shrq $8, %rcx movabsq $72057598332895489, %rdx # imm = 0x100000100000101 movq %rcx, %rax mulq %rdx cmpq $16777215, %rcx # imm = 0xFFFFFF jb .LBB56_5 # %bb.1: # %.lr.ph.i.preheader movq %rdx, %r12 shrq $16, %r12 xorl %r13d, %r13d leaq 512(%r14), %rbp movabsq $-4294967040, %r15 # imm = 0xFFFFFFFF00000100 movq (%rsp), %rbx # 8-byte Reload .LBB56_2: # %.lr.ph.i # =>This Inner Loop Header: Depth=1 cmpq %r14, %rbx movl $4294967040, %eax # imm = 0xFFFFFF00 cmovbq %rbx, %rax addq $255, %rax shrq $8, %rax leaq (%r14,%rax), %rdi addq $256, %rdi # imm = 0x100 movl $1, %esi movq %rbp, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB56_4 # %bb.3: # in Loop: Header=BB56_2 Depth=1 movq 8(%rsp), %rdi # 8-byte Reload movq 16(%rsp), %rsi # 8-byte Reload movq (%rsp), %rdx # 8-byte Reload movq %r13, %rcx callq _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_ .LBB56_4: # in Loop: Header=BB56_2 Depth=1 addq %r14, %r13 addq %r15, %rbx decq %r12 jne .LBB56_2 .LBB56_5: # %_ZN6thrust11hip_rocprim14__parallel_for12parallel_forINS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmEE10hipError_tT0_T_P12ihipStream_t.exit callq hipPeekAtLastError movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB56_6 # %bb.11: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit xorl %edi, %edi callq hipStreamSynchronize movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB56_12 # %bb.15: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit8 addq $24, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB56_6: .cfi_def_cfa_offset 80 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp137: callq _ZN6thrust6system12hip_categoryEv .Ltmp138: # %bb.7: .Ltmp139: movl $.L.str.36, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp140: jmp .LBB56_8 .LBB56_12: movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp142: callq _ZN6thrust6system12hip_categoryEv .Ltmp143: # %bb.13: .Ltmp144: movl $.L.str.37, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp145: .LBB56_8: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB56_14: .Ltmp146: jmp .LBB56_10 .LBB56_9: .Ltmp141: .LBB56_10: # %common.resume movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end56: .size _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_S2_NS_11use_defaultESB_EEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSE_IS2_EESD_m, .Lfunc_end56-_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_S2_NS_11use_defaultESB_EEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSE_IS2_EESD_m .cfi_endproc .section .gcc_except_table._ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_S2_NS_11use_defaultESB_EEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSE_IS2_EESD_m,"aG",@progbits,_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_S2_NS_11use_defaultESB_EEEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSE_IS2_EESD_m,comdat .p2align 2, 0x0 GCC_except_table56: .Lexception18: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end18-.Lcst_begin18 .Lcst_begin18: .uleb128 .Lfunc_begin18-.Lfunc_begin18 # >> Call Site 1 << .uleb128 .Ltmp137-.Lfunc_begin18 # Call between .Lfunc_begin18 and .Ltmp137 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp137-.Lfunc_begin18 # >> Call Site 2 << .uleb128 .Ltmp140-.Ltmp137 # Call between .Ltmp137 and .Ltmp140 .uleb128 .Ltmp141-.Lfunc_begin18 # jumps to .Ltmp141 .byte 0 # On action: cleanup .uleb128 .Ltmp140-.Lfunc_begin18 # >> Call Site 3 << .uleb128 .Ltmp142-.Ltmp140 # Call between .Ltmp140 and .Ltmp142 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp142-.Lfunc_begin18 # >> Call Site 4 << .uleb128 .Ltmp145-.Ltmp142 # Call between .Ltmp142 and .Ltmp145 .uleb128 .Ltmp146-.Lfunc_begin18 # jumps to .Ltmp146 .byte 0 # On action: cleanup .uleb128 .Ltmp145-.Lfunc_begin18 # >> Call Site 5 << .uleb128 .Lfunc_end56-.Ltmp145 # Call between .Ltmp145 and .Lfunc_end56 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end18: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_,comdat .weak _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_ # -- Begin function _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_ .type _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_,@function _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_: # @_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 64(%rsp), %rax movq %rdi, (%rax) movq %rsi, 8(%rax) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 16(%rsp), %rdx movq %rcx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rsi, 8(%rbx) movq %rdx, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end57: .size _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_, .Lfunc_end57-_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_ .cfi_endproc # -- End function .section .text._ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_6system3cpp6detail3tagEE8allocateEm,"axG",@progbits,_ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_6system3cpp6detail3tagEE8allocateEm,comdat .weak _ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_6system3cpp6detail3tagEE8allocateEm # -- Begin function _ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_6system3cpp6detail3tagEE8allocateEm .p2align 1, 0x90 .type _ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_6system3cpp6detail3tagEE8allocateEm,@function _ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_6system3cpp6detail3tagEE8allocateEm: # @_ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_6system3cpp6detail3tagEE8allocateEm .Lfunc_begin19: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception19 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $40, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %rbx movq %rsi, %rdi shlq $4, %rdi callq malloc testq %rbx, %rbx je .LBB58_11 # %bb.1: testq %rax, %rax je .LBB58_2 .LBB58_11: addq $40, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB58_2: .cfi_def_cfa_offset 80 movl $40, %edi callq __cxa_allocate_exception movq %rax, %rbx leaq 24(%rsp), %r15 movq %r15, -16(%r15) .Ltmp147: leaq 8(%rsp), %rdi movl $.L.str.33, %esi movl $.L.str.33+55, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp148: # %bb.3: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit movb $1, %bpl .Ltmp150: leaq 8(%rsp), %rsi movq %rbx, %rdi callq _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Ltmp151: # %bb.4: xorl %ebp, %ebp .Ltmp152: movl $_ZTIN6thrust6system6detail9bad_allocE, %esi movl $_ZN6thrust6system6detail9bad_allocD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .Ltmp153: # %bb.12: .LBB58_6: .Ltmp154: movq %rax, %r14 movq 8(%rsp), %rdi cmpq %r15, %rdi je .LBB58_8 # %bb.7: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit callq _ZdlPv .LBB58_8: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit testb %bpl, %bpl jne .LBB58_9 jmp .LBB58_10 .LBB58_5: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit.thread .Ltmp149: movq %rax, %r14 .LBB58_9: movq %rbx, %rdi callq __cxa_free_exception .LBB58_10: movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end58: .size _ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_6system3cpp6detail3tagEE8allocateEm, .Lfunc_end58-_ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_6system3cpp6detail3tagEE8allocateEm .cfi_endproc .section .gcc_except_table._ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_6system3cpp6detail3tagEE8allocateEm,"aG",@progbits,_ZN6thrust6detail19temporary_allocatorINS_5tupleI4typelNS_9null_typeES4_S4_S4_S4_S4_S4_S4_EENS_6system3cpp6detail3tagEE8allocateEm,comdat .p2align 2, 0x0 GCC_except_table58: .Lexception19: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end19-.Lcst_begin19 .Lcst_begin19: .uleb128 .Lfunc_begin19-.Lfunc_begin19 # >> Call Site 1 << .uleb128 .Ltmp147-.Lfunc_begin19 # Call between .Lfunc_begin19 and .Ltmp147 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp147-.Lfunc_begin19 # >> Call Site 2 << .uleb128 .Ltmp148-.Ltmp147 # Call between .Ltmp147 and .Ltmp148 .uleb128 .Ltmp149-.Lfunc_begin19 # jumps to .Ltmp149 .byte 0 # On action: cleanup .uleb128 .Ltmp150-.Lfunc_begin19 # >> Call Site 3 << .uleb128 .Ltmp153-.Ltmp150 # Call between .Ltmp150 and .Ltmp153 .uleb128 .Ltmp154-.Lfunc_begin19 # jumps to .Ltmp154 .byte 0 # On action: cleanup .uleb128 .Ltmp153-.Lfunc_begin19 # >> Call Site 4 << .uleb128 .Lfunc_end58-.Ltmp153 # Call between .Ltmp153 and .Lfunc_end58 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end19: .p2align 2, 0x0 # -- End function .section .text._ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail5gozerEvEEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSH_IS2_EESG_l,"axG",@progbits,_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail5gozerEvEEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSH_IS2_EESG_l,comdat .weak _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail5gozerEvEEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSH_IS2_EESG_l # -- Begin function _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail5gozerEvEEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSH_IS2_EESG_l .p2align 1, 0x90 .type _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail5gozerEvEEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSH_IS2_EESG_l,@function _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail5gozerEvEEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSH_IS2_EESG_l: # @_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail5gozerEvEEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSH_IS2_EESG_l .Lfunc_begin20: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception20 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $24, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, 16(%rsp) # 8-byte Spill movl $4294967040, %ebp # imm = 0xFFFFFF00 movq %rdx, 8(%rsp) # 8-byte Spill leaq (%rdx,%rbp), %rcx decq %rcx shrq $8, %rcx movabsq $72057598332895489, %rdx # imm = 0x100000100000101 movq %rcx, %rax mulq %rdx cmpq $16777215, %rcx # imm = 0xFFFFFF jb .LBB59_5 # %bb.1: # %.lr.ph.i.preheader movq %rdx, %r15 shrq $16, %r15 xorl %r12d, %r12d leaq 512(%rbp), %r13 movabsq $-4294967040, %r14 # imm = 0xFFFFFFFF00000100 movq 8(%rsp), %rbx # 8-byte Reload .LBB59_2: # %.lr.ph.i # =>This Inner Loop Header: Depth=1 cmpq %rbp, %rbx movl $4294967040, %eax # imm = 0xFFFFFF00 cmovbq %rbx, %rax addq $255, %rax shrq $8, %rax leaq (%rax,%rbp), %rdi addq $256, %rdi # imm = 0x100 movl $1, %esi movq %r13, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB59_4 # %bb.3: # in Loop: Header=BB59_2 Depth=1 movq 16(%rsp), %rdi # 8-byte Reload movq 8(%rsp), %rsi # 8-byte Reload movq %r12, %rdx callq _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_ .LBB59_4: # in Loop: Header=BB59_2 Depth=1 addq %rbp, %r12 addq %r14, %rbx decq %r15 jne .LBB59_2 .LBB59_5: # %_ZN6thrust11hip_rocprim14__parallel_for12parallel_forINS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElEE10hipError_tT0_T_P12ihipStream_t.exit callq hipPeekAtLastError movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB59_6 # %bb.11: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit xorl %edi, %edi callq hipStreamSynchronize movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB59_12 # %bb.15: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit8 addq $24, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB59_6: .cfi_def_cfa_offset 80 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp155: callq _ZN6thrust6system12hip_categoryEv .Ltmp156: # %bb.7: .Ltmp157: movl $.L.str.36, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp158: jmp .LBB59_8 .LBB59_12: movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp160: callq _ZN6thrust6system12hip_categoryEv .Ltmp161: # %bb.13: .Ltmp162: movl $.L.str.37, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp163: .LBB59_8: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB59_14: .Ltmp164: jmp .LBB59_10 .LBB59_9: .Ltmp159: .LBB59_10: # %common.resume movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end59: .size _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail5gozerEvEEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSH_IS2_EESG_l, .Lfunc_end59-_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail5gozerEvEEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSH_IS2_EESG_l .cfi_endproc .section .gcc_except_table._ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail5gozerEvEEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSH_IS2_EESG_l,"aG",@progbits,_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EES2_NS_11use_defaultES9_EENS_6detail16wrapped_functionINSB_23allocator_traits_detail5gozerEvEEEElEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNSH_IS2_EESG_l,comdat .p2align 2, 0x0 GCC_except_table59: .Lexception20: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end20-.Lcst_begin20 .Lcst_begin20: .uleb128 .Lfunc_begin20-.Lfunc_begin20 # >> Call Site 1 << .uleb128 .Ltmp155-.Lfunc_begin20 # Call between .Lfunc_begin20 and .Ltmp155 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp155-.Lfunc_begin20 # >> Call Site 2 << .uleb128 .Ltmp158-.Ltmp155 # Call between .Ltmp155 and .Ltmp158 .uleb128 .Ltmp159-.Lfunc_begin20 # jumps to .Ltmp159 .byte 0 # On action: cleanup .uleb128 .Ltmp158-.Lfunc_begin20 # >> Call Site 3 << .uleb128 .Ltmp160-.Ltmp158 # Call between .Ltmp158 and .Ltmp160 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp160-.Lfunc_begin20 # >> Call Site 4 << .uleb128 .Ltmp163-.Ltmp160 # Call between .Ltmp160 and .Ltmp163 .uleb128 .Ltmp164-.Lfunc_begin20 # jumps to .Ltmp164 .byte 0 # On action: cleanup .uleb128 .Ltmp163-.Lfunc_begin20 # >> Call Site 5 << .uleb128 .Lfunc_end59-.Ltmp163 # Call between .Ltmp163 and .Lfunc_end59 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end20: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_,comdat .weak _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_ # -- Begin function _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_ .type _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_,@function _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_: # @_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 64(%rsp), %rax movq %rdi, (%rax) leaq 24(%rsp), %rcx movq %rsi, (%rcx) leaq 16(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end60: .size _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_, .Lfunc_end60-_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_ .cfi_endproc # -- End function .text .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB61_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB61_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_, %esi movl $.L__unnamed_3, %edx movl $.L__unnamed_3, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_, %esi movl $.L__unnamed_4, %edx movl $.L__unnamed_4, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_, %esi movl $.L__unnamed_5, %edx movl $.L__unnamed_5, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end61: .size __hip_module_ctor, .Lfunc_end61-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB62_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB62_2: retq .Lfunc_end62: .size __hip_module_dtor, .Lfunc_end62-__hip_module_dtor .cfi_endproc # -- End function .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "cpu: %d\ngpu: %d\n" .size .L.str, 17 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "%d\n" .size .L.str.1, 4 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "extrema failed on 1st step" .size .L.str.3, 27 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz "extrema failed on 2nd step" .size .L.str.4, 27 .type _ZTSN6thrust6system12system_errorE,@object # @_ZTSN6thrust6system12system_errorE .section .rodata._ZTSN6thrust6system12system_errorE,"aG",@progbits,_ZTSN6thrust6system12system_errorE,comdat .weak _ZTSN6thrust6system12system_errorE _ZTSN6thrust6system12system_errorE: .asciz "N6thrust6system12system_errorE" .size _ZTSN6thrust6system12system_errorE, 31 .type _ZTIN6thrust6system12system_errorE,@object # @_ZTIN6thrust6system12system_errorE .section .rodata._ZTIN6thrust6system12system_errorE,"aG",@progbits,_ZTIN6thrust6system12system_errorE,comdat .weak _ZTIN6thrust6system12system_errorE .p2align 3, 0x0 _ZTIN6thrust6system12system_errorE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system12system_errorE .quad _ZTISt13runtime_error .size _ZTIN6thrust6system12system_errorE, 24 .type _ZZN6thrust6system12hip_categoryEvE6result,@object # @_ZZN6thrust6system12hip_categoryEvE6result .section .bss._ZZN6thrust6system12hip_categoryEvE6result,"awG",@nobits,_ZZN6thrust6system12hip_categoryEvE6result,comdat .weak _ZZN6thrust6system12hip_categoryEvE6result .p2align 3, 0x0 _ZZN6thrust6system12hip_categoryEvE6result: .zero 8 .size _ZZN6thrust6system12hip_categoryEvE6result, 8 .type _ZGVZN6thrust6system12hip_categoryEvE6result,@object # @_ZGVZN6thrust6system12hip_categoryEvE6result .section .bss._ZGVZN6thrust6system12hip_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust6system12hip_categoryEvE6result,comdat .weak _ZGVZN6thrust6system12hip_categoryEvE6result .p2align 3, 0x0 _ZGVZN6thrust6system12hip_categoryEvE6result: .quad 0 # 0x0 .size _ZGVZN6thrust6system12hip_categoryEvE6result, 8 .hidden __dso_handle .type _ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE,@object # @_ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE .section .rodata._ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE,"aG",@progbits,_ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE,comdat .weak _ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE .p2align 3, 0x0 _ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE: .quad 0 .quad _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE .quad _ZN6thrust6system14error_categoryD2Ev .quad _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev .quad _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv .quad _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi .quad _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .quad _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .quad _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei .size _ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE, 72 .type _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE,@object # @_ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE .section .rodata._ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE,"aG",@progbits,_ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE,comdat .weak _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE: .asciz "N6thrust6system11hip_rocprim6detail18hip_error_categoryE" .size _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE, 57 .type _ZTSN6thrust6system14error_categoryE,@object # @_ZTSN6thrust6system14error_categoryE .section .rodata._ZTSN6thrust6system14error_categoryE,"aG",@progbits,_ZTSN6thrust6system14error_categoryE,comdat .weak _ZTSN6thrust6system14error_categoryE _ZTSN6thrust6system14error_categoryE: .asciz "N6thrust6system14error_categoryE" .size _ZTSN6thrust6system14error_categoryE, 33 .type _ZTIN6thrust6system14error_categoryE,@object # @_ZTIN6thrust6system14error_categoryE .section .rodata._ZTIN6thrust6system14error_categoryE,"aG",@progbits,_ZTIN6thrust6system14error_categoryE,comdat .weak _ZTIN6thrust6system14error_categoryE .p2align 3, 0x0 _ZTIN6thrust6system14error_categoryE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust6system14error_categoryE .size _ZTIN6thrust6system14error_categoryE, 16 .type _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE,@object # @_ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE .section .rodata._ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE,"aG",@progbits,_ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE,comdat .weak _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE .p2align 3, 0x0 _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE .quad _ZTIN6thrust6system14error_categoryE .size _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE, 24 .type _ZTVN6thrust6system14error_categoryE,@object # @_ZTVN6thrust6system14error_categoryE .section .rodata._ZTVN6thrust6system14error_categoryE,"aG",@progbits,_ZTVN6thrust6system14error_categoryE,comdat .weak _ZTVN6thrust6system14error_categoryE .p2align 3, 0x0 _ZTVN6thrust6system14error_categoryE: .quad 0 .quad _ZTIN6thrust6system14error_categoryE .quad _ZN6thrust6system14error_categoryD2Ev .quad _ZN6thrust6system14error_categoryD0Ev .quad __cxa_pure_virtual .quad _ZNK6thrust6system14error_category23default_error_conditionEi .quad _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .quad _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .quad __cxa_pure_virtual .size _ZTVN6thrust6system14error_categoryE, 72 .type .L.str.5,@object # @.str.5 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.5: .asciz "hip" .size .L.str.5, 4 .type _ZZN6thrust6system15system_categoryEvE6result,@object # @_ZZN6thrust6system15system_categoryEvE6result .section .bss._ZZN6thrust6system15system_categoryEvE6result,"awG",@nobits,_ZZN6thrust6system15system_categoryEvE6result,comdat .weak _ZZN6thrust6system15system_categoryEvE6result .p2align 3, 0x0 _ZZN6thrust6system15system_categoryEvE6result: .zero 8 .size _ZZN6thrust6system15system_categoryEvE6result, 8 .type _ZGVZN6thrust6system15system_categoryEvE6result,@object # @_ZGVZN6thrust6system15system_categoryEvE6result .section .bss._ZGVZN6thrust6system15system_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust6system15system_categoryEvE6result,comdat .weak _ZGVZN6thrust6system15system_categoryEvE6result .p2align 3, 0x0 _ZGVZN6thrust6system15system_categoryEvE6result: .quad 0 # 0x0 .size _ZGVZN6thrust6system15system_categoryEvE6result, 8 .type _ZTVN6thrust6system6detail21system_error_categoryE,@object # @_ZTVN6thrust6system6detail21system_error_categoryE .section .rodata._ZTVN6thrust6system6detail21system_error_categoryE,"aG",@progbits,_ZTVN6thrust6system6detail21system_error_categoryE,comdat .weak _ZTVN6thrust6system6detail21system_error_categoryE .p2align 3, 0x0 _ZTVN6thrust6system6detail21system_error_categoryE: .quad 0 .quad _ZTIN6thrust6system6detail21system_error_categoryE .quad _ZN6thrust6system14error_categoryD2Ev .quad _ZN6thrust6system6detail21system_error_categoryD0Ev .quad _ZNK6thrust6system6detail21system_error_category4nameEv .quad _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi .quad _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .quad _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .quad _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei .size _ZTVN6thrust6system6detail21system_error_categoryE, 72 .type _ZTSN6thrust6system6detail21system_error_categoryE,@object # @_ZTSN6thrust6system6detail21system_error_categoryE .section .rodata._ZTSN6thrust6system6detail21system_error_categoryE,"aG",@progbits,_ZTSN6thrust6system6detail21system_error_categoryE,comdat .weak _ZTSN6thrust6system6detail21system_error_categoryE _ZTSN6thrust6system6detail21system_error_categoryE: .asciz "N6thrust6system6detail21system_error_categoryE" .size _ZTSN6thrust6system6detail21system_error_categoryE, 47 .type _ZTIN6thrust6system6detail21system_error_categoryE,@object # @_ZTIN6thrust6system6detail21system_error_categoryE .section .rodata._ZTIN6thrust6system6detail21system_error_categoryE,"aG",@progbits,_ZTIN6thrust6system6detail21system_error_categoryE,comdat .weak _ZTIN6thrust6system6detail21system_error_categoryE .p2align 3, 0x0 _ZTIN6thrust6system6detail21system_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system6detail21system_error_categoryE .quad _ZTIN6thrust6system14error_categoryE .size _ZTIN6thrust6system6detail21system_error_categoryE, 24 .type .L.str.6,@object # @.str.6 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.6: .asciz "system" .size .L.str.6, 7 .type _ZZN6thrust6system16generic_categoryEvE6result,@object # @_ZZN6thrust6system16generic_categoryEvE6result .section .bss._ZZN6thrust6system16generic_categoryEvE6result,"awG",@nobits,_ZZN6thrust6system16generic_categoryEvE6result,comdat .weak _ZZN6thrust6system16generic_categoryEvE6result .p2align 3, 0x0 _ZZN6thrust6system16generic_categoryEvE6result: .zero 8 .size _ZZN6thrust6system16generic_categoryEvE6result, 8 .type _ZGVZN6thrust6system16generic_categoryEvE6result,@object # @_ZGVZN6thrust6system16generic_categoryEvE6result .section .bss._ZGVZN6thrust6system16generic_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust6system16generic_categoryEvE6result,comdat .weak _ZGVZN6thrust6system16generic_categoryEvE6result .p2align 3, 0x0 _ZGVZN6thrust6system16generic_categoryEvE6result: .quad 0 # 0x0 .size _ZGVZN6thrust6system16generic_categoryEvE6result, 8 .type _ZTVN6thrust6system6detail22generic_error_categoryE,@object # @_ZTVN6thrust6system6detail22generic_error_categoryE .section .rodata._ZTVN6thrust6system6detail22generic_error_categoryE,"aG",@progbits,_ZTVN6thrust6system6detail22generic_error_categoryE,comdat .weak _ZTVN6thrust6system6detail22generic_error_categoryE .p2align 3, 0x0 _ZTVN6thrust6system6detail22generic_error_categoryE: .quad 0 .quad _ZTIN6thrust6system6detail22generic_error_categoryE .quad _ZN6thrust6system14error_categoryD2Ev .quad _ZN6thrust6system6detail22generic_error_categoryD0Ev .quad _ZNK6thrust6system6detail22generic_error_category4nameEv .quad _ZNK6thrust6system14error_category23default_error_conditionEi .quad _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .quad _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .quad _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei .size _ZTVN6thrust6system6detail22generic_error_categoryE, 72 .type _ZTSN6thrust6system6detail22generic_error_categoryE,@object # @_ZTSN6thrust6system6detail22generic_error_categoryE .section .rodata._ZTSN6thrust6system6detail22generic_error_categoryE,"aG",@progbits,_ZTSN6thrust6system6detail22generic_error_categoryE,comdat .weak _ZTSN6thrust6system6detail22generic_error_categoryE _ZTSN6thrust6system6detail22generic_error_categoryE: .asciz "N6thrust6system6detail22generic_error_categoryE" .size _ZTSN6thrust6system6detail22generic_error_categoryE, 48 .type _ZTIN6thrust6system6detail22generic_error_categoryE,@object # @_ZTIN6thrust6system6detail22generic_error_categoryE .section .rodata._ZTIN6thrust6system6detail22generic_error_categoryE,"aG",@progbits,_ZTIN6thrust6system6detail22generic_error_categoryE,comdat .weak _ZTIN6thrust6system6detail22generic_error_categoryE .p2align 3, 0x0 _ZTIN6thrust6system6detail22generic_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system6detail22generic_error_categoryE .quad _ZTIN6thrust6system14error_categoryE .size _ZTIN6thrust6system6detail22generic_error_categoryE, 24 .type .L.str.7,@object # @.str.7 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.7: .asciz "generic" .size .L.str.7, 8 .type _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,@object # @_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .section .bss._ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,"awG",@nobits,_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,comdat .weak _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .p2align 3, 0x0 _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11: .zero 32 .size _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, 32 .type _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,@object # @_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .section .bss._ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,"awG",@nobits,_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,comdat .weak _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .p2align 3, 0x0 _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11: .quad 0 # 0x0 .size _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, 8 .type .L.str.8,@object # @.str.8 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.8: .asciz "Unknown error" .size .L.str.8, 14 .type .L.str.9,@object # @.str.9 .L.str.9: .asciz "basic_string: construction from null is not valid" .size .L.str.9, 50 .type .L.str.10,@object # @.str.10 .L.str.10: .asciz "unknown error" .size .L.str.10, 14 .type .L.str.11,@object # @.str.11 .L.str.11: .asciz "hipErrorUnknown" .size .L.str.11, 16 .type .L.str.12,@object # @.str.12 .L.str.12: .asciz ": " .size .L.str.12, 3 .type _ZTVN6thrust6system12system_errorE,@object # @_ZTVN6thrust6system12system_errorE .section .rodata._ZTVN6thrust6system12system_errorE,"aG",@progbits,_ZTVN6thrust6system12system_errorE,comdat .weak _ZTVN6thrust6system12system_errorE .p2align 3, 0x0 _ZTVN6thrust6system12system_errorE: .quad 0 .quad _ZTIN6thrust6system12system_errorE .quad _ZN6thrust6system12system_errorD2Ev .quad _ZN6thrust6system12system_errorD0Ev .quad _ZNK6thrust6system12system_error4whatEv .size _ZTVN6thrust6system12system_errorE, 40 .type .L.str.14,@object # @.str.14 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.14: .asciz "block_size " .size .L.str.14, 12 .type .L.str.15,@object # @.str.15 .L.str.15: .asciz "number of blocks " .size .L.str.15, 18 .type .L.str.16,@object # @.str.16 .L.str.16: .asciz "number of blocks limit " .size .L.str.16, 24 .type .L.str.17,@object # @.str.17 .L.str.17: .asciz "items_per_block " .size .L.str.17, 17 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_, 8 .type .L.str.18,@object # @.str.18 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.18: .asciz "block_reduce_kernel" .size .L.str.18, 20 .type .L.str.19,@object # @.str.19 .L.str.19: .asciz "(" .size .L.str.19, 2 .type .L.str.20,@object # @.str.20 .L.str.20: .asciz ")" .size .L.str.20, 2 .type .L.str.21,@object # @.str.21 .L.str.21: .asciz " " .size .L.str.21, 2 .type .L.str.22,@object # @.str.22 .L.str.22: .asciz " ms" .size .L.str.22, 4 .type .L.str.23,@object # @.str.23 .L.str.23: .asciz "nested_device_reduce" .size .L.str.23, 21 .type _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache,@object # @_ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache .section .bss._ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache,"awG",@nobits,_ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache,comdat .weak _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache .p2align 4, 0x0 _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache: .zero 2048 .size _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache, 2048 .type .L.str.24,@object # @.str.24 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.24: .asciz "gfx803" .size .L.str.24, 7 .type .L.str.25,@object # @.str.25 .L.str.25: .asciz "gfx900" .size .L.str.25, 7 .type .L.str.26,@object # @.str.26 .L.str.26: .asciz "gfx906" .size .L.str.26, 7 .type .L.str.27,@object # @.str.27 .L.str.27: .asciz "gfx908" .size .L.str.27, 7 .type .L.str.28,@object # @.str.28 .L.str.28: .asciz "gfx90a" .size .L.str.28, 7 .type .L.str.29,@object # @.str.29 .L.str.29: .asciz "gfx1030" .size .L.str.29, 8 .type .L.str.30,@object # @.str.30 .L.str.30: .asciz "gfx1100" .size .L.str.30, 8 .type .L.str.31,@object # @.str.31 .L.str.31: .asciz "gfx1102" .size .L.str.31, 8 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_, 8 .type .L.str.33,@object # @.str.33 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.33: .asciz "temporary_buffer::allocate: get_temporary_buffer failed" .size .L.str.33, 56 .type _ZTSN6thrust6system6detail9bad_allocE,@object # @_ZTSN6thrust6system6detail9bad_allocE .section .rodata._ZTSN6thrust6system6detail9bad_allocE,"aG",@progbits,_ZTSN6thrust6system6detail9bad_allocE,comdat .weak _ZTSN6thrust6system6detail9bad_allocE _ZTSN6thrust6system6detail9bad_allocE: .asciz "N6thrust6system6detail9bad_allocE" .size _ZTSN6thrust6system6detail9bad_allocE, 34 .type _ZTIN6thrust6system6detail9bad_allocE,@object # @_ZTIN6thrust6system6detail9bad_allocE .section .rodata._ZTIN6thrust6system6detail9bad_allocE,"aG",@progbits,_ZTIN6thrust6system6detail9bad_allocE,comdat .weak _ZTIN6thrust6system6detail9bad_allocE .p2align 3, 0x0 _ZTIN6thrust6system6detail9bad_allocE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system6detail9bad_allocE .quad _ZTISt9bad_alloc .size _ZTIN6thrust6system6detail9bad_allocE, 24 .type .L.str.34,@object # @.str.34 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.34: .asciz "device free failed" .size .L.str.34, 19 .type _ZTVN6thrust6system6detail9bad_allocE,@object # @_ZTVN6thrust6system6detail9bad_allocE .section .rodata._ZTVN6thrust6system6detail9bad_allocE,"aG",@progbits,_ZTVN6thrust6system6detail9bad_allocE,comdat .weak _ZTVN6thrust6system6detail9bad_allocE .p2align 3, 0x0 _ZTVN6thrust6system6detail9bad_allocE: .quad 0 .quad _ZTIN6thrust6system6detail9bad_allocE .quad _ZN6thrust6system6detail9bad_allocD2Ev .quad _ZN6thrust6system6detail9bad_allocD0Ev .quad _ZNK6thrust6system6detail9bad_alloc4whatEv .size _ZTVN6thrust6system6detail9bad_allocE, 40 .type .L.str.35,@object # @.str.35 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.35: .asciz "__copy:: D->H: failed" .size .L.str.35, 22 .type .L.str.36,@object # @.str.36 .L.str.36: .asciz "parallel_for failed" .size .L.str.36, 20 .type .L.str.37,@object # @.str.37 .L.str.37: .asciz "parallel_for: failed to synchronize" .size .L.str.37, 36 .type _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_,@object # @_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_ .section .rodata._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_,"aG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_,comdat .weak _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_ .p2align 3, 0x0 _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_: .quad _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_ .size _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_, 8 .type _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_,@object # @_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_ .section .rodata._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_,"aG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_,comdat .weak _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_ .p2align 3, 0x0 _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_: .quad _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_ .size _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_, 8 .type _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_,@object # @_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_ .section .rodata._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_,"aG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_,comdat .weak _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_ .p2align 3, 0x0 _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_: .quad _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_ .size _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_" .size .L__unnamed_1, 239 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_" .size .L__unnamed_2, 339 .type .L__unnamed_3,@object # @2 .L__unnamed_3: .asciz "_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_" .size .L__unnamed_3, 337 .type .L__unnamed_4,@object # @3 .L__unnamed_4: .asciz "_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_" .size .L__unnamed_4, 208 .type .L__unnamed_5,@object # @4 .L__unnamed_5: .asciz "_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_" .size .L__unnamed_5, 254 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __gxx_personality_v0 .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_ .addrsig_sym _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_ .addrsig_sym _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Unwind_Resume .addrsig_sym _ZTVN10__cxxabiv120__si_class_type_infoE .addrsig_sym _ZTSN6thrust6system12system_errorE .addrsig_sym _ZTISt13runtime_error .addrsig_sym _ZTIN6thrust6system12system_errorE .addrsig_sym _ZZN6thrust6system12hip_categoryEvE6result .addrsig_sym _ZGVZN6thrust6system12hip_categoryEvE6result .addrsig_sym __dso_handle .addrsig_sym _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE .addrsig_sym _ZTVN10__cxxabiv117__class_type_infoE .addrsig_sym _ZTSN6thrust6system14error_categoryE .addrsig_sym _ZTIN6thrust6system14error_categoryE .addrsig_sym _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE .addrsig_sym _ZZN6thrust6system15system_categoryEvE6result .addrsig_sym _ZGVZN6thrust6system15system_categoryEvE6result .addrsig_sym _ZTSN6thrust6system6detail21system_error_categoryE .addrsig_sym _ZTIN6thrust6system6detail21system_error_categoryE .addrsig_sym _ZZN6thrust6system16generic_categoryEvE6result .addrsig_sym _ZGVZN6thrust6system16generic_categoryEvE6result .addrsig_sym _ZTSN6thrust6system6detail22generic_error_categoryE .addrsig_sym _ZTIN6thrust6system6detail22generic_error_categoryE .addrsig_sym _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .addrsig_sym _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .addrsig_sym _ZSt4cout .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZTSN6thrust6system6detail9bad_allocE .addrsig_sym _ZTISt9bad_alloc .addrsig_sym _ZTIN6thrust6system6detail9bad_allocE .addrsig_sym _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_ .addrsig_sym _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_ .addrsig_sym _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_ .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ ; %bb.0: s_load_b128 s[4:7], s[0:1], 0x18 v_mov_b32_e32 v1, 0 s_mov_b32 s12, s15 s_mov_b32 s2, 0 .LBB0_1: ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_4) | instid1(SALU_CYCLE_1) v_mov_b32_e32 v2, v1 v_mov_b32_e32 v3, v1 v_mov_b32_e32 v4, v1 s_add_i32 s3, s2, 32 s_add_i32 s2, s2, 16 s_cmp_lg_u32 s2, 64 scratch_store_b128 off, v[1:4], s3 s_cbranch_scc1 .LBB0_1 ; %bb.2: s_clause 0x1 s_load_b128 s[8:11], s[0:1], 0x0 s_load_b64 s[14:15], s[0:1], 0x10 s_lshl_b32 s0, s12, 10 s_mov_b32 s1, 0 v_lshlrev_b32_e32 v1, 4, v0 s_lshl_b64 s[2:3], s[0:1], 4 s_mov_b32 s13, s1 s_waitcnt lgkmcnt(0) s_lshr_b64 s[16:17], s[10:11], 10 s_add_u32 s1, s8, s2 s_addc_u32 s2, s9, s3 v_add_co_u32 v17, s1, s1, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v18, null, s2, 0, s1 s_cmp_lg_u64 s[16:17], s[12:13] s_cbranch_scc0 .LBB0_52 ; %bb.3: s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, v17, 0x2000 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v3, vcc_lo, 0x3000, v17 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v18, vcc_lo s_clause 0x3 global_load_b128 v[13:16], v[17:18], off global_load_b128 v[9:12], v[1:2], off offset:-4096 global_load_b128 v[5:8], v[1:2], off global_load_b128 v[1:4], v[3:4], off v_add_nc_u32_e64 v19, 32, 24 v_add_nc_u32_e64 v20, 32, 20 s_mov_b32 s1, exec_lo s_waitcnt vmcnt(3) scratch_store_b128 off, v[13:16], off offset:32 s_waitcnt vmcnt(2) scratch_store_b128 off, v[9:12], off offset:48 s_waitcnt vmcnt(1) scratch_store_b128 off, v[5:8], off offset:64 s_waitcnt vmcnt(0) s_clause 0x2 scratch_store_b128 off, v[1:4], off offset:80 scratch_store_b32 off, v14, off offset:16 scratch_store_b64 off, v[15:16], off offset:24 v_cmpx_ge_i32_e64 v13, v9 s_cbranch_execz .LBB0_7 ; %bb.4: v_mov_b32_e32 v2, 16 v_mov_b32_e32 v6, 24 s_mov_b32 s2, exec_lo v_cmpx_ge_i32_e64 v9, v13 ; %bb.5: v_cmp_lt_i64_e32 vcc_lo, v[15:16], v[11:12] v_cndmask_b32_e32 v13, v9, v13, vcc_lo v_cndmask_b32_e64 v2, v20, 16, vcc_lo v_cndmask_b32_e64 v6, v19, 24, vcc_lo ; %bb.6: ; %Flow35 s_or_b32 exec_lo, exec_lo, s2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_dual_mov_b32 v9, v13 :: v_dual_mov_b32 v20, v2 v_mov_b32_e32 v19, v6 .LBB0_7: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.i.i.i.i s_or_b32 exec_lo, exec_lo, s1 scratch_load_b32 v12, v20, off scratch_load_b64 v[10:11], v19, off v_add_nc_u32_e64 v2, 32, 40 v_add_nc_u32_e64 v6, 32, 36 s_mov_b32 s1, exec_lo s_waitcnt vmcnt(1) scratch_store_b32 off, v12, off offset:16 s_waitcnt vmcnt(0) scratch_store_b64 off, v[10:11], off offset:24 v_cmpx_ge_i32_e64 v9, v5 s_cbranch_execz .LBB0_11 ; %bb.8: v_dual_mov_b32 v12, 16 :: v_dual_mov_b32 v13, 24 s_mov_b32 s2, exec_lo v_cmpx_le_i32_e64 v9, v5 ; %bb.9: v_cmp_lt_i64_e32 vcc_lo, v[10:11], v[7:8] v_cndmask_b32_e32 v9, v5, v9, vcc_lo v_cndmask_b32_e64 v12, v6, 16, vcc_lo v_cndmask_b32_e64 v13, v2, 24, vcc_lo ; %bb.10: ; %Flow34 s_or_b32 exec_lo, exec_lo, s2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_dual_mov_b32 v5, v9 :: v_dual_mov_b32 v6, v12 v_mov_b32_e32 v2, v13 .LBB0_11: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.1.i.i.i.i s_or_b32 exec_lo, exec_lo, s1 scratch_load_b32 v9, v6, off scratch_load_b64 v[6:7], v2, off v_add_nc_u32_e64 v2, 32, 56 v_add_nc_u32_e64 v8, 32, 52 s_mov_b32 s1, exec_lo s_waitcnt vmcnt(1) scratch_store_b32 off, v9, off offset:16 s_waitcnt vmcnt(0) scratch_store_b64 off, v[6:7], off offset:24 v_cmpx_ge_i32_e64 v5, v1 s_cbranch_execz .LBB0_15 ; %bb.12: v_dual_mov_b32 v9, 16 :: v_dual_mov_b32 v10, 24 s_mov_b32 s2, exec_lo v_cmpx_le_i32_e64 v5, v1 ; %bb.13: v_cmp_lt_i64_e32 vcc_lo, v[6:7], v[3:4] v_cndmask_b32_e32 v5, v1, v5, vcc_lo v_cndmask_b32_e64 v9, v8, 16, vcc_lo v_cndmask_b32_e64 v10, v2, 24, vcc_lo ; %bb.14: ; %Flow33 s_or_b32 exec_lo, exec_lo, s2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_dual_mov_b32 v1, v5 :: v_dual_mov_b32 v2, v10 v_mov_b32_e32 v8, v9 .LBB0_15: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.2.i.i.i.i s_or_b32 exec_lo, exec_lo, s1 scratch_load_b32 v11, v8, off scratch_load_b64 v[2:3], v2, off v_mov_b32_dpp v8, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_e32 v6, 0x68 v_mov_b32_e32 v7, 0x60 v_mov_b32_e32 v9, 0x60 v_mov_b32_e32 v10, 0x68 s_mov_b32 s1, exec_lo s_waitcnt vmcnt(1) v_mov_b32_dpp v12, v11 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_waitcnt vmcnt(0) v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v5, v3 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_clause 0x5 scratch_store_b32 off, v11, off offset:16 scratch_store_b64 off, v[2:3], off offset:24 scratch_store_b32 off, v11, off offset:96 scratch_store_b64 off, v[2:3], off offset:104 scratch_store_b32 off, v12, off offset:4 scratch_store_b64 off, v[4:5], off offset:8 v_cmpx_ge_i32_e64 v8, v1 s_xor_b32 s1, exec_lo, s1 s_cbranch_execz .LBB0_19 ; %bb.16: v_dual_mov_b32 v9, 4 :: v_dual_mov_b32 v10, 8 s_mov_b32 s2, exec_lo v_cmpx_ge_i32_e64 v1, v8 ; %bb.17: v_cmp_lt_i64_e32 vcc_lo, v[4:5], v[2:3] v_mov_b32_e32 v9, 0x68 v_mov_b32_e32 v2, 0x60 v_cndmask_b32_e32 v8, v1, v8, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_cndmask_b32_e64 v10, v9, 8, vcc_lo v_cndmask_b32_e64 v9, v2, 4, vcc_lo ; %bb.18: ; %Flow32 s_or_b32 exec_lo, exec_lo, s2 s_delay_alu instid0(VALU_DEP_3) v_mov_b32_e32 v1, v8 .LBB0_19: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.i.i.i.i.i.i56.i s_or_b32 exec_lo, exec_lo, s1 scratch_load_b32 v9, v9, off scratch_load_b64 v[2:3], v10, off v_mov_b32_dpp v8, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_mov_b32 s1, exec_lo s_waitcnt vmcnt(1) v_mov_b32_dpp v10, v9 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_waitcnt vmcnt(0) v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v5, v3 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_clause 0x3 scratch_store_b32 off, v9, off offset:96 scratch_store_b64 off, v[2:3], off offset:104 scratch_store_b32 off, v10, off offset:4 scratch_store_b64 off, v[4:5], off offset:8 v_cmpx_ge_i32_e64 v8, v1 s_cbranch_execz .LBB0_23 ; %bb.20: v_dual_mov_b32 v7, 4 :: v_dual_mov_b32 v6, 8 s_mov_b32 s2, exec_lo v_cmpx_ge_i32_e64 v1, v8 ; %bb.21: v_cmp_lt_i64_e32 vcc_lo, v[4:5], v[2:3] v_mov_b32_e32 v6, 0x68 v_mov_b32_e32 v2, 0x60 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v6, v6, 8, vcc_lo v_cndmask_b32_e64 v7, v2, 4, vcc_lo v_cndmask_b32_e32 v8, v1, v8, vcc_lo ; %bb.22: ; %Flow31 s_or_b32 exec_lo, exec_lo, s2 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v1, v8 .LBB0_23: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit95.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s1 scratch_load_b32 v11, v7, off scratch_load_b64 v[2:3], v6, off v_mov_b32_dpp v8, v1 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_e32 v6, 0x68 v_mov_b32_e32 v7, 0x60 v_mov_b32_e32 v9, 0x60 v_mov_b32_e32 v10, 0x68 s_mov_b32 s1, exec_lo s_waitcnt vmcnt(1) v_mov_b32_dpp v12, v11 row_shr:4 row_mask:0xf bank_mask:0xf s_waitcnt vmcnt(0) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v5, v3 row_shr:4 row_mask:0xf bank_mask:0xf s_clause 0x3 scratch_store_b32 off, v11, off offset:96 scratch_store_b64 off, v[2:3], off offset:104 scratch_store_b32 off, v12, off offset:4 scratch_store_b64 off, v[4:5], off offset:8 v_cmpx_ge_i32_e64 v8, v1 s_cbranch_execz .LBB0_27 ; %bb.24: v_dual_mov_b32 v9, 4 :: v_dual_mov_b32 v10, 8 s_mov_b32 s2, exec_lo v_cmpx_ge_i32_e64 v1, v8 ; %bb.25: v_cmp_lt_i64_e32 vcc_lo, v[4:5], v[2:3] v_mov_b32_e32 v9, 0x68 v_mov_b32_e32 v2, 0x60 v_cndmask_b32_e32 v8, v1, v8, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_cndmask_b32_e64 v10, v9, 8, vcc_lo v_cndmask_b32_e64 v9, v2, 4, vcc_lo ; %bb.26: ; %Flow30 s_or_b32 exec_lo, exec_lo, s2 s_delay_alu instid0(VALU_DEP_3) v_mov_b32_e32 v1, v8 .LBB0_27: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit110.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s1 scratch_load_b32 v9, v9, off scratch_load_b64 v[2:3], v10, off v_mov_b32_dpp v8, v1 row_shr:8 row_mask:0xf bank_mask:0xf s_mov_b32 s1, exec_lo s_waitcnt vmcnt(1) v_mov_b32_dpp v10, v9 row_shr:8 row_mask:0xf bank_mask:0xf s_waitcnt vmcnt(0) v_mov_b32_dpp v4, v2 row_shr:8 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v5, v3 row_shr:8 row_mask:0xf bank_mask:0xf s_clause 0x3 scratch_store_b32 off, v9, off offset:96 scratch_store_b64 off, v[2:3], off offset:104 scratch_store_b32 off, v10, off offset:4 scratch_store_b64 off, v[4:5], off offset:8 v_cmpx_ge_i32_e64 v8, v1 s_cbranch_execz .LBB0_31 ; %bb.28: v_dual_mov_b32 v7, 4 :: v_dual_mov_b32 v6, 8 s_mov_b32 s2, exec_lo v_cmpx_ge_i32_e64 v1, v8 ; %bb.29: v_cmp_lt_i64_e32 vcc_lo, v[4:5], v[2:3] v_mov_b32_e32 v6, 0x68 v_mov_b32_e32 v2, 0x60 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v6, v6, 8, vcc_lo v_cndmask_b32_e64 v7, v2, 4, vcc_lo v_cndmask_b32_e32 v8, v1, v8, vcc_lo ; %bb.30: ; %Flow29 s_or_b32 exec_lo, exec_lo, s2 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v1, v8 .LBB0_31: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit125.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s1 scratch_load_b32 v9, v7, off scratch_load_b64 v[2:3], v6, off ds_swizzle_b32 v6, v1 offset:swizzle(BROADCAST,32,15) v_mov_b32_e32 v7, 0x68 v_mov_b32_e32 v8, 0x60 s_mov_b32 s1, exec_lo s_waitcnt vmcnt(1) ds_swizzle_b32 v10, v9 offset:swizzle(BROADCAST,32,15) s_waitcnt vmcnt(0) ds_swizzle_b32 v4, v2 offset:swizzle(BROADCAST,32,15) ds_swizzle_b32 v5, v3 offset:swizzle(BROADCAST,32,15) s_clause 0x1 scratch_store_b32 off, v9, off offset:96 scratch_store_b64 off, v[2:3], off offset:104 s_waitcnt lgkmcnt(2) scratch_store_b32 off, v10, off offset:4 s_waitcnt lgkmcnt(0) scratch_store_b64 off, v[4:5], off offset:8 v_cmpx_ge_i32_e64 v6, v1 s_cbranch_execz .LBB0_35 ; %bb.32: v_dual_mov_b32 v8, 4 :: v_dual_mov_b32 v7, 8 s_mov_b32 s2, exec_lo v_cmpx_ge_i32_e64 v1, v6 ; %bb.33: v_cmp_lt_i64_e32 vcc_lo, v[4:5], v[2:3] v_mov_b32_e32 v7, 0x68 v_mov_b32_e32 v2, 0x60 v_cndmask_b32_e32 v6, v1, v6, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_cndmask_b32_e64 v7, v7, 8, vcc_lo v_cndmask_b32_e64 v8, v2, 4, vcc_lo ; %bb.34: ; %Flow28 s_or_b32 exec_lo, exec_lo, s2 s_delay_alu instid0(VALU_DEP_3) v_mov_b32_e32 v1, v6 .LBB0_35: ; %_ZN7rocprim6detail24block_reduce_warp_reduceIN6thrust5tupleI4typelNS2_9null_typeES5_S5_S5_S5_S5_S5_S5_EELj256ELj1ELj1EE11warp_reduceILb0ENS0_15warp_reduce_dppIS6_Lj32ELb0EEENS2_11hip_rocprim9__extrema9arg_max_fIS4_l10comparatorEEEENSt9enable_ifIXntT_EvE4typeES6_RS6_jT1_.exit.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s1 scratch_load_b32 v2, v8, off scratch_load_b64 v[3:4], v7, off v_mov_b32_e32 v5, 0 v_mbcnt_lo_u32_b32 v7, -1, 0 s_mov_b32 s1, exec_lo ds_bpermute_b32 v1, v5, v1 offset:124 s_waitcnt vmcnt(1) ds_bpermute_b32 v2, v5, v2 offset:124 s_waitcnt vmcnt(0) ds_bpermute_b32 v3, v5, v3 offset:124 ds_bpermute_b32 v4, v5, v4 offset:124 s_waitcnt lgkmcnt(2) scratch_store_b32 off, v2, off offset:96 s_waitcnt lgkmcnt(0) scratch_store_b64 off, v[3:4], off offset:104 v_cmpx_eq_u32_e32 0, v7 s_cbranch_execz .LBB0_37 ; %bb.36: v_lshrrev_b32_e32 v5, 1, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v5, 0x70, v5 ds_store_2addr_b64 v5, v[1:2], v[3:4] offset1:1 .LBB0_37: s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s1, exec_lo s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB0_51 ; %bb.38: v_dual_mov_b32 v8, 0x68 :: v_dual_lshlrev_b32 v1, 4, v7 v_mov_b32_e32 v9, 0x60 v_mov_b32_e32 v11, 0x60 v_mov_b32_e32 v12, 0x68 ds_load_2addr_b64 v[1:4], v1 offset1:1 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) v_mov_b32_dpp v10, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v5, v3 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v6, v4 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v13, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_clause 0x3 scratch_store_b32 off, v2, off offset:96 scratch_store_b64 off, v[3:4], off offset:104 scratch_store_b32 off, v13, off offset:4 scratch_store_b64 off, v[5:6], off offset:8 v_cmpx_ge_i32_e64 v10, v1 s_cbranch_execz .LBB0_42 ; %bb.39: v_dual_mov_b32 v11, 4 :: v_dual_mov_b32 v12, 8 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v1, v10 ; %bb.40: v_cmp_lt_i64_e32 vcc_lo, v[5:6], v[3:4] v_mov_b32_e32 v2, 0x68 v_dual_mov_b32 v3, 0x60 :: v_dual_cndmask_b32 v10, v1, v10 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v12, v2, 8, vcc_lo v_cndmask_b32_e64 v11, v3, 4, vcc_lo ; %bb.41: ; %Flow26 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_3) v_mov_b32_e32 v1, v10 .LBB0_42: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.i.i43.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s2 scratch_load_b32 v10, v11, off scratch_load_b64 v[2:3], v12, off v_mov_b32_dpp v6, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_mov_b32 s2, exec_lo s_waitcnt vmcnt(1) v_mov_b32_dpp v11, v10 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_waitcnt vmcnt(0) v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v5, v3 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_clause 0x3 scratch_store_b32 off, v10, off offset:96 scratch_store_b64 off, v[2:3], off offset:104 scratch_store_b32 off, v11, off offset:4 scratch_store_b64 off, v[4:5], off offset:8 v_cmpx_ge_i32_e64 v6, v1 s_cbranch_execz .LBB0_46 ; %bb.43: v_dual_mov_b32 v9, 4 :: v_dual_mov_b32 v8, 8 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v1, v6 ; %bb.44: v_cmp_lt_i64_e32 vcc_lo, v[4:5], v[2:3] v_mov_b32_e32 v8, 0x68 v_mov_b32_e32 v2, 0x60 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v8, v8, 8, vcc_lo v_cndmask_b32_e64 v9, v2, 4, vcc_lo v_cndmask_b32_e32 v6, v1, v6, vcc_lo ; %bb.45: ; %Flow25 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v1, v6 .LBB0_46: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit65.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s2 scratch_load_b32 v10, v9, off scratch_load_b64 v[2:3], v8, off v_dual_mov_b32 v9, 0x60 :: v_dual_lshlrev_b32 v6, 2, v7 v_mov_b32_dpp v7, v1 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_e32 v8, 0x68 s_mov_b32 s2, exec_lo s_waitcnt vmcnt(1) v_mov_b32_dpp v11, v10 row_shr:4 row_mask:0xf bank_mask:0xf s_waitcnt vmcnt(0) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v5, v3 row_shr:4 row_mask:0xf bank_mask:0xf s_clause 0x3 scratch_store_b32 off, v10, off offset:96 scratch_store_b64 off, v[2:3], off offset:104 scratch_store_b32 off, v11, off offset:4 scratch_store_b64 off, v[4:5], off offset:8 v_cmpx_ge_i32_e64 v7, v1 s_cbranch_execz .LBB0_50 ; %bb.47: v_dual_mov_b32 v9, 4 :: v_dual_mov_b32 v8, 8 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v1, v7 ; %bb.48: v_cmp_lt_i64_e32 vcc_lo, v[4:5], v[2:3] v_mov_b32_e32 v8, 0x68 v_dual_mov_b32 v2, 0x60 :: v_dual_cndmask_b32 v7, v1, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v8, v8, 8, vcc_lo v_cndmask_b32_e64 v9, v2, 4, vcc_lo ; %bb.49: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_3) v_mov_b32_e32 v1, v7 .LBB0_50: ; %_ZN7rocprim6detail24block_reduce_warp_reduceIN6thrust5tupleI4typelNS2_9null_typeES5_S5_S5_S5_S5_S5_S5_EELj256ELj1ELj1EE11warp_reduceILb0ENS0_15warp_reduce_dppIS6_Lj8ELb0EEENS2_11hip_rocprim9__extrema9arg_max_fIS4_l10comparatorEEEENSt9enable_ifIXntT_EvE4typeES6_RS6_jT1_.exit.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s2 scratch_load_b32 v4, v9, off scratch_load_b64 v[2:3], v8, off v_or_b32_e32 v5, 28, v6 ds_bpermute_b32 v1, v5, v1 s_waitcnt vmcnt(1) ds_bpermute_b32 v4, v5, v4 s_waitcnt vmcnt(0) ds_bpermute_b32 v2, v5, v2 ds_bpermute_b32 v3, v5, v3 s_waitcnt lgkmcnt(2) scratch_store_b32 off, v4, off offset:96 s_waitcnt lgkmcnt(0) scratch_store_b64 off, v[2:3], off offset:104 .LBB0_51: ; %Flow27 s_or_b32 exec_lo, exec_lo, s1 s_mov_b32 s1, 0 s_branch .LBB0_53 .LBB0_52: s_mov_b32 s1, -1 ; implicit-def: $vgpr1 .LBB0_53: ; %Flow59 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s1 s_cbranch_vccz .LBB0_133 ; %bb.54: s_sub_i32 s3, s10, s0 s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e64 s3, v0 s_cbranch_execz .LBB0_56 ; %bb.55: global_load_b128 v[1:4], v[17:18], off s_waitcnt vmcnt(0) scratch_store_b128 off, v[1:4], off offset:32 .LBB0_56: s_or_b32 exec_lo, exec_lo, s0 v_or_b32_e32 v1, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s1, s3, v1 s_and_saveexec_b32 s0, s1 s_cbranch_execz .LBB0_58 ; %bb.57: v_add_co_u32 v1, vcc_lo, 0x1000, v17 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v18, vcc_lo global_load_b128 v[1:4], v[1:2], off s_waitcnt vmcnt(0) scratch_store_b128 off, v[1:4], off offset:48 .LBB0_58: s_or_b32 exec_lo, exec_lo, s0 v_or_b32_e32 v1, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s0, s3, v1 s_and_saveexec_b32 s2, s0 s_cbranch_execz .LBB0_60 ; %bb.59: v_add_co_u32 v1, vcc_lo, 0x2000, v17 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v18, vcc_lo global_load_b128 v[1:4], v[1:2], off s_waitcnt vmcnt(0) scratch_store_b128 off, v[1:4], off offset:64 .LBB0_60: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v1, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s3, v1 s_and_saveexec_b32 s8, vcc_lo s_cbranch_execz .LBB0_62 ; %bb.61: v_add_co_u32 v1, s2, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v2, s2, 0, v18, s2 global_load_b128 v[1:4], v[1:2], off s_waitcnt vmcnt(0) scratch_store_b128 off, v[1:4], off offset:80 .LBB0_62: ; %_ZN7rocprim25block_load_direct_stripedILj256EPN6thrust5tupleI4typelNS1_9null_typeES4_S4_S4_S4_S4_S4_S4_EES5_Lj4EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s8 s_clause 0x1 scratch_load_b64 v[1:2], off, off offset:32 scratch_load_b64 v[3:4], off, off offset:40 s_waitcnt vmcnt(1) scratch_store_b32 off, v2, off offset:96 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:104 s_and_saveexec_b32 s2, s1 s_cbranch_execz .LBB0_68 ; %bb.63: scratch_load_b32 v5, off, off offset:48 v_add_nc_u32_e64 v6, 32, 24 v_add_nc_u32_e64 v2, 32, 20 s_mov_b32 s8, exec_lo s_waitcnt vmcnt(0) v_cmpx_ge_i32_e64 v1, v5 s_cbranch_execz .LBB0_67 ; %bb.64: v_mov_b32_e32 v7, 0x60 v_mov_b32_e32 v8, 0x68 s_mov_b32 s9, exec_lo v_cmpx_ge_i32_e64 v5, v1 s_cbranch_execz .LBB0_66 ; %bb.65: scratch_load_b64 v[7:8], off, off offset:56 s_waitcnt vmcnt(0) v_cmp_lt_i64_e64 s1, v[3:4], v[7:8] s_delay_alu instid0(VALU_DEP_1) v_cndmask_b32_e64 v1, v5, v1, s1 v_cndmask_b32_e64 v7, v2, 0x60, s1 v_cndmask_b32_e64 v8, v6, 0x68, s1 .LBB0_66: ; %Flow57 s_or_b32 exec_lo, exec_lo, s9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_dual_mov_b32 v5, v1 :: v_dual_mov_b32 v2, v7 v_mov_b32_e32 v6, v8 .LBB0_67: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.i s_or_b32 exec_lo, exec_lo, s8 scratch_load_b32 v2, v2, off scratch_load_b64 v[3:4], v6, off v_mov_b32_e32 v1, v5 s_waitcnt vmcnt(1) scratch_store_b32 off, v2, off offset:96 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:104 .LBB0_68: ; %Flow58 s_or_b32 exec_lo, exec_lo, s2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_74 ; %bb.69: scratch_load_b32 v5, off, off offset:64 v_add_nc_u32_e64 v6, 32, 40 v_add_nc_u32_e64 v2, 32, 36 s_mov_b32 s2, exec_lo s_waitcnt vmcnt(0) v_cmpx_ge_i32_e64 v1, v5 s_cbranch_execz .LBB0_73 ; %bb.70: v_mov_b32_e32 v7, 0x60 v_mov_b32_e32 v8, 0x68 s_mov_b32 s8, exec_lo v_cmpx_ge_i32_e64 v5, v1 s_cbranch_execz .LBB0_72 ; %bb.71: scratch_load_b64 v[7:8], off, off offset:72 s_waitcnt vmcnt(0) v_cmp_lt_i64_e64 s0, v[3:4], v[7:8] s_delay_alu instid0(VALU_DEP_1) v_cndmask_b32_e64 v1, v5, v1, s0 v_cndmask_b32_e64 v7, v2, 0x60, s0 v_cndmask_b32_e64 v8, v6, 0x68, s0 .LBB0_72: ; %Flow55 s_or_b32 exec_lo, exec_lo, s8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_dual_mov_b32 v5, v1 :: v_dual_mov_b32 v2, v7 v_mov_b32_e32 v6, v8 .LBB0_73: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.1.i s_or_b32 exec_lo, exec_lo, s2 scratch_load_b32 v2, v2, off scratch_load_b64 v[3:4], v6, off v_mov_b32_e32 v1, v5 s_waitcnt vmcnt(1) scratch_store_b32 off, v2, off offset:96 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:104 .LBB0_74: ; %Flow56 s_or_b32 exec_lo, exec_lo, s1 s_and_saveexec_b32 s0, vcc_lo s_cbranch_execz .LBB0_80 ; %bb.75: scratch_load_b32 v5, off, off offset:80 v_add_nc_u32_e64 v6, 32, 56 v_add_nc_u32_e64 v2, 32, 52 s_mov_b32 s1, exec_lo s_waitcnt vmcnt(0) v_cmpx_ge_i32_e64 v1, v5 s_cbranch_execz .LBB0_79 ; %bb.76: v_mov_b32_e32 v7, 0x60 v_mov_b32_e32 v8, 0x68 s_mov_b32 s2, exec_lo v_cmpx_ge_i32_e64 v5, v1 s_cbranch_execz .LBB0_78 ; %bb.77: scratch_load_b64 v[7:8], off, off offset:88 s_waitcnt vmcnt(0) v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[7:8] v_cndmask_b32_e32 v1, v5, v1, vcc_lo v_cndmask_b32_e64 v7, v2, 0x60, vcc_lo v_cndmask_b32_e64 v8, v6, 0x68, vcc_lo .LBB0_78: ; %Flow53 s_or_b32 exec_lo, exec_lo, s2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_dual_mov_b32 v5, v1 :: v_dual_mov_b32 v2, v7 v_mov_b32_e32 v6, v8 .LBB0_79: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.2.i s_or_b32 exec_lo, exec_lo, s1 scratch_load_b64 v[3:4], v6, off scratch_load_b32 v2, v2, off v_mov_b32_e32 v1, v5 .LBB0_80: ; %Flow54 s_or_b32 exec_lo, exec_lo, s0 v_mbcnt_lo_u32_b32 v10, -1, 0 s_min_u32 s0, s3, 0x100 s_mov_b32 s1, exec_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_ne_u32_e32 vcc_lo, 31, v10 v_add_nc_u32_e32 v13, 1, v10 v_add_co_ci_u32_e32 v5, vcc_lo, 0, v10, vcc_lo v_lshlrev_b32_e32 v5, 2, v5 s_waitcnt vmcnt(1) ds_bpermute_b32 v8, v5, v3 ds_bpermute_b32 v9, v5, v4 ds_bpermute_b32 v7, v5, v1 s_waitcnt vmcnt(0) ds_bpermute_b32 v12, v5, v2 v_and_b32_e32 v5, 0xe0, v0 s_clause 0x1 scratch_store_b32 off, v2, off offset:96 scratch_store_b64 off, v[3:4], off offset:104 s_waitcnt lgkmcnt(0) s_clause 0x1 scratch_store_b32 off, v12, off offset:24 scratch_store_b64 off, v[8:9], off offset:8 v_sub_nc_u32_e64 v11, s0, v5 clamp v_dual_mov_b32 v6, v2 :: v_dual_mov_b32 v5, v1 s_delay_alu instid0(VALU_DEP_2) v_cmpx_lt_u32_e64 v13, v11 s_xor_b32 s1, exec_lo, s1 s_cbranch_execz .LBB0_86 ; %bb.81: v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v5, 24 s_mov_b32 s2, exec_lo v_cmpx_ge_i32_e64 v1, v7 s_cbranch_execz .LBB0_85 ; %bb.82: v_mov_b32_e32 v5, 0x60 v_mov_b32_e32 v2, 0x68 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v7, v1 ; %bb.83: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[8:9] v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v3, 24 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, 0x68, vcc_lo v_cndmask_b32_e64 v5, v3, 0x60, vcc_lo v_cndmask_b32_e32 v1, v7, v1, vcc_lo ; %bb.84: ; %Flow51 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v7, v1 .LBB0_85: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s2 scratch_load_b32 v8, v5, off scratch_load_b64 v[3:4], v2, off v_mov_b32_e32 v1, v7 s_waitcnt vmcnt(1) scratch_store_b32 off, v8, off offset:96 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:104 v_dual_mov_b32 v2, v8 :: v_dual_mov_b32 v5, v7 v_mov_b32_e32 v6, v8 .LBB0_86: ; %Flow52 s_or_b32 exec_lo, exec_lo, s1 v_cmp_gt_u32_e32 vcc_lo, 30, v10 v_add_nc_u32_e32 v13, 2, v10 s_mov_b32 s1, exec_lo v_cndmask_b32_e64 v7, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v7, 1, v7 v_add_lshl_u32 v7, v7, v10, 2 ds_bpermute_b32 v12, v7, v2 ds_bpermute_b32 v8, v7, v3 ds_bpermute_b32 v9, v7, v4 ds_bpermute_b32 v7, v7, v1 s_waitcnt lgkmcnt(3) scratch_store_b32 off, v12, off offset:24 s_waitcnt lgkmcnt(1) scratch_store_b64 off, v[8:9], off offset:8 v_cmpx_lt_u32_e64 v13, v11 s_cbranch_execz .LBB0_92 ; %bb.87: v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v5, 24 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) v_cmpx_ge_i32_e64 v1, v7 s_cbranch_execz .LBB0_91 ; %bb.88: v_mov_b32_e32 v5, 0x60 v_mov_b32_e32 v2, 0x68 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v7, v1 ; %bb.89: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[8:9] v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v3, 24 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, 0x68, vcc_lo v_cndmask_b32_e64 v5, v3, 0x60, vcc_lo v_cndmask_b32_e32 v1, v7, v1, vcc_lo ; %bb.90: ; %Flow49 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v7, v1 .LBB0_91: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.1.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s2 scratch_load_b32 v8, v5, off scratch_load_b64 v[3:4], v2, off v_mov_b32_e32 v1, v7 s_waitcnt vmcnt(1) scratch_store_b32 off, v8, off offset:96 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:104 v_dual_mov_b32 v2, v8 :: v_dual_mov_b32 v5, v7 v_mov_b32_e32 v6, v8 .LBB0_92: ; %Flow50 s_or_b32 exec_lo, exec_lo, s1 v_cmp_gt_u32_e32 vcc_lo, 28, v10 v_add_nc_u32_e32 v13, 4, v10 s_mov_b32 s1, exec_lo s_waitcnt lgkmcnt(0) v_cndmask_b32_e64 v7, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v7, 2, v7 v_add_lshl_u32 v7, v7, v10, 2 ds_bpermute_b32 v12, v7, v2 ds_bpermute_b32 v8, v7, v3 ds_bpermute_b32 v9, v7, v4 ds_bpermute_b32 v7, v7, v1 s_waitcnt lgkmcnt(3) scratch_store_b32 off, v12, off offset:24 s_waitcnt lgkmcnt(1) scratch_store_b64 off, v[8:9], off offset:8 v_cmpx_lt_u32_e64 v13, v11 s_cbranch_execz .LBB0_98 ; %bb.93: v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v5, 24 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) v_cmpx_ge_i32_e64 v1, v7 s_cbranch_execz .LBB0_97 ; %bb.94: v_mov_b32_e32 v5, 0x60 v_mov_b32_e32 v2, 0x68 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v7, v1 ; %bb.95: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[8:9] v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v3, 24 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, 0x68, vcc_lo v_cndmask_b32_e64 v5, v3, 0x60, vcc_lo v_cndmask_b32_e32 v1, v7, v1, vcc_lo ; %bb.96: ; %Flow47 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v7, v1 .LBB0_97: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.2.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s2 scratch_load_b32 v8, v5, off scratch_load_b64 v[3:4], v2, off v_mov_b32_e32 v1, v7 s_waitcnt vmcnt(1) scratch_store_b32 off, v8, off offset:96 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:104 v_dual_mov_b32 v2, v8 :: v_dual_mov_b32 v5, v7 v_mov_b32_e32 v6, v8 .LBB0_98: ; %Flow48 s_or_b32 exec_lo, exec_lo, s1 v_cmp_gt_u32_e32 vcc_lo, 24, v10 v_add_nc_u32_e32 v13, 8, v10 s_mov_b32 s1, exec_lo s_waitcnt lgkmcnt(0) v_cndmask_b32_e64 v7, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v7, 3, v7 v_add_lshl_u32 v7, v7, v10, 2 ds_bpermute_b32 v12, v7, v2 ds_bpermute_b32 v8, v7, v3 ds_bpermute_b32 v9, v7, v4 ds_bpermute_b32 v7, v7, v1 s_waitcnt lgkmcnt(3) scratch_store_b32 off, v12, off offset:24 s_waitcnt lgkmcnt(1) scratch_store_b64 off, v[8:9], off offset:8 v_cmpx_lt_u32_e64 v13, v11 s_cbranch_execz .LBB0_104 ; %bb.99: v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v5, 24 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) v_cmpx_ge_i32_e64 v1, v7 s_cbranch_execz .LBB0_103 ; %bb.100: v_mov_b32_e32 v5, 0x60 v_mov_b32_e32 v2, 0x68 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v7, v1 ; %bb.101: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[8:9] v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v3, 24 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, 0x68, vcc_lo v_cndmask_b32_e64 v5, v3, 0x60, vcc_lo v_cndmask_b32_e32 v1, v7, v1, vcc_lo ; %bb.102: ; %Flow45 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v7, v1 .LBB0_103: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.3.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s2 scratch_load_b32 v8, v5, off scratch_load_b64 v[3:4], v2, off v_mov_b32_e32 v1, v7 s_waitcnt vmcnt(1) scratch_store_b32 off, v8, off offset:96 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:104 v_dual_mov_b32 v2, v8 :: v_dual_mov_b32 v5, v7 v_mov_b32_e32 v6, v8 .LBB0_104: ; %Flow46 s_or_b32 exec_lo, exec_lo, s1 v_cmp_gt_u32_e32 vcc_lo, 16, v10 v_add_nc_u32_e32 v12, 16, v10 s_mov_b32 s1, exec_lo s_waitcnt lgkmcnt(0) v_cndmask_b32_e64 v7, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v7, 4, v7 v_add_lshl_u32 v7, v7, v10, 2 ds_bpermute_b32 v2, v7, v2 ds_bpermute_b32 v8, v7, v3 ds_bpermute_b32 v9, v7, v4 ds_bpermute_b32 v7, v7, v1 s_waitcnt lgkmcnt(3) scratch_store_b32 off, v2, off offset:24 s_waitcnt lgkmcnt(1) scratch_store_b64 off, v[8:9], off offset:8 v_cmpx_lt_u32_e64 v12, v11 s_cbranch_execz .LBB0_110 ; %bb.105: v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v5, 24 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) v_cmpx_ge_i32_e64 v1, v7 s_cbranch_execz .LBB0_109 ; %bb.106: v_mov_b32_e32 v5, 0x60 v_mov_b32_e32 v2, 0x68 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v7, v1 ; %bb.107: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[8:9] v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v3, 24 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, 0x68, vcc_lo v_cndmask_b32_e64 v5, v3, 0x60, vcc_lo v_cndmask_b32_e32 v1, v7, v1, vcc_lo ; %bb.108: ; %Flow43 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v7, v1 .LBB0_109: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.4.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s2 scratch_load_b32 v8, v5, off scratch_load_b64 v[3:4], v2, off v_mov_b32_e32 v1, v7 s_waitcnt vmcnt(1) scratch_store_b32 off, v8, off offset:96 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:104 v_dual_mov_b32 v5, v7 :: v_dual_mov_b32 v6, v8 .LBB0_110: ; %Flow44 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s1, exec_lo v_cmpx_eq_u32_e32 0, v10 s_cbranch_execz .LBB0_112 ; %bb.111: v_lshrrev_b32_e32 v2, 1, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v2, 0x70, v2 ds_store_2addr_b64 v2, v[5:6], v[3:4] offset0:16 offset1:17 .LBB0_112: s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s1, exec_lo s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB0_132 ; %bb.113: v_lshlrev_b32_e32 v1, 4, v10 v_and_b32_e32 v7, 7, v10 s_add_i32 s0, s0, 31 s_mov_b32 s2, exec_lo s_lshr_b32 s0, s0, 5 ds_load_2addr_b64 v[1:4], v1 offset0:16 offset1:17 v_cmp_ne_u32_e32 vcc_lo, 7, v7 v_add_nc_u32_e32 v11, 1, v7 v_add_co_ci_u32_e32 v5, vcc_lo, 0, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v8, 2, v5 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v9, v8, v2 ds_bpermute_b32 v5, v8, v3 ds_bpermute_b32 v6, v8, v4 ds_bpermute_b32 v8, v8, v1 s_clause 0x1 scratch_store_b32 off, v2, off offset:96 scratch_store_b64 off, v[3:4], off offset:104 s_waitcnt lgkmcnt(3) scratch_store_b32 off, v9, off offset:24 s_waitcnt lgkmcnt(1) scratch_store_b64 off, v[5:6], off offset:8 v_cmpx_gt_u32_e64 s0, v11 s_cbranch_execz .LBB0_119 ; %bb.114: v_dual_mov_b32 v9, 8 :: v_dual_mov_b32 v2, 24 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) v_cmpx_ge_i32_e64 v1, v8 s_cbranch_execz .LBB0_118 ; %bb.115: v_mov_b32_e32 v2, 0x60 v_mov_b32_e32 v9, 0x68 s_mov_b32 s8, exec_lo v_cmpx_ge_i32_e64 v8, v1 ; %bb.116: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[5:6] v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v3, 24 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v9, v2, 0x68, vcc_lo v_cndmask_b32_e64 v2, v3, 0x60, vcc_lo v_cndmask_b32_e32 v1, v8, v1, vcc_lo ; %bb.117: ; %Flow40 s_or_b32 exec_lo, exec_lo, s8 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v8, v1 .LBB0_118: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.i.i87.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s3 scratch_load_b32 v2, v2, off scratch_load_b64 v[3:4], v9, off v_mov_b32_e32 v1, v8 s_waitcnt vmcnt(1) scratch_store_b32 off, v2, off offset:96 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:104 .LBB0_119: ; %Flow41 s_or_b32 exec_lo, exec_lo, s2 v_cmp_gt_u32_e32 vcc_lo, 6, v7 v_add_nc_u32_e32 v11, 2, v7 s_mov_b32 s2, exec_lo v_cndmask_b32_e64 v5, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v5, 1, v5 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v8, v5, v10, 2 ds_bpermute_b32 v9, v8, v2 ds_bpermute_b32 v5, v8, v3 ds_bpermute_b32 v6, v8, v4 ds_bpermute_b32 v8, v8, v1 s_waitcnt lgkmcnt(3) scratch_store_b32 off, v9, off offset:24 s_waitcnt lgkmcnt(1) scratch_store_b64 off, v[5:6], off offset:8 v_cmpx_gt_u32_e64 s0, v11 s_cbranch_execz .LBB0_125 ; %bb.120: v_dual_mov_b32 v9, 8 :: v_dual_mov_b32 v2, 24 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) v_cmpx_ge_i32_e64 v1, v8 s_cbranch_execz .LBB0_124 ; %bb.121: v_mov_b32_e32 v2, 0x60 v_mov_b32_e32 v9, 0x68 s_mov_b32 s8, exec_lo v_cmpx_ge_i32_e64 v8, v1 ; %bb.122: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[5:6] v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v3, 24 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v9, v2, 0x68, vcc_lo v_cndmask_b32_e64 v2, v3, 0x60, vcc_lo v_cndmask_b32_e32 v1, v8, v1, vcc_lo ; %bb.123: ; %Flow38 s_or_b32 exec_lo, exec_lo, s8 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v8, v1 .LBB0_124: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.1.i.i75.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s3 scratch_load_b32 v2, v2, off scratch_load_b64 v[3:4], v9, off v_mov_b32_e32 v1, v8 s_waitcnt vmcnt(1) scratch_store_b32 off, v2, off offset:96 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:104 .LBB0_125: ; %Flow39 s_or_b32 exec_lo, exec_lo, s2 v_cmp_gt_u32_e32 vcc_lo, 4, v7 v_add_nc_u32_e32 v7, 4, v7 v_cndmask_b32_e64 v5, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_u32_e32 vcc_lo, s0, v7 v_lshlrev_b32_e32 v5, 2, v5 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_add_lshl_u32 v8, v5, v10, 2 ds_bpermute_b32 v9, v8, v2 ds_bpermute_b32 v5, v8, v3 ds_bpermute_b32 v6, v8, v4 ds_bpermute_b32 v2, v8, v1 s_waitcnt lgkmcnt(3) scratch_store_b32 off, v9, off offset:24 s_waitcnt lgkmcnt(1) scratch_store_b64 off, v[5:6], off offset:8 s_and_saveexec_b32 s0, vcc_lo s_cbranch_execz .LBB0_131 ; %bb.126: v_dual_mov_b32 v7, 8 :: v_dual_mov_b32 v8, 24 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) v_cmpx_ge_i32_e64 v1, v2 s_cbranch_execz .LBB0_130 ; %bb.127: v_mov_b32_e32 v8, 0x60 v_mov_b32_e32 v7, 0x68 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v2, v1 ; %bb.128: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[5:6] v_mov_b32_e32 v7, 8 v_mov_b32_e32 v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v7, v7, 0x68, vcc_lo v_cndmask_b32_e64 v8, v3, 0x60, vcc_lo v_cndmask_b32_e32 v1, v2, v1, vcc_lo ; %bb.129: ; %Flow36 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v2, v1 .LBB0_130: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.2.i.i63.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s2 scratch_load_b32 v5, v8, off scratch_load_b64 v[3:4], v7, off v_mov_b32_e32 v1, v2 s_waitcnt vmcnt(1) scratch_store_b32 off, v5, off offset:96 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:104 .LBB0_131: ; %Flow37 s_or_b32 exec_lo, exec_lo, s0 .LBB0_132: ; %Flow42 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 .LBB0_133: ; %_ZN7rocprim12block_reduceIN6thrust5tupleI4typelNS1_9null_typeES4_S4_S4_S4_S4_S4_S4_EELj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceINS1_11hip_rocprim9__extrema9arg_max_fIS3_l10comparatorEEEEvS5_RS5_jT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB0_135 ; %bb.134: scratch_load_b32 v4, off, off offset:96 s_waitcnt lgkmcnt(0) scratch_load_b64 v[2:3], off, off offset:104 s_cmp_eq_u64 s[10:11], 0 s_cselect_b32 s2, -1, 0 s_lshl_b64 s[0:1], s[12:13], 4 v_cndmask_b32_e64 v0, v1, s4, s2 s_add_u32 s0, s14, s0 s_addc_u32 s1, s15, s1 s_waitcnt vmcnt(1) v_cndmask_b32_e64 v1, v4, s5, s2 s_waitcnt vmcnt(0) v_cndmask_b32_e64 v3, v3, s7, s2 v_cndmask_b32_e64 v2, v2, s6, s2 v_mov_b32_e32 v4, 0 global_store_b128 v4, v[0:3], s[0:1] .LBB0_135: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_.exit s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 256 .amdhsa_private_segment_fixed_size 112 .amdhsa_kernarg_size 44 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 1 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 21 .amdhsa_next_free_sgpr 18 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end0: .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_, .Lfunc_end0-_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 6012 ; NumSgprs: 20 ; NumVgprs: 21 ; ScratchSize: 112 ; MemoryBound: 1 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 256 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 20 ; NumVGPRsForWavesPerEU: 21 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 1 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ ; %bb.0: s_mov_b32 s16, s15 s_clause 0x1 s_load_b256 s[4:11], s[0:1], 0x0 s_load_b128 s[12:15], s[0:1], 0x20 v_mov_b32_e32 v1, 0 s_mov_b32 s0, 0 .LBB1_1: ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_4) | instid1(SALU_CYCLE_1) v_mov_b32_e32 v2, v1 v_mov_b32_e32 v3, v1 v_mov_b32_e32 v4, v1 s_add_i32 s1, s0, 16 s_add_i32 s0, s0, 16 s_cmp_lg_u32 s0, 64 scratch_store_b128 off, v[1:4], s1 s_cbranch_scc1 .LBB1_1 ; %bb.2: s_mov_b32 s3, 0 s_lshl_b32 s2, s16, 10 v_lshlrev_b32_e32 v1, 3, v0 s_lshl_b64 s[18:19], s[2:3], 3 s_waitcnt lgkmcnt(0) s_lshr_b64 s[0:1], s[8:9], 10 v_or_b32_e32 v2, s2, v0 s_mov_b32 s17, s3 s_add_u32 s3, s4, s18 s_addc_u32 s4, s5, s19 v_add_co_u32 v7, s3, s3, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_co_ci_u32_e64 v8, null, s4, 0, s3 v_add_co_u32 v5, s3, v2, s6 v_add_co_ci_u32_e64 v6, null, 0, s7, s3 s_cmp_lg_u64 s[0:1], s[16:17] s_cbranch_scc0 .LBB1_40 ; %bb.3: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.i.i.i.i v_add_co_u32 v9, vcc_lo, 0x1000, v7 s_clause 0x1 global_load_b64 v[1:2], v[7:8], off global_load_b64 v[3:4], v[7:8], off offset:2048 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v8, vcc_lo v_add_co_u32 v19, vcc_lo, 0x100, v5 s_clause 0x1 global_load_b64 v[15:16], v[9:10], off global_load_b64 v[17:18], v[9:10], off offset:2048 v_add_co_ci_u32_e32 v20, vcc_lo, 0, v6, vcc_lo v_add_co_u32 v21, vcc_lo, 0x200, v5 v_add_co_ci_u32_e32 v22, vcc_lo, 0, v6, vcc_lo v_add_co_u32 v23, vcc_lo, 0x300, v5 v_add_co_ci_u32_e32 v24, vcc_lo, 0, v6, vcc_lo v_dual_mov_b32 v11, 0x50 :: v_dual_mov_b32 v12, 0x50 s_waitcnt vmcnt(3) s_clause 0x1 scratch_store_b64 off, v[1:2], off offset:16 scratch_store_b64 off, v[5:6], off offset:24 s_waitcnt vmcnt(2) s_clause 0x1 scratch_store_b64 off, v[3:4], off offset:32 scratch_store_b64 off, v[19:20], off offset:40 v_cmp_lt_i32_e32 vcc_lo, v1, v3 v_max_i32_e32 v9, v1, v3 v_dual_mov_b32 v10, 0x58 :: v_dual_mov_b32 v13, 0x58 s_waitcnt vmcnt(1) s_clause 0x1 scratch_store_b64 off, v[15:16], off offset:48 scratch_store_b64 off, v[21:22], off offset:56 s_waitcnt vmcnt(0) s_clause 0x1 scratch_store_b64 off, v[17:18], off offset:64 scratch_store_b64 off, v[23:24], off offset:72 v_cndmask_b32_e32 v25, v5, v19, vcc_lo v_cmp_lt_i32_e64 s0, v9, v15 v_max_i32_e32 v9, v9, v15 v_cndmask_b32_e32 v14, v6, v20, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_cndmask_b32_e64 v25, v25, v21, s0 v_cndmask_b32_e32 v26, v2, v4, vcc_lo v_cmp_lt_i32_e32 vcc_lo, v9, v17 s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_3) | instid1(VALU_DEP_4) v_cndmask_b32_e64 v14, v14, v22, s0 v_max_i32_e32 v9, v9, v17 v_cndmask_b32_e32 v1, v25, v23, vcc_lo v_cndmask_b32_e64 v26, v26, v16, s0 v_cndmask_b32_e32 v2, v14, v24, vcc_lo s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_4) | instid1(VALU_DEP_2) v_mov_b32_dpp v14, v9 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_mov_b32 s0, exec_lo v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_cndmask_b32_e32 v19, v26, v18, vcc_lo v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v15, v19 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_clause 0x3 scratch_store_b32 off, v19, off offset:80 scratch_store_b64 off, v[1:2], off offset:88 scratch_store_b32 off, v15, off offset:4 scratch_store_b64 off, v[3:4], off offset:8 v_cmpx_ge_i32_e64 v14, v9 s_cbranch_execz .LBB1_7 ; %bb.4: v_dual_mov_b32 v12, 4 :: v_dual_mov_b32 v13, 8 s_mov_b32 s1, exec_lo v_cmpx_ge_i32_e64 v9, v14 ; %bb.5: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[1:2] v_mov_b32_e32 v12, 0x58 v_dual_mov_b32 v1, 0x50 :: v_dual_cndmask_b32 v14, v9, v14 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v13, v12, 8, vcc_lo v_cndmask_b32_e64 v12, v1, 4, vcc_lo ; %bb.6: ; %Flow50 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_3) v_mov_b32_e32 v9, v14 .LBB1_7: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.i.i.i.i.i.i66.i s_or_b32 exec_lo, exec_lo, s0 scratch_load_b32 v14, v12, off scratch_load_b64 v[1:2], v13, off v_mov_b32_dpp v12, v9 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_mov_b32 s0, exec_lo s_waitcnt vmcnt(1) v_mov_b32_dpp v13, v14 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_waitcnt vmcnt(0) v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_clause 0x3 scratch_store_b32 off, v14, off offset:80 scratch_store_b64 off, v[1:2], off offset:88 scratch_store_b32 off, v13, off offset:4 scratch_store_b64 off, v[3:4], off offset:8 v_cmpx_ge_i32_e64 v12, v9 s_cbranch_execz .LBB1_11 ; %bb.8: v_dual_mov_b32 v11, 4 :: v_dual_mov_b32 v10, 8 s_mov_b32 s1, exec_lo v_cmpx_ge_i32_e64 v9, v12 ; %bb.9: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[1:2] v_mov_b32_e32 v10, 0x58 v_dual_mov_b32 v1, 0x50 :: v_dual_cndmask_b32 v12, v9, v12 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v10, v10, 8, vcc_lo v_cndmask_b32_e64 v11, v1, 4, vcc_lo ; %bb.10: ; %Flow49 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_3) v_mov_b32_e32 v9, v12 .LBB1_11: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit95.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s0 scratch_load_b32 v15, v11, off scratch_load_b64 v[1:2], v10, off v_mov_b32_dpp v12, v9 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_e32 v10, 0x58 v_mov_b32_e32 v11, 0x50 v_mov_b32_e32 v13, 0x50 v_mov_b32_e32 v14, 0x58 s_mov_b32 s0, exec_lo s_waitcnt vmcnt(1) v_mov_b32_dpp v16, v15 row_shr:4 row_mask:0xf bank_mask:0xf s_waitcnt vmcnt(0) v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf s_clause 0x3 scratch_store_b32 off, v15, off offset:80 scratch_store_b64 off, v[1:2], off offset:88 scratch_store_b32 off, v16, off offset:4 scratch_store_b64 off, v[3:4], off offset:8 v_cmpx_ge_i32_e64 v12, v9 s_cbranch_execz .LBB1_15 ; %bb.12: v_dual_mov_b32 v13, 4 :: v_dual_mov_b32 v14, 8 s_mov_b32 s1, exec_lo v_cmpx_ge_i32_e64 v9, v12 ; %bb.13: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[1:2] v_mov_b32_e32 v13, 0x58 v_dual_mov_b32 v1, 0x50 :: v_dual_cndmask_b32 v12, v9, v12 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v14, v13, 8, vcc_lo v_cndmask_b32_e64 v13, v1, 4, vcc_lo ; %bb.14: ; %Flow48 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_3) v_mov_b32_e32 v9, v12 .LBB1_15: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit110.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s0 scratch_load_b32 v13, v13, off scratch_load_b64 v[1:2], v14, off v_mov_b32_dpp v12, v9 row_shr:8 row_mask:0xf bank_mask:0xf s_mov_b32 s0, exec_lo s_waitcnt vmcnt(1) v_mov_b32_dpp v14, v13 row_shr:8 row_mask:0xf bank_mask:0xf s_waitcnt vmcnt(0) v_mov_b32_dpp v3, v1 row_shr:8 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 row_shr:8 row_mask:0xf bank_mask:0xf s_clause 0x3 scratch_store_b32 off, v13, off offset:80 scratch_store_b64 off, v[1:2], off offset:88 scratch_store_b32 off, v14, off offset:4 scratch_store_b64 off, v[3:4], off offset:8 v_cmpx_ge_i32_e64 v12, v9 s_cbranch_execz .LBB1_19 ; %bb.16: v_dual_mov_b32 v11, 4 :: v_dual_mov_b32 v10, 8 s_mov_b32 s1, exec_lo v_cmpx_ge_i32_e64 v9, v12 ; %bb.17: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[1:2] v_mov_b32_e32 v10, 0x58 v_dual_mov_b32 v1, 0x50 :: v_dual_cndmask_b32 v12, v9, v12 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v10, v10, 8, vcc_lo v_cndmask_b32_e64 v11, v1, 4, vcc_lo ; %bb.18: ; %Flow47 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_3) v_mov_b32_e32 v9, v12 .LBB1_19: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit125.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s0 scratch_load_b32 v13, v11, off scratch_load_b64 v[1:2], v10, off ds_swizzle_b32 v10, v9 offset:swizzle(BROADCAST,32,15) v_mov_b32_e32 v11, 0x58 v_mov_b32_e32 v12, 0x50 s_mov_b32 s0, exec_lo s_waitcnt vmcnt(1) ds_swizzle_b32 v14, v13 offset:swizzle(BROADCAST,32,15) s_waitcnt vmcnt(0) ds_swizzle_b32 v3, v1 offset:swizzle(BROADCAST,32,15) ds_swizzle_b32 v4, v2 offset:swizzle(BROADCAST,32,15) s_clause 0x1 scratch_store_b32 off, v13, off offset:80 scratch_store_b64 off, v[1:2], off offset:88 s_waitcnt lgkmcnt(2) scratch_store_b32 off, v14, off offset:4 s_waitcnt lgkmcnt(0) scratch_store_b64 off, v[3:4], off offset:8 v_cmpx_ge_i32_e64 v10, v9 s_cbranch_execz .LBB1_23 ; %bb.20: v_dual_mov_b32 v12, 4 :: v_dual_mov_b32 v11, 8 s_mov_b32 s1, exec_lo v_cmpx_ge_i32_e64 v9, v10 ; %bb.21: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[1:2] v_mov_b32_e32 v11, 0x58 v_dual_mov_b32 v1, 0x50 :: v_dual_cndmask_b32 v10, v9, v10 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v11, v11, 8, vcc_lo v_cndmask_b32_e64 v12, v1, 4, vcc_lo ; %bb.22: ; %Flow46 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_3) v_mov_b32_e32 v9, v10 .LBB1_23: ; %_ZN7rocprim6detail24block_reduce_warp_reduceIN6thrust5tupleI4typelNS2_9null_typeES5_S5_S5_S5_S5_S5_S5_EELj256ELj1ELj1EE11warp_reduceILb0ENS0_15warp_reduce_dppIS6_Lj32ELb0EEENS2_11hip_rocprim9__extrema9arg_max_fIS4_l10comparatorEEEENSt9enable_ifIXntT_EvE4typeES6_RS6_jT1_.exit.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s0 scratch_load_b32 v1, v12, off scratch_load_b64 v[3:4], v11, off v_mov_b32_e32 v10, 0 v_mbcnt_lo_u32_b32 v11, -1, 0 s_mov_b32 s0, exec_lo s_waitcnt vmcnt(1) ds_bpermute_b32 v2, v10, v1 offset:124 s_waitcnt vmcnt(0) ds_bpermute_b32 v3, v10, v3 offset:124 ds_bpermute_b32 v4, v10, v4 offset:124 ds_bpermute_b32 v1, v10, v9 offset:124 s_waitcnt lgkmcnt(3) scratch_store_b32 off, v2, off offset:80 s_waitcnt lgkmcnt(1) scratch_store_b64 off, v[3:4], off offset:88 v_cmpx_eq_u32_e32 0, v11 s_cbranch_execz .LBB1_25 ; %bb.24: v_lshrrev_b32_e32 v9, 1, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v9, 0x70, v9 s_waitcnt lgkmcnt(0) ds_store_2addr_b64 v9, v[1:2], v[3:4] offset1:1 .LBB1_25: s_or_b32 exec_lo, exec_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB1_39 ; %bb.26: v_dual_mov_b32 v12, 0x58 :: v_dual_lshlrev_b32 v1, 4, v11 v_mov_b32_e32 v13, 0x50 v_mov_b32_e32 v15, 0x50 v_mov_b32_e32 v16, 0x58 ds_load_2addr_b64 v[1:4], v1 offset1:1 s_mov_b32 s1, exec_lo s_waitcnt lgkmcnt(0) v_mov_b32_dpp v14, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v9, v3 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v10, v4 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v17, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_clause 0x3 scratch_store_b32 off, v2, off offset:80 scratch_store_b64 off, v[3:4], off offset:88 scratch_store_b32 off, v17, off offset:4 scratch_store_b64 off, v[9:10], off offset:8 v_cmpx_ge_i32_e64 v14, v1 s_cbranch_execz .LBB1_30 ; %bb.27: v_dual_mov_b32 v15, 4 :: v_dual_mov_b32 v16, 8 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v1, v14 ; %bb.28: v_cmp_lt_i64_e32 vcc_lo, v[9:10], v[3:4] v_mov_b32_e32 v2, 0x58 v_dual_mov_b32 v3, 0x50 :: v_dual_cndmask_b32 v14, v1, v14 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v16, v2, 8, vcc_lo v_cndmask_b32_e64 v15, v3, 4, vcc_lo ; %bb.29: ; %Flow44 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_3) v_mov_b32_e32 v1, v14 .LBB1_30: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.i.i43.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s1 scratch_load_b32 v14, v15, off scratch_load_b64 v[2:3], v16, off v_mov_b32_dpp v4, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_mov_b32 s1, exec_lo s_waitcnt vmcnt(1) v_mov_b32_dpp v15, v14 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_waitcnt vmcnt(0) v_mov_b32_dpp v9, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v10, v3 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_clause 0x3 scratch_store_b32 off, v14, off offset:80 scratch_store_b64 off, v[2:3], off offset:88 scratch_store_b32 off, v15, off offset:4 scratch_store_b64 off, v[9:10], off offset:8 v_cmpx_ge_i32_e64 v4, v1 s_cbranch_execz .LBB1_34 ; %bb.31: v_dual_mov_b32 v13, 4 :: v_dual_mov_b32 v12, 8 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v1, v4 ; %bb.32: v_cmp_lt_i64_e32 vcc_lo, v[9:10], v[2:3] v_mov_b32_e32 v12, 0x58 v_mov_b32_e32 v2, 0x50 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v12, v12, 8, vcc_lo v_cndmask_b32_e64 v13, v2, 4, vcc_lo v_cndmask_b32_e32 v4, v1, v4, vcc_lo ; %bb.33: ; %Flow43 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v1, v4 .LBB1_34: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit65.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s1 scratch_load_b32 v14, v13, off scratch_load_b64 v[2:3], v12, off v_dual_mov_b32 v13, 0x50 :: v_dual_lshlrev_b32 v4, 2, v11 v_mov_b32_dpp v11, v1 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_e32 v12, 0x58 s_mov_b32 s1, exec_lo s_waitcnt vmcnt(1) v_mov_b32_dpp v15, v14 row_shr:4 row_mask:0xf bank_mask:0xf s_waitcnt vmcnt(0) v_mov_b32_dpp v9, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v10, v3 row_shr:4 row_mask:0xf bank_mask:0xf s_clause 0x3 scratch_store_b32 off, v14, off offset:80 scratch_store_b64 off, v[2:3], off offset:88 scratch_store_b32 off, v15, off offset:4 scratch_store_b64 off, v[9:10], off offset:8 v_cmpx_ge_i32_e64 v11, v1 s_cbranch_execz .LBB1_38 ; %bb.35: v_dual_mov_b32 v13, 4 :: v_dual_mov_b32 v12, 8 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v1, v11 ; %bb.36: v_cmp_lt_i64_e32 vcc_lo, v[9:10], v[2:3] v_mov_b32_e32 v12, 0x58 v_dual_mov_b32 v2, 0x50 :: v_dual_cndmask_b32 v11, v1, v11 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v12, v12, 8, vcc_lo v_cndmask_b32_e64 v13, v2, 4, vcc_lo ; %bb.37: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_3) v_mov_b32_e32 v1, v11 .LBB1_38: ; %_ZN7rocprim6detail24block_reduce_warp_reduceIN6thrust5tupleI4typelNS2_9null_typeES5_S5_S5_S5_S5_S5_S5_EELj256ELj1ELj1EE11warp_reduceILb0ENS0_15warp_reduce_dppIS6_Lj8ELb0EEENS2_11hip_rocprim9__extrema9arg_max_fIS4_l10comparatorEEEENSt9enable_ifIXntT_EvE4typeES6_RS6_jT1_.exit.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s1 scratch_load_b32 v9, v13, off scratch_load_b64 v[2:3], v12, off v_or_b32_e32 v4, 28, v4 ds_bpermute_b32 v1, v4, v1 s_waitcnt vmcnt(1) ds_bpermute_b32 v9, v4, v9 s_waitcnt vmcnt(0) ds_bpermute_b32 v2, v4, v2 ds_bpermute_b32 v3, v4, v3 s_waitcnt lgkmcnt(2) scratch_store_b32 off, v9, off offset:80 s_waitcnt lgkmcnt(0) scratch_store_b64 off, v[2:3], off offset:88 .LBB1_39: ; %Flow45 s_or_b32 exec_lo, exec_lo, s0 s_mov_b32 s0, 0 s_branch .LBB1_41 .LBB1_40: s_mov_b32 s0, -1 ; implicit-def: $vgpr1 .LBB1_41: ; %Flow74 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s0 s_cbranch_vccz .LBB1_121 ; %bb.42: s_sub_i32 s3, s8, s2 s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e64 s3, v0 s_cbranch_execz .LBB1_44 ; %bb.43: global_load_b64 v[1:2], v[7:8], off s_waitcnt vmcnt(0) s_clause 0x1 scratch_store_b64 off, v[1:2], off offset:16 scratch_store_b64 off, v[5:6], off offset:24 .LBB1_44: s_or_b32 exec_lo, exec_lo, s0 v_or_b32_e32 v1, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s1, s3, v1 s_and_saveexec_b32 s0, s1 s_cbranch_execz .LBB1_46 ; %bb.45: global_load_b64 v[1:2], v[7:8], off offset:2048 v_add_co_u32 v3, vcc_lo, 0x100, v5 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v6, vcc_lo s_waitcnt vmcnt(0) s_clause 0x1 scratch_store_b64 off, v[1:2], off offset:32 scratch_store_b64 off, v[3:4], off offset:40 .LBB1_46: s_or_b32 exec_lo, exec_lo, s0 v_or_b32_e32 v1, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s0, s3, v1 s_and_saveexec_b32 s2, s0 s_cbranch_execz .LBB1_48 ; %bb.47: v_add_co_u32 v1, vcc_lo, 0x1000, v7 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v8, vcc_lo v_add_co_u32 v3, vcc_lo, 0x200, v5 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v6, vcc_lo global_load_b64 v[1:2], v[1:2], off s_waitcnt vmcnt(0) s_clause 0x1 scratch_store_b64 off, v[1:2], off offset:48 scratch_store_b64 off, v[3:4], off offset:56 .LBB1_48: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v1, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s3, v1 s_and_saveexec_b32 s4, vcc_lo s_cbranch_execz .LBB1_50 ; %bb.49: v_add_co_u32 v1, s2, 0x1000, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_co_ci_u32_e64 v2, s2, 0, v8, s2 v_add_co_u32 v3, s2, 0x300, v5 v_add_co_ci_u32_e64 v4, s2, 0, v6, s2 global_load_b64 v[1:2], v[1:2], off offset:2048 s_waitcnt vmcnt(0) s_clause 0x1 scratch_store_b64 off, v[1:2], off offset:64 scratch_store_b64 off, v[3:4], off offset:72 .LBB1_50: ; %_ZN7rocprim25block_load_direct_stripedILj256EN6thrust12zip_iteratorINS1_5tupleINS1_10device_ptrI4typeEENS1_11hip_rocprim19counting_iterator_tIlEENS1_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEENS3_IS5_lSA_SA_SA_SA_SA_SA_SA_SA_EELj4EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s4 s_clause 0x1 scratch_load_b64 v[1:2], off, off offset:16 scratch_load_b64 v[3:4], off, off offset:24 s_waitcnt vmcnt(1) scratch_store_b32 off, v2, off offset:80 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:88 s_and_saveexec_b32 s2, s1 s_cbranch_execz .LBB1_56 ; %bb.51: scratch_load_b32 v5, off, off offset:32 v_add_nc_u32_e64 v6, 16, 24 v_add_nc_u32_e64 v2, 16, 20 s_mov_b32 s4, exec_lo s_waitcnt vmcnt(0) v_cmpx_ge_i32_e64 v1, v5 s_cbranch_execz .LBB1_55 ; %bb.52: v_mov_b32_e32 v7, 0x50 v_mov_b32_e32 v8, 0x58 s_mov_b32 s5, exec_lo v_cmpx_ge_i32_e64 v5, v1 s_cbranch_execz .LBB1_54 ; %bb.53: scratch_load_b64 v[7:8], off, off offset:40 s_waitcnt vmcnt(0) v_cmp_lt_i64_e64 s1, v[3:4], v[7:8] s_delay_alu instid0(VALU_DEP_1) v_cndmask_b32_e64 v1, v5, v1, s1 v_cndmask_b32_e64 v7, v2, 0x50, s1 v_cndmask_b32_e64 v8, v6, 0x58, s1 .LBB1_54: ; %Flow72 s_or_b32 exec_lo, exec_lo, s5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_dual_mov_b32 v5, v1 :: v_dual_mov_b32 v2, v7 v_mov_b32_e32 v6, v8 .LBB1_55: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.i s_or_b32 exec_lo, exec_lo, s4 scratch_load_b32 v2, v2, off scratch_load_b64 v[3:4], v6, off v_mov_b32_e32 v1, v5 s_waitcnt vmcnt(1) scratch_store_b32 off, v2, off offset:80 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:88 .LBB1_56: ; %Flow73 s_or_b32 exec_lo, exec_lo, s2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_62 ; %bb.57: scratch_load_b32 v5, off, off offset:48 v_add_nc_u32_e64 v6, 16, 40 v_add_nc_u32_e64 v2, 16, 36 s_mov_b32 s2, exec_lo s_waitcnt vmcnt(0) v_cmpx_ge_i32_e64 v1, v5 s_cbranch_execz .LBB1_61 ; %bb.58: v_mov_b32_e32 v7, 0x50 v_mov_b32_e32 v8, 0x58 s_mov_b32 s4, exec_lo v_cmpx_ge_i32_e64 v5, v1 s_cbranch_execz .LBB1_60 ; %bb.59: scratch_load_b64 v[7:8], off, off offset:56 s_waitcnt vmcnt(0) v_cmp_lt_i64_e64 s0, v[3:4], v[7:8] s_delay_alu instid0(VALU_DEP_1) v_cndmask_b32_e64 v1, v5, v1, s0 v_cndmask_b32_e64 v7, v2, 0x50, s0 v_cndmask_b32_e64 v8, v6, 0x58, s0 .LBB1_60: ; %Flow70 s_or_b32 exec_lo, exec_lo, s4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_dual_mov_b32 v5, v1 :: v_dual_mov_b32 v2, v7 v_mov_b32_e32 v6, v8 .LBB1_61: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.1.i s_or_b32 exec_lo, exec_lo, s2 scratch_load_b32 v2, v2, off scratch_load_b64 v[3:4], v6, off v_mov_b32_e32 v1, v5 s_waitcnt vmcnt(1) scratch_store_b32 off, v2, off offset:80 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:88 .LBB1_62: ; %Flow71 s_or_b32 exec_lo, exec_lo, s1 s_and_saveexec_b32 s0, vcc_lo s_cbranch_execz .LBB1_68 ; %bb.63: scratch_load_b32 v5, off, off offset:64 v_add_nc_u32_e64 v6, 16, 56 v_add_nc_u32_e64 v2, 16, 52 s_mov_b32 s1, exec_lo s_waitcnt vmcnt(0) v_cmpx_ge_i32_e64 v1, v5 s_cbranch_execz .LBB1_67 ; %bb.64: v_mov_b32_e32 v7, 0x50 v_mov_b32_e32 v8, 0x58 s_mov_b32 s2, exec_lo v_cmpx_ge_i32_e64 v5, v1 s_cbranch_execz .LBB1_66 ; %bb.65: scratch_load_b64 v[7:8], off, off offset:72 s_waitcnt vmcnt(0) v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[7:8] v_cndmask_b32_e32 v1, v5, v1, vcc_lo v_cndmask_b32_e64 v7, v2, 0x50, vcc_lo v_cndmask_b32_e64 v8, v6, 0x58, vcc_lo .LBB1_66: ; %Flow68 s_or_b32 exec_lo, exec_lo, s2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_dual_mov_b32 v5, v1 :: v_dual_mov_b32 v2, v7 v_mov_b32_e32 v6, v8 .LBB1_67: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.2.i s_or_b32 exec_lo, exec_lo, s1 scratch_load_b64 v[3:4], v6, off scratch_load_b32 v2, v2, off v_mov_b32_e32 v1, v5 .LBB1_68: ; %Flow69 s_or_b32 exec_lo, exec_lo, s0 v_mbcnt_lo_u32_b32 v10, -1, 0 s_min_u32 s0, s3, 0x100 s_mov_b32 s1, exec_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_ne_u32_e32 vcc_lo, 31, v10 v_add_nc_u32_e32 v13, 1, v10 v_add_co_ci_u32_e32 v5, vcc_lo, 0, v10, vcc_lo v_lshlrev_b32_e32 v5, 2, v5 s_waitcnt vmcnt(1) ds_bpermute_b32 v8, v5, v3 ds_bpermute_b32 v9, v5, v4 ds_bpermute_b32 v7, v5, v1 s_waitcnt vmcnt(0) ds_bpermute_b32 v12, v5, v2 v_and_b32_e32 v5, 0xe0, v0 s_clause 0x1 scratch_store_b32 off, v2, off offset:80 scratch_store_b64 off, v[3:4], off offset:88 s_waitcnt lgkmcnt(0) s_clause 0x1 scratch_store_b32 off, v12, off offset:4 scratch_store_b64 off, v[8:9], off offset:8 v_sub_nc_u32_e64 v11, s0, v5 clamp v_dual_mov_b32 v6, v2 :: v_dual_mov_b32 v5, v1 s_delay_alu instid0(VALU_DEP_2) v_cmpx_lt_u32_e64 v13, v11 s_xor_b32 s1, exec_lo, s1 s_cbranch_execz .LBB1_74 ; %bb.69: v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v5, 4 s_mov_b32 s2, exec_lo v_cmpx_ge_i32_e64 v1, v7 s_cbranch_execz .LBB1_73 ; %bb.70: v_mov_b32_e32 v5, 0x50 v_mov_b32_e32 v2, 0x58 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v7, v1 ; %bb.71: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[8:9] v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v3, 4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, 0x58, vcc_lo v_cndmask_b32_e64 v5, v3, 0x50, vcc_lo v_cndmask_b32_e32 v1, v7, v1, vcc_lo ; %bb.72: ; %Flow66 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v7, v1 .LBB1_73: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s2 scratch_load_b32 v8, v5, off scratch_load_b64 v[3:4], v2, off v_mov_b32_e32 v1, v7 s_waitcnt vmcnt(1) scratch_store_b32 off, v8, off offset:80 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:88 v_dual_mov_b32 v2, v8 :: v_dual_mov_b32 v5, v7 v_mov_b32_e32 v6, v8 .LBB1_74: ; %Flow67 s_or_b32 exec_lo, exec_lo, s1 v_cmp_gt_u32_e32 vcc_lo, 30, v10 v_add_nc_u32_e32 v13, 2, v10 s_mov_b32 s1, exec_lo v_cndmask_b32_e64 v7, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v7, 1, v7 v_add_lshl_u32 v7, v7, v10, 2 ds_bpermute_b32 v12, v7, v2 ds_bpermute_b32 v8, v7, v3 ds_bpermute_b32 v9, v7, v4 ds_bpermute_b32 v7, v7, v1 s_waitcnt lgkmcnt(3) scratch_store_b32 off, v12, off offset:4 s_waitcnt lgkmcnt(1) scratch_store_b64 off, v[8:9], off offset:8 v_cmpx_lt_u32_e64 v13, v11 s_cbranch_execz .LBB1_80 ; %bb.75: v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v5, 4 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) v_cmpx_ge_i32_e64 v1, v7 s_cbranch_execz .LBB1_79 ; %bb.76: v_mov_b32_e32 v5, 0x50 v_mov_b32_e32 v2, 0x58 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v7, v1 ; %bb.77: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[8:9] v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v3, 4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, 0x58, vcc_lo v_cndmask_b32_e64 v5, v3, 0x50, vcc_lo v_cndmask_b32_e32 v1, v7, v1, vcc_lo ; %bb.78: ; %Flow64 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v7, v1 .LBB1_79: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.1.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s2 scratch_load_b32 v8, v5, off scratch_load_b64 v[3:4], v2, off v_mov_b32_e32 v1, v7 s_waitcnt vmcnt(1) scratch_store_b32 off, v8, off offset:80 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:88 v_dual_mov_b32 v2, v8 :: v_dual_mov_b32 v5, v7 v_mov_b32_e32 v6, v8 .LBB1_80: ; %Flow65 s_or_b32 exec_lo, exec_lo, s1 v_cmp_gt_u32_e32 vcc_lo, 28, v10 v_add_nc_u32_e32 v13, 4, v10 s_mov_b32 s1, exec_lo s_waitcnt lgkmcnt(0) v_cndmask_b32_e64 v7, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v7, 2, v7 v_add_lshl_u32 v7, v7, v10, 2 ds_bpermute_b32 v12, v7, v2 ds_bpermute_b32 v8, v7, v3 ds_bpermute_b32 v9, v7, v4 ds_bpermute_b32 v7, v7, v1 s_waitcnt lgkmcnt(3) scratch_store_b32 off, v12, off offset:4 s_waitcnt lgkmcnt(1) scratch_store_b64 off, v[8:9], off offset:8 v_cmpx_lt_u32_e64 v13, v11 s_cbranch_execz .LBB1_86 ; %bb.81: v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v5, 4 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) v_cmpx_ge_i32_e64 v1, v7 s_cbranch_execz .LBB1_85 ; %bb.82: v_mov_b32_e32 v5, 0x50 v_mov_b32_e32 v2, 0x58 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v7, v1 ; %bb.83: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[8:9] v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v3, 4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, 0x58, vcc_lo v_cndmask_b32_e64 v5, v3, 0x50, vcc_lo v_cndmask_b32_e32 v1, v7, v1, vcc_lo ; %bb.84: ; %Flow62 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v7, v1 .LBB1_85: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.2.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s2 scratch_load_b32 v8, v5, off scratch_load_b64 v[3:4], v2, off v_mov_b32_e32 v1, v7 s_waitcnt vmcnt(1) scratch_store_b32 off, v8, off offset:80 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:88 v_dual_mov_b32 v2, v8 :: v_dual_mov_b32 v5, v7 v_mov_b32_e32 v6, v8 .LBB1_86: ; %Flow63 s_or_b32 exec_lo, exec_lo, s1 v_cmp_gt_u32_e32 vcc_lo, 24, v10 v_add_nc_u32_e32 v13, 8, v10 s_mov_b32 s1, exec_lo s_waitcnt lgkmcnt(0) v_cndmask_b32_e64 v7, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v7, 3, v7 v_add_lshl_u32 v7, v7, v10, 2 ds_bpermute_b32 v12, v7, v2 ds_bpermute_b32 v8, v7, v3 ds_bpermute_b32 v9, v7, v4 ds_bpermute_b32 v7, v7, v1 s_waitcnt lgkmcnt(3) scratch_store_b32 off, v12, off offset:4 s_waitcnt lgkmcnt(1) scratch_store_b64 off, v[8:9], off offset:8 v_cmpx_lt_u32_e64 v13, v11 s_cbranch_execz .LBB1_92 ; %bb.87: v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v5, 4 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) v_cmpx_ge_i32_e64 v1, v7 s_cbranch_execz .LBB1_91 ; %bb.88: v_mov_b32_e32 v5, 0x50 v_mov_b32_e32 v2, 0x58 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v7, v1 ; %bb.89: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[8:9] v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v3, 4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, 0x58, vcc_lo v_cndmask_b32_e64 v5, v3, 0x50, vcc_lo v_cndmask_b32_e32 v1, v7, v1, vcc_lo ; %bb.90: ; %Flow60 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v7, v1 .LBB1_91: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.3.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s2 scratch_load_b32 v8, v5, off scratch_load_b64 v[3:4], v2, off v_mov_b32_e32 v1, v7 s_waitcnt vmcnt(1) scratch_store_b32 off, v8, off offset:80 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:88 v_dual_mov_b32 v2, v8 :: v_dual_mov_b32 v5, v7 v_mov_b32_e32 v6, v8 .LBB1_92: ; %Flow61 s_or_b32 exec_lo, exec_lo, s1 v_cmp_gt_u32_e32 vcc_lo, 16, v10 v_add_nc_u32_e32 v12, 16, v10 s_mov_b32 s1, exec_lo s_waitcnt lgkmcnt(0) v_cndmask_b32_e64 v7, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v7, 4, v7 v_add_lshl_u32 v7, v7, v10, 2 ds_bpermute_b32 v2, v7, v2 ds_bpermute_b32 v8, v7, v3 ds_bpermute_b32 v9, v7, v4 ds_bpermute_b32 v7, v7, v1 s_waitcnt lgkmcnt(3) scratch_store_b32 off, v2, off offset:4 s_waitcnt lgkmcnt(1) scratch_store_b64 off, v[8:9], off offset:8 v_cmpx_lt_u32_e64 v12, v11 s_cbranch_execz .LBB1_98 ; %bb.93: v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v5, 4 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) v_cmpx_ge_i32_e64 v1, v7 s_cbranch_execz .LBB1_97 ; %bb.94: v_mov_b32_e32 v5, 0x50 v_mov_b32_e32 v2, 0x58 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v7, v1 ; %bb.95: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[8:9] v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v3, 4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, 0x58, vcc_lo v_cndmask_b32_e64 v5, v3, 0x50, vcc_lo v_cndmask_b32_e32 v1, v7, v1, vcc_lo ; %bb.96: ; %Flow58 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v7, v1 .LBB1_97: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.4.i.i.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s2 scratch_load_b32 v8, v5, off scratch_load_b64 v[3:4], v2, off v_mov_b32_e32 v1, v7 s_waitcnt vmcnt(1) scratch_store_b32 off, v8, off offset:80 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:88 v_dual_mov_b32 v5, v7 :: v_dual_mov_b32 v6, v8 .LBB1_98: ; %Flow59 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s1, exec_lo v_cmpx_eq_u32_e32 0, v10 s_cbranch_execz .LBB1_100 ; %bb.99: v_lshrrev_b32_e32 v2, 1, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v2, 0x70, v2 ds_store_2addr_b64 v2, v[5:6], v[3:4] offset0:16 offset1:17 .LBB1_100: s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s1, exec_lo s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB1_120 ; %bb.101: v_lshlrev_b32_e32 v1, 4, v10 v_and_b32_e32 v7, 7, v10 s_add_i32 s0, s0, 31 s_mov_b32 s2, exec_lo s_lshr_b32 s0, s0, 5 ds_load_2addr_b64 v[1:4], v1 offset0:16 offset1:17 v_cmp_ne_u32_e32 vcc_lo, 7, v7 v_add_nc_u32_e32 v11, 1, v7 v_add_co_ci_u32_e32 v5, vcc_lo, 0, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v8, 2, v5 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v9, v8, v2 ds_bpermute_b32 v5, v8, v3 ds_bpermute_b32 v6, v8, v4 ds_bpermute_b32 v8, v8, v1 s_clause 0x1 scratch_store_b32 off, v2, off offset:80 scratch_store_b64 off, v[3:4], off offset:88 s_waitcnt lgkmcnt(3) scratch_store_b32 off, v9, off offset:4 s_waitcnt lgkmcnt(1) scratch_store_b64 off, v[5:6], off offset:8 v_cmpx_gt_u32_e64 s0, v11 s_cbranch_execz .LBB1_107 ; %bb.102: v_dual_mov_b32 v9, 8 :: v_dual_mov_b32 v2, 4 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) v_cmpx_ge_i32_e64 v1, v8 s_cbranch_execz .LBB1_106 ; %bb.103: v_mov_b32_e32 v2, 0x50 v_mov_b32_e32 v9, 0x58 s_mov_b32 s4, exec_lo v_cmpx_ge_i32_e64 v8, v1 ; %bb.104: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[5:6] v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v3, 4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v9, v2, 0x58, vcc_lo v_cndmask_b32_e64 v2, v3, 0x50, vcc_lo v_cndmask_b32_e32 v1, v8, v1, vcc_lo ; %bb.105: ; %Flow55 s_or_b32 exec_lo, exec_lo, s4 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v8, v1 .LBB1_106: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.i.i87.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s3 scratch_load_b32 v2, v2, off scratch_load_b64 v[3:4], v9, off v_mov_b32_e32 v1, v8 s_waitcnt vmcnt(1) scratch_store_b32 off, v2, off offset:80 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:88 .LBB1_107: ; %Flow56 s_or_b32 exec_lo, exec_lo, s2 v_cmp_gt_u32_e32 vcc_lo, 6, v7 v_add_nc_u32_e32 v11, 2, v7 s_mov_b32 s2, exec_lo v_cndmask_b32_e64 v5, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v5, 1, v5 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v8, v5, v10, 2 ds_bpermute_b32 v9, v8, v2 ds_bpermute_b32 v5, v8, v3 ds_bpermute_b32 v6, v8, v4 ds_bpermute_b32 v8, v8, v1 s_waitcnt lgkmcnt(3) scratch_store_b32 off, v9, off offset:4 s_waitcnt lgkmcnt(1) scratch_store_b64 off, v[5:6], off offset:8 v_cmpx_gt_u32_e64 s0, v11 s_cbranch_execz .LBB1_113 ; %bb.108: v_dual_mov_b32 v9, 8 :: v_dual_mov_b32 v2, 4 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) v_cmpx_ge_i32_e64 v1, v8 s_cbranch_execz .LBB1_112 ; %bb.109: v_mov_b32_e32 v2, 0x50 v_mov_b32_e32 v9, 0x58 s_mov_b32 s4, exec_lo v_cmpx_ge_i32_e64 v8, v1 ; %bb.110: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[5:6] v_dual_mov_b32 v2, 8 :: v_dual_mov_b32 v3, 4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v9, v2, 0x58, vcc_lo v_cndmask_b32_e64 v2, v3, 0x50, vcc_lo v_cndmask_b32_e32 v1, v8, v1, vcc_lo ; %bb.111: ; %Flow53 s_or_b32 exec_lo, exec_lo, s4 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v8, v1 .LBB1_112: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.1.i.i75.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s3 scratch_load_b32 v2, v2, off scratch_load_b64 v[3:4], v9, off v_mov_b32_e32 v1, v8 s_waitcnt vmcnt(1) scratch_store_b32 off, v2, off offset:80 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:88 .LBB1_113: ; %Flow54 s_or_b32 exec_lo, exec_lo, s2 v_cmp_gt_u32_e32 vcc_lo, 4, v7 v_add_nc_u32_e32 v7, 4, v7 v_cndmask_b32_e64 v5, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_u32_e32 vcc_lo, s0, v7 v_lshlrev_b32_e32 v5, 2, v5 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_add_lshl_u32 v8, v5, v10, 2 ds_bpermute_b32 v9, v8, v2 ds_bpermute_b32 v5, v8, v3 ds_bpermute_b32 v6, v8, v4 ds_bpermute_b32 v2, v8, v1 s_waitcnt lgkmcnt(3) scratch_store_b32 off, v9, off offset:4 s_waitcnt lgkmcnt(1) scratch_store_b64 off, v[5:6], off offset:8 s_and_saveexec_b32 s0, vcc_lo s_cbranch_execz .LBB1_119 ; %bb.114: v_dual_mov_b32 v7, 8 :: v_dual_mov_b32 v8, 4 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) v_cmpx_ge_i32_e64 v1, v2 s_cbranch_execz .LBB1_118 ; %bb.115: v_mov_b32_e32 v8, 0x50 v_mov_b32_e32 v7, 0x58 s_mov_b32 s3, exec_lo v_cmpx_ge_i32_e64 v2, v1 ; %bb.116: v_cmp_lt_i64_e32 vcc_lo, v[3:4], v[5:6] v_mov_b32_e32 v7, 8 v_mov_b32_e32 v3, 4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v7, v7, 0x58, vcc_lo v_cndmask_b32_e64 v8, v3, 0x50, vcc_lo v_cndmask_b32_e32 v1, v2, v1, vcc_lo ; %bb.117: ; %Flow51 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v2, v1 .LBB1_118: ; %_ZN6thrust11hip_rocprim9__extrema9arg_max_fI4typel10comparatorEclERKNS_5tupleIS3_lNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EESA_.exit.2.i.i63.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s2 scratch_load_b32 v5, v8, off scratch_load_b64 v[3:4], v7, off v_mov_b32_e32 v1, v2 s_waitcnt vmcnt(1) scratch_store_b32 off, v5, off offset:80 s_waitcnt vmcnt(0) scratch_store_b64 off, v[3:4], off offset:88 .LBB1_119: ; %Flow52 s_or_b32 exec_lo, exec_lo, s0 .LBB1_120: ; %Flow57 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 .LBB1_121: ; %_ZN7rocprim12block_reduceIN6thrust5tupleI4typelNS1_9null_typeES4_S4_S4_S4_S4_S4_S4_EELj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceINS1_11hip_rocprim9__extrema9arg_max_fIS3_l10comparatorEEEEvS5_RS5_jT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB1_123 ; %bb.122: scratch_load_b32 v4, off, off offset:80 s_waitcnt lgkmcnt(0) scratch_load_b64 v[2:3], off, off offset:88 s_cmp_eq_u64 s[8:9], 0 s_cselect_b32 s2, -1, 0 s_lshl_b64 s[0:1], s[16:17], 4 v_cndmask_b32_e64 v0, v1, s12, s2 s_add_u32 s0, s10, s0 s_addc_u32 s1, s11, s1 s_waitcnt vmcnt(1) v_cndmask_b32_e64 v1, v4, s13, s2 s_waitcnt vmcnt(0) v_cndmask_b32_e64 v3, v3, s15, s2 v_cndmask_b32_e64 v2, v2, s14, s2 v_mov_b32_e32 v4, 0 global_store_b128 v4, v[0:3], s[0:1] .LBB1_123: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_.exit s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 256 .amdhsa_private_segment_fixed_size 96 .amdhsa_kernarg_size 52 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 1 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 27 .amdhsa_next_free_sgpr 20 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end1: .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_, .Lfunc_end1-_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 5828 ; NumSgprs: 22 ; NumVgprs: 27 ; ScratchSize: 96 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 256 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 3 ; NumSGPRsForWavesPerEU: 22 ; NumVGPRsForWavesPerEU: 27 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 1 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_,comdat .protected _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_ ; -- Begin function _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_ .globl _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_ .p2align 8 .type _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_,@function _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_: ; @_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_ ; %bb.0: s_clause 0x1 s_load_b128 s[4:7], s[0:1], 0x10 s_load_b64 s[0:1], s[0:1], 0x0 s_lshl_b32 s2, s15, 8 s_waitcnt lgkmcnt(0) s_add_u32 s2, s2, s6 s_addc_u32 s3, 0, s7 s_sub_u32 s4, s4, s2 s_subb_u32 s5, s5, s3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u64_e64 s5, 0x100, s[4:5] s_and_b32 s5, s5, exec_lo s_cselect_b32 s5, s4, 0x100 s_mov_b32 s4, 0 s_cmpk_lg_i32 s5, 0x100 s_cbranch_scc0 .LBB2_4 ; %bb.1: v_cmp_gt_u32_e32 vcc_lo, s5, v0 s_mov_b32 s5, 0 ; implicit-def: $vgpr1_vgpr2 s_and_saveexec_b32 s6, vcc_lo s_delay_alu instid0(SALU_CYCLE_1) s_xor_b32 s6, exec_lo, s6 ; %bb.2: v_lshlrev_b32_e32 v1, 4, v0 s_lshl_b64 s[8:9], s[2:3], 4 s_mov_b32 s4, exec_lo s_add_u32 s7, s0, s8 s_addc_u32 s8, s1, s9 v_add_co_u32 v1, s7, s7, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v2, null, s8, 0, s7 ; %bb.3: ; %Flow32 s_or_b32 exec_lo, exec_lo, s6 s_branch .LBB2_5 .LBB2_4: s_mov_b32 s5, -1 ; implicit-def: $vgpr1_vgpr2 .LBB2_5: ; %Flow s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s5 s_cbranch_vccz .LBB2_7 ; %bb.6: ; %.critedge v_lshlrev_b32_e32 v0, 4, v0 s_lshl_b64 s[2:3], s[2:3], 4 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) s_add_u32 s0, s0, s2 s_addc_u32 s1, s1, s3 v_add_co_u32 v1, s0, s0, v0 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v2, null, s1, 0, s0 s_or_b32 s4, s4, exec_lo .LBB2_7: ; %Flow33 s_delay_alu instid0(SALU_CYCLE_1) s_and_saveexec_b32 s0, s4 s_cbranch_execz .LBB2_9 ; %bb.8: ; %.critedge24.sink.split v_mov_b32_e32 v3, 0 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v4, v3 v_mov_b32_e32 v5, v3 v_mov_b32_e32 v6, v3 flat_store_b128 v[1:2], v[3:6] .LBB2_9: ; %.critedge24 s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 7 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_,comdat .Lfunc_end2: .size _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_, .Lfunc_end2-_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 256 ; NumSgprs: 18 ; NumVgprs: 7 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 7 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_,comdat .protected _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_ ; -- Begin function _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_ .globl _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_ .p2align 8 .type _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_,@function _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_: ; @_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_ ; %bb.0: ; %.critedge24 s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 1 .amdhsa_next_free_sgpr 1 .amdhsa_reserve_vcc 0 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_,comdat .Lfunc_end3: .size _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_, .Lfunc_end3-_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 4 ; NumSgprs: 0 ; NumVgprs: 0 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 0 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 1 ; NumVGPRsForWavesPerEU: 1 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_,comdat .protected _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_ ; -- Begin function _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_ .globl _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_ .p2align 8 .type _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_,@function _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_: ; @_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_ ; %bb.0: s_load_b256 s[0:7], s[0:1], 0x0 s_lshl_b32 s8, s15, 8 s_waitcnt lgkmcnt(0) s_add_u32 s6, s8, s6 s_addc_u32 s7, 0, s7 s_sub_u32 s4, s4, s6 s_subb_u32 s5, s5, s7 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u64_e64 s5, 0x100, s[4:5] s_and_b32 s5, s5, exec_lo s_cselect_b32 s5, s4, 0x100 s_mov_b32 s4, -1 s_cmpk_lg_i32 s5, 0x100 s_cbranch_scc0 .LBB4_4 ; %bb.1: s_mov_b32 s4, exec_lo v_cmpx_gt_u32_e64 s5, v0 s_cbranch_execz .LBB4_3 ; %bb.2: v_add_co_u32 v1, s5, s6, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_ci_u32_e64 v2, null, s7, 0, s5 v_lshlrev_b64 v[5:6], 4, v[1:2] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, s0, v5 v_add_co_ci_u32_e32 v2, vcc_lo, s1, v6, vcc_lo v_add_co_u32 v5, vcc_lo, s2, v5 v_add_co_ci_u32_e32 v6, vcc_lo, s3, v6, vcc_lo global_load_b128 v[1:4], v[1:2], off s_waitcnt vmcnt(0) flat_store_b128 v[5:6], v[1:4] .LBB4_3: ; %Flow s_or_b32 exec_lo, exec_lo, s4 s_mov_b32 s4, 0 .LBB4_4: ; %Flow34 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s4 s_cbranch_vccnz .LBB4_6 ; %bb.5: ; %.critedge v_add_co_u32 v0, s4, s6, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_ci_u32_e64 v1, null, s7, 0, s4 v_lshlrev_b64 v[4:5], 4, v[0:1] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, s0, v4 v_add_co_ci_u32_e32 v1, vcc_lo, s1, v5, vcc_lo v_add_co_u32 v4, vcc_lo, s2, v4 v_add_co_ci_u32_e32 v5, vcc_lo, s3, v5, vcc_lo global_load_b128 v[0:3], v[0:1], off s_waitcnt vmcnt(0) flat_store_b128 v[4:5], v[0:3] .LBB4_6: ; %.critedge24 s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 7 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_,comdat .Lfunc_end4: .size _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_, .Lfunc_end4-_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 264 ; NumSgprs: 18 ; NumVgprs: 7 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 7 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 16 .value_kind: by_value - .offset: 40 .size: 1 .value_kind: by_value .group_segment_fixed_size: 256 .kernarg_segment_align: 8 .kernarg_segment_size: 44 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 112 .sgpr_count: 20 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_PS8_SA_S8_NS4_11hip_rocprim9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 21 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .offset: 0 .size: 16 .value_kind: by_value - .offset: 16 .size: 8 .value_kind: by_value - .address_space: global .offset: 24 .size: 8 .value_kind: global_buffer - .offset: 32 .size: 16 .value_kind: by_value - .offset: 48 .size: 1 .value_kind: by_value .group_segment_fixed_size: 256 .kernarg_segment_align: 8 .kernarg_segment_size: 52 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 96 .sgpr_count: 22 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEN6thrust5tupleI4typelNS4_9null_typeES7_S7_S7_S7_S7_S7_S7_EEEES8_NS4_12zip_iteratorINS5_INS4_10device_ptrIS6_EENS4_11hip_rocprim19counting_iterator_tIlEES7_S7_S7_S7_S7_S7_S7_S7_EEEEPS8_S8_NSD_9__extrema9arg_max_fIS6_l10comparatorEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 27 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .offset: 0 .size: 16 .value_kind: by_value - .offset: 16 .size: 8 .value_kind: by_value - .offset: 24 .size: 8 .value_kind: by_value .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail24construct1_via_allocatorINSC_18no_throw_allocatorINSC_19temporary_allocatorIS8_S9_EEEEEEvEEEEmLj1EEEvT0_T1_SO_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 7 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .offset: 0 .size: 16 .value_kind: by_value - .offset: 16 .size: 8 .value_kind: by_value - .offset: 24 .size: 8 .value_kind: by_value .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_ .private_segment_fixed_size: 0 .sgpr_count: 0 .sgpr_spill_count: 0 .symbol: _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_10for_each_fINS_7pointerINS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS0_3tagENS_11use_defaultESA_EENS_6detail16wrapped_functionINSC_23allocator_traits_detail5gozerEvEEEElLj1EEEvT0_T1_SJ_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 0 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .offset: 0 .size: 16 .value_kind: by_value - .offset: 16 .size: 8 .value_kind: by_value - .offset: 24 .size: 8 .value_kind: by_value .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_copy7functorIPNS_5tupleI4typelNS_9null_typeES7_S7_S7_S7_S7_S7_S7_EENS_7pointerIS8_NS0_3tagENS_11use_defaultESC_EEEEmLj1EEEvT0_T1_SG_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 7 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
86e9670570ff4655359a7e112b49afff7112d4fc
/******************************************************************************* * Copyright (C) 2019 Marvin Löbel <[email protected]> * Copyright (C) 2019 Oliver Magiera <[email protected]> * * All rights reserved. Published under the BSD-3 license in the LICENSE file. ******************************************************************************/ #include<iostream> #include<cstdint> #include<cstddef> #include "cuda_util.cuh" #define map_single_error_code(e) case e: out << #e; break; static void map_error_code(cudaError e, std::ostream& out) { switch (e) { map_single_error_code(cudaErrorMissingConfiguration) map_single_error_code(cudaErrorMemoryAllocation) map_single_error_code(cudaErrorInitializationError) map_single_error_code(cudaErrorLaunchFailure) map_single_error_code(cudaErrorPriorLaunchFailure) map_single_error_code(cudaErrorLaunchTimeout) map_single_error_code(cudaErrorLaunchOutOfResources) map_single_error_code(cudaErrorInvalidDeviceFunction) map_single_error_code(cudaErrorInvalidConfiguration) map_single_error_code(cudaErrorInvalidDevice) map_single_error_code(cudaErrorInvalidValue) map_single_error_code(cudaErrorInvalidPitchValue) map_single_error_code(cudaErrorInvalidSymbol) map_single_error_code(cudaErrorMapBufferObjectFailed) map_single_error_code(cudaErrorUnmapBufferObjectFailed) map_single_error_code(cudaErrorInvalidHostPointer) map_single_error_code(cudaErrorInvalidDevicePointer) map_single_error_code(cudaErrorInvalidTexture) map_single_error_code(cudaErrorInvalidTextureBinding) map_single_error_code(cudaErrorInvalidChannelDescriptor) map_single_error_code(cudaErrorInvalidMemcpyDirection) map_single_error_code(cudaErrorAddressOfConstant) map_single_error_code(cudaErrorTextureFetchFailed) map_single_error_code(cudaErrorTextureNotBound) map_single_error_code(cudaErrorSynchronizationError) map_single_error_code(cudaErrorInvalidFilterSetting) map_single_error_code(cudaErrorInvalidNormSetting) map_single_error_code(cudaErrorMixedDeviceExecution) map_single_error_code(cudaErrorCudartUnloading) map_single_error_code(cudaErrorUnknown) map_single_error_code(cudaErrorNotYetImplemented) map_single_error_code(cudaErrorMemoryValueTooLarge) map_single_error_code(cudaErrorInvalidResourceHandle) map_single_error_code(cudaErrorNotReady) map_single_error_code(cudaErrorInsufficientDriver) map_single_error_code(cudaErrorSetOnActiveProcess) map_single_error_code(cudaErrorInvalidSurface) map_single_error_code(cudaErrorNoDevice) map_single_error_code(cudaErrorECCUncorrectable) map_single_error_code(cudaErrorSharedObjectSymbolNotFound) map_single_error_code(cudaErrorSharedObjectInitFailed) map_single_error_code(cudaErrorUnsupportedLimit) map_single_error_code(cudaErrorDuplicateVariableName) map_single_error_code(cudaErrorDuplicateTextureName) map_single_error_code(cudaErrorDuplicateSurfaceName) map_single_error_code(cudaErrorDevicesUnavailable) map_single_error_code(cudaErrorInvalidKernelImage) map_single_error_code(cudaErrorNoKernelImageForDevice) map_single_error_code(cudaErrorIncompatibleDriverContext) map_single_error_code(cudaErrorPeerAccessAlreadyEnabled) map_single_error_code(cudaErrorPeerAccessNotEnabled) map_single_error_code(cudaErrorDeviceAlreadyInUse) map_single_error_code(cudaErrorProfilerDisabled) map_single_error_code(cudaErrorProfilerNotInitialized) map_single_error_code(cudaErrorProfilerAlreadyStarted) map_single_error_code(cudaErrorProfilerAlreadyStopped) map_single_error_code(cudaErrorStartupFailure) map_single_error_code(cudaErrorApiFailureBase) map_single_error_code(cudaErrorIllegalAddress) default: out << "unknown code " << int(e); } } void cuda_check_internal(char const* file, int line, cudaError v, char const* reason) { if (v != cudaSuccess) { std::cerr << "CUDA ERROR at " << file << ":" << line << ": "; map_error_code(v, std::cerr); if (std::string(reason) != "") { std::cerr << " (" << reason << ")" << std::endl; } std::abort(); } }
.file "tmpxft_002d917d_00000000-6_cuda_util.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB3639: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE3639: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "CUDA ERROR at " .LC1: .string ":" .LC2: .string ": " .LC3: .string "cudaErrorMissingConfiguration" .LC4: .string "cudaErrorMemoryAllocation" .LC5: .string "cudaErrorInitializationError" .LC6: .string "cudaErrorLaunchFailure" .LC7: .string "cudaErrorPriorLaunchFailure" .LC8: .string "cudaErrorLaunchTimeout" .LC9: .string "cudaErrorLaunchOutOfResources" .LC10: .string "cudaErrorInvalidDeviceFunction" .LC11: .string "cudaErrorInvalidConfiguration" .LC12: .string "cudaErrorInvalidDevice" .LC13: .string "cudaErrorInvalidValue" .LC14: .string "cudaErrorInvalidPitchValue" .LC15: .string "cudaErrorInvalidSymbol" .LC16: .string "cudaErrorMapBufferObjectFailed" .LC17: .string "cudaErrorUnmapBufferObjectFailed" .LC18: .string "cudaErrorInvalidHostPointer" .LC19: .string "cudaErrorInvalidDevicePointer" .LC20: .string "cudaErrorInvalidTexture" .LC21: .string "cudaErrorInvalidTextureBinding" .LC22: .string "cudaErrorInvalidChannelDescriptor" .LC23: .string "cudaErrorInvalidMemcpyDirection" .LC24: .string "cudaErrorAddressOfConstant" .LC25: .string "cudaErrorTextureFetchFailed" .LC26: .string "cudaErrorTextureNotBound" .LC27: .string "cudaErrorSynchronizationError" .LC28: .string "cudaErrorInvalidFilterSetting" .LC29: .string "cudaErrorInvalidNormSetting" .LC30: .string "cudaErrorMixedDeviceExecution" .LC31: .string "cudaErrorCudartUnloading" .LC32: .string "cudaErrorUnknown" .LC33: .string "cudaErrorNotYetImplemented" .LC34: .string "cudaErrorMemoryValueTooLarge" .LC35: .string "cudaErrorInvalidResourceHandle" .LC36: .string "cudaErrorNotReady" .LC37: .string "cudaErrorInsufficientDriver" .LC38: .string "cudaErrorSetOnActiveProcess" .LC39: .string "cudaErrorInvalidSurface" .LC40: .string "cudaErrorNoDevice" .LC41: .string "cudaErrorECCUncorrectable" .LC42: .string "cudaErrorSharedObjectSymbolNotFound" .LC43: .string "cudaErrorSharedObjectInitFailed" .LC44: .string "cudaErrorUnsupportedLimit" .LC45: .string "cudaErrorDuplicateVariableName" .LC46: .string "cudaErrorDuplicateTextureName" .LC47: .string "cudaErrorDuplicateSurfaceName" .LC48: .string "cudaErrorDevicesUnavailable" .LC49: .string "cudaErrorInvalidKernelImage" .LC50: .string "cudaErrorNoKernelImageForDevice" .LC51: .string "cudaErrorIncompatibleDriverContext" .LC52: .string "cudaErrorPeerAccessAlreadyEnabled" .LC53: .string "cudaErrorPeerAccessNotEnabled" .LC54: .string "cudaErrorDeviceAlreadyInUse" .LC55: .string "cudaErrorProfilerDisabled" .LC56: .string "cudaErrorProfilerNotInitialized" .LC57: .string "cudaErrorProfilerAlreadyStarted" .LC58: .string "cudaErrorProfilerAlreadyStopped" .LC59: .string "cudaErrorStartupFailure" .LC60: .string "cudaErrorApiFailureBase" .LC61: .string "cudaErrorIllegalAddress" .LC62: .string "unknown code " .LC63: .string "basic_string: construction from null is not valid" .LC64: .string " (" .LC65: .string ")" .text .globl _Z19cuda_check_internalPKci9cudaErrorS0_ .type _Z19cuda_check_internalPKci9cudaErrorS0_, @function _Z19cuda_check_internalPKci9cudaErrorS0_: .LFB3636: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 subq $48, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax testl %edx, %edx je .L2 leaq _ZSt4cerr(%rip), %rbx movq %rdi, %r14 movl %esi, %r13d movl %edx, %ebp leaq .LC0(%rip), %rsi movq %rbx, %rdi movq %rcx, %r12 call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %r14, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT leaq .LC1(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl %r13d, %esi movq %rax, %rdi call _ZNSolsEi@PLT leaq .LC2(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT cmpl $101, %ebp ja .L88 leal -1(%rbp), %eax cmpl $100, %eax ja .L6 leaq .L24(%rip), %rdx movslq (%rdx,%rax,4), %rax addq %rdx, %rax notrack jmp *%rax .section .rodata .align 4 .align 4 .L24: .long .L61-.L24 .long .L60-.L24 .long .L59-.L24 .long .L58-.L24 .long .L57-.L24 .long .L56-.L24 .long .L55-.L24 .long .L54-.L24 .long .L53-.L24 .long .L6-.L24 .long .L6-.L24 .long .L52-.L24 .long .L51-.L24 .long .L6-.L24 .long .L6-.L24 .long .L50-.L24 .long .L49-.L24 .long .L48-.L24 .long .L47-.L24 .long .L46-.L24 .long .L45-.L24 .long .L44-.L24 .long .L43-.L24 .long .L42-.L24 .long .L41-.L24 .long .L40-.L24 .long .L39-.L24 .long .L38-.L24 .long .L6-.L24 .long .L6-.L24 .long .L37-.L24 .long .L36-.L24 .long .L6-.L24 .long .L6-.L24 .long .L35-.L24 .long .L6-.L24 .long .L34-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L33-.L24 .long .L32-.L24 .long .L31-.L24 .long .L30-.L24 .long .L6-.L24 .long .L6-.L24 .long .L29-.L24 .long .L6-.L24 .long .L6-.L24 .long .L28-.L24 .long .L27-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L6-.L24 .long .L26-.L24 .long .L6-.L24 .long .L25-.L24 .long .L23-.L24 .text .L88: cmpl $400, %ebp je .L62 ja .L63 cmpl $216, %ebp ja .L64 cmpl $199, %ebp jbe .L89 leal -200(%rbp), %eax cmpl $16, %eax ja .L6 leaq .L16(%rip), %rdx movslq (%rdx,%rax,4), %rax addq %rdx, %rax notrack jmp *%rax .section .rodata .align 4 .align 4 .L16: .long .L22-.L16 .long .L6-.L16 .long .L6-.L16 .long .L6-.L16 .long .L6-.L16 .long .L21-.L16 .long .L20-.L16 .long .L6-.L16 .long .L6-.L16 .long .L19-.L16 .long .L6-.L16 .long .L6-.L16 .long .L6-.L16 .long .L6-.L16 .long .L18-.L16 .long .L17-.L16 .long .L15-.L16 .text .L89: leaq .LC59(%rip), %rsi cmpl $127, %ebp je .L85 jmp .L6 .L64: cmpl $302, %ebp je .L67 leaq .LC43(%rip), %rsi cmpl $303, %ebp je .L85 jmp .L6 .L63: cmpl $719, %ebp ja .L69 cmpl $699, %ebp jbe .L90 leal -700(%rbp), %eax cmpl $19, %eax ja .L6 leaq .L8(%rip), %rdx movslq (%rdx,%rax,4), %rax addq %rdx, %rax notrack jmp *%rax .section .rodata .align 4 .align 4 .L8: .long .L14-.L8 .long .L13-.L8 .long .L12-.L8 .long .L6-.L8 .long .L11-.L8 .long .L10-.L8 .long .L6-.L8 .long .L6-.L8 .long .L9-.L8 .long .L6-.L8 .long .L6-.L8 .long .L6-.L8 .long .L6-.L8 .long .L6-.L8 .long .L6-.L8 .long .L6-.L8 .long .L6-.L8 .long .L6-.L8 .long .L6-.L8 .long .L7-.L8 .text .L90: leaq .LC36(%rip), %rsi cmpl $600, %ebp je .L85 jmp .L6 .L69: cmpl $999, %ebp je .L72 leaq .LC60(%rip), %rsi cmpl $10000, %ebp je .L85 jmp .L6 .L28: leaq .LC3(%rip), %rsi jmp .L85 .L60: leaq .LC4(%rip), %rsi .L85: movq %rbx, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT jmp .L74 .L59: leaq .LC5(%rip), %rsi jmp .L85 .L7: leaq .LC6(%rip), %rsi jmp .L85 .L27: leaq .LC7(%rip), %rsi jmp .L85 .L12: leaq .LC8(%rip), %rsi jmp .L85 .L13: leaq .LC9(%rip), %rsi jmp .L85 .L26: leaq .LC10(%rip), %rsi jmp .L85 .L53: leaq .LC11(%rip), %rsi jmp .L85 .L23: leaq .LC12(%rip), %rsi jmp .L85 .L61: leaq .LC13(%rip), %rsi jmp .L85 .L52: leaq .LC14(%rip), %rsi jmp .L85 .L51: leaq .LC15(%rip), %rsi jmp .L85 .L21: leaq .LC16(%rip), %rsi jmp .L85 .L20: leaq .LC17(%rip), %rsi jmp .L85 .L50: leaq .LC18(%rip), %rsi jmp .L85 .L49: leaq .LC19(%rip), %rsi jmp .L85 .L48: leaq .LC20(%rip), %rsi jmp .L85 .L47: leaq .LC21(%rip), %rsi jmp .L85 .L46: leaq .LC22(%rip), %rsi jmp .L85 .L45: leaq .LC23(%rip), %rsi jmp .L85 .L44: leaq .LC24(%rip), %rsi jmp .L85 .L43: leaq .LC25(%rip), %rsi jmp .L85 .L42: leaq .LC26(%rip), %rsi jmp .L85 .L41: leaq .LC27(%rip), %rsi jmp .L85 .L40: leaq .LC28(%rip), %rsi jmp .L85 .L39: leaq .LC29(%rip), %rsi jmp .L85 .L38: leaq .LC30(%rip), %rsi jmp .L85 .L58: leaq .LC31(%rip), %rsi jmp .L85 .L72: leaq .LC32(%rip), %rsi jmp .L85 .L37: leaq .LC33(%rip), %rsi jmp .L85 .L36: leaq .LC34(%rip), %rsi jmp .L85 .L62: leaq .LC35(%rip), %rsi jmp .L85 .L35: leaq .LC37(%rip), %rsi jmp .L85 .L9: leaq .LC38(%rip), %rsi jmp .L85 .L34: leaq .LC39(%rip), %rsi jmp .L85 .L25: leaq .LC40(%rip), %rsi jmp .L85 .L18: leaq .LC41(%rip), %rsi jmp .L85 .L67: leaq .LC42(%rip), %rsi jmp .L85 .L17: leaq .LC44(%rip), %rsi jmp .L85 .L33: leaq .LC45(%rip), %rsi jmp .L85 .L32: leaq .LC46(%rip), %rsi jmp .L85 .L31: leaq .LC47(%rip), %rsi jmp .L85 .L30: leaq .LC48(%rip), %rsi jmp .L85 .L22: leaq .LC49(%rip), %rsi jmp .L85 .L19: leaq .LC50(%rip), %rsi jmp .L85 .L29: leaq .LC51(%rip), %rsi jmp .L85 .L11: leaq .LC52(%rip), %rsi jmp .L85 .L10: leaq .LC53(%rip), %rsi jmp .L85 .L15: leaq .LC54(%rip), %rsi jmp .L85 .L57: leaq .LC55(%rip), %rsi jmp .L85 .L56: leaq .LC56(%rip), %rsi jmp .L85 .L55: leaq .LC57(%rip), %rsi jmp .L85 .L54: leaq .LC58(%rip), %rsi jmp .L85 .L14: leaq .LC61(%rip), %rsi jmp .L85 .L6: leaq .LC62(%rip), %rsi movq %rbx, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl %ebp, %esi movq %rax, %rdi call _ZNSolsEi@PLT .L74: leaq 24(%rsp), %rax leaq 8(%rsp), %rbp movq %rax, 8(%rsp) testq %r12, %r12 jne .L75 movq 40(%rsp), %rax subq %fs:40, %rax jne .L86 leaq .LC63(%rip), %rdi call _ZSt19__throw_logic_errorPKc@PLT .L75: movq %r12, %rdi call strlen@PLT movq %rax, (%rsp) leaq (%r12,%rax), %r13 cmpq $15, %rax jbe .L77 movq %rsp, %rsi xorl %edx, %edx movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm@PLT movq %rax, 8(%rsp) movq (%rsp), %rax movq %rax, 24(%rsp) .L77: movq 8(%rsp), %rdi movq %r13, %rdx movq %r12, %rsi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_@PLT movq (%rsp), %rax movq 8(%rsp), %rdx movq %rbp, %rdi movq %rax, 16(%rsp) movb $0, (%rdx,%rax) movq 16(%rsp), %r13 call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT testq %r13, %r13 je .L78 leaq .LC64(%rip), %rsi movq %rbx, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %r12, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT leaq .LC65(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %rax, %rdi call _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@PLT .L78: call abort@PLT .L2: movq 40(%rsp), %rax subq %fs:40, %rax je .L79 .L86: call __stack_chk_fail@PLT .L79: addq $48, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3636: .size _Z19cuda_check_internalPKci9cudaErrorS0_, .-_Z19cuda_check_internalPKci9cudaErrorS0_ .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB3662: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT movq %rax, %rdi movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE3662: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89
/******************************************************************************* * Copyright (C) 2019 Marvin Löbel <[email protected]> * * All rights reserved. Published under the BSD-3 license in the LICENSE file. ******************************************************************************/ #include <hip/hip_runtime.h> void cuda_check_internal(char const* file, int line, hipError_t v, char const* reason = ""); #define cuda_check(...) cuda_check_internal(__FILE__, __LINE__, __VA_ARGS__)
.text .file "cuda_util.hip" .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_
.text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .amdgpu_metadata --- amdhsa.kernels: [] amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
e2fcc89b23bbe17b0e79f01da400e8222a444e09
#include <cuda.h> //#include "cuda_runtime.h" #include "device_launch_parameters.h" #include <stdio.h> #include <assert.h> #define N 16 __device__ int index(int col, int row, int ord){ return (row *ord)+col; } __global__ void Transpose(int *c, const int *a){ int col = (blockDim.x * blockIdx.x) + threadIdx.x; int row = (blockDim.y * blockIdx.y) + threadIdx.y; c[index(row,col,4)] = a[index(col, row, 4)] ; }
.file "tmpxft_00208260_00000000-6_main.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z5indexiii .type _Z5indexiii, @function _Z5indexiii: .LFB2027: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE2027: .size _Z5indexiii, .-_Z5indexiii .globl _Z31__device_stub__Z9TransposePiPKiPiPKi .type _Z31__device_stub__Z9TransposePiPKiPiPKi, @function _Z31__device_stub__Z9TransposePiPKiPiPKi: .LFB2052: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movq %rsi, (%rsp) leaq 40(%rsp), %rdi leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L4 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z9TransposePiPKi(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L4: movq 104(%rsp), %rax subq %fs:40, %rax je .L6 call __stack_chk_fail@PLT .L6: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z31__device_stub__Z9TransposePiPKiPiPKi, .-_Z31__device_stub__Z9TransposePiPKiPiPKi .globl _Z9TransposePiPKi .type _Z9TransposePiPKi, @function _Z9TransposePiPKi: .LFB2053: .cfi_startproc endbr64 jmp _Z31__device_stub__Z9TransposePiPKiPiPKi .cfi_endproc .LFE2053: .size _Z9TransposePiPKi, .-_Z9TransposePiPKi .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z9TransposePiPKi" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z9TransposePiPKi(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z9TransposePiPKi .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e220000002500 */ /*0020*/ MOV R4, 0x4 ; /* 0x0000000400047802 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe40000000a00 */ /*0040*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e280000002100 */ /*0050*/ S2R R5, SR_CTAID.Y ; /* 0x0000000000057919 */ /* 0x000e680000002600 */ /*0060*/ S2R R2, SR_TID.Y ; /* 0x0000000000027919 */ /* 0x000e620000002200 */ /*0070*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x001fc400078e0203 */ /*0080*/ IMAD R5, R5, c[0x0][0x4], R2 ; /* 0x0000010005057a24 */ /* 0x002fca00078e0202 */ /*0090*/ LEA R2, R5, R0, 0x2 ; /* 0x0000000005027211 */ /* 0x000fca00078e10ff */ /*00a0*/ IMAD.WIDE R2, R2, R4, c[0x0][0x168] ; /* 0x00005a0002027625 */ /* 0x000fcc00078e0204 */ /*00b0*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea2000c1e1900 */ /*00c0*/ LEA R5, R0, R5, 0x2 ; /* 0x0000000500057211 */ /* 0x000fca00078e10ff */ /*00d0*/ IMAD.WIDE R4, R5, R4, c[0x0][0x160] ; /* 0x0000580005047625 */ /* 0x000fca00078e0204 */ /*00e0*/ STG.E [R4.64], R3 ; /* 0x0000000304007986 */ /* 0x004fe2000c101904 */ /*00f0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0100*/ BRA 0x100; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> //#include "cuda_runtime.h" #include <stdio.h> #include <assert.h> #define N 16 __device__ int index(int col, int row, int ord){ return (row *ord)+col; } __global__ void Transpose(int *c, const int *a){ int col = (blockDim.x * blockIdx.x) + threadIdx.x; int row = (blockDim.y * blockIdx.y) + threadIdx.y; c[index(row,col,4)] = a[index(col, row, 4)] ; }
.text .file "main.hip" .globl _Z24__device_stub__TransposePiPKi # -- Begin function _Z24__device_stub__TransposePiPKi .type _Z24__device_stub__TransposePiPKi,@function _Z24__device_stub__TransposePiPKi: # @_Z24__device_stub__TransposePiPKi .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z9TransposePiPKi, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z24__device_stub__TransposePiPKi, .Lfunc_end0-_Z24__device_stub__TransposePiPKi .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z9TransposePiPKi, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z9TransposePiPKi,@object # @_Z9TransposePiPKi .section .rodata,"a",@progbits .globl _Z9TransposePiPKi .p2align 3, 0x0 _Z9TransposePiPKi: .quad _Z24__device_stub__TransposePiPKi .size _Z9TransposePiPKi, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z9TransposePiPKi" .size .L__unnamed_1, 18 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z24__device_stub__TransposePiPKi .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z9TransposePiPKi .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z9TransposePiPKi ; -- Begin function _Z9TransposePiPKi .globl _Z9TransposePiPKi .p2align 8 .type _Z9TransposePiPKi,@function _Z9TransposePiPKi: ; @_Z9TransposePiPKi ; %bb.0: s_load_b32 s2, s[0:1], 0x1c v_and_b32_e32 v1, 0x3ff, v0 v_bfe_u32 v0, v0, 10, 10 s_waitcnt lgkmcnt(0) s_lshr_b32 s3, s2, 16 s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, s14, s2, v[1:2] v_mad_u64_u32 v[3:4], null, s15, s3, v[0:1] s_load_b128 s[0:3], s[0:1], 0x0 v_lshl_add_u32 v0, v3, 2, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v1, 31, v0 v_lshlrev_b64 v[0:1], 2, v[0:1] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, s2, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v1, vcc_lo global_load_b32 v4, v[0:1], off v_lshl_add_u32 v0, v2, 2, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v1, 31, v0 v_lshlrev_b64 v[0:1], 2, v[0:1] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, s0, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo s_waitcnt vmcnt(0) global_store_b32 v[0:1], v4, off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z9TransposePiPKi .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 5 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z9TransposePiPKi, .Lfunc_end0-_Z9TransposePiPKi ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 184 ; NumSgprs: 18 ; NumVgprs: 5 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 5 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z9TransposePiPKi .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z9TransposePiPKi.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 5 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
e4e58cee90fb835ab45af22a2ced9a706abff608
#include <cuda_runtime_api.h> __global__ void linear_bias_fwd_kernel( const float *in_buf, int dim, int batch_size, const float *bias, float *out_buf) { int idx = threadIdx.x + blockIdx.x * blockDim.x; int k = idx % dim; int batch_idx = idx / dim; if (k < dim && batch_idx < batch_size) { out_buf[idx] = in_buf[idx] + bias[k]; } } extern "C" void neuralops_cuda_linear_bias_fwd( const float *in_buf, size_t dim, size_t batch_size, const float *bias, float *out_buf, cudaStream_t stream) { int n = dim * batch_size; linear_bias_fwd_kernel<<<(n+1024-1)/1024, 1024, 0, stream>>>( in_buf, dim, batch_size, bias, out_buf); } extern "C" void neuralops_cuda_linear_bias_fwd_inplace( float *out_buf, size_t dim, size_t batch_size, const float *bias, cudaStream_t stream) { int n = dim * batch_size; linear_bias_fwd_kernel<<<(n+1024-1)/1024, 1024, 0, stream>>>( out_buf, dim, batch_size, bias, out_buf); } __global__ void linear_bias_bwd_kernel( const float *out_grad, int dim, int batch_size, float *in_grad) { int idx = threadIdx.x + blockIdx.x * blockDim.x; int k = idx % dim; int batch_idx = idx / dim; if (k < dim && batch_idx < batch_size) { atomicAdd(&in_grad[k], out_grad[idx]); } } extern "C" void neuralops_cuda_linear_bias_bwd( const float *out_grad, size_t dim, size_t batch_size, float *in_grad, cudaStream_t stream) { int n = dim * batch_size; linear_bias_bwd_kernel<<<(n+1024-1)/1024, 1024, 0, stream>>>( out_grad, dim, batch_size, in_grad); }
.file "tmpxft_003b0cbf_00000000-6_linear.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2013: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2013: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z50__device_stub__Z22linear_bias_fwd_kernelPKfiiS0_PfPKfiiS0_Pf .type _Z50__device_stub__Z22linear_bias_fwd_kernelPKfiiS0_PfPKfiiS0_Pf, @function _Z50__device_stub__Z22linear_bias_fwd_kernelPKfiiS0_PfPKfiiS0_Pf: .LFB2035: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 48(%rsp), %rdi movl %esi, 20(%rsp) leaq 60(%rsp), %rsi movl %edx, 16(%rsp) leaq 32(%rsp), %rdx movq %rcx, 8(%rsp) leaq 40(%rsp), %rcx movq %r8, (%rsp) movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 20(%rsp), %rax movq %rax, 104(%rsp) leaq 16(%rsp), %rax movq %rax, 112(%rsp) leaq 8(%rsp), %rax movq %rax, 120(%rsp) movq %rsp, %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 40(%rsp) .cfi_def_cfa_offset 168 leaq _Z22linear_bias_fwd_kernelPKfiiS0_Pf(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 176 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L2: movq 136(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2035: .size _Z50__device_stub__Z22linear_bias_fwd_kernelPKfiiS0_PfPKfiiS0_Pf, .-_Z50__device_stub__Z22linear_bias_fwd_kernelPKfiiS0_PfPKfiiS0_Pf .globl _Z22linear_bias_fwd_kernelPKfiiS0_Pf .type _Z22linear_bias_fwd_kernelPKfiiS0_Pf, @function _Z22linear_bias_fwd_kernelPKfiiS0_Pf: .LFB2036: .cfi_startproc endbr64 jmp _Z50__device_stub__Z22linear_bias_fwd_kernelPKfiiS0_PfPKfiiS0_Pf .cfi_endproc .LFE2036: .size _Z22linear_bias_fwd_kernelPKfiiS0_Pf, .-_Z22linear_bias_fwd_kernelPKfiiS0_Pf .globl neuralops_cuda_linear_bias_fwd .type neuralops_cuda_linear_bias_fwd, @function neuralops_cuda_linear_bias_fwd: .LFB2008: .cfi_startproc endbr64 movl %esi, %eax pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %r8, %r14 xorl %r8d, %r8d imull %edx, %eax pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %rcx, %r13 movl $1024, %ecx pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rdi, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rdx, %rbp addl $1023, %eax pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %rsi, %rbx cltd idivl %ecx subq $32, %rsp .cfi_def_cfa_offset 80 movl $4194305, %edx movl $1, %ecx salq $10, %rdx movl %eax, 8(%rsp) movabsq $4294967297, %rax movq %rax, 12(%rsp) movq 8(%rsp), %rdi movl 16(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L8 addq $32, %rsp .cfi_remember_state .cfi_def_cfa_offset 48 movq %r14, %r8 movq %r13, %rcx movl %ebp, %edx movl %ebx, %esi movq %r12, %rdi popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp _Z50__device_stub__Z22linear_bias_fwd_kernelPKfiiS0_PfPKfiiS0_Pf .L8: .cfi_restore_state addq $32, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2008: .size neuralops_cuda_linear_bias_fwd, .-neuralops_cuda_linear_bias_fwd .globl neuralops_cuda_linear_bias_fwd_inplace .type neuralops_cuda_linear_bias_fwd_inplace, @function neuralops_cuda_linear_bias_fwd_inplace: .LFB2009: .cfi_startproc endbr64 movl %esi, %eax pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 movq %rcx, %r13 movl $1024, %ecx imull %edx, %eax pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movq %rdi, %r12 movq %r8, %r9 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movq %rdx, %rbp xorl %r8d, %r8d pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movq %rsi, %rbx addl $1023, %eax cltd idivl %ecx subq $40, %rsp .cfi_def_cfa_offset 80 movl $4194305, %edx movl $1, %ecx salq $10, %rdx movl %eax, 8(%rsp) movabsq $4294967297, %rax movq %rax, 12(%rsp) movq 8(%rsp), %rdi movl 16(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L11 addq $40, %rsp .cfi_remember_state .cfi_def_cfa_offset 40 movq %r12, %r8 movq %r13, %rcx movl %ebp, %edx movl %ebx, %esi movq %r12, %rdi popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 jmp _Z50__device_stub__Z22linear_bias_fwd_kernelPKfiiS0_PfPKfiiS0_Pf .L11: .cfi_restore_state addq $40, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2009: .size neuralops_cuda_linear_bias_fwd_inplace, .-neuralops_cuda_linear_bias_fwd_inplace .globl _Z47__device_stub__Z22linear_bias_bwd_kernelPKfiiPfPKfiiPf .type _Z47__device_stub__Z22linear_bias_bwd_kernelPKfiiPfPKfiiPf, @function _Z47__device_stub__Z22linear_bias_bwd_kernelPKfiiPfPKfiiPf: .LFB2037: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movl %esi, 20(%rsp) leaq 68(%rsp), %rsi movl %edx, 16(%rsp) leaq 40(%rsp), %rdx movq %rcx, 8(%rsp) leaq 48(%rsp), %rcx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 64(%rsp) movq %rax, 104(%rsp) leaq 20(%rsp), %rax movq %rax, 112(%rsp) leaq 16(%rsp), %rax movq %rax, 120(%rsp) leaq 8(%rsp), %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L14 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _Z22linear_bias_bwd_kernelPKfiiPf(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L14: movq 136(%rsp), %rax subq %fs:40, %rax je .L16 call __stack_chk_fail@PLT .L16: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2037: .size _Z47__device_stub__Z22linear_bias_bwd_kernelPKfiiPfPKfiiPf, .-_Z47__device_stub__Z22linear_bias_bwd_kernelPKfiiPfPKfiiPf .globl _Z22linear_bias_bwd_kernelPKfiiPf .type _Z22linear_bias_bwd_kernelPKfiiPf, @function _Z22linear_bias_bwd_kernelPKfiiPf: .LFB2038: .cfi_startproc endbr64 jmp _Z47__device_stub__Z22linear_bias_bwd_kernelPKfiiPfPKfiiPf .cfi_endproc .LFE2038: .size _Z22linear_bias_bwd_kernelPKfiiPf, .-_Z22linear_bias_bwd_kernelPKfiiPf .globl neuralops_cuda_linear_bias_bwd .type neuralops_cuda_linear_bias_bwd, @function neuralops_cuda_linear_bias_bwd: .LFB2010: .cfi_startproc endbr64 movl %esi, %eax pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 movq %rcx, %r13 movl $1024, %ecx imull %edx, %eax pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movq %rdi, %r12 movq %r8, %r9 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movq %rdx, %rbp xorl %r8d, %r8d pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movq %rsi, %rbx addl $1023, %eax cltd idivl %ecx subq $40, %rsp .cfi_def_cfa_offset 80 movl $4194305, %edx movl $1, %ecx salq $10, %rdx movl %eax, 8(%rsp) movabsq $4294967297, %rax movq %rax, 12(%rsp) movq 8(%rsp), %rdi movl 16(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L19 addq $40, %rsp .cfi_remember_state .cfi_def_cfa_offset 40 movq %r13, %rcx movl %ebp, %edx movl %ebx, %esi movq %r12, %rdi popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 jmp _Z47__device_stub__Z22linear_bias_bwd_kernelPKfiiPfPKfiiPf .L19: .cfi_restore_state addq $40, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2010: .size neuralops_cuda_linear_bias_bwd, .-neuralops_cuda_linear_bias_bwd .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z22linear_bias_bwd_kernelPKfiiPf" .LC1: .string "_Z22linear_bias_fwd_kernelPKfiiS0_Pf" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2040: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z22linear_bias_bwd_kernelPKfiiPf(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC1(%rip), %rdx orl $-1, %r8d leaq _Z22linear_bias_fwd_kernelPKfiiS0_Pf(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2040: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z22linear_bias_bwd_kernelPKfiiPf .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IABS R7, c[0x0][0x168] ; /* 0x00005a0000077a13 */ /* 0x000fe20000000000 */ /*0020*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e260000002100 */ /*0030*/ I2F.RP R4, R7 ; /* 0x0000000700047306 */ /* 0x000e620000209400 */ /*0040*/ S2R R5, SR_CTAID.X ; /* 0x0000000000057919 */ /* 0x000e2e0000002500 */ /*0050*/ MUFU.RCP R4, R4 ; /* 0x0000000400047308 */ /* 0x002e620000001000 */ /*0060*/ IMAD R0, R5, c[0x0][0x0], R0 ; /* 0x0000000005007a24 */ /* 0x001fe200078e0200 */ /*0070*/ IADD3 R2, R4, 0xffffffe, RZ ; /* 0x0ffffffe04027810 */ /* 0x002fc80007ffe0ff */ /*0080*/ IABS R4, R0 ; /* 0x0000000000047213 */ /* 0x000fe40000000000 */ /*0090*/ F2I.FTZ.U32.TRUNC.NTZ R3, R2 ; /* 0x0000000200037305 */ /* 0x000064000021f000 */ /*00a0*/ IMAD.MOV.U32 R2, RZ, RZ, RZ ; /* 0x000000ffff027224 */ /* 0x001fe400078e00ff */ /*00b0*/ IMAD.MOV R6, RZ, RZ, -R3 ; /* 0x000000ffff067224 */ /* 0x002fc800078e0a03 */ /*00c0*/ IMAD R5, R6, R7, RZ ; /* 0x0000000706057224 */ /* 0x000fe200078e02ff */ /*00d0*/ LOP3.LUT R6, RZ, c[0x0][0x168], RZ, 0x33, !PT ; /* 0x00005a00ff067a12 */ /* 0x000fc600078e33ff */ /*00e0*/ IMAD.HI.U32 R3, R3, R5, R2 ; /* 0x0000000503037227 */ /* 0x000fcc00078e0002 */ /*00f0*/ IMAD.HI.U32 R3, R3, R4, RZ ; /* 0x0000000403037227 */ /* 0x000fc800078e00ff */ /*0100*/ IMAD.MOV R5, RZ, RZ, -R3 ; /* 0x000000ffff057224 */ /* 0x000fc800078e0a03 */ /*0110*/ IMAD R2, R7, R5, R4 ; /* 0x0000000507027224 */ /* 0x000fe200078e0204 */ /*0120*/ LOP3.LUT R4, R0, c[0x0][0x168], RZ, 0x3c, !PT ; /* 0x00005a0000047a12 */ /* 0x000fc800078e3cff */ /*0130*/ ISETP.GT.U32.AND P2, PT, R7, R2, PT ; /* 0x000000020700720c */ /* 0x000fe40003f44070 */ /*0140*/ ISETP.GE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fd60003f06270 */ /*0150*/ @!P2 IMAD.IADD R2, R2, 0x1, -R7 ; /* 0x000000010202a824 */ /* 0x000fe200078e0a07 */ /*0160*/ @!P2 IADD3 R3, R3, 0x1, RZ ; /* 0x000000010303a810 */ /* 0x000fc80007ffe0ff */ /*0170*/ ISETP.GE.U32.AND P1, PT, R2, R7, PT ; /* 0x000000070200720c */ /* 0x000fda0003f26070 */ /*0180*/ @P1 IADD3 R3, R3, 0x1, RZ ; /* 0x0000000103031810 */ /* 0x000fe40007ffe0ff */ /*0190*/ ISETP.NE.AND P1, PT, RZ, c[0x0][0x168], PT ; /* 0x00005a00ff007a0c */ /* 0x000fc60003f25270 */ /*01a0*/ @!P0 IMAD.MOV R3, RZ, RZ, -R3 ; /* 0x000000ffff038224 */ /* 0x000fca00078e0a03 */ /*01b0*/ SEL R3, R6, R3, !P1 ; /* 0x0000000306037207 */ /* 0x000fc80004800000 */ /*01c0*/ ISETP.GE.AND P0, PT, R3, c[0x0][0x16c], PT ; /* 0x00005b0003007a0c */ /* 0x000fc80003f06270 */ /*01d0*/ ISETP.GT.OR P0, PT, RZ, c[0x0][0x168], P0 ; /* 0x00005a00ff007a0c */ /* 0x000fda0000704670 */ /*01e0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*01f0*/ IMAD.MOV.U32 R8, RZ, RZ, 0x4 ; /* 0x00000004ff087424 */ /* 0x000fe200078e00ff */ /*0200*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*0210*/ IMAD.WIDE R4, R0, R8, c[0x0][0x160] ; /* 0x0000580000047625 */ /* 0x000fcc00078e0208 */ /*0220*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea2000c1e1900 */ /*0230*/ ISETP.GE.AND P2, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fe20003f46270 */ /*0240*/ IMAD.IADD R3, R2, 0x1, -R7 ; /* 0x0000000102037824 */ /* 0x000fe200078e0a07 */ /*0250*/ ISETP.GT.U32.AND P0, PT, R7, R2, PT ; /* 0x000000020700720c */ /* 0x000fc80003f04070 */ /*0260*/ SEL R3, R3, R2, !P0 ; /* 0x0000000203037207 */ /* 0x000fce0004000000 */ /*0270*/ @!P2 IMAD.MOV R3, RZ, RZ, -R3 ; /* 0x000000ffff03a224 */ /* 0x000fca00078e0a03 */ /*0280*/ SEL R3, R6, R3, !P1 ; /* 0x0000000306037207 */ /* 0x000fca0004800000 */ /*0290*/ IMAD.WIDE R2, R3, R8, c[0x0][0x170] ; /* 0x00005c0003027625 */ /* 0x000fca00078e0208 */ /*02a0*/ RED.E.ADD.F32.FTZ.RN.STRONG.GPU [R2.64], R5 ; /* 0x000000050200798e */ /* 0x004fe2000c10e784 */ /*02b0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*02c0*/ BRA 0x2c0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0300*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0310*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0320*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0330*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0340*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0350*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0360*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0370*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z22linear_bias_fwd_kernelPKfiiS0_Pf .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IABS R7, c[0x0][0x168] ; /* 0x00005a0000077a13 */ /* 0x000fe20000000000 */ /*0020*/ S2R R6, SR_TID.X ; /* 0x0000000000067919 */ /* 0x000e260000002100 */ /*0030*/ I2F.RP R0, R7 ; /* 0x0000000700007306 */ /* 0x000e620000209400 */ /*0040*/ S2R R5, SR_CTAID.X ; /* 0x0000000000057919 */ /* 0x000e2e0000002500 */ /*0050*/ MUFU.RCP R0, R0 ; /* 0x0000000000007308 */ /* 0x002e620000001000 */ /*0060*/ IMAD R6, R5, c[0x0][0x0], R6 ; /* 0x0000000005067a24 */ /* 0x001fe200078e0206 */ /*0070*/ IADD3 R2, R0, 0xffffffe, RZ ; /* 0x0ffffffe00027810 */ /* 0x002fc80007ffe0ff */ /*0080*/ IABS R0, R6 ; /* 0x0000000600007213 */ /* 0x000fe40000000000 */ /*0090*/ F2I.FTZ.U32.TRUNC.NTZ R3, R2 ; /* 0x0000000200037305 */ /* 0x000064000021f000 */ /*00a0*/ IMAD.MOV.U32 R2, RZ, RZ, RZ ; /* 0x000000ffff027224 */ /* 0x001fe400078e00ff */ /*00b0*/ IMAD.MOV R4, RZ, RZ, -R3 ; /* 0x000000ffff047224 */ /* 0x002fc800078e0a03 */ /*00c0*/ IMAD R5, R4, R7, RZ ; /* 0x0000000704057224 */ /* 0x000fc800078e02ff */ /*00d0*/ IMAD.HI.U32 R3, R3, R5, R2 ; /* 0x0000000503037227 */ /* 0x000fe200078e0002 */ /*00e0*/ LOP3.LUT R2, R6, c[0x0][0x168], RZ, 0x3c, !PT ; /* 0x00005a0006027a12 */ /* 0x000fc800078e3cff */ /*00f0*/ ISETP.GE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fe20003f06270 */ /*0100*/ IMAD.HI.U32 R3, R3, R0, RZ ; /* 0x0000000003037227 */ /* 0x000fe200078e00ff */ /*0110*/ LOP3.LUT R2, RZ, c[0x0][0x168], RZ, 0x33, !PT ; /* 0x00005a00ff027a12 */ /* 0x000fc600078e33ff */ /*0120*/ IMAD.MOV R4, RZ, RZ, -R3 ; /* 0x000000ffff047224 */ /* 0x000fc800078e0a03 */ /*0130*/ IMAD R0, R7, R4, R0 ; /* 0x0000000407007224 */ /* 0x000fca00078e0200 */ /*0140*/ ISETP.GT.U32.AND P2, PT, R7, R0, PT ; /* 0x000000000700720c */ /* 0x000fda0003f44070 */ /*0150*/ @!P2 IMAD.IADD R0, R0, 0x1, -R7 ; /* 0x000000010000a824 */ /* 0x000fe200078e0a07 */ /*0160*/ @!P2 IADD3 R3, R3, 0x1, RZ ; /* 0x000000010303a810 */ /* 0x000fc80007ffe0ff */ /*0170*/ ISETP.GE.U32.AND P1, PT, R0, R7, PT ; /* 0x000000070000720c */ /* 0x000fda0003f26070 */ /*0180*/ @P1 IADD3 R3, R3, 0x1, RZ ; /* 0x0000000103031810 */ /* 0x000fe40007ffe0ff */ /*0190*/ ISETP.NE.AND P1, PT, RZ, c[0x0][0x168], PT ; /* 0x00005a00ff007a0c */ /* 0x000fc60003f25270 */ /*01a0*/ @!P0 IMAD.MOV R3, RZ, RZ, -R3 ; /* 0x000000ffff038224 */ /* 0x000fca00078e0a03 */ /*01b0*/ SEL R3, R2, R3, !P1 ; /* 0x0000000302037207 */ /* 0x000fc80004800000 */ /*01c0*/ ISETP.GE.AND P0, PT, R3, c[0x0][0x16c], PT ; /* 0x00005b0003007a0c */ /* 0x000fc80003f06270 */ /*01d0*/ ISETP.GT.OR P0, PT, RZ, c[0x0][0x168], P0 ; /* 0x00005a00ff007a0c */ /* 0x000fda0000704670 */ /*01e0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*01f0*/ ISETP.GE.AND P2, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f46270 */ /*0200*/ IMAD.IADD R3, R0, 0x1, -R7 ; /* 0x0000000100037824 */ /* 0x000fe200078e0a07 */ /*0210*/ ISETP.GT.U32.AND P0, PT, R7, R0.reuse, PT ; /* 0x000000000700720c */ /* 0x080fe20003f04070 */ /*0220*/ IMAD.MOV.U32 R7, RZ, RZ, 0x4 ; /* 0x00000004ff077424 */ /* 0x000fe200078e00ff */ /*0230*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe40000000a00 */ /*0240*/ SEL R3, R3, R0, !P0 ; /* 0x0000000003037207 */ /* 0x000fce0004000000 */ /*0250*/ @!P2 IMAD.MOV R3, RZ, RZ, -R3 ; /* 0x000000ffff03a224 */ /* 0x000fca00078e0a03 */ /*0260*/ SEL R4, R2, R3, !P1 ; /* 0x0000000302047207 */ /* 0x000fe20004800000 */ /*0270*/ IMAD.WIDE R2, R6, R7, c[0x0][0x160] ; /* 0x0000580006027625 */ /* 0x000fc800078e0207 */ /*0280*/ IMAD.WIDE R4, R4, R7.reuse, c[0x0][0x170] ; /* 0x00005c0004047625 */ /* 0x080fe400078e0207 */ /*0290*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea8000c1e1900 */ /*02a0*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e1900 */ /*02b0*/ IMAD.WIDE R6, R6, R7, c[0x0][0x178] ; /* 0x00005e0006067625 */ /* 0x000fe200078e0207 */ /*02c0*/ FADD R9, R4, R3 ; /* 0x0000000304097221 */ /* 0x004fca0000000000 */ /*02d0*/ STG.E [R6.64], R9 ; /* 0x0000000906007986 */ /* 0x000fe2000c101904 */ /*02e0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*02f0*/ BRA 0x2f0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0300*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0310*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0320*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0330*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0340*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0350*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0360*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0370*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <hip/hip_runtime_api.h> __global__ void linear_bias_fwd_kernel( const float *in_buf, int dim, int batch_size, const float *bias, float *out_buf) { int idx = threadIdx.x + blockIdx.x * blockDim.x; int k = idx % dim; int batch_idx = idx / dim; if (k < dim && batch_idx < batch_size) { out_buf[idx] = in_buf[idx] + bias[k]; } } extern "C" void neuralops_cuda_linear_bias_fwd( const float *in_buf, size_t dim, size_t batch_size, const float *bias, float *out_buf, hipStream_t stream) { int n = dim * batch_size; linear_bias_fwd_kernel<<<(n+1024-1)/1024, 1024, 0, stream>>>( in_buf, dim, batch_size, bias, out_buf); } extern "C" void neuralops_cuda_linear_bias_fwd_inplace( float *out_buf, size_t dim, size_t batch_size, const float *bias, hipStream_t stream) { int n = dim * batch_size; linear_bias_fwd_kernel<<<(n+1024-1)/1024, 1024, 0, stream>>>( out_buf, dim, batch_size, bias, out_buf); } __global__ void linear_bias_bwd_kernel( const float *out_grad, int dim, int batch_size, float *in_grad) { int idx = threadIdx.x + blockIdx.x * blockDim.x; int k = idx % dim; int batch_idx = idx / dim; if (k < dim && batch_idx < batch_size) { atomicAdd(&in_grad[k], out_grad[idx]); } } extern "C" void neuralops_cuda_linear_bias_bwd( const float *out_grad, size_t dim, size_t batch_size, float *in_grad, hipStream_t stream) { int n = dim * batch_size; linear_bias_bwd_kernel<<<(n+1024-1)/1024, 1024, 0, stream>>>( out_grad, dim, batch_size, in_grad); }
.text .file "linear.hip" .globl _Z37__device_stub__linear_bias_fwd_kernelPKfiiS0_Pf # -- Begin function _Z37__device_stub__linear_bias_fwd_kernelPKfiiS0_Pf .type _Z37__device_stub__linear_bias_fwd_kernelPKfiiS0_Pf,@function _Z37__device_stub__linear_bias_fwd_kernelPKfiiS0_Pf: # @_Z37__device_stub__linear_bias_fwd_kernelPKfiiS0_Pf .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 4(%rsp), %rdi movl %esi, (%rdi) movq %rsp, %rsi movl %edx, (%rsi) leaq 32(%rsp), %rdx movq %rcx, (%rdx) leaq 24(%rsp), %rcx movq %r8, (%rcx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z22linear_bias_fwd_kernelPKfiiS0_Pf, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z37__device_stub__linear_bias_fwd_kernelPKfiiS0_Pf, .Lfunc_end0-_Z37__device_stub__linear_bias_fwd_kernelPKfiiS0_Pf .cfi_endproc # -- End function .globl neuralops_cuda_linear_bias_fwd # -- Begin function neuralops_cuda_linear_bias_fwd .type neuralops_cuda_linear_bias_fwd,@function neuralops_cuda_linear_bias_fwd: # @neuralops_cuda_linear_bias_fwd .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %r8, %rbx movq %rcx, %r14 movq %rdx, %r15 movq %rsi, %r12 movq %rdi, %r13 movl %r15d, %edi imull %r12d, %edi leal 1023(%rdi), %eax addl $2046, %edi # imm = 0x7FE testl %eax, %eax cmovnsl %eax, %edi sarl $10, %edi btsq $32, %rdi movabsq $4294967296, %rdx # imm = 0x100000000 orq $1024, %rdx # imm = 0x400 movl $1, %esi movl $1, %ecx xorl %r8d, %r8d callq __hipPushCallConfiguration testl %eax, %eax je .LBB1_2 # %bb.1: popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB1_2: .cfi_def_cfa_offset 48 movq %r13, %rdi movl %r12d, %esi movl %r15d, %edx movq %r14, %rcx movq %rbx, %r8 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 jmp _Z37__device_stub__linear_bias_fwd_kernelPKfiiS0_Pf # TAILCALL .Lfunc_end1: .size neuralops_cuda_linear_bias_fwd, .Lfunc_end1-neuralops_cuda_linear_bias_fwd .cfi_endproc # -- End function .globl neuralops_cuda_linear_bias_fwd_inplace # -- Begin function neuralops_cuda_linear_bias_fwd_inplace .type neuralops_cuda_linear_bias_fwd_inplace,@function neuralops_cuda_linear_bias_fwd_inplace: # @neuralops_cuda_linear_bias_fwd_inplace .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %r8, %r9 movq %rcx, %rbx movq %rdx, %r15 movq %rsi, %r12 movq %rdi, %r14 movl %r15d, %edi imull %r12d, %edi leal 1023(%rdi), %eax addl $2046, %edi # imm = 0x7FE testl %eax, %eax cmovnsl %eax, %edi sarl $10, %edi btsq $32, %rdi movabsq $4294967296, %rdx # imm = 0x100000000 orq $1024, %rdx # imm = 0x400 movl $1, %esi movl $1, %ecx xorl %r8d, %r8d callq __hipPushCallConfiguration testl %eax, %eax je .LBB2_2 # %bb.1: addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB2_2: .cfi_def_cfa_offset 48 movq %r14, %rdi movl %r12d, %esi movl %r15d, %edx movq %rbx, %rcx movq %r14, %r8 addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 jmp _Z37__device_stub__linear_bias_fwd_kernelPKfiiS0_Pf # TAILCALL .Lfunc_end2: .size neuralops_cuda_linear_bias_fwd_inplace, .Lfunc_end2-neuralops_cuda_linear_bias_fwd_inplace .cfi_endproc # -- End function .globl _Z37__device_stub__linear_bias_bwd_kernelPKfiiPf # -- Begin function _Z37__device_stub__linear_bias_bwd_kernelPKfiiPf .type _Z37__device_stub__linear_bias_bwd_kernelPKfiiPf,@function _Z37__device_stub__linear_bias_bwd_kernelPKfiiPf: # @_Z37__device_stub__linear_bias_bwd_kernelPKfiiPf .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 12(%rsp), %rdi movl %esi, (%rdi) leaq 8(%rsp), %rsi movl %edx, (%rsi) leaq 32(%rsp), %rdx movq %rcx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z22linear_bias_bwd_kernelPKfiiPf, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end3: .size _Z37__device_stub__linear_bias_bwd_kernelPKfiiPf, .Lfunc_end3-_Z37__device_stub__linear_bias_bwd_kernelPKfiiPf .cfi_endproc # -- End function .globl neuralops_cuda_linear_bias_bwd # -- Begin function neuralops_cuda_linear_bias_bwd .type neuralops_cuda_linear_bias_bwd,@function neuralops_cuda_linear_bias_bwd: # @neuralops_cuda_linear_bias_bwd .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %r8, %r9 movq %rcx, %rbx movq %rdx, %r14 movq %rsi, %r15 movq %rdi, %r12 movl %r14d, %edi imull %r15d, %edi leal 1023(%rdi), %eax addl $2046, %edi # imm = 0x7FE testl %eax, %eax cmovnsl %eax, %edi sarl $10, %edi btsq $32, %rdi movabsq $4294967296, %rdx # imm = 0x100000000 orq $1024, %rdx # imm = 0x400 movl $1, %esi movl $1, %ecx xorl %r8d, %r8d callq __hipPushCallConfiguration testl %eax, %eax je .LBB4_2 # %bb.1: addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB4_2: .cfi_def_cfa_offset 48 movq %r12, %rdi movl %r15d, %esi movl %r14d, %edx movq %rbx, %rcx addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 jmp _Z37__device_stub__linear_bias_bwd_kernelPKfiiPf # TAILCALL .Lfunc_end4: .size neuralops_cuda_linear_bias_bwd, .Lfunc_end4-neuralops_cuda_linear_bias_bwd .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB5_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB5_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z22linear_bias_fwd_kernelPKfiiS0_Pf, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z22linear_bias_bwd_kernelPKfiiPf, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end5: .size __hip_module_ctor, .Lfunc_end5-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB6_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB6_2: retq .Lfunc_end6: .size __hip_module_dtor, .Lfunc_end6-__hip_module_dtor .cfi_endproc # -- End function .type _Z22linear_bias_fwd_kernelPKfiiS0_Pf,@object # @_Z22linear_bias_fwd_kernelPKfiiS0_Pf .section .rodata,"a",@progbits .globl _Z22linear_bias_fwd_kernelPKfiiS0_Pf .p2align 3, 0x0 _Z22linear_bias_fwd_kernelPKfiiS0_Pf: .quad _Z37__device_stub__linear_bias_fwd_kernelPKfiiS0_Pf .size _Z22linear_bias_fwd_kernelPKfiiS0_Pf, 8 .type _Z22linear_bias_bwd_kernelPKfiiPf,@object # @_Z22linear_bias_bwd_kernelPKfiiPf .globl _Z22linear_bias_bwd_kernelPKfiiPf .p2align 3, 0x0 _Z22linear_bias_bwd_kernelPKfiiPf: .quad _Z37__device_stub__linear_bias_bwd_kernelPKfiiPf .size _Z22linear_bias_bwd_kernelPKfiiPf, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z22linear_bias_fwd_kernelPKfiiS0_Pf" .size .L__unnamed_1, 37 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_Z22linear_bias_bwd_kernelPKfiiPf" .size .L__unnamed_2, 34 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z37__device_stub__linear_bias_fwd_kernelPKfiiS0_Pf .addrsig_sym _Z37__device_stub__linear_bias_bwd_kernelPKfiiPf .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z22linear_bias_fwd_kernelPKfiiS0_Pf .addrsig_sym _Z22linear_bias_bwd_kernelPKfiiPf .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z22linear_bias_fwd_kernelPKfiiS0_Pf ; -- Begin function _Z22linear_bias_fwd_kernelPKfiiS0_Pf .globl _Z22linear_bias_fwd_kernelPKfiiS0_Pf .p2align 8 .type _Z22linear_bias_fwd_kernelPKfiiS0_Pf,@function _Z22linear_bias_fwd_kernelPKfiiS0_Pf: ; @_Z22linear_bias_fwd_kernelPKfiiS0_Pf ; %bb.0: s_load_b64 s[2:3], s[0:1], 0x8 s_waitcnt lgkmcnt(0) s_cmp_lt_i32 s2, 0 s_cbranch_scc1 .LBB0_3 ; %bb.1: s_ashr_i32 s4, s2, 31 s_load_b32 s6, s[0:1], 0x2c s_add_i32 s5, s2, s4 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_xor_b32 s5, s5, s4 v_cvt_f32_u32_e32 v1, s5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_4) | instid1(VALU_DEP_1) v_rcp_iflag_f32_e32 v1, v1 s_waitcnt lgkmcnt(0) s_and_b32 s6, s6, 0xffff s_waitcnt_depctr 0xfff v_mul_f32_e32 v1, 0x4f7ffffe, v1 v_cvt_u32_f32_e32 v3, v1 v_mad_u64_u32 v[1:2], null, s15, s6, v[0:1] s_sub_i32 s6, 0, s5 s_delay_alu instid0(VALU_DEP_2) | instid1(SALU_CYCLE_1) v_mul_lo_u32 v0, s6, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_ashrrev_i32_e32 v2, 31, v1 v_mul_hi_u32 v0, v3, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v4, v1, v2 v_xor_b32_e32 v4, v4, v2 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v0, v3, v0 v_mul_hi_u32 v0, v4, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_lo_u32 v3, v0, s5 v_sub_nc_u32_e32 v3, v4, v3 v_add_nc_u32_e32 v4, 1, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_subrev_nc_u32_e32 v5, s5, v3 v_cmp_le_u32_e32 vcc_lo, s5, v3 v_dual_cndmask_b32 v3, v3, v5 :: v_dual_cndmask_b32 v0, v0, v4 v_xor_b32_e32 v5, s4, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_cmp_le_u32_e32 vcc_lo, s5, v3 v_add_nc_u32_e32 v4, 1, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e32 v0, v0, v4, vcc_lo v_xor_b32_e32 v0, v0, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_sub_nc_u32_e32 v0, v0, v5 v_cmp_gt_i32_e32 vcc_lo, s3, v0 s_and_saveexec_b32 s3, vcc_lo s_cbranch_execz .LBB0_3 ; %bb.2: v_mul_lo_u32 v0, v0, s2 s_clause 0x1 s_load_b64 s[4:5], s[0:1], 0x0 s_load_b128 s[0:3], s[0:1], 0x10 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_sub_nc_u32_e32 v3, v1, v0 v_lshlrev_b64 v[0:1], 2, v[1:2] v_ashrrev_i32_e32 v4, 31, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_lshlrev_b64 v[2:3], 2, v[3:4] s_waitcnt lgkmcnt(0) v_add_co_u32 v4, vcc_lo, s4, v0 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_ci_u32_e32 v5, vcc_lo, s5, v1, vcc_lo v_add_co_u32 v2, vcc_lo, s0, v2 s_delay_alu instid0(VALU_DEP_4) v_add_co_ci_u32_e32 v3, vcc_lo, s1, v3, vcc_lo v_add_co_u32 v0, vcc_lo, s2, v0 global_load_b32 v4, v[4:5], off global_load_b32 v2, v[2:3], off v_add_co_ci_u32_e32 v1, vcc_lo, s3, v1, vcc_lo s_waitcnt vmcnt(0) v_add_f32_e32 v2, v4, v2 global_store_b32 v[0:1], v2, off .LBB0_3: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z22linear_bias_fwd_kernelPKfiiS0_Pf .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 288 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 6 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z22linear_bias_fwd_kernelPKfiiS0_Pf, .Lfunc_end0-_Z22linear_bias_fwd_kernelPKfiiS0_Pf ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 392 ; NumSgprs: 18 ; NumVgprs: 6 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 6 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z22linear_bias_bwd_kernelPKfiiPf ; -- Begin function _Z22linear_bias_bwd_kernelPKfiiPf .globl _Z22linear_bias_bwd_kernelPKfiiPf .p2align 8 .type _Z22linear_bias_bwd_kernelPKfiiPf,@function _Z22linear_bias_bwd_kernelPKfiiPf: ; @_Z22linear_bias_bwd_kernelPKfiiPf ; %bb.0: s_load_b64 s[2:3], s[0:1], 0x8 s_waitcnt lgkmcnt(0) s_cmp_lt_i32 s2, 0 s_cbranch_scc1 .LBB1_4 ; %bb.1: s_ashr_i32 s4, s2, 31 s_load_b32 s6, s[0:1], 0x24 s_add_i32 s5, s2, s4 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_xor_b32 s5, s5, s4 v_cvt_f32_u32_e32 v1, s5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_4) | instid1(VALU_DEP_1) v_rcp_iflag_f32_e32 v1, v1 s_waitcnt lgkmcnt(0) s_and_b32 s6, s6, 0xffff s_waitcnt_depctr 0xfff v_mul_f32_e32 v1, 0x4f7ffffe, v1 v_cvt_u32_f32_e32 v3, v1 v_mad_u64_u32 v[1:2], null, s15, s6, v[0:1] s_sub_i32 s6, 0, s5 s_delay_alu instid0(VALU_DEP_2) | instid1(SALU_CYCLE_1) v_mul_lo_u32 v0, s6, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_ashrrev_i32_e32 v2, 31, v1 v_mul_hi_u32 v0, v3, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v4, v1, v2 v_xor_b32_e32 v4, v4, v2 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v0, v3, v0 v_mul_hi_u32 v0, v4, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_lo_u32 v3, v0, s5 v_sub_nc_u32_e32 v3, v4, v3 v_add_nc_u32_e32 v4, 1, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_subrev_nc_u32_e32 v5, s5, v3 v_cmp_le_u32_e32 vcc_lo, s5, v3 v_dual_cndmask_b32 v3, v3, v5 :: v_dual_cndmask_b32 v0, v0, v4 v_xor_b32_e32 v5, s4, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_cmp_le_u32_e32 vcc_lo, s5, v3 v_add_nc_u32_e32 v4, 1, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e32 v0, v0, v4, vcc_lo v_xor_b32_e32 v0, v0, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_sub_nc_u32_e32 v0, v0, v5 v_cmp_gt_i32_e32 vcc_lo, s3, v0 s_and_saveexec_b32 s3, vcc_lo s_cbranch_execz .LBB1_4 ; %bb.2: v_mul_lo_u32 v0, v0, s2 s_clause 0x1 s_load_b64 s[2:3], s[0:1], 0x0 s_load_b64 s[0:1], s[0:1], 0x10 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_sub_nc_u32_e32 v3, v1, v0 v_lshlrev_b64 v[0:1], 2, v[1:2] v_ashrrev_i32_e32 v4, 31, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_lshlrev_b64 v[2:3], 2, v[3:4] s_waitcnt lgkmcnt(0) v_add_co_u32 v4, vcc_lo, s2, v0 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_ci_u32_e32 v5, vcc_lo, s3, v1, vcc_lo v_add_co_u32 v0, vcc_lo, s0, v2 s_delay_alu instid0(VALU_DEP_4) v_add_co_ci_u32_e32 v1, vcc_lo, s1, v3, vcc_lo s_mov_b32 s0, 0 global_load_b32 v4, v[4:5], off global_load_b32 v3, v[0:1], off .LBB1_3: ; %atomicrmw.start ; =>This Inner Loop Header: Depth=1 s_waitcnt vmcnt(0) v_add_f32_e32 v2, v3, v4 global_atomic_cmpswap_b32 v2, v[0:1], v[2:3], off glc s_waitcnt vmcnt(0) v_cmp_eq_u32_e32 vcc_lo, v2, v3 v_mov_b32_e32 v3, v2 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB1_3 .LBB1_4: s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z22linear_bias_bwd_kernelPKfiiPf .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 6 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end1: .size _Z22linear_bias_bwd_kernelPKfiiPf, .Lfunc_end1-_Z22linear_bias_bwd_kernelPKfiiPf ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 404 ; NumSgprs: 18 ; NumVgprs: 6 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 6 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value - .offset: 12 .size: 4 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 24 .size: 8 .value_kind: global_buffer - .offset: 32 .size: 4 .value_kind: hidden_block_count_x - .offset: 36 .size: 4 .value_kind: hidden_block_count_y - .offset: 40 .size: 4 .value_kind: hidden_block_count_z - .offset: 44 .size: 2 .value_kind: hidden_group_size_x - .offset: 46 .size: 2 .value_kind: hidden_group_size_y - .offset: 48 .size: 2 .value_kind: hidden_group_size_z - .offset: 50 .size: 2 .value_kind: hidden_remainder_x - .offset: 52 .size: 2 .value_kind: hidden_remainder_y - .offset: 54 .size: 2 .value_kind: hidden_remainder_z - .offset: 72 .size: 8 .value_kind: hidden_global_offset_x - .offset: 80 .size: 8 .value_kind: hidden_global_offset_y - .offset: 88 .size: 8 .value_kind: hidden_global_offset_z - .offset: 96 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 288 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z22linear_bias_fwd_kernelPKfiiS0_Pf .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z22linear_bias_fwd_kernelPKfiiS0_Pf.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 6 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value - .offset: 12 .size: 4 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z22linear_bias_bwd_kernelPKfiiPf .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z22linear_bias_bwd_kernelPKfiiPf.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 6 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
2084bc427bc089ceb0f81790c7b79fbaecce8d7a
__global__ void DTWSSM(float* SSMA, float* SSMB, float* CSM, int M, int N, int diagLen, int diagLenPow2) { //Have circularly rotating system of 3 buffers extern __shared__ float x[]; //Circular buffer int off = 0; int upoff = 0; //Other local variables int i, k; int i1, i2, j1, j2; int thisi, thisj; int idx; float val, score; int ci = blockIdx.x; int cj = blockIdx.y; //Figure out K (number of batches) int K = diagLenPow2 >> 9; if (K == 0) { K = 1; } //Initialize all buffer elements to -1 for (k = 0; k < K; k++) { for (off = 0; off < 3; off++) { if (512*k + threadIdx.x < diagLen) { x[512*k + threadIdx.x + off*diagLen] = -1; } } } off = 0; //Process each diagonal for (i = 0; i < N + M - 1; i++) { //Figure out the bounds of this diagonal i1 = i; j1 = 0; upoff = -1; if (i1 >= M) { i1 = M-1; j1 = i - (M-1); upoff = 0; } j2 = i; i2 = 0; if (j2 >= N) { j2 = N-1; i2 = i - (N-1); } //Update each batch for (k = 0; k < K; k++) { idx = k*512 + threadIdx.x; if (idx >= diagLen) { break; } thisi = i1 - idx; thisj = j1 + idx; if (thisi < i2 || thisj > j2) { x[off*diagLen + idx] = -1; continue; } if (!((thisi <= ci && thisj <= cj) || (thisi >= ci && thisj >= cj))) { x[off*diagLen + idx] = -1; continue; } val = SSMA[ci*M + thisi] - SSMB[cj*N + thisj]; if (val < 0) { val *= -1; } score = -1; //Above if (idx + upoff + 1 < N + M - 1 && thisi > 0) { if (x[((off+1)%3)*diagLen + idx + upoff + 1] > -1) { score = val + x[((off+1)%3)*diagLen + idx + upoff + 1]; } } if (idx + upoff >= 0 && thisj > 0) { //Left if (x[((off+1)%3)*diagLen + idx + upoff] > -1) { if (score == -1 || x[((off+1)%3)*diagLen + idx + upoff] + val < score) { score = x[((off+1)%3)*diagLen + idx + upoff] + val; } } } if (i1 == M-1 && j1 > 1) { upoff = 1; } if (!((thisi == ci && thisj == cj + 1) || (thisi == ci + 1 && thisj == cj))) { if (idx + upoff >= 0 && thisi > 0) { //Diagonal if (x[((off+2)%3)*diagLen + idx + upoff] > -1) { if (score == -1 || x[((off+2)%3)*diagLen + idx + upoff] + val < score) { score = x[((off+2)%3)*diagLen + idx + upoff] + val; } } } } if (score == -1) { score = val; } x[off*diagLen + idx] = score; if (i == N + M - 2) { CSM[ci*N + cj] = score; } } off = (off + 2) % 3; //Cycle buffers __syncthreads(); } }
.file "tmpxft_0033e576_00000000-6_DTWSSMGPU.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z33__device_stub__Z6DTWSSMPfS_S_iiiiPfS_S_iiii .type _Z33__device_stub__Z6DTWSSMPfS_S_iiiiPfS_S_iiii, @function _Z33__device_stub__Z6DTWSSMPfS_S_iiiiPfS_S_iiii: .LFB2032: .cfi_startproc endbr64 subq $184, %rsp .cfi_def_cfa_offset 192 movq %rdi, 40(%rsp) leaq 64(%rsp), %rdi movq %rsi, 32(%rsp) leaq 76(%rsp), %rsi movq %rdx, 24(%rsp) leaq 48(%rsp), %rdx movl %ecx, 20(%rsp) leaq 56(%rsp), %rcx movl %r8d, 16(%rsp) movl %r9d, 12(%rsp) movq %fs:40, %rax movq %rax, 168(%rsp) xorl %eax, %eax leaq 40(%rsp), %rax movl $1, 72(%rsp) movq %rax, 112(%rsp) leaq 32(%rsp), %rax movq %rax, 120(%rsp) leaq 24(%rsp), %rax movq %rax, 128(%rsp) leaq 20(%rsp), %rax movq %rax, 136(%rsp) leaq 16(%rsp), %rax movq %rax, 144(%rsp) leaq 12(%rsp), %rax movq %rax, 152(%rsp) leaq 192(%rsp), %rax movq %rax, 160(%rsp) movabsq $4294967297, %rax movq %rax, 64(%rsp) movq %rax, 76(%rsp) movl $1, 84(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 56(%rsp) .cfi_def_cfa_offset 200 leaq _Z6DTWSSMPfS_S_iiii(%rip), %rdi pushq 56(%rsp) .cfi_def_cfa_offset 208 movq 92(%rsp), %rcx movl 100(%rsp), %r8d movq 80(%rsp), %rsi movl 88(%rsp), %edx leaq 128(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 200 popq %rdx .cfi_def_cfa_offset 192 .L2: movq 168(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $184, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z33__device_stub__Z6DTWSSMPfS_S_iiiiPfS_S_iiii, .-_Z33__device_stub__Z6DTWSSMPfS_S_iiiiPfS_S_iiii .globl _Z6DTWSSMPfS_S_iiii .type _Z6DTWSSMPfS_S_iiii, @function _Z6DTWSSMPfS_S_iiii: .LFB2033: .cfi_startproc endbr64 jmp _Z33__device_stub__Z6DTWSSMPfS_S_iiiiPfS_S_iiii .cfi_endproc .LFE2033: .size _Z6DTWSSMPfS_S_iiii, .-_Z6DTWSSMPfS_S_iiii .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z6DTWSSMPfS_S_iiii" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z6DTWSSMPfS_S_iiii(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z6DTWSSMPfS_S_iiii .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R20, RZ, RZ, c[0x0][0x184] ; /* 0x00006100ff147624 */ /* 0x000fe200078e00ff */ /*0020*/ S2R R25, SR_CTAID.X ; /* 0x0000000000197919 */ /* 0x000e280000002500 */ /*0030*/ SHF.R.S32.HI R20, RZ, 0x9, R20 ; /* 0x00000009ff147819 */ /* 0x000fe20000011414 */ /*0040*/ S2R R22, SR_CTAID.Y ; /* 0x0000000000167919 */ /* 0x000e660000002600 */ /*0050*/ ISETP.NE.AND P0, PT, R20, RZ, PT ; /* 0x000000ff1400720c */ /* 0x000fc80003f05270 */ /*0060*/ SEL R20, R20, 0x1, P0 ; /* 0x0000000114147807 */ /* 0x000fc80000000000 */ /*0070*/ ISETP.GE.AND P0, PT, R20, 0x1, PT ; /* 0x000000011400780c */ /* 0x000fda0003f06270 */ /*0080*/ @!P0 BRA 0x420 ; /* 0x0000039000008947 */ /* 0x000fea0003800000 */ /*0090*/ S2R R5, SR_TID.X ; /* 0x0000000000057919 */ /* 0x003e220000002100 */ /*00a0*/ IADD3 R0, R20.reuse, -0x1, RZ ; /* 0xffffffff14007810 */ /* 0x040fe40007ffe0ff */ /*00b0*/ LOP3.LUT R3, R20, 0x3, RZ, 0xc0, !PT ; /* 0x0000000314037812 */ /* 0x000fe400078ec0ff */ /*00c0*/ ISETP.GE.U32.AND P1, PT, R0, 0x3, PT ; /* 0x000000030000780c */ /* 0x000fe20003f26070 */ /*00d0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fe200078e00ff */ /*00e0*/ ISETP.NE.AND P0, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fd60003f05270 */ /*00f0*/ @!P1 BRA 0x320 ; /* 0x0000022000009947 */ /* 0x000fea0003800000 */ /*0100*/ IMAD.IADD R2, R20, 0x1, -R3 ; /* 0x0000000114027824 */ /* 0x000fe400078e0a03 */ /*0110*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc800078e00ff */ /*0120*/ IMAD R6, R0, 0x200, R5 ; /* 0x0000020000067824 */ /* 0x001fe200078e0205 */ /*0130*/ IADD3 R2, R2, -0x4, RZ ; /* 0xfffffffc02027810 */ /* 0x000fe40007ffe0ff */ /*0140*/ IADD3 R0, R0, 0x4, RZ ; /* 0x0000000400007810 */ /* 0x000fe20007ffe0ff */ /*0150*/ IMAD.SHL.U32 R7, R6.reuse, 0x4, RZ ; /* 0x0000000406077824 */ /* 0x040fe200078e00ff */ /*0160*/ IADD3 R4, R6.reuse, 0x200, RZ ; /* 0x0000020006047810 */ /* 0x040fe40007ffe0ff */ /*0170*/ ISETP.GE.U32.AND P1, PT, R6.reuse, c[0x0][0x180], PT ; /* 0x0000600006007a0c */ /* 0x040fe40003f26070 */ /*0180*/ IADD3 R8, R6, 0x400, RZ ; /* 0x0000040006087810 */ /* 0x000fc40007ffe0ff */ /*0190*/ ISETP.GE.U32.AND P2, PT, R4, c[0x0][0x180], PT ; /* 0x0000600004007a0c */ /* 0x000fe20003f46070 */ /*01a0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x180] ; /* 0x00006000ff047624 */ /* 0x000fe200078e00ff */ /*01b0*/ IADD3 R9, R6, 0x600, RZ ; /* 0x0000060006097810 */ /* 0x000fe40007ffe0ff */ /*01c0*/ ISETP.GE.U32.AND P3, PT, R8, c[0x0][0x180], PT ; /* 0x0000600008007a0c */ /* 0x000fe40003f66070 */ /*01d0*/ ISETP.GE.U32.AND P4, PT, R9, c[0x0][0x180], PT ; /* 0x0000600009007a0c */ /* 0x000fe20003f86070 */ /*01e0*/ IMAD R9, R4.reuse, 0x4, R7 ; /* 0x0000000404097824 */ /* 0x040fe400078e0207 */ /*01f0*/ @!P1 IMAD.MOV.U32 R6, RZ, RZ, -0x40800000 ; /* 0xbf800000ff069424 */ /* 0x000fe400078e00ff */ /*0200*/ IMAD R11, R4, 0x4, R9 ; /* 0x00000004040b7824 */ /* 0x000fc400078e0209 */ /*0210*/ @!P2 IMAD.MOV.U32 R4, RZ, RZ, -0x40800000 ; /* 0xbf800000ff04a424 */ /* 0x000fe200078e00ff */ /*0220*/ @!P1 STS [R7], R6 ; /* 0x0000000607009388 */ /* 0x0001e60000000800 */ /*0230*/ @!P3 IMAD.MOV.U32 R8, RZ, RZ, -0x40800000 ; /* 0xbf800000ff08b424 */ /* 0x000fe200078e00ff */ /*0240*/ @!P1 STS [R9], R6 ; /* 0x0000000609009388 */ /* 0x0001e20000000800 */ /*0250*/ @!P4 IMAD.MOV.U32 R10, RZ, RZ, -0x40800000 ; /* 0xbf800000ff0ac424 */ /* 0x000fc600078e00ff */ /*0260*/ @!P1 STS [R11], R6 ; /* 0x000000060b009388 */ /* 0x0001e20000000800 */ /*0270*/ ISETP.NE.AND P1, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fc60003f25270 */ /*0280*/ @!P2 STS [R7+0x800], R4 ; /* 0x000800040700a388 */ /* 0x0001e80000000800 */ /*0290*/ @!P2 STS [R9+0x800], R4 ; /* 0x000800040900a388 */ /* 0x0001e80000000800 */ /*02a0*/ @!P2 STS [R11+0x800], R4 ; /* 0x000800040b00a388 */ /* 0x0001e80000000800 */ /*02b0*/ @!P3 STS [R7+0x1000], R8 ; /* 0x001000080700b388 */ /* 0x0001e80000000800 */ /*02c0*/ @!P3 STS [R9+0x1000], R8 ; /* 0x001000080900b388 */ /* 0x0001e80000000800 */ /*02d0*/ @!P3 STS [R11+0x1000], R8 ; /* 0x001000080b00b388 */ /* 0x0001e80000000800 */ /*02e0*/ @!P4 STS [R7+0x1800], R10 ; /* 0x0018000a0700c388 */ /* 0x0001e80000000800 */ /*02f0*/ @!P4 STS [R9+0x1800], R10 ; /* 0x0018000a0900c388 */ /* 0x0001e80000000800 */ /*0300*/ @!P4 STS [R11+0x1800], R10 ; /* 0x0018000a0b00c388 */ /* 0x0001e20000000800 */ /*0310*/ @P1 BRA 0x120 ; /* 0xfffffe0000001947 */ /* 0x000fea000383ffff */ /*0320*/ @!P0 BRA 0x420 ; /* 0x000000f000008947 */ /* 0x000fea0003800000 */ /*0330*/ IMAD R0, R0, 0x200, R5 ; /* 0x0000020000007824 */ /* 0x001fc800078e0205 */ /*0340*/ IMAD.SHL.U32 R2, R0, 0x4, RZ ; /* 0x0000000400027824 */ /* 0x000fe400078e00ff */ /*0350*/ ISETP.GE.U32.AND P0, PT, R0.reuse, c[0x0][0x180], PT ; /* 0x0000600000007a0c */ /* 0x040fe40003f06070 */ /*0360*/ IADD3 R3, R3, -0x1, RZ ; /* 0xffffffff03037810 */ /* 0x000fe40007ffe0ff */ /*0370*/ IADD3 R0, R0, 0x200, RZ ; /* 0x0000020000007810 */ /* 0x000fd20007ffe0ff */ /*0380*/ @!P0 IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x180] ; /* 0x00006000ff058624 */ /* 0x000fe400078e00ff */ /*0390*/ @!P0 IMAD.MOV.U32 R7, RZ, RZ, -0x40800000 ; /* 0xbf800000ff078424 */ /* 0x000fe400078e00ff */ /*03a0*/ @!P0 IMAD R4, R5, 0x4, R2 ; /* 0x0000000405048824 */ /* 0x000fc600078e0202 */ /*03b0*/ @!P0 STS [R2], R7 ; /* 0x0000000702008388 */ /* 0x0001e20000000800 */ /*03c0*/ @!P0 IMAD R5, R5, 0x4, R4 ; /* 0x0000000405058824 */ /* 0x000fc600078e0204 */ /*03d0*/ @!P0 STS [R4], R7 ; /* 0x0000000704008388 */ /* 0x0003e80000000800 */ /*03e0*/ @!P0 STS [R5], R7 ; /* 0x0000000705008388 */ /* 0x0003e20000000800 */ /*03f0*/ ISETP.NE.AND P0, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fe40003f05270 */ /*0400*/ IADD3 R2, R2, 0x800, RZ ; /* 0x0000080002027810 */ /* 0x001fd60007ffe0ff */ /*0410*/ @P0 BRA 0x350 ; /* 0xffffff3000000947 */ /* 0x002fea000383ffff */ /*0420*/ IMAD.MOV.U32 R23, RZ, RZ, c[0x0][0x17c] ; /* 0x00005f00ff177624 */ /* 0x003fca00078e00ff */ /*0430*/ IADD3 R19, R23, c[0x0][0x178], RZ ; /* 0x00005e0017137a10 */ /* 0x000fc80007ffe0ff */ /*0440*/ ISETP.GE.AND P0, PT, R19, 0x2, PT ; /* 0x000000021300780c */ /* 0x000fda0003f06270 */ /*0450*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*0460*/ S2R R18, SR_TID.X ; /* 0x0000000000127919 */ /* 0x000e220000002100 */ /*0470*/ IMAD.MOV.U32 R13, RZ, RZ, 0x1 ; /* 0x00000001ff0d7424 */ /* 0x000fe200078e00ff */ /*0480*/ IADD3 R21, R19, -0x2, RZ ; /* 0xfffffffe13157810 */ /* 0x000fe20007ffe0ff */ /*0490*/ IMAD R2, R25, c[0x0][0x17c], R22 ; /* 0x00005f0019027a24 */ /* 0x000fe200078e0216 */ /*04a0*/ IADD3 R23, R23, -0x1, RZ ; /* 0xffffffff17177810 */ /* 0x000fe20007ffe0ff */ /*04b0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x4 ; /* 0x00000004ff037424 */ /* 0x000fe200078e00ff */ /*04c0*/ IADD3 R19, R19, -0x1, RZ ; /* 0xffffffff13137810 */ /* 0x000fe20007ffe0ff */ /*04d0*/ CS2R R14, SRZ ; /* 0x00000000000e7805 */ /* 0x000fe2000001ff00 */ /*04e0*/ IADD3 R17, R22, 0x1, RZ ; /* 0x0000000116117810 */ /* 0x000fe20007ffe0ff */ /*04f0*/ IMAD.WIDE R2, R2, R3, c[0x0][0x170] ; /* 0x00005c0002027625 */ /* 0x000fe200078e0203 */ /*0500*/ IADD3 R16, R25, 0x1, RZ ; /* 0x0000000119107810 */ /* 0x000fe20007ffe0ff */ /*0510*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0520*/ IADD3 R13, -R13, c[0x0][0x178], RZ ; /* 0x00005e000d0d7a10 */ /* 0x000fc80007ffe1ff */ /*0530*/ ISETP.GT.AND P2, PT, R20, RZ, PT ; /* 0x000000ff1400720c */ /* 0x000fe20003f44270 */ /*0540*/ IMAD.IADD R12, R14.reuse, 0x1, -R13 ; /* 0x000000010e0c7824 */ /* 0x040fe200078e0a0d */ /*0550*/ ISETP.GE.AND P1, PT, R14.reuse, c[0x0][0x178], PT ; /* 0x00005e000e007a0c */ /* 0x040fe20003f26270 */ /*0560*/ IMAD.IADD R11, R14.reuse, 0x1, -R23 ; /* 0x000000010e0b7824 */ /* 0x040fe200078e0a17 */ /*0570*/ ISETP.GE.AND P0, PT, R14, c[0x0][0x17c], PT ; /* 0x00005f000e007a0c */ /* 0x000fe20003f06270 */ /*0580*/ BSSY B0, 0x1180 ; /* 0x00000bf000007945 */ /* 0x000fe20003800000 */ /*0590*/ SEL R12, R12, RZ, P1 ; /* 0x000000ff0c0c7207 */ /* 0x000fc40000800000 */ /*05a0*/ SEL R11, R11, RZ, P0 ; /* 0x000000ff0b0b7207 */ /* 0x000fca0000000000 */ /*05b0*/ @!P2 BRA 0x1170 ; /* 0x00000bb00000a947 */ /* 0x001fea0003800000 */ /*05c0*/ SEL R24, R13, R14, P1 ; /* 0x0000000e0d187207 */ /* 0x000fe40000800000 */ /*05d0*/ IADD3 R10, R15.reuse, 0x1, RZ ; /* 0x000000010f0a7810 */ /* 0x040fe40007ffe0ff */ /*05e0*/ IADD3 R9, R15, 0x2, RZ ; /* 0x000000020f097810 */ /* 0x000fe40007ffe0ff */ /*05f0*/ ISETP.GT.AND P1, PT, R12, 0x1, PT ; /* 0x000000010c00780c */ /* 0x000fe20003f24270 */ /*0600*/ IMAD.HI R0, R10, 0x55555556, RZ ; /* 0x555555560a007827 */ /* 0x000fe200078e02ff */ /*0610*/ ISETP.EQ.AND P3, PT, R24, R13, PT ; /* 0x0000000d1800720c */ /* 0x000fe40003f62270 */ /*0620*/ ISETP.GE.AND P2, PT, R14, c[0x0][0x178], PT ; /* 0x00005e000e007a0c */ /* 0x000fe20003f46270 */ /*0630*/ IMAD.HI R4, R9, 0x55555556, RZ ; /* 0x5555555609047827 */ /* 0x000fe200078e02ff */ /*0640*/ LEA.HI R5, R0, R0, RZ, 0x1 ; /* 0x0000000000057211 */ /* 0x000fc400078f08ff */ /*0650*/ SEL R8, R23, R14, P0 ; /* 0x0000000e17087207 */ /* 0x000fe40000000000 */ /*0660*/ LEA.HI R4, R4, R4, RZ, 0x1 ; /* 0x0000000404047211 */ /* 0x000fe200078f08ff */ /*0670*/ IMAD R10, R5, -0x3, R10 ; /* 0xfffffffd050a7824 */ /* 0x000fe200078e020a */ /*0680*/ SEL R0, RZ, 0xffffffff, P2 ; /* 0xffffffffff007807 */ /* 0x000fc60001000000 */ /*0690*/ IMAD R9, R4, -0x3, R9 ; /* 0xfffffffd04097824 */ /* 0x000fe200078e0209 */ /*06a0*/ @P1 BRA P3, 0xc20 ; /* 0x0000057000001947 */ /* 0x000fea0001800000 */ /*06b0*/ BSSY B2, 0xc10 ; /* 0x0000055000027945 */ /* 0x000fe20003800000 */ /*06c0*/ IMAD.MOV.U32 R27, RZ, RZ, RZ ; /* 0x000000ffff1b7224 */ /* 0x000fc800078e00ff */ /*06d0*/ IMAD R31, R27, 0x200, R18 ; /* 0x000002001b1f7824 */ /* 0x001fca00078e0212 */ /*06e0*/ ISETP.GE.AND P0, PT, R31, c[0x0][0x180], PT ; /* 0x000060001f007a0c */ /* 0x000fda0003f06270 */ /*06f0*/ @P0 BRA 0xc00 ; /* 0x0000050000000947 */ /* 0x000fea0003800000 */ /*0700*/ IMAD.IADD R29, R12, 0x1, R31.reuse ; /* 0x000000010c1d7824 */ /* 0x100fe200078e021f */ /*0710*/ BSSY B1, 0xbd0 ; /* 0x000004b000017945 */ /* 0x000fe20003800000 */ /*0720*/ IMAD.IADD R28, R24, 0x1, -R31.reuse ; /* 0x00000001181c7824 */ /* 0x100fe400078e0a1f */ /*0730*/ IMAD R26, R15, c[0x0][0x180], R31 ; /* 0x000060000f1a7a24 */ /* 0x000fe200078e021f */ /*0740*/ ISETP.GT.AND P0, PT, R29, R8, PT ; /* 0x000000081d00720c */ /* 0x000fc60003f04270 */ /*0750*/ IMAD.SHL.U32 R26, R26, 0x4, RZ ; /* 0x000000041a1a7824 */ /* 0x000fe200078e00ff */ /*0760*/ ISETP.LT.OR P0, PT, R28, R11, P0 ; /* 0x0000000b1c00720c */ /* 0x000fda0000701670 */ /*0770*/ @P0 BRA 0xba0 ; /* 0x0000042000000947 */ /* 0x000fea0003800000 */ /*0780*/ ISETP.GT.AND P0, PT, R28.reuse, R25.reuse, PT ; /* 0x000000191c00720c */ /* 0x0c0fe20003f04270 */ /*0790*/ IMAD.MOV.U32 R5, RZ, RZ, -0x40800000 ; /* 0xbf800000ff057424 */ /* 0x000fe200078e00ff */ /*07a0*/ ISETP.GE.AND P1, PT, R28, R25, PT ; /* 0x000000191c00720c */ /* 0x000fe40003f26270 */ /*07b0*/ ISETP.LE.AND P0, PT, R29.reuse, R22.reuse, !P0 ; /* 0x000000161d00720c */ /* 0x0c0fe40004703270 */ /*07c0*/ ISETP.GE.AND P1, PT, R29, R22, P1 ; /* 0x000000161d00720c */ /* 0x000fc80000f26270 */ /*07d0*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000703570 */ /*07e0*/ @!P0 STS [R26], R5 ; /* 0x000000051a008388 */ /* 0x0001e20000000800 */ /*07f0*/ @!P0 BRA 0xbc0 ; /* 0x000003c000008947 */ /* 0x000fea0003800000 */ /*0800*/ IMAD.MOV.U32 R7, RZ, RZ, 0x4 ; /* 0x00000004ff077424 */ /* 0x000fe400078e00ff */ /*0810*/ IMAD R4, R25, c[0x0][0x178], R28 ; /* 0x00005e0019047a24 */ /* 0x000fe400078e021c */ /*0820*/ IMAD R6, R22, c[0x0][0x17c], R29 ; /* 0x00005f0016067a24 */ /* 0x000fe400078e021d */ /*0830*/ IMAD.WIDE R4, R4, R7, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x001fc800078e0207 */ /*0840*/ IMAD.WIDE R6, R6, R7, c[0x0][0x168] ; /* 0x00005a0006067625 */ /* 0x000fe400078e0207 */ /*0850*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x0000a8000c1e1900 */ /*0860*/ LDG.E R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e1900 */ /*0870*/ IMAD.IADD R31, R0, 0x1, R31 ; /* 0x00000001001f7824 */ /* 0x000fe200078e021f */ /*0880*/ ISETP.NE.AND P2, PT, R29.reuse, R17, PT ; /* 0x000000111d00720c */ /* 0x040fe20003f45270 */ /*0890*/ BSSY B3, 0xa00 ; /* 0x0000016000037945 */ /* 0x000fe20003800000 */ /*08a0*/ ISETP.NE.AND P0, PT, R29, R22, PT ; /* 0x000000161d00720c */ /* 0x000fc40003f05270 */ /*08b0*/ IADD3 R30, R31.reuse, 0x1, RZ ; /* 0x000000011f1e7810 */ /* 0x040fe20007ffe0ff */ /*08c0*/ IMAD.MOV.U32 R4, RZ, RZ, -0x40800000 ; /* 0xbf800000ff047424 */ /* 0x001fe200078e00ff */ /*08d0*/ ISETP.GT.AND P1, PT, R28, RZ, PT ; /* 0x000000ff1c00720c */ /* 0x000fe40003f24270 */ /*08e0*/ ISETP.GE.AND P4, PT, R30, R19, PT ; /* 0x000000131e00720c */ /* 0x000fe40003f86270 */ /*08f0*/ ISETP.EQ.AND P2, PT, R28.reuse, R25, !P2 ; /* 0x000000191c00720c */ /* 0x040fe40005742270 */ /*0900*/ ISETP.LT.OR P4, PT, R28.reuse, 0x1, P4 ; /* 0x000000011c00780c */ /* 0x040fe40002781670 */ /*0910*/ ISETP.EQ.AND P0, PT, R28, R16, !P0 ; /* 0x000000101c00720c */ /* 0x000fe20004702270 */ /*0920*/ IMAD R28, R10, c[0x0][0x180], R31 ; /* 0x000060000a1c7a24 */ /* 0x000fe200078e021f */ /*0930*/ ISETP.GT.AND P1, PT, R31, -0x1, P1 ; /* 0xffffffff1f00780c */ /* 0x000fc40000f24270 */ /*0940*/ ISETP.GE.AND P3, PT, R29, 0x1, PT ; /* 0x000000011d00780c */ /* 0x000fe20003f66270 */ /*0950*/ IMAD.SHL.U32 R28, R28, 0x4, RZ ; /* 0x000000041c1c7824 */ /* 0x000fe200078e00ff */ /*0960*/ PLOP3.LUT P0, PT, P1, P2, P0, 0x10, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40000f04200 */ /*0970*/ ISETP.LT.OR P3, PT, R31, RZ, !P3 ; /* 0x000000ff1f00720c */ /* 0x000fe20005f61670 */ /*0980*/ FADD R7, -R6, R5 ; /* 0x0000000506077221 */ /* 0x004fe20000000100 */ /*0990*/ FSETP.GEU.AND P1, PT, R5, R6, PT ; /* 0x000000060500720b */ /* 0x000fc80003f2e000 */ /*09a0*/ FSEL R29, -R7, R7, !P1 ; /* 0x00000007071d7208 */ /* 0x000fe20004800100 */ /*09b0*/ @P4 BRA 0x9f0 ; /* 0x0000003000004947 */ /* 0x000fea0003800000 */ /*09c0*/ LDS R6, [R28+0x4] ; /* 0x000004001c067984 */ /* 0x000e240000000800 */ /*09d0*/ FSETP.GT.AND P1, PT, R6, -1, PT ; /* 0xbf8000000600780b */ /* 0x001fda0003f24000 */ /*09e0*/ @P1 FADD R4, R29, R6 ; /* 0x000000061d041221 */ /* 0x000fe40000000000 */ /*09f0*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*0a00*/ BSSY B3, 0xa90 ; /* 0x0000008000037945 */ /* 0x000fe20003800000 */ /*0a10*/ @P3 BRA 0xa80 ; /* 0x0000006000003947 */ /* 0x000fea0003800000 */ /*0a20*/ LDS R28, [R28] ; /* 0x000000001c1c7984 */ /* 0x000e240000000800 */ /*0a30*/ FSETP.GT.AND P2, PT, R28, -1, PT ; /* 0xbf8000001c00780b */ /* 0x001fda0003f44000 */ /*0a40*/ @P2 FADD R5, R29, R28 ; /* 0x0000001c1d052221 */ /* 0x000fca0000000000 */ /*0a50*/ @P2 FSETP.GEU.AND P1, PT, R5, R4, PT ; /* 0x000000040500220b */ /* 0x000fc80003f2e000 */ /*0a60*/ @P2 FSETP.EQ.OR P1, PT, R4, -1, !P1 ; /* 0xbf8000000400280b */ /* 0x000fc80004f22400 */ /*0a70*/ @P2 FSEL R4, R5, R4, P1 ; /* 0x0000000405042208 */ /* 0x000fc80000800000 */ /*0a80*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*0a90*/ BSSY B3, 0xb30 ; /* 0x0000009000037945 */ /* 0x000fe20003800000 */ /*0aa0*/ @!P0 BRA 0xb20 ; /* 0x0000007000008947 */ /* 0x000fea0003800000 */ /*0ab0*/ IMAD R5, R9, c[0x0][0x180], R31 ; /* 0x0000600009057a24 */ /* 0x000fca00078e021f */ /*0ac0*/ LDS R6, [R5.X4] ; /* 0x0000000005067984 */ /* 0x000e240000004800 */ /*0ad0*/ FSETP.GT.AND P1, PT, R6, -1, PT ; /* 0xbf8000000600780b */ /* 0x001fda0003f24000 */ /*0ae0*/ @P1 FADD R7, R29, R6 ; /* 0x000000061d071221 */ /* 0x000fca0000000000 */ /*0af0*/ @P1 FSETP.GEU.AND P0, PT, R7, R4, PT ; /* 0x000000040700120b */ /* 0x000fc80003f0e000 */ /*0b00*/ @P1 FSETP.EQ.OR P0, PT, R4, -1, !P0 ; /* 0xbf8000000400180b */ /* 0x000fc80004702400 */ /*0b10*/ @P1 FSEL R4, R7, R4, P0 ; /* 0x0000000407041208 */ /* 0x000fc80000000000 */ /*0b20*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*0b30*/ FSETP.NEU.AND P0, PT, R4, -1, PT ; /* 0xbf8000000400780b */ /* 0x000fc80003f0d000 */ /*0b40*/ FSEL R29, R29, R4, !P0 ; /* 0x000000041d1d7208 */ /* 0x000fe40004000000 */ /*0b50*/ ISETP.NE.AND P0, PT, R14, R21, PT ; /* 0x000000150e00720c */ /* 0x000fc60003f05270 */ /*0b60*/ STS [R26], R29 ; /* 0x0000001d1a007388 */ /* 0x0001f40000000800 */ /*0b70*/ @P0 BRA 0xbc0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*0b80*/ STG.E [R2.64], R29 ; /* 0x0000001d02007986 */ /* 0x0011e2000c101904 */ /*0b90*/ BRA 0xbc0 ; /* 0x0000002000007947 */ /* 0x000fea0003800000 */ /*0ba0*/ IMAD.MOV.U32 R5, RZ, RZ, -0x40800000 ; /* 0xbf800000ff057424 */ /* 0x000fca00078e00ff */ /*0bb0*/ STS [R26], R5 ; /* 0x000000051a007388 */ /* 0x0001e40000000800 */ /*0bc0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x001fea0003800000 */ /*0bd0*/ IADD3 R27, R27, 0x1, RZ ; /* 0x000000011b1b7810 */ /* 0x000fc80007ffe0ff */ /*0be0*/ ISETP.GE.AND P0, PT, R27, R20, PT ; /* 0x000000141b00720c */ /* 0x000fda0003f06270 */ /*0bf0*/ @!P0 BRA 0x6d0 ; /* 0xfffffad000008947 */ /* 0x000fea000383ffff */ /*0c00*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0c10*/ BRA 0x1170 ; /* 0x0000055000007947 */ /* 0x000fea0003800000 */ /*0c20*/ IMAD.MOV.U32 R27, RZ, RZ, RZ ; /* 0x000000ffff1b7224 */ /* 0x000fc800078e00ff */ /*0c30*/ IMAD R24, R27, 0x200, R18 ; /* 0x000002001b187824 */ /* 0x001fca00078e0212 */ /*0c40*/ ISETP.GE.AND P0, PT, R24, c[0x0][0x180], PT ; /* 0x0000600018007a0c */ /* 0x000fda0003f06270 */ /*0c50*/ @P0 BRA 0x1170 ; /* 0x0000051000000947 */ /* 0x000fea0003800000 */ /*0c60*/ IMAD.IADD R29, R12, 0x1, R24.reuse ; /* 0x000000010c1d7824 */ /* 0x100fe200078e0218 */ /*0c70*/ BSSY B1, 0x1140 ; /* 0x000004c000017945 */ /* 0x000fe20003800000 */ /*0c80*/ IMAD.IADD R28, R13, 0x1, -R24.reuse ; /* 0x000000010d1c7824 */ /* 0x100fe400078e0a18 */ /*0c90*/ IMAD R26, R15, c[0x0][0x180], R24 ; /* 0x000060000f1a7a24 */ /* 0x000fe200078e0218 */ /*0ca0*/ ISETP.GT.AND P0, PT, R29, R8, PT ; /* 0x000000081d00720c */ /* 0x000fc60003f04270 */ /*0cb0*/ IMAD.SHL.U32 R26, R26, 0x4, RZ ; /* 0x000000041a1a7824 */ /* 0x000fe200078e00ff */ /*0cc0*/ ISETP.LT.OR P0, PT, R28, R11, P0 ; /* 0x0000000b1c00720c */ /* 0x000fda0000701670 */ /*0cd0*/ @P0 BRA 0x1110 ; /* 0x0000043000000947 */ /* 0x000fea0003800000 */ /*0ce0*/ ISETP.GT.AND P0, PT, R28.reuse, R25.reuse, PT ; /* 0x000000191c00720c */ /* 0x0c0fe20003f04270 */ /*0cf0*/ IMAD.MOV.U32 R5, RZ, RZ, -0x40800000 ; /* 0xbf800000ff057424 */ /* 0x000fe200078e00ff */ /*0d00*/ ISETP.GE.AND P1, PT, R28, R25, PT ; /* 0x000000191c00720c */ /* 0x000fe40003f26270 */ /*0d10*/ ISETP.LE.AND P0, PT, R29.reuse, R22.reuse, !P0 ; /* 0x000000161d00720c */ /* 0x0c0fe40004703270 */ /*0d20*/ ISETP.GE.AND P1, PT, R29, R22, P1 ; /* 0x000000161d00720c */ /* 0x000fc80000f26270 */ /*0d30*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000703570 */ /*0d40*/ @!P0 STS [R26], R5 ; /* 0x000000051a008388 */ /* 0x0001e20000000800 */ /*0d50*/ @!P0 BRA 0x1130 ; /* 0x000003d000008947 */ /* 0x000fea0003800000 */ /*0d60*/ IMAD.MOV.U32 R7, RZ, RZ, 0x4 ; /* 0x00000004ff077424 */ /* 0x000fe400078e00ff */ /*0d70*/ IMAD R4, R25, c[0x0][0x178], R28 ; /* 0x00005e0019047a24 */ /* 0x000fe400078e021c */ /*0d80*/ IMAD R6, R22, c[0x0][0x17c], R29 ; /* 0x00005f0016067a24 */ /* 0x000fe400078e021d */ /*0d90*/ IMAD.WIDE R4, R4, R7, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x001fc800078e0207 */ /*0da0*/ IMAD.WIDE R6, R6, R7, c[0x0][0x168] ; /* 0x00005a0006067625 */ /* 0x000fe400078e0207 */ /*0db0*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea8000c1e1900 */ /*0dc0*/ LDG.E R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x0000a2000c1e1900 */ /*0dd0*/ IMAD.IADD R31, R0, 0x1, R24 ; /* 0x00000001001f7824 */ /* 0x000fe200078e0218 */ /*0de0*/ ISETP.NE.AND P2, PT, R29.reuse, R17, PT ; /* 0x000000111d00720c */ /* 0x040fe20003f45270 */ /*0df0*/ BSSY B2, 0xf60 ; /* 0x0000016000027945 */ /* 0x000fe20003800000 */ /*0e00*/ ISETP.NE.AND P0, PT, R29, R22, PT ; /* 0x000000161d00720c */ /* 0x000fc40003f05270 */ /*0e10*/ IADD3 R0, R31, 0x1, RZ ; /* 0x000000011f007810 */ /* 0x000fe40007ffe0ff */ /*0e20*/ ISETP.GT.AND P1, PT, R28, RZ, PT ; /* 0x000000ff1c00720c */ /* 0x000fe40003f24270 */ /*0e30*/ ISETP.GE.AND P4, PT, R0, R19, PT ; /* 0x000000130000720c */ /* 0x000fe20003f86270 */ /*0e40*/ IMAD R7, R10, c[0x0][0x180], R31 ; /* 0x000060000a077a24 */ /* 0x001fe200078e021f */ /*0e50*/ ISETP.EQ.AND P2, PT, R28.reuse, R25, !P2 ; /* 0x000000191c00720c */ /* 0x040fe20005742270 */ /*0e60*/ IMAD.MOV.U32 R0, RZ, RZ, -0x40800000 ; /* 0xbf800000ff007424 */ /* 0x000fe200078e00ff */ /*0e70*/ ISETP.LT.OR P4, PT, R28.reuse, 0x1, P4 ; /* 0x000000011c00780c */ /* 0x040fe40002781670 */ /*0e80*/ ISETP.EQ.AND P0, PT, R28, R16, !P0 ; /* 0x000000101c00720c */ /* 0x000fc40004702270 */ /*0e90*/ ISETP.GT.AND P1, PT, R24, -0x2, P1 ; /* 0xfffffffe1800780c */ /* 0x000fe40000f24270 */ /*0ea0*/ ISETP.GE.AND P3, PT, R29, 0x1, PT ; /* 0x000000011d00780c */ /* 0x000fe40003f66270 */ /*0eb0*/ PLOP3.LUT P0, PT, P1, P2, P0, 0x10, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40000f04200 */ /*0ec0*/ ISETP.LT.OR P3, PT, R31, RZ, !P3 ; /* 0x000000ff1f00720c */ /* 0x000fe20005f61670 */ /*0ed0*/ FADD R4, -R6, R5 ; /* 0x0000000506047221 */ /* 0x004fe20000000100 */ /*0ee0*/ FSETP.GEU.AND P1, PT, R5, R6, PT ; /* 0x000000060500720b */ /* 0x000fe20003f2e000 */ /*0ef0*/ IMAD.SHL.U32 R6, R7, 0x4, RZ ; /* 0x0000000407067824 */ /* 0x000fc600078e00ff */ /*0f00*/ FSEL R7, -R4, R4, !P1 ; /* 0x0000000404077208 */ /* 0x000fe20004800100 */ /*0f10*/ @P4 BRA 0xf50 ; /* 0x0000003000004947 */ /* 0x000fea0003800000 */ /*0f20*/ LDS R4, [R6+0x4] ; /* 0x0000040006047984 */ /* 0x000e240000000800 */ /*0f30*/ FSETP.GT.AND P1, PT, R4, -1, PT ; /* 0xbf8000000400780b */ /* 0x001fda0003f24000 */ /*0f40*/ @P1 FADD R0, R7, R4 ; /* 0x0000000407001221 */ /* 0x000fe40000000000 */ /*0f50*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0f60*/ BSSY B2, 0xff0 ; /* 0x0000008000027945 */ /* 0x000fe20003800000 */ /*0f70*/ @P3 BRA 0xfe0 ; /* 0x0000006000003947 */ /* 0x000fea0003800000 */ /*0f80*/ LDS R6, [R6] ; /* 0x0000000006067984 */ /* 0x000e240000000800 */ /*0f90*/ FSETP.GT.AND P2, PT, R6, -1, PT ; /* 0xbf8000000600780b */ /* 0x001fda0003f44000 */ /*0fa0*/ @P2 FADD R5, R7, R6 ; /* 0x0000000607052221 */ /* 0x000fca0000000000 */ /*0fb0*/ @P2 FSETP.GEU.AND P1, PT, R5, R0, PT ; /* 0x000000000500220b */ /* 0x000fc80003f2e000 */ /*0fc0*/ @P2 FSETP.EQ.OR P1, PT, R0, -1, !P1 ; /* 0xbf8000000000280b */ /* 0x000fc80004f22400 */ /*0fd0*/ @P2 FSEL R0, R5, R0, P1 ; /* 0x0000000005002208 */ /* 0x000fc80000800000 */ /*0fe0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0ff0*/ BSSY B2, 0x1090 ; /* 0x0000009000027945 */ /* 0x000fe20003800000 */ /*1000*/ @!P0 BRA 0x1080 ; /* 0x0000007000008947 */ /* 0x000fea0003800000 */ /*1010*/ IMAD R24, R9, c[0x0][0x180], R24 ; /* 0x0000600009187a24 */ /* 0x000fcc00078e0218 */ /*1020*/ LDS R24, [R24.X4+0x4] ; /* 0x0000040018187984 */ /* 0x000e240000004800 */ /*1030*/ FSETP.GT.AND P1, PT, R24, -1, PT ; /* 0xbf8000001800780b */ /* 0x001fda0003f24000 */ /*1040*/ @P1 FADD R5, R7, R24 ; /* 0x0000001807051221 */ /* 0x000fca0000000000 */ /*1050*/ @P1 FSETP.GEU.AND P0, PT, R5, R0, PT ; /* 0x000000000500120b */ /* 0x000fc80003f0e000 */ /*1060*/ @P1 FSETP.EQ.OR P0, PT, R0, -1, !P0 ; /* 0xbf8000000000180b */ /* 0x000fc80004702400 */ /*1070*/ @P1 FSEL R0, R5, R0, P0 ; /* 0x0000000005001208 */ /* 0x000fc80000000000 */ /*1080*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1090*/ FSETP.NEU.AND P0, PT, R0, -1, PT ; /* 0xbf8000000000780b */ /* 0x000fc80003f0d000 */ /*10a0*/ FSEL R7, R7, R0, !P0 ; /* 0x0000000007077208 */ /* 0x000fe20004000000 */ /*10b0*/ IMAD.MOV.U32 R0, RZ, RZ, 0x1 ; /* 0x00000001ff007424 */ /* 0x000fe200078e00ff */ /*10c0*/ ISETP.NE.AND P0, PT, R14, R21, PT ; /* 0x000000150e00720c */ /* 0x000fc60003f05270 */ /*10d0*/ STS [R26], R7 ; /* 0x000000071a007388 */ /* 0x0001f40000000800 */ /*10e0*/ @P0 BRA 0x1130 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*10f0*/ STG.E [R2.64], R7 ; /* 0x0000000702007986 */ /* 0x0011e2000c101904 */ /*1100*/ BRA 0x1130 ; /* 0x0000002000007947 */ /* 0x000fea0003800000 */ /*1110*/ IMAD.MOV.U32 R5, RZ, RZ, -0x40800000 ; /* 0xbf800000ff057424 */ /* 0x000fca00078e00ff */ /*1120*/ STS [R26], R5 ; /* 0x000000051a007388 */ /* 0x0001e40000000800 */ /*1130*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x001fea0003800000 */ /*1140*/ IADD3 R27, R27, 0x1, RZ ; /* 0x000000011b1b7810 */ /* 0x000fc80007ffe0ff */ /*1150*/ ISETP.GE.AND P0, PT, R27, R20, PT ; /* 0x000000141b00720c */ /* 0x000fda0003f06270 */ /*1160*/ @!P0 BRA 0xc30 ; /* 0xfffffac000008947 */ /* 0x000fea000383ffff */ /*1170*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*1180*/ IADD3 R14, R14, 0x1, RZ ; /* 0x000000010e0e7810 */ /* 0x000fe20007ffe0ff */ /*1190*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*11a0*/ IADD3 R15, R15, 0x2, RZ ; /* 0x000000020f0f7810 */ /* 0x000fe40007ffe0ff */ /*11b0*/ ISETP.GE.AND P0, PT, R14, R19, PT ; /* 0x000000130e00720c */ /* 0x000fc60003f06270 */ /*11c0*/ IMAD.HI R0, R15, 0x55555556, RZ ; /* 0x555555560f007827 */ /* 0x000fca00078e02ff */ /*11d0*/ LEA.HI R0, R0, R0, RZ, 0x1 ; /* 0x0000000000007211 */ /* 0x000fca00078f08ff */ /*11e0*/ IMAD R15, R0, -0x3, R15 ; /* 0xfffffffd000f7824 */ /* 0x000fe200078e020f */ /*11f0*/ @P0 CALL.REL.NOINC 0x1210 ; /* 0x0000001000000944 */ /* 0x000fe20003c00000 */ /*1200*/ BRA 0x530 ; /* 0xfffff32000007947 */ /* 0x000fea000383ffff */ /*1210*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*1220*/ BRA 0x1220; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*1230*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1280*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1290*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*12a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*12b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*12c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*12d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*12e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*12f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> __global__ void DTWSSM(float* SSMA, float* SSMB, float* CSM, int M, int N, int diagLen, int diagLenPow2) { //Have circularly rotating system of 3 buffers extern __shared__ float x[]; //Circular buffer int off = 0; int upoff = 0; //Other local variables int i, k; int i1, i2, j1, j2; int thisi, thisj; int idx; float val, score; int ci = blockIdx.x; int cj = blockIdx.y; //Figure out K (number of batches) int K = diagLenPow2 >> 9; if (K == 0) { K = 1; } //Initialize all buffer elements to -1 for (k = 0; k < K; k++) { for (off = 0; off < 3; off++) { if (512*k + threadIdx.x < diagLen) { x[512*k + threadIdx.x + off*diagLen] = -1; } } } off = 0; //Process each diagonal for (i = 0; i < N + M - 1; i++) { //Figure out the bounds of this diagonal i1 = i; j1 = 0; upoff = -1; if (i1 >= M) { i1 = M-1; j1 = i - (M-1); upoff = 0; } j2 = i; i2 = 0; if (j2 >= N) { j2 = N-1; i2 = i - (N-1); } //Update each batch for (k = 0; k < K; k++) { idx = k*512 + threadIdx.x; if (idx >= diagLen) { break; } thisi = i1 - idx; thisj = j1 + idx; if (thisi < i2 || thisj > j2) { x[off*diagLen + idx] = -1; continue; } if (!((thisi <= ci && thisj <= cj) || (thisi >= ci && thisj >= cj))) { x[off*diagLen + idx] = -1; continue; } val = SSMA[ci*M + thisi] - SSMB[cj*N + thisj]; if (val < 0) { val *= -1; } score = -1; //Above if (idx + upoff + 1 < N + M - 1 && thisi > 0) { if (x[((off+1)%3)*diagLen + idx + upoff + 1] > -1) { score = val + x[((off+1)%3)*diagLen + idx + upoff + 1]; } } if (idx + upoff >= 0 && thisj > 0) { //Left if (x[((off+1)%3)*diagLen + idx + upoff] > -1) { if (score == -1 || x[((off+1)%3)*diagLen + idx + upoff] + val < score) { score = x[((off+1)%3)*diagLen + idx + upoff] + val; } } } if (i1 == M-1 && j1 > 1) { upoff = 1; } if (!((thisi == ci && thisj == cj + 1) || (thisi == ci + 1 && thisj == cj))) { if (idx + upoff >= 0 && thisi > 0) { //Diagonal if (x[((off+2)%3)*diagLen + idx + upoff] > -1) { if (score == -1 || x[((off+2)%3)*diagLen + idx + upoff] + val < score) { score = x[((off+2)%3)*diagLen + idx + upoff] + val; } } } } if (score == -1) { score = val; } x[off*diagLen + idx] = score; if (i == N + M - 2) { CSM[ci*N + cj] = score; } } off = (off + 2) % 3; //Cycle buffers __syncthreads(); } }
.text .file "DTWSSMGPU.hip" .globl _Z21__device_stub__DTWSSMPfS_S_iiii # -- Begin function _Z21__device_stub__DTWSSMPfS_S_iiii .type _Z21__device_stub__DTWSSMPfS_S_iiii,@function _Z21__device_stub__DTWSSMPfS_S_iiii: # @_Z21__device_stub__DTWSSMPfS_S_iiii .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $160, %rsp .cfi_def_cfa_offset 208 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 56(%rsp), %rax movq %rdi, (%rax) leaq 48(%rsp), %rdi movq %rsi, (%rdi) leaq 40(%rsp), %rsi movq %rdx, (%rsi) leaq 20(%rsp), %rdx movl %ecx, (%rdx) leaq 16(%rsp), %rcx movl %r8d, (%rcx) leaq 12(%rsp), %r8 movl %r9d, (%r8) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) movq %r8, 40(%rbx) leaq 208(%rsp), %rax movq %rax, 48(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 32(%rsp), %r12 leaq 24(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z6DTWSSMPfS_S_iiii, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $176, %rsp .cfi_adjust_cfa_offset -176 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z21__device_stub__DTWSSMPfS_S_iiii, .Lfunc_end0-_Z21__device_stub__DTWSSMPfS_S_iiii .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z6DTWSSMPfS_S_iiii, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z6DTWSSMPfS_S_iiii,@object # @_Z6DTWSSMPfS_S_iiii .section .rodata,"a",@progbits .globl _Z6DTWSSMPfS_S_iiii .p2align 3, 0x0 _Z6DTWSSMPfS_S_iiii: .quad _Z21__device_stub__DTWSSMPfS_S_iiii .size _Z6DTWSSMPfS_S_iiii, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z6DTWSSMPfS_S_iiii" .size .L__unnamed_1, 20 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z21__device_stub__DTWSSMPfS_S_iiii .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z6DTWSSMPfS_S_iiii .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z6DTWSSMPfS_S_iiii ; -- Begin function _Z6DTWSSMPfS_S_iiii .globl _Z6DTWSSMPfS_S_iiii .p2align 8 .type _Z6DTWSSMPfS_S_iiii,@function _Z6DTWSSMPfS_S_iiii: ; @_Z6DTWSSMPfS_S_iiii ; %bb.0: s_load_b128 s[4:7], s[0:1], 0x18 s_waitcnt lgkmcnt(0) s_ashr_i32 s2, s7, 9 s_cmpk_gt_u32 s7, 0x1ff s_cselect_b32 s7, s2, 1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) s_cmp_lt_i32 s7, 1 s_cselect_b32 s12, -1, 0 s_and_b32 vcc_lo, exec_lo, s12 s_cbranch_vccnz .LBB0_7 ; %bb.1: ; %.preheader198.lr.ph v_lshl_add_u32 v1, v0, 2, 0 v_mov_b32_e32 v2, -1.0 s_mov_b32 s2, 0 s_lshl_b32 s3, s6, 2 .LBB0_2: ; %.preheader198 ; =>This Loop Header: Depth=1 ; Child Loop BB0_3 Depth 2 v_lshl_add_u32 v3, s2, 9, v0 s_mov_b32 s8, 3 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s6, v3 v_mov_b32_e32 v3, v1 .LBB0_3: ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_and_saveexec_b32 s9, vcc_lo s_cbranch_execz .LBB0_5 ; %bb.4: ; in Loop: Header=BB0_3 Depth=2 ds_store_b32 v3, v2 .LBB0_5: ; in Loop: Header=BB0_3 Depth=2 s_or_b32 exec_lo, exec_lo, s9 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) v_add_nc_u32_e32 v3, s3, v3 s_add_i32 s8, s8, -1 s_cmp_lg_u32 s8, 0 s_cbranch_scc1 .LBB0_3 ; %bb.6: ; in Loop: Header=BB0_2 Depth=1 v_add_nc_u32_e32 v1, 0x800, v1 s_add_i32 s2, s2, 1 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_eq_u32 s2, s7 s_cbranch_scc0 .LBB0_2 .LBB0_7: ; %.preheader s_add_i32 s20, s5, s4 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_lt_i32 s20, 2 s_cbranch_scc1 .LBB0_46 ; %bb.8: ; %.lr.ph206 s_clause 0x1 s_load_b64 s[2:3], s[0:1], 0x10 s_load_b128 s[8:11], s[0:1], 0x0 s_mul_i32 s1, s14, s5 v_sub_nc_u32_e32 v1, 0, v0 s_add_i32 s22, s1, s15 v_dual_mov_b32 v2, 0 :: v_dual_mov_b32 v3, -1.0 s_ashr_i32 s23, s22, 31 s_add_i32 s13, s20, -1 s_lshl_b64 s[22:23], s[22:23], 2 s_add_i32 s16, s4, -1 s_add_i32 s17, s5, -1 s_add_i32 s20, s20, -2 s_mul_i32 s18, s14, s4 s_mul_i32 s19, s15, s5 s_mov_b32 s0, 0 s_waitcnt lgkmcnt(0) s_add_u32 s2, s2, s22 s_addc_u32 s3, s3, s23 s_sub_i32 s21, 0, s14 s_mov_b32 s22, 0 .LBB0_9: ; =>This Loop Header: Depth=1 ; Child Loop BB0_13 Depth 2 s_and_not1_b32 vcc_lo, exec_lo, s12 s_mov_b32 s1, -1 ; implicit-def: $sgpr23 s_cbranch_vccnz .LBB0_11 ; %bb.10: ; %.._crit_edge_crit_edge ; in Loop: Header=BB0_9 Depth=1 s_add_i32 s1, s0, 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_hi_u32 s23, s1, 0xaaaaaaab s_lshr_b32 s23, s23, 1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_i32 s23, s23, 3 s_sub_i32 s23, s1, s23 s_mov_b32 s1, 0 .LBB0_11: ; %Flow257 ; in Loop: Header=BB0_9 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_45 ; %bb.12: ; %.lr.ph ; in Loop: Header=BB0_9 Depth=1 s_sub_i32 s1, s22, s16 s_cmp_lt_i32 s22, s4 v_mad_u64_u32 v[6:7], null, s0, s6, v[0:1] s_cselect_b32 s23, -1, 0 v_mov_b32_e32 v7, v0 v_cndmask_b32_e64 v4, 0, -1, s23 s_and_b32 s23, s23, exec_lo s_cselect_b32 s24, 0, s1 s_cselect_b32 s1, s22, s16 s_sub_i32 s23, s22, s17 s_cmp_lt_i32 s22, s5 v_add_nc_u32_e32 v5, s1, v1 s_cselect_b32 s25, 0, s23 s_cselect_b32 s26, s22, s17 s_add_i32 s23, s0, 1 v_lshl_add_u32 v6, v6, 2, 0 s_cmp_lg_u32 s23, 3 s_mov_b32 s27, 0 s_cselect_b32 s28, s23, 0 s_cmp_eq_u32 s1, s16 s_mul_i32 s28, s28, s6 s_cselect_b32 s23, -1, 0 s_cmp_gt_i32 s24, 1 s_mov_b32 s38, s7 s_cselect_b32 s29, -1, 0 s_add_i32 s30, s0, 2 s_and_b32 s29, s23, s29 s_mul_hi_u32 s31, s30, 0xaaaaaaab ; implicit-def: $sgpr39 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_lshr_b32 s31, s31, 1 s_mul_i32 s31, s31, 3 s_delay_alu instid0(SALU_CYCLE_1) s_sub_i32 s23, s30, s31 s_cmp_eq_u32 s22, s20 s_mul_i32 s30, s23, s6 s_cselect_b32 s31, -1, 0 s_add_i32 s33, s21, s1 s_sub_i32 s35, s15, s24 s_add_i32 s34, s33, -1 s_add_i32 s36, s35, 1 s_add_i32 s37, s19, s24 .LBB0_13: ; Parent Loop BB0_9 Depth=1 ; => This Inner Loop Header: Depth=2 s_or_b32 s39, s39, exec_lo s_mov_b32 s40, exec_lo v_cmpx_gt_i32_e64 s6, v7 s_cbranch_execz .LBB0_43 ; %bb.14: ; in Loop: Header=BB0_13 Depth=2 v_add_nc_u32_e32 v11, s24, v7 v_cmp_le_i32_e32 vcc_lo, s25, v5 ; implicit-def: $vgpr8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_ge_i32_e64 s0, s26, v11 s_and_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_saveexec_b32 s1, s0 s_xor_b32 s41, exec_lo, s1 s_cbranch_execz .LBB0_40 ; %bb.15: ; in Loop: Header=BB0_13 Depth=2 v_cmp_lt_i32_e32 vcc_lo, s14, v5 v_cmp_lt_i32_e64 s0, s15, v11 s_mov_b32 s42, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_or_b32 s0, vcc_lo, s0 s_xor_b32 s1, s0, -1 s_and_saveexec_b32 s43, s0 ; %bb.16: ; in Loop: Header=BB0_13 Depth=2 v_cmp_le_i32_e32 vcc_lo, s14, v5 v_cmp_le_i32_e64 s0, s15, v11 s_and_not1_b32 s1, s1, exec_lo s_mov_b32 s42, exec_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s0, vcc_lo, s0 s_and_b32 s0, s0, exec_lo s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 s1, s1, s0 ; %bb.17: ; %Flow251 ; in Loop: Header=BB0_13 Depth=2 s_or_b32 exec_lo, exec_lo, s43 ; implicit-def: $vgpr8 s_and_saveexec_b32 s43, s1 s_cbranch_execz .LBB0_37 ; %bb.18: ; in Loop: Header=BB0_13 Depth=2 v_add_nc_u32_e32 v8, s18, v5 v_add_nc_u32_e32 v12, s37, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_ashrrev_i32_e32 v9, 31, v8 v_ashrrev_i32_e32 v13, 31, v12 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b64 v[8:9], 2, v[8:9] v_lshlrev_b64 v[12:13], 2, v[12:13] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v8, vcc_lo, s8, v8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v9, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v12, vcc_lo, s10, v12 v_add_co_ci_u32_e32 v13, vcc_lo, s11, v13, vcc_lo v_cmp_lt_i32_e32 vcc_lo, 0, v5 global_load_b32 v9, v[8:9], off global_load_b32 v10, v[12:13], off v_add_nc_u32_e32 v8, v7, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v12, 1, v8 v_cmp_gt_i32_e64 s0, s13, v12 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) s_and_b32 s0, vcc_lo, s0 s_waitcnt vmcnt(0) v_dual_sub_f32 v9, v9, v10 :: v_dual_mov_b32 v10, -1.0 v_cmp_gt_f32_e64 s1, 0, v9 s_delay_alu instid0(VALU_DEP_1) v_cndmask_b32_e64 v9, v9, -v9, s1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_22 ; %bb.19: ; in Loop: Header=BB0_13 Depth=2 v_add3_u32 v10, s28, v7, v4 s_mov_b32 s44, exec_lo s_delay_alu instid0(VALU_DEP_1) v_lshl_add_u32 v10, v10, 2, 0 ds_load_b32 v12, v10 offset:4 v_mov_b32_e32 v10, -1.0 s_waitcnt lgkmcnt(0) v_cmpx_lt_f32_e32 -1.0, v12 ; %bb.20: ; in Loop: Header=BB0_13 Depth=2 v_add_f32_e32 v10, v9, v12 ; %bb.21: ; %Flow250 ; in Loop: Header=BB0_13 Depth=2 s_or_b32 exec_lo, exec_lo, s44 .LBB0_22: ; in Loop: Header=BB0_13 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) s_or_b32 exec_lo, exec_lo, s1 v_cmp_lt_i32_e64 s0, -1, v8 v_cmp_lt_i32_e64 s1, 0, v11 s_and_b32 s0, s0, s1 s_delay_alu instid0(SALU_CYCLE_1) s_and_saveexec_b32 s44, s0 s_cbranch_execz .LBB0_26 ; %bb.23: ; in Loop: Header=BB0_13 Depth=2 v_add3_u32 v8, s28, v7, v4 s_mov_b32 s45, exec_lo s_delay_alu instid0(VALU_DEP_1) v_lshl_add_u32 v8, v8, 2, 0 ds_load_b32 v8, v8 s_waitcnt lgkmcnt(0) v_cmpx_lt_f32_e32 -1.0, v8 ; %bb.24: ; in Loop: Header=BB0_13 Depth=2 v_add_f32_e32 v8, v9, v8 v_cmp_eq_f32_e64 s0, -1.0, v10 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_f32_e64 s1, v8, v10 s_or_b32 s0, s0, s1 s_delay_alu instid0(SALU_CYCLE_1) v_cndmask_b32_e64 v10, v10, v8, s0 ; %bb.25: ; %Flow249 ; in Loop: Header=BB0_13 Depth=2 s_or_b32 exec_lo, exec_lo, s45 .LBB0_26: ; in Loop: Header=BB0_13 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2) s_or_b32 exec_lo, exec_lo, s44 v_cmp_ne_u32_e64 s0, s33, v7 v_cmp_ne_u32_e64 s1, s36, v7 v_cndmask_b32_e64 v8, v4, 1, s29 s_or_b32 s0, s0, s1 s_delay_alu instid0(SALU_CYCLE_1) s_and_saveexec_b32 s44, s0 s_cbranch_execz .LBB0_34 ; %bb.27: ; in Loop: Header=BB0_13 Depth=2 v_cmp_ne_u32_e64 s0, s34, v7 v_cmp_ne_u32_e64 s1, s35, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_or_b32 s0, s0, s1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_33 ; %bb.28: ; in Loop: Header=BB0_13 Depth=2 v_add_nc_u32_e32 v11, v8, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_i32_e64 s0, -1, v11 s_and_b32 s0, s0, vcc_lo s_delay_alu instid0(SALU_CYCLE_1) s_and_saveexec_b32 s45, s0 s_cbranch_execz .LBB0_32 ; %bb.29: ; in Loop: Header=BB0_13 Depth=2 v_add3_u32 v11, s30, v8, v7 s_mov_b32 s46, exec_lo s_delay_alu instid0(VALU_DEP_1) v_lshl_add_u32 v11, v11, 2, 0 ds_load_b32 v11, v11 s_waitcnt lgkmcnt(0) v_cmpx_lt_f32_e32 -1.0, v11 ; %bb.30: ; in Loop: Header=BB0_13 Depth=2 v_add_f32_e32 v11, v9, v11 v_cmp_eq_f32_e32 vcc_lo, -1.0, v10 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_f32_e64 s0, v11, v10 s_or_b32 vcc_lo, vcc_lo, s0 v_cndmask_b32_e32 v10, v10, v11, vcc_lo ; %bb.31: ; %Flow246 ; in Loop: Header=BB0_13 Depth=2 s_or_b32 exec_lo, exec_lo, s46 .LBB0_32: ; %Flow247 ; in Loop: Header=BB0_13 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s45 .LBB0_33: ; %Flow248 ; in Loop: Header=BB0_13 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 .LBB0_34: ; in Loop: Header=BB0_13 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s44 v_cmp_eq_f32_e32 vcc_lo, -1.0, v10 v_cndmask_b32_e32 v9, v10, v9, vcc_lo s_and_not1_b32 vcc_lo, exec_lo, s31 ds_store_b32 v6, v9 s_cbranch_vccnz .LBB0_36 ; %bb.35: ; in Loop: Header=BB0_13 Depth=2 global_store_b32 v2, v9, s[2:3] .LBB0_36: ; %Flow ; in Loop: Header=BB0_13 Depth=2 s_and_not1_b32 s42, s42, exec_lo .LBB0_37: ; %Flow252 ; in Loop: Header=BB0_13 Depth=2 s_or_b32 exec_lo, exec_lo, s43 s_and_saveexec_b32 s0, s42 s_cbranch_execz .LBB0_39 ; %bb.38: ; in Loop: Header=BB0_13 Depth=2 v_mov_b32_e32 v8, v4 ds_store_b32 v6, v3 .LBB0_39: ; %Flow253 ; in Loop: Header=BB0_13 Depth=2 s_or_b32 exec_lo, exec_lo, s0 ; implicit-def: $vgpr4 .LBB0_40: ; %Flow254 ; in Loop: Header=BB0_13 Depth=2 s_and_not1_saveexec_b32 s0, s41 s_cbranch_execz .LBB0_42 ; %bb.41: ; in Loop: Header=BB0_13 Depth=2 v_mov_b32_e32 v8, v4 ds_store_b32 v6, v3 .LBB0_42: ; in Loop: Header=BB0_13 Depth=2 s_or_b32 exec_lo, exec_lo, s0 s_add_i32 s38, s38, -1 v_dual_mov_b32 v4, v8 :: v_dual_add_nc_u32 v5, 0xfffffe00, v5 s_cmp_eq_u32 s38, 0 v_add_nc_u32_e32 v7, 0x200, v7 s_cselect_b32 s0, -1, 0 v_add_nc_u32_e32 v6, 0x800, v6 s_and_not1_b32 s1, s39, exec_lo s_and_b32 s0, s0, exec_lo s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 s39, s1, s0 .LBB0_43: ; %Flow255 ; in Loop: Header=BB0_13 Depth=2 s_or_b32 exec_lo, exec_lo, s40 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s0, exec_lo, s39 s_or_b32 s27, s0, s27 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s27 s_cbranch_execnz .LBB0_13 ; %bb.44: ; %Flow256 ; in Loop: Header=BB0_9 Depth=1 s_or_b32 exec_lo, exec_lo, s27 .LBB0_45: ; %._crit_edge ; in Loop: Header=BB0_9 Depth=1 s_add_i32 s22, s22, 1 s_mov_b32 s0, s23 s_cmp_lg_u32 s22, s13 s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv s_cbranch_scc1 .LBB0_9 .LBB0_46: ; %._crit_edge207 s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z6DTWSSMPfS_S_iiii .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 40 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 14 .amdhsa_next_free_sgpr 47 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z6DTWSSMPfS_S_iiii, .Lfunc_end0-_Z6DTWSSMPfS_S_iiii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 1408 ; NumSgprs: 49 ; NumVgprs: 14 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 6 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 49 ; NumVGPRsForWavesPerEU: 14 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: by_value - .offset: 36 .size: 4 .value_kind: by_value .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 40 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z6DTWSSMPfS_S_iiii .private_segment_fixed_size: 0 .sgpr_count: 49 .sgpr_spill_count: 0 .symbol: _Z6DTWSSMPfS_S_iiii.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 14 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
0517c19beb37489fae03350121ca1c7a32a752ff
#include "includes.h" __global__ void cuda_conv2D_updateDeltas(double* delta, double* biasDelta, const double* upStreamActivation, const double* err, double momentum, size_t kernelCount, size_t kernelRows, size_t kernelCols, size_t outputRows, size_t outputCols, size_t inputChannels, size_t inputRows, size_t inputCols, size_t padding, size_t stride) { // Do all values for i, j, and k in parallel int id = blockIdx.x * blockDim.x + threadIdx.x; size_t i = id % outputCols; id /= outputCols; size_t j = id % outputRows; id /= outputRows; if(id >= kernelCount) return; size_t k = id; // Compute some intermediate values size_t outChannelOffset = k * outputRows * outputCols; size_t outRowOffset = j * outputCols; int inRowOffset = j * stride - padding; // This block of code is derived from the serial implementation size_t kk = k * inputChannels * kernelRows * kernelCols; size_t index = outChannelOffset + outRowOffset + i; int inColOffset = i * stride - padding; biasDelta[k] += err[index]; for(size_t z = 0; z < inputChannels; z++) { size_t kernelChannelOffset = z * kernelRows * kernelCols; size_t inChannelOffset = z * inputRows * inputCols; for(size_t y = 0; y < kernelRows; y++) { size_t kernelRowOffset = y * kernelCols; int inRow = inRowOffset + y; for(size_t x = 0; x < kernelCols; x++) { int inCol = inColOffset + x; if(inRow >= 0 && inRow < (int)inputRows && inCol >= 0 && inCol < (int)inputRows) { size_t idx = inChannelOffset + inputCols * inRow + inCol; delta[kk + kernelChannelOffset + kernelRowOffset + x] += err[index] * upStreamActivation[idx]; } } } } }
.file "tmpxft_0024d9b7_00000000-6_cuda_conv2D_updateDeltas.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z63__device_stub__Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmmPdS_PKdS1_dmmmmmmmmmm .type _Z63__device_stub__Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmmPdS_PKdS1_dmmmmmmmmmm, @function _Z63__device_stub__Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmmPdS_PKdS1_dmmmmmmmmmm: .LFB2032: .cfi_startproc endbr64 subq $264, %rsp .cfi_def_cfa_offset 272 movq %rdi, 56(%rsp) leaq 80(%rsp), %rdi movq %rsi, 48(%rsp) leaq 92(%rsp), %rsi movq %rdx, 40(%rsp) leaq 64(%rsp), %rdx movq %rcx, 32(%rsp) leaq 72(%rsp), %rcx movq %r8, 16(%rsp) movq %r9, 8(%rsp) movsd %xmm0, 24(%rsp) movq %fs:40, %rax movq %rax, 248(%rsp) xorl %eax, %eax leaq 56(%rsp), %rax movl $1, 88(%rsp) movq %rax, 128(%rsp) leaq 48(%rsp), %rax movq %rax, 136(%rsp) leaq 40(%rsp), %rax movq %rax, 144(%rsp) leaq 32(%rsp), %rax movq %rax, 152(%rsp) leaq 24(%rsp), %rax movq %rax, 160(%rsp) leaq 16(%rsp), %rax movq %rax, 168(%rsp) leaq 8(%rsp), %rax movq %rax, 176(%rsp) leaq 272(%rsp), %rax movq %rax, 184(%rsp) leaq 280(%rsp), %rax movq %rax, 192(%rsp) leaq 288(%rsp), %rax movq %rax, 200(%rsp) leaq 296(%rsp), %rax movq %rax, 208(%rsp) leaq 304(%rsp), %rax movq %rax, 216(%rsp) leaq 312(%rsp), %rax movq %rax, 224(%rsp) leaq 320(%rsp), %rax movq %rax, 232(%rsp) leaq 328(%rsp), %rax movq %rax, 240(%rsp) movabsq $4294967297, %rax movq %rax, 80(%rsp) movq %rax, 92(%rsp) movl $1, 100(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 72(%rsp) .cfi_def_cfa_offset 280 leaq _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm(%rip), %rdi pushq 72(%rsp) .cfi_def_cfa_offset 288 movq 108(%rsp), %rcx movl 116(%rsp), %r8d movq 96(%rsp), %rsi movl 104(%rsp), %edx leaq 144(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 280 popq %rdx .cfi_def_cfa_offset 272 .L2: movq 248(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $264, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z63__device_stub__Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmmPdS_PKdS1_dmmmmmmmmmm, .-_Z63__device_stub__Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmmPdS_PKdS1_dmmmmmmmmmm .globl _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm .type _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm, @function _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm: .LFB2033: .cfi_startproc endbr64 jmp _Z63__device_stub__Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmmPdS_PKdS1_dmmmmmmmmmm .cfi_endproc .LFE2033: .size _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm, .-_Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R4, SR_CTAID.X ; /* 0x0000000000047919 */ /* 0x000e220000002500 */ /*0020*/ BSSY B0, 0x2d0 ; /* 0x000002a000007945 */ /* 0x000fe60003800000 */ /*0030*/ S2R R5, SR_TID.X ; /* 0x0000000000057919 */ /* 0x000e240000002100 */ /*0040*/ IMAD R4, R4, c[0x0][0x0], R5 ; /* 0x0000000004047a24 */ /* 0x001fca00078e0205 */ /*0050*/ SHF.R.S32.HI R5, RZ, 0x1f, R4 ; /* 0x0000001fff057819 */ /* 0x000fc80000011404 */ /*0060*/ LOP3.LUT R0, R5, c[0x0][0x1ac], RZ, 0xfc, !PT ; /* 0x00006b0005007a12 */ /* 0x000fc800078efcff */ /*0070*/ ISETP.NE.U32.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fda0003f05070 */ /*0080*/ @!P0 BRA 0x170 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0090*/ IMAD.MOV.U32 R9, RZ, RZ, R4 ; /* 0x000000ffff097224 */ /* 0x000fe200078e0004 */ /*00a0*/ MOV R7, c[0x0][0x1ac] ; /* 0x00006b0000077a02 */ /* 0x000fe20000000f00 */ /*00b0*/ IMAD.MOV.U32 R8, RZ, RZ, R5 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0005 */ /*00c0*/ MOV R0, 0xf0 ; /* 0x000000f000007802 */ /* 0x000fe20000000f00 */ /*00d0*/ IMAD.MOV.U32 R6, RZ, RZ, c[0x0][0x1a8] ; /* 0x00006a00ff067624 */ /* 0x000fe400078e00ff */ /*00e0*/ CALL.REL.NOINC 0x1420 ; /* 0x0000133000007944 */ /* 0x000fea0003c00000 */ /*00f0*/ IADD3 R3, P0, RZ, -R8, RZ ; /* 0x80000008ff037210 */ /* 0x000fe20007f1e0ff */ /*0100*/ IMAD.MOV.U32 R2, RZ, RZ, R8 ; /* 0x000000ffff027224 */ /* 0x000fc800078e0008 */ /*0110*/ IMAD.X R0, RZ, RZ, ~R9, P0 ; /* 0x000000ffff007224 */ /* 0x000fe400000e0e09 */ /*0120*/ IMAD.WIDE.U32 R4, R3, c[0x0][0x1a8], R4 ; /* 0x00006a0003047a25 */ /* 0x000fc800078e0004 */ /*0130*/ IMAD R0, R0, c[0x0][0x1a8], RZ ; /* 0x00006a0000007a24 */ /* 0x000fc800078e02ff */ /*0140*/ IMAD R3, R3, c[0x0][0x1ac], R0 ; /* 0x00006b0003037a24 */ /* 0x000fc800078e0200 */ /*0150*/ IMAD.IADD R5, R5, 0x1, R3 ; /* 0x0000000105057824 */ /* 0x000fe200078e0203 */ /*0160*/ BRA 0x2c0 ; /* 0x0000015000007947 */ /* 0x000fea0003800000 */ /*0170*/ I2F.U32.RP R0, c[0x0][0x1a8] ; /* 0x00006a0000007b06 */ /* 0x000e220000209000 */ /*0180*/ ISETP.NE.U32.AND P2, PT, RZ, c[0x0][0x1a8], PT ; /* 0x00006a00ff007a0c */ /* 0x000fce0003f45070 */ /*0190*/ MUFU.RCP R0, R0 ; /* 0x0000000000007308 */ /* 0x001e240000001000 */ /*01a0*/ IADD3 R2, R0, 0xffffffe, RZ ; /* 0x0ffffffe00027810 */ /* 0x001fcc0007ffe0ff */ /*01b0*/ F2I.FTZ.U32.TRUNC.NTZ R3, R2 ; /* 0x0000000200037305 */ /* 0x000064000021f000 */ /*01c0*/ MOV R2, RZ ; /* 0x000000ff00027202 */ /* 0x001fe20000000f00 */ /*01d0*/ IMAD.MOV R5, RZ, RZ, -R3 ; /* 0x000000ffff057224 */ /* 0x002fc800078e0a03 */ /*01e0*/ IMAD R5, R5, c[0x0][0x1a8], RZ ; /* 0x00006a0005057a24 */ /* 0x000fc800078e02ff */ /*01f0*/ IMAD.HI.U32 R3, R3, R5, R2 ; /* 0x0000000503037227 */ /* 0x000fc800078e0002 */ /*0200*/ IMAD.MOV.U32 R5, RZ, RZ, RZ ; /* 0x000000ffff057224 */ /* 0x000fe400078e00ff */ /*0210*/ IMAD.HI.U32 R2, R3, R4, RZ ; /* 0x0000000403027227 */ /* 0x000fc800078e00ff */ /*0220*/ IMAD.MOV R3, RZ, RZ, -R2 ; /* 0x000000ffff037224 */ /* 0x000fc800078e0a02 */ /*0230*/ IMAD R3, R3, c[0x0][0x1a8], R4 ; /* 0x00006a0003037a24 */ /* 0x000fca00078e0204 */ /*0240*/ ISETP.GE.U32.AND P0, PT, R3, c[0x0][0x1a8], PT ; /* 0x00006a0003007a0c */ /* 0x000fda0003f06070 */ /*0250*/ @P0 IADD3 R3, R3, -c[0x0][0x1a8], RZ ; /* 0x80006a0003030a10 */ /* 0x000fe40007ffe0ff */ /*0260*/ @P0 IADD3 R2, R2, 0x1, RZ ; /* 0x0000000102020810 */ /* 0x000fe40007ffe0ff */ /*0270*/ ISETP.GE.U32.AND P1, PT, R3, c[0x0][0x1a8], PT ; /* 0x00006a0003007a0c */ /* 0x000fda0003f26070 */ /*0280*/ @P1 IADD3 R2, R2, 0x1, RZ ; /* 0x0000000102021810 */ /* 0x000fe40007ffe0ff */ /*0290*/ @!P2 LOP3.LUT R2, RZ, c[0x0][0x1a8], RZ, 0x33, !PT ; /* 0x00006a00ff02aa12 */ /* 0x000fca00078e33ff */ /*02a0*/ IMAD.MOV R3, RZ, RZ, -R2 ; /* 0x000000ffff037224 */ /* 0x000fc800078e0a02 */ /*02b0*/ IMAD R4, R3, c[0x0][0x1a8], R4 ; /* 0x00006a0003047a24 */ /* 0x000fe400078e0204 */ /*02c0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*02d0*/ SHF.R.S32.HI R3, RZ, 0x1f, R2 ; /* 0x0000001fff037819 */ /* 0x000fe20000011402 */ /*02e0*/ BSSY B0, 0x560 ; /* 0x0000027000007945 */ /* 0x000fe60003800000 */ /*02f0*/ LOP3.LUT R0, R3, c[0x0][0x1a4], RZ, 0xfc, !PT ; /* 0x0000690003007a12 */ /* 0x000fc800078efcff */ /*0300*/ ISETP.NE.U32.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fda0003f05070 */ /*0310*/ @!P0 BRA 0x400 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*0320*/ IMAD.MOV.U32 R9, RZ, RZ, R2 ; /* 0x000000ffff097224 */ /* 0x000fe200078e0002 */ /*0330*/ MOV R8, R3 ; /* 0x0000000300087202 */ /* 0x000fe20000000f00 */ /*0340*/ IMAD.MOV.U32 R6, RZ, RZ, c[0x0][0x1a0] ; /* 0x00006800ff067624 */ /* 0x000fe200078e00ff */ /*0350*/ MOV R0, 0x380 ; /* 0x0000038000007802 */ /* 0x000fe20000000f00 */ /*0360*/ IMAD.MOV.U32 R7, RZ, RZ, c[0x0][0x1a4] ; /* 0x00006900ff077624 */ /* 0x000fe400078e00ff */ /*0370*/ CALL.REL.NOINC 0x1420 ; /* 0x000010a000007944 */ /* 0x000fea0003c00000 */ /*0380*/ IADD3 R11, P0, RZ, -R8, RZ ; /* 0x80000008ff0b7210 */ /* 0x000fca0007f1e0ff */ /*0390*/ IMAD.X R0, RZ, RZ, ~R9, P0 ; /* 0x000000ffff007224 */ /* 0x000fe400000e0e09 */ /*03a0*/ IMAD.WIDE.U32 R6, R11, c[0x0][0x1a0], R2 ; /* 0x000068000b067a25 */ /* 0x000fc800078e0002 */ /*03b0*/ IMAD R0, R0, c[0x0][0x1a0], RZ ; /* 0x0000680000007a24 */ /* 0x000fc800078e02ff */ /*03c0*/ IMAD R3, R11, c[0x0][0x1a4], R0 ; /* 0x000069000b037a24 */ /* 0x000fe200078e0200 */ /*03d0*/ MOV R0, R8 ; /* 0x0000000800007202 */ /* 0x000fc60000000f00 */ /*03e0*/ IMAD.IADD R7, R7, 0x1, R3 ; /* 0x0000000107077824 */ /* 0x000fe200078e0203 */ /*03f0*/ BRA 0x550 ; /* 0x0000015000007947 */ /* 0x000fea0003800000 */ /*0400*/ I2F.U32.RP R0, c[0x0][0x1a0] ; /* 0x0000680000007b06 */ /* 0x000e220000209000 */ /*0410*/ ISETP.NE.U32.AND P2, PT, RZ, c[0x0][0x1a0], PT ; /* 0x00006800ff007a0c */ /* 0x000fce0003f45070 */ /*0420*/ MUFU.RCP R0, R0 ; /* 0x0000000000007308 */ /* 0x001e240000001000 */ /*0430*/ IADD3 R6, R0, 0xffffffe, RZ ; /* 0x0ffffffe00067810 */ /* 0x001fcc0007ffe0ff */ /*0440*/ F2I.FTZ.U32.TRUNC.NTZ R7, R6 ; /* 0x0000000600077305 */ /* 0x000064000021f000 */ /*0450*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x001fe400078e00ff */ /*0460*/ IMAD.MOV R3, RZ, RZ, -R7 ; /* 0x000000ffff037224 */ /* 0x002fc800078e0a07 */ /*0470*/ IMAD R3, R3, c[0x0][0x1a0], RZ ; /* 0x0000680003037a24 */ /* 0x000fc800078e02ff */ /*0480*/ IMAD.HI.U32 R7, R7, R3, R6 ; /* 0x0000000307077227 */ /* 0x000fcc00078e0006 */ /*0490*/ IMAD.HI.U32 R0, R7, R2, RZ ; /* 0x0000000207007227 */ /* 0x000fc800078e00ff */ /*04a0*/ IMAD.MOV.U32 R7, RZ, RZ, RZ ; /* 0x000000ffff077224 */ /* 0x000fe200078e00ff */ /*04b0*/ IADD3 R3, -R0, RZ, RZ ; /* 0x000000ff00037210 */ /* 0x000fca0007ffe1ff */ /*04c0*/ IMAD R3, R3, c[0x0][0x1a0], R2 ; /* 0x0000680003037a24 */ /* 0x000fca00078e0202 */ /*04d0*/ ISETP.GE.U32.AND P0, PT, R3, c[0x0][0x1a0], PT ; /* 0x0000680003007a0c */ /* 0x000fda0003f06070 */ /*04e0*/ @P0 IADD3 R3, R3, -c[0x0][0x1a0], RZ ; /* 0x8000680003030a10 */ /* 0x000fe40007ffe0ff */ /*04f0*/ @P0 IADD3 R0, R0, 0x1, RZ ; /* 0x0000000100000810 */ /* 0x000fe40007ffe0ff */ /*0500*/ ISETP.GE.U32.AND P1, PT, R3, c[0x0][0x1a0], PT ; /* 0x0000680003007a0c */ /* 0x000fda0003f26070 */ /*0510*/ @P1 IADD3 R0, R0, 0x1, RZ ; /* 0x0000000100001810 */ /* 0x000fe40007ffe0ff */ /*0520*/ @!P2 LOP3.LUT R0, RZ, c[0x0][0x1a0], RZ, 0x33, !PT ; /* 0x00006800ff00aa12 */ /* 0x000fca00078e33ff */ /*0530*/ IMAD.MOV R3, RZ, RZ, -R0 ; /* 0x000000ffff037224 */ /* 0x000fc800078e0a00 */ /*0540*/ IMAD R6, R3, c[0x0][0x1a0], R2 ; /* 0x0000680003067a24 */ /* 0x000fe400078e0202 */ /*0550*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0560*/ ISETP.GE.U32.AND P0, PT, R0, c[0x0][0x188], PT ; /* 0x0000620000007a0c */ /* 0x000fe40003f06070 */ /*0570*/ SHF.R.S32.HI R2, RZ, 0x1f, R0 ; /* 0x0000001fff027819 */ /* 0x000fc80000011400 */ /*0580*/ ISETP.GE.U32.AND.EX P0, PT, R2, c[0x0][0x18c], PT, P0 ; /* 0x0000630002007a0c */ /* 0x000fda0003f06100 */ /*0590*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*05a0*/ IMAD R3, R2, c[0x0][0x1a0], RZ ; /* 0x0000680002037a24 */ /* 0x000fe200078e02ff */ /*05b0*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fe20000000a00 */ /*05c0*/ IMAD.WIDE.U32 R8, R0, c[0x0][0x1a0], R6 ; /* 0x0000680000087a25 */ /* 0x000fc800078e0006 */ /*05d0*/ IMAD R3, R0, c[0x0][0x1a4], R3 ; /* 0x0000690000037a24 */ /* 0x000fe400078e0203 */ /*05e0*/ IMAD.WIDE.U32 R10, R8, c[0x0][0x1a8], R4 ; /* 0x00006a00080a7a25 */ /* 0x000fc800078e0004 */ /*05f0*/ IMAD.IADD R3, R9, 0x1, R3 ; /* 0x0000000109037824 */ /* 0x000fe200078e0203 */ /*0600*/ LEA R12, P0, R10, c[0x0][0x178], 0x3 ; /* 0x00005e000a0c7a11 */ /* 0x000fc600078018ff */ /*0610*/ IMAD R3, R3, c[0x0][0x1a8], RZ ; /* 0x00006a0003037a24 */ /* 0x000fc800078e02ff */ /*0620*/ IMAD R3, R8, c[0x0][0x1ac], R3 ; /* 0x00006b0008037a24 */ /* 0x000fe200078e0203 */ /*0630*/ LEA R8, P1, R0, c[0x0][0x168], 0x3 ; /* 0x00005a0000087a11 */ /* 0x000fc800078218ff */ /*0640*/ IADD3 R3, R11, R3, RZ ; /* 0x000000030b037210 */ /* 0x000fe40007ffe0ff */ /*0650*/ LEA.HI.X R9, R0, c[0x0][0x16c], R2, 0x3, P1 ; /* 0x00005b0000097a11 */ /* 0x000fe400008f1c02 */ /*0660*/ LEA.HI.X R13, R10, c[0x0][0x17c], R3, 0x3, P0 ; /* 0x00005f000a0d7a11 */ /* 0x000fc600000f1c03 */ /*0670*/ LDG.E.64 R10, [R8.64] ; /* 0x00000006080a7981 */ /* 0x000ea8000c1e1b00 */ /*0680*/ LDG.E.64 R14, [R12.64] ; /* 0x000000060c0e7981 */ /* 0x000ea2000c1e1b00 */ /*0690*/ ISETP.NE.U32.AND P0, PT, RZ, c[0x0][0x1b0], PT ; /* 0x00006c00ff007a0c */ /* 0x000fc80003f05070 */ /*06a0*/ ISETP.NE.AND.EX P0, PT, RZ, c[0x0][0x1b4], PT, P0 ; /* 0x00006d00ff007a0c */ /* 0x000fe20003f05300 */ /*06b0*/ DADD R10, R10, R14 ; /* 0x000000000a0a7229 */ /* 0x004e0e000000000e */ /*06c0*/ STG.E.64 [R8.64], R10 ; /* 0x0000000a08007986 */ /* 0x0011ea000c101b06 */ /*06d0*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*06e0*/ ISETP.NE.U32.AND P0, PT, RZ, c[0x0][0x190], PT ; /* 0x00006400ff007a0c */ /* 0x000fc80003f05070 */ /*06f0*/ ISETP.NE.AND.EX P0, PT, RZ, c[0x0][0x194], PT, P0 ; /* 0x00006500ff007a0c */ /* 0x000fda0003f05300 */ /*0700*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*0710*/ IMAD.MOV.U32 R11, RZ, RZ, c[0x0][0x198] ; /* 0x00006600ff0b7624 */ /* 0x001fe200078e00ff */ /*0720*/ MOV R30, RZ ; /* 0x000000ff001e7202 */ /* 0x000fe20000000f00 */ /*0730*/ IMAD.MOV.U32 R10, RZ, RZ, c[0x0][0x19c] ; /* 0x00006700ff0a7624 */ /* 0x000fe400078e00ff */ /*0740*/ IMAD R3, R11.reuse, c[0x0][0x1b4], RZ ; /* 0x00006d000b037a24 */ /* 0x040fe400078e02ff */ /*0750*/ IMAD.WIDE.U32 R8, R11, c[0x0][0x1b0], RZ ; /* 0x00006c000b087a25 */ /* 0x000fc800078e00ff */ /*0760*/ IMAD R3, R10, c[0x0][0x1b0], R3 ; /* 0x00006c000a037a24 */ /* 0x000fe400078e0203 */ /*0770*/ IMAD.MOV R5, RZ, RZ, -c[0x0][0x1c8] ; /* 0x80007200ff057624 */ /* 0x000fe400078e02ff */ /*0780*/ IMAD.IADD R3, R9, 0x1, R3 ; /* 0x0000000109037824 */ /* 0x000fe200078e0203 */ /*0790*/ MOV R9, 0x1 ; /* 0x0000000100097802 */ /* 0x000fc60000000f00 */ /*07a0*/ IMAD R7, R3, c[0x0][0x190], RZ ; /* 0x0000640003077a24 */ /* 0x000fe200078e02ff */ /*07b0*/ IADD3 R3, P1, -R9, c[0x0][0x198], RZ ; /* 0x0000660009037a10 */ /* 0x000fc60007f3e1ff */ /*07c0*/ IMAD R7, R8.reuse, c[0x0][0x194], R7 ; /* 0x0000650008077a24 */ /* 0x040fe200078e0207 */ /*07d0*/ ISETP.GE.U32.AND P0, PT, R3, 0x3, PT ; /* 0x000000030300780c */ /* 0x000fe20003f06070 */ /*07e0*/ IMAD.WIDE.U32 R8, R8, c[0x0][0x190], RZ ; /* 0x0000640008087a25 */ /* 0x000fe200078e00ff */ /*07f0*/ IADD3.X R14, R10, -0x1, RZ, P1, !PT ; /* 0xffffffff0a0e7810 */ /* 0x000fc60000ffe4ff */ /*0800*/ IMAD.IADD R7, R9, 0x1, R7 ; /* 0x0000000109077824 */ /* 0x000fe200078e0207 */ /*0810*/ ISETP.GE.U32.AND.EX P0, PT, R14, RZ, PT, P0 ; /* 0x000000ff0e00720c */ /* 0x000fe20003f06100 */ /*0820*/ IMAD R3, R4, c[0x0][0x1d0], R5.reuse ; /* 0x0000740004037a24 */ /* 0x100fe400078e0205 */ /*0830*/ IMAD R4, R6, c[0x0][0x1d0], R5 ; /* 0x0000740006047a24 */ /* 0x000fe200078e0205 */ /*0840*/ LOP3.LUT R5, R11, 0x3, RZ, 0xc0, !PT ; /* 0x000000030b057812 */ /* 0x000fe200078ec0ff */ /*0850*/ IMAD R6, R10, c[0x0][0x190], RZ ; /* 0x000064000a067a24 */ /* 0x000fe400078e02ff */ /*0860*/ IMAD R7, R7, R0, RZ ; /* 0x0000000007077224 */ /* 0x000fe400078e02ff */ /*0870*/ IMAD R31, R11, c[0x0][0x194], R6 ; /* 0x000065000b1f7a24 */ /* 0x000fe200078e0206 */ /*0880*/ IADD3 R6, P1, R5, -c[0x0][0x198], RZ ; /* 0x8000660005067a10 */ /* 0x000fe20007f3e0ff */ /*0890*/ IMAD R33, R2, R8, R7 ; /* 0x0000000802217224 */ /* 0x000fc400078e0207 */ /*08a0*/ IMAD.WIDE.U32 R10, R11, c[0x0][0x190], RZ ; /* 0x000064000b0a7a25 */ /* 0x000fc800078e00ff */ /*08b0*/ IMAD.WIDE.U32 R8, R8, R0, RZ ; /* 0x0000000008087225 */ /* 0x000fc800078e00ff */ /*08c0*/ IMAD.MOV.U32 R7, RZ, RZ, RZ ; /* 0x000000ffff077224 */ /* 0x000fe400078e00ff */ /*08d0*/ IMAD.IADD R31, R11, 0x1, R31 ; /* 0x000000010b1f7824 */ /* 0x000fe400078e021f */ /*08e0*/ IMAD.X R32, RZ, RZ, ~c[0x0][0x19c], P1 ; /* 0x80006700ff207624 */ /* 0x000fe400008e06ff */ /*08f0*/ IMAD.IADD R33, R9, 0x1, R33 ; /* 0x0000000109217824 */ /* 0x000fe400078e0221 */ /*0900*/ ISETP.NE.U32.AND P1, PT, RZ, c[0x0][0x198], PT ; /* 0x00006600ff007a0c */ /* 0x000fc80003f25070 */ /*0910*/ ISETP.NE.AND.EX P1, PT, RZ, c[0x0][0x19c], PT, P1 ; /* 0x00006700ff007a0c */ /* 0x000fda0003f25310 */ /*0920*/ @!P1 BRA 0x13c0 ; /* 0x00000a9000009947 */ /* 0x002fea0003800000 */ /*0930*/ MOV R14, R8 ; /* 0x00000008000e7202 */ /* 0x000fe20000000f00 */ /*0940*/ IMAD.MOV.U32 R15, RZ, RZ, R33 ; /* 0x000000ffff0f7224 */ /* 0x000fe200078e0021 */ /*0950*/ CS2R R34, SRZ ; /* 0x0000000000227805 */ /* 0x000fc6000001ff00 */ /*0960*/ IMAD.WIDE.U32 R14, R7, R10, R14 ; /* 0x0000000a070e7225 */ /* 0x000fc800078e000e */ /*0970*/ IMAD.IADD R16, R34, 0x1, R4 ; /* 0x0000000122107824 */ /* 0x000fe200078e0204 */ /*0980*/ ISETP.NE.U32.AND P1, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fe20003f25070 */ /*0990*/ IMAD R18, R30, c[0x0][0x1b8], RZ ; /* 0x00006e001e127a24 */ /* 0x002fe200078e02ff */ /*09a0*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fe40008000000 */ /*09b0*/ SHF.R.S32.HI R17, RZ, 0x1f, R16 ; /* 0x0000001fff117819 */ /* 0x000fe20000011410 */ /*09c0*/ IMAD R21, R7.reuse, c[0x0][0x1bc], R18 ; /* 0x00006f0007157a24 */ /* 0x040fe200078e0212 */ /*09d0*/ UMOV UR5, URZ ; /* 0x0000003f00057c82 */ /* 0x000fe20008000000 */ /*09e0*/ ISETP.NE.AND.EX P1, PT, RZ, RZ, PT, P1 ; /* 0x000000ffff00720c */ /* 0x000fe40003f25310 */ /*09f0*/ IMAD.WIDE.U32 R18, R7, c[0x0][0x1b8], R16 ; /* 0x00006e0007127a25 */ /* 0x000fc800078e0010 */ /*0a00*/ IMAD.IADD R36, R19, 0x1, R21 ; /* 0x0000000113247824 */ /* 0x000fe200078e0215 */ /*0a10*/ @!P0 BRA 0xe50 ; /* 0x0000043000008947 */ /* 0x000fec0003800000 */ /*0a20*/ IMAD R21, R31, R7, RZ ; /* 0x000000071f157224 */ /* 0x000fe200078e02ff */ /*0a30*/ ISETP.GE.AND P4, PT, R16, c[0x0][0x1b8], PT ; /* 0x00006e0010007a0c */ /* 0x000fe20003f86270 */ /*0a40*/ IMAD R23, R35, c[0x0][0x198], RZ ; /* 0x0000660023177a24 */ /* 0x000fe200078e02ff */ /*0a50*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fe20008000000 */ /*0a60*/ IMAD R21, R30, R10, R21 ; /* 0x0000000a1e157224 */ /* 0x000fe200078e0215 */ /*0a70*/ UMOV UR5, URZ ; /* 0x0000003f00057c82 */ /* 0x000fe20008000000 */ /*0a80*/ IMAD.MOV.U32 R20, RZ, RZ, R14 ; /* 0x000000ffff147224 */ /* 0x000fe400078e000e */ /*0a90*/ IMAD R23, R34, c[0x0][0x19c], R23 ; /* 0x0000670022177a24 */ /* 0x000fe200078e0217 */ /*0aa0*/ IADD3 R21, R15, R21, RZ ; /* 0x000000150f157210 */ /* 0x000fca0007ffe0ff */ /*0ab0*/ IMAD.WIDE.U32 R20, R34, c[0x0][0x198], R20 ; /* 0x0000660022147a25 */ /* 0x000fc800078e0014 */ /*0ac0*/ IMAD.IADD R27, R21, 0x1, R23 ; /* 0x00000001151b7824 */ /* 0x000fe200078e0217 */ /*0ad0*/ LEA R26, P2, R20, c[0x0][0x160], 0x3 ; /* 0x00005800141a7a11 */ /* 0x000fc800078418ff */ /*0ae0*/ LEA.HI.X R27, R20, c[0x0][0x164], R27, 0x3, P2 ; /* 0x00005900141b7a11 */ /* 0x000fe400010f1c1b */ /*0af0*/ IADD3 R20, R3, UR4, RZ ; /* 0x0000000403147c10 */ /* 0x000fe2000fffe0ff */ /*0b00*/ IMAD R23, R36, c[0x0][0x1c0], RZ ; /* 0x0000700024177a24 */ /* 0x000fc600078e02ff */ /*0b10*/ LOP3.LUT R22, R20, R16, RZ, 0xfc, !PT ; /* 0x0000001014167212 */ /* 0x000fe200078efcff */ /*0b20*/ IMAD R23, R18, c[0x0][0x1c4], R23 ; /* 0x0000710012177a24 */ /* 0x000fe200078e0217 */ /*0b30*/ SHF.R.S32.HI R21, RZ, 0x1f, R20 ; /* 0x0000001fff157819 */ /* 0x000fe40000011414 */ /*0b40*/ ISETP.LT.OR P3, PT, R22, RZ, P4 ; /* 0x000000ff1600720c */ /* 0x000fc60002761670 */ /*0b50*/ IMAD.WIDE.U32 R24, R18, c[0x0][0x1c0], R20 ; /* 0x0000700012187a25 */ /* 0x000fe200078e0014 */ /*0b60*/ ISETP.GE.OR P3, PT, R20, c[0x0][0x1b8], P3 ; /* 0x00006e0014007a0c */ /* 0x000fc60001f66670 */ /*0b70*/ IMAD.IADD R21, R25, 0x1, R23 ; /* 0x0000000119157824 */ /* 0x000fe200078e0217 */ /*0b80*/ LEA R22, P2, R24, c[0x0][0x170], 0x3 ; /* 0x00005c0018167a11 */ /* 0x000fe200078418ff */ /*0b90*/ IMAD.MOV.U32 R25, RZ, RZ, R27 ; /* 0x000000ffff197224 */ /* 0x000fc600078e001b */ /*0ba0*/ LEA.HI.X R23, R24, c[0x0][0x174], R21, 0x3, P2 ; /* 0x00005d0018177a11 */ /* 0x000fe400010f1c15 */ /*0bb0*/ MOV R24, R26 ; /* 0x0000001a00187202 */ /* 0x000fc60000000f00 */ /*0bc0*/ @!P3 LDG.E.64 R38, [R12.64] ; /* 0x000000060c26b981 */ /* 0x000ea8000c1e1b00 */ /*0bd0*/ @!P3 LDG.E.64 R26, [R24.64] ; /* 0x00000006181ab981 */ /* 0x000ea8000c1e1b00 */ /*0be0*/ @!P3 LDG.E.64 R28, [R22.64] ; /* 0x00000006161cb981 */ /* 0x000ea4000c1e1b00 */ /*0bf0*/ @!P3 DFMA R26, R38, R28, R26 ; /* 0x0000001c261ab22b */ /* 0x004044000000001a */ /*0c00*/ IADD3 R29, R20, 0x1, RZ ; /* 0x00000001141d7810 */ /* 0x001fc80007ffe0ff */ /*0c10*/ LOP3.LUT R21, R29, R16, RZ, 0xfc, !PT ; /* 0x000000101d157212 */ /* 0x000fe200078efcff */ /*0c20*/ @!P3 STG.E.64 [R24.64], R26 ; /* 0x0000001a1800b986 */ /* 0x0021e6000c101b06 */ /*0c30*/ ISETP.LT.OR P2, PT, R21, RZ, P4 ; /* 0x000000ff1500720c */ /* 0x000fc80002741670 */ /*0c40*/ ISETP.GE.OR P2, PT, R29, c[0x0][0x1b8], P2 ; /* 0x00006e001d007a0c */ /* 0x000fda0001746670 */ /*0c50*/ @!P2 LDG.E.64 R26, [R24.64+0x8] ; /* 0x00000806181aa981 */ /* 0x001ea8000c1e1b00 */ /*0c60*/ @!P2 LDG.E.64 R38, [R12.64] ; /* 0x000000060c26a981 */ /* 0x000ea8000c1e1b00 */ /*0c70*/ @!P2 LDG.E.64 R28, [R22.64+0x8] ; /* 0x00000806161ca981 */ /* 0x000ea4000c1e1b00 */ /*0c80*/ @!P2 DFMA R26, R38, R28, R26 ; /* 0x0000001c261aa22b */ /* 0x004044000000001a */ /*0c90*/ IADD3 R29, R20, 0x2, RZ ; /* 0x00000002141d7810 */ /* 0x001fc80007ffe0ff */ /*0ca0*/ LOP3.LUT R21, R29, R16, RZ, 0xfc, !PT ; /* 0x000000101d157212 */ /* 0x000fe200078efcff */ /*0cb0*/ @!P2 STG.E.64 [R24.64+0x8], R26 ; /* 0x0000081a1800a986 */ /* 0x0021e6000c101b06 */ /*0cc0*/ ISETP.LT.OR P3, PT, R21, RZ, P4 ; /* 0x000000ff1500720c */ /* 0x000fc80002761670 */ /*0cd0*/ ISETP.GE.OR P3, PT, R29, c[0x0][0x1b8], P3 ; /* 0x00006e001d007a0c */ /* 0x000fda0001f66670 */ /*0ce0*/ @!P3 LDG.E.64 R26, [R24.64+0x10] ; /* 0x00001006181ab981 */ /* 0x001ea8000c1e1b00 */ /*0cf0*/ @!P3 LDG.E.64 R38, [R12.64] ; /* 0x000000060c26b981 */ /* 0x000ea8000c1e1b00 */ /*0d00*/ @!P3 LDG.E.64 R28, [R22.64+0x10] ; /* 0x00001006161cb981 */ /* 0x000ea2000c1e1b00 */ /*0d10*/ IADD3 R21, R20, 0x3, RZ ; /* 0x0000000314157810 */ /* 0x000fc80007ffe0ff */ /*0d20*/ LOP3.LUT R20, R21, R16, RZ, 0xfc, !PT ; /* 0x0000001015147212 */ /* 0x000fc800078efcff */ /*0d30*/ ISETP.LT.OR P2, PT, R20, RZ, P4 ; /* 0x000000ff1400720c */ /* 0x000fc80002741670 */ /*0d40*/ ISETP.GE.OR P2, PT, R21, c[0x0][0x1b8], P2 ; /* 0x00006e0015007a0c */ /* 0x000fda0001746670 */ /*0d50*/ @!P2 LDG.E.64 R20, [R24.64+0x18] ; /* 0x000018061814a981 */ /* 0x000ee2000c1e1b00 */ /*0d60*/ @!P3 DFMA R26, R38, R28, R26 ; /* 0x0000001c261ab22b */ /* 0x004e0e000000001a */ /*0d70*/ @!P3 STG.E.64 [R24.64+0x10], R26 ; /* 0x0000101a1800b986 */ /* 0x0011e8000c101b06 */ /*0d80*/ @!P2 LDG.E.64 R22, [R22.64+0x18] ; /* 0x000018061616a981 */ /* 0x000ee8000c1e1b00 */ /*0d90*/ @!P2 LDG.E.64 R26, [R12.64] ; /* 0x000000060c1aa981 */ /* 0x001ee2000c1e1b00 */ /*0da0*/ UIADD3 UR4, UP0, UR4, 0x4, URZ ; /* 0x0000000404047890 */ /* 0x000fc8000ff1e03f */ /*0db0*/ UIADD3.X UR5, URZ, UR5, URZ, UP0, !UPT ; /* 0x000000053f057290 */ /* 0x000fe400087fe43f */ /*0dc0*/ IADD3 R28, P3, R6, UR4, RZ ; /* 0x00000004061c7c10 */ /* 0x000fe2000ff7e0ff */ /*0dd0*/ @!P2 DFMA R20, R26, R22, R20 ; /* 0x000000161a14a22b */ /* 0x008e0e0000000014 */ /*0de0*/ @!P2 STG.E.64 [R24.64+0x18], R20 ; /* 0x000018141800a986 */ /* 0x0011e2000c101b06 */ /*0df0*/ ISETP.NE.U32.AND P2, PT, R28, RZ, PT ; /* 0x000000ff1c00720c */ /* 0x000fe40003f45070 */ /*0e00*/ IADD3.X R28, R32, UR5, RZ, P3, !PT ; /* 0x00000005201c7c10 */ /* 0x000fc80009ffe4ff */ /*0e10*/ ISETP.NE.AND.EX P2, PT, R28, RZ, PT, P2 ; /* 0x000000ff1c00720c */ /* 0x000fe40003f45320 */ /*0e20*/ IADD3 R26, P3, R24, 0x20, RZ ; /* 0x00000020181a7810 */ /* 0x000fca0007f7e0ff */ /*0e30*/ IMAD.X R27, RZ, RZ, R25, P3 ; /* 0x000000ffff1b7224 */ /* 0x000fcc00018e0619 */ /*0e40*/ @P2 BRA 0xaf0 ; /* 0xfffffca000002947 */ /* 0x001fea000383ffff */ /*0e50*/ @!P1 BRA 0x1370 ; /* 0x0000051000009947 */ /* 0x000fea0003800000 */ /*0e60*/ MOV R21, R30 ; /* 0x0000001e00157202 */ /* 0x000fe20000000f00 */ /*0e70*/ IMAD R23, R2, c[0x0][0x1b0], RZ ; /* 0x00006c0002177a24 */ /* 0x000fe200078e02ff */ /*0e80*/ IADD3 R22, R3, UR4, RZ ; /* 0x0000000403167c10 */ /* 0x000fe2000fffe0ff */ /*0e90*/ IMAD.MOV.U32 R20, RZ, RZ, R7 ; /* 0x000000ffff147224 */ /* 0x000fe200078e0007 */ /*0ea0*/ ISETP.GE.AND P1, PT, R16, c[0x0][0x1b8], PT ; /* 0x00006e0010007a0c */ /* 0x000fe20003f26270 */ /*0eb0*/ IMAD R23, R0.reuse, c[0x0][0x1b4], R23 ; /* 0x00006d0000177a24 */ /* 0x040fe400078e0217 */ /*0ec0*/ IMAD.WIDE.U32 R24, R0, c[0x0][0x1b0], R20 ; /* 0x00006c0000187a25 */ /* 0x000fe200078e0014 */ /*0ed0*/ LOP3.LUT R20, R22, R16, RZ, 0xfc, !PT ; /* 0x0000001016147212 */ /* 0x000fc600078efcff */ /*0ee0*/ IMAD.IADD R23, R25, 0x1, R23 ; /* 0x0000000119177824 */ /* 0x000fe200078e0217 */ /*0ef0*/ ISETP.LT.OR P2, PT, R20, RZ, P1 ; /* 0x000000ff1400720c */ /* 0x000fe20000f41670 */ /*0f00*/ IMAD.MOV.U32 R20, RZ, RZ, R34 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0022 */ /*0f10*/ IMAD R23, R23, c[0x0][0x190], RZ ; /* 0x0000640017177a24 */ /* 0x000fe200078e02ff */ /*0f20*/ ISETP.GE.OR P2, PT, R22, c[0x0][0x1b8], P2 ; /* 0x00006e0016007a0c */ /* 0x000fe20001746670 */ /*0f30*/ IMAD.MOV.U32 R21, RZ, RZ, R35 ; /* 0x000000ffff157224 */ /* 0x000fe400078e0023 */ /*0f40*/ IMAD R23, R24.reuse, c[0x0][0x194], R23 ; /* 0x0000650018177a24 */ /* 0x040fe400078e0217 */ /*0f50*/ IMAD.WIDE.U32 R20, R24, c[0x0][0x190], R20 ; /* 0x0000640018147a25 */ /* 0x000fc800078e0014 */ /*0f60*/ IMAD.U32 R24, RZ, RZ, UR4 ; /* 0x00000004ff187e24 */ /* 0x000fe2000f8e00ff */ /*0f70*/ IADD3 R21, R21, R23, RZ ; /* 0x0000001715157210 */ /* 0x000fe20007ffe0ff */ /*0f80*/ IMAD.U32 R25, RZ, RZ, UR5 ; /* 0x00000005ff197e24 */ /* 0x000fe4000f8e00ff */ /*0f90*/ @!P2 SHF.R.S32.HI R23, RZ, 0x1f, R22 ; /* 0x0000001fff17a819 */ /* 0x000fe40000011416 */ /*0fa0*/ IMAD R21, R21, c[0x0][0x198], RZ ; /* 0x0000660015157a24 */ /* 0x000fe400078e02ff */ /*0fb0*/ IMAD.WIDE.U32 R24, R20, c[0x0][0x198], R24 ; /* 0x0000660014187a25 */ /* 0x000fc800078e0018 */ /*0fc0*/ IMAD R27, R20, c[0x0][0x19c], R21 ; /* 0x00006700141b7a24 */ /* 0x000fe400078e0215 */ /*0fd0*/ @!P2 IMAD R21, R36, c[0x0][0x1c0], RZ ; /* 0x000070002415aa24 */ /* 0x000fc600078e02ff */ /*0fe0*/ IADD3 R27, R25, R27, RZ ; /* 0x0000001b191b7210 */ /* 0x000fe20007ffe0ff */ /*0ff0*/ @!P2 IMAD R29, R18.reuse, c[0x0][0x1c4], R21 ; /* 0x00007100121daa24 */ /* 0x040fe400078e0215 */ /*1000*/ @!P2 IMAD.WIDE.U32 R20, R18, c[0x0][0x1c0], R22 ; /* 0x000070001214aa25 */ /* 0x000fc800078e0016 */ /*1010*/ @!P2 IMAD.IADD R21, R29, 0x1, R21 ; /* 0x000000011d15a824 */ /* 0x000fe200078e0215 */ /*1020*/ @!P2 LEA R28, P3, R20, c[0x0][0x170], 0x3 ; /* 0x00005c00141caa11 */ /* 0x000fc800078618ff */ /*1030*/ @!P2 LEA.HI.X R29, R20, c[0x0][0x174], R21, 0x3, P3 ; /* 0x00005d00141daa11 */ /* 0x000fe400018f1c15 */ /*1040*/ LEA R20, P3, R24, c[0x0][0x160], 0x3 ; /* 0x0000580018147a11 */ /* 0x000fc800078618ff */ /*1050*/ LEA.HI.X R21, R24, c[0x0][0x164], R27, 0x3, P3 ; /* 0x0000590018157a11 */ /* 0x000fe200018f1c1b */ /*1060*/ @!P2 LDG.E.64 R28, [R28.64] ; /* 0x000000061c1ca981 */ /* 0x000ea8000c1e1b00 */ /*1070*/ @!P2 LDG.E.64 R26, [R12.64] ; /* 0x000000060c1aa981 */ /* 0x000ea8000c1e1b00 */ /*1080*/ @!P2 LDG.E.64 R24, [R20.64] ; /* 0x000000061418a981 */ /* 0x000ea4000c1e1b00 */ /*1090*/ @!P2 DFMA R24, R28, R26, R24 ; /* 0x0000001a1c18a22b */ /* 0x004e0e0000000018 */ /*10a0*/ @!P2 STG.E.64 [R20.64], R24 ; /* 0x000000181400a986 */ /* 0x0011e2000c101b06 */ /*10b0*/ ISETP.NE.U32.AND P2, PT, R5, 0x1, PT ; /* 0x000000010500780c */ /* 0x000fc80003f45070 */ /*10c0*/ ISETP.NE.AND.EX P2, PT, RZ, RZ, PT, P2 ; /* 0x000000ffff00720c */ /* 0x000fda0003f45320 */ /*10d0*/ @!P2 BRA 0x1370 ; /* 0x000002900000a947 */ /* 0x000fea0003800000 */ /*10e0*/ IADD3 R24, R22, 0x1, RZ ; /* 0x0000000116187810 */ /* 0x001fe20007ffe0ff */ /*10f0*/ BSSY B0, 0x1230 ; /* 0x0000013000007945 */ /* 0x000fe20003800000 */ /*1100*/ ISETP.NE.U32.AND P3, PT, R5, 0x2, PT ; /* 0x000000020500780c */ /* 0x000fe40003f65070 */ /*1110*/ LOP3.LUT R26, R24, R16, RZ, 0xfc, !PT ; /* 0x00000010181a7212 */ /* 0x000fe400078efcff */ /*1120*/ ISETP.NE.AND.EX P3, PT, RZ, RZ, PT, P3 ; /* 0x000000ffff00720c */ /* 0x000fe40003f65330 */ /*1130*/ ISETP.LT.OR P2, PT, R26, RZ, P1 ; /* 0x000000ff1a00720c */ /* 0x000fc80000f41670 */ /*1140*/ ISETP.GE.OR P2, PT, R24, c[0x0][0x1b8], P2 ; /* 0x00006e0018007a0c */ /* 0x000fda0001746670 */ /*1150*/ @P2 BRA 0x1220 ; /* 0x000000c000002947 */ /* 0x000fea0003800000 */ /*1160*/ SHF.R.S32.HI R25, RZ, 0x1f, R24 ; /* 0x0000001fff197819 */ /* 0x000fe20000011418 */ /*1170*/ IMAD R27, R36, c[0x0][0x1c0], RZ ; /* 0x00007000241b7a24 */ /* 0x000fc800078e02ff */ /*1180*/ IMAD R27, R18.reuse, c[0x0][0x1c4], R27 ; /* 0x00007100121b7a24 */ /* 0x040fe400078e021b */ /*1190*/ IMAD.WIDE.U32 R24, R18, c[0x0][0x1c0], R24 ; /* 0x0000700012187a25 */ /* 0x000fc800078e0018 */ /*11a0*/ IMAD.IADD R25, R27, 0x1, R25 ; /* 0x000000011b197824 */ /* 0x000fe200078e0219 */ /*11b0*/ LEA R28, P2, R24.reuse, c[0x0][0x170], 0x3 ; /* 0x00005c00181c7a11 */ /* 0x040fe200078418ff */ /*11c0*/ LDG.E.64 R26, [R12.64] ; /* 0x000000060c1a7981 */ /* 0x000ea6000c1e1b00 */ /*11d0*/ LEA.HI.X R29, R24, c[0x0][0x174], R25, 0x3, P2 ; /* 0x00005d00181d7a11 */ /* 0x000fe400010f1c19 */ /*11e0*/ LDG.E.64 R24, [R20.64+0x8] ; /* 0x0000080614187981 */ /* 0x000ea8000c1e1b00 */ /*11f0*/ LDG.E.64 R28, [R28.64] ; /* 0x000000061c1c7981 */ /* 0x000ea4000c1e1b00 */ /*1200*/ DFMA R24, R28, R26, R24 ; /* 0x0000001a1c18722b */ /* 0x004e0e0000000018 */ /*1210*/ STG.E.64 [R20.64+0x8], R24 ; /* 0x0000081814007986 */ /* 0x0011e8000c101b06 */ /*1220*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*1230*/ @!P3 BRA 0x1370 ; /* 0x000001300000b947 */ /* 0x000fea0003800000 */ /*1240*/ IADD3 R22, R22, 0x2, RZ ; /* 0x0000000216167810 */ /* 0x000fe20007ffe0ff */ /*1250*/ BSSY B0, 0x1370 ; /* 0x0000011000007945 */ /* 0x000fe60003800000 */ /*1260*/ LOP3.LUT R16, R22, R16, RZ, 0xfc, !PT ; /* 0x0000001016107212 */ /* 0x000fc800078efcff */ /*1270*/ ISETP.LT.OR P1, PT, R16, RZ, P1 ; /* 0x000000ff1000720c */ /* 0x000fc80000f21670 */ /*1280*/ ISETP.GE.OR P1, PT, R22, c[0x0][0x1b8], P1 ; /* 0x00006e0016007a0c */ /* 0x000fda0000f26670 */ /*1290*/ @P1 BRA 0x1360 ; /* 0x000000c000001947 */ /* 0x000fea0003800000 */ /*12a0*/ SHF.R.S32.HI R23, RZ, 0x1f, R22 ; /* 0x0000001fff177819 */ /* 0x000fe20000011416 */ /*12b0*/ IMAD R17, R36, c[0x0][0x1c0], RZ ; /* 0x0000700024117a24 */ /* 0x000fc800078e02ff */ /*12c0*/ IMAD R17, R18.reuse, c[0x0][0x1c4], R17 ; /* 0x0000710012117a24 */ /* 0x040fe400078e0211 */ /*12d0*/ IMAD.WIDE.U32 R18, R18, c[0x0][0x1c0], R22 ; /* 0x0000700012127a25 */ /* 0x000fe400078e0016 */ /*12e0*/ LDG.E.64 R22, [R12.64] ; /* 0x000000060c167981 */ /* 0x000ea4000c1e1b00 */ /*12f0*/ IMAD.IADD R17, R17, 0x1, R19 ; /* 0x0000000111117824 */ /* 0x000fe200078e0213 */ /*1300*/ LEA R16, P1, R18, c[0x0][0x170], 0x3 ; /* 0x00005c0012107a11 */ /* 0x000fc800078218ff */ /*1310*/ LEA.HI.X R17, R18, c[0x0][0x174], R17, 0x3, P1 ; /* 0x00005d0012117a11 */ /* 0x000fe400008f1c11 */ /*1320*/ LDG.E.64 R18, [R20.64+0x10] ; /* 0x0000100614127981 */ /* 0x000ea8000c1e1b00 */ /*1330*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000610107981 */ /* 0x000ea4000c1e1b00 */ /*1340*/ DFMA R18, R16, R22, R18 ; /* 0x000000161012722b */ /* 0x004e4e0000000012 */ /*1350*/ STG.E.64 [R20.64+0x10], R18 ; /* 0x0000101214007986 */ /* 0x0023e8000c101b06 */ /*1360*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*1370*/ IADD3 R34, P1, R34, 0x1, RZ ; /* 0x0000000122227810 */ /* 0x001fca0007f3e0ff */ /*1380*/ IMAD.X R35, RZ, RZ, R35, P1 ; /* 0x000000ffff237224 */ /* 0x000fe200008e0623 */ /*1390*/ ISETP.GE.U32.AND P1, PT, R34, c[0x0][0x190], PT ; /* 0x0000640022007a0c */ /* 0x000fc80003f26070 */ /*13a0*/ ISETP.GE.U32.AND.EX P1, PT, R35, c[0x0][0x194], PT, P1 ; /* 0x0000650023007a0c */ /* 0x000fda0003f26110 */ /*13b0*/ @!P1 BRA 0x970 ; /* 0xfffff5b000009947 */ /* 0x000fea000383ffff */ /*13c0*/ IADD3 R7, P1, R7, 0x1, RZ ; /* 0x0000000107077810 */ /* 0x000fc80007f3e0ff */ /*13d0*/ IADD3.X R30, RZ, R30, RZ, P1, !PT ; /* 0x0000001eff1e7210 */ /* 0x000fe40000ffe4ff */ /*13e0*/ ISETP.GE.U32.AND P1, PT, R7, c[0x0][0x1b0], PT ; /* 0x00006c0007007a0c */ /* 0x000fc80003f26070 */ /*13f0*/ ISETP.GE.U32.AND.EX P1, PT, R30, c[0x0][0x1b4], PT, P1 ; /* 0x00006d001e007a0c */ /* 0x000fda0003f26110 */ /*1400*/ @!P1 BRA 0x900 ; /* 0xfffff4f000009947 */ /* 0x000fea000383ffff */ /*1410*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*1420*/ I2F.U64.RP R14, R6 ; /* 0x00000006000e7312 */ /* 0x000e300000309000 */ /*1430*/ MUFU.RCP R14, R14 ; /* 0x0000000e000e7308 */ /* 0x001e240000001000 */ /*1440*/ IADD3 R10, R14, 0x1ffffffe, RZ ; /* 0x1ffffffe0e0a7810 */ /* 0x001fcc0007ffe0ff */ /*1450*/ F2I.U64.TRUNC R10, R10 ; /* 0x0000000a000a7311 */ /* 0x000e24000020d800 */ /*1460*/ IMAD.WIDE.U32 R12, R10, R6, RZ ; /* 0x000000060a0c7225 */ /* 0x001fc800078e00ff */ /*1470*/ IMAD R13, R10, R7, R13 ; /* 0x000000070a0d7224 */ /* 0x000fe200078e020d */ /*1480*/ IADD3 R15, P0, RZ, -R12, RZ ; /* 0x8000000cff0f7210 */ /* 0x000fc60007f1e0ff */ /*1490*/ IMAD R13, R11, R6, R13 ; /* 0x000000060b0d7224 */ /* 0x000fe400078e020d */ /*14a0*/ IMAD.HI.U32 R12, R10, R15, RZ ; /* 0x0000000f0a0c7227 */ /* 0x000fc800078e00ff */ /*14b0*/ IMAD.X R17, RZ, RZ, ~R13, P0 ; /* 0x000000ffff117224 */ /* 0x000fe400000e0e0d */ /*14c0*/ IMAD.MOV.U32 R13, RZ, RZ, R10 ; /* 0x000000ffff0d7224 */ /* 0x000fe400078e000a */ /*14d0*/ IMAD R19, R11, R17.reuse, RZ ; /* 0x000000110b137224 */ /* 0x080fe400078e02ff */ /*14e0*/ IMAD.WIDE.U32 R12, P0, R10, R17, R12 ; /* 0x000000110a0c7225 */ /* 0x000fc8000780000c */ /*14f0*/ IMAD.HI.U32 R17, R11, R17, RZ ; /* 0x000000110b117227 */ /* 0x000fc800078e00ff */ /*1500*/ IMAD.HI.U32 R12, P1, R11, R15, R12 ; /* 0x0000000f0b0c7227 */ /* 0x000fca000782000c */ /*1510*/ IADD3 R13, P2, R19, R12, RZ ; /* 0x0000000c130d7210 */ /* 0x000fe20007f5e0ff */ /*1520*/ IMAD.X R12, R17, 0x1, R11, P0 ; /* 0x00000001110c7824 */ /* 0x000fc800000e060b */ /*1530*/ IMAD.WIDE.U32 R10, R13, R6, RZ ; /* 0x000000060d0a7225 */ /* 0x000fe200078e00ff */ /*1540*/ IADD3.X R15, RZ, RZ, R12, P2, P1 ; /* 0x000000ffff0f7210 */ /* 0x000fc600017e240c */ /*1550*/ IMAD R11, R13, R7, R11 ; /* 0x000000070d0b7224 */ /* 0x000fe200078e020b */ /*1560*/ IADD3 R17, P0, RZ, -R10, RZ ; /* 0x8000000aff117210 */ /* 0x000fc60007f1e0ff */ /*1570*/ IMAD R11, R15, R6, R11 ; /* 0x000000060f0b7224 */ /* 0x000fe400078e020b */ /*1580*/ IMAD.HI.U32 R12, R13, R17, RZ ; /* 0x000000110d0c7227 */ /* 0x000fc600078e00ff */ /*1590*/ IADD3.X R10, RZ, ~R11, RZ, P0, !PT ; /* 0x8000000bff0a7210 */ /* 0x000fe200007fe4ff */ /*15a0*/ IMAD.MOV.U32 R11, RZ, RZ, RZ ; /* 0x000000ffff0b7224 */ /* 0x000fc800078e00ff */ /*15b0*/ IMAD.WIDE.U32 R12, P0, R13, R10, R12 ; /* 0x0000000a0d0c7225 */ /* 0x000fc8000780000c */ /*15c0*/ IMAD R14, R15.reuse, R10, RZ ; /* 0x0000000a0f0e7224 */ /* 0x040fe400078e02ff */ /*15d0*/ IMAD.HI.U32 R13, P1, R15, R17, R12 ; /* 0x000000110f0d7227 */ /* 0x000fc8000782000c */ /*15e0*/ IMAD.HI.U32 R10, R15, R10, RZ ; /* 0x0000000a0f0a7227 */ /* 0x000fe200078e00ff */ /*15f0*/ IADD3 R13, P2, R14, R13, RZ ; /* 0x0000000d0e0d7210 */ /* 0x000fc60007f5e0ff */ /*1600*/ IMAD.X R15, R10, 0x1, R15, P0 ; /* 0x000000010a0f7824 */ /* 0x000fe400000e060f */ /*1610*/ IMAD.HI.U32 R10, R13, R9, RZ ; /* 0x000000090d0a7227 */ /* 0x000fc600078e00ff */ /*1620*/ IADD3.X R15, RZ, RZ, R15, P2, P1 ; /* 0x000000ffff0f7210 */ /* 0x000fc600017e240f */ /*1630*/ IMAD.WIDE.U32 R10, R13, R8, R10 ; /* 0x000000080d0a7225 */ /* 0x000fc800078e000a */ /*1640*/ IMAD R13, R15.reuse, R8, RZ ; /* 0x000000080f0d7224 */ /* 0x040fe400078e02ff */ /*1650*/ IMAD.HI.U32 R10, P0, R15, R9, R10 ; /* 0x000000090f0a7227 */ /* 0x000fc8000780000a */ /*1660*/ IMAD.HI.U32 R12, R15, R8, RZ ; /* 0x000000080f0c7227 */ /* 0x000fe200078e00ff */ /*1670*/ IADD3 R13, P1, R13, R10, RZ ; /* 0x0000000a0d0d7210 */ /* 0x000fc60007f3e0ff */ /*1680*/ IMAD.X R12, RZ, RZ, R12, P0 ; /* 0x000000ffff0c7224 */ /* 0x000fe400000e060c */ /*1690*/ IMAD.WIDE.U32 R10, R13, R6, RZ ; /* 0x000000060d0a7225 */ /* 0x000fc600078e00ff */ /*16a0*/ IADD3.X R15, RZ, R12, RZ, P1, !PT ; /* 0x0000000cff0f7210 */ /* 0x000fe20000ffe4ff */ /*16b0*/ IMAD R11, R13, R7, R11 ; /* 0x000000070d0b7224 */ /* 0x000fe200078e020b */ /*16c0*/ IADD3 R17, P1, -R10, R9, RZ ; /* 0x000000090a117210 */ /* 0x000fc60007f3e1ff */ /*16d0*/ IMAD R11, R15, R6.reuse, R11 ; /* 0x000000060f0b7224 */ /* 0x080fe200078e020b */ /*16e0*/ ISETP.GE.U32.AND P0, PT, R17, R6, PT ; /* 0x000000061100720c */ /* 0x000fc60003f06070 */ /*16f0*/ IMAD.X R14, R8, 0x1, ~R11, P1 ; /* 0x00000001080e7824 */ /* 0x000fe200008e0e0b */ /*1700*/ IADD3 R9, P1, -R6, R17, RZ ; /* 0x0000001106097210 */ /* 0x000fe40007f3e1ff */ /*1710*/ IADD3 R8, P2, R13, 0x1, RZ ; /* 0x000000010d087810 */ /* 0x000fe40007f5e0ff */ /*1720*/ ISETP.GE.U32.AND.EX P0, PT, R14.reuse, R7, PT, P0 ; /* 0x000000070e00720c */ /* 0x040fe20003f06100 */ /*1730*/ IMAD.X R12, R14, 0x1, ~R7, P1 ; /* 0x000000010e0c7824 */ /* 0x000fe200008e0e07 */ /*1740*/ ISETP.NE.U32.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f25070 */ /*1750*/ IMAD.X R10, RZ, RZ, R15, P2 ; /* 0x000000ffff0a7224 */ /* 0x000fe200010e060f */ /*1760*/ SEL R9, R9, R17, P0 ; /* 0x0000001109097207 */ /* 0x000fe40000000000 */ /*1770*/ SEL R13, R8, R13, P0 ; /* 0x0000000d080d7207 */ /* 0x000fc40000000000 */ /*1780*/ SEL R12, R12, R14, P0 ; /* 0x0000000e0c0c7207 */ /* 0x000fe40000000000 */ /*1790*/ SEL R10, R10, R15, P0 ; /* 0x0000000f0a0a7207 */ /* 0x000fe40000000000 */ /*17a0*/ ISETP.GE.U32.AND P0, PT, R9, R6, PT ; /* 0x000000060900720c */ /* 0x000fe20003f06070 */ /*17b0*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0000 */ /*17c0*/ IADD3 R8, P2, R13, 0x1, RZ ; /* 0x000000010d087810 */ /* 0x000fe40007f5e0ff */ /*17d0*/ ISETP.GE.U32.AND.EX P0, PT, R12, R7, PT, P0 ; /* 0x000000070c00720c */ /* 0x000fe40003f06100 */ /*17e0*/ IADD3.X R9, RZ, R10, RZ, P2, !PT ; /* 0x0000000aff097210 */ /* 0x000fc400017fe4ff */ /*17f0*/ ISETP.NE.AND.EX P1, PT, R7, RZ, PT, P1 ; /* 0x000000ff0700720c */ /* 0x000fe20003f25310 */ /*1800*/ IMAD.MOV.U32 R7, RZ, RZ, 0x0 ; /* 0x00000000ff077424 */ /* 0x000fe200078e00ff */ /*1810*/ SEL R8, R8, R13, P0 ; /* 0x0000000d08087207 */ /* 0x000fe40000000000 */ /*1820*/ SEL R9, R9, R10, P0 ; /* 0x0000000a09097207 */ /* 0x000fe40000000000 */ /*1830*/ SEL R8, R8, 0xffffffff, P1 ; /* 0xffffffff08087807 */ /* 0x000fe40000800000 */ /*1840*/ SEL R9, R9, 0xffffffff, P1 ; /* 0xffffffff09097807 */ /* 0x000fe20000800000 */ /*1850*/ RET.REL.NODEC R6 0x0 ; /* 0xffffe7a006007950 */ /* 0x000fec0003c3ffff */ /*1860*/ BRA 0x1860; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*1870*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1880*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1890*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*18a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*18b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*18c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*18d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*18e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*18f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __global__ void cuda_conv2D_updateDeltas(double* delta, double* biasDelta, const double* upStreamActivation, const double* err, double momentum, size_t kernelCount, size_t kernelRows, size_t kernelCols, size_t outputRows, size_t outputCols, size_t inputChannels, size_t inputRows, size_t inputCols, size_t padding, size_t stride) { // Do all values for i, j, and k in parallel int id = blockIdx.x * blockDim.x + threadIdx.x; size_t i = id % outputCols; id /= outputCols; size_t j = id % outputRows; id /= outputRows; if(id >= kernelCount) return; size_t k = id; // Compute some intermediate values size_t outChannelOffset = k * outputRows * outputCols; size_t outRowOffset = j * outputCols; int inRowOffset = j * stride - padding; // This block of code is derived from the serial implementation size_t kk = k * inputChannels * kernelRows * kernelCols; size_t index = outChannelOffset + outRowOffset + i; int inColOffset = i * stride - padding; biasDelta[k] += err[index]; for(size_t z = 0; z < inputChannels; z++) { size_t kernelChannelOffset = z * kernelRows * kernelCols; size_t inChannelOffset = z * inputRows * inputCols; for(size_t y = 0; y < kernelRows; y++) { size_t kernelRowOffset = y * kernelCols; int inRow = inRowOffset + y; for(size_t x = 0; x < kernelCols; x++) { int inCol = inColOffset + x; if(inRow >= 0 && inRow < (int)inputRows && inCol >= 0 && inCol < (int)inputRows) { size_t idx = inChannelOffset + inputCols * inRow + inCol; delta[kk + kernelChannelOffset + kernelRowOffset + x] += err[index] * upStreamActivation[idx]; } } } } }
.text .file "cuda_conv2D_updateDeltas.hip" .globl _Z39__device_stub__cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm # -- Begin function _Z39__device_stub__cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm .type _Z39__device_stub__cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm,@function _Z39__device_stub__cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm: # @_Z39__device_stub__cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $240, %rsp .cfi_def_cfa_offset 288 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 72(%rsp), %rax movq %rdi, (%rax) leaq 64(%rsp), %rdi movq %rsi, (%rdi) leaq 56(%rsp), %rsi movq %rdx, (%rsi) leaq 48(%rsp), %rdx movq %rcx, (%rdx) leaq 40(%rsp), %rcx movsd %xmm0, (%rcx) leaq 32(%rsp), %r10 movq %r8, (%r10) leaq 24(%rsp), %r8 movq %r9, (%r8) leaq 112(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) movq %r10, 40(%rbx) movq %r8, 48(%rbx) leaq 288(%rsp), %rax movq %rax, 56(%rbx) leaq 296(%rsp), %rax movq %rax, 64(%rbx) leaq 304(%rsp), %rax movq %rax, 72(%rbx) leaq 312(%rsp), %rax movq %rax, 80(%rbx) leaq 320(%rsp), %rax movq %rax, 88(%rbx) leaq 328(%rsp), %rax movq %rax, 96(%rbx) leaq 336(%rsp), %rax movq %rax, 104(%rbx) leaq 344(%rsp), %rax movq %rax, 112(%rbx) leaq 96(%rsp), %r14 leaq 80(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $256, %rsp # imm = 0x100 .cfi_adjust_cfa_offset -256 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z39__device_stub__cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm, .Lfunc_end0-_Z39__device_stub__cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm,@object # @_Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm .section .rodata,"a",@progbits .globl _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm .p2align 3, 0x0 _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm: .quad _Z39__device_stub__cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm .size _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm" .size .L__unnamed_1, 50 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z39__device_stub__cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm ; -- Begin function _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm .globl _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm .p2align 8 .type _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm,@function _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm: ; @_Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm ; %bb.0: s_clause 0x1 s_load_b512 s[16:31], s[0:1], 0x28 s_load_b32 s2, s[0:1], 0x84 s_waitcnt lgkmcnt(0) v_cvt_f32_u32_e32 v1, s24 v_cvt_f32_u32_e32 v2, s25 v_cvt_f32_u32_e32 v3, s22 v_cvt_f32_u32_e32 v6, s23 s_and_b32 s2, s2, 0xffff s_sub_u32 s3, 0, s24 v_fmac_f32_e32 v1, 0x4f800000, v2 s_subb_u32 s4, 0, s25 v_fmac_f32_e32 v3, 0x4f800000, v6 s_sub_u32 s5, 0, s22 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_rcp_f32_e32 v1, v1 v_rcp_f32_e32 v3, v3 s_waitcnt_depctr 0xfff v_mul_f32_e32 v1, 0x5f7ffffc, v1 v_mul_f32_e32 v3, 0x5f7ffffc, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v2, 0x2f800000, v1 v_trunc_f32_e32 v2, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_fmac_f32_e32 v1, 0xcf800000, v2 v_cvt_u32_f32_e32 v2, v2 v_cvt_u32_f32_e32 v1, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v4, s3, v2 v_mul_hi_u32 v5, s3, v1 v_mul_lo_u32 v7, s4, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v4, v5, v4 v_mul_lo_u32 v5, s3, v1 v_add_nc_u32_e32 v4, v4, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v6, v1, v5 v_mul_lo_u32 v7, v1, v4 v_mul_hi_u32 v8, v1, v4 v_mul_hi_u32 v9, v2, v5 v_mul_lo_u32 v5, v2, v5 v_mul_hi_u32 v10, v2, v4 v_mul_lo_u32 v4, v2, v4 v_add_co_u32 v6, vcc_lo, v6, v7 v_add_co_ci_u32_e32 v7, vcc_lo, 0, v8, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v5, vcc_lo, v6, v5 v_add_co_ci_u32_e32 v5, vcc_lo, v7, v9, vcc_lo v_add_co_ci_u32_e32 v6, vcc_lo, 0, v10, vcc_lo v_mul_f32_e32 v7, 0x2f800000, v3 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v5, v4 v_add_co_ci_u32_e32 v5, vcc_lo, 0, v6, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_trunc_f32_e32 v6, v7 v_add_co_u32 v4, vcc_lo, v1, v4 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_ci_u32_e32 v5, vcc_lo, v2, v5, vcc_lo v_fmac_f32_e32 v3, 0xcf800000, v6 v_cvt_u32_f32_e32 v8, v6 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_mul_hi_u32 v6, s3, v4 v_mul_lo_u32 v7, s3, v5 v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] v_cvt_u32_f32_e32 v9, v3 v_mul_lo_u32 v0, s4, v4 v_mul_lo_u32 v2, s5, v8 s_delay_alu instid0(VALU_DEP_3) v_mul_hi_u32 v3, s5, v9 v_add_nc_u32_e32 v6, v6, v7 v_mul_lo_u32 v7, s3, v4 s_subb_u32 s3, 0, s23 v_mul_lo_u32 v10, s5, v9 v_mul_lo_u32 v11, s3, v9 v_add_nc_u32_e32 v6, v6, v0 v_ashrrev_i32_e32 v0, 31, v1 v_add_nc_u32_e32 v2, v3, v2 v_mul_hi_u32 v3, v4, v7 s_delay_alu instid0(VALU_DEP_4) v_mul_lo_u32 v12, v4, v6 v_mul_hi_u32 v14, v4, v6 v_mul_hi_u32 v16, v5, v7 v_mul_lo_u32 v7, v5, v7 v_mul_hi_u32 v17, v5, v6 v_mul_lo_u32 v6, v5, v6 v_mul_hi_u32 v13, v9, v10 v_mul_hi_u32 v15, v8, v10 v_add_co_u32 v3, vcc_lo, v3, v12 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v14, vcc_lo v_mul_lo_u32 v10, v8, v10 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v3, vcc_lo, v3, v7 v_add_co_ci_u32_e32 v3, vcc_lo, v12, v16, vcc_lo v_add_co_ci_u32_e32 v7, vcc_lo, 0, v17, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v3, v6 v_add_co_ci_u32_e32 v6, vcc_lo, 0, v7, vcc_lo v_add_nc_u32_e32 v7, v2, v11 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v11, vcc_lo, v4, v3 v_add_co_ci_u32_e32 v12, vcc_lo, v5, v6, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_mul_lo_u32 v16, v9, v7 v_mul_hi_u32 v17, v1, v11 v_mul_hi_u32 v14, v9, v7 s_delay_alu instid0(VALU_DEP_4) v_mad_u64_u32 v[2:3], null, v1, v12, 0 v_mad_u64_u32 v[4:5], null, v0, v11, 0 v_mul_hi_u32 v18, v8, v7 v_mul_lo_u32 v19, v8, v7 v_mad_u64_u32 v[6:7], null, v0, v12, 0 v_add_co_u32 v2, vcc_lo, v17, v2 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v3, vcc_lo v_add_co_u32 v11, vcc_lo, v13, v16 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v14, vcc_lo s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v2, vcc_lo, v2, v4 v_add_co_ci_u32_e32 v2, vcc_lo, v3, v5, vcc_lo v_add_co_ci_u32_e32 v3, vcc_lo, 0, v7, vcc_lo v_add_co_u32 v4, vcc_lo, v11, v10 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v5, s2, v2, v6 v_add_co_ci_u32_e64 v6, s2, 0, v3, s2 v_add_co_ci_u32_e32 v4, vcc_lo, v12, v15, vcc_lo v_add_co_ci_u32_e32 v7, vcc_lo, 0, v18, vcc_lo s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_4) | instid1(VALU_DEP_2) v_mul_lo_u32 v10, s25, v5 v_mad_u64_u32 v[2:3], null, s24, v5, 0 v_mul_lo_u32 v11, s24, v6 v_add_co_u32 v4, vcc_lo, v4, v19 v_add_co_ci_u32_e32 v7, vcc_lo, 0, v7, vcc_lo v_add_co_u32 v4, vcc_lo, v9, v4 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_3) v_add3_u32 v3, v3, v11, v10 v_add_co_ci_u32_e32 v7, vcc_lo, v8, v7, vcc_lo v_add_co_u32 v10, vcc_lo, v5, 1 v_add_co_ci_u32_e32 v11, vcc_lo, 0, v6, vcc_lo s_delay_alu instid0(VALU_DEP_4) v_sub_nc_u32_e32 v16, v0, v3 v_sub_co_u32 v2, vcc_lo, v1, v2 v_add_co_u32 v9, s2, v5, 2 v_mul_hi_u32 v13, s5, v4 v_mul_lo_u32 v15, s5, v7 v_add_co_ci_u32_e64 v12, s2, 0, v6, s2 v_subrev_co_ci_u32_e64 v16, s2, s25, v16, vcc_lo v_sub_co_ci_u32_e32 v3, vcc_lo, v0, v3, vcc_lo v_cmp_le_u32_e32 vcc_lo, s24, v2 v_sub_co_u32 v19, s2, v2, s24 v_add_nc_u32_e32 v13, v13, v15 v_mul_lo_u32 v14, s3, v4 v_cndmask_b32_e64 v2, 0, -1, vcc_lo v_subrev_co_ci_u32_e64 v15, vcc_lo, 0, v16, s2 v_cmp_le_u32_e32 vcc_lo, s24, v19 v_mul_lo_u32 v8, s5, v4 v_add_nc_u32_e32 v13, v13, v14 v_cndmask_b32_e64 v16, 0, -1, vcc_lo v_cmp_le_u32_e32 vcc_lo, s25, v3 s_delay_alu instid0(VALU_DEP_4) v_mul_hi_u32 v17, v7, v8 v_mul_lo_u32 v18, v7, v8 v_cndmask_b32_e64 v14, 0, -1, vcc_lo v_cmp_le_u32_e32 vcc_lo, s25, v15 v_mul_hi_u32 v8, v4, v8 v_mul_lo_u32 v20, v4, v13 v_cndmask_b32_e64 v19, 0, -1, vcc_lo v_cmp_eq_u32_e32 vcc_lo, s25, v3 v_mul_hi_u32 v3, v4, v13 v_cndmask_b32_e32 v2, v14, v2, vcc_lo v_cmp_eq_u32_e32 vcc_lo, s25, v15 v_mul_hi_u32 v15, v7, v13 v_mul_lo_u32 v13, v7, v13 s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_3) | instid1(VALU_DEP_3) v_cmp_ne_u32_e64 s3, 0, v2 v_cndmask_b32_e32 v14, v19, v16, vcc_lo v_add_co_u32 v8, vcc_lo, v8, v20 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v3, vcc_lo v_cmp_ne_u32_e64 s2, 0, v14 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v8, vcc_lo, v8, v18 v_add_co_ci_u32_e32 v3, vcc_lo, v3, v17, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v11, v11, v12, s2 v_cndmask_b32_e64 v8, v10, v9, s2 v_cndmask_b32_e64 v2, v6, v11, s3 v_add_co_ci_u32_e32 v6, vcc_lo, 0, v15, vcc_lo v_add_co_u32 v9, vcc_lo, v3, v13 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_3) v_cndmask_b32_e64 v3, v5, v8, s3 v_add_co_ci_u32_e32 v6, vcc_lo, 0, v6, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v10, vcc_lo, v4, v9 v_add_co_ci_u32_e32 v6, vcc_lo, v7, v6, vcc_lo s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_3) v_ashrrev_i32_e32 v7, 31, v3 v_mul_hi_u32 v12, v3, v10 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_mad_u64_u32 v[4:5], null, v3, v6, 0 v_mad_u64_u32 v[8:9], null, v7, v10, 0 v_mad_u64_u32 v[10:11], null, v7, v6, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v4, vcc_lo, v12, v4 v_add_co_ci_u32_e32 v5, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v4, vcc_lo, v4, v8 v_add_co_ci_u32_e32 v4, vcc_lo, v5, v9, vcc_lo v_add_co_ci_u32_e32 v5, vcc_lo, 0, v11, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v4, v10 v_add_co_ci_u32_e32 v8, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_mul_lo_u32 v9, s23, v6 v_mad_u64_u32 v[4:5], null, s22, v6, 0 v_mul_lo_u32 v10, s22, v8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_sub_co_u32 v4, vcc_lo, v3, v4 v_add3_u32 v5, v5, v10, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_sub_nc_u32_e32 v9, v7, v5 v_subrev_co_ci_u32_e64 v9, s2, s23, v9, vcc_lo v_add_co_u32 v10, s2, v6, 2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_3) v_add_co_ci_u32_e64 v11, s2, 0, v8, s2 v_sub_co_u32 v12, s2, v4, s22 v_sub_co_ci_u32_e32 v5, vcc_lo, v7, v5, vcc_lo v_subrev_co_ci_u32_e64 v9, s2, 0, v9, s2 v_cmp_le_u32_e32 vcc_lo, s22, v12 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_cmp_eq_u32_e64 s2, s23, v5 v_cndmask_b32_e64 v12, 0, -1, vcc_lo v_cmp_le_u32_e32 vcc_lo, s23, v9 v_cndmask_b32_e64 v13, 0, -1, vcc_lo v_cmp_le_u32_e32 vcc_lo, s22, v4 v_cndmask_b32_e64 v4, 0, -1, vcc_lo v_cmp_le_u32_e32 vcc_lo, s23, v5 v_cndmask_b32_e64 v14, 0, -1, vcc_lo v_cmp_eq_u32_e32 vcc_lo, s23, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_3) | instid1(VALU_DEP_3) v_cndmask_b32_e64 v4, v14, v4, s2 v_cndmask_b32_e32 v9, v13, v12, vcc_lo v_add_co_u32 v12, vcc_lo, v6, 1 v_add_co_ci_u32_e32 v13, vcc_lo, 0, v8, vcc_lo v_cmp_ne_u32_e32 vcc_lo, 0, v9 s_mov_b32 s2, exec_lo s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_cndmask_b32_e32 v5, v13, v11, vcc_lo v_cndmask_b32_e32 v9, v12, v10, vcc_lo v_cmp_ne_u32_e32 vcc_lo, 0, v4 v_cndmask_b32_e32 v6, v6, v9, vcc_lo s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_2) v_dual_cndmask_b32 v8, v8, v5 :: v_dual_mov_b32 v9, v3 v_mov_b32_e32 v4, v6 v_ashrrev_i32_e32 v5, 31, v6 s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_u64_e64 s[16:17], v[4:5] s_cbranch_execz .LBB0_12 ; %bb.1: v_mul_lo_u32 v8, v8, s22 v_mul_lo_u32 v12, v6, s23 v_mad_u64_u32 v[10:11], null, v6, s22, 0 s_load_b256 s[4:11], s[0:1], 0x0 s_cmp_eq_u64 s[26:27], 0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add3_u32 v8, v11, v12, v8 v_sub_co_u32 v6, vcc_lo, v9, v10 v_mul_lo_u32 v10, v4, s23 v_mul_lo_u32 v11, v5, s22 s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_sub_co_ci_u32_e32 v7, vcc_lo, v7, v8, vcc_lo v_mul_lo_u32 v12, v3, s25 v_mad_u64_u32 v[8:9], null, v4, s22, v[6:7] v_mul_lo_u32 v7, v2, s24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_add3_u32 v11, v11, v9, v10 v_mad_u64_u32 v[9:10], null, v3, s24, 0 v_mul_lo_u32 v13, v8, s25 v_mad_u64_u32 v[2:3], null, v8, s24, 0 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_mul_lo_u32 v8, v11, s24 v_add3_u32 v10, v10, v12, v7 v_sub_co_u32 v7, vcc_lo, v1, v9 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add3_u32 v3, v3, v13, v8 v_sub_co_ci_u32_e32 v8, vcc_lo, v0, v10, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b64 v[0:1], 3, v[2:3] v_lshlrev_b64 v[2:3], 3, v[7:8] v_lshlrev_b64 v[8:9], 3, v[4:5] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v0, vcc_lo, s10, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s11, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, v2 v_add_co_ci_u32_e32 v1, vcc_lo, v1, v3, vcc_lo v_add_co_u32 v2, vcc_lo, s6, v8 v_add_co_ci_u32_e32 v3, vcc_lo, s7, v9, vcc_lo global_load_b64 v[8:9], v[0:1], off global_load_b64 v[10:11], v[2:3], off s_waitcnt vmcnt(0) v_add_f64 v[8:9], v[8:9], v[10:11] global_store_b64 v[2:3], v[8:9], off s_cbranch_scc1 .LBB0_12 ; %bb.2: ; %.lr.ph94 s_load_b128 s[0:3], s[0:1], 0x68 v_mul_lo_u32 v8, v5, s26 v_mul_lo_u32 v9, v4, s27 v_mad_u64_u32 v[2:3], null, v4, s26, 0 s_cmp_lg_u64 s[18:19], 0 s_mov_b64 s[6:7], 0 s_waitcnt lgkmcnt(0) s_cselect_b32 s3, -1, 0 s_cmp_lg_u64 s[20:21], 0 s_cselect_b32 s16, -1, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_add3_u32 v3, v3, v9, v8 v_mad_u64_u32 v[4:5], null, v6, s2, 0 v_mad_u64_u32 v[5:6], null, v7, s2, 0 v_sub_co_u32 v8, null, v4, s0 s_delay_alu instid0(VALU_DEP_2) v_sub_co_u32 v9, null, v5, s0 v_mov_b32_e32 v5, 0 .LBB0_3: ; =>This Loop Header: Depth=1 ; Child Loop BB0_5 Depth 2 ; Child Loop BB0_7 Depth 3 s_and_not1_b32 vcc_lo, exec_lo, s3 s_cbranch_vccnz .LBB0_11 ; %bb.4: ; %.lr.ph90 ; in Loop: Header=BB0_3 Depth=1 v_add_co_u32 v4, vcc_lo, s6, v2 v_add_co_ci_u32_e32 v6, vcc_lo, s7, v3, vcc_lo s_mul_i32 s0, s6, s29 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_lo_u32 v11, v4, s19 s_mul_hi_u32 s1, s6, s28 v_mul_lo_u32 v10, v6, s18 v_mad_u64_u32 v[6:7], null, v4, s18, 0 s_add_i32 s0, s1, s0 s_mul_i32 s1, s7, s28 s_mul_i32 s22, s6, s28 s_add_i32 s17, s0, s1 s_mov_b64 s[10:11], 0 s_delay_alu instid0(VALU_DEP_1) v_add3_u32 v7, v7, v11, v10 .LBB0_5: ; Parent Loop BB0_3 Depth=1 ; => This Loop Header: Depth=2 ; Child Loop BB0_7 Depth 3 s_and_not1_b32 vcc_lo, exec_lo, s16 s_cbranch_vccnz .LBB0_10 ; %bb.6: ; %.lr.ph ; in Loop: Header=BB0_5 Depth=2 v_add_nc_u32_e32 v4, s10, v8 v_add_co_u32 v14, vcc_lo, s10, v6 v_add_co_ci_u32_e32 v13, vcc_lo, s11, v7, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v12, s0, v4, s22 v_add_co_ci_u32_e64 v10, null, 0, s17, s0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_mul_lo_u32 v17, v13, s20 v_mul_lo_u32 v16, v12, s31 v_mul_lo_u32 v18, v14, s21 s_delay_alu instid0(VALU_DEP_4) v_mul_lo_u32 v15, v10, s30 v_mad_u64_u32 v[10:11], null, v12, s30, 0 v_mad_u64_u32 v[12:13], null, v14, s20, 0 v_cmp_lt_i32_e32 vcc_lo, -1, v4 v_cmp_gt_i32_e64 s0, s28, v4 s_mov_b64 s[12:13], 0 s_mov_b64 s[14:15], s[20:21] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add3_u32 v11, v11, v16, v15 v_add3_u32 v13, v13, v18, v17 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b64 v[10:11], 3, v[10:11] v_lshlrev_b64 v[12:13], 3, v[12:13] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v10, s1, s8, v10 v_add_co_ci_u32_e64 v11, s1, s9, v11, s1 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v12, s1, s4, v12 v_add_co_ci_u32_e64 v13, s1, s5, v13, s1 .LBB0_7: ; Parent Loop BB0_3 Depth=1 ; Parent Loop BB0_5 Depth=2 ; => This Inner Loop Header: Depth=3 v_add_co_u32 v4, null, s12, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cmp_lt_i32_e64 s1, -1, v4 v_cmp_gt_i32_e64 s2, s28, v4 s_and_b32 s1, s0, s1 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) s_and_b32 s1, s2, s1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s1, vcc_lo, s1 s_and_saveexec_b32 s2, s1 s_cbranch_execz .LBB0_9 ; %bb.8: ; in Loop: Header=BB0_7 Depth=3 v_lshlrev_b64 v[14:15], 3, v[4:5] s_lshl_b64 s[24:25], s[12:13], 3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v14, s1, v10, v14 v_add_co_ci_u32_e64 v15, s1, v11, v15, s1 v_add_co_u32 v16, s1, v12, s24 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v17, s1, s25, v13, s1 global_load_b64 v[18:19], v[0:1], off global_load_b64 v[14:15], v[14:15], off global_load_b64 v[20:21], v[16:17], off s_waitcnt vmcnt(0) v_fma_f64 v[14:15], v[18:19], v[14:15], v[20:21] global_store_b64 v[16:17], v[14:15], off .LBB0_9: ; in Loop: Header=BB0_7 Depth=3 s_or_b32 exec_lo, exec_lo, s2 s_add_u32 s12, s12, 1 s_addc_u32 s13, s13, 0 s_add_u32 s14, s14, -1 s_addc_u32 s15, s15, -1 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_eq_u64 s[14:15], 0 s_cbranch_scc0 .LBB0_7 .LBB0_10: ; %._crit_edge ; in Loop: Header=BB0_5 Depth=2 s_add_u32 s10, s10, 1 s_addc_u32 s11, s11, 0 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_eq_u64 s[10:11], s[18:19] s_cbranch_scc0 .LBB0_5 .LBB0_11: ; %._crit_edge91 ; in Loop: Header=BB0_3 Depth=1 s_add_u32 s6, s6, 1 s_addc_u32 s7, s7, 0 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_eq_u64 s[6:7], s[26:27] s_cbranch_scc0 .LBB0_3 .LBB0_12: ; %.loopexit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 376 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 22 .amdhsa_next_free_sgpr 32 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm, .Lfunc_end0-_Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2460 ; NumSgprs: 34 ; NumVgprs: 22 ; ScratchSize: 0 ; MemoryBound: 1 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 4 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 34 ; NumVGPRsForWavesPerEU: 22 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 24 .size: 8 .value_kind: global_buffer - .offset: 32 .size: 8 .value_kind: by_value - .offset: 40 .size: 8 .value_kind: by_value - .offset: 48 .size: 8 .value_kind: by_value - .offset: 56 .size: 8 .value_kind: by_value - .offset: 64 .size: 8 .value_kind: by_value - .offset: 72 .size: 8 .value_kind: by_value - .offset: 80 .size: 8 .value_kind: by_value - .offset: 88 .size: 8 .value_kind: by_value - .offset: 96 .size: 8 .value_kind: by_value - .offset: 104 .size: 8 .value_kind: by_value - .offset: 112 .size: 8 .value_kind: by_value - .offset: 120 .size: 4 .value_kind: hidden_block_count_x - .offset: 124 .size: 4 .value_kind: hidden_block_count_y - .offset: 128 .size: 4 .value_kind: hidden_block_count_z - .offset: 132 .size: 2 .value_kind: hidden_group_size_x - .offset: 134 .size: 2 .value_kind: hidden_group_size_y - .offset: 136 .size: 2 .value_kind: hidden_group_size_z - .offset: 138 .size: 2 .value_kind: hidden_remainder_x - .offset: 140 .size: 2 .value_kind: hidden_remainder_y - .offset: 142 .size: 2 .value_kind: hidden_remainder_z - .offset: 160 .size: 8 .value_kind: hidden_global_offset_x - .offset: 168 .size: 8 .value_kind: hidden_global_offset_y - .offset: 176 .size: 8 .value_kind: hidden_global_offset_z - .offset: 184 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 376 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm .private_segment_fixed_size: 0 .sgpr_count: 34 .sgpr_spill_count: 0 .symbol: _Z24cuda_conv2D_updateDeltasPdS_PKdS1_dmmmmmmmmmm.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 22 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
dc02385d6ef6ac806ba3bfe14055f251ae51f206
#include <stdio.h> #include <stdlib.h> __global__ void kernel(int *d, int n){ __shared__ int s[64]; int t =threadIdx.x; int tr=n-t-1; s[t]=d[t]; __syncthreads(); d[t]=s[tr]; } int main (void) { const int n=64; int a[n],r[n],d[n]; for(int i=0;i<n;i++) { a[i]=i; r[i]=n-i-1; d[i]=0; } int *d_d; cudaMalloc(&d_d, n * sizeof(int)); cudaMemcpy(d_d, a, n*sizeof(int), cudaMemcpyHostToDevice); kernel<<<1,n>>>(d_d, n); cudaMemcpy(d, d_d, n*sizeof(int), cudaMemcpyDeviceToHost); for (int i = 0; i < n; i++) if (d[i] != r[i]) printf("Verificar- Hay un error"); printf("En teoria 3 deberia ser igual a %d\n",d[n-3-1]); }
.file "tmpxft_002caa5d_00000000-6_Ejemplo6.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z26__device_stub__Z6kernelPiiPii .type _Z26__device_stub__Z6kernelPiiPii, @function _Z26__device_stub__Z6kernelPiiPii: .LFB2052: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movl %esi, 4(%rsp) leaq 40(%rsp), %rdi leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) leaq 4(%rsp), %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z6kernelPii(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L2: movq 104(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z26__device_stub__Z6kernelPiiPii, .-_Z26__device_stub__Z6kernelPiiPii .globl _Z6kernelPii .type _Z6kernelPii, @function _Z6kernelPii: .LFB2053: .cfi_startproc endbr64 jmp _Z26__device_stub__Z6kernelPiiPii .cfi_endproc .LFE2053: .size _Z6kernelPii, .-_Z6kernelPii .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "Verificar- Hay un error" .LC1: .string "En teoria 3 deberia ser igual a %d\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 xorl %ecx, %ecx movl $63, %edx pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 subq $824, %rsp .cfi_def_cfa_offset 864 movq %fs:40, %rax movq %rax, 808(%rsp) xorl %eax, %eax leaq 296(%rsp), %r12 .L9: movl %edx, %eax leaq 40(%rsp), %rbx subl %ecx, %eax movl %ecx, (%rbx,%rcx,4) movl %eax, (%r12,%rcx,4) incq %rcx cmpq $64, %rcx jne .L9 leaq 552(%rsp), %rbp xorl %eax, %eax movl $256, %esi movq %rbp, %rdi rep stosl leaq 8(%rsp), %rdi call cudaMalloc@PLT movq 8(%rsp), %rdi movl $1, %ecx movq %rbx, %rsi movl $256, %edx call cudaMemcpy@PLT movl $67108865, %edx xorl %r9d, %r9d xorl %r8d, %r8d salq $6, %rdx movl $1, %ecx movabsq $4294967297, %rdi movl $1, %esi movq %rdx, 28(%rsp) movl $1, 36(%rsp) movq %rdi, 16(%rsp) movl $1, 24(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L10 movq 8(%rsp), %rdi movl $64, %esi call _Z26__device_stub__Z6kernelPiiPii .L10: movq 8(%rsp), %rsi movl $2, %ecx movq %rbp, %rdi xorl %ebx, %ebx movl $256, %edx leaq .LC0(%rip), %r13 call cudaMemcpy@PLT .L12: movl (%r12,%rbx), %eax cmpl %eax, 0(%rbp,%rbx) je .L11 movq %r13, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L11: addq $4, %rbx cmpq $256, %rbx jne .L12 movl 792(%rsp), %edx xorl %eax, %eax movl $2, %edi leaq .LC1(%rip), %rsi call __printf_chk@PLT movq 808(%rsp), %rax subq %fs:40, %rax je .L13 call __stack_chk_fail@PLT .L13: addq $824, %rsp .cfi_def_cfa_offset 40 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC2: .string "_Z6kernelPii" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC2(%rip), %rdx movq %rax, %rdi leaq _Z6kernelPii(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z6kernelPii .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R7, SR_TID.X ; /* 0x0000000000077919 */ /* 0x000e220000002100 */ /*0020*/ MOV R2, 0x4 ; /* 0x0000000400027802 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0040*/ IMAD.WIDE R2, R7, R2, c[0x0][0x160] ; /* 0x0000580007027625 */ /* 0x001fca00078e0202 */ /*0050*/ LDG.E R4, [R2.64] ; /* 0x0000000402047981 */ /* 0x000ea2000c1e1900 */ /*0060*/ LOP3.LUT R0, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff007212 */ /* 0x000fc800078e33ff */ /*0070*/ IADD3 R0, R0, c[0x0][0x168], RZ ; /* 0x00005a0000007a10 */ /* 0x000fe20007ffe0ff */ /*0080*/ STS [R7.X4], R4 ; /* 0x0000000407007388 */ /* 0x004fe80000004800 */ /*0090*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*00a0*/ LDS R5, [R0.X4] ; /* 0x0000000000057984 */ /* 0x000e280000004800 */ /*00b0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*00c0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00d0*/ BRA 0xd0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> #include <stdlib.h> __global__ void kernel(int *d, int n){ __shared__ int s[64]; int t =threadIdx.x; int tr=n-t-1; s[t]=d[t]; __syncthreads(); d[t]=s[tr]; } int main (void) { const int n=64; int a[n],r[n],d[n]; for(int i=0;i<n;i++) { a[i]=i; r[i]=n-i-1; d[i]=0; } int *d_d; hipMalloc(&d_d, n * sizeof(int)); hipMemcpy(d_d, a, n*sizeof(int), hipMemcpyHostToDevice); kernel<<<1,n>>>(d_d, n); hipMemcpy(d, d_d, n*sizeof(int), hipMemcpyDeviceToHost); for (int i = 0; i < n; i++) if (d[i] != r[i]) printf("Verificar- Hay un error"); printf("En teoria 3 deberia ser igual a %d\n",d[n-3-1]); }
.text .file "Ejemplo6.hip" .globl _Z21__device_stub__kernelPii # -- Begin function _Z21__device_stub__kernelPii .type _Z21__device_stub__kernelPii,@function _Z21__device_stub__kernelPii: # @_Z21__device_stub__kernelPii .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 4(%rsp), %rcx movl %esi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z6kernelPii, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z21__device_stub__kernelPii, .Lfunc_end0-_Z21__device_stub__kernelPii .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $784, %rsp # imm = 0x310 .cfi_def_cfa_offset 800 .cfi_offset %rbx, -16 leaq 16(%rsp), %rdi xorl %ebx, %ebx movl $256, %edx # imm = 0x100 xorl %esi, %esi callq memset@PLT .LBB1_1: # =>This Inner Loop Header: Depth=1 movl %ebx, 528(%rsp,%rbx,4) movl %ebx, %eax xorl $63, %eax movl %eax, 272(%rsp,%rbx,4) incq %rbx cmpq $64, %rbx jne .LBB1_1 # %bb.2: leaq 8(%rsp), %rbx movl $256, %esi # imm = 0x100 movq %rbx, %rdi callq hipMalloc movq (%rbx), %rdi leaq 528(%rsp), %rsi movl $256, %edx # imm = 0x100 movl $1, %ecx callq hipMemcpy movabsq $4294967297, %rdi # imm = 0x100000001 leaq 63(%rdi), %rdx movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_4 # %bb.3: movq 8(%rsp), %rdi movl $64, %esi callq _Z21__device_stub__kernelPii .LBB1_4: movq 8(%rsp), %rsi leaq 16(%rsp), %rdi movl $256, %edx # imm = 0x100 movl $2, %ecx callq hipMemcpy xorl %ebx, %ebx .LBB1_5: # =>This Inner Loop Header: Depth=1 movl 16(%rsp,%rbx,4), %eax cmpl 272(%rsp,%rbx,4), %eax je .LBB1_7 # %bb.6: # in Loop: Header=BB1_5 Depth=1 movl $.L.str, %edi xorl %eax, %eax callq printf .LBB1_7: # in Loop: Header=BB1_5 Depth=1 incq %rbx cmpq $64, %rbx jne .LBB1_5 # %bb.8: movl 256(%rsp), %esi movl $.L.str.1, %edi xorl %eax, %eax callq printf xorl %eax, %eax addq $784, %rsp # imm = 0x310 .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z6kernelPii, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z6kernelPii,@object # @_Z6kernelPii .section .rodata,"a",@progbits .globl _Z6kernelPii .p2align 3, 0x0 _Z6kernelPii: .quad _Z21__device_stub__kernelPii .size _Z6kernelPii, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "Verificar- Hay un error" .size .L.str, 24 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "En teoria 3 deberia ser igual a %d\n" .size .L.str.1, 36 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z6kernelPii" .size .L__unnamed_1, 13 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z21__device_stub__kernelPii .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z6kernelPii .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z6kernelPii ; -- Begin function _Z6kernelPii .globl _Z6kernelPii .p2align 8 .type _Z6kernelPii,@function _Z6kernelPii: ; @_Z6kernelPii ; %bb.0: s_load_b64 s[2:3], s[0:1], 0x0 v_lshlrev_b32_e32 v1, 2, v0 s_load_b32 s0, s[0:1], 0x8 v_not_b32_e32 v0, v0 s_waitcnt lgkmcnt(0) global_load_b32 v2, v1, s[2:3] v_add_lshl_u32 v0, v0, s0, 2 s_waitcnt vmcnt(0) ds_store_b32 v1, v2 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv ds_load_b32 v0, v0 s_waitcnt lgkmcnt(0) global_store_b32 v1, v0, s[2:3] s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z6kernelPii .amdhsa_group_segment_fixed_size 256 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 12 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 3 .amdhsa_next_free_sgpr 4 .amdhsa_reserve_vcc 0 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z6kernelPii, .Lfunc_end0-_Z6kernelPii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 104 ; NumSgprs: 4 ; NumVgprs: 3 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 256 bytes/workgroup (compile time only) ; SGPRBlocks: 0 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 4 ; NumVGPRsForWavesPerEU: 3 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value .group_segment_fixed_size: 256 .kernarg_segment_align: 8 .kernarg_segment_size: 12 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z6kernelPii .private_segment_fixed_size: 0 .sgpr_count: 4 .sgpr_spill_count: 0 .symbol: _Z6kernelPii.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 3 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
76d52d508c0545de996ef814d0ac72700a4e2903
#include "includes.h" __global__ void Interpolate(float* input1, float* input2, float* output, float weight, int inputSize) { int threadId = blockDim.x*blockIdx.y*gridDim.x //rows preceeding current row in grid + blockDim.x*blockIdx.x //blocks preceeding current block + threadIdx.x; if(threadId < inputSize) { if (weight <= 0) { output[threadId] = input1[threadId]; } else if (weight >= 1) { output[threadId] = input2[threadId]; } else { output[threadId] = (1 - weight) * input1[threadId] + weight * input2[threadId]; } } }
.file "tmpxft_00293292_00000000-6_Interpolate.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z37__device_stub__Z11InterpolatePfS_S_fiPfS_S_fi .type _Z37__device_stub__Z11InterpolatePfS_S_fiPfS_S_fi, @function _Z37__device_stub__Z11InterpolatePfS_S_fiPfS_S_fi: .LFB2032: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rdx, 8(%rsp) leaq 32(%rsp), %rdx movl %ecx, (%rsp) leaq 40(%rsp), %rcx movss %xmm0, 4(%rsp) movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 8(%rsp), %rax movq %rax, 112(%rsp) leaq 4(%rsp), %rax movq %rax, 120(%rsp) movq %rsp, %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 40(%rsp) .cfi_def_cfa_offset 168 leaq _Z11InterpolatePfS_S_fi(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 176 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L2: movq 136(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z37__device_stub__Z11InterpolatePfS_S_fiPfS_S_fi, .-_Z37__device_stub__Z11InterpolatePfS_S_fiPfS_S_fi .globl _Z11InterpolatePfS_S_fi .type _Z11InterpolatePfS_S_fi, @function _Z11InterpolatePfS_S_fi: .LFB2033: .cfi_startproc endbr64 jmp _Z37__device_stub__Z11InterpolatePfS_S_fiPfS_S_fi .cfi_endproc .LFE2033: .size _Z11InterpolatePfS_S_fi, .-_Z11InterpolatePfS_S_fi .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z11InterpolatePfS_S_fi" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z11InterpolatePfS_S_fi(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z11InterpolatePfS_S_fi .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R0, SR_CTAID.Y ; /* 0x0000000000007919 */ /* 0x000e280000002600 */ /*0020*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x000e280000002500 */ /*0030*/ S2R R5, SR_TID.X ; /* 0x0000000000057919 */ /* 0x000e620000002100 */ /*0040*/ IMAD R0, R0, c[0x0][0xc], R3 ; /* 0x0000030000007a24 */ /* 0x001fc800078e0203 */ /*0050*/ IMAD R0, R0, c[0x0][0x0], R5 ; /* 0x0000000000007a24 */ /* 0x002fca00078e0205 */ /*0060*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x17c], PT ; /* 0x00005f0000007a0c */ /* 0x000fda0003f06270 */ /*0070*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0080*/ FSETP.LTU.AND P0, PT, RZ, c[0x0][0x178], PT ; /* 0x00005e00ff007a0b */ /* 0x000fe20003f09000 */ /*0090*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*00a0*/ MOV R5, 0x4 ; /* 0x0000000400057802 */ /* 0x000fca0000000f00 */ /*00b0*/ IMAD.WIDE R2, R0, R5, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fc800078e0205 */ /*00c0*/ IMAD.WIDE R4, R0, R5, c[0x0][0x170] ; /* 0x00005c0000047625 */ /* 0x000fe400078e0205 */ /*00d0*/ @P0 BRA 0x110 ; /* 0x0000003000000947 */ /* 0x000fea0003800000 */ /*00e0*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea8000c1e1900 */ /*00f0*/ STG.E [R4.64], R3 ; /* 0x0000000304007986 */ /* 0x004fe2000c101904 */ /*0100*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0110*/ MOV R8, c[0x0][0x178] ; /* 0x00005e0000087a02 */ /* 0x000fe40000000f00 */ /*0120*/ SHF.R.S32.HI R7, RZ, 0x1f, R0 ; /* 0x0000001fff077819 */ /* 0x000fe40000011400 */ /*0130*/ FSETP.GE.AND P0, PT, R8, 1, PT ; /* 0x3f8000000800780b */ /* 0x000fc40003f06000 */ /*0140*/ LEA R6, P1, R0, c[0x0][0x168], 0x2 ; /* 0x00005a0000067a11 */ /* 0x000fc800078210ff */ /*0150*/ LEA.HI.X R7, R0, c[0x0][0x16c], R7, 0x2, P1 ; /* 0x00005b0000077a11 */ /* 0x000fce00008f1407 */ /*0160*/ @!P0 BRA 0x1a0 ; /* 0x0000003000008947 */ /* 0x000fea0003800000 */ /*0170*/ LDG.E R7, [R6.64] ; /* 0x0000000406077981 */ /* 0x000ea8000c1e1900 */ /*0180*/ STG.E [R4.64], R7 ; /* 0x0000000704007986 */ /* 0x004fe2000c101904 */ /*0190*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*01a0*/ LDG.E R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea8000c1e1900 */ /*01b0*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ee2000c1e1900 */ /*01c0*/ FADD R0, -R8, 1 ; /* 0x3f80000008007421 */ /* 0x000fe20000000100 */ /*01d0*/ FMUL R9, R6, c[0x0][0x178] ; /* 0x00005e0006097a20 */ /* 0x004fc80000400000 */ /*01e0*/ FFMA R9, R0, R3, R9 ; /* 0x0000000300097223 */ /* 0x008fca0000000009 */ /*01f0*/ STG.E [R4.64], R9 ; /* 0x0000000904007986 */ /* 0x000fe2000c101904 */ /*0200*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0210*/ BRA 0x210; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0220*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0230*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0280*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0290*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __global__ void Interpolate(float* input1, float* input2, float* output, float weight, int inputSize) { int threadId = blockDim.x*blockIdx.y*gridDim.x //rows preceeding current row in grid + blockDim.x*blockIdx.x //blocks preceeding current block + threadIdx.x; if(threadId < inputSize) { if (weight <= 0) { output[threadId] = input1[threadId]; } else if (weight >= 1) { output[threadId] = input2[threadId]; } else { output[threadId] = (1 - weight) * input1[threadId] + weight * input2[threadId]; } } }
.text .file "Interpolate.hip" .globl _Z26__device_stub__InterpolatePfS_S_fi # -- Begin function _Z26__device_stub__InterpolatePfS_S_fi .type _Z26__device_stub__InterpolatePfS_S_fi,@function _Z26__device_stub__InterpolatePfS_S_fi: # @_Z26__device_stub__InterpolatePfS_S_fi .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movss %xmm0, (%rdx) movq %rsp, %r8 movl %ecx, (%r8) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %r8, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z11InterpolatePfS_S_fi, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z26__device_stub__InterpolatePfS_S_fi, .Lfunc_end0-_Z26__device_stub__InterpolatePfS_S_fi .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z11InterpolatePfS_S_fi, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z11InterpolatePfS_S_fi,@object # @_Z11InterpolatePfS_S_fi .section .rodata,"a",@progbits .globl _Z11InterpolatePfS_S_fi .p2align 3, 0x0 _Z11InterpolatePfS_S_fi: .quad _Z26__device_stub__InterpolatePfS_S_fi .size _Z11InterpolatePfS_S_fi, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z11InterpolatePfS_S_fi" .size .L__unnamed_1, 24 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z26__device_stub__InterpolatePfS_S_fi .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z11InterpolatePfS_S_fi .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z11InterpolatePfS_S_fi ; -- Begin function _Z11InterpolatePfS_S_fi .globl _Z11InterpolatePfS_S_fi .p2align 8 .type _Z11InterpolatePfS_S_fi,@function _Z11InterpolatePfS_S_fi: ; @_Z11InterpolatePfS_S_fi ; %bb.0: s_clause 0x2 s_load_b32 s4, s[0:1], 0x20 s_load_b32 s5, s[0:1], 0x2c s_load_b64 s[2:3], s[0:1], 0x18 s_waitcnt lgkmcnt(0) s_mul_i32 s4, s4, s15 s_and_b32 s5, s5, 0xffff s_add_i32 s4, s4, s14 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s4, s5, v[0:1] v_cmp_gt_i32_e32 vcc_lo, s3, v1 s_and_saveexec_b32 s3, vcc_lo s_cbranch_execz .LBB0_11 ; %bb.1: s_clause 0x1 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[0:1], s[0:1], 0x10 v_cmp_nle_f32_e64 s3, s2, 0 v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_2) s_and_b32 vcc_lo, exec_lo, s3 s_mov_b32 s3, 0 s_cbranch_vccnz .LBB0_3 ; %bb.2: s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], 2, v[1:2] s_waitcnt lgkmcnt(0) v_add_co_u32 v3, vcc_lo, s4, v3 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, s5, v4, vcc_lo global_load_b32 v0, v[3:4], off s_branch .LBB0_4 .LBB0_3: s_mov_b32 s3, -1 ; implicit-def: $vgpr0 .LBB0_4: ; %Flow40 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s3 s_cbranch_vccnz .LBB0_10 ; %bb.5: v_cmp_nge_f32_e64 s3, s2, 1.0 s_delay_alu instid0(VALU_DEP_1) s_and_b32 vcc_lo, exec_lo, s3 s_cbranch_vccnz .LBB0_7 ; %bb.6: v_lshlrev_b64 v[3:4], 2, v[1:2] s_mov_b32 s3, 0 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, s6, v3 v_add_co_ci_u32_e32 v4, vcc_lo, s7, v4, vcc_lo global_load_b32 v0, v[3:4], off s_branch .LBB0_8 .LBB0_7: s_mov_b32 s3, -1 ; implicit-def: $vgpr0 .LBB0_8: ; %Flow s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s3 s_cbranch_vccnz .LBB0_10 ; %bb.9: v_lshlrev_b64 v[3:4], 2, v[1:2] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v5, vcc_lo, s6, v3 v_add_co_ci_u32_e32 v6, vcc_lo, s7, v4, vcc_lo v_add_co_u32 v3, vcc_lo, s4, v3 v_add_co_ci_u32_e32 v4, vcc_lo, s5, v4, vcc_lo global_load_b32 v0, v[5:6], off global_load_b32 v3, v[3:4], off v_sub_f32_e64 v4, 1.0, s2 s_waitcnt vmcnt(1) v_mul_f32_e32 v0, s2, v0 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_fmac_f32_e32 v0, v4, v3 .LBB0_10: ; %.sink.split v_lshlrev_b64 v[1:2], 2, v[1:2] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, s0, v1 v_add_co_ci_u32_e32 v2, vcc_lo, s1, v2, vcc_lo s_waitcnt vmcnt(0) global_store_b32 v[1:2], v0, off .LBB0_11: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z11InterpolatePfS_S_fi .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 288 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 7 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z11InterpolatePfS_S_fi, .Lfunc_end0-_Z11InterpolatePfS_S_fi ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 396 ; NumSgprs: 18 ; NumVgprs: 7 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 7 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: hidden_block_count_x - .offset: 36 .size: 4 .value_kind: hidden_block_count_y - .offset: 40 .size: 4 .value_kind: hidden_block_count_z - .offset: 44 .size: 2 .value_kind: hidden_group_size_x - .offset: 46 .size: 2 .value_kind: hidden_group_size_y - .offset: 48 .size: 2 .value_kind: hidden_group_size_z - .offset: 50 .size: 2 .value_kind: hidden_remainder_x - .offset: 52 .size: 2 .value_kind: hidden_remainder_y - .offset: 54 .size: 2 .value_kind: hidden_remainder_z - .offset: 72 .size: 8 .value_kind: hidden_global_offset_x - .offset: 80 .size: 8 .value_kind: hidden_global_offset_y - .offset: 88 .size: 8 .value_kind: hidden_global_offset_z - .offset: 96 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 288 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z11InterpolatePfS_S_fi .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z11InterpolatePfS_S_fi.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 7 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
275782a7313473b5f786902586e61793f7dd850a
#include <cuda.h> #include <cuComplex.h> // Launch configuration should be as follows: // 1. blocks of dim3(threads_per_dim, threads_per_dim, 1) size // where threads_per_dim = min(N, 16) // 2. grid of dim3((N+threads_per_dim-1)/threads_per_dim, (N-1)/(threads_per_dim * 2)+1, 1) blocks template <class T> static __device__ __inline__ void fftshift_kernel_common(T* data, int shift, int N, int pitch){ int x = blockIdx.x * blockDim.x + threadIdx.x; int y = blockIdx.y * blockDim.y + threadIdx.y; if (x > N-1 || y > (N+1)/2-1) return; int x1 = x + shift; if (x1 > N-1) x1 -= N; int y1 = y + shift; if (y1 > N-1) y1 -= N; int i = x + y * pitch , i1 = x1 + y1 * pitch; T tmp; tmp = data[i]; data[i] = data[i1]; data[i1] = tmp; } extern "C" { __global__ void fftshift_half_hermitian(cuDoubleComplex* data, int N, int pitch) { int x = blockIdx.x * blockDim.x + threadIdx.x; int y = blockIdx.y * blockDim.y + threadIdx.y; if (x >= N/4 || y >= N) return; // shift+mirror int x1 = N/2 - x - 1; // N - (N + N/2) - 1 int y1 = N/2 - y - 1; // N - (N + N/2) - 1 if (y1 < 0) y1 += N; // offsets int i = x+y*pitch, i1 = x1+y1*pitch; // Swap + conjugate (note that x == N/2-x1-1!) cuDoubleComplex tmp; tmp = data[i]; data[i].x = data[i1].x; data[i].y = -data[i1].y; data[i1].x = tmp.x; data[i1].y = -tmp.y; } __global__ void fftshift_kernel_cx(cuDoubleComplex* data, int N, int pitch) { fftshift_kernel_common<cuDoubleComplex>(data, N/2, N, pitch); } __global__ void ifftshift_kernel_cx(cuDoubleComplex* data, int N, int pitch) { fftshift_kernel_common<cuDoubleComplex>(data, N/2 + N%2, N, pitch); } __global__ void fftshift_kernel_r(double* data, int N, int pitch) { fftshift_kernel_common<double>(data, N/2, N, pitch); } __global__ void ifftshift_kernel_r(double* data, int N, int pitch) { fftshift_kernel_common<double>(data, N/2 + N%2, N, pitch); } }
.file "tmpxft_0029571f_00000000-6_cufftshift.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2034: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2034: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z52__device_stub__Z23fftshift_half_hermitianP7double2iiP7double2ii .type _Z52__device_stub__Z23fftshift_half_hermitianP7double2iiP7double2ii, @function _Z52__device_stub__Z23fftshift_half_hermitianP7double2iiP7double2ii: .LFB2056: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 24(%rsp), %rcx leaq 32(%rsp), %rdi movl %esi, 4(%rsp) leaq 44(%rsp), %rsi movl %edx, (%rsp) leaq 16(%rsp), %rdx movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 40(%rsp) movq %rax, 80(%rsp) leaq 4(%rsp), %rax movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 24(%rsp) .cfi_def_cfa_offset 136 leaq fftshift_half_hermitian(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 144 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 96(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L2: movq 104(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2056: .size _Z52__device_stub__Z23fftshift_half_hermitianP7double2iiP7double2ii, .-_Z52__device_stub__Z23fftshift_half_hermitianP7double2iiP7double2ii .globl fftshift_half_hermitian .type fftshift_half_hermitian, @function fftshift_half_hermitian: .LFB2057: .cfi_startproc endbr64 jmp _Z52__device_stub__Z23fftshift_half_hermitianP7double2iiP7double2ii .cfi_endproc .LFE2057: .size fftshift_half_hermitian, .-fftshift_half_hermitian .globl _Z47__device_stub__Z18fftshift_kernel_cxP7double2iiP7double2ii .type _Z47__device_stub__Z18fftshift_kernel_cxP7double2iiP7double2ii, @function _Z47__device_stub__Z18fftshift_kernel_cxP7double2iiP7double2ii: .LFB2058: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 24(%rsp), %rcx leaq 32(%rsp), %rdi movl %esi, 4(%rsp) leaq 44(%rsp), %rsi movl %edx, (%rsp) leaq 16(%rsp), %rdx movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 40(%rsp) movq %rax, 80(%rsp) leaq 4(%rsp), %rax movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L8 pushq 24(%rsp) .cfi_def_cfa_offset 136 leaq fftshift_kernel_cx(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 144 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 96(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L8: movq 104(%rsp), %rax subq %fs:40, %rax je .L10 call __stack_chk_fail@PLT .L10: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2058: .size _Z47__device_stub__Z18fftshift_kernel_cxP7double2iiP7double2ii, .-_Z47__device_stub__Z18fftshift_kernel_cxP7double2iiP7double2ii .globl fftshift_kernel_cx .type fftshift_kernel_cx, @function fftshift_kernel_cx: .LFB2059: .cfi_startproc endbr64 jmp _Z47__device_stub__Z18fftshift_kernel_cxP7double2iiP7double2ii .cfi_endproc .LFE2059: .size fftshift_kernel_cx, .-fftshift_kernel_cx .globl _Z48__device_stub__Z19ifftshift_kernel_cxP7double2iiP7double2ii .type _Z48__device_stub__Z19ifftshift_kernel_cxP7double2iiP7double2ii, @function _Z48__device_stub__Z19ifftshift_kernel_cxP7double2iiP7double2ii: .LFB2060: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 24(%rsp), %rcx leaq 32(%rsp), %rdi movl %esi, 4(%rsp) leaq 44(%rsp), %rsi movl %edx, (%rsp) leaq 16(%rsp), %rdx movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 40(%rsp) movq %rax, 80(%rsp) leaq 4(%rsp), %rax movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L13 pushq 24(%rsp) .cfi_def_cfa_offset 136 leaq ifftshift_kernel_cx(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 144 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 96(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L13: movq 104(%rsp), %rax subq %fs:40, %rax je .L15 call __stack_chk_fail@PLT .L15: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2060: .size _Z48__device_stub__Z19ifftshift_kernel_cxP7double2iiP7double2ii, .-_Z48__device_stub__Z19ifftshift_kernel_cxP7double2iiP7double2ii .globl ifftshift_kernel_cx .type ifftshift_kernel_cx, @function ifftshift_kernel_cx: .LFB2061: .cfi_startproc endbr64 jmp _Z48__device_stub__Z19ifftshift_kernel_cxP7double2iiP7double2ii .cfi_endproc .LFE2061: .size ifftshift_kernel_cx, .-ifftshift_kernel_cx .globl _Z39__device_stub__Z17fftshift_kernel_rPdiiPdii .type _Z39__device_stub__Z17fftshift_kernel_rPdiiPdii, @function _Z39__device_stub__Z17fftshift_kernel_rPdiiPdii: .LFB2062: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 24(%rsp), %rcx leaq 32(%rsp), %rdi movl %esi, 4(%rsp) leaq 44(%rsp), %rsi movl %edx, (%rsp) leaq 16(%rsp), %rdx movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 40(%rsp) movq %rax, 80(%rsp) leaq 4(%rsp), %rax movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L18 pushq 24(%rsp) .cfi_def_cfa_offset 136 leaq fftshift_kernel_r(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 144 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 96(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L18: movq 104(%rsp), %rax subq %fs:40, %rax je .L20 call __stack_chk_fail@PLT .L20: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2062: .size _Z39__device_stub__Z17fftshift_kernel_rPdiiPdii, .-_Z39__device_stub__Z17fftshift_kernel_rPdiiPdii .globl fftshift_kernel_r .type fftshift_kernel_r, @function fftshift_kernel_r: .LFB2063: .cfi_startproc endbr64 jmp _Z39__device_stub__Z17fftshift_kernel_rPdiiPdii .cfi_endproc .LFE2063: .size fftshift_kernel_r, .-fftshift_kernel_r .globl _Z40__device_stub__Z18ifftshift_kernel_rPdiiPdii .type _Z40__device_stub__Z18ifftshift_kernel_rPdiiPdii, @function _Z40__device_stub__Z18ifftshift_kernel_rPdiiPdii: .LFB2064: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 24(%rsp), %rcx leaq 32(%rsp), %rdi movl %esi, 4(%rsp) leaq 44(%rsp), %rsi movl %edx, (%rsp) leaq 16(%rsp), %rdx movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 40(%rsp) movq %rax, 80(%rsp) leaq 4(%rsp), %rax movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L23 pushq 24(%rsp) .cfi_def_cfa_offset 136 leaq ifftshift_kernel_r(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 144 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 96(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L23: movq 104(%rsp), %rax subq %fs:40, %rax je .L25 call __stack_chk_fail@PLT .L25: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2064: .size _Z40__device_stub__Z18ifftshift_kernel_rPdiiPdii, .-_Z40__device_stub__Z18ifftshift_kernel_rPdiiPdii .globl ifftshift_kernel_r .type ifftshift_kernel_r, @function ifftshift_kernel_r: .LFB2065: .cfi_startproc endbr64 jmp _Z40__device_stub__Z18ifftshift_kernel_rPdiiPdii .cfi_endproc .LFE2065: .size ifftshift_kernel_r, .-ifftshift_kernel_r .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "ifftshift_kernel_r" .LC1: .string "fftshift_kernel_r" .LC2: .string "ifftshift_kernel_cx" .LC3: .string "fftshift_kernel_cx" .LC4: .string "fftshift_half_hermitian" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2067: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq ifftshift_kernel_r(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC1(%rip), %rdx orl $-1, %r8d leaq fftshift_kernel_r(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC2(%rip), %rdx orl $-1, %r8d leaq ifftshift_kernel_cx(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC3(%rip), %rdx orl $-1, %r8d leaq fftshift_kernel_cx(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC4(%rip), %rdx orl $-1, %r8d leaq fftshift_half_hermitian(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2067: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : ifftshift_kernel_r .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e280000002100 */ /*0030*/ S2R R2, SR_TID.Y ; /* 0x0000000000027919 */ /* 0x000e620000002200 */ /*0040*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x001fc600078e0203 */ /*0050*/ S2R R3, SR_CTAID.Y ; /* 0x0000000000037919 */ /* 0x000e240000002600 */ /*0060*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x168], PT ; /* 0x00005a0000007a0c */ /* 0x000fda0003f06270 */ /*0070*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0080*/ UMOV UR4, 0x1 ; /* 0x0000000100047882 */ /* 0x002fe20000000000 */ /*0090*/ IMAD R3, R3, c[0x0][0x4], R2 ; /* 0x0000010003037a24 */ /* 0x001fe200078e0202 */ /*00a0*/ ULDC UR5, c[0x0][0x168] ; /* 0x00005a0000057ab9 */ /* 0x000fe40000000800 */ /*00b0*/ UIADD3 UR4, UR4, UR5, URZ ; /* 0x0000000504047290 */ /* 0x000fc8000fffe03f */ /*00c0*/ ULEA.HI UR4, UR4, UR4, URZ, 0x1 ; /* 0x0000000404047291 */ /* 0x000fc8000f8f083f */ /*00d0*/ USHF.R.S32.HI UR4, URZ, 0x1, UR4 ; /* 0x000000013f047899 */ /* 0x000fcc0008011404 */ /*00e0*/ ISETP.GE.AND P0, PT, R3, UR4, PT ; /* 0x0000000403007c0c */ /* 0x000fda000bf06270 */ /*00f0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0100*/ ULDC UR6, c[0x0][0x168] ; /* 0x00005a0000067ab9 */ /* 0x000fe20000000800 */ /*0110*/ IADD3 R5, RZ, -c[0x0][0x168], RZ ; /* 0x80005a00ff057a10 */ /* 0x000fe20007ffe0ff */ /*0120*/ ULEA.HI UR4, UR6, UR6, URZ, 0x1 ; /* 0x0000000606047291 */ /* 0x000fc8000f8f083f */ /*0130*/ ULOP3.LUT UR5, UR4, 0xfffffffe, URZ, 0xc0, !UPT ; /* 0xfffffffe04057892 */ /* 0x000fc8000f8ec03f */ /*0140*/ UIADD3 UR5, -UR5, UR6, URZ ; /* 0x0000000605057290 */ /* 0x000fc8000fffe13f */ /*0150*/ ULEA.HI.SX32 UR5, UR4, UR5, 0x1f ; /* 0x0000000504057291 */ /* 0x000fcc000f8ffa3f */ /*0160*/ IADD3 R2, R0, UR5, RZ ; /* 0x0000000500027c10 */ /* 0x000fe4000fffe0ff */ /*0170*/ IADD3 R4, R3.reuse, UR5, RZ ; /* 0x0000000503047c10 */ /* 0x040fe2000fffe0ff */ /*0180*/ IMAD R3, R3, c[0x0][0x16c], R0 ; /* 0x00005b0003037a24 */ /* 0x000fe200078e0200 */ /*0190*/ ISETP.GE.AND P0, PT, R2, c[0x0][0x168], PT ; /* 0x00005a0002007a0c */ /* 0x000fe20003f06270 */ /*01a0*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*01b0*/ ISETP.GE.AND P1, PT, R4, c[0x0][0x168], PT ; /* 0x00005a0004007a0c */ /* 0x000fe40003f26270 */ /*01c0*/ SEL R5, R5, RZ, P0 ; /* 0x000000ff05057207 */ /* 0x000fe40000000000 */ /*01d0*/ SEL R7, RZ, c[0x0][0x168], !P1 ; /* 0x00005a00ff077a07 */ /* 0x000fc60004800000 */ /*01e0*/ IMAD.IADD R5, R2, 0x1, R5 ; /* 0x0000000102057824 */ /* 0x000fe200078e0205 */ /*01f0*/ IADD3 R4, R4, -R7, RZ ; /* 0x8000000704047210 */ /* 0x000fe20007ffe0ff */ /*0200*/ IMAD.MOV.U32 R2, RZ, RZ, 0x8 ; /* 0x00000008ff027424 */ /* 0x000fc800078e00ff */ /*0210*/ IMAD R4, R4, c[0x0][0x16c], R5 ; /* 0x00005b0004047a24 */ /* 0x000fc800078e0205 */ /*0220*/ IMAD.WIDE R6, R4, R2, c[0x0][0x160] ; /* 0x0000580004067625 */ /* 0x000fc800078e0202 */ /*0230*/ IMAD.WIDE R2, R3, R2, c[0x0][0x160] ; /* 0x0000580003027625 */ /* 0x000fe200078e0202 */ /*0240*/ LDG.E.64 R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x000ea8000c1e1b00 */ /*0250*/ LDG.E.64 R4, [R2.64] ; /* 0x0000000402047981 */ /* 0x000ee8000c1e1b00 */ /*0260*/ STG.E.64 [R2.64], R8 ; /* 0x0000000802007986 */ /* 0x004fe8000c101b04 */ /*0270*/ STG.E.64 [R6.64], R4 ; /* 0x0000000406007986 */ /* 0x008fe2000c101b04 */ /*0280*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0290*/ BRA 0x290; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*02a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0300*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0310*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0320*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0330*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0340*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0350*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0360*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0370*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : fftshift_kernel_r .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e280000002100 */ /*0030*/ S2R R2, SR_TID.Y ; /* 0x0000000000027919 */ /* 0x000e620000002200 */ /*0040*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x001fc600078e0203 */ /*0050*/ S2R R3, SR_CTAID.Y ; /* 0x0000000000037919 */ /* 0x000e240000002600 */ /*0060*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x168], PT ; /* 0x00005a0000007a0c */ /* 0x000fda0003f06270 */ /*0070*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0080*/ UMOV UR4, 0x1 ; /* 0x0000000100047882 */ /* 0x002fe20000000000 */ /*0090*/ IMAD R3, R3, c[0x0][0x4], R2 ; /* 0x0000010003037a24 */ /* 0x001fe200078e0202 */ /*00a0*/ ULDC UR5, c[0x0][0x168] ; /* 0x00005a0000057ab9 */ /* 0x000fe40000000800 */ /*00b0*/ UIADD3 UR4, UR4, UR5, URZ ; /* 0x0000000504047290 */ /* 0x000fc8000fffe03f */ /*00c0*/ ULEA.HI UR4, UR4, UR4, URZ, 0x1 ; /* 0x0000000404047291 */ /* 0x000fc8000f8f083f */ /*00d0*/ USHF.R.S32.HI UR4, URZ, 0x1, UR4 ; /* 0x000000013f047899 */ /* 0x000fcc0008011404 */ /*00e0*/ ISETP.GE.AND P0, PT, R3, UR4, PT ; /* 0x0000000403007c0c */ /* 0x000fda000bf06270 */ /*00f0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0100*/ ULDC UR4, c[0x0][0x168] ; /* 0x00005a0000047ab9 */ /* 0x000fe20000000800 */ /*0110*/ IADD3 R5, RZ, -c[0x0][0x168], RZ ; /* 0x80005a00ff057a10 */ /* 0x000fe20007ffe0ff */ /*0120*/ ULEA.HI UR4, UR4, UR4, URZ, 0x1 ; /* 0x0000000404047291 */ /* 0x000fc8000f8f083f */ /*0130*/ USHF.R.S32.HI UR4, URZ, 0x1, UR4 ; /* 0x000000013f047899 */ /* 0x000fcc0008011404 */ /*0140*/ IADD3 R2, R0, UR4, RZ ; /* 0x0000000400027c10 */ /* 0x000fe4000fffe0ff */ /*0150*/ IADD3 R4, R3.reuse, UR4, RZ ; /* 0x0000000403047c10 */ /* 0x040fe2000fffe0ff */ /*0160*/ IMAD R3, R3, c[0x0][0x16c], R0 ; /* 0x00005b0003037a24 */ /* 0x000fe200078e0200 */ /*0170*/ ISETP.GE.AND P0, PT, R2, c[0x0][0x168], PT ; /* 0x00005a0002007a0c */ /* 0x000fe20003f06270 */ /*0180*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0190*/ ISETP.GE.AND P1, PT, R4, c[0x0][0x168], PT ; /* 0x00005a0004007a0c */ /* 0x000fe40003f26270 */ /*01a0*/ SEL R5, R5, RZ, P0 ; /* 0x000000ff05057207 */ /* 0x000fe40000000000 */ /*01b0*/ SEL R7, RZ, c[0x0][0x168], !P1 ; /* 0x00005a00ff077a07 */ /* 0x000fc60004800000 */ /*01c0*/ IMAD.IADD R5, R2, 0x1, R5 ; /* 0x0000000102057824 */ /* 0x000fe200078e0205 */ /*01d0*/ IADD3 R4, R4, -R7, RZ ; /* 0x8000000704047210 */ /* 0x000fe20007ffe0ff */ /*01e0*/ IMAD.MOV.U32 R2, RZ, RZ, 0x8 ; /* 0x00000008ff027424 */ /* 0x000fc800078e00ff */ /*01f0*/ IMAD R4, R4, c[0x0][0x16c], R5 ; /* 0x00005b0004047a24 */ /* 0x000fc800078e0205 */ /*0200*/ IMAD.WIDE R6, R4, R2, c[0x0][0x160] ; /* 0x0000580004067625 */ /* 0x000fc800078e0202 */ /*0210*/ IMAD.WIDE R2, R3, R2, c[0x0][0x160] ; /* 0x0000580003027625 */ /* 0x000fe200078e0202 */ /*0220*/ LDG.E.64 R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x000ea8000c1e1b00 */ /*0230*/ LDG.E.64 R4, [R2.64] ; /* 0x0000000402047981 */ /* 0x000ee8000c1e1b00 */ /*0240*/ STG.E.64 [R2.64], R8 ; /* 0x0000000802007986 */ /* 0x004fe8000c101b04 */ /*0250*/ STG.E.64 [R6.64], R4 ; /* 0x0000000406007986 */ /* 0x008fe2000c101b04 */ /*0260*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0270*/ BRA 0x270; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0280*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0290*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : ifftshift_kernel_cx .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e280000002100 */ /*0030*/ S2R R2, SR_TID.Y ; /* 0x0000000000027919 */ /* 0x000e620000002200 */ /*0040*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x001fc600078e0203 */ /*0050*/ S2R R3, SR_CTAID.Y ; /* 0x0000000000037919 */ /* 0x000e240000002600 */ /*0060*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x168], PT ; /* 0x00005a0000007a0c */ /* 0x000fda0003f06270 */ /*0070*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0080*/ UMOV UR4, 0x1 ; /* 0x0000000100047882 */ /* 0x002fe20000000000 */ /*0090*/ IMAD R3, R3, c[0x0][0x4], R2 ; /* 0x0000010003037a24 */ /* 0x001fe200078e0202 */ /*00a0*/ ULDC UR5, c[0x0][0x168] ; /* 0x00005a0000057ab9 */ /* 0x000fe40000000800 */ /*00b0*/ UIADD3 UR4, UR4, UR5, URZ ; /* 0x0000000504047290 */ /* 0x000fc8000fffe03f */ /*00c0*/ ULEA.HI UR4, UR4, UR4, URZ, 0x1 ; /* 0x0000000404047291 */ /* 0x000fc8000f8f083f */ /*00d0*/ USHF.R.S32.HI UR4, URZ, 0x1, UR4 ; /* 0x000000013f047899 */ /* 0x000fcc0008011404 */ /*00e0*/ ISETP.GE.AND P0, PT, R3, UR4, PT ; /* 0x0000000403007c0c */ /* 0x000fda000bf06270 */ /*00f0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0100*/ ULDC UR6, c[0x0][0x168] ; /* 0x00005a0000067ab9 */ /* 0x000fe20000000800 */ /*0110*/ IADD3 R5, RZ, -c[0x0][0x168], RZ ; /* 0x80005a00ff057a10 */ /* 0x000fe20007ffe0ff */ /*0120*/ ULEA.HI UR4, UR6, UR6, URZ, 0x1 ; /* 0x0000000606047291 */ /* 0x000fc8000f8f083f */ /*0130*/ ULOP3.LUT UR5, UR4, 0xfffffffe, URZ, 0xc0, !UPT ; /* 0xfffffffe04057892 */ /* 0x000fc8000f8ec03f */ /*0140*/ UIADD3 UR5, -UR5, UR6, URZ ; /* 0x0000000605057290 */ /* 0x000fc8000fffe13f */ /*0150*/ ULEA.HI.SX32 UR5, UR4, UR5, 0x1f ; /* 0x0000000504057291 */ /* 0x000fcc000f8ffa3f */ /*0160*/ IADD3 R2, R0, UR5, RZ ; /* 0x0000000500027c10 */ /* 0x000fe4000fffe0ff */ /*0170*/ IADD3 R4, R3.reuse, UR5, RZ ; /* 0x0000000503047c10 */ /* 0x040fe2000fffe0ff */ /*0180*/ IMAD R3, R3, c[0x0][0x16c], R0 ; /* 0x00005b0003037a24 */ /* 0x000fe200078e0200 */ /*0190*/ ISETP.GE.AND P0, PT, R2, c[0x0][0x168], PT ; /* 0x00005a0002007a0c */ /* 0x000fe20003f06270 */ /*01a0*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*01b0*/ ISETP.GE.AND P1, PT, R4, c[0x0][0x168], PT ; /* 0x00005a0004007a0c */ /* 0x000fe40003f26270 */ /*01c0*/ SEL R5, R5, RZ, P0 ; /* 0x000000ff05057207 */ /* 0x000fe40000000000 */ /*01d0*/ SEL R7, RZ, c[0x0][0x168], !P1 ; /* 0x00005a00ff077a07 */ /* 0x000fc60004800000 */ /*01e0*/ IMAD.IADD R5, R2, 0x1, R5 ; /* 0x0000000102057824 */ /* 0x000fe200078e0205 */ /*01f0*/ IADD3 R4, R4, -R7, RZ ; /* 0x8000000704047210 */ /* 0x000fe20007ffe0ff */ /*0200*/ IMAD.MOV.U32 R2, RZ, RZ, 0x10 ; /* 0x00000010ff027424 */ /* 0x000fc800078e00ff */ /*0210*/ IMAD R4, R4, c[0x0][0x16c], R5 ; /* 0x00005b0004047a24 */ /* 0x000fc800078e0205 */ /*0220*/ IMAD.WIDE R8, R4, R2, c[0x0][0x160] ; /* 0x0000580004087625 */ /* 0x000fc800078e0202 */ /*0230*/ IMAD.WIDE R2, R3, R2, c[0x0][0x160] ; /* 0x0000580003027625 */ /* 0x000fe200078e0202 */ /*0240*/ LDG.E.128 R12, [R8.64] ; /* 0x00000004080c7981 */ /* 0x000ea8000c1e1d00 */ /*0250*/ LDG.E.128 R4, [R2.64] ; /* 0x0000000402047981 */ /* 0x000ee8000c1e1d00 */ /*0260*/ STG.E.128 [R2.64], R12 ; /* 0x0000000c02007986 */ /* 0x004fe8000c101d04 */ /*0270*/ STG.E.128 [R8.64], R4 ; /* 0x0000000408007986 */ /* 0x008fe2000c101d04 */ /*0280*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0290*/ BRA 0x290; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*02a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0300*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0310*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0320*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0330*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0340*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0350*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0360*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0370*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : fftshift_kernel_cx .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e280000002100 */ /*0030*/ S2R R2, SR_TID.Y ; /* 0x0000000000027919 */ /* 0x000e620000002200 */ /*0040*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x001fc600078e0203 */ /*0050*/ S2R R3, SR_CTAID.Y ; /* 0x0000000000037919 */ /* 0x000e240000002600 */ /*0060*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x168], PT ; /* 0x00005a0000007a0c */ /* 0x000fda0003f06270 */ /*0070*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0080*/ UMOV UR4, 0x1 ; /* 0x0000000100047882 */ /* 0x002fe20000000000 */ /*0090*/ IMAD R3, R3, c[0x0][0x4], R2 ; /* 0x0000010003037a24 */ /* 0x001fe200078e0202 */ /*00a0*/ ULDC UR5, c[0x0][0x168] ; /* 0x00005a0000057ab9 */ /* 0x000fe40000000800 */ /*00b0*/ UIADD3 UR4, UR4, UR5, URZ ; /* 0x0000000504047290 */ /* 0x000fc8000fffe03f */ /*00c0*/ ULEA.HI UR4, UR4, UR4, URZ, 0x1 ; /* 0x0000000404047291 */ /* 0x000fc8000f8f083f */ /*00d0*/ USHF.R.S32.HI UR4, URZ, 0x1, UR4 ; /* 0x000000013f047899 */ /* 0x000fcc0008011404 */ /*00e0*/ ISETP.GE.AND P0, PT, R3, UR4, PT ; /* 0x0000000403007c0c */ /* 0x000fda000bf06270 */ /*00f0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0100*/ ULDC UR4, c[0x0][0x168] ; /* 0x00005a0000047ab9 */ /* 0x000fe20000000800 */ /*0110*/ IADD3 R5, RZ, -c[0x0][0x168], RZ ; /* 0x80005a00ff057a10 */ /* 0x000fe20007ffe0ff */ /*0120*/ ULEA.HI UR4, UR4, UR4, URZ, 0x1 ; /* 0x0000000404047291 */ /* 0x000fc8000f8f083f */ /*0130*/ USHF.R.S32.HI UR4, URZ, 0x1, UR4 ; /* 0x000000013f047899 */ /* 0x000fcc0008011404 */ /*0140*/ IADD3 R2, R0, UR4, RZ ; /* 0x0000000400027c10 */ /* 0x000fe4000fffe0ff */ /*0150*/ IADD3 R4, R3.reuse, UR4, RZ ; /* 0x0000000403047c10 */ /* 0x040fe2000fffe0ff */ /*0160*/ IMAD R3, R3, c[0x0][0x16c], R0 ; /* 0x00005b0003037a24 */ /* 0x000fe200078e0200 */ /*0170*/ ISETP.GE.AND P0, PT, R2, c[0x0][0x168], PT ; /* 0x00005a0002007a0c */ /* 0x000fe20003f06270 */ /*0180*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0190*/ ISETP.GE.AND P1, PT, R4, c[0x0][0x168], PT ; /* 0x00005a0004007a0c */ /* 0x000fe40003f26270 */ /*01a0*/ SEL R5, R5, RZ, P0 ; /* 0x000000ff05057207 */ /* 0x000fe40000000000 */ /*01b0*/ SEL R7, RZ, c[0x0][0x168], !P1 ; /* 0x00005a00ff077a07 */ /* 0x000fc60004800000 */ /*01c0*/ IMAD.IADD R5, R2, 0x1, R5 ; /* 0x0000000102057824 */ /* 0x000fe200078e0205 */ /*01d0*/ IADD3 R4, R4, -R7, RZ ; /* 0x8000000704047210 */ /* 0x000fe20007ffe0ff */ /*01e0*/ IMAD.MOV.U32 R2, RZ, RZ, 0x10 ; /* 0x00000010ff027424 */ /* 0x000fc800078e00ff */ /*01f0*/ IMAD R4, R4, c[0x0][0x16c], R5 ; /* 0x00005b0004047a24 */ /* 0x000fc800078e0205 */ /*0200*/ IMAD.WIDE R8, R4, R2, c[0x0][0x160] ; /* 0x0000580004087625 */ /* 0x000fc800078e0202 */ /*0210*/ IMAD.WIDE R2, R3, R2, c[0x0][0x160] ; /* 0x0000580003027625 */ /* 0x000fe200078e0202 */ /*0220*/ LDG.E.128 R12, [R8.64] ; /* 0x00000004080c7981 */ /* 0x000ea8000c1e1d00 */ /*0230*/ LDG.E.128 R4, [R2.64] ; /* 0x0000000402047981 */ /* 0x000ee8000c1e1d00 */ /*0240*/ STG.E.128 [R2.64], R12 ; /* 0x0000000c02007986 */ /* 0x004fe8000c101d04 */ /*0250*/ STG.E.128 [R8.64], R4 ; /* 0x0000000408007986 */ /* 0x008fe2000c101d04 */ /*0260*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0270*/ BRA 0x270; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0280*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0290*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : fftshift_half_hermitian .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e220000002500 */ /*0020*/ ULDC UR6, c[0x0][0x168] ; /* 0x00005a0000067ab9 */ /* 0x000fe40000000800 */ /*0030*/ USHF.R.S32.HI UR4, URZ, 0x1f, UR6 ; /* 0x0000001f3f047899 */ /* 0x000fe20008011406 */ /*0040*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e260000002100 */ /*0050*/ ULEA.HI UR4, UR4, UR6, URZ, 0x2 ; /* 0x0000000604047291 */ /* 0x000fe2000f8f103f */ /*0060*/ S2R R2, SR_CTAID.Y ; /* 0x0000000000027919 */ /* 0x000e660000002600 */ /*0070*/ USHF.R.S32.HI UR4, URZ, 0x2, UR4 ; /* 0x000000023f047899 */ /* 0x000fe20008011404 */ /*0080*/ S2R R5, SR_TID.Y ; /* 0x0000000000057919 */ /* 0x000e620000002200 */ /*0090*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x001fca00078e0203 */ /*00a0*/ ISETP.GE.AND P0, PT, R0, UR4, PT ; /* 0x0000000400007c0c */ /* 0x000fe2000bf06270 */ /*00b0*/ IMAD R3, R2, c[0x0][0x4], R5 ; /* 0x0000010002037a24 */ /* 0x002fca00078e0205 */ /*00c0*/ ISETP.GE.OR P0, PT, R3, c[0x0][0x168], P0 ; /* 0x00005a0003007a0c */ /* 0x000fda0000706670 */ /*00d0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*00e0*/ ULDC UR4, c[0x0][0x168] ; /* 0x00005a0000047ab9 */ /* 0x000fe20000000800 */ /*00f0*/ LOP3.LUT R2, RZ, R3, RZ, 0x33, !PT ; /* 0x00000003ff027212 */ /* 0x000fe200078e33ff */ /*0100*/ ULEA.HI UR4, UR6, UR4, URZ, 0x1 ; /* 0x0000000406047291 */ /* 0x000fe2000f8f083f */ /*0110*/ IMAD R3, R3, c[0x0][0x16c], R0 ; /* 0x00005b0003037a24 */ /* 0x000fc600078e0200 */ /*0120*/ USHF.R.S32.HI UR4, URZ, 0x1, UR4 ; /* 0x000000013f047899 */ /* 0x000fcc0008011404 */ /*0130*/ IADD3 R4, R2, UR4, RZ ; /* 0x0000000402047c10 */ /* 0x000fe4000fffe0ff */ /*0140*/ LOP3.LUT R2, RZ, R0, RZ, 0x33, !PT ; /* 0x00000000ff027212 */ /* 0x000fe400078e33ff */ /*0150*/ SHF.R.S32.HI R5, RZ, 0x1f, R4 ; /* 0x0000001fff057819 */ /* 0x000fe40000011404 */ /*0160*/ IADD3 R2, R2, UR4, RZ ; /* 0x0000000402027c10 */ /* 0x000fe2000fffe0ff */ /*0170*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0180*/ LOP3.LUT R5, R5, c[0x0][0x168], RZ, 0xc0, !PT ; /* 0x00005a0005057a12 */ /* 0x000fc800078ec0ff */ /*0190*/ IADD3 R5, R4, R5, RZ ; /* 0x0000000504057210 */ /* 0x000fe20007ffe0ff */ /*01a0*/ IMAD.MOV.U32 R4, RZ, RZ, 0x10 ; /* 0x00000010ff047424 */ /* 0x000fc800078e00ff */ /*01b0*/ IMAD R2, R5, c[0x0][0x16c], R2 ; /* 0x00005b0005027a24 */ /* 0x000fc800078e0202 */ /*01c0*/ IMAD.WIDE R8, R2, R4, c[0x0][0x160] ; /* 0x0000580002087625 */ /* 0x000fc800078e0204 */ /*01d0*/ IMAD.WIDE R2, R3, R4, c[0x0][0x160] ; /* 0x0000580003027625 */ /* 0x000fe200078e0204 */ /*01e0*/ LDG.E.128 R12, [R8.64] ; /* 0x00000004080c7981 */ /* 0x000ea8000c1e1d00 */ /*01f0*/ LDG.E.128 R4, [R2.64] ; /* 0x0000000402047981 */ /* 0x000ee2000c1e1d00 */ /*0200*/ DADD R14, -RZ, -R14 ; /* 0x00000000ff0e7229 */ /* 0x004e08000000090e */ /*0210*/ DADD R6, -RZ, -R6 ; /* 0x00000000ff067229 */ /* 0x008e460000000906 */ /*0220*/ STG.E.128 [R2.64], R12 ; /* 0x0000000c02007986 */ /* 0x001fe8000c101d04 */ /*0230*/ STG.E.128 [R8.64], R4 ; /* 0x0000000408007986 */ /* 0x002fe2000c101d04 */ /*0240*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0250*/ BRA 0x250; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0280*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0290*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <hip/hip_complex.h> // Launch configuration should be as follows: // 1. blocks of dim3(threads_per_dim, threads_per_dim, 1) size // where threads_per_dim = min(N, 16) // 2. grid of dim3((N+threads_per_dim-1)/threads_per_dim, (N-1)/(threads_per_dim * 2)+1, 1) blocks template <class T> static __device__ __inline__ void fftshift_kernel_common(T* data, int shift, int N, int pitch){ int x = blockIdx.x * blockDim.x + threadIdx.x; int y = blockIdx.y * blockDim.y + threadIdx.y; if (x > N-1 || y > (N+1)/2-1) return; int x1 = x + shift; if (x1 > N-1) x1 -= N; int y1 = y + shift; if (y1 > N-1) y1 -= N; int i = x + y * pitch , i1 = x1 + y1 * pitch; T tmp; tmp = data[i]; data[i] = data[i1]; data[i1] = tmp; } extern "C" { __global__ void fftshift_half_hermitian(hipDoubleComplex* data, int N, int pitch) { int x = blockIdx.x * blockDim.x + threadIdx.x; int y = blockIdx.y * blockDim.y + threadIdx.y; if (x >= N/4 || y >= N) return; // shift+mirror int x1 = N/2 - x - 1; // N - (N + N/2) - 1 int y1 = N/2 - y - 1; // N - (N + N/2) - 1 if (y1 < 0) y1 += N; // offsets int i = x+y*pitch, i1 = x1+y1*pitch; // Swap + conjugate (note that x == N/2-x1-1!) hipDoubleComplex tmp; tmp = data[i]; data[i].x = data[i1].x; data[i].y = -data[i1].y; data[i1].x = tmp.x; data[i1].y = -tmp.y; } __global__ void fftshift_kernel_cx(hipDoubleComplex* data, int N, int pitch) { fftshift_kernel_common<hipDoubleComplex>(data, N/2, N, pitch); } __global__ void ifftshift_kernel_cx(hipDoubleComplex* data, int N, int pitch) { fftshift_kernel_common<hipDoubleComplex>(data, N/2 + N%2, N, pitch); } __global__ void fftshift_kernel_r(double* data, int N, int pitch) { fftshift_kernel_common<double>(data, N/2, N, pitch); } __global__ void ifftshift_kernel_r(double* data, int N, int pitch) { fftshift_kernel_common<double>(data, N/2 + N%2, N, pitch); } }
.text .file "cufftshift.hip" .globl __device_stub__fftshift_half_hermitian # -- Begin function __device_stub__fftshift_half_hermitian .type __device_stub__fftshift_half_hermitian,@function __device_stub__fftshift_half_hermitian: # @__device_stub__fftshift_half_hermitian .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $96, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 4(%rsp), %rcx movl %esi, (%rcx) movq %rsp, %rsi movl %edx, (%rsi) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $fftshift_half_hermitian, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $112, %rsp .cfi_adjust_cfa_offset -112 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size __device_stub__fftshift_half_hermitian, .Lfunc_end0-__device_stub__fftshift_half_hermitian .cfi_endproc # -- End function .globl __device_stub__fftshift_kernel_cx # -- Begin function __device_stub__fftshift_kernel_cx .type __device_stub__fftshift_kernel_cx,@function __device_stub__fftshift_kernel_cx: # @__device_stub__fftshift_kernel_cx .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $96, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 4(%rsp), %rcx movl %esi, (%rcx) movq %rsp, %rsi movl %edx, (%rsi) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $fftshift_kernel_cx, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $112, %rsp .cfi_adjust_cfa_offset -112 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size __device_stub__fftshift_kernel_cx, .Lfunc_end1-__device_stub__fftshift_kernel_cx .cfi_endproc # -- End function .globl __device_stub__ifftshift_kernel_cx # -- Begin function __device_stub__ifftshift_kernel_cx .type __device_stub__ifftshift_kernel_cx,@function __device_stub__ifftshift_kernel_cx: # @__device_stub__ifftshift_kernel_cx .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $96, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 4(%rsp), %rcx movl %esi, (%rcx) movq %rsp, %rsi movl %edx, (%rsi) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $ifftshift_kernel_cx, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $112, %rsp .cfi_adjust_cfa_offset -112 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size __device_stub__ifftshift_kernel_cx, .Lfunc_end2-__device_stub__ifftshift_kernel_cx .cfi_endproc # -- End function .globl __device_stub__fftshift_kernel_r # -- Begin function __device_stub__fftshift_kernel_r .type __device_stub__fftshift_kernel_r,@function __device_stub__fftshift_kernel_r: # @__device_stub__fftshift_kernel_r .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $96, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 4(%rsp), %rcx movl %esi, (%rcx) movq %rsp, %rsi movl %edx, (%rsi) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $fftshift_kernel_r, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $112, %rsp .cfi_adjust_cfa_offset -112 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end3: .size __device_stub__fftshift_kernel_r, .Lfunc_end3-__device_stub__fftshift_kernel_r .cfi_endproc # -- End function .globl __device_stub__ifftshift_kernel_r # -- Begin function __device_stub__ifftshift_kernel_r .type __device_stub__ifftshift_kernel_r,@function __device_stub__ifftshift_kernel_r: # @__device_stub__ifftshift_kernel_r .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $96, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 4(%rsp), %rcx movl %esi, (%rcx) movq %rsp, %rsi movl %edx, (%rsi) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $ifftshift_kernel_r, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $112, %rsp .cfi_adjust_cfa_offset -112 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end4: .size __device_stub__ifftshift_kernel_r, .Lfunc_end4-__device_stub__ifftshift_kernel_r .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB5_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB5_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $fftshift_half_hermitian, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $fftshift_kernel_cx, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $ifftshift_kernel_cx, %esi movl $.L__unnamed_3, %edx movl $.L__unnamed_3, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $fftshift_kernel_r, %esi movl $.L__unnamed_4, %edx movl $.L__unnamed_4, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $ifftshift_kernel_r, %esi movl $.L__unnamed_5, %edx movl $.L__unnamed_5, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end5: .size __hip_module_ctor, .Lfunc_end5-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB6_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB6_2: retq .Lfunc_end6: .size __hip_module_dtor, .Lfunc_end6-__hip_module_dtor .cfi_endproc # -- End function .type fftshift_half_hermitian,@object # @fftshift_half_hermitian .section .rodata,"a",@progbits .globl fftshift_half_hermitian .p2align 3, 0x0 fftshift_half_hermitian: .quad __device_stub__fftshift_half_hermitian .size fftshift_half_hermitian, 8 .type fftshift_kernel_cx,@object # @fftshift_kernel_cx .globl fftshift_kernel_cx .p2align 3, 0x0 fftshift_kernel_cx: .quad __device_stub__fftshift_kernel_cx .size fftshift_kernel_cx, 8 .type ifftshift_kernel_cx,@object # @ifftshift_kernel_cx .globl ifftshift_kernel_cx .p2align 3, 0x0 ifftshift_kernel_cx: .quad __device_stub__ifftshift_kernel_cx .size ifftshift_kernel_cx, 8 .type fftshift_kernel_r,@object # @fftshift_kernel_r .globl fftshift_kernel_r .p2align 3, 0x0 fftshift_kernel_r: .quad __device_stub__fftshift_kernel_r .size fftshift_kernel_r, 8 .type ifftshift_kernel_r,@object # @ifftshift_kernel_r .globl ifftshift_kernel_r .p2align 3, 0x0 ifftshift_kernel_r: .quad __device_stub__ifftshift_kernel_r .size ifftshift_kernel_r, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "fftshift_half_hermitian" .size .L__unnamed_1, 24 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "fftshift_kernel_cx" .size .L__unnamed_2, 19 .type .L__unnamed_3,@object # @2 .L__unnamed_3: .asciz "ifftshift_kernel_cx" .size .L__unnamed_3, 20 .type .L__unnamed_4,@object # @3 .L__unnamed_4: .asciz "fftshift_kernel_r" .size .L__unnamed_4, 18 .type .L__unnamed_5,@object # @4 .L__unnamed_5: .asciz "ifftshift_kernel_r" .size .L__unnamed_5, 19 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __device_stub__fftshift_half_hermitian .addrsig_sym __device_stub__fftshift_kernel_cx .addrsig_sym __device_stub__ifftshift_kernel_cx .addrsig_sym __device_stub__fftshift_kernel_r .addrsig_sym __device_stub__ifftshift_kernel_r .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym fftshift_half_hermitian .addrsig_sym fftshift_kernel_cx .addrsig_sym ifftshift_kernel_cx .addrsig_sym fftshift_kernel_r .addrsig_sym ifftshift_kernel_r .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected fftshift_half_hermitian ; -- Begin function fftshift_half_hermitian .globl fftshift_half_hermitian .p2align 8 .type fftshift_half_hermitian,@function fftshift_half_hermitian: ; @fftshift_half_hermitian ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x1c s_load_b64 s[4:5], s[0:1], 0x8 v_and_b32_e32 v2, 0x3ff, v0 v_bfe_u32 v3, v0, 10, 10 s_waitcnt lgkmcnt(0) s_lshr_b32 s3, s2, 16 s_and_b32 s2, s2, 0xffff s_ashr_i32 s6, s4, 31 v_mad_u64_u32 v[0:1], null, s14, s2, v[2:3] v_mad_u64_u32 v[1:2], null, s15, s3, v[3:4] s_lshr_b32 s2, s6, 30 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_add_i32 s2, s4, s2 s_ashr_i32 s2, s2, 2 s_delay_alu instid0(VALU_DEP_2) | instid1(SALU_CYCLE_1) v_cmp_gt_i32_e32 vcc_lo, s2, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_i32_e64 s2, s4, v1 s_and_b32 s2, vcc_lo, s2 s_delay_alu instid0(SALU_CYCLE_1) s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB0_2 ; %bb.1: s_lshr_b32 s2, s4, 31 s_load_b64 s[0:1], s[0:1], 0x0 s_add_i32 s2, s4, s2 v_mad_u64_u32 v[4:5], null, v1, s5, v[0:1] s_ashr_i32 s2, s2, 1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_xad_u32 v2, v1, -1, s2 v_ashrrev_i32_e32 v5, 31, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v3, 31, v2 v_and_b32_e32 v3, s4, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 v_not_b32_e32 v3, v0 v_mul_lo_u32 v2, v2, s5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add3_u32 v2, s2, v3, v2 v_ashrrev_i32_e32 v3, 31, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_lshlrev_b64 v[0:1], 4, v[2:3] v_lshlrev_b64 v[2:3], 4, v[4:5] s_waitcnt lgkmcnt(0) v_add_co_u32 v8, vcc_lo, s0, v0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_ci_u32_e32 v9, vcc_lo, s1, v1, vcc_lo v_add_co_u32 v10, vcc_lo, s0, v2 s_delay_alu instid0(VALU_DEP_4) v_add_co_ci_u32_e32 v11, vcc_lo, s1, v3, vcc_lo s_clause 0x1 global_load_b128 v[0:3], v[8:9], off global_load_b128 v[4:7], v[10:11], off s_waitcnt vmcnt(1) v_xor_b32_e32 v3, 0x80000000, v3 s_waitcnt vmcnt(0) v_xor_b32_e32 v7, 0x80000000, v7 s_clause 0x1 global_store_b128 v[10:11], v[0:3], off global_store_b128 v[8:9], v[4:7], off .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel fftshift_half_hermitian .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 12 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size fftshift_half_hermitian, .Lfunc_end0-fftshift_half_hermitian ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 348 ; NumSgprs: 18 ; NumVgprs: 12 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 12 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .protected fftshift_kernel_cx ; -- Begin function fftshift_kernel_cx .globl fftshift_kernel_cx .p2align 8 .type fftshift_kernel_cx,@function fftshift_kernel_cx: ; @fftshift_kernel_cx ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x1c s_load_b64 s[4:5], s[0:1], 0x8 v_and_b32_e32 v2, 0x3ff, v0 v_bfe_u32 v3, v0, 10, 10 s_waitcnt lgkmcnt(0) s_lshr_b32 s3, s2, 16 s_and_b32 s2, s2, 0xffff s_add_i32 s6, s4, 1 v_mad_u64_u32 v[0:1], null, s14, s2, v[2:3] v_mad_u64_u32 v[1:2], null, s15, s3, v[3:4] s_lshr_b32 s2, s6, 31 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_add_i32 s6, s6, s2 s_ashr_i32 s2, s6, 1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_i32_e32 vcc_lo, s4, v0 v_cmp_gt_i32_e64 s2, s2, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s2, vcc_lo, s2 s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB1_2 ; %bb.1: s_lshr_b32 s2, s4, 31 s_load_b64 s[0:1], s[0:1], 0x0 s_add_i32 s2, s4, s2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_ashr_i32 s2, s2, 1 v_add_nc_u32_e32 v2, s2, v0 v_add_nc_u32_e32 v3, s2, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_cmp_le_i32_e32 vcc_lo, s4, v2 v_cndmask_b32_e64 v4, 0, s4, vcc_lo v_cmp_le_i32_e32 vcc_lo, s4, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_sub_nc_u32_e32 v2, v2, v4 v_cndmask_b32_e64 v5, 0, s4, vcc_lo v_sub_nc_u32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mad_u64_u32 v[3:4], null, v5, s5, v[2:3] v_mad_u64_u32 v[5:6], null, v1, s5, v[0:1] v_ashrrev_i32_e32 v4, 31, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_ashrrev_i32_e32 v6, 31, v5 v_lshlrev_b64 v[0:1], 4, v[3:4] s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_lshlrev_b64 v[2:3], 4, v[5:6] s_waitcnt lgkmcnt(0) v_add_co_u32 v8, vcc_lo, s0, v0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_ci_u32_e32 v9, vcc_lo, s1, v1, vcc_lo v_add_co_u32 v10, vcc_lo, s0, v2 s_delay_alu instid0(VALU_DEP_4) v_add_co_ci_u32_e32 v11, vcc_lo, s1, v3, vcc_lo s_clause 0x1 global_load_b128 v[0:3], v[8:9], off global_load_b128 v[4:7], v[10:11], off s_waitcnt vmcnt(1) global_store_b128 v[10:11], v[0:3], off s_waitcnt vmcnt(0) global_store_b128 v[8:9], v[4:7], off .LBB1_2: ; %_ZL22fftshift_kernel_commonI15HIP_vector_typeIdLj2EEEvPT_iii.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel fftshift_kernel_cx .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 12 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end1: .size fftshift_kernel_cx, .Lfunc_end1-fftshift_kernel_cx ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 336 ; NumSgprs: 18 ; NumVgprs: 12 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 12 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .protected ifftshift_kernel_cx ; -- Begin function ifftshift_kernel_cx .globl ifftshift_kernel_cx .p2align 8 .type ifftshift_kernel_cx,@function ifftshift_kernel_cx: ; @ifftshift_kernel_cx ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x1c s_load_b64 s[4:5], s[0:1], 0x8 v_and_b32_e32 v2, 0x3ff, v0 v_bfe_u32 v3, v0, 10, 10 s_waitcnt lgkmcnt(0) s_lshr_b32 s3, s2, 16 s_and_b32 s2, s2, 0xffff s_add_i32 s6, s4, 1 v_mad_u64_u32 v[0:1], null, s14, s2, v[2:3] v_mad_u64_u32 v[1:2], null, s15, s3, v[3:4] s_lshr_b32 s2, s6, 31 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_add_i32 s6, s6, s2 s_ashr_i32 s2, s6, 1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_i32_e32 vcc_lo, s4, v0 v_cmp_gt_i32_e64 s2, s2, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s2, vcc_lo, s2 s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB2_2 ; %bb.1: s_lshr_b32 s2, s4, 31 s_load_b64 s[0:1], s[0:1], 0x0 s_add_i32 s2, s4, s2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1) s_and_b32 s3, s2, -2 s_ashr_i32 s2, s2, 1 s_sub_i32 s3, s4, s3 s_add_i32 s2, s2, s3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, s2, v0 v_add_nc_u32_e32 v3, s2, v1 v_cmp_le_i32_e32 vcc_lo, s4, v2 v_cndmask_b32_e64 v4, 0, s4, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_le_i32_e32 vcc_lo, s4, v3 v_sub_nc_u32_e32 v2, v2, v4 v_cndmask_b32_e64 v5, 0, s4, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_sub_nc_u32_e32 v5, v3, v5 v_mad_u64_u32 v[3:4], null, v5, s5, v[2:3] v_mad_u64_u32 v[5:6], null, v1, s5, v[0:1] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_ashrrev_i32_e32 v4, 31, v3 v_ashrrev_i32_e32 v6, 31, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b64 v[0:1], 4, v[3:4] v_lshlrev_b64 v[2:3], 4, v[5:6] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v8, vcc_lo, s0, v0 v_add_co_ci_u32_e32 v9, vcc_lo, s1, v1, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v10, vcc_lo, s0, v2 v_add_co_ci_u32_e32 v11, vcc_lo, s1, v3, vcc_lo s_clause 0x1 global_load_b128 v[0:3], v[8:9], off global_load_b128 v[4:7], v[10:11], off s_waitcnt vmcnt(1) global_store_b128 v[10:11], v[0:3], off s_waitcnt vmcnt(0) global_store_b128 v[8:9], v[4:7], off .LBB2_2: ; %_ZL22fftshift_kernel_commonI15HIP_vector_typeIdLj2EEEvPT_iii.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel ifftshift_kernel_cx .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 12 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end2: .size ifftshift_kernel_cx, .Lfunc_end2-ifftshift_kernel_cx ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 348 ; NumSgprs: 18 ; NumVgprs: 12 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 12 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .protected fftshift_kernel_r ; -- Begin function fftshift_kernel_r .globl fftshift_kernel_r .p2align 8 .type fftshift_kernel_r,@function fftshift_kernel_r: ; @fftshift_kernel_r ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x1c s_load_b64 s[4:5], s[0:1], 0x8 v_and_b32_e32 v2, 0x3ff, v0 v_bfe_u32 v3, v0, 10, 10 s_waitcnt lgkmcnt(0) s_lshr_b32 s3, s2, 16 s_and_b32 s2, s2, 0xffff s_add_i32 s6, s4, 1 v_mad_u64_u32 v[0:1], null, s14, s2, v[2:3] v_mad_u64_u32 v[1:2], null, s15, s3, v[3:4] s_lshr_b32 s2, s6, 31 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_add_i32 s6, s6, s2 s_ashr_i32 s2, s6, 1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_i32_e32 vcc_lo, s4, v0 v_cmp_gt_i32_e64 s2, s2, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s2, vcc_lo, s2 s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB3_2 ; %bb.1: s_lshr_b32 s2, s4, 31 s_load_b64 s[0:1], s[0:1], 0x0 s_add_i32 s2, s4, s2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_ashr_i32 s2, s2, 1 v_add_nc_u32_e32 v2, s2, v0 v_add_nc_u32_e32 v3, s2, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_cmp_le_i32_e32 vcc_lo, s4, v2 v_cndmask_b32_e64 v4, 0, s4, vcc_lo v_cmp_le_i32_e32 vcc_lo, s4, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_sub_nc_u32_e32 v2, v2, v4 v_cndmask_b32_e64 v5, 0, s4, vcc_lo v_sub_nc_u32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mad_u64_u32 v[3:4], null, v5, s5, v[2:3] v_mad_u64_u32 v[5:6], null, v1, s5, v[0:1] v_ashrrev_i32_e32 v4, 31, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_ashrrev_i32_e32 v6, 31, v5 v_lshlrev_b64 v[0:1], 3, v[3:4] s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_lshlrev_b64 v[2:3], 3, v[5:6] s_waitcnt lgkmcnt(0) v_add_co_u32 v0, vcc_lo, s0, v0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo v_add_co_u32 v2, vcc_lo, s0, v2 s_delay_alu instid0(VALU_DEP_4) v_add_co_ci_u32_e32 v3, vcc_lo, s1, v3, vcc_lo s_clause 0x1 global_load_b64 v[4:5], v[0:1], off global_load_b64 v[6:7], v[2:3], off s_waitcnt vmcnt(1) global_store_b64 v[2:3], v[4:5], off s_waitcnt vmcnt(0) global_store_b64 v[0:1], v[6:7], off .LBB3_2: ; %_ZL22fftshift_kernel_commonIdEvPT_iii.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel fftshift_kernel_r .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 8 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end3: .size fftshift_kernel_r, .Lfunc_end3-fftshift_kernel_r ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 336 ; NumSgprs: 18 ; NumVgprs: 8 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 8 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .protected ifftshift_kernel_r ; -- Begin function ifftshift_kernel_r .globl ifftshift_kernel_r .p2align 8 .type ifftshift_kernel_r,@function ifftshift_kernel_r: ; @ifftshift_kernel_r ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x1c s_load_b64 s[4:5], s[0:1], 0x8 v_and_b32_e32 v2, 0x3ff, v0 v_bfe_u32 v3, v0, 10, 10 s_waitcnt lgkmcnt(0) s_lshr_b32 s3, s2, 16 s_and_b32 s2, s2, 0xffff s_add_i32 s6, s4, 1 v_mad_u64_u32 v[0:1], null, s14, s2, v[2:3] v_mad_u64_u32 v[1:2], null, s15, s3, v[3:4] s_lshr_b32 s2, s6, 31 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_add_i32 s6, s6, s2 s_ashr_i32 s2, s6, 1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_i32_e32 vcc_lo, s4, v0 v_cmp_gt_i32_e64 s2, s2, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s2, vcc_lo, s2 s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB4_2 ; %bb.1: s_lshr_b32 s2, s4, 31 s_load_b64 s[0:1], s[0:1], 0x0 s_add_i32 s2, s4, s2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1) s_and_b32 s3, s2, -2 s_ashr_i32 s2, s2, 1 s_sub_i32 s3, s4, s3 s_add_i32 s2, s2, s3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, s2, v0 v_add_nc_u32_e32 v3, s2, v1 v_cmp_le_i32_e32 vcc_lo, s4, v2 v_cndmask_b32_e64 v4, 0, s4, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_le_i32_e32 vcc_lo, s4, v3 v_sub_nc_u32_e32 v2, v2, v4 v_cndmask_b32_e64 v5, 0, s4, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_sub_nc_u32_e32 v5, v3, v5 v_mad_u64_u32 v[3:4], null, v5, s5, v[2:3] v_mad_u64_u32 v[5:6], null, v1, s5, v[0:1] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_ashrrev_i32_e32 v4, 31, v3 v_ashrrev_i32_e32 v6, 31, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b64 v[0:1], 3, v[3:4] v_lshlrev_b64 v[2:3], 3, v[5:6] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v0, vcc_lo, s0, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v2, vcc_lo, s0, v2 v_add_co_ci_u32_e32 v3, vcc_lo, s1, v3, vcc_lo s_clause 0x1 global_load_b64 v[4:5], v[0:1], off global_load_b64 v[6:7], v[2:3], off s_waitcnt vmcnt(1) global_store_b64 v[2:3], v[4:5], off s_waitcnt vmcnt(0) global_store_b64 v[0:1], v[6:7], off .LBB4_2: ; %_ZL22fftshift_kernel_commonIdEvPT_iii.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel ifftshift_kernel_r .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 8 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end4: .size ifftshift_kernel_r, .Lfunc_end4-ifftshift_kernel_r ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 348 ; NumSgprs: 18 ; NumVgprs: 8 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 8 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value - .offset: 12 .size: 4 .value_kind: by_value - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: fftshift_half_hermitian .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: fftshift_half_hermitian.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 12 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value - .offset: 12 .size: 4 .value_kind: by_value - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: fftshift_kernel_cx .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: fftshift_kernel_cx.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 12 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value - .offset: 12 .size: 4 .value_kind: by_value - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: ifftshift_kernel_cx .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: ifftshift_kernel_cx.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 12 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value - .offset: 12 .size: 4 .value_kind: by_value - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: fftshift_kernel_r .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: fftshift_kernel_r.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 8 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value - .offset: 12 .size: 4 .value_kind: by_value - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: ifftshift_kernel_r .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: ifftshift_kernel_r.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 8 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
ca8ad5708dcfe6e15b0d03df5a3a606537147bee
#include <math.h> #include <stdlib.h> #include <time.h> #include <stdio.h> #include <sys/timeb.h> // Hypercube // Version: optimisé pour une partagée // On sépare le gros tableau en multiples sous-tableaux qu'on réduit de la même manière // Pas limité en taille #define pow2(x) (1<<(x)) // Nombre de threads par bloc #define NBTHREADS_MAX 1024 #define check(error) { checkCudaError((error), __FILE__, __LINE__); } void checkCudaError(cudaError_t code, const char *file, int line) { if (code != cudaSuccess) { fprintf(stderr, "Erreur CUDA: %s:%d %s\n", file, line, cudaGetErrorString(code)); exit(EXIT_FAILURE); } } // Kernel de la somme hypercube // stride: puissances de NBTHREADS pour savoir à quelle itération on réduit __global__ void kernel_hypercube(int *t, int tailleTotal, int stride) { __shared__ int s[NBTHREADS_MAX]; const int off = stride * blockIdx.x * blockDim.x; // Position absolue de la 1ière case pour ce block const int x = threadIdx.x; const int nbits = (int)ceil(log2((double)blockDim.x)); int d, mask, in, out; // Chaque thread copie dans la mémoire partagée if(threadIdx.x * stride + off < tailleTotal) { s[threadIdx.x] = t[threadIdx.x * stride + off]; } else { // on met 0, comme ça quand on réduit, cela ne change pas le résultat sans avoir besoin de vérifier les bords // (possiblement en dehors pour le dernier block uniquement) s[threadIdx.x] = 0; } __syncthreads(); // Réduction optimisée sur 1024 éléments for(d = 1; d <= nbits; ++d) { if (x < pow2(nbits - d)) { mask = x << d; in = mask | pow2(d - 1); out = mask; s[out] += s[in]; } // On doit synchroniser mêmes les threads en dehors sinon deadlock __syncthreads(); } // Copie de la somme total de s dans la 1ière case du tableau if(threadIdx.x == 0) { t[off] = s[0]; } } // Wrap l'appel du kernel // Retourne le nombre de millisecondes écoulées float hypercube(int *h_t, int taille) { float millis; int nbBlocks; int nBytes = sizeof(int) * taille; int *d_t = NULL; int stride = 1; cudaEvent_t start, stop; check(cudaMalloc(&d_t, nBytes)); check(cudaEventCreate(&start)); check(cudaEventCreate(&stop)); check(cudaMemcpy(d_t, h_t, nBytes, cudaMemcpyHostToDevice)); cudaEventRecord(start); do { printf("Réduction: stride=%d\n", stride); nbBlocks = (int)ceil((double)taille / stride / NBTHREADS_MAX); printf("nbBlocks=%d\n", nbBlocks); kernel_hypercube<<<nbBlocks, NBTHREADS_MAX>>>(d_t, taille, stride); check(cudaDeviceSynchronize()); stride *= NBTHREADS_MAX; } while(stride < taille); check(cudaEventRecord(stop)); check(cudaEventSynchronize(stop)); check(cudaEventElapsedTime(&millis, start, stop)); check(cudaMemcpy(h_t, d_t, nBytes, cudaMemcpyDeviceToHost)); check(cudaFree(d_t)); check(cudaEventDestroy(start)); check(cudaEventDestroy(stop)); return millis; } // Somme séquentielle int somme(int *arr, int taille) { long i, tot = 0; for(i = 0; i < taille; ++i) { tot += arr[i]; } return tot; } void fillRandomly(int *t, int taille) { int i; for(i = 0; i < taille; ++i) { t[i] = rand() % 3; } } void printArr(int *t, int taille) { int i; for(i = 0; i < taille; ++i) { printf("%d ", t[i]); } printf("\n"); } // Toujours la même graine pour qu'on puisse avoir des résultats reproductibles int main(int argc, char **argv) { float millis; size_t nBytes; int *h_arr = NULL; struct timeb tav, tap; double te; long somCpu; size_t taille = argc < 2 ? 1000000 : strtol(argv[1], NULL, 10); nBytes = sizeof(int) * taille; h_arr = (int*)malloc(nBytes); if(!h_arr) { fprintf(stderr, "Erreur d'allocation mémoire host\n"); exit(1); } srand(1234); fillRandomly(h_arr, taille); if(taille < 100) printArr(h_arr, taille); ftime(&tav); somCpu = somme(h_arr, taille); ftime(&tap); te = (double)((tap.time*1000+tap.millitm)-(tav.time*1000+tav.millitm))/1000; printf("%ld éléments, %.3fMo\n", taille, taille / 512.0 / 1024.0 * sizeof(int)); printf("SequentielCPU: %ld, %.3lfs\n", somCpu, te); // somme_hypercube() change le tableau, on remet comme avant srand(1234); fillRandomly(h_arr, taille); millis = hypercube(h_arr, taille); if(taille < 100) printArr(h_arr, taille); printf("HypercubeCUDA: %d, %.3fs\n", h_arr[0], millis / 1000.0f); free(h_arr); return 0; }
.file "tmpxft_0037b109_00000000-6_sum_v3.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2035: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2035: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "Erreur CUDA: %s:%d %s\n" .text .globl _Z14checkCudaError9cudaErrorPKci .type _Z14checkCudaError9cudaErrorPKci, @function _Z14checkCudaError9cudaErrorPKci: .LFB2027: .cfi_startproc endbr64 testl %edi, %edi je .L2 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rsi, %rbx subq $16, %rsp .cfi_def_cfa_offset 32 movl %edx, 12(%rsp) call cudaGetErrorString@PLT movq stderr(%rip), %rdi movq %rbx, %rcx movl 12(%rsp), %r8d movq %rax, %r9 leaq .LC0(%rip), %rdx movl $2, %esi xorl %eax, %eax call __fprintf_chk@PLT movl $1, %edi call exit@PLT .L2: .cfi_def_cfa_offset 8 .cfi_restore 3 ret .cfi_endproc .LFE2027: .size _Z14checkCudaError9cudaErrorPKci, .-_Z14checkCudaError9cudaErrorPKci .globl _Z5sommePii .type _Z5sommePii, @function _Z5sommePii: .LFB2029: .cfi_startproc endbr64 xorl %eax, %eax xorl %edx, %edx movslq %esi, %rsi .L9: cmpq %rdx, %rsi jle .L11 movslq (%rdi,%rdx,4), %rcx incq %rdx addq %rcx, %rax jmp .L9 .L11: ret .cfi_endproc .LFE2029: .size _Z5sommePii, .-_Z5sommePii .globl _Z12fillRandomlyPii .type _Z12fillRandomlyPii, @function _Z12fillRandomlyPii: .LFB2030: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 movl $3, %r13d pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movq %rdi, %r12 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movl %esi, %ebp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 xorl %ebx, %ebx pushq %rdx .cfi_def_cfa_offset 48 .L13: cmpl %ebx, %ebp jle .L16 call rand@PLT cltd idivl %r13d movl %edx, (%r12,%rbx,4) incq %rbx jmp .L13 .L16: popq %rax .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2030: .size _Z12fillRandomlyPii, .-_Z12fillRandomlyPii .section .rodata.str1.1 .LC1: .string "%d " .LC2: .string "\n" .text .globl _Z8printArrPii .type _Z8printArrPii, @function _Z8printArrPii: .LFB2031: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 leaq .LC1(%rip), %r13 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movq %rdi, %r12 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movl %esi, %ebp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 xorl %ebx, %ebx pushq %rcx .cfi_def_cfa_offset 48 .L18: cmpl %ebx, %ebp jle .L21 movl (%r12,%rbx,4), %edx movq %r13, %rsi movl $2, %edi xorl %eax, %eax incq %rbx call __printf_chk@PLT jmp .L18 .L21: popq %rdx .cfi_def_cfa_offset 40 leaq .LC2(%rip), %rsi popq %rbx .cfi_def_cfa_offset 32 movl $2, %edi popq %rbp .cfi_def_cfa_offset 24 xorl %eax, %eax popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 jmp __printf_chk@PLT .cfi_endproc .LFE2031: .size _Z8printArrPii, .-_Z8printArrPii .globl _Z38__device_stub__Z16kernel_hypercubePiiiPiii .type _Z38__device_stub__Z16kernel_hypercubePiiiPiii, @function _Z38__device_stub__Z16kernel_hypercubePiiiPiii: .LFB2057: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 24(%rsp), %rcx leaq 32(%rsp), %rdi movl %esi, 4(%rsp) leaq 44(%rsp), %rsi movl %edx, (%rsp) leaq 16(%rsp), %rdx movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 40(%rsp) movq %rax, 80(%rsp) leaq 4(%rsp), %rax movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L22 pushq 24(%rsp) .cfi_def_cfa_offset 136 leaq _Z16kernel_hypercubePiii(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 144 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 96(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L22: movq 104(%rsp), %rax subq %fs:40, %rax je .L24 call __stack_chk_fail@PLT .L24: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2057: .size _Z38__device_stub__Z16kernel_hypercubePiiiPiii, .-_Z38__device_stub__Z16kernel_hypercubePiiiPiii .globl _Z16kernel_hypercubePiii .type _Z16kernel_hypercubePiii, @function _Z16kernel_hypercubePiii: .LFB2058: .cfi_startproc endbr64 jmp _Z38__device_stub__Z16kernel_hypercubePiiiPiii .cfi_endproc .LFE2058: .size _Z16kernel_hypercubePiii, .-_Z16kernel_hypercubePiii .section .rodata.str1.1 .LC3: .string "/home/ubuntu/Datasets/stackv2/train-structured/Eren121/S8_TPs_CUDA_v2/master/sum_v3.cu" .LC4: .string "R\303\251duction: stride=%d\n" .LC6: .string "nbBlocks=%d\n" .text .globl _Z9hypercubePii .type _Z9hypercubePii, @function _Z9hypercubePii: .LFB2028: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 leaq .LC4(%rip), %r15 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 movq %rdi, %r14 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 leal 0(,%rsi,4), %r13d pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movslq %r13d, %r13 movl %esi, %r12d pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 movq %r13, %rsi movl $1, %ebp pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $72, %rsp .cfi_def_cfa_offset 128 movq %fs:40, %rax movq %rax, 56(%rsp) xorl %eax, %eax leaq 8(%rsp), %rdi xorl %eax, %eax movq %rax, 8(%rsp) call cudaMalloc@PLT movl $79, %edx leaq .LC3(%rip), %rsi movl %eax, %edi call _Z14checkCudaError9cudaErrorPKci leaq 16(%rsp), %rdi call cudaEventCreate@PLT movl $80, %edx leaq .LC3(%rip), %rsi movl %eax, %edi call _Z14checkCudaError9cudaErrorPKci leaq 24(%rsp), %rdi call cudaEventCreate@PLT movl $81, %edx leaq .LC3(%rip), %rsi movl %eax, %edi call _Z14checkCudaError9cudaErrorPKci movq 8(%rsp), %rdi movq %r13, %rdx movq %r14, %rsi movl $1, %ecx call cudaMemcpy@PLT movl $83, %edx leaq .LC3(%rip), %rsi movl %eax, %edi call _Z14checkCudaError9cudaErrorPKci movq 16(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT .L29: movl %ebp, %edx movq %r15, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT cvtsi2sdl %ebp, %xmm1 cvtsi2sdl %r12d, %xmm0 divsd %xmm1, %xmm0 mulsd .LC5(%rip), %xmm0 call ceil@PLT leaq .LC6(%rip), %rsi movl $2, %edi xorl %eax, %eax cvttsd2sil %xmm0, %ebx movl %ebx, %edx call __printf_chk@PLT movl %ebx, 32(%rsp) xorl %r9d, %r9d xorl %r8d, %r8d movabsq $4294967297, %rax movl $4194305, %edx movl $1, %ecx movl $1, 52(%rsp) movq %rax, 36(%rsp) movq 32(%rsp), %rdi salq $10, %rdx movl 40(%rsp), %esi movq %rdx, 44(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L28 movq 8(%rsp), %rdi movl %ebp, %edx movl %r12d, %esi call _Z38__device_stub__Z16kernel_hypercubePiiiPiii .L28: call cudaDeviceSynchronize@PLT sall $10, %ebp movl $93, %edx leaq .LC3(%rip), %rsi movl %eax, %edi call _Z14checkCudaError9cudaErrorPKci cmpl %ebp, %r12d jg .L29 movq 24(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl $97, %edx leaq .LC3(%rip), %rsi movl %eax, %edi call _Z14checkCudaError9cudaErrorPKci movq 24(%rsp), %rdi call cudaEventSynchronize@PLT movl $98, %edx leaq .LC3(%rip), %rsi movl %eax, %edi call _Z14checkCudaError9cudaErrorPKci movq 24(%rsp), %rdx movq 16(%rsp), %rsi leaq 44(%rsp), %rdi call cudaEventElapsedTime@PLT movl $99, %edx leaq .LC3(%rip), %rsi movl %eax, %edi call _Z14checkCudaError9cudaErrorPKci movq 8(%rsp), %rsi movq %r13, %rdx movq %r14, %rdi movl $2, %ecx call cudaMemcpy@PLT movl $101, %edx leaq .LC3(%rip), %rsi movl %eax, %edi call _Z14checkCudaError9cudaErrorPKci movq 8(%rsp), %rdi call cudaFree@PLT movl $104, %edx leaq .LC3(%rip), %rsi movl %eax, %edi call _Z14checkCudaError9cudaErrorPKci movq 16(%rsp), %rdi call cudaEventDestroy@PLT movl $105, %edx leaq .LC3(%rip), %rsi movl %eax, %edi call _Z14checkCudaError9cudaErrorPKci movq 24(%rsp), %rdi call cudaEventDestroy@PLT movl $106, %edx leaq .LC3(%rip), %rsi movl %eax, %edi call _Z14checkCudaError9cudaErrorPKci movss 44(%rsp), %xmm0 movq 56(%rsp), %rax subq %fs:40, %rax je .L30 call __stack_chk_fail@PLT .L30: addq $72, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2028: .size _Z9hypercubePii, .-_Z9hypercubePii .section .rodata.str1.1 .LC7: .string "Erreur d'allocation m\303\251moire host\n" .LC11: .string "%ld \303\251l\303\251ments, %.3fMo\n" .LC12: .string "SequentielCPU: %ld, %.3lfs\n" .LC14: .string "HypercubeCUDA: %d, %.3fs\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2032: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movl $1000000, %ebx subq $64, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 56(%rsp) xorl %eax, %eax decl %edi jle .L34 movq 8(%rsi), %rdi movl $10, %edx xorl %esi, %esi call __isoc23_strtol@PLT movq %rax, %rbx .L34: leaq 0(,%rbx,4), %rdi call malloc@PLT movq %rax, %rbp testq %rax, %rax jne .L35 movq stderr(%rip), %rdi leaq .LC7(%rip), %rdx movl $2, %esi xorl %eax, %eax call __fprintf_chk@PLT movl $1, %edi call exit@PLT .L35: movl $1234, %edi movl %ebx, %r12d call srand@PLT movl %ebx, %esi movq %rbp, %rdi call _Z12fillRandomlyPii cmpq $99, %rbx ja .L36 movl %ebx, %esi movq %rbp, %rdi call _Z8printArrPii .L36: leaq 24(%rsp), %rdi call ftime@PLT movl %r12d, %esi movq %rbp, %rdi call _Z5sommePii leaq 40(%rsp), %rdi movl %eax, %r13d call ftime@PLT movzwl 48(%rsp), %edx movzwl 32(%rsp), %ecx imulq $1000, 40(%rsp), %rax addq %rdx, %rax imulq $1000, 24(%rsp), %rdx addq %rcx, %rdx subq %rdx, %rax cvtsi2sdq %rax, %xmm0 divsd .LC8(%rip), %xmm0 movq %xmm0, %r14 testq %rbx, %rbx js .L37 cvtsi2sdq %rbx, %xmm0 jmp .L38 .L37: movq %rbx, %rax movq %rbx, %rdx shrq %rax andl $1, %edx orq %rdx, %rax cvtsi2sdq %rax, %xmm0 addsd %xmm0, %xmm0 .L38: mulsd .LC9(%rip), %xmm0 movq %rbx, %rdx movl $2, %edi movb $1, %al mulsd .LC5(%rip), %xmm0 leaq .LC11(%rip), %rsi mulsd .LC10(%rip), %xmm0 call __printf_chk@PLT movslq %r13d, %rdx movq %r14, %xmm0 movb $1, %al leaq .LC12(%rip), %rsi movl $2, %edi call __printf_chk@PLT movl $1234, %edi call srand@PLT movl %r12d, %esi movq %rbp, %rdi call _Z12fillRandomlyPii movl %r12d, %esi movq %rbp, %rdi call _Z9hypercubePii cmpq $99, %rbx ja .L39 movl %r12d, %esi movq %rbp, %rdi movss %xmm0, 12(%rsp) call _Z8printArrPii movss 12(%rsp), %xmm0 .L39: movl 0(%rbp), %edx movl $2, %edi leaq .LC14(%rip), %rsi movb $1, %al divss .LC13(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT movq %rbp, %rdi call free@PLT movq 56(%rsp), %rax subq %fs:40, %rax je .L40 call __stack_chk_fail@PLT .L40: addq $64, %rsp .cfi_def_cfa_offset 48 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size main, .-main .section .rodata.str1.1 .LC15: .string "_Z16kernel_hypercubePiii" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2060: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC15(%rip), %rdx movq %rax, %rdi leaq _Z16kernel_hypercubePiii(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2060: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC5: .long 0 .long 1062207488 .align 8 .LC8: .long 0 .long 1083129856 .align 8 .LC9: .long 0 .long 1063256064 .align 8 .LC10: .long 0 .long 1074790400 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC13: .long 1148846080 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z16kernel_hypercubePiii .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ I2F.F64.U32 R12, c[0x0][0x0] ; /* 0x00000000000c7b12 */ /* 0x000e220000201800 */ /*0020*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x000e680000002500 */ /*0030*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000ea20000002100 */ /*0040*/ ISETP.GT.AND P0, PT, R13, 0xfffff, PT ; /* 0x000fffff0d00780c */ /* 0x001fe20003f04270 */ /*0050*/ IMAD.MOV.U32 R4, RZ, RZ, R12 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000c */ /*0060*/ IMAD.MOV.U32 R5, RZ, RZ, R13 ; /* 0x000000ffff057224 */ /* 0x000fe400078e000d */ /*0070*/ IMAD R3, R3, c[0x0][0x0], RZ ; /* 0x0000000003037a24 */ /* 0x002fd000078e02ff */ /*0080*/ @!P0 DMUL R4, R4, 1.80143985094819840000e+16 ; /* 0x4350000004048828 */ /* 0x000e220000000000 */ /*0090*/ IMAD R3, R3, c[0x0][0x16c], RZ ; /* 0x00005b0003037a24 */ /* 0x000fd200078e02ff */ /*00a0*/ @!P0 IMAD.MOV.U32 R13, RZ, RZ, R5 ; /* 0x000000ffff0d8224 */ /* 0x001fe400078e0005 */ /*00b0*/ @!P0 IMAD.MOV.U32 R12, RZ, RZ, R4 ; /* 0x000000ffff0c8224 */ /* 0x000fc600078e0004 */ /*00c0*/ IADD3 R2, R13, -0x1, RZ ; /* 0xffffffff0d027810 */ /* 0x000fc80007ffe0ff */ /*00d0*/ ISETP.GE.U32.AND P1, PT, R2, 0x7fefffff, PT ; /* 0x7fefffff0200780c */ /* 0x000fe20003f26070 */ /*00e0*/ IMAD.MOV.U32 R2, RZ, RZ, -0x3ff ; /* 0xfffffc01ff027424 */ /* 0x000fe400078e00ff */ /*00f0*/ @!P0 IMAD.MOV.U32 R2, RZ, RZ, -0x435 ; /* 0xfffffbcbff028424 */ /* 0x000fd400078e00ff */ /*0100*/ @!P1 BRA 0x180 ; /* 0x0000007000009947 */ /* 0x000fea0003800000 */ /*0110*/ IMAD.MOV.U32 R6, RZ, RZ, 0x0 ; /* 0x00000000ff067424 */ /* 0x004fe200078e00ff */ /*0120*/ FSETP.NEU.AND P0, PT, R5, RZ, PT ; /* 0x000000ff0500720b */ /* 0x000fe20003f0d000 */ /*0130*/ IMAD.MOV.U32 R7, RZ, RZ, 0x7ff00000 ; /* 0x7ff00000ff077424 */ /* 0x000fcc00078e00ff */ /*0140*/ DFMA R6, R4, R6, +INF ; /* 0x7ff000000406742b */ /* 0x000e140000000006 */ /*0150*/ FSEL R4, R6, RZ, P0 ; /* 0x000000ff06047208 */ /* 0x001fe40000000000 */ /*0160*/ FSEL R5, R7, -QNAN , P0 ; /* 0xfff0000007057808 */ /* 0x000fe20000000000 */ /*0170*/ BRA 0x420 ; /* 0x000002a000007947 */ /* 0x000fea0003800000 */ /*0180*/ LOP3.LUT R4, R13.reuse, 0x800fffff, RZ, 0xc0, !PT ; /* 0x800fffff0d047812 */ /* 0x044fe200078ec0ff */ /*0190*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe200078e00ff */ /*01a0*/ LEA.HI R13, R13, R2, RZ, 0xc ; /* 0x000000020d0d7211 */ /* 0x000fe200078f60ff */ /*01b0*/ IMAD.MOV.U32 R16, RZ, RZ, 0x3ae80f1e ; /* 0x3ae80f1eff107424 */ /* 0x000fe200078e00ff */ /*01c0*/ LOP3.LUT R5, R4, 0x3ff00000, RZ, 0xfc, !PT ; /* 0x3ff0000004057812 */ /* 0x000fe200078efcff */ /*01d0*/ IMAD.MOV.U32 R4, RZ, RZ, R12 ; /* 0x000000ffff047224 */ /* 0x000fe400078e000c */ /*01e0*/ IMAD.MOV.U32 R17, RZ, RZ, 0x3eb1380b ; /* 0x3eb1380bff117424 */ /* 0x000fe200078e00ff */ /*01f0*/ ISETP.GE.AND P0, PT, R5, 0x3ff6a09f, PT ; /* 0x3ff6a09f0500780c */ /* 0x000fda0003f06270 */ /*0200*/ @P0 IADD3 R7, R5, -0x100000, RZ ; /* 0xfff0000005070810 */ /* 0x000fe40007ffe0ff */ /*0210*/ @P0 IADD3 R13, R13, 0x1, RZ ; /* 0x000000010d0d0810 */ /* 0x000fc60007ffe0ff */ /*0220*/ @P0 IMAD.MOV.U32 R5, RZ, RZ, R7 ; /* 0x000000ffff050224 */ /* 0x000fe200078e0007 */ /*0230*/ LOP3.LUT R12, R13, 0x80000000, RZ, 0x3c, !PT ; /* 0x800000000d0c7812 */ /* 0x000fe200078e3cff */ /*0240*/ IMAD.MOV.U32 R13, RZ, RZ, 0x43300000 ; /* 0x43300000ff0d7424 */ /* 0x000fc800078e00ff */ /*0250*/ DADD R14, R4, 1 ; /* 0x3ff00000040e7429 */ /* 0x000e080000000000 */ /*0260*/ DADD R4, R4, -1 ; /* 0xbff0000004047429 */ /* 0x000fe40000000000 */ /*0270*/ MUFU.RCP64H R7, R15 ; /* 0x0000000f00077308 */ /* 0x001e240000001800 */ /*0280*/ DADD R12, R12, c[0x2][0x38] ; /* 0x00800e000c0c7629 */ /* 0x000fc80000000000 */ /*0290*/ DFMA R8, -R14, R6, 1 ; /* 0x3ff000000e08742b */ /* 0x001e0c0000000106 */ /*02a0*/ DFMA R8, R8, R8, R8 ; /* 0x000000080808722b */ /* 0x001e0c0000000008 */ /*02b0*/ DFMA R6, R6, R8, R6 ; /* 0x000000080606722b */ /* 0x001e0c0000000006 */ /*02c0*/ DMUL R8, R6, R4 ; /* 0x0000000406087228 */ /* 0x001e0c0000000000 */ /*02d0*/ DFMA R8, R6, R4, R8 ; /* 0x000000040608722b */ /* 0x001e0c0000000008 */ /*02e0*/ DMUL R10, R8, R8 ; /* 0x00000008080a7228 */ /* 0x001e080000000000 */ /*02f0*/ DADD R14, R4, -R8 ; /* 0x00000000040e7229 */ /* 0x000e480000000808 */ /*0300*/ DFMA R16, R10, R16, c[0x2][0x0] ; /* 0x008000000a10762b */ /* 0x001e080000000010 */ /*0310*/ DADD R18, R14, R14 ; /* 0x000000000e127229 */ /* 0x002fc8000000000e */ /*0320*/ DFMA R16, R10, R16, c[0x2][0x8] ; /* 0x008002000a10762b */ /* 0x001e080000000010 */ /*0330*/ DFMA R14, R12, c[0x2][0x40], R8 ; /* 0x008010000c0e7a2b */ /* 0x000fc80000000008 */ /*0340*/ DFMA R16, R10, R16, c[0x2][0x10] ; /* 0x008004000a10762b */ /* 0x001e080000000010 */ /*0350*/ DFMA R18, R4, -R8, R18 ; /* 0x800000080412722b */ /* 0x000fc80000000012 */ /*0360*/ DFMA R16, R10, R16, c[0x2][0x18] ; /* 0x008006000a10762b */ /* 0x001e080000000010 */ /*0370*/ DFMA R4, -R12, c[0x2][0x40], R14 ; /* 0x008010000c047a2b */ /* 0x000fc8000000010e */ /*0380*/ DFMA R16, R10, R16, c[0x2][0x20] ; /* 0x008008000a10762b */ /* 0x001e080000000010 */ /*0390*/ DMUL R18, R6, R18 ; /* 0x0000001206127228 */ /* 0x000fc80000000000 */ /*03a0*/ DFMA R16, R10, R16, c[0x2][0x28] ; /* 0x00800a000a10762b */ /* 0x001e080000000010 */ /*03b0*/ DADD R4, -R8, R4 ; /* 0x0000000008047229 */ /* 0x000fc80000000104 */ /*03c0*/ DFMA R16, R10, R16, c[0x2][0x30] ; /* 0x00800c000a10762b */ /* 0x001e0c0000000010 */ /*03d0*/ DMUL R16, R10, R16 ; /* 0x000000100a107228 */ /* 0x001e0c0000000000 */ /*03e0*/ DFMA R16, R8, R16, R18 ; /* 0x000000100810722b */ /* 0x001e0c0000000012 */ /*03f0*/ DADD R4, R16, -R4 ; /* 0x0000000010047229 */ /* 0x001e0c0000000804 */ /*0400*/ DFMA R4, R12, c[0x2][0x48], R4 ; /* 0x008012000c047a2b */ /* 0x001e0c0000000004 */ /*0410*/ DADD R4, R14, R4 ; /* 0x000000000e047229 */ /* 0x0010480000000004 */ /*0420*/ IMAD R8, R0, c[0x0][0x16c], R3 ; /* 0x00005b0000087a24 */ /* 0x000fe200078e0203 */ /*0430*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0440*/ ISETP.GE.U32.AND P0, PT, R8, c[0x0][0x168], PT ; /* 0x00005a0008007a0c */ /* 0x000fda0003f06070 */ /*0450*/ @!P0 IMAD.MOV.U32 R9, RZ, RZ, 0x4 ; /* 0x00000004ff098424 */ /* 0x000fc800078e00ff */ /*0460*/ @!P0 IMAD.WIDE.U32 R8, R8, R9, c[0x0][0x160] ; /* 0x0000580008088625 */ /* 0x000fcc00078e0009 */ /*0470*/ @!P0 LDG.E R9, [R8.64] ; /* 0x0000000408098981 */ /* 0x000ea2000c1e1900 */ /*0480*/ DMUL R6, R4, c[0x2][0x50] ; /* 0x0080140004067a28 */ /* 0x002e460000000000 */ /*0490*/ @P0 STS [R0.X4], RZ ; /* 0x000000ff00000388 */ /* 0x0007e60000004800 */ /*04a0*/ DFMA R6, R4, c[0x2][0x58], R6 ; /* 0x0080160004067a2b */ /* 0x002e4c0000000006 */ /*04b0*/ F2I.F64.CEIL R2, R6 ; /* 0x0000000600027311 */ /* 0x002e620000309100 */ /*04c0*/ @!P0 STS [R0.X4], R9 ; /* 0x0000000900008388 */ /* 0x0047e80000004800 */ /*04d0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*04e0*/ ISETP.GE.AND P0, PT, R2, 0x1, PT ; /* 0x000000010200780c */ /* 0x002fda0003f06270 */ /*04f0*/ @!P0 BRA 0xa30 ; /* 0x0000053000008947 */ /* 0x000fea0003800000 */ /*0500*/ IADD3 R4, R2.reuse, -0x1, RZ ; /* 0xffffffff02047810 */ /* 0x048fe20007ffe0ff */ /*0510*/ IMAD.MOV.U32 R7, RZ, RZ, 0x1 ; /* 0x00000001ff077424 */ /* 0x000fe200078e00ff */ /*0520*/ LOP3.LUT R5, R2, 0x3, RZ, 0xc0, !PT ; /* 0x0000000302057812 */ /* 0x000fe400078ec0ff */ /*0530*/ ISETP.GE.U32.AND P1, PT, R4, 0x3, PT ; /* 0x000000030400780c */ /* 0x000fe40003f26070 */ /*0540*/ ISETP.NE.AND P0, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fd60003f05270 */ /*0550*/ @!P1 BRA 0x8f0 ; /* 0x0000039000009947 */ /* 0x000fea0003800000 */ /*0560*/ IMAD.IADD R4, R2, 0x1, -R5 ; /* 0x0000000102047824 */ /* 0x000fe400078e0a05 */ /*0570*/ IMAD.MOV.U32 R7, RZ, RZ, 0x1 ; /* 0x00000001ff077424 */ /* 0x000fc800078e00ff */ /*0580*/ IMAD.IADD R6, R2, 0x1, -R7 ; /* 0x0000000102067824 */ /* 0x000fe200078e0a07 */ /*0590*/ IADD3 R13, R7.reuse, 0x1, RZ ; /* 0x00000001070d7810 */ /* 0x040fe20007ffe0ff */ /*05a0*/ IMAD.MOV.U32 R17, RZ, RZ, 0x1 ; /* 0x00000001ff117424 */ /* 0x000fe200078e00ff */ /*05b0*/ IADD3 R15, R7, 0x2, RZ ; /* 0x00000002070f7810 */ /* 0x001fe40007ffe0ff */ /*05c0*/ IADD3 R4, R4, -0x4, RZ ; /* 0xfffffffc04047810 */ /* 0x000fe20007ffe0ff */ /*05d0*/ IMAD.IADD R10, R2, 0x1, -R13 ; /* 0x00000001020a7824 */ /* 0x000fe200078e0a0d */ /*05e0*/ SHF.L.U32 R9, R17, R6, RZ ; /* 0x0000000611097219 */ /* 0x000fc800000006ff */ /*05f0*/ ISETP.GE.AND P2, PT, R0, R9, PT ; /* 0x000000090000720c */ /* 0x000fe40003f46270 */ /*0600*/ SHF.L.U32 R11, R17, R10, RZ ; /* 0x0000000a110b7219 */ /* 0x000fc800000006ff */ /*0610*/ ISETP.GE.AND P1, PT, R0, R11, PT ; /* 0x0000000b0000720c */ /* 0x000fce0003f26270 */ /*0620*/ @!P2 IADD3 R8, R7, -0x1, RZ ; /* 0xffffffff0708a810 */ /* 0x000fe40007ffe0ff */ /*0630*/ @!P2 SHF.L.U32 R6, R0.reuse, R7, RZ ; /* 0x000000070006a219 */ /* 0x040fe400000006ff */ /*0640*/ @!P2 SHF.L.U32 R9, R17, R8, RZ ; /* 0x000000081109a219 */ /* 0x000fe400000006ff */ /*0650*/ @!P1 SHF.L.U32 R10, R0, R13, RZ ; /* 0x0000000d000a9219 */ /* 0x000fe200000006ff */ /*0660*/ @!P2 LDS R8, [R6.X4] ; /* 0x000000000608a984 */ /* 0x000fe20000004800 */ /*0670*/ @!P2 LOP3.LUT R9, R9, R6, RZ, 0xfc, !PT ; /* 0x000000060909a212 */ /* 0x000fe400078efcff */ /*0680*/ @!P1 SHF.L.U32 R13, R17, R7, RZ ; /* 0x00000007110d9219 */ /* 0x000fc800000006ff */ /*0690*/ @!P2 LDS R9, [R9.X4] ; /* 0x000000000909a984 */ /* 0x000e220000004800 */ /*06a0*/ @!P1 LOP3.LUT R13, R13, R10, RZ, 0xfc, !PT ; /* 0x0000000a0d0d9212 */ /* 0x000fe200078efcff */ /*06b0*/ @!P2 IMAD.IADD R11, R8, 0x1, R9 ; /* 0x00000001080ba824 */ /* 0x001fe400078e0209 */ /*06c0*/ IMAD.IADD R9, R2, 0x1, -R15 ; /* 0x0000000102097824 */ /* 0x000fc600078e0a0f */ /*06d0*/ @!P2 STS [R6.X4], R11 ; /* 0x0000000b0600a388 */ /* 0x000fe40000004800 */ /*06e0*/ SHF.L.U32 R9, R17, R9, RZ ; /* 0x0000000911097219 */ /* 0x000fe400000006ff */ /*06f0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe40000010000 */ /*0700*/ ISETP.GE.AND P2, PT, R0, R9, PT ; /* 0x000000090000720c */ /* 0x000fda0003f46270 */ /*0710*/ @!P2 IMAD.MOV.U32 R14, RZ, RZ, 0x2 ; /* 0x00000002ff0ea424 */ /* 0x000fe200078e00ff */ /*0720*/ @!P2 SHF.L.U32 R12, R0, R15, RZ ; /* 0x0000000f000ca219 */ /* 0x000fc800000006ff */ /*0730*/ @!P2 SHF.L.U32 R15, R14, R7, RZ ; /* 0x000000070e0fa219 */ /* 0x000fe200000006ff */ /*0740*/ @!P1 LDS R13, [R13.X4] ; /* 0x000000000d0d9984 */ /* 0x000fe60000004800 */ /*0750*/ @!P2 LOP3.LUT R15, R15, R12, RZ, 0xfc, !PT ; /* 0x0000000c0f0fa212 */ /* 0x000fe200078efcff */ /*0760*/ @!P1 LDS R8, [R10.X4] ; /* 0x000000000a089984 */ /* 0x000e240000004800 */ /*0770*/ @!P1 IMAD.IADD R9, R8, 0x1, R13 ; /* 0x0000000108099824 */ /* 0x001fe200078e020d */ /*0780*/ IADD3 R13, R7, 0x3, RZ ; /* 0x00000003070d7810 */ /* 0x000fc80007ffe0ff */ /*0790*/ @!P1 STS [R10.X4], R9 ; /* 0x000000090a009388 */ /* 0x000fe20000004800 */ /*07a0*/ IMAD.IADD R8, R2, 0x1, -R13 ; /* 0x0000000102087824 */ /* 0x000fc600078e0a0d */ /*07b0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe40000010000 */ /*07c0*/ SHF.L.U32 R11, R17, R8, RZ ; /* 0x00000008110b7219 */ /* 0x000fc800000006ff */ /*07d0*/ ISETP.GE.AND P1, PT, R0, R11, PT ; /* 0x0000000b0000720c */ /* 0x000fda0003f26270 */ /*07e0*/ @!P1 IMAD.MOV.U32 R14, RZ, RZ, 0x4 ; /* 0x00000004ff0e9424 */ /* 0x000fe200078e00ff */ /*07f0*/ @!P1 SHF.L.U32 R8, R0, R13, RZ ; /* 0x0000000d00089219 */ /* 0x000fe200000006ff */ /*0800*/ @!P2 LDS R15, [R15.X4] ; /* 0x000000000f0fa984 */ /* 0x000fe60000004800 */ /*0810*/ @!P1 SHF.L.U32 R11, R14, R7, RZ ; /* 0x000000070e0b9219 */ /* 0x000fe400000006ff */ /*0820*/ IADD3 R7, R7, 0x4, RZ ; /* 0x0000000407077810 */ /* 0x000fe20007ffe0ff */ /*0830*/ @!P2 LDS R6, [R12.X4] ; /* 0x000000000c06a984 */ /* 0x000e220000004800 */ /*0840*/ @!P1 LOP3.LUT R11, R11, R8, RZ, 0xfc, !PT ; /* 0x000000080b0b9212 */ /* 0x000fe200078efcff */ /*0850*/ @!P2 IMAD.IADD R9, R6, 0x1, R15 ; /* 0x000000010609a824 */ /* 0x001fca00078e020f */ /*0860*/ @!P2 STS [R12.X4], R9 ; /* 0x000000090c00a388 */ /* 0x000fe80000004800 */ /*0870*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0880*/ @!P1 LDS R11, [R11.X4] ; /* 0x000000000b0b9984 */ /* 0x000fe80000004800 */ /*0890*/ @!P1 LDS R6, [R8.X4] ; /* 0x0000000008069984 */ /* 0x000e240000004800 */ /*08a0*/ @!P1 IMAD.IADD R13, R6, 0x1, R11 ; /* 0x00000001060d9824 */ /* 0x001fca00078e020b */ /*08b0*/ @!P1 STS [R8.X4], R13 ; /* 0x0000000d08009388 */ /* 0x0001e80000004800 */ /*08c0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*08d0*/ ISETP.NE.AND P1, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fda0003f25270 */ /*08e0*/ @P1 BRA 0x580 ; /* 0xfffffc9000001947 */ /* 0x001fea000383ffff */ /*08f0*/ @!P0 BRA 0xa30 ; /* 0x0000013000008947 */ /* 0x000fea0003800000 */ /*0900*/ IMAD.IADD R2, R2, 0x1, -R7 ; /* 0x0000000102027824 */ /* 0x000fe200078e0a07 */ /*0910*/ IADD3 R7, R7, -0x1, RZ ; /* 0xffffffff07077810 */ /* 0x000fe20007ffe0ff */ /*0920*/ IMAD.MOV.U32 R8, RZ, RZ, 0x1 ; /* 0x00000001ff087424 */ /* 0x000fca00078e00ff */ /*0930*/ SHF.L.U32 R9, R8, R2, RZ ; /* 0x0000000208097219 */ /* 0x000fe400000006ff */ /*0940*/ IADD3 R11, R7, 0x1, RZ ; /* 0x00000001070b7810 */ /* 0x000fe40007ffe0ff */ /*0950*/ ISETP.GE.AND P0, PT, R0, R9, PT ; /* 0x000000090000720c */ /* 0x000fe40003f06270 */ /*0960*/ IADD3 R5, R5, -0x1, RZ ; /* 0xffffffff05057810 */ /* 0x000fe40007ffe0ff */ /*0970*/ IADD3 R2, R2, -0x1, RZ ; /* 0xffffffff02027810 */ /* 0x000fd20007ffe0ff */ /*0980*/ @!P0 SHF.L.U32 R7, R8, R7, RZ ; /* 0x0000000708078219 */ /* 0x000fe400000006ff */ /*0990*/ @!P0 SHF.L.U32 R4, R0, R11, RZ ; /* 0x0000000b00048219 */ /* 0x000fc800000006ff */ /*09a0*/ @!P0 LOP3.LUT R6, R7, R4, RZ, 0xfc, !PT ; /* 0x0000000407068212 */ /* 0x000fe400078efcff */ /*09b0*/ @!P0 LDS R7, [R4.X4] ; /* 0x0000000004078984 */ /* 0x000fe80000004800 */ /*09c0*/ @!P0 LDS R6, [R6.X4] ; /* 0x0000000006068984 */ /* 0x000e640000004800 */ /*09d0*/ @!P0 IMAD.IADD R9, R7, 0x1, R6 ; /* 0x0000000107098824 */ /* 0x002fe400078e0206 */ /*09e0*/ IMAD.MOV.U32 R7, RZ, RZ, R11 ; /* 0x000000ffff077224 */ /* 0x000fc600078e000b */ /*09f0*/ @!P0 STS [R4.X4], R9 ; /* 0x0000000904008388 */ /* 0x0003e80000004800 */ /*0a00*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0a10*/ ISETP.NE.AND P0, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fda0003f05270 */ /*0a20*/ @P0 BRA 0x930 ; /* 0xffffff0000000947 */ /* 0x002fea000383ffff */ /*0a30*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x008fda0003f05270 */ /*0a40*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0a50*/ LDS R5, [RZ] ; /* 0x00000000ff057984 */ /* 0x000e620000000800 */ /*0a60*/ IMAD.MOV.U32 R2, RZ, RZ, 0x4 ; /* 0x00000004ff027424 */ /* 0x000fc800078e00ff */ /*0a70*/ IMAD.WIDE R2, R3, R2, c[0x0][0x160] ; /* 0x0000580003027625 */ /* 0x000fca00078e0202 */ /*0a80*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x002fe2000c101904 */ /*0a90*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0aa0*/ BRA 0xaa0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0ab0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ac0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ad0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ae0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0af0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b00*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b10*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <math.h> #include <stdlib.h> #include <time.h> #include <stdio.h> #include <sys/timeb.h> // Hypercube // Version: optimisé pour une partagée // On sépare le gros tableau en multiples sous-tableaux qu'on réduit de la même manière // Pas limité en taille #define pow2(x) (1<<(x)) // Nombre de threads par bloc #define NBTHREADS_MAX 1024 #define check(error) { checkCudaError((error), __FILE__, __LINE__); } void checkCudaError(hipError_t code, const char *file, int line) { if (code != hipSuccess) { fprintf(stderr, "Erreur CUDA: %s:%d %s\n", file, line, hipGetErrorString(code)); exit(EXIT_FAILURE); } } // Kernel de la somme hypercube // stride: puissances de NBTHREADS pour savoir à quelle itération on réduit __global__ void kernel_hypercube(int *t, int tailleTotal, int stride) { __shared__ int s[NBTHREADS_MAX]; const int off = stride * blockIdx.x * blockDim.x; // Position absolue de la 1ière case pour ce block const int x = threadIdx.x; const int nbits = (int)ceil(log2((double)blockDim.x)); int d, mask, in, out; // Chaque thread copie dans la mémoire partagée if(threadIdx.x * stride + off < tailleTotal) { s[threadIdx.x] = t[threadIdx.x * stride + off]; } else { // on met 0, comme ça quand on réduit, cela ne change pas le résultat sans avoir besoin de vérifier les bords // (possiblement en dehors pour le dernier block uniquement) s[threadIdx.x] = 0; } __syncthreads(); // Réduction optimisée sur 1024 éléments for(d = 1; d <= nbits; ++d) { if (x < pow2(nbits - d)) { mask = x << d; in = mask | pow2(d - 1); out = mask; s[out] += s[in]; } // On doit synchroniser mêmes les threads en dehors sinon deadlock __syncthreads(); } // Copie de la somme total de s dans la 1ière case du tableau if(threadIdx.x == 0) { t[off] = s[0]; } } // Wrap l'appel du kernel // Retourne le nombre de millisecondes écoulées float hypercube(int *h_t, int taille) { float millis; int nbBlocks; int nBytes = sizeof(int) * taille; int *d_t = NULL; int stride = 1; hipEvent_t start, stop; check(hipMalloc(&d_t, nBytes)); check(hipEventCreate(&start)); check(hipEventCreate(&stop)); check(hipMemcpy(d_t, h_t, nBytes, hipMemcpyHostToDevice)); hipEventRecord(start); do { printf("Réduction: stride=%d\n", stride); nbBlocks = (int)ceil((double)taille / stride / NBTHREADS_MAX); printf("nbBlocks=%d\n", nbBlocks); kernel_hypercube<<<nbBlocks, NBTHREADS_MAX>>>(d_t, taille, stride); check(hipDeviceSynchronize()); stride *= NBTHREADS_MAX; } while(stride < taille); check(hipEventRecord(stop)); check(hipEventSynchronize(stop)); check(hipEventElapsedTime(&millis, start, stop)); check(hipMemcpy(h_t, d_t, nBytes, hipMemcpyDeviceToHost)); check(hipFree(d_t)); check(hipEventDestroy(start)); check(hipEventDestroy(stop)); return millis; } // Somme séquentielle int somme(int *arr, int taille) { long i, tot = 0; for(i = 0; i < taille; ++i) { tot += arr[i]; } return tot; } void fillRandomly(int *t, int taille) { int i; for(i = 0; i < taille; ++i) { t[i] = rand() % 3; } } void printArr(int *t, int taille) { int i; for(i = 0; i < taille; ++i) { printf("%d ", t[i]); } printf("\n"); } // Toujours la même graine pour qu'on puisse avoir des résultats reproductibles int main(int argc, char **argv) { float millis; size_t nBytes; int *h_arr = NULL; struct timeb tav, tap; double te; long somCpu; size_t taille = argc < 2 ? 1000000 : strtol(argv[1], NULL, 10); nBytes = sizeof(int) * taille; h_arr = (int*)malloc(nBytes); if(!h_arr) { fprintf(stderr, "Erreur d'allocation mémoire host\n"); exit(1); } srand(1234); fillRandomly(h_arr, taille); if(taille < 100) printArr(h_arr, taille); ftime(&tav); somCpu = somme(h_arr, taille); ftime(&tap); te = (double)((tap.time*1000+tap.millitm)-(tav.time*1000+tav.millitm))/1000; printf("%ld éléments, %.3fMo\n", taille, taille / 512.0 / 1024.0 * sizeof(int)); printf("SequentielCPU: %ld, %.3lfs\n", somCpu, te); // somme_hypercube() change le tableau, on remet comme avant srand(1234); fillRandomly(h_arr, taille); millis = hypercube(h_arr, taille); if(taille < 100) printArr(h_arr, taille); printf("HypercubeCUDA: %d, %.3fs\n", h_arr[0], millis / 1000.0f); free(h_arr); return 0; }
.text .file "sum_v3.hip" .globl _Z14checkCudaError10hipError_tPKci # -- Begin function _Z14checkCudaError10hipError_tPKci .type _Z14checkCudaError10hipError_tPKci,@function _Z14checkCudaError10hipError_tPKci: # @_Z14checkCudaError10hipError_tPKci .cfi_startproc # %bb.0: testl %edi, %edi jne .LBB0_2 # %bb.1: retq .LBB0_2: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movl %edx, %ebx movq %rsi, %r14 movq stderr(%rip), %r15 callq hipGetErrorString movl $.L.str, %esi movq %r15, %rdi movq %r14, %rdx movl %ebx, %ecx movq %rax, %r8 xorl %eax, %eax callq fprintf movl $1, %edi callq exit .Lfunc_end0: .size _Z14checkCudaError10hipError_tPKci, .Lfunc_end0-_Z14checkCudaError10hipError_tPKci .cfi_endproc # -- End function .globl _Z31__device_stub__kernel_hypercubePiii # -- Begin function _Z31__device_stub__kernel_hypercubePiii .type _Z31__device_stub__kernel_hypercubePiii,@function _Z31__device_stub__kernel_hypercubePiii: # @_Z31__device_stub__kernel_hypercubePiii .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $96, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 4(%rsp), %rcx movl %esi, (%rcx) movq %rsp, %rsi movl %edx, (%rsi) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z16kernel_hypercubePiii, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $112, %rsp .cfi_adjust_cfa_offset -112 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z31__device_stub__kernel_hypercubePiii, .Lfunc_end1-_Z31__device_stub__kernel_hypercubePiii .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _Z9hypercubePii .LCPI2_0: .quad 0x3f50000000000000 # double 9.765625E-4 .text .globl _Z9hypercubePii .type _Z9hypercubePii,@function _Z9hypercubePii: # @_Z9hypercubePii .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $56, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %esi, %r15d movq %rdi, %r13 movabsq $4294967296, %rbx # imm = 0x100000000 leal (,%r15,4), %eax leaq 24(%rsp), %r12 movq $0, (%r12) movslq %eax, %r14 movq %r12, %rdi movq %r14, %rsi callq hipMalloc movl $.L.str.1, %esi movl %eax, %edi movl $81, %edx callq _Z14checkCudaError10hipError_tPKci leaq 16(%rsp), %rdi callq hipEventCreate movl $.L.str.1, %esi movl %eax, %edi movl $82, %edx callq _Z14checkCudaError10hipError_tPKci leaq 8(%rsp), %rdi callq hipEventCreate movl $.L.str.1, %esi movl %eax, %edi movl $83, %edx callq _Z14checkCudaError10hipError_tPKci movq (%r12), %rdi movl $1, %ebp movq %r13, 32(%rsp) # 8-byte Spill movq %r13, %rsi movq %r14, %rdx movl $1, %ecx callq hipMemcpy movl $.L.str.1, %esi movl %eax, %edi movl $85, %edx callq _Z14checkCudaError10hipError_tPKci leaq 16(%rsp), %rax movq (%rax), %rdi xorl %esi, %esi callq hipEventRecord cvtsi2sd %r15d, %xmm0 movsd %xmm0, 40(%rsp) # 8-byte Spill leaq 1024(%rbx), %r12 .LBB2_1: # =>This Inner Loop Header: Depth=1 movl $.L.str.2, %edi movl %ebp, %esi xorl %eax, %eax callq printf xorps %xmm1, %xmm1 cvtsi2sd %ebp, %xmm1 movsd 40(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero divsd %xmm1, %xmm0 mulsd .LCPI2_0(%rip), %xmm0 callq ceil@PLT cvttsd2si %xmm0, %r13d movl $.L.str.3, %edi movl %r13d, %esi xorl %eax, %eax callq printf orq %rbx, %r13 movq %r13, %rdi movl $1, %esi movq %r12, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_3 # %bb.2: # in Loop: Header=BB2_1 Depth=1 movq 24(%rsp), %rdi movl %r15d, %esi movl %ebp, %edx callq _Z31__device_stub__kernel_hypercubePiii .LBB2_3: # in Loop: Header=BB2_1 Depth=1 callq hipDeviceSynchronize movl $.L.str.1, %esi movl %eax, %edi movl $95, %edx callq _Z14checkCudaError10hipError_tPKci shll $10, %ebp cmpl %r15d, %ebp jl .LBB2_1 # %bb.4: movq 8(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl $.L.str.1, %esi movl %eax, %edi movl $99, %edx callq _Z14checkCudaError10hipError_tPKci movq 8(%rsp), %rdi callq hipEventSynchronize movl $.L.str.1, %esi movl %eax, %edi movl $100, %edx callq _Z14checkCudaError10hipError_tPKci movq 16(%rsp), %rsi movq 8(%rsp), %rdx leaq 52(%rsp), %r15 movq %r15, %rdi callq hipEventElapsedTime movl $.L.str.1, %esi movl %eax, %edi movl $101, %edx callq _Z14checkCudaError10hipError_tPKci movq 24(%rsp), %rsi movq 32(%rsp), %rdi # 8-byte Reload movq %r14, %rdx movl $2, %ecx callq hipMemcpy movl $.L.str.1, %esi movl %eax, %edi movl $103, %edx callq _Z14checkCudaError10hipError_tPKci movq 24(%rsp), %rdi callq hipFree movl $.L.str.1, %esi movl %eax, %edi movl $106, %edx callq _Z14checkCudaError10hipError_tPKci movq 16(%rsp), %rdi callq hipEventDestroy movl $.L.str.1, %esi movl %eax, %edi movl $107, %edx callq _Z14checkCudaError10hipError_tPKci movq 8(%rsp), %rdi callq hipEventDestroy movl $.L.str.1, %esi movl %eax, %edi movl $108, %edx callq _Z14checkCudaError10hipError_tPKci movss (%r15), %xmm0 # xmm0 = mem[0],zero,zero,zero addq $56, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size _Z9hypercubePii, .Lfunc_end2-_Z9hypercubePii .cfi_endproc # -- End function .globl _Z5sommePii # -- Begin function _Z5sommePii .type _Z5sommePii,@function _Z5sommePii: # @_Z5sommePii .cfi_startproc # %bb.0: testl %esi, %esi jle .LBB3_4 # %bb.1: # %.lr.ph.preheader movslq %esi, %rcx xorl %eax, %eax xorl %edx, %edx .LBB3_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 addl (%rdi,%rdx,4), %eax incq %rdx cmpq %rdx, %rcx jne .LBB3_2 # %bb.3: # %._crit_edge # kill: def $eax killed $eax killed $rax retq .LBB3_4: xorl %eax, %eax # kill: def $eax killed $eax killed $rax retq .Lfunc_end3: .size _Z5sommePii, .Lfunc_end3-_Z5sommePii .cfi_endproc # -- End function .globl _Z12fillRandomlyPii # -- Begin function _Z12fillRandomlyPii .type _Z12fillRandomlyPii,@function _Z12fillRandomlyPii: # @_Z12fillRandomlyPii .cfi_startproc # %bb.0: testl %esi, %esi jle .LBB4_4 # %bb.1: # %.lr.ph.preheader pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rdi, %rbx movl %esi, %r14d xorl %r15d, %r15d .LBB4_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 callq rand cltq imulq $1431655766, %rax, %rcx # imm = 0x55555556 movq %rcx, %rdx shrq $63, %rdx shrq $32, %rcx addl %edx, %ecx leal (%rcx,%rcx,2), %ecx subl %ecx, %eax movl %eax, (%rbx,%r15,4) incq %r15 cmpq %r15, %r14 jne .LBB4_2 # %bb.3: popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 .cfi_restore %rbx .cfi_restore %r14 .cfi_restore %r15 .LBB4_4: # %._crit_edge retq .Lfunc_end4: .size _Z12fillRandomlyPii, .Lfunc_end4-_Z12fillRandomlyPii .cfi_endproc # -- End function .globl _Z8printArrPii # -- Begin function _Z8printArrPii .type _Z8printArrPii,@function _Z8printArrPii: # @_Z8printArrPii .cfi_startproc # %bb.0: testl %esi, %esi jle .LBB5_4 # %bb.1: # %.lr.ph.preheader pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rdi, %rbx movl %esi, %r14d xorl %r15d, %r15d .LBB5_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 movl (%rbx,%r15,4), %esi movl $.L.str.4, %edi xorl %eax, %eax callq printf incq %r15 cmpq %r15, %r14 jne .LBB5_2 # %bb.3: popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 .cfi_restore %rbx .cfi_restore %r14 .cfi_restore %r15 .LBB5_4: # %._crit_edge movl $10, %edi jmp putchar@PLT # TAILCALL .Lfunc_end5: .size _Z8printArrPii, .Lfunc_end5-_Z8printArrPii .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function main .LCPI6_0: .quad 0x408f400000000000 # double 1000 .LCPI6_3: .quad 0x3f60000000000000 # double 0.001953125 .LCPI6_4: .quad 0x3f50000000000000 # double 9.765625E-4 .LCPI6_5: .quad 0x4010000000000000 # double 4 .section .rodata.cst16,"aM",@progbits,16 .p2align 4, 0x0 .LCPI6_1: .long 1127219200 # 0x43300000 .long 1160773632 # 0x45300000 .long 0 # 0x0 .long 0 # 0x0 .LCPI6_2: .quad 0x4330000000000000 # double 4503599627370496 .quad 0x4530000000000000 # double 1.9342813113834067E+25 .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 .LCPI6_6: .long 0x447a0000 # float 1000 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $40, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movl $1000000, %r14d # imm = 0xF4240 cmpl $2, %edi jl .LBB6_2 # %bb.1: movq 8(%rsi), %rdi xorl %esi, %esi movl $10, %edx callq __isoc23_strtol movq %rax, %r14 .LBB6_2: leaq (,%r14,4), %rdi callq malloc testq %rax, %rax je .LBB6_18 # %bb.3: movq %rax, %rbx movl $1234, %edi # imm = 0x4D2 callq srand testl %r14d, %r14d jle .LBB6_6 # %bb.4: # %.lr.ph.preheader.i movl %r14d, %r15d xorl %r12d, %r12d .LBB6_5: # %.lr.ph.i # =>This Inner Loop Header: Depth=1 callq rand cltq imulq $1431655766, %rax, %rcx # imm = 0x55555556 movq %rcx, %rdx shrq $63, %rdx shrq $32, %rcx addl %edx, %ecx leal (%rcx,%rcx,2), %ecx subl %ecx, %eax movl %eax, (%rbx,%r12,4) incq %r12 cmpq %r12, %r15 jne .LBB6_5 .LBB6_6: # %_Z12fillRandomlyPii.exit cmpq $99, %r14 ja .LBB6_8 # %bb.7: movq %rbx, %rdi movl %r14d, %esi callq _Z8printArrPii .LBB6_8: leaq 8(%rsp), %rdi callq ftime xorl %r15d, %r15d testl %r14d, %r14d jle .LBB6_12 # %bb.9: # %.lr.ph.i25.preheader movslq %r14d, %rax xorl %ecx, %ecx .LBB6_10: # %.lr.ph.i25 # =>This Inner Loop Header: Depth=1 addl (%rbx,%rcx,4), %r15d incq %rcx cmpq %rcx, %rax jne .LBB6_10 # %bb.11: # %_Z5sommePii.exit.loopexit movslq %r15d, %r15 .LBB6_12: # %_Z5sommePii.exit leaq 24(%rsp), %r12 movq %r12, %rdi callq ftime movq (%r12), %rax movzwl 8(%r12), %ecx movzwl 16(%rsp), %edx subq %rdx, %rcx subq 8(%rsp), %rax imulq $1000, %rax, %rax # imm = 0x3E8 addq %rcx, %rax cvtsi2sd %rax, %xmm0 divsd .LCPI6_0(%rip), %xmm0 movsd %xmm0, (%rsp) # 8-byte Spill movq %r14, %xmm1 punpckldq .LCPI6_1(%rip), %xmm1 # xmm1 = xmm1[0],mem[0],xmm1[1],mem[1] subpd .LCPI6_2(%rip), %xmm1 movapd %xmm1, %xmm0 unpckhpd %xmm1, %xmm0 # xmm0 = xmm0[1],xmm1[1] addsd %xmm1, %xmm0 mulsd .LCPI6_3(%rip), %xmm0 mulsd .LCPI6_4(%rip), %xmm0 mulsd .LCPI6_5(%rip), %xmm0 movl $.L.str.7, %edi movq %r14, %rsi movb $1, %al callq printf movl $.L.str.8, %edi movq %r15, %rsi movsd (%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero movb $1, %al callq printf movl $1234, %edi # imm = 0x4D2 callq srand testl %r14d, %r14d jle .LBB6_15 # %bb.13: # %.lr.ph.preheader.i27 movl %r14d, %r15d xorl %r12d, %r12d .LBB6_14: # %.lr.ph.i29 # =>This Inner Loop Header: Depth=1 callq rand cltq imulq $1431655766, %rax, %rcx # imm = 0x55555556 movq %rcx, %rdx shrq $63, %rdx shrq $32, %rcx addl %edx, %ecx leal (%rcx,%rcx,2), %ecx subl %ecx, %eax movl %eax, (%rbx,%r12,4) incq %r12 cmpq %r12, %r15 jne .LBB6_14 .LBB6_15: # %_Z12fillRandomlyPii.exit33 movq %rbx, %rdi movl %r14d, %esi callq _Z9hypercubePii cmpq $99, %r14 ja .LBB6_17 # %bb.16: movq %rbx, %rdi movl %r14d, %esi movss %xmm0, (%rsp) # 4-byte Spill callq _Z8printArrPii movss (%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero .LBB6_17: movl (%rbx), %esi divss .LCPI6_6(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 movl $.L.str.9, %edi movb $1, %al callq printf movq %rbx, %rdi callq free xorl %eax, %eax addq $40, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB6_18: .cfi_def_cfa_offset 80 movq stderr(%rip), %rcx movl $.L.str.6, %edi movl $34, %esi movl $1, %edx callq fwrite@PLT movl $1, %edi callq exit .Lfunc_end6: .size main, .Lfunc_end6-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB7_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB7_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z16kernel_hypercubePiii, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end7: .size __hip_module_ctor, .Lfunc_end7-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB8_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB8_2: retq .Lfunc_end8: .size __hip_module_dtor, .Lfunc_end8-__hip_module_dtor .cfi_endproc # -- End function .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "Erreur CUDA: %s:%d %s\n" .size .L.str, 23 .type _Z16kernel_hypercubePiii,@object # @_Z16kernel_hypercubePiii .section .rodata,"a",@progbits .globl _Z16kernel_hypercubePiii .p2align 3, 0x0 _Z16kernel_hypercubePiii: .quad _Z31__device_stub__kernel_hypercubePiii .size _Z16kernel_hypercubePiii, 8 .type .L.str.1,@object # @.str.1 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.1: .asciz "/home/ubuntu/Datasets/stackv2/train-structured-repos-hip-sm89/Eren121/S8_TPs_CUDA_v2/master/sum_v3.hip" .size .L.str.1, 103 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "R\303\251duction: stride=%d\n" .size .L.str.2, 23 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "nbBlocks=%d\n" .size .L.str.3, 13 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz "%d " .size .L.str.4, 4 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz "Erreur d'allocation m\303\251moire host\n" .size .L.str.6, 35 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz "%ld \303\251l\303\251ments, %.3fMo\n" .size .L.str.7, 24 .type .L.str.8,@object # @.str.8 .L.str.8: .asciz "SequentielCPU: %ld, %.3lfs\n" .size .L.str.8, 28 .type .L.str.9,@object # @.str.9 .L.str.9: .asciz "HypercubeCUDA: %d, %.3fs\n" .size .L.str.9, 26 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z16kernel_hypercubePiii" .size .L__unnamed_1, 25 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z31__device_stub__kernel_hypercubePiii .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z16kernel_hypercubePiii .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z16kernel_hypercubePiii ; -- Begin function _Z16kernel_hypercubePiii .globl _Z16kernel_hypercubePiii .p2align 8 .type _Z16kernel_hypercubePiii,@function _Z16kernel_hypercubePiii: ; @_Z16kernel_hypercubePiii ; %bb.0: s_clause 0x1 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b32 s0, s[0:1], 0x1c s_waitcnt lgkmcnt(0) s_mul_i32 s2, s15, s7 s_and_b32 s1, s0, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2) s_mul_i32 s0, s2, s1 s_mov_b32 s2, exec_lo v_mad_u64_u32 v[1:2], null, v0, s7, s[0:1] v_mov_b32_e32 v2, 0 v_cmpx_gt_u32_e64 s6, v1 s_cbranch_execz .LBB0_2 ; %bb.1: v_mov_b32_e32 v2, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[1:2], 2, v[1:2] v_add_co_u32 v1, vcc_lo, s4, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, s5, v2, vcc_lo global_load_b32 v2, v[1:2], off .LBB0_2: s_or_b32 exec_lo, exec_lo, s2 v_cvt_f64_u32_e32 v[3:4], s1 s_mov_b32 s3, 0x3fe55555 s_mov_b32 s2, 0x55555555 s_mov_b32 s6, 0x6b47b09a s_mov_b32 s8, 0xbf559e2b s_mov_b32 s7, 0x3fc38538 s_mov_b32 s9, 0x3fc3ab76 s_cmp_lg_u32 s1, 0 s_mov_b32 s1, 1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_frexp_mant_f64_e32 v[5:6], v[3:4] v_cmp_gt_f64_e32 vcc_lo, s[2:3], v[5:6] s_mov_b32 s2, 0x55555780 v_cndmask_b32_e64 v1, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_ldexp_f64 v[5:6], v[5:6], v1 v_frexp_exp_i32_f64_e32 v1, v[3:4] v_add_f64 v[7:8], v[5:6], 1.0 v_add_f64 v[13:14], v[5:6], -1.0 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_subrev_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo s_cselect_b32 vcc_lo, -1, 0 v_rcp_f64_e32 v[9:10], v[7:8] v_add_f64 v[15:16], v[7:8], -1.0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_f64 v[5:6], v[5:6], -v[15:16] s_waitcnt_depctr 0xfff v_fma_f64 v[11:12], -v[7:8], v[9:10], 1.0 v_fma_f64 v[9:10], v[11:12], v[9:10], v[9:10] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[11:12], -v[7:8], v[9:10], 1.0 v_fma_f64 v[9:10], v[11:12], v[9:10], v[9:10] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f64 v[11:12], v[13:14], v[9:10] v_mul_f64 v[17:18], v[7:8], v[11:12] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[7:8], v[11:12], v[7:8], -v[17:18] v_fma_f64 v[5:6], v[11:12], v[5:6], v[7:8] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[7:8], v[17:18], v[5:6] v_add_f64 v[15:16], v[13:14], -v[7:8] v_add_f64 v[17:18], v[7:8], -v[17:18] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[13:14], v[13:14], -v[15:16] v_add_f64 v[5:6], v[17:18], -v[5:6] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[7:8], v[13:14], -v[7:8] v_add_f64 v[5:6], v[5:6], v[7:8] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[5:6], v[15:16], v[5:6] v_mul_f64 v[5:6], v[9:10], v[5:6] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[7:8], v[11:12], v[5:6] v_mul_f64 v[9:10], v[7:8], v[7:8] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_2) v_fma_f64 v[13:14], v[9:10], s[8:9], s[6:7] s_mov_b32 s6, 0xd7f4df2e s_mov_b32 s7, 0x3fc7474d v_mul_f64 v[15:16], v[7:8], v[9:10] v_fma_f64 v[13:14], v[9:10], v[13:14], s[6:7] s_mov_b32 s6, 0x16291751 s_mov_b32 s7, 0x3fcc71c0 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_fma_f64 v[13:14], v[9:10], v[13:14], s[6:7] s_mov_b32 s6, 0x9b27acf1 s_mov_b32 s7, 0x3fd24924 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_fma_f64 v[13:14], v[9:10], v[13:14], s[6:7] s_mov_b32 s6, 0x998ef7b6 s_mov_b32 s7, 0x3fd99999 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_fma_f64 v[13:14], v[9:10], v[13:14], s[6:7] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) v_fma_f64 v[9:10], v[9:10], v[13:14], s[2:3] v_ldexp_f64 v[13:14], v[7:8], 1 v_add_f64 v[7:8], v[7:8], -v[11:12] s_mov_b32 s2, 0x652b82fe s_mov_b32 s3, 0x3ff71547 v_mul_f64 v[9:10], v[15:16], v[9:10] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[5:6], v[5:6], -v[7:8] v_add_f64 v[11:12], v[13:14], v[9:10] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_ldexp_f64 v[5:6], v[5:6], 1 v_add_f64 v[7:8], v[11:12], -v[13:14] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[7:8], v[9:10], -v[7:8] v_add_f64 v[5:6], v[5:6], v[7:8] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[7:8], v[11:12], v[5:6] v_add_f64 v[9:10], v[7:8], -v[11:12] v_mul_f64 v[11:12], v[7:8], s[2:3] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[5:6], v[5:6], -v[9:10] v_fma_f64 v[9:10], v[7:8], s[2:3], -v[11:12] s_delay_alu instid0(VALU_DEP_1) v_fma_f64 v[5:6], v[5:6], s[2:3], v[9:10] s_mov_b32 s2, 0xffda0d24 s_mov_b32 s3, 0x3c7777d0 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_fma_f64 v[3:4], v[7:8], s[2:3], v[5:6] v_cvt_f64_i32_e32 v[5:6], v1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[7:8], v[11:12], v[3:4] v_add_f64 v[9:10], v[7:8], v[5:6] v_add_f64 v[11:12], v[7:8], -v[11:12] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[13:14], v[9:10], -v[5:6] v_add_f64 v[3:4], v[3:4], -v[11:12] s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f64 v[15:16], v[13:14], -v[9:10] v_add_f64 v[7:8], v[7:8], -v[13:14] v_add_f64 v[5:6], v[15:16], v[5:6] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[5:6], v[7:8], v[5:6] v_add_f64 v[3:4], v[3:4], v[5:6] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[3:4], v[9:10], v[3:4] v_cndmask_b32_e32 v4, 0xfff00000, v4, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e32 v3, 0, v3, vcc_lo v_ceil_f64_e32 v[3:4], v[3:4] s_delay_alu instid0(VALU_DEP_1) v_cvt_i32_f64_e32 v1, v[3:4] v_lshlrev_b32_e32 v3, 2, v0 s_waitcnt vmcnt(0) ds_store_b32 v3, v2 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmp_gt_i32_e32 vcc_lo, 1, v1 v_readfirstlane_b32 s2, v1 s_cbranch_vccnz .LBB0_7 ; %bb.3: ; %.lr.ph.preheader s_delay_alu instid0(VALU_DEP_1) s_add_i32 s2, s2, -1 .LBB0_4: ; %.lr.ph ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_lshl_b32 s3, 1, s2 v_cmp_gt_i32_e32 vcc_lo, s3, v0 s_and_saveexec_b32 s3, vcc_lo s_cbranch_execz .LBB0_6 ; %bb.5: ; in Loop: Header=BB0_4 Depth=1 v_lshlrev_b32_e32 v1, s1, v0 s_add_i32 s6, s1, -1 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_lshl_or_b32 v2, 1, s6, v1 v_lshlrev_b32_e32 v1, 2, v1 s_delay_alu instid0(VALU_DEP_2) v_lshlrev_b32_e32 v2, 2, v2 ds_load_b32 v2, v2 ds_load_b32 v3, v1 s_waitcnt lgkmcnt(0) v_add_nc_u32_e32 v2, v3, v2 ds_store_b32 v1, v2 .LBB0_6: ; in Loop: Header=BB0_4 Depth=1 s_or_b32 exec_lo, exec_lo, s3 s_add_i32 s2, s2, -1 s_add_i32 s1, s1, 1 s_cmp_lg_u32 s2, -1 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_cbranch_scc1 .LBB0_4 .LBB0_7: ; %._crit_edge s_mov_b32 s1, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB0_9 ; %bb.8: v_mov_b32_e32 v0, 0 s_ashr_i32 s1, s0, 31 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_lshl_b64 s[0:1], s[0:1], 2 s_add_u32 s0, s4, s0 ds_load_b32 v1, v0 s_addc_u32 s1, s5, s1 s_waitcnt lgkmcnt(0) global_store_b32 v0, v1, s[0:1] .LBB0_9: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z16kernel_hypercubePiii .amdhsa_group_segment_fixed_size 4096 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 19 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z16kernel_hypercubePiii, .Lfunc_end0-_Z16kernel_hypercubePiii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 1168 ; NumSgprs: 18 ; NumVgprs: 19 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 4096 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 19 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value - .offset: 12 .size: 4 .value_kind: by_value - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 4096 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z16kernel_hypercubePiii .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z16kernel_hypercubePiii.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 19 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
7b40069f51be2319db9ed7150acf6f91394962d8
/** * Copyright 1993-2015 NVIDIA Corporation. All rights reserved. * * Please refer to the NVIDIA end user license agreement (EULA) associated * with this source code for terms and conditions that govern your use of * this software. Any use, reproduction, disclosure, or distribution of * this software and related documentation outside the terms of the EULA * is strictly prohibited. * */ /** * * This sample is a simple code that illustrates basic usage of * cooperative groups within the thread block. The code launches a single * thread block, creates a cooperative group of all threads in the block, * and a set of tiled partition cooperative groups. For each, it uses a * generic reduction function to calculate the sum of all the ranks in * that group. In each case the result is printed, together with the * expected answer (which is calculated using the analytical formula * (n-1)*n)/2, noting that the ranks start at zero). * */ #include <stdio.h> #include <cooperative_groups.h> using namespace cooperative_groups; /** * CUDA device function * * calculates the sum of val across the group g. The workspace array, x, * must be large enough to contain g.size() integers. */ __device__ int sumReduction(thread_group g, int *x, int val) { // rank of this thread in the group int lane = g.thread_rank(); // for each iteration of this loop, the number of threads active in the // reduction, i, is halved, and each active thread (with index [lane]) // performs a single summation of it's own value with that // of a "partner" (with index [lane+i]). for (int i = g.size()/2; i > 0; i /= 2) { // store value for this thread in temporary array x[lane] = val; // synchronize all threads in group g.sync(); if(lane<i) // active threads perform summation of their value with // their partner's value val += x[lane + i]; // synchronize all threads in group g.sync(); } // master thread in group returns result, and others return -1. if (g.thread_rank()==0) return val; else return -1; } /** * CUDA kernel device code * * Creates cooperative groups and performs reductions */ __global__ void cgkernel(){ // threadBlockGroup includes all threads in the block thread_block threadBlockGroup = this_thread_block(); int threadBlockGroupSize=threadBlockGroup.size(); // workspace array in shared memory required for reduction extern __shared__ int workspace[]; int input, output, expectedOutput; // input to reduction, for each thread, is its' rank in the group input=threadBlockGroup.thread_rank(); // expected output from analytical formula (n-1)(n)/2 // (noting that indexing starts at 0 rather than 1) expectedOutput=(threadBlockGroupSize-1)*threadBlockGroupSize/2; // perform reduction output=sumReduction(threadBlockGroup, workspace, input); // master thread in group prints out result if(threadBlockGroup.thread_rank()==0){ printf(" Sum of all ranks 0..%d in threadBlockGroup is %d (expected %d)\n\n", (int)threadBlockGroup.size()-1,output, expectedOutput); printf(" Now creating %d groups, each of size 16 threads:\n\n", (int)threadBlockGroup.size()/16); } threadBlockGroup.sync(); // each tiledPartition16 group includes 16 threads thread_block_tile<16> tiledPartition16 = tiled_partition<16>(threadBlockGroup); // This offset allows each group to have its own unique area in the workspace array int workspaceOffset=threadBlockGroup.thread_rank()-tiledPartition16.thread_rank(); // input to reduction, for each thread, is its' rank in the group input=tiledPartition16.thread_rank(); // expected output from analytical formula (n-1)(n)/2 // (noting that indexing starts at 0 rather than 1) expectedOutput=15*16/2; // Perform reduction output=sumReduction(tiledPartition16, workspace+workspaceOffset, input); // each master thread prints out result if(tiledPartition16.thread_rank()==0) printf(" Sum of all ranks 0..15 in this tiledPartition16 group is %d (expected %d)\n",output,expectedOutput); return; } /** * Host main routine */ int main(){ // Error code to check return values for CUDA calls cudaError_t err; //Launch the kernel int blocksPerGrid=1; int threadsPerBlock=64; printf("\nLaunching a single block with %d threads...\n\n",threadsPerBlock); // we use the optional third argument to specify the size // of shared memory required in the kernel cgkernel <<<blocksPerGrid,threadsPerBlock,threadsPerBlock*sizeof(int)>>> (); err = cudaDeviceSynchronize(); if (err != cudaSuccess) { fprintf(stderr, "Failed to launch kernel (error code %s)!\n", cudaGetErrorString(err)); exit(EXIT_FAILURE); } printf("\n...Done.\n\n"); return 0; }
.file "tmpxft_00289322_00000000-6_simpleCooperativeGroups.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB6563: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE6563: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z12sumReductionN18cooperative_groups4__v112thread_groupEPii .type _Z12sumReductionN18cooperative_groups4__v112thread_groupEPii, @function _Z12sumReductionN18cooperative_groups4__v112thread_groupEPii: .LFB6559: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE6559: .size _Z12sumReductionN18cooperative_groups4__v112thread_groupEPii, .-_Z12sumReductionN18cooperative_groups4__v112thread_groupEPii .globl _Z26__device_stub__Z8cgkernelvv .type _Z26__device_stub__Z8cgkernelvv, @function _Z26__device_stub__Z8cgkernelvv: .LFB6585: .cfi_startproc endbr64 subq $88, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 72(%rsp) movabsq $4294967297, %rax leaq 8(%rsp), %rcx movq %rsp, %rdx leaq 28(%rsp), %rsi leaq 16(%rsp), %rdi movl $1, 24(%rsp) movl $1, 36(%rsp) movq %rax, 16(%rsp) movq %rax, 28(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L4 pushq 8(%rsp) .cfi_def_cfa_offset 104 leaq _Z8cgkernelv(%rip), %rdi pushq 8(%rsp) .cfi_def_cfa_offset 112 movq 44(%rsp), %rcx movl 52(%rsp), %r8d movq 32(%rsp), %rsi movl 40(%rsp), %edx leaq 80(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 104 popq %rdx .cfi_def_cfa_offset 96 .L4: movq 72(%rsp), %rax subq %fs:40, %rax je .L6 call __stack_chk_fail@PLT .L6: addq $88, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6585: .size _Z26__device_stub__Z8cgkernelvv, .-_Z26__device_stub__Z8cgkernelvv .globl _Z8cgkernelv .type _Z8cgkernelv, @function _Z8cgkernelv: .LFB6586: .cfi_startproc endbr64 jmp _Z26__device_stub__Z8cgkernelvv .cfi_endproc .LFE6586: .size _Z8cgkernelv, .-_Z8cgkernelv .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "\nLaunching a single block with %d threads...\n\n" .LC1: .string "Failed to launch kernel (error code %s)!\n" .LC2: .string "\n...Done.\n\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB6560: .cfi_startproc endbr64 subq $40, %rsp .cfi_def_cfa_offset 48 movl $64, %edx movl $2, %edi xorl %eax, %eax leaq .LC0(%rip), %rsi call __printf_chk@PLT movl $67108865, %edx xorl %r9d, %r9d movl $256, %r8d salq $6, %rdx movl $1, %ecx movl $1, %esi movabsq $4294967297, %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L11 call _Z26__device_stub__Z8cgkernelvv .L11: call cudaDeviceSynchronize@PLT movl %eax, %edi testl %eax, %eax je .L12 call cudaGetErrorString@PLT movq stderr(%rip), %rdi movl $2, %esi leaq .LC1(%rip), %rdx movq %rax, %rcx xorl %eax, %eax call __fprintf_chk@PLT movl $1, %edi call exit@PLT .L12: leaq .LC2(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT xorl %eax, %eax addq $40, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6560: .size main, .-main .section .rodata.str1.1 .LC3: .string "_Z8cgkernelv" .LC4: .string "_ZN57_INTERNAL_a69ab939_26_simpleCooperativeGroups_cu_14561ea14cuda3std3__419piecewise_constructE" .LC5: .string "_ZN57_INTERNAL_a69ab939_26_simpleCooperativeGroups_cu_14561ea14cuda3std6ranges3__45__cpo4swapE" .LC6: .string "_ZN57_INTERNAL_a69ab939_26_simpleCooperativeGroups_cu_14561ea14cuda3std6ranges3__45__cpo9iter_moveE" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB6588: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC3(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z8cgkernelv(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r8d, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC4(%rip), %rdx movl $1, %r9d leaq _ZN4cuda3std3__419piecewise_constructE(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC5(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4swapE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC6(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movl $1, %r9d movq %rdx, %rcx leaq _ZN4cuda3std6ranges3__45__cpo9iter_moveE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 movq _ZL20__cudaFatCubinHandle(%rip), %rdi popq %r8 .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE6588: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .weak _ZN4cuda3std3__419piecewise_constructE .section .rodata._ZN4cuda3std3__419piecewise_constructE,"aG",@progbits,_ZN4cuda3std3__419piecewise_constructE,comdat .type _ZN4cuda3std3__419piecewise_constructE, @gnu_unique_object .size _ZN4cuda3std3__419piecewise_constructE, 1 _ZN4cuda3std3__419piecewise_constructE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo9iter_moveE .section .rodata._ZN4cuda3std6ranges3__45__cpo9iter_moveE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo9iter_moveE,comdat .type _ZN4cuda3std6ranges3__45__cpo9iter_moveE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo9iter_moveE, 1 _ZN4cuda3std6ranges3__45__cpo9iter_moveE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4swapE .section .rodata._ZN4cuda3std6ranges3__45__cpo4swapE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4swapE,comdat .type _ZN4cuda3std6ranges3__45__cpo4swapE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4swapE, 1 _ZN4cuda3std6ranges3__45__cpo4swapE: .zero 1 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z8cgkernelv .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fc600078e00ff */ /*0010*/ S2R R18, SR_TID.Z ; /* 0x0000000000127919 */ /* 0x000e220000002300 */ /*0020*/ IMAD.MOV.U32 R19, RZ, RZ, c[0x0][0x4] ; /* 0x00000100ff137624 */ /* 0x000fe200078e00ff */ /*0030*/ IADD3 R1, R1, -0x10, RZ ; /* 0xfffffff001017810 */ /* 0x000fe40007ffe0ff */ /*0040*/ S2R R3, SR_TID.Y ; /* 0x0000000000037919 */ /* 0x000e220000002200 */ /*0050*/ IMAD R19, R19, c[0x0][0x0], RZ ; /* 0x0000000013137a24 */ /* 0x000fc600078e02ff */ /*0060*/ S2R R5, SR_TID.X ; /* 0x0000000000057919 */ /* 0x000e620000002100 */ /*0070*/ IMAD R19, R19, c[0x0][0x8], RZ ; /* 0x0000020013137a24 */ /* 0x000fca00078e02ff */ /*0080*/ SHF.R.U32.HI R0, RZ, 0x1, R19 ; /* 0x00000001ff007819 */ /* 0x000fc80000011613 */ /*0090*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fe20003f05270 */ /*00a0*/ IMAD R18, R18, c[0x0][0x4], R3 ; /* 0x0000010012127a24 */ /* 0x001fc800078e0203 */ /*00b0*/ IMAD R18, R18, c[0x0][0x0], R5 ; /* 0x0000000012127a24 */ /* 0x002fc800078e0205 */ /*00c0*/ IMAD.MOV.U32 R3, RZ, RZ, R18 ; /* 0x000000ffff037224 */ /* 0x000fc800078e0012 */ /*00d0*/ @!P0 BRA 0x230 ; /* 0x0000015000008947 */ /* 0x000fea0003800000 */ /*00e0*/ IMAD.SHL.U32 R7, R18, 0x4, RZ ; /* 0x0000000412077824 */ /* 0x000fe400078e00ff */ /*00f0*/ IMAD.MOV.U32 R3, RZ, RZ, R18 ; /* 0x000000ffff037224 */ /* 0x000fca00078e0012 */ /*0100*/ STS [R18.X4], R3 ; /* 0x0000000312007388 */ /* 0x0001e20000004800 */ /*0110*/ BRA.CONV ~URZ, 0x150 ; /* 0x000000337f007947 */ /* 0x000fea000b800000 */ /*0120*/ MOV R4, 0x140 ; /* 0x0000014000047802 */ /* 0x000fe40000000f00 */ /*0130*/ CALL.REL.NOINC 0xc50 ; /* 0x00000b1000007944 */ /* 0x001fea0003c00000 */ /*0140*/ BRA 0x160 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0150*/ BAR.SYNC 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000000000 */ /*0160*/ ISETP.GT.AND P0, PT, R0, R18, PT ; /* 0x000000120000720c */ /* 0x000fda0003f04270 */ /*0170*/ @P0 IMAD R2, R0, 0x4, R7 ; /* 0x0000000400020824 */ /* 0x000fcc00078e0207 */ /*0180*/ @P0 LDS R2, [R2] ; /* 0x0000000002020984 */ /* 0x000e640000000800 */ /*0190*/ @P0 IMAD.IADD R3, R3, 0x1, R2 ; /* 0x0000000103030824 */ /* 0x003fe200078e0202 */ /*01a0*/ BRA.CONV ~URZ, 0x1e0 ; /* 0x000000337f007947 */ /* 0x000fea000b800000 */ /*01b0*/ MOV R4, 0x1d0 ; /* 0x000001d000047802 */ /* 0x000fe40000000f00 */ /*01c0*/ CALL.REL.NOINC 0xc50 ; /* 0x00000a8000007944 */ /* 0x000fea0003c00000 */ /*01d0*/ BRA 0x1f0 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*01e0*/ BAR.SYNC 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000000000 */ /*01f0*/ ISETP.GT.AND P0, PT, R0.reuse, 0x1, PT ; /* 0x000000010000780c */ /* 0x040fe40003f04270 */ /*0200*/ LEA.HI R2, R0, R0, RZ, 0x1 ; /* 0x0000000000027211 */ /* 0x000fc800078f08ff */ /*0210*/ SHF.R.S32.HI R0, RZ, 0x1, R2 ; /* 0x00000001ff007819 */ /* 0x000fce0000011402 */ /*0220*/ @P0 BRA 0x100 ; /* 0xfffffed000000947 */ /* 0x000fea000383ffff */ /*0230*/ ISETP.NE.AND P1, PT, R18.reuse, RZ, PT ; /* 0x000000ff1200720c */ /* 0x040fe20003f25270 */ /*0240*/ BSSY B6, 0x500 ; /* 0x000002b000067945 */ /* 0x000fe20003800000 */ /*0250*/ IADD3 R2, P2, R1, c[0x0][0x20], RZ ; /* 0x0000080001027a10 */ /* 0x000fe40007f5e0ff */ /*0260*/ ISETP.NE.AND P0, PT, R18, RZ, PT ; /* 0x000000ff1200720c */ /* 0x000fc60003f05270 */ /*0270*/ IMAD.X R16, RZ, RZ, c[0x0][0x24], P2 ; /* 0x00000900ff107624 */ /* 0x000fe200010e06ff */ /*0280*/ SEL R9, R3, 0xffffffff, !P0 ; /* 0xffffffff03097807 */ /* 0x000fca0004000000 */ /*0290*/ @P1 BRA 0x4f0 ; /* 0x0000025000001947 */ /* 0x000fea0003800000 */ /*02a0*/ IADD3 R8, R19.reuse, -0x1, RZ ; /* 0xffffffff13087810 */ /* 0x040fe20007ffe0ff */ /*02b0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x20] ; /* 0x01000800ff047624 */ /* 0x000fe200078e00ff */ /*02c0*/ MOV R17, 0x0 ; /* 0x0000000000117802 */ /* 0x000fe20000000f00 */ /*02d0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x24] ; /* 0x01000900ff057624 */ /* 0x000fe400078e00ff */ /*02e0*/ IMAD R0, R19, R8, RZ ; /* 0x0000000813007224 */ /* 0x000fe200078e02ff */ /*02f0*/ STL.64 [R1], R8 ; /* 0x0000000801007387 */ /* 0x0001e20000100a00 */ /*0300*/ LDC.64 R10, c[0x4][R17] ; /* 0x01000000110a7b82 */ /* 0x0000620000000a00 */ /*0310*/ IMAD.MOV.U32 R6, RZ, RZ, R2 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0002 */ /*0320*/ LEA.HI R0, R0, R0, RZ, 0x1 ; /* 0x0000000000007211 */ /* 0x000fe200078f08ff */ /*0330*/ IMAD.MOV.U32 R7, RZ, RZ, R16 ; /* 0x000000ffff077224 */ /* 0x000fc600078e0010 */ /*0340*/ SHF.R.S32.HI R0, RZ, 0x1, R0 ; /* 0x00000001ff007819 */ /* 0x000fca0000011400 */ /*0350*/ STL [R1+0x8], R0 ; /* 0x0000080001007387 */ /* 0x0001e40000100800 */ /*0360*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x001fe20000000000 */ /*0370*/ MOV R3, 0x3e0 ; /* 0x000003e000037802 */ /* 0x000fe40000000f00 */ /*0380*/ MOV R20, 0x360 ; /* 0x0000036000147802 */ /* 0x000fe40000000f00 */ /*0390*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*03a0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*03b0*/ IADD3 R20, P0, P1, -R20, R3, R8 ; /* 0x0000000314147210 */ /* 0x000fc8000791e108 */ /*03c0*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*03d0*/ CALL.ABS.NOINC R10 ; /* 0x000000000a007343 */ /* 0x002fea0003c00000 */ /*03e0*/ SHF.R.S32.HI R0, RZ, 0x1f, R19 ; /* 0x0000001fff007819 */ /* 0x000fe20000011413 */ /*03f0*/ LDC.64 R8, c[0x4][R17] ; /* 0x0100000011087b82 */ /* 0x0000620000000a00 */ /*0400*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x28] ; /* 0x01000a00ff047624 */ /* 0x000fe400078e00ff */ /*0410*/ LEA.HI R0, R0, R19, RZ, 0x4 ; /* 0x0000001300007211 */ /* 0x000fe200078f20ff */ /*0420*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x2c] ; /* 0x01000b00ff057624 */ /* 0x000fe400078e00ff */ /*0430*/ IMAD.MOV.U32 R6, RZ, RZ, R2 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0002 */ /*0440*/ SHF.R.S32.HI R0, RZ, 0x4, R0 ; /* 0x00000004ff007819 */ /* 0x000fe20000011400 */ /*0450*/ IMAD.MOV.U32 R7, RZ, RZ, R16 ; /* 0x000000ffff077224 */ /* 0x000fc800078e0010 */ /*0460*/ STL [R1], R0 ; /* 0x0000000001007387 */ /* 0x0001e60000100800 */ /*0470*/ LEPC R10 ; /* 0x00000000000a734e */ /* 0x000fe20000000000 */ /*0480*/ MOV R3, 0x4f0 ; /* 0x000004f000037802 */ /* 0x000fe40000000f00 */ /*0490*/ MOV R20, 0x470 ; /* 0x0000047000147802 */ /* 0x000fe40000000f00 */ /*04a0*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*04b0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x001fe40000000f00 */ /*04c0*/ IADD3 R20, P0, P1, -R20, R3, R10 ; /* 0x0000000314147210 */ /* 0x000fc8000791e10a */ /*04d0*/ IADD3.X R21, ~R0, R21, R11, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e250b */ /*04e0*/ CALL.ABS.NOINC R8 ; /* 0x0000000008007343 */ /* 0x002fea0003c00000 */ /*04f0*/ BSYNC B6 ; /* 0x0000000000067941 */ /* 0x000fea0003800000 */ /*0500*/ BRA.CONV ~URZ, 0x540 ; /* 0x000000337f007947 */ /* 0x000fea000b800000 */ /*0510*/ MOV R4, 0x530 ; /* 0x0000053000047802 */ /* 0x000fe40000000f00 */ /*0520*/ CALL.REL.NOINC 0xc50 ; /* 0x0000072000007944 */ /* 0x000fea0003c00000 */ /*0530*/ BRA 0x550 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0540*/ BAR.SYNC 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000000000 */ /*0550*/ S2R R0, SR_LANEID ; /* 0x0000000000007919 */ /* 0x000e220000000000 */ /*0560*/ IMAD.MOV.U32 R5, RZ, RZ, 0xffff ; /* 0x0000ffffff057424 */ /* 0x000fe200078e00ff */ /*0570*/ VOTEU.ANY UR5, UPT, PT ; /* 0x0000000000057886 */ /* 0x000fe400038e0100 */ /*0580*/ S2R R3, SR_LTMASK ; /* 0x0000000000037919 */ /* 0x000e620000003900 */ /*0590*/ LOP3.LUT R0, R0, 0xfffffff0, RZ, 0xc0, !PT ; /* 0xfffffff000007812 */ /* 0x001fc800078ec0ff */ /*05a0*/ SHF.L.U32 R0, R5, R0, RZ ; /* 0x0000000005007219 */ /* 0x000fc800000006ff */ /*05b0*/ LOP3.LUT R6, R0, R3, RZ, 0xc0, !PT ; /* 0x0000000300067212 */ /* 0x002fe200078ec0ff */ /*05c0*/ MATCH.ANY R5, R0 ; /* 0x00000000000573a1 */ /* 0x000e2200000e8000 */ /*05d0*/ LOP3.LUT R3, R18, 0xf, RZ, 0xc0, !PT ; /* 0x0000000f12037812 */ /* 0x000fe200078ec0ff */ /*05e0*/ REDUX.OR UR4, R0 ; /* 0x00000000000473c4 */ /* 0x000e620000004000 */ /*05f0*/ POPC R7, R6 ; /* 0x0000000600077309 */ /* 0x000ea40000000000 */ /*0600*/ IADD3 R18, R7, R18, -R3 ; /* 0x0000001207127210 */ /* 0x004fca0007ffe803 */ /*0610*/ STS [R18.X4], R3 ; /* 0x0000000312007388 */ /* 0x0005e20000004800 */ /*0620*/ LOP3.LUT P0, RZ, R0, UR5, R5, 0x40, !PT ; /* 0x0000000500ff7c12 */ /* 0x001fda000f804005 */ /*0630*/ @!P0 BRA.CONV UR4, 0x660 ; /* 0x0000002304008947 */ /* 0x002fea000b800000 */ /*0640*/ MOV R4, 0x660 ; /* 0x0000066000047802 */ /* 0x004fe40000000f00 */ /*0650*/ CALL.REL.NOINC 0xc90 ; /* 0x0000063000007944 */ /* 0x000fea0003c00000 */ /*0660*/ ISETP.GT.U32.AND P0, PT, R7, 0x7, PT ; /* 0x000000070700780c */ /* 0x004fe20003f04070 */ /*0670*/ NOP ; /* 0x0000000000007918 */ /* 0x000fcc0000000000 */ /*0680*/ MATCH.ANY R5, R0 ; /* 0x00000000000573a1 */ /* 0x000e2200000e8000 */ /*0690*/ REDUX.OR UR4, R0 ; /* 0x00000000000473c4 */ /* 0x000e620000004000 */ /*06a0*/ VOTEU.ANY UR5, UPT, PT ; /* 0x0000000000057886 */ /* 0x000fe200038e0100 */ /*06b0*/ IMAD.MOV.U32 R9, RZ, RZ, R3 ; /* 0x000000ffff097224 */ /* 0x000fc600078e0003 */ /*06c0*/ @!P0 LDS R4, [R18.X4+0x20] ; /* 0x0000200012048984 */ /* 0x000ea20000004800 */ /*06d0*/ LOP3.LUT P1, RZ, R0, UR5, R5, 0x40, !PT ; /* 0x0000000500ff7c12 */ /* 0x001fe2000f824005 */ /*06e0*/ @!P0 IMAD.IADD R9, R3, 0x1, R4 ; /* 0x0000000103098824 */ /* 0x004fd800078e0204 */ /*06f0*/ @!P1 BRA.CONV UR4, 0x720 ; /* 0x0000002304009947 */ /* 0x002fea000b800000 */ /*0700*/ MOV R4, 0x720 ; /* 0x0000072000047802 */ /* 0x000fe40000000f00 */ /*0710*/ CALL.REL.NOINC 0xc90 ; /* 0x0000057000007944 */ /* 0x000fea0003c00000 */ /*0720*/ MATCH.ANY R5, R0 ; /* 0x00000000000573a1 */ /* 0x000e2200000e8000 */ /*0730*/ REDUX.OR UR4, R0 ; /* 0x00000000000473c4 */ /* 0x000e620000004000 */ /*0740*/ NOP ; /* 0x0000000000007918 */ /* 0x000fcc0000000000 */ /*0750*/ STS [R18.X4], R9 ; /* 0x0000000912007388 */ /* 0x0005e20000004800 */ /*0760*/ VOTEU.ANY UR5, UPT, PT ; /* 0x0000000000057886 */ /* 0x000fe400038e0100 */ /*0770*/ LOP3.LUT P0, RZ, R0, UR5, R5, 0x40, !PT ; /* 0x0000000500ff7c12 */ /* 0x001fda000f804005 */ /*0780*/ @!P0 BRA.CONV UR4, 0x7b0 ; /* 0x0000002304008947 */ /* 0x002fea000b800000 */ /*0790*/ MOV R4, 0x7b0 ; /* 0x000007b000047802 */ /* 0x004fe40000000f00 */ /*07a0*/ CALL.REL.NOINC 0xc90 ; /* 0x000004e000007944 */ /* 0x000fea0003c00000 */ /*07b0*/ ISETP.GT.U32.AND P0, PT, R7, 0x3, PT ; /* 0x000000030700780c */ /* 0x004fe20003f04070 */ /*07c0*/ NOP ; /* 0x0000000000007918 */ /* 0x000fcc0000000000 */ /*07d0*/ MATCH.ANY R5, R0 ; /* 0x00000000000573a1 */ /* 0x000e2200000e8000 */ /*07e0*/ REDUX.OR UR4, R0 ; /* 0x00000000000473c4 */ /* 0x000e620000004000 */ /*07f0*/ VOTEU.ANY UR5, UPT, PT ; /* 0x0000000000057886 */ /* 0x000fc800038e0100 */ /*0800*/ @!P0 LDS R4, [R18.X4+0x10] ; /* 0x0000100012048984 */ /* 0x000ea20000004800 */ /*0810*/ LOP3.LUT P1, RZ, R0, UR5, R5, 0x40, !PT ; /* 0x0000000500ff7c12 */ /* 0x001fe2000f824005 */ /*0820*/ @!P0 IMAD.IADD R9, R9, 0x1, R4 ; /* 0x0000000109098824 */ /* 0x004fd800078e0204 */ /*0830*/ @!P1 BRA.CONV UR4, 0x860 ; /* 0x0000002304009947 */ /* 0x002fea000b800000 */ /*0840*/ MOV R4, 0x860 ; /* 0x0000086000047802 */ /* 0x000fe40000000f00 */ /*0850*/ CALL.REL.NOINC 0xc90 ; /* 0x0000043000007944 */ /* 0x000fea0003c00000 */ /*0860*/ MATCH.ANY R5, R0 ; /* 0x00000000000573a1 */ /* 0x000e2200000e8000 */ /*0870*/ REDUX.OR UR4, R0 ; /* 0x00000000000473c4 */ /* 0x000e620000004000 */ /*0880*/ NOP ; /* 0x0000000000007918 */ /* 0x000fcc0000000000 */ /*0890*/ STS [R18.X4], R9 ; /* 0x0000000912007388 */ /* 0x0005e20000004800 */ /*08a0*/ VOTEU.ANY UR5, UPT, PT ; /* 0x0000000000057886 */ /* 0x000fe400038e0100 */ /*08b0*/ LOP3.LUT P0, RZ, R0, UR5, R5, 0x40, !PT ; /* 0x0000000500ff7c12 */ /* 0x001fda000f804005 */ /*08c0*/ @!P0 BRA.CONV UR4, 0x8f0 ; /* 0x0000002304008947 */ /* 0x002fea000b800000 */ /*08d0*/ MOV R4, 0x8f0 ; /* 0x000008f000047802 */ /* 0x004fe40000000f00 */ /*08e0*/ CALL.REL.NOINC 0xc90 ; /* 0x000003a000007944 */ /* 0x000fea0003c00000 */ /*08f0*/ ISETP.GT.U32.AND P0, PT, R7, 0x1, PT ; /* 0x000000010700780c */ /* 0x004fe20003f04070 */ /*0900*/ NOP ; /* 0x0000000000007918 */ /* 0x000fcc0000000000 */ /*0910*/ MATCH.ANY R5, R0 ; /* 0x00000000000573a1 */ /* 0x000e2200000e8000 */ /*0920*/ REDUX.OR UR4, R0 ; /* 0x00000000000473c4 */ /* 0x000e620000004000 */ /*0930*/ VOTEU.ANY UR5, UPT, PT ; /* 0x0000000000057886 */ /* 0x000fc800038e0100 */ /*0940*/ @!P0 LDS R4, [R18.X4+0x8] ; /* 0x0000080012048984 */ /* 0x000ea20000004800 */ /*0950*/ LOP3.LUT P1, RZ, R0, UR5, R5, 0x40, !PT ; /* 0x0000000500ff7c12 */ /* 0x001fe2000f824005 */ /*0960*/ @!P0 IMAD.IADD R9, R9, 0x1, R4 ; /* 0x0000000109098824 */ /* 0x004fd800078e0204 */ /*0970*/ @!P1 BRA.CONV UR4, 0x9a0 ; /* 0x0000002304009947 */ /* 0x002fea000b800000 */ /*0980*/ MOV R4, 0x9a0 ; /* 0x000009a000047802 */ /* 0x000fe40000000f00 */ /*0990*/ CALL.REL.NOINC 0xc90 ; /* 0x000002f000007944 */ /* 0x000fea0003c00000 */ /*09a0*/ MATCH.ANY R5, R0 ; /* 0x00000000000573a1 */ /* 0x000e2200000e8000 */ /*09b0*/ REDUX.OR UR4, R0 ; /* 0x00000000000473c4 */ /* 0x000e620000004000 */ /*09c0*/ NOP ; /* 0x0000000000007918 */ /* 0x000fcc0000000000 */ /*09d0*/ STS [R18.X4], R9 ; /* 0x0000000912007388 */ /* 0x0005e20000004800 */ /*09e0*/ VOTEU.ANY UR5, UPT, PT ; /* 0x0000000000057886 */ /* 0x000fe400038e0100 */ /*09f0*/ LOP3.LUT P0, RZ, R0, UR5, R5, 0x40, !PT ; /* 0x0000000500ff7c12 */ /* 0x001fda000f804005 */ /*0a00*/ @!P0 BRA.CONV UR4, 0xa30 ; /* 0x0000002304008947 */ /* 0x002fea000b800000 */ /*0a10*/ MOV R4, 0xa30 ; /* 0x00000a3000047802 */ /* 0x004fe40000000f00 */ /*0a20*/ CALL.REL.NOINC 0xc90 ; /* 0x0000026000007944 */ /* 0x000fea0003c00000 */ /*0a30*/ ISETP.NE.AND P0, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x004fe20003f05270 */ /*0a40*/ NOP ; /* 0x0000000000007918 */ /* 0x000fcc0000000000 */ /*0a50*/ MATCH.ANY R5, R0 ; /* 0x00000000000573a1 */ /* 0x000e2200000e8000 */ /*0a60*/ REDUX.OR UR4, R0 ; /* 0x00000000000473c4 */ /* 0x000e620000004000 */ /*0a70*/ VOTEU.ANY UR5, UPT, PT ; /* 0x0000000000057886 */ /* 0x000fc800038e0100 */ /*0a80*/ @!P0 LDS R18, [R18.X4+0x4] ; /* 0x0000040012128984 */ /* 0x000ea20000004800 */ /*0a90*/ LOP3.LUT P1, RZ, R0, UR5, R5, 0x40, !PT ; /* 0x0000000500ff7c12 */ /* 0x001fe2000f824005 */ /*0aa0*/ @!P0 IMAD.IADD R9, R9, 0x1, R18 ; /* 0x0000000109098824 */ /* 0x004fd800078e0212 */ /*0ab0*/ @!P1 BRA.CONV UR4, 0xae0 ; /* 0x0000002304009947 */ /* 0x002fea000b800000 */ /*0ac0*/ MOV R4, 0xae0 ; /* 0x00000ae000047802 */ /* 0x000fe40000000f00 */ /*0ad0*/ CALL.REL.NOINC 0xc90 ; /* 0x000001b000007944 */ /* 0x000fea0003c00000 */ /*0ae0*/ S2R R5, SR_LTMASK ; /* 0x0000000000057919 */ /* 0x000e220000003900 */ /*0af0*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fe20003f25270 */ /*0b00*/ NOP ; /* 0x0000000000007918 */ /* 0x000fcc0000000000 */ /*0b10*/ LOP3.LUT P0, RZ, R5, R0, RZ, 0xc0, !PT ; /* 0x0000000005ff7212 */ /* 0x001fc8000780c0ff */ /*0b20*/ SEL R8, R9, 0xffffffff, !P0 ; /* 0xffffffff09087807 */ /* 0x000fe40004000000 */ /*0b30*/ @P1 EXIT ; /* 0x000000000000194d */ /* 0x000fee0003800000 */ /*0b40*/ IMAD.MOV.U32 R9, RZ, RZ, 0x78 ; /* 0x00000078ff097424 */ /* 0x000fe200078e00ff */ /*0b50*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*0b60*/ IMAD.MOV.U32 R6, RZ, RZ, R2 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0002 */ /*0b70*/ IMAD.MOV.U32 R7, RZ, RZ, R16 ; /* 0x000000ffff077224 */ /* 0x000fe200078e0010 */ /*0b80*/ STL.64 [R1], R8 ; /* 0x0000000801007387 */ /* 0x0001e20000100a00 */ /*0b90*/ LDC.64 R10, c[0x4][R0] ; /* 0x01000000000a7b82 */ /* 0x0000620000000a00 */ /*0ba0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x30] ; /* 0x01000c00ff047624 */ /* 0x000fe400078e00ff */ /*0bb0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x34] ; /* 0x01000d00ff057624 */ /* 0x000fca00078e00ff */ /*0bc0*/ LEPC R2 ; /* 0x000000000002734e */ /* 0x000fe20000000000 */ /*0bd0*/ MOV R9, 0xc40 ; /* 0x00000c4000097802 */ /* 0x001fc40000000f00 */ /*0be0*/ MOV R20, 0xbc0 ; /* 0x00000bc000147802 */ /* 0x000fe40000000f00 */ /*0bf0*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0c00*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0c10*/ IADD3 R20, P0, P1, -R20, R9, R2 ; /* 0x0000000914147210 */ /* 0x000fc8000791e102 */ /*0c20*/ IADD3.X R21, ~R0, R21, R3, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2503 */ /*0c30*/ CALL.ABS.NOINC R10 ; /* 0x000000000a007343 */ /* 0x002fea0003c00000 */ /*0c40*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0c50*/ IMAD.MOV.U32 R5, RZ, RZ, 0x0 ; /* 0x00000000ff057424 */ /* 0x000fe200078e00ff */ /*0c60*/ WARPSYNC 0xffffffff ; /* 0xffffffff00007948 */ /* 0x000fe20003800000 */ /*0c70*/ BAR.SYNC 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000000000 */ /*0c80*/ RET.REL.NODEC R4 0x0 ; /* 0xfffff37004007950 */ /* 0x000fea0003c3ffff */ /*0c90*/ IMAD.MOV.U32 R5, RZ, RZ, 0x0 ; /* 0x00000000ff057424 */ /* 0x000fe200078e00ff */ /*0ca0*/ WARPSYNC R0 ; /* 0x0000000000007348 */ /* 0x000fe80003800000 */ /*0cb0*/ RET.REL.NODEC R4 0x0 ; /* 0xfffff34004007950 */ /* 0x000fea0003c3ffff */ /*0cc0*/ BRA 0xcc0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0cd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ce0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cf0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d00*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d10*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0d70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
/** * Copyright 1993-2015 NVIDIA Corporation. All rights reserved. * * Please refer to the NVIDIA end user license agreement (EULA) associated * with this source code for terms and conditions that govern your use of * this software. Any use, reproduction, disclosure, or distribution of * this software and related documentation outside the terms of the EULA * is strictly prohibited. * */ /** * * This sample is a simple code that illustrates basic usage of * cooperative groups within the thread block. The code launches a single * thread block, creates a cooperative group of all threads in the block, * and a set of tiled partition cooperative groups. For each, it uses a * generic reduction function to calculate the sum of all the ranks in * that group. In each case the result is printed, together with the * expected answer (which is calculated using the analytical formula * (n-1)*n)/2, noting that the ranks start at zero). * */ #include <hip/hip_runtime.h> #include <stdio.h> #include <hip/hip_cooperative_groups.h> using namespace cooperative_groups; /** * CUDA device function * * calculates the sum of val across the group g. The workspace array, x, * must be large enough to contain g.size() integers. */ __device__ int sumReduction(thread_group g, int *x, int val) { // rank of this thread in the group int lane = g.thread_rank(); // for each iteration of this loop, the number of threads active in the // reduction, i, is halved, and each active thread (with index [lane]) // performs a single summation of it's own value with that // of a "partner" (with index [lane+i]). for (int i = g.size()/2; i > 0; i /= 2) { // store value for this thread in temporary array x[lane] = val; // synchronize all threads in group g.sync(); if(lane<i) // active threads perform summation of their value with // their partner's value val += x[lane + i]; // synchronize all threads in group g.sync(); } // master thread in group returns result, and others return -1. if (g.thread_rank()==0) return val; else return -1; } /** * CUDA kernel device code * * Creates cooperative groups and performs reductions */ __global__ void cgkernel(){ // threadBlockGroup includes all threads in the block thread_block threadBlockGroup = this_thread_block(); int threadBlockGroupSize=threadBlockGroup.size(); // workspace array in shared memory required for reduction extern __shared__ int workspace[]; int input, output, expectedOutput; // input to reduction, for each thread, is its' rank in the group input=threadBlockGroup.thread_rank(); // expected output from analytical formula (n-1)(n)/2 // (noting that indexing starts at 0 rather than 1) expectedOutput=(threadBlockGroupSize-1)*threadBlockGroupSize/2; // perform reduction output=sumReduction(threadBlockGroup, workspace, input); // master thread in group prints out result if(threadBlockGroup.thread_rank()==0){ printf(" Sum of all ranks 0..%d in threadBlockGroup is %d (expected %d)\n\n", (int)threadBlockGroup.size()-1,output, expectedOutput); printf(" Now creating %d groups, each of size 16 threads:\n\n", (int)threadBlockGroup.size()/16); } threadBlockGroup.sync(); // each tiledPartition16 group includes 16 threads thread_block_tile<16> tiledPartition16 = tiled_partition<16>(threadBlockGroup); // This offset allows each group to have its own unique area in the workspace array int workspaceOffset=threadBlockGroup.thread_rank()-tiledPartition16.thread_rank(); // input to reduction, for each thread, is its' rank in the group input=tiledPartition16.thread_rank(); // expected output from analytical formula (n-1)(n)/2 // (noting that indexing starts at 0 rather than 1) expectedOutput=15*16/2; // Perform reduction output=sumReduction(tiledPartition16, workspace+workspaceOffset, input); // each master thread prints out result if(tiledPartition16.thread_rank()==0) printf(" Sum of all ranks 0..15 in this tiledPartition16 group is %d (expected %d)\n",output,expectedOutput); return; } /** * Host main routine */ int main(){ // Error code to check return values for CUDA calls hipError_t err; //Launch the kernel int blocksPerGrid=1; int threadsPerBlock=64; printf("\nLaunching a single block with %d threads...\n\n",threadsPerBlock); // we use the optional third argument to specify the size // of shared memory required in the kernel cgkernel <<<blocksPerGrid,threadsPerBlock,threadsPerBlock*sizeof(int)>>> (); err = hipDeviceSynchronize(); if (err != hipSuccess) { fprintf(stderr, "Failed to launch kernel (error code %s)!\n", hipGetErrorString(err)); exit(EXIT_FAILURE); } printf("\n...Done.\n\n"); return 0; }
.text .file "simpleCooperativeGroups.hip" .globl _Z23__device_stub__cgkernelv # -- Begin function _Z23__device_stub__cgkernelv .type _Z23__device_stub__cgkernelv,@function _Z23__device_stub__cgkernelv: # @_Z23__device_stub__cgkernelv .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $56, %rsp .cfi_def_cfa_offset 96 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rbx leaq 24(%rsp), %r14 leaq 16(%rsp), %r15 leaq 8(%rsp), %r12 movq %rbx, %rdi movq %r14, %rsi movq %r15, %rdx movq %r12, %rcx callq __hipPopCallConfiguration movq (%rbx), %rsi movl 8(%rbx), %edx movq (%r14), %rcx movl 8(%r14), %r8d movq %rsp, %r9 movl $_Z8cgkernelv, %edi pushq (%r12) .cfi_adjust_cfa_offset 8 pushq (%r15) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $72, %rsp .cfi_adjust_cfa_offset -72 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z23__device_stub__cgkernelv, .Lfunc_end0-_Z23__device_stub__cgkernelv .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movl $.L.str, %edi movl $64, %esi xorl %eax, %eax callq printf movabsq $4294967297, %rdi # imm = 0x100000001 leaq 63(%rdi), %rdx movl $256, %r8d # imm = 0x100 movl $1, %esi movl $1, %ecx xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_2 # %bb.1: callq _Z23__device_stub__cgkernelv .LBB1_2: callq hipDeviceSynchronize testl %eax, %eax jne .LBB1_4 # %bb.3: movl $.Lstr, %edi callq puts@PLT xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB1_4: .cfi_def_cfa_offset 16 movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.1, %esi movq %rbx, %rdi movq %rax, %rdx xorl %eax, %eax callq fprintf movl $1, %edi callq exit .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z8cgkernelv, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z8cgkernelv,@object # @_Z8cgkernelv .section .rodata,"a",@progbits .globl _Z8cgkernelv .p2align 3, 0x0 _Z8cgkernelv: .quad _Z23__device_stub__cgkernelv .size _Z8cgkernelv, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "\nLaunching a single block with %d threads...\n\n" .size .L.str, 47 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "Failed to launch kernel (error code %s)!\n" .size .L.str.1, 42 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z8cgkernelv" .size .L__unnamed_1, 13 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "\n...Done.\n" .size .Lstr, 11 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z23__device_stub__cgkernelv .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z8cgkernelv .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .p2align 2 ; -- Begin function _Z12sumReductionN18cooperative_groups12thread_groupEPii .type _Z12sumReductionN18cooperative_groups12thread_groupEPii,@function _Z12sumReductionN18cooperative_groups12thread_groupEPii: ; @_Z12sumReductionN18cooperative_groups12thread_groupEPii ; %bb.0: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) v_mov_b32_e32 v3, v2 s_mov_b32 s0, exec_lo ; implicit-def: $vgpr6 v_cmpx_lt_i32_e32 2, v0 s_xor_b32 s0, exec_lo, s0 s_cbranch_execz .LBB0_12 ; %bb.1: ; %NodeBlock48 s_mov_b32 s1, exec_lo ; implicit-def: $vgpr6 v_cmpx_lt_i32_e32 3, v0 s_xor_b32 s1, exec_lo, s1 s_cbranch_execz .LBB0_9 ; %bb.2: ; %NodeBlock46 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr6 v_cmpx_lt_i32_e32 4, v0 s_xor_b32 s2, exec_lo, s2 s_cbranch_execz .LBB0_6 ; %bb.3: ; %LeafBlock44 v_mov_b32_e32 v6, -1 s_mov_b32 s3, exec_lo v_cmpx_eq_u32_e32 5, v0 ; %bb.4: v_mbcnt_lo_u32_b32 v6, v3, 0 ; %bb.5: ; %Flow177 s_or_b32 exec_lo, exec_lo, s3 .LBB0_6: ; %Flow178 s_and_not1_saveexec_b32 s2, s2 s_cbranch_execz .LBB0_8 ; %bb.7: s_load_b64 s[4:5], s[8:9], 0x0 v_bfe_u32 v6, v31, 10, 10 v_bfe_u32 v7, v31, 20, 10 s_waitcnt lgkmcnt(0) s_cmp_lt_u32 s13, s5 s_cselect_b32 s3, 14, 20 s_cmp_lt_u32 s12, s4 v_mov_b32_e32 v2, s3 s_cselect_b32 s3, 12, 18 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s3 s_clause 0x1 global_load_u16 v2, v2, s[8:9] global_load_u16 v4, v4, s[8:9] s_waitcnt vmcnt(1) v_mad_u32_u24 v11, v7, v2, v6 v_and_b32_e32 v2, 0x3ff, v31 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[6:7], null, v11, v4, v[2:3] v_add_nc_u32_e32 v2, -1, v5 v_and_b32_e32 v6, v6, v2 .LBB0_8: ; %Flow179 s_or_b32 exec_lo, exec_lo, s2 .LBB0_9: ; %Flow180 s_and_not1_saveexec_b32 s1, s1 s_cbranch_execz .LBB0_11 ; %bb.10: s_load_b64 s[2:3], s[8:9], 0x0 v_bfe_u32 v6, v31, 10, 10 v_bfe_u32 v7, v31, 20, 10 s_waitcnt lgkmcnt(0) s_cmp_lt_u32 s13, s3 s_cselect_b32 s3, 14, 20 s_cmp_lt_u32 s12, s2 v_mov_b32_e32 v2, s3 s_cselect_b32 s2, 12, 18 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s2 s_clause 0x1 global_load_u16 v2, v2, s[8:9] global_load_u16 v4, v4, s[8:9] s_waitcnt vmcnt(1) v_mad_u32_u24 v11, v7, v2, v6 v_and_b32_e32 v2, 0x3ff, v31 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[6:7], null, v11, v4, v[2:3] .LBB0_11: ; %Flow181 s_or_b32 exec_lo, exec_lo, s1 .LBB0_12: ; %Flow190 s_and_not1_saveexec_b32 s2, s0 s_cbranch_execz .LBB0_33 ; %bb.13: ; %NodeBlock ; implicit-def: $vgpr6 s_mov_b32 s0, exec_lo v_cmpx_lt_i32_e32 1, v0 s_xor_b32 s1, exec_lo, s0 s_cbranch_execz .LBB0_15 ; %bb.14: v_mov_b32_e32 v2, 0 global_load_b32 v2, v2, s[8:9] offset:18 s_clause 0x1 s_load_b64 s[4:5], s[8:9], 0x0 s_load_b32 s3, s[8:9], 0x8 s_waitcnt vmcnt(0) v_lshrrev_b32_e32 v4, 16, v2 v_cmp_ne_u16_e64 s0, 0, v2 s_delay_alu instid0(VALU_DEP_2) v_cmp_ne_u16_e32 vcc_lo, 0, v4 s_cmp_lg_u32 vcc_lo, 0 s_waitcnt lgkmcnt(0) s_addc_u32 s6, s5, 0 s_cmp_lg_u32 s0, 0 s_mul_i32 s0, s6, s14 s_addc_u32 s6, s4, 0 s_add_i32 s0, s0, s13 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_i32 s0, s0, s6 s_add_i32 s0, s0, s12 s_cmp_lt_u32 s12, s4 s_cselect_b32 s4, 12, 18 s_cmp_lt_u32 s13, s5 s_cselect_b32 s5, 14, 20 s_cmp_lt_u32 s14, s3 s_cselect_b32 s3, 16, 22 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s3 global_load_u16 v4, v2, s[8:9] v_mov_b32_e32 v2, s5 global_load_u16 v13, v2, s[8:9] v_mov_b32_e32 v2, s4 global_load_u16 v14, v2, s[8:9] v_bfe_u32 v2, v31, 20, 10 s_waitcnt vmcnt(2) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_mad_u64_u32 v[6:7], null, s0, v4, v[2:3] v_bfe_u32 v2, v31, 10, 10 s_waitcnt vmcnt(1) v_mad_u64_u32 v[11:12], null, v6, v13, v[2:3] v_and_b32_e32 v2, 0x3ff, v31 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[6:7], null, v11, v14, v[2:3] .LBB0_15: ; %Flow188 s_and_not1_saveexec_b32 s3, s1 s_cbranch_execz .LBB0_32 ; %bb.16: ; %LeafBlock v_mov_b32_e32 v6, -1 s_mov_b32 s4, exec_lo v_cmpx_eq_u32_e32 1, v0 s_cbranch_execz .LBB0_31 ; %bb.17: ; %NodeBlock58 s_clause 0x1 s_load_b64 s[0:1], s[8:9], 0x58 s_load_b32 s5, s[8:9], 0x40 s_waitcnt lgkmcnt(0) s_load_b64 s[0:1], s[0:1], 0x10 s_waitcnt lgkmcnt(0) v_cmp_lt_i16_e64 s1, s5, 2 s_delay_alu instid0(VALU_DEP_1) s_and_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_22 ; %bb.18: ; %NodeBlock56 v_cmp_lt_i16_e64 s1, s5, 3 s_delay_alu instid0(VALU_DEP_1) s_and_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_23 ; %bb.19: ; %LeafBlock54 v_cmp_eq_u16_e64 s1, s5, 3 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 s_delay_alu instid0(VALU_DEP_3) s_and_b32 vcc_lo, exec_lo, s1 s_cbranch_vccz .LBB0_21 ; %bb.20: s_clause 0x2 s_load_b32 s1, s[8:9], 0x14 s_load_b64 s[6:7], s[8:9], 0xc s_load_b64 s[10:11], s[8:9], 0x0 v_bfe_u32 v2, v31, 10, 10 v_bfe_u32 v4, v31, 20, 10 s_waitcnt lgkmcnt(0) s_and_b32 s1, s1, 0xffff s_and_b32 s15, s6, 0xffff s_lshr_b32 s6, s6, 16 s_and_b32 s16, s7, 0xffff v_mad_u64_u32 v[6:7], null, s6, s13, v[2:3] v_mad_u64_u32 v[11:12], null, s14, s16, v[4:5] v_dual_mov_b32 v7, 0 :: v_dual_and_b32 v2, 0x3ff, v31 s_mul_i32 s6, s6, s11 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_add_i32 s6, s6, s1 v_mad_u64_u32 v[12:13], null, s15, s12, v[2:3] s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_mad_u64_u32 v[14:15], null, v11, s6, v[6:7] v_mov_b32_e32 v13, v7 s_lshr_b32 s1, s7, 16 s_mul_i32 s6, s10, s15 s_add_i32 s6, s6, s1 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mad_u64_u32 v[6:7], null, v14, s6, v[12:13] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_e32 v2, v7 v_mad_u64_u32 v[11:12], null, v15, s6, v[2:3] .LBB0_21: ; %Flow182 s_mov_b32 s1, 0 s_branch .LBB0_24 .LBB0_22: s_mov_b32 s1, -1 ; implicit-def: $vgpr6_vgpr7 s_branch .LBB0_27 .LBB0_23: s_mov_b32 s1, -1 ; implicit-def: $vgpr6_vgpr7 .LBB0_24: ; %Flow183 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_26 ; %bb.25: s_clause 0x1 s_load_b64 s[6:7], s[8:9], 0xc s_load_b32 s1, s[8:9], 0x0 v_and_b32_e32 v2, 0x3ff, v31 v_bfe_u32 v4, v31, 10, 10 s_waitcnt lgkmcnt(0) s_lshr_b32 s10, s6, 16 s_and_b32 s6, s6, 0xffff s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_4) | instid1(SALU_CYCLE_1) v_mad_u64_u32 v[13:14], null, s13, s10, v[4:5] v_mad_u64_u32 v[11:12], null, s12, s6, v[2:3] v_mov_b32_e32 v12, 0 s_mul_i32 s1, s1, s6 s_lshr_b32 s6, s7, 16 s_add_i32 s1, s1, s6 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mad_u64_u32 v[6:7], null, v13, s1, v[11:12] .LBB0_26: ; %Flow184 s_mov_b32 s1, 0 .LBB0_27: ; %Flow186 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_30 ; %bb.28: ; %LeafBlock52 v_cmp_ne_u16_e64 s1, s5, 1 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 s_delay_alu instid0(VALU_DEP_3) s_and_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_30 ; %bb.29: s_load_b32 s1, s[8:9], 0xc v_and_b32_e32 v2, 0x3ff, v31 s_waitcnt lgkmcnt(0) s_and_b32 s1, s1, 0xffff s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mad_u64_u32 v[6:7], null, s12, s1, v[2:3] .LBB0_30: ; %_ZNK18cooperative_groups16multi_grid_group11thread_rankEv.exit.i s_delay_alu instid0(VALU_DEP_1) v_add_nc_u32_e32 v6, s0, v6 .LBB0_31: ; %Flow187 s_or_b32 exec_lo, exec_lo, s4 .LBB0_32: ; %Flow189 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB0_33: ; %_ZNK18cooperative_groups12thread_group11thread_rankEv.exit s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 s_mov_b32 s4, exec_lo v_cmpx_lt_u32_e32 1, v1 s_cbranch_execz .LBB0_159 ; %bb.34: ; %.lr.ph v_lshrrev_b32_e32 v2, 20, v31 v_lshrrev_b32_e32 v4, 10, v31 v_ashrrev_i32_e32 v7, 31, v6 s_or_b32 s0, s12, s13 s_mov_b32 s5, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_or3_b32 v2, v31, v4, v2 v_lshlrev_b64 v[11:12], 2, v[6:7] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, 0x3ff, v2 v_add_co_u32 v7, vcc_lo, v8, v11 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_ci_u32_e32 v8, vcc_lo, v9, v12, vcc_lo v_or3_b32 v4, s0, s14, v2 v_cmp_eq_u32_e32 vcc_lo, 0, v2 v_mov_b32_e32 v2, 0 s_delay_alu instid0(VALU_DEP_3) v_cmp_eq_u32_e64 s0, 0, v4 .LBB0_35: ; =>This Loop Header: Depth=1 ; Child Loop BB0_54 Depth 2 ; Child Loop BB0_67 Depth 2 ; Child Loop BB0_77 Depth 2 ; Child Loop BB0_87 Depth 2 ; Child Loop BB0_116 Depth 2 ; Child Loop BB0_129 Depth 2 ; Child Loop BB0_139 Depth 2 ; Child Loop BB0_149 Depth 2 v_mov_b32_e32 v4, v1 s_mov_b32 s2, exec_lo flat_store_b32 v[7:8], v10 v_cmpx_lt_i32_e32 2, v0 s_xor_b32 s2, exec_lo, s2 s_cbranch_execz .LBB0_47 ; %bb.36: ; %NodeBlock88 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s3, exec_lo v_cmpx_lt_i32_e32 3, v0 s_xor_b32 s3, exec_lo, s3 s_cbranch_execz .LBB0_44 ; %bb.37: ; %NodeBlock86 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s6, exec_lo v_cmpx_lt_i32_e32 4, v0 s_xor_b32 s6, exec_lo, s6 s_cbranch_execz .LBB0_41 ; %bb.38: ; %LeafBlock84 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s7, exec_lo v_cmpx_eq_u32_e32 5, v0 s_cbranch_execz .LBB0_40 ; %bb.39: ; in Loop: Header=BB0_35 Depth=1 s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 buffer_gl1_inv buffer_gl0_inv .LBB0_40: ; %Flow146 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s7 .LBB0_41: ; %Flow147 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_saveexec_b32 s1, s6 s_cbranch_execz .LBB0_43 ; %bb.42: ; in Loop: Header=BB0_35 Depth=1 s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 buffer_gl1_inv buffer_gl0_inv .LBB0_43: ; %Flow148 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s1 .LBB0_44: ; %Flow149 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_saveexec_b32 s1, s3 s_cbranch_execz .LBB0_46 ; %bb.45: ; in Loop: Header=BB0_35 Depth=1 s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv .LBB0_46: ; %Flow150 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s1 .LBB0_47: ; %Flow174 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_saveexec_b32 s6, s2 s_cbranch_execz .LBB0_95 ; %bb.48: ; %NodeBlock82 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s2, exec_lo v_cmpx_lt_i32_e32 1, v0 s_xor_b32 s7, exec_lo, s2 s_cbranch_execz .LBB0_60 ; %bb.49: ; in Loop: Header=BB0_35 Depth=1 s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 buffer_gl1_inv buffer_gl0_inv s_barrier s_and_saveexec_b32 s10, vcc_lo s_cbranch_execz .LBB0_59 ; %bb.50: ; in Loop: Header=BB0_35 Depth=1 s_load_b64 s[2:3], s[8:9], 0x58 s_mov_b32 s11, exec_lo s_mov_b32 s15, exec_lo v_mbcnt_lo_u32_b32 v9, s11, 0 ; implicit-def: $vgpr11 s_waitcnt lgkmcnt(0) global_load_b32 v1, v2, s[2:3] offset:40 v_cmpx_eq_u32_e32 0, v9 s_cbranch_execz .LBB0_52 ; %bb.51: ; in Loop: Header=BB0_35 Depth=1 s_bcnt1_i32_b32 s1, s11 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v11, s1 global_atomic_add_u32 v11, v2, v11, s[2:3] offset:32 glc .LBB0_52: ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s15 s_waitcnt vmcnt(0) v_readfirstlane_b32 s1, v11 v_add_nc_u32_e32 v12, -1, v1 s_mov_b32 s11, exec_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v9, s1, v9 v_and_b32_e32 v11, 0xffff, v9 s_delay_alu instid0(VALU_DEP_1) v_cmpx_ne_u32_e64 v11, v12 s_xor_b32 s11, exec_lo, s11 s_cbranch_execz .LBB0_56 ; %bb.53: ; %.preheader.i.i.i1.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s15, 0 .LBB0_54: ; %.preheader.i.i.i1.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_load_b32 v1, v2, s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_xor_b32_e32 v1, v1, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u32_e64 s1, 0xffff, v1 s_or_b32 s15, s1, s15 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s15 s_cbranch_execnz .LBB0_54 ; %bb.55: ; %Flow151 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s15 ; implicit-def: $vgpr1 .LBB0_56: ; %Flow153 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_saveexec_b32 s1, s11 s_cbranch_execz .LBB0_59 ; %bb.57: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s11, exec_lo s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mbcnt_lo_u32_b32 v9, s11, 0 v_cmp_eq_u32_e64 s1, 0, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s1, exec_lo, s1 s_mov_b32 exec_lo, s1 s_cbranch_execz .LBB0_59 ; %bb.58: ; in Loop: Header=BB0_35 Depth=1 v_sub_nc_u32_e32 v1, 0x10000, v1 s_bcnt1_i32_b32 s1, s11 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mul_lo_u32 v1, v1, s1 global_atomic_add_u32 v2, v1, s[2:3] offset:32 .LBB0_59: ; %Flow155 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s10 s_waitcnt_vscnt null, 0x0 s_barrier .LBB0_60: ; %Flow172 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_saveexec_b32 s7, s7 s_cbranch_execz .LBB0_94 ; %bb.61: ; %LeafBlock80 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s10, exec_lo v_cmpx_eq_u32_e32 1, v0 s_cbranch_execz .LBB0_93 ; %bb.62: ; in Loop: Header=BB0_35 Depth=1 s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 buffer_gl1_inv buffer_gl0_inv s_barrier s_load_b64 s[2:3], s[8:9], 0x58 s_waitcnt lgkmcnt(0) global_load_b32 v1, v2, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s11, v1 s_and_saveexec_b32 s15, vcc_lo s_cbranch_execz .LBB0_72 ; %bb.63: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s17, exec_lo s_mov_b32 s16, exec_lo v_mbcnt_lo_u32_b32 v1, s17, 0 ; implicit-def: $vgpr9 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v1 s_cbranch_execz .LBB0_65 ; %bb.64: ; in Loop: Header=BB0_35 Depth=1 s_bcnt1_i32_b32 s1, s17 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v9, s1 global_atomic_add_u32 v9, v2, v9, s[2:3] offset:32 glc .LBB0_65: ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s16 s_waitcnt vmcnt(0) v_readfirstlane_b32 s1, v9 s_mov_b32 s16, exec_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v1, s1, v1 s_add_i32 s1, s11, -1 v_and_b32_e32 v9, 0xffff, v1 s_delay_alu instid0(VALU_DEP_1) v_cmpx_ne_u32_e64 s1, v9 s_xor_b32 s16, exec_lo, s16 s_cbranch_execz .LBB0_69 ; %bb.66: ; %.preheader3.i.i.i.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s17, 0 .LBB0_67: ; %.preheader3.i.i.i.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_load_b32 v9, v2, s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_xor_b32_e32 v9, v9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u32_e64 s1, 0xffff, v9 s_or_b32 s17, s1, s17 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s17 s_cbranch_execnz .LBB0_67 ; %bb.68: ; %Flow166 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s17 .LBB0_69: ; %Flow168 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_saveexec_b32 s1, s16 s_cbranch_execz .LBB0_72 ; %bb.70: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s16, exec_lo s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mbcnt_lo_u32_b32 v1, s16, 0 v_cmp_eq_u32_e64 s1, 0, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s1, exec_lo, s1 s_mov_b32 exec_lo, s1 s_cbranch_execz .LBB0_72 ; %bb.71: ; in Loop: Header=BB0_35 Depth=1 s_sub_i32 s1, 0x10000, s11 s_bcnt1_i32_b32 s16, s16 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_i32 s1, s1, s16 v_mov_b32_e32 v1, s1 global_atomic_add_u32 v2, v1, s[2:3] offset:32 .LBB0_72: ; %Flow170 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s15 s_and_saveexec_b32 s15, s0 s_cbranch_execz .LBB0_82 ; %bb.73: ; in Loop: Header=BB0_35 Depth=1 s_clause 0x1 global_load_b64 v[11:12], v2, s[2:3] global_load_b32 v1, v2, s[2:3] offset:12 s_mov_b32 s16, exec_lo s_mov_b32 s17, exec_lo v_mbcnt_lo_u32_b32 v9, s16, 0 ; implicit-def: $vgpr13 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v9 s_cbranch_execz .LBB0_75 ; %bb.74: ; in Loop: Header=BB0_35 Depth=1 s_bcnt1_i32_b32 s1, s16 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v13, s1 s_waitcnt vmcnt(1) global_atomic_add_u32 v13, v[11:12], v13, off glc .LBB0_75: ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s17 s_waitcnt vmcnt(0) v_readfirstlane_b32 s1, v13 v_add_nc_u32_e32 v14, -1, v1 s_mov_b32 s16, exec_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v9, s1, v9 v_and_b32_e32 v13, 0xff, v9 s_delay_alu instid0(VALU_DEP_1) v_cmpx_ne_u32_e64 v13, v14 s_xor_b32 s16, exec_lo, s16 s_cbranch_execz .LBB0_79 ; %bb.76: ; %.preheader1.i.i.i.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s17, 0 .LBB0_77: ; %.preheader1.i.i.i.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 2 global_load_b32 v1, v[11:12], off glc s_waitcnt vmcnt(0) v_xor_b32_e32 v1, v1, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u32_e64 s1, 0xff, v1 s_or_b32 s17, s1, s17 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s17 s_cbranch_execnz .LBB0_77 ; %bb.78: ; %Flow161 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s17 ; implicit-def: $vgpr1 ; implicit-def: $vgpr11_vgpr12 .LBB0_79: ; %Flow163 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_saveexec_b32 s1, s16 s_cbranch_execz .LBB0_82 ; %bb.80: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s16, exec_lo s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mbcnt_lo_u32_b32 v9, s16, 0 v_cmp_eq_u32_e64 s1, 0, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s1, exec_lo, s1 s_mov_b32 exec_lo, s1 s_cbranch_execz .LBB0_82 ; %bb.81: ; in Loop: Header=BB0_35 Depth=1 v_sub_nc_u32_e32 v1, 0x100, v1 s_bcnt1_i32_b32 s1, s16 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mul_lo_u32 v1, v1, s1 global_atomic_add_u32 v[11:12], v1, off .LBB0_82: ; %Flow165 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s15 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_92 ; %bb.83: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s16, exec_lo s_mov_b32 s15, exec_lo v_mbcnt_lo_u32_b32 v1, s16, 0 ; implicit-def: $vgpr9 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v1 s_cbranch_execz .LBB0_85 ; %bb.84: ; in Loop: Header=BB0_35 Depth=1 s_bcnt1_i32_b32 s1, s16 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v9, s1 global_atomic_add_u32 v9, v2, v9, s[2:3] offset:32 glc .LBB0_85: ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s15 s_waitcnt vmcnt(0) v_readfirstlane_b32 s1, v9 s_mov_b32 s15, exec_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v1, s1, v1 s_add_i32 s1, s11, -1 v_and_b32_e32 v9, 0xffff, v1 s_delay_alu instid0(VALU_DEP_1) v_cmpx_ne_u32_e64 s1, v9 s_xor_b32 s15, exec_lo, s15 s_cbranch_execz .LBB0_89 ; %bb.86: ; %.preheader.i.i.i.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s16, 0 .LBB0_87: ; %.preheader.i.i.i.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_load_b32 v9, v2, s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_xor_b32_e32 v9, v9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u32_e64 s1, 0xffff, v9 s_or_b32 s16, s1, s16 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s16 s_cbranch_execnz .LBB0_87 ; %bb.88: ; %Flow156 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s16 .LBB0_89: ; %Flow158 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_saveexec_b32 s1, s15 s_cbranch_execz .LBB0_92 ; %bb.90: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s15, exec_lo s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mbcnt_lo_u32_b32 v1, s15, 0 v_cmp_eq_u32_e64 s1, 0, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s1, exec_lo, s1 s_mov_b32 exec_lo, s1 s_cbranch_execz .LBB0_92 ; %bb.91: ; in Loop: Header=BB0_35 Depth=1 s_sub_i32 s1, 0x10000, s11 s_bcnt1_i32_b32 s11, s15 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_i32 s1, s1, s11 v_mov_b32_e32 v1, s1 global_atomic_add_u32 v2, v1, s[2:3] offset:32 .LBB0_92: ; %_ZNK18cooperative_groups16multi_grid_group4syncEv.exit.i ; in Loop: Header=BB0_35 Depth=1 s_waitcnt_vscnt null, 0x0 s_barrier .LBB0_93: ; %Flow171 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s10 .LBB0_94: ; %Flow173 ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 .LBB0_95: ; %_ZNK18cooperative_groups12thread_group4syncEv.exit ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) s_or_b32 exec_lo, exec_lo, s6 v_lshrrev_b32_e32 v1, 1, v4 s_mov_b32 s2, exec_lo v_cmpx_lt_i32_e64 v6, v1 s_cbranch_execz .LBB0_97 ; %bb.96: ; in Loop: Header=BB0_35 Depth=1 v_lshlrev_b64 v[11:12], 2, v[1:2] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v11, s1, v7, v11 v_add_co_ci_u32_e64 v12, s1, v8, v12, s1 flat_load_b32 v9, v[11:12] s_waitcnt vmcnt(0) lgkmcnt(0) v_add_nc_u32_e32 v10, v9, v10 .LBB0_97: ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s2 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s2, exec_lo v_cmpx_lt_i32_e32 2, v0 s_xor_b32 s2, exec_lo, s2 s_cbranch_execz .LBB0_109 ; %bb.98: ; %NodeBlock100 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s3, exec_lo v_cmpx_lt_i32_e32 3, v0 s_xor_b32 s3, exec_lo, s3 s_cbranch_execz .LBB0_106 ; %bb.99: ; %NodeBlock98 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s6, exec_lo v_cmpx_lt_i32_e32 4, v0 s_xor_b32 s6, exec_lo, s6 s_cbranch_execz .LBB0_103 ; %bb.100: ; %LeafBlock96 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s7, exec_lo v_cmpx_eq_u32_e32 5, v0 s_cbranch_execz .LBB0_102 ; %bb.101: ; in Loop: Header=BB0_35 Depth=1 s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 buffer_gl1_inv buffer_gl0_inv .LBB0_102: ; %Flow117 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s7 .LBB0_103: ; %Flow118 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_saveexec_b32 s1, s6 s_cbranch_execz .LBB0_105 ; %bb.104: ; in Loop: Header=BB0_35 Depth=1 s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 buffer_gl1_inv buffer_gl0_inv .LBB0_105: ; %Flow119 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s1 .LBB0_106: ; %Flow120 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_saveexec_b32 s1, s3 s_cbranch_execz .LBB0_108 ; %bb.107: ; in Loop: Header=BB0_35 Depth=1 s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv .LBB0_108: ; %Flow121 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s1 .LBB0_109: ; %Flow145 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_saveexec_b32 s6, s2 s_cbranch_execz .LBB0_157 ; %bb.110: ; %NodeBlock94 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s2, exec_lo v_cmpx_lt_i32_e32 1, v0 s_xor_b32 s7, exec_lo, s2 s_cbranch_execz .LBB0_122 ; %bb.111: ; in Loop: Header=BB0_35 Depth=1 s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 buffer_gl1_inv buffer_gl0_inv s_barrier s_and_saveexec_b32 s10, vcc_lo s_cbranch_execz .LBB0_121 ; %bb.112: ; in Loop: Header=BB0_35 Depth=1 s_load_b64 s[2:3], s[8:9], 0x58 s_mov_b32 s11, exec_lo s_mov_b32 s15, exec_lo v_mbcnt_lo_u32_b32 v11, s11, 0 ; implicit-def: $vgpr12 s_waitcnt lgkmcnt(0) global_load_b32 v9, v2, s[2:3] offset:40 v_cmpx_eq_u32_e32 0, v11 s_cbranch_execz .LBB0_114 ; %bb.113: ; in Loop: Header=BB0_35 Depth=1 s_bcnt1_i32_b32 s1, s11 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v12, s1 global_atomic_add_u32 v12, v2, v12, s[2:3] offset:32 glc .LBB0_114: ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s15 s_waitcnt vmcnt(0) v_readfirstlane_b32 s1, v12 v_add_nc_u32_e32 v13, -1, v9 s_mov_b32 s11, exec_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v11, s1, v11 v_and_b32_e32 v12, 0xffff, v11 s_delay_alu instid0(VALU_DEP_1) v_cmpx_ne_u32_e64 v12, v13 s_xor_b32 s11, exec_lo, s11 s_cbranch_execz .LBB0_118 ; %bb.115: ; %.preheader.i.i.i1.i34.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s15, 0 .LBB0_116: ; %.preheader.i.i.i1.i34 ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_load_b32 v9, v2, s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_xor_b32_e32 v9, v9, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u32_e64 s1, 0xffff, v9 s_or_b32 s15, s1, s15 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s15 s_cbranch_execnz .LBB0_116 ; %bb.117: ; %Flow122 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s15 ; implicit-def: $vgpr9 .LBB0_118: ; %Flow124 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_saveexec_b32 s1, s11 s_cbranch_execz .LBB0_121 ; %bb.119: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s11, exec_lo s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mbcnt_lo_u32_b32 v11, s11, 0 v_cmp_eq_u32_e64 s1, 0, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s1, exec_lo, s1 s_mov_b32 exec_lo, s1 s_cbranch_execz .LBB0_121 ; %bb.120: ; in Loop: Header=BB0_35 Depth=1 v_sub_nc_u32_e32 v9, 0x10000, v9 s_bcnt1_i32_b32 s1, s11 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mul_lo_u32 v9, v9, s1 global_atomic_add_u32 v2, v9, s[2:3] offset:32 .LBB0_121: ; %Flow126 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s10 s_waitcnt_vscnt null, 0x0 s_barrier .LBB0_122: ; %Flow143 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_saveexec_b32 s7, s7 s_cbranch_execz .LBB0_156 ; %bb.123: ; %LeafBlock92 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s10, exec_lo v_cmpx_eq_u32_e32 1, v0 s_cbranch_execz .LBB0_155 ; %bb.124: ; in Loop: Header=BB0_35 Depth=1 s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 buffer_gl1_inv buffer_gl0_inv s_barrier s_load_b64 s[2:3], s[8:9], 0x58 s_waitcnt lgkmcnt(0) global_load_b32 v9, v2, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s11, v9 s_and_saveexec_b32 s15, vcc_lo s_cbranch_execz .LBB0_134 ; %bb.125: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s17, exec_lo s_mov_b32 s16, exec_lo v_mbcnt_lo_u32_b32 v9, s17, 0 ; implicit-def: $vgpr11 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v9 s_cbranch_execz .LBB0_127 ; %bb.126: ; in Loop: Header=BB0_35 Depth=1 s_bcnt1_i32_b32 s1, s17 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v11, s1 global_atomic_add_u32 v11, v2, v11, s[2:3] offset:32 glc .LBB0_127: ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s16 s_waitcnt vmcnt(0) v_readfirstlane_b32 s1, v11 s_mov_b32 s16, exec_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v9, s1, v9 s_add_i32 s1, s11, -1 v_and_b32_e32 v11, 0xffff, v9 s_delay_alu instid0(VALU_DEP_1) v_cmpx_ne_u32_e64 s1, v11 s_xor_b32 s16, exec_lo, s16 s_cbranch_execz .LBB0_131 ; %bb.128: ; %.preheader3.i.i.i.i40.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s17, 0 .LBB0_129: ; %.preheader3.i.i.i.i40 ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_load_b32 v11, v2, s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_xor_b32_e32 v11, v11, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u32_e64 s1, 0xffff, v11 s_or_b32 s17, s1, s17 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s17 s_cbranch_execnz .LBB0_129 ; %bb.130: ; %Flow137 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s17 .LBB0_131: ; %Flow139 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_saveexec_b32 s1, s16 s_cbranch_execz .LBB0_134 ; %bb.132: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s16, exec_lo s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mbcnt_lo_u32_b32 v9, s16, 0 v_cmp_eq_u32_e64 s1, 0, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s1, exec_lo, s1 s_mov_b32 exec_lo, s1 s_cbranch_execz .LBB0_134 ; %bb.133: ; in Loop: Header=BB0_35 Depth=1 s_sub_i32 s1, 0x10000, s11 s_bcnt1_i32_b32 s16, s16 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_i32 s1, s1, s16 v_mov_b32_e32 v9, s1 global_atomic_add_u32 v2, v9, s[2:3] offset:32 .LBB0_134: ; %Flow141 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s15 s_and_saveexec_b32 s15, s0 s_cbranch_execz .LBB0_144 ; %bb.135: ; in Loop: Header=BB0_35 Depth=1 s_clause 0x1 global_load_b64 v[11:12], v2, s[2:3] global_load_b32 v9, v2, s[2:3] offset:12 s_mov_b32 s16, exec_lo s_mov_b32 s17, exec_lo v_mbcnt_lo_u32_b32 v13, s16, 0 ; implicit-def: $vgpr14 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v13 s_cbranch_execz .LBB0_137 ; %bb.136: ; in Loop: Header=BB0_35 Depth=1 s_bcnt1_i32_b32 s1, s16 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v14, s1 s_waitcnt vmcnt(1) global_atomic_add_u32 v14, v[11:12], v14, off glc .LBB0_137: ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s17 s_waitcnt vmcnt(0) v_readfirstlane_b32 s1, v14 v_add_nc_u32_e32 v15, -1, v9 s_mov_b32 s16, exec_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v13, s1, v13 v_and_b32_e32 v14, 0xff, v13 s_delay_alu instid0(VALU_DEP_1) v_cmpx_ne_u32_e64 v14, v15 s_xor_b32 s16, exec_lo, s16 s_cbranch_execz .LBB0_141 ; %bb.138: ; %.preheader1.i.i.i.i39.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s17, 0 .LBB0_139: ; %.preheader1.i.i.i.i39 ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 2 global_load_b32 v9, v[11:12], off glc s_waitcnt vmcnt(0) v_xor_b32_e32 v9, v9, v13 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u32_e64 s1, 0xff, v9 s_or_b32 s17, s1, s17 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s17 s_cbranch_execnz .LBB0_139 ; %bb.140: ; %Flow132 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s17 ; implicit-def: $vgpr9 ; implicit-def: $vgpr11_vgpr12 .LBB0_141: ; %Flow134 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_saveexec_b32 s1, s16 s_cbranch_execz .LBB0_144 ; %bb.142: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s16, exec_lo s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mbcnt_lo_u32_b32 v13, s16, 0 v_cmp_eq_u32_e64 s1, 0, v13 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s1, exec_lo, s1 s_mov_b32 exec_lo, s1 s_cbranch_execz .LBB0_144 ; %bb.143: ; in Loop: Header=BB0_35 Depth=1 v_sub_nc_u32_e32 v9, 0x100, v9 s_bcnt1_i32_b32 s1, s16 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mul_lo_u32 v9, v9, s1 global_atomic_add_u32 v[11:12], v9, off .LBB0_144: ; %Flow136 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s15 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_154 ; %bb.145: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s16, exec_lo s_mov_b32 s15, exec_lo v_mbcnt_lo_u32_b32 v9, s16, 0 ; implicit-def: $vgpr11 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v9 s_cbranch_execz .LBB0_147 ; %bb.146: ; in Loop: Header=BB0_35 Depth=1 s_bcnt1_i32_b32 s1, s16 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v11, s1 global_atomic_add_u32 v11, v2, v11, s[2:3] offset:32 glc .LBB0_147: ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s15 s_waitcnt vmcnt(0) v_readfirstlane_b32 s1, v11 s_mov_b32 s15, exec_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v9, s1, v9 s_add_i32 s1, s11, -1 v_and_b32_e32 v11, 0xffff, v9 s_delay_alu instid0(VALU_DEP_1) v_cmpx_ne_u32_e64 s1, v11 s_xor_b32 s15, exec_lo, s15 s_cbranch_execz .LBB0_151 ; %bb.148: ; %.preheader.i.i.i.i38.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s16, 0 .LBB0_149: ; %.preheader.i.i.i.i38 ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_load_b32 v11, v2, s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_xor_b32_e32 v11, v11, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u32_e64 s1, 0xffff, v11 s_or_b32 s16, s1, s16 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s16 s_cbranch_execnz .LBB0_149 ; %bb.150: ; %Flow127 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s16 .LBB0_151: ; %Flow129 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_saveexec_b32 s1, s15 s_cbranch_execz .LBB0_154 ; %bb.152: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s15, exec_lo s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mbcnt_lo_u32_b32 v9, s15, 0 v_cmp_eq_u32_e64 s1, 0, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s1, exec_lo, s1 s_mov_b32 exec_lo, s1 s_cbranch_execz .LBB0_154 ; %bb.153: ; in Loop: Header=BB0_35 Depth=1 s_sub_i32 s1, 0x10000, s11 s_bcnt1_i32_b32 s11, s15 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_i32 s1, s1, s11 v_mov_b32_e32 v9, s1 global_atomic_add_u32 v2, v9, s[2:3] offset:32 .LBB0_154: ; %_ZNK18cooperative_groups16multi_grid_group4syncEv.exit.i37 ; in Loop: Header=BB0_35 Depth=1 s_waitcnt_vscnt null, 0x0 s_barrier .LBB0_155: ; %Flow142 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s10 .LBB0_156: ; %Flow144 ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 .LBB0_157: ; %_ZNK18cooperative_groups12thread_group4syncEv.exit41 ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) s_or_b32 exec_lo, exec_lo, s6 v_cmp_gt_u32_e64 s1, 4, v4 s_or_b32 s5, s1, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_35 ; %bb.158: ; %Flow175 s_or_b32 exec_lo, exec_lo, s5 .LBB0_159: ; %Flow176 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 s_mov_b32 s0, exec_lo ; implicit-def: $vgpr1 v_cmpx_lt_i32_e32 2, v0 s_xor_b32 s0, exec_lo, s0 s_cbranch_execz .LBB0_171 ; %bb.160: ; %NodeBlock68 s_mov_b32 s1, exec_lo ; implicit-def: $vgpr1 v_cmpx_lt_i32_e32 3, v0 s_xor_b32 s1, exec_lo, s1 s_cbranch_execz .LBB0_168 ; %bb.161: ; %NodeBlock66 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr1 v_cmpx_lt_i32_e32 4, v0 s_xor_b32 s2, exec_lo, s2 s_cbranch_execz .LBB0_165 ; %bb.162: ; %LeafBlock64 v_mov_b32_e32 v1, -1 s_mov_b32 s3, exec_lo v_cmpx_eq_u32_e32 5, v0 ; %bb.163: v_mbcnt_lo_u32_b32 v1, v3, 0 ; %bb.164: ; %Flow s_or_b32 exec_lo, exec_lo, s3 ; implicit-def: $vgpr31 ; implicit-def: $vgpr5 .LBB0_165: ; %Flow104 s_and_not1_saveexec_b32 s2, s2 s_cbranch_execz .LBB0_167 ; %bb.166: s_load_b64 s[4:5], s[8:9], 0x0 v_bfe_u32 v2, v31, 20, 10 s_waitcnt lgkmcnt(0) s_cmp_lt_u32 s13, s5 s_cselect_b32 s3, 14, 20 s_cmp_lt_u32 s12, s4 v_mov_b32_e32 v0, s3 s_cselect_b32 s3, 12, 18 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v1, s3 s_clause 0x1 global_load_u16 v0, v0, s[8:9] global_load_u16 v3, v1, s[8:9] v_bfe_u32 v1, v31, 10, 10 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_mad_u32_u24 v4, v2, v0, v1 v_and_b32_e32 v0, 0x3ff, v31 s_waitcnt vmcnt(0) v_mad_u64_u32 v[1:2], null, v4, v3, v[0:1] v_add_nc_u32_e32 v0, -1, v5 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v1, v1, v0 .LBB0_167: ; %Flow105 s_or_b32 exec_lo, exec_lo, s2 ; implicit-def: $vgpr31 .LBB0_168: ; %Flow106 s_and_not1_saveexec_b32 s1, s1 s_cbranch_execz .LBB0_170 ; %bb.169: s_load_b64 s[2:3], s[8:9], 0x0 v_bfe_u32 v2, v31, 20, 10 s_waitcnt lgkmcnt(0) s_cmp_lt_u32 s13, s3 s_cselect_b32 s3, 14, 20 s_cmp_lt_u32 s12, s2 s_cselect_b32 s2, 12, 18 s_delay_alu instid0(SALU_CYCLE_1) v_dual_mov_b32 v0, s3 :: v_dual_mov_b32 v1, s2 s_clause 0x1 global_load_u16 v0, v0, s[8:9] global_load_u16 v3, v1, s[8:9] v_bfe_u32 v1, v31, 10, 10 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_mad_u32_u24 v4, v2, v0, v1 v_and_b32_e32 v0, 0x3ff, v31 s_waitcnt vmcnt(0) v_mad_u64_u32 v[1:2], null, v4, v3, v[0:1] .LBB0_170: ; %Flow107 s_or_b32 exec_lo, exec_lo, s1 ; implicit-def: $vgpr0 ; implicit-def: $vgpr31 .LBB0_171: ; %Flow116 s_and_not1_saveexec_b32 s2, s0 s_cbranch_execz .LBB0_192 ; %bb.172: ; %NodeBlock62 ; implicit-def: $vgpr1 s_mov_b32 s0, exec_lo v_cmpx_lt_i32_e32 1, v0 s_xor_b32 s1, exec_lo, s0 s_cbranch_execz .LBB0_174 ; %bb.173: v_mov_b32_e32 v0, 0 global_load_b32 v0, v0, s[8:9] offset:18 s_clause 0x1 s_load_b64 s[4:5], s[8:9], 0x0 s_load_b32 s3, s[8:9], 0x8 s_waitcnt vmcnt(0) v_lshrrev_b32_e32 v1, 16, v0 v_cmp_ne_u16_e64 s0, 0, v0 s_delay_alu instid0(VALU_DEP_2) v_cmp_ne_u16_e32 vcc_lo, 0, v1 s_cmp_lg_u32 vcc_lo, 0 s_waitcnt lgkmcnt(0) s_addc_u32 s6, s5, 0 s_cmp_lg_u32 s0, 0 s_mul_i32 s0, s6, s14 s_addc_u32 s6, s4, 0 s_add_i32 s0, s0, s13 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_i32 s0, s0, s6 s_add_i32 s0, s0, s12 s_cmp_lt_u32 s12, s4 s_cselect_b32 s4, 12, 18 s_cmp_lt_u32 s13, s5 s_cselect_b32 s5, 14, 20 s_cmp_lt_u32 s14, s3 s_cselect_b32 s3, 16, 22 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v0, s3 global_load_u16 v3, v0, s[8:9] v_mov_b32_e32 v0, s5 global_load_u16 v5, v0, s[8:9] v_mov_b32_e32 v0, s4 global_load_u16 v6, v0, s[8:9] v_bfe_u32 v0, v31, 20, 10 s_waitcnt vmcnt(2) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s0, v3, v[0:1] v_bfe_u32 v0, v31, 10, 10 s_waitcnt vmcnt(1) v_mad_u64_u32 v[3:4], null, v1, v5, v[0:1] v_and_b32_e32 v0, 0x3ff, v31 ; implicit-def: $vgpr31 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, v3, v6, v[0:1] ; implicit-def: $vgpr0 .LBB0_174: ; %Flow114 s_and_not1_saveexec_b32 s3, s1 s_cbranch_execz .LBB0_191 ; %bb.175: ; %LeafBlock60 v_mov_b32_e32 v1, -1 s_mov_b32 s4, exec_lo v_cmpx_eq_u32_e32 1, v0 s_cbranch_execz .LBB0_190 ; %bb.176: ; %NodeBlock78 s_clause 0x1 s_load_b64 s[0:1], s[8:9], 0x58 s_load_b32 s5, s[8:9], 0x40 s_waitcnt lgkmcnt(0) s_load_b64 s[0:1], s[0:1], 0x10 s_waitcnt lgkmcnt(0) v_cmp_lt_i16_e64 s1, s5, 2 s_delay_alu instid0(VALU_DEP_1) s_and_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_181 ; %bb.177: ; %NodeBlock76 v_cmp_lt_i16_e64 s1, s5, 3 s_delay_alu instid0(VALU_DEP_1) s_and_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_182 ; %bb.178: ; %LeafBlock74 v_cmp_eq_u16_e64 s1, s5, 3 v_mov_b32_e32 v0, 0 v_mov_b32_e32 v1, 0 s_delay_alu instid0(VALU_DEP_3) s_and_b32 vcc_lo, exec_lo, s1 s_cbranch_vccz .LBB0_180 ; %bb.179: s_clause 0x2 s_load_b32 s1, s[8:9], 0x14 s_load_b64 s[6:7], s[8:9], 0xc s_load_b64 s[10:11], s[8:9], 0x0 v_bfe_u32 v0, v31, 10, 10 v_bfe_u32 v1, v31, 20, 10 s_waitcnt lgkmcnt(0) s_and_b32 s1, s1, 0xffff s_and_b32 s15, s6, 0xffff s_lshr_b32 s6, s6, 16 s_and_b32 s16, s7, 0xffff v_mad_u64_u32 v[2:3], null, s6, s13, v[0:1] v_dual_mov_b32 v3, 0 :: v_dual_and_b32 v0, 0x3ff, v31 s_mul_i32 s6, s6, s11 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) s_add_i32 s6, s6, s1 s_lshr_b32 s1, s7, 16 v_mad_u64_u32 v[4:5], null, s14, s16, v[1:2] v_mad_u64_u32 v[5:6], null, s15, s12, v[0:1] v_mov_b32_e32 v6, v3 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) v_mad_u64_u32 v[7:8], null, v4, s6, v[2:3] s_mul_i32 s6, s10, s15 s_add_i32 s6, s6, s1 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mad_u64_u32 v[0:1], null, v7, s6, v[5:6] s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v8, s6, v[1:2] .LBB0_180: ; %Flow108 s_mov_b32 s1, 0 s_branch .LBB0_183 .LBB0_181: s_mov_b32 s1, -1 ; implicit-def: $vgpr0_vgpr1 s_branch .LBB0_186 .LBB0_182: s_mov_b32 s1, -1 ; implicit-def: $vgpr0_vgpr1 .LBB0_183: ; %Flow109 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_185 ; %bb.184: s_clause 0x1 s_load_b64 s[6:7], s[8:9], 0xc s_load_b32 s1, s[8:9], 0x0 v_and_b32_e32 v0, 0x3ff, v31 v_bfe_u32 v1, v31, 10, 10 s_waitcnt lgkmcnt(0) s_lshr_b32 s10, s6, 16 s_and_b32 s6, s6, 0xffff s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mad_u64_u32 v[2:3], null, s12, s6, v[0:1] v_mov_b32_e32 v3, 0 s_mul_i32 s1, s1, s6 s_lshr_b32 s6, s7, 16 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_2) s_add_i32 s1, s1, s6 v_mad_u64_u32 v[4:5], null, s13, s10, v[1:2] s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[0:1], null, v4, s1, v[2:3] .LBB0_185: ; %Flow110 s_mov_b32 s1, 0 .LBB0_186: ; %Flow112 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_189 ; %bb.187: ; %LeafBlock72 v_cmp_ne_u16_e64 s1, s5, 1 v_mov_b32_e32 v0, 0 v_mov_b32_e32 v1, 0 s_delay_alu instid0(VALU_DEP_3) s_and_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_189 ; %bb.188: s_load_b32 s1, s[8:9], 0xc v_and_b32_e32 v2, 0x3ff, v31 s_waitcnt lgkmcnt(0) s_and_b32 s1, s1, 0xffff s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mad_u64_u32 v[0:1], null, s12, s1, v[2:3] .LBB0_189: ; %_ZNK18cooperative_groups16multi_grid_group11thread_rankEv.exit.i31 s_delay_alu instid0(VALU_DEP_1) v_add_nc_u32_e32 v1, s0, v0 .LBB0_190: ; %Flow113 s_or_b32 exec_lo, exec_lo, s4 .LBB0_191: ; %Flow115 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB0_192: ; %_ZNK18cooperative_groups12thread_group11thread_rankEv.exit32 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_or_b32 exec_lo, exec_lo, s2 v_cmp_eq_u32_e32 vcc_lo, 0, v1 v_cndmask_b32_e32 v0, -1, v10, vcc_lo s_waitcnt lgkmcnt(0) s_setpc_b64 s[30:31] .Lfunc_end0: .size _Z12sumReductionN18cooperative_groups12thread_groupEPii, .Lfunc_end0-_Z12sumReductionN18cooperative_groups12thread_groupEPii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Function info: ; codeLenInByte = 5288 ; NumSgprs: 34 ; NumVgprs: 32 ; ScratchSize: 0 ; MemoryBound: 0 .text .p2align 2 ; -- Begin function __ockl_printf_append_string_n .type __ockl_printf_append_string_n,@function __ockl_printf_append_string_n: ; @__ockl_printf_append_string_n ; %bb.0: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) v_dual_mov_b32 v7, v3 :: v_dual_mov_b32 v6, v2 v_mov_b32_e32 v8, v0 s_mov_b32 s0, exec_lo s_delay_alu instid0(VALU_DEP_2) v_cmpx_ne_u64_e32 0, v[6:7] s_xor_b32 s10, exec_lo, s0 s_cbranch_execz .LBB1_87 ; %bb.1: s_load_b64 s[2:3], s[8:9], 0x50 v_dual_mov_b32 v29, 0 :: v_dual_and_b32 v32, 2, v8 v_dual_mov_b32 v11, 1 :: v_dual_and_b32 v0, -3, v8 v_mbcnt_lo_u32_b32 v33, -1, 0 v_mov_b32_e32 v10, 2 s_mov_b32 s12, 0 s_mov_b32 s11, 0 .LBB1_2: ; =>This Loop Header: Depth=1 ; Child Loop BB1_5 Depth 2 ; Child Loop BB1_13 Depth 2 ; Child Loop BB1_21 Depth 2 ; Child Loop BB1_29 Depth 2 ; Child Loop BB1_37 Depth 2 ; Child Loop BB1_45 Depth 2 ; Child Loop BB1_53 Depth 2 ; Child Loop BB1_61 Depth 2 ; Child Loop BB1_69 Depth 2 ; Child Loop BB1_75 Depth 2 ; Child Loop BB1_84 Depth 2 v_cmp_gt_u64_e32 vcc_lo, 56, v[4:5] ; implicit-def: $vgpr2_vgpr3 ; implicit-def: $sgpr4 s_mov_b32 s0, exec_lo v_dual_cndmask_b32 v31, 0, v5 :: v_dual_cndmask_b32 v30, 56, v4 s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_u32_e32 8, v30 s_xor_b32 s1, exec_lo, s0 s_cbranch_execz .LBB1_8 ; %bb.3: ; in Loop: Header=BB1_2 Depth=1 s_waitcnt vmcnt(0) v_mov_b32_e32 v2, 0 v_mov_b32_e32 v3, 0 s_mov_b32 s6, exec_lo v_cmpx_ne_u32_e32 0, v30 s_cbranch_execz .LBB1_7 ; %bb.4: ; %.preheader31.preheader ; in Loop: Header=BB1_2 Depth=1 v_lshlrev_b64 v[8:9], 3, v[30:31] v_dual_mov_b32 v2, 0 :: v_dual_mov_b32 v13, v7 v_dual_mov_b32 v3, 0 :: v_dual_mov_b32 v12, v6 s_mov_b64 s[4:5], 0 s_mov_b32 s7, 0 .LBB1_5: ; %.preheader31 ; Parent Loop BB1_2 Depth=1 ; => This Inner Loop Header: Depth=2 flat_load_u8 v9, v[12:13] v_mov_b32_e32 v15, s12 v_add_co_u32 v12, vcc_lo, v12, 1 v_add_co_ci_u32_e32 v13, vcc_lo, 0, v13, vcc_lo s_waitcnt vmcnt(0) lgkmcnt(0) v_and_b32_e32 v14, 0xffff, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_2) v_lshlrev_b64 v[14:15], s4, v[14:15] s_add_u32 s4, s4, 8 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e64 s0, s4, v8 v_or_b32_e32 v3, v15, v3 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_or_b32_e32 v2, v14, v2 s_or_b32 s7, s0, s7 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s7 s_cbranch_execnz .LBB1_5 ; %bb.6: ; %Flow172 ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s7 .LBB1_7: ; %Flow174 ; in Loop: Header=BB1_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s6 s_mov_b32 s4, 0 .LBB1_8: ; %Flow176 ; in Loop: Header=BB1_2 Depth=1 s_or_saveexec_b32 s0, s1 v_dual_mov_b32 v14, s4 :: v_dual_mov_b32 v9, v7 v_mov_b32_e32 v8, v6 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB1_10 ; %bb.9: ; in Loop: Header=BB1_2 Depth=1 s_waitcnt vmcnt(0) s_clause 0x5 flat_load_u8 v2, v[6:7] flat_load_u8 v3, v[6:7] offset:1 flat_load_u8 v8, v[6:7] offset:2 flat_load_u8 v9, v[6:7] offset:3 flat_load_u8 v12, v[6:7] offset:5 flat_load_u8 v13, v[6:7] offset:4 s_waitcnt vmcnt(5) lgkmcnt(0) v_dual_mov_b32 v15, v29 :: v_dual_and_b32 v2, 0xffff, v2 s_clause 0x1 flat_load_u8 v14, v[6:7] offset:7 flat_load_d16_hi_u8 v15, v[6:7] offset:6 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v3, 8, v3 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v8, 16, v8 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v9, 24, v9 v_or_b32_e32 v2, v3, v2 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v3, 8, v12 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_or3_b32 v2, v2, v8, v9 s_waitcnt vmcnt(2) v_or3_b32 v3, 0, v13, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v2, v2, 0, 0 v_or3_b32 v2, v2, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v8, 24, v14 v_add_nc_u32_e32 v14, -8, v30 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_2) v_or3_b32 v3, v3, v15, v8 v_add_co_u32 v8, vcc_lo, v6, 8 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v7, vcc_lo .LBB1_10: ; %.loopexit32 ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 ; implicit-def: $vgpr12_vgpr13 ; implicit-def: $sgpr1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v14 s_xor_b32 s6, exec_lo, s0 s_cbranch_execz .LBB1_16 ; %bb.11: ; in Loop: Header=BB1_2 Depth=1 v_mov_b32_e32 v12, 0 v_mov_b32_e32 v13, 0 s_mov_b32 s7, exec_lo v_cmpx_ne_u32_e32 0, v14 s_cbranch_execz .LBB1_15 ; %bb.12: ; %.preheader29.preheader ; in Loop: Header=BB1_2 Depth=1 v_mov_b32_e32 v12, 0 v_mov_b32_e32 v13, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s13, 0 s_mov_b64 s[4:5], 0 .LBB1_13: ; %.preheader29 ; Parent Loop BB1_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) v_add_co_u32 v15, vcc_lo, v8, s4 v_add_co_ci_u32_e32 v16, vcc_lo, s5, v9, vcc_lo s_add_u32 s4, s4, 1 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e32 vcc_lo, s4, v14 flat_load_u8 v15, v[15:16] s_waitcnt vmcnt(0) lgkmcnt(0) v_dual_mov_b32 v16, s12 :: v_dual_and_b32 v15, 0xffff, v15 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[15:16], s0, v[15:16] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s13, vcc_lo, s13 v_or_b32_e32 v13, v16, v13 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v12, v15, v12 s_and_not1_b32 exec_lo, exec_lo, s13 s_cbranch_execnz .LBB1_13 ; %bb.14: ; %Flow167 ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s13 .LBB1_15: ; %Flow169 ; in Loop: Header=BB1_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 s_mov_b32 s1, 0 ; implicit-def: $vgpr14 .LBB1_16: ; %Flow171 ; in Loop: Header=BB1_2 Depth=1 s_or_saveexec_b32 s0, s6 v_mov_b32_e32 v16, s1 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB1_18 ; %bb.17: ; in Loop: Header=BB1_2 Depth=1 s_clause 0x5 flat_load_u8 v12, v[8:9] flat_load_u8 v13, v[8:9] offset:1 flat_load_u8 v15, v[8:9] offset:2 flat_load_u8 v16, v[8:9] offset:3 flat_load_u8 v17, v[8:9] offset:5 flat_load_u8 v18, v[8:9] offset:4 s_waitcnt vmcnt(5) lgkmcnt(0) v_dual_mov_b32 v19, v29 :: v_dual_and_b32 v12, 0xffff, v12 s_clause 0x1 flat_load_u8 v20, v[8:9] offset:7 flat_load_d16_hi_u8 v19, v[8:9] offset:6 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v13, 8, v13 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v15, 16, v15 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v16, 24, v16 v_add_co_u32 v8, vcc_lo, v8, 8 v_or_b32_e32 v12, v13, v12 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v13, 8, v17 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v9, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_or3_b32 v12, v12, v15, v16 s_waitcnt vmcnt(2) v_or3_b32 v13, 0, v18, v13 v_add_nc_u32_e32 v16, -8, v14 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v12, v12, 0, 0 v_or3_b32 v12, v12, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v15, 24, v20 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v13, v13, v19, v15 .LBB1_18: ; %.loopexit30 ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 ; implicit-def: $sgpr1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v16 s_xor_b32 s6, exec_lo, s0 s_cbranch_execz .LBB1_24 ; %bb.19: ; in Loop: Header=BB1_2 Depth=1 v_mov_b32_e32 v14, 0 v_mov_b32_e32 v15, 0 s_mov_b32 s7, exec_lo v_cmpx_ne_u32_e32 0, v16 s_cbranch_execz .LBB1_23 ; %bb.20: ; %.preheader27.preheader ; in Loop: Header=BB1_2 Depth=1 v_mov_b32_e32 v14, 0 v_mov_b32_e32 v15, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s13, 0 s_mov_b64 s[4:5], 0 .LBB1_21: ; %.preheader27 ; Parent Loop BB1_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) v_add_co_u32 v17, vcc_lo, v8, s4 v_add_co_ci_u32_e32 v18, vcc_lo, s5, v9, vcc_lo s_add_u32 s4, s4, 1 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e32 vcc_lo, s4, v16 flat_load_u8 v17, v[17:18] s_waitcnt vmcnt(0) lgkmcnt(0) v_dual_mov_b32 v18, s12 :: v_dual_and_b32 v17, 0xffff, v17 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[17:18], s0, v[17:18] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s13, vcc_lo, s13 v_or_b32_e32 v15, v18, v15 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v14, v17, v14 s_and_not1_b32 exec_lo, exec_lo, s13 s_cbranch_execnz .LBB1_21 ; %bb.22: ; %Flow162 ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s13 .LBB1_23: ; %Flow164 ; in Loop: Header=BB1_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 s_mov_b32 s1, 0 ; implicit-def: $vgpr16 .LBB1_24: ; %Flow166 ; in Loop: Header=BB1_2 Depth=1 s_or_saveexec_b32 s0, s6 v_mov_b32_e32 v18, s1 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB1_26 ; %bb.25: ; in Loop: Header=BB1_2 Depth=1 s_clause 0x5 flat_load_u8 v14, v[8:9] flat_load_u8 v15, v[8:9] offset:1 flat_load_u8 v17, v[8:9] offset:2 flat_load_u8 v18, v[8:9] offset:3 flat_load_u8 v19, v[8:9] offset:5 flat_load_u8 v20, v[8:9] offset:4 s_waitcnt vmcnt(5) lgkmcnt(0) v_dual_mov_b32 v21, v29 :: v_dual_and_b32 v14, 0xffff, v14 s_clause 0x1 flat_load_u8 v22, v[8:9] offset:7 flat_load_d16_hi_u8 v21, v[8:9] offset:6 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v15, 8, v15 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v17, 16, v17 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v18, 24, v18 v_add_co_u32 v8, vcc_lo, v8, 8 v_or_b32_e32 v14, v15, v14 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v15, 8, v19 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v9, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_or3_b32 v14, v14, v17, v18 s_waitcnt vmcnt(2) v_or3_b32 v15, 0, v20, v15 v_add_nc_u32_e32 v18, -8, v16 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v14, v14, 0, 0 v_or3_b32 v14, v14, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v17, 24, v22 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v15, v15, v21, v17 .LBB1_26: ; %.loopexit28 ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 ; implicit-def: $vgpr16_vgpr17 ; implicit-def: $sgpr1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v18 s_xor_b32 s6, exec_lo, s0 s_cbranch_execz .LBB1_32 ; %bb.27: ; in Loop: Header=BB1_2 Depth=1 v_mov_b32_e32 v16, 0 v_mov_b32_e32 v17, 0 s_mov_b32 s7, exec_lo v_cmpx_ne_u32_e32 0, v18 s_cbranch_execz .LBB1_31 ; %bb.28: ; %.preheader25.preheader ; in Loop: Header=BB1_2 Depth=1 v_mov_b32_e32 v16, 0 v_mov_b32_e32 v17, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s13, 0 s_mov_b64 s[4:5], 0 .LBB1_29: ; %.preheader25 ; Parent Loop BB1_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) v_add_co_u32 v19, vcc_lo, v8, s4 v_add_co_ci_u32_e32 v20, vcc_lo, s5, v9, vcc_lo s_add_u32 s4, s4, 1 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e32 vcc_lo, s4, v18 flat_load_u8 v19, v[19:20] s_waitcnt vmcnt(0) lgkmcnt(0) v_dual_mov_b32 v20, s12 :: v_dual_and_b32 v19, 0xffff, v19 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[19:20], s0, v[19:20] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s13, vcc_lo, s13 v_or_b32_e32 v17, v20, v17 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v16, v19, v16 s_and_not1_b32 exec_lo, exec_lo, s13 s_cbranch_execnz .LBB1_29 ; %bb.30: ; %Flow157 ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s13 .LBB1_31: ; %Flow159 ; in Loop: Header=BB1_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 s_mov_b32 s1, 0 ; implicit-def: $vgpr18 .LBB1_32: ; %Flow161 ; in Loop: Header=BB1_2 Depth=1 s_or_saveexec_b32 s0, s6 v_mov_b32_e32 v20, s1 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB1_34 ; %bb.33: ; in Loop: Header=BB1_2 Depth=1 s_clause 0x5 flat_load_u8 v16, v[8:9] flat_load_u8 v17, v[8:9] offset:1 flat_load_u8 v19, v[8:9] offset:2 flat_load_u8 v20, v[8:9] offset:3 flat_load_u8 v21, v[8:9] offset:5 flat_load_u8 v22, v[8:9] offset:4 s_waitcnt vmcnt(5) lgkmcnt(0) v_dual_mov_b32 v23, v29 :: v_dual_and_b32 v16, 0xffff, v16 s_clause 0x1 flat_load_u8 v24, v[8:9] offset:7 flat_load_d16_hi_u8 v23, v[8:9] offset:6 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v17, 8, v17 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v19, 16, v19 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v20, 24, v20 v_add_co_u32 v8, vcc_lo, v8, 8 v_or_b32_e32 v16, v17, v16 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v17, 8, v21 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v9, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_or3_b32 v16, v16, v19, v20 s_waitcnt vmcnt(2) v_or3_b32 v17, 0, v22, v17 v_add_nc_u32_e32 v20, -8, v18 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v16, v16, 0, 0 v_or3_b32 v16, v16, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v19, 24, v24 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v17, v17, v23, v19 .LBB1_34: ; %.loopexit26 ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 ; implicit-def: $sgpr1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v20 s_xor_b32 s6, exec_lo, s0 s_cbranch_execz .LBB1_40 ; %bb.35: ; in Loop: Header=BB1_2 Depth=1 v_mov_b32_e32 v18, 0 v_mov_b32_e32 v19, 0 s_mov_b32 s7, exec_lo v_cmpx_ne_u32_e32 0, v20 s_cbranch_execz .LBB1_39 ; %bb.36: ; %.preheader23.preheader ; in Loop: Header=BB1_2 Depth=1 v_mov_b32_e32 v18, 0 v_mov_b32_e32 v19, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s13, 0 s_mov_b64 s[4:5], 0 .LBB1_37: ; %.preheader23 ; Parent Loop BB1_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) v_add_co_u32 v21, vcc_lo, v8, s4 v_add_co_ci_u32_e32 v22, vcc_lo, s5, v9, vcc_lo s_add_u32 s4, s4, 1 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e32 vcc_lo, s4, v20 flat_load_u8 v21, v[21:22] s_waitcnt vmcnt(0) lgkmcnt(0) v_dual_mov_b32 v22, s12 :: v_dual_and_b32 v21, 0xffff, v21 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[21:22], s0, v[21:22] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s13, vcc_lo, s13 v_or_b32_e32 v19, v22, v19 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v18, v21, v18 s_and_not1_b32 exec_lo, exec_lo, s13 s_cbranch_execnz .LBB1_37 ; %bb.38: ; %Flow152 ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s13 .LBB1_39: ; %Flow154 ; in Loop: Header=BB1_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 s_mov_b32 s1, 0 ; implicit-def: $vgpr20 .LBB1_40: ; %Flow156 ; in Loop: Header=BB1_2 Depth=1 s_or_saveexec_b32 s0, s6 v_mov_b32_e32 v22, s1 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB1_42 ; %bb.41: ; in Loop: Header=BB1_2 Depth=1 s_clause 0x5 flat_load_u8 v18, v[8:9] flat_load_u8 v19, v[8:9] offset:1 flat_load_u8 v21, v[8:9] offset:2 flat_load_u8 v22, v[8:9] offset:3 flat_load_u8 v23, v[8:9] offset:5 flat_load_u8 v24, v[8:9] offset:4 s_waitcnt vmcnt(5) lgkmcnt(0) v_dual_mov_b32 v25, v29 :: v_dual_and_b32 v18, 0xffff, v18 s_clause 0x1 flat_load_u8 v26, v[8:9] offset:7 flat_load_d16_hi_u8 v25, v[8:9] offset:6 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v19, 8, v19 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v21, 16, v21 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v22, 24, v22 v_add_co_u32 v8, vcc_lo, v8, 8 v_or_b32_e32 v18, v19, v18 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v19, 8, v23 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v9, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_or3_b32 v18, v18, v21, v22 s_waitcnt vmcnt(2) v_or3_b32 v19, 0, v24, v19 v_add_nc_u32_e32 v22, -8, v20 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v18, v18, 0, 0 v_or3_b32 v18, v18, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v21, 24, v26 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v19, v19, v25, v21 .LBB1_42: ; %.loopexit24 ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 ; implicit-def: $vgpr20_vgpr21 ; implicit-def: $sgpr1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v22 s_xor_b32 s6, exec_lo, s0 s_cbranch_execz .LBB1_48 ; %bb.43: ; in Loop: Header=BB1_2 Depth=1 v_mov_b32_e32 v20, 0 v_mov_b32_e32 v21, 0 s_mov_b32 s7, exec_lo v_cmpx_ne_u32_e32 0, v22 s_cbranch_execz .LBB1_47 ; %bb.44: ; %.preheader21.preheader ; in Loop: Header=BB1_2 Depth=1 v_mov_b32_e32 v20, 0 v_mov_b32_e32 v21, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s13, 0 s_mov_b64 s[4:5], 0 .LBB1_45: ; %.preheader21 ; Parent Loop BB1_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) v_add_co_u32 v23, vcc_lo, v8, s4 v_add_co_ci_u32_e32 v24, vcc_lo, s5, v9, vcc_lo s_add_u32 s4, s4, 1 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e32 vcc_lo, s4, v22 flat_load_u8 v23, v[23:24] s_waitcnt vmcnt(0) lgkmcnt(0) v_dual_mov_b32 v24, s12 :: v_dual_and_b32 v23, 0xffff, v23 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[23:24], s0, v[23:24] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s13, vcc_lo, s13 v_or_b32_e32 v21, v24, v21 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v20, v23, v20 s_and_not1_b32 exec_lo, exec_lo, s13 s_cbranch_execnz .LBB1_45 ; %bb.46: ; %Flow147 ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s13 .LBB1_47: ; %Flow149 ; in Loop: Header=BB1_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 s_mov_b32 s1, 0 ; implicit-def: $vgpr22 .LBB1_48: ; %Flow151 ; in Loop: Header=BB1_2 Depth=1 s_or_saveexec_b32 s0, s6 v_mov_b32_e32 v24, s1 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB1_50 ; %bb.49: ; in Loop: Header=BB1_2 Depth=1 s_clause 0x5 flat_load_u8 v20, v[8:9] flat_load_u8 v21, v[8:9] offset:1 flat_load_u8 v23, v[8:9] offset:2 flat_load_u8 v24, v[8:9] offset:3 flat_load_u8 v25, v[8:9] offset:5 flat_load_u8 v26, v[8:9] offset:4 s_waitcnt vmcnt(5) lgkmcnt(0) v_dual_mov_b32 v27, v29 :: v_dual_and_b32 v20, 0xffff, v20 s_clause 0x1 flat_load_u8 v28, v[8:9] offset:7 flat_load_d16_hi_u8 v27, v[8:9] offset:6 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v21, 8, v21 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v23, 16, v23 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v24, 24, v24 v_add_co_u32 v8, vcc_lo, v8, 8 v_or_b32_e32 v20, v21, v20 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v21, 8, v25 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v9, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_or3_b32 v20, v20, v23, v24 s_waitcnt vmcnt(2) v_or3_b32 v21, 0, v26, v21 v_add_nc_u32_e32 v24, -8, v22 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v20, v20, 0, 0 v_or3_b32 v20, v20, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v23, 24, v28 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v21, v21, v27, v23 .LBB1_50: ; %.loopexit22 ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v24 s_xor_b32 s4, exec_lo, s0 s_cbranch_execz .LBB1_56 ; %bb.51: ; in Loop: Header=BB1_2 Depth=1 v_mov_b32_e32 v22, 0 v_mov_b32_e32 v23, 0 s_mov_b32 s5, exec_lo v_cmpx_ne_u32_e32 0, v24 s_cbranch_execz .LBB1_55 ; %bb.52: ; %.preheader.preheader ; in Loop: Header=BB1_2 Depth=1 v_mov_b32_e32 v22, 0 v_mov_b32_e32 v23, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s6, 0 .LBB1_53: ; %.preheader ; Parent Loop BB1_2 Depth=1 ; => This Inner Loop Header: Depth=2 flat_load_u8 v25, v[8:9] v_mov_b32_e32 v26, s12 v_add_nc_u32_e32 v24, -1, v24 v_add_co_u32 v8, vcc_lo, v8, 1 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v9, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_eq_u32_e32 vcc_lo, 0, v24 s_waitcnt vmcnt(0) lgkmcnt(0) v_and_b32_e32 v25, 0xffff, v25 v_lshlrev_b64 v[25:26], s0, v[25:26] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s6, vcc_lo, s6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_or_b32_e32 v23, v26, v23 v_or_b32_e32 v22, v25, v22 s_and_not1_b32 exec_lo, exec_lo, s6 s_cbranch_execnz .LBB1_53 ; %bb.54: ; %Flow142 ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s6 .LBB1_55: ; %Flow144 ; in Loop: Header=BB1_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s5 ; implicit-def: $vgpr8_vgpr9 .LBB1_56: ; %Flow146 ; in Loop: Header=BB1_2 Depth=1 s_and_not1_saveexec_b32 s0, s4 s_cbranch_execz .LBB1_58 ; %bb.57: ; in Loop: Header=BB1_2 Depth=1 s_clause 0x5 flat_load_u8 v22, v[8:9] flat_load_u8 v23, v[8:9] offset:1 flat_load_u8 v24, v[8:9] offset:2 flat_load_u8 v25, v[8:9] offset:3 flat_load_u8 v26, v[8:9] offset:5 flat_load_u8 v27, v[8:9] offset:4 v_mov_b32_e32 v28, v29 s_clause 0x1 flat_load_u8 v34, v[8:9] offset:7 flat_load_d16_hi_u8 v28, v[8:9] offset:6 s_waitcnt vmcnt(7) lgkmcnt(0) v_and_b32_e32 v8, 0xffff, v22 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v9, 8, v23 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v22, 16, v24 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v23, 8, v26 v_or_b32_e32 v8, v9, v8 v_lshlrev_b32_e32 v9, 24, v25 s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v8, v8, v22, v9 s_waitcnt vmcnt(2) v_or3_b32 v9, 0, v27, v23 s_waitcnt vmcnt(1) v_lshlrev_b32_e32 v22, 24, v34 v_or3_b32 v8, v8, 0, 0 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_or3_b32 v23, v9, v28, v22 v_or3_b32 v22, v8, 0, 0 .LBB1_58: ; %.loopexit ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 v_mov_b32_e32 v28, v33 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v28 v_cmp_eq_u32_e64 s0, s0, v28 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_64 ; %bb.59: ; in Loop: Header=BB1_2 Depth=1 s_waitcnt lgkmcnt(0) global_load_b64 v[26:27], v29, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[8:9], v29, s[2:3] offset:40 global_load_b64 v[24:25], v29, s[2:3] s_mov_b32 s4, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v9, v9, v27 v_and_b32_e32 v8, v8, v26 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v9, v9, 24 v_mul_hi_u32 v34, v8, 24 v_mul_lo_u32 v8, v8, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v9, v34, v9 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v24, v8 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v9, vcc_lo, v25, v9, vcc_lo global_load_b64 v[24:25], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v29, v[24:27], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[26:27] s_cbranch_execz .LBB1_63 ; %bb.60: ; %.preheader3.i.i19.preheader ; in Loop: Header=BB1_2 Depth=1 s_mov_b32 s5, 0 .LBB1_61: ; %.preheader3.i.i19 ; Parent Loop BB1_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 s_clause 0x1 global_load_b64 v[24:25], v29, s[2:3] offset:40 global_load_b64 v[34:35], v29, s[2:3] v_dual_mov_b32 v27, v9 :: v_dual_mov_b32 v26, v8 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v24, v24, v26 s_waitcnt vmcnt(0) v_mad_u64_u32 v[8:9], null, v24, 24, v[34:35] v_and_b32_e32 v34, v25, v27 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[24:25], null, v34, 24, v[9:10] v_mov_b32_e32 v9, v24 global_load_b64 v[24:25], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v29, v[24:27], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[26:27] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB1_61 ; %bb.62: ; %Flow139 ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s5 .LBB1_63: ; %Flow141 ; in Loop: Header=BB1_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB1_64: ; %.loopexit4.i.i14 ; in Loop: Header=BB1_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[34:35], v29, s[2:3] offset:40 global_load_b128 v[24:27], v29, s[2:3] v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_mov_b32 s15, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v34 v_readfirstlane_b32 s7, v35 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s13, s6, 24 s_mul_i32 s14, s6, 24 s_and_saveexec_b32 s16, s0 s_cbranch_execz .LBB1_66 ; %bb.65: ; in Loop: Header=BB1_2 Depth=1 s_add_i32 s17, s13, s1 s_waitcnt vmcnt(0) v_add_co_u32 v34, vcc_lo, v24, s14 v_add_co_ci_u32_e32 v35, vcc_lo, s17, v25, vcc_lo v_dual_mov_b32 v8, s15 :: v_dual_mov_b32 v9, v29 global_store_b128 v[34:35], v[8:11], off offset:8 .LBB1_66: ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s16 v_cmp_lt_u64_e32 vcc_lo, 56, v[4:5] v_or_b32_e32 v8, 0, v1 v_or_b32_e32 v9, v0, v32 v_lshl_add_u32 v34, v30, 2, 28 s_lshl_b64 s[6:7], s[6:7], 12 s_delay_alu instid0(VALU_DEP_2) v_dual_cndmask_b32 v1, v8, v1 :: v_dual_cndmask_b32 v0, v9, v0 v_lshlrev_b64 v[8:9], 6, v[28:29] s_waitcnt vmcnt(0) v_add_co_u32 v26, vcc_lo, v26, s6 v_and_b32_e32 v34, 0x1e0, v34 v_add_co_ci_u32_e32 v27, vcc_lo, s7, v27, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v8, vcc_lo, v26, v8 v_and_or_b32 v0, 0xffffff1f, v0, v34 s_delay_alu instid0(VALU_DEP_3) v_add_co_ci_u32_e32 v9, vcc_lo, v27, v9, vcc_lo s_clause 0x3 global_store_b128 v[8:9], v[0:3], off global_store_b128 v[8:9], v[12:15], off offset:16 global_store_b128 v[8:9], v[16:19], off offset:32 global_store_b128 v[8:9], v[20:23], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB1_74 ; %bb.67: ; in Loop: Header=BB1_2 Depth=1 s_clause 0x1 global_load_b64 v[16:17], v29, s[2:3] offset:32 glc global_load_b64 v[0:1], v29, s[2:3] offset:40 v_dual_mov_b32 v14, s4 :: v_dual_mov_b32 v15, s5 s_waitcnt vmcnt(0) v_readfirstlane_b32 s16, v0 v_readfirstlane_b32 s17, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[16:17], s[16:17], s[4:5] s_mul_i32 s7, s17, 24 s_mul_hi_u32 s15, s16, 24 s_mul_i32 s16, s16, 24 s_add_i32 s15, s15, s7 v_add_co_u32 v12, vcc_lo, v24, s16 v_add_co_ci_u32_e32 v13, vcc_lo, s15, v25, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[12:13], v[16:17], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v29, v[14:17], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[16:17] s_cbranch_execz .LBB1_70 ; %bb.68: ; %.preheader1.i.i17.preheader ; in Loop: Header=BB1_2 Depth=1 s_mov_b32 s15, 0 .LBB1_69: ; %.preheader1.i.i17 ; Parent Loop BB1_2 Depth=1 ; => This Inner Loop Header: Depth=2 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[12:13], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v29, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s15, vcc_lo, s15 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s15 s_cbranch_execnz .LBB1_69 .LBB1_70: ; %Flow137 ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s7 global_load_b64 v[0:1], v29, s[2:3] offset:16 s_mov_b32 s15, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v2, s15, 0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB1_72 ; %bb.71: ; in Loop: Header=BB1_2 Depth=1 s_bcnt1_i32_b32 s15, s15 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v28, s15 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[28:29], off offset:8 .LBB1_72: ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB1_74 ; %bb.73: ; in Loop: Header=BB1_2 Depth=1 global_load_b32 v28, v[0:1], off offset:24 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v28 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[28:29], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB1_74: ; %Flow138 ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s13, s13, s1 v_add_co_u32 v0, vcc_lo, v24, s14 v_add_co_ci_u32_e32 v1, vcc_lo, s13, v25, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB1_75: ; Parent Loop BB1_2 Depth=1 ; => This Inner Loop Header: Depth=2 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_77 ; %bb.76: ; in Loop: Header=BB1_75 Depth=2 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB1_77: ; in Loop: Header=BB1_75 Depth=2 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB1_79 ; %bb.78: ; in Loop: Header=BB1_75 Depth=2 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB1_80 .LBB1_79: ; in Loop: Header=BB1_75 Depth=2 s_mov_b32 s1, -1 .LBB1_80: ; %Flow132 ; in Loop: Header=BB1_75 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB1_75 ; %bb.81: ; in Loop: Header=BB1_2 Depth=1 global_load_b128 v[0:3], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_85 ; %bb.82: ; in Loop: Header=BB1_2 Depth=1 s_clause 0x2 global_load_b64 v[2:3], v29, s[2:3] offset:40 global_load_b64 v[8:9], v29, s[2:3] offset:24 glc global_load_b64 v[14:15], v29, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v16, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v17, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v12, vcc_lo, v16, s4 v_add_co_ci_u32_e32 v13, vcc_lo, s5, v17, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[12:13] v_dual_cndmask_b32 v13, v13, v17 :: v_dual_cndmask_b32 v12, v12, v16 v_and_b32_e32 v3, v13, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_and_b32_e32 v2, v12, v2 v_mul_hi_u32 v16, v2, 24 v_mul_lo_u32 v2, v2, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v2, vcc_lo, v14, v2 v_mov_b32_e32 v14, v8 v_mul_lo_u32 v3, v3, 24 v_add_nc_u32_e32 v3, v16, v3 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v3, vcc_lo, v15, v3, vcc_lo v_mov_b32_e32 v15, v9 global_store_b64 v[2:3], v[8:9], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[14:15], v29, v[12:15], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[14:15], v[8:9] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB1_85 ; %bb.83: ; %.preheader.i.i16.preheader ; in Loop: Header=BB1_2 Depth=1 s_mov_b32 s0, 0 .LBB1_84: ; %.preheader.i.i16 ; Parent Loop BB1_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_store_b64 v[2:3], v[14:15], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v29, v[12:15], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[14:15] v_dual_mov_b32 v15, v9 :: v_dual_mov_b32 v14, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB1_84 .LBB1_85: ; %__ockl_hostcall_preview.exit20 ; in Loop: Header=BB1_2 Depth=1 s_or_b32 exec_lo, exec_lo, s1 v_sub_co_u32 v4, vcc_lo, v4, v30 v_sub_co_ci_u32_e32 v5, vcc_lo, v5, v31, vcc_lo v_add_co_u32 v6, s0, v6, v30 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_ci_u32_e64 v7, s0, v7, v31, s0 v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB1_2 ; %bb.86: ; %Flow177 s_or_b32 exec_lo, exec_lo, s11 ; implicit-def: $vgpr8 .LBB1_87: ; %Flow193 s_and_not1_saveexec_b32 s1, s10 s_cbranch_execz .LBB1_116 ; %bb.88: s_load_b64 s[2:3], s[8:9], 0x50 s_waitcnt vmcnt(0) v_mbcnt_lo_u32_b32 v2, -1, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_readfirstlane_b32 s0, v2 v_mov_b32_e32 v9, 0 v_mov_b32_e32 v10, 0 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB1_94 ; %bb.89: v_mov_b32_e32 v0, 0 s_mov_b32 s5, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[5:6], v0, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[3:4], v0, s[2:3] offset:40 global_load_b64 v[9:10], v0, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v3, v3, v5 v_and_b32_e32 v4, v4, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v7, v3, 24 v_mul_lo_u32 v4, v4, 24 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v4, v7, v4 s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v9, v3 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, v10, v4, vcc_lo global_load_b64 v[3:4], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[9:10], v0, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[9:10], v[5:6] s_cbranch_execz .LBB1_93 ; %bb.90: ; %.preheader3.i.i.preheader s_mov_b32 s6, 0 .LBB1_91: ; %.preheader3.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[3:4], v0, s[2:3] offset:40 global_load_b64 v[11:12], v0, s[2:3] v_dual_mov_b32 v5, v9 :: v_dual_mov_b32 v6, v10 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v3, v3, v5 s_waitcnt vmcnt(0) v_mad_u64_u32 v[9:10], null, v3, 24, v[11:12] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v3, v10 :: v_dual_and_b32 v4, v4, v6 v_mad_u64_u32 v[10:11], null, v4, 24, v[3:4] global_load_b64 v[3:4], v[9:10], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[9:10], v0, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[5:6] s_or_b32 s6, vcc_lo, s6 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s6 s_cbranch_execnz .LBB1_91 ; %bb.92: ; %Flow189 s_or_b32 exec_lo, exec_lo, s6 .LBB1_93: ; %Flow191 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s5 .LBB1_94: ; %.loopexit4.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s4, v9 v_readfirstlane_b32 s5, v10 s_mov_b32 s11, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[11:12], v3, s[2:3] offset:40 global_load_b128 v[4:7], v3, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v11 v_readfirstlane_b32 s7, v12 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s8, s7, 24 s_mul_hi_u32 s9, s6, 24 s_mul_i32 s10, s6, 24 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB1_96 ; %bb.95: s_add_i32 s13, s9, s8 s_waitcnt vmcnt(0) v_add_co_u32 v13, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v14, vcc_lo, s13, v5, vcc_lo v_dual_mov_b32 v9, s11 :: v_dual_mov_b32 v10, v3 v_dual_mov_b32 v11, 2 :: v_dual_mov_b32 v12, 1 global_store_b128 v[13:14], v[9:12], off offset:8 .LBB1_96: s_or_b32 exec_lo, exec_lo, s12 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[9:10], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s6 v_add_co_ci_u32_e32 v7, vcc_lo, s7, v7, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v9 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v0, 0xffffff1f, v8, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v10, vcc_lo v_mov_b32_e32 v2, v3 v_dual_mov_b32 v8, s12 :: v_dual_mov_b32 v11, s15 v_dual_mov_b32 v9, s13 :: v_dual_mov_b32 v10, s14 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB1_104 ; %bb.97: v_mov_b32_e32 v10, 0 s_mov_b32 s7, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[2:3] offset:32 glc global_load_b64 v[0:1], v10, s[2:3] offset:40 v_dual_mov_b32 v11, s4 :: v_dual_mov_b32 v12, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v1, s5, v1 v_and_b32_e32 v0, s4, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v1, v1, 24 v_mul_hi_u32 v2, v0, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v2, v1 v_add_co_u32 v8, vcc_lo, v4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v9, vcc_lo, v5, v1, vcc_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB1_100 ; %bb.98: ; %.preheader1.i.i.preheader s_mov_b32 s11, 0 .LBB1_99: ; %.preheader1.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB1_99 .LBB1_100: ; %Flow187 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v3, 0 s_mov_b32 s11, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v2, s11, 0 global_load_b64 v[0:1], v3, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB1_102 ; %bb.101: s_bcnt1_i32_b32 s11, s11 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s11 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB1_102: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB1_104 ; %bb.103: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB1_104: ; %Flow188 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s9, s9, s8 v_add_co_u32 v0, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v1, vcc_lo, s9, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB1_105: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB1_107 ; %bb.106: ; in Loop: Header=BB1_105 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB1_107: ; in Loop: Header=BB1_105 Depth=1 s_or_b32 exec_lo, exec_lo, s6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s6, v2 s_cmp_eq_u32 s6, 0 s_cbranch_scc1 .LBB1_109 ; %bb.108: ; in Loop: Header=BB1_105 Depth=1 s_mov_b32 s6, 0 s_sleep 1 s_branch .LBB1_110 .LBB1_109: ; in Loop: Header=BB1_105 Depth=1 s_mov_b32 s6, -1 .LBB1_110: ; %Flow182 ; in Loop: Header=BB1_105 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s6 s_cbranch_vccnz .LBB1_105 ; %bb.111: global_load_b128 v[0:3], v[6:7], off s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB1_115 ; %bb.112: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[2:3] offset:40 global_load_b64 v[9:10], v8, s[2:3] offset:24 glc global_load_b64 v[6:7], v8, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB1_115 ; %bb.113: ; %.preheader.i.i.preheader s_mov_b32 s0, 0 .LBB1_114: ; %.preheader.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB1_114 .LBB1_115: ; %__ockl_hostcall_preview.exit s_or_b32 exec_lo, exec_lo, s6 .LBB1_116: ; %Flow194 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_waitcnt vmcnt(0) lgkmcnt(0) s_setpc_b64 s[30:31] .Lfunc_end1: .size __ockl_printf_append_string_n, .Lfunc_end1-__ockl_printf_append_string_n ; -- End function .section .AMDGPU.csdata,"",@progbits ; Function info: ; codeLenInByte = 5688 ; NumSgprs: 34 ; NumVgprs: 36 ; ScratchSize: 0 ; MemoryBound: 0 .text .protected _Z8cgkernelv ; -- Begin function _Z8cgkernelv .globl _Z8cgkernelv .p2align 8 .type _Z8cgkernelv,@function _Z8cgkernelv: ; @_Z8cgkernelv ; %bb.0: s_mov_b64 s[18:19], s[0:1] s_load_b64 s[0:1], s[0:1], 0xc v_mov_b32_e32 v8, 0 s_mov_b32 s21, s14 s_mov_b32 s22, s13 s_mov_b64 s[8:9], s[18:19] s_mov_b32 s12, s13 s_mov_b32 s13, s14 s_mov_b32 s14, s15 s_mov_b32 s32, 0 s_mov_b32 s20, s15 s_waitcnt lgkmcnt(0) s_lshr_b32 s2, s0, 16 s_and_b32 s0, s0, 0xffff s_and_b32 s1, s1, 0xffff s_mul_i32 s23, s2, s0 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) s_mul_i32 s23, s23, s1 v_mov_b32_e32 v38, v0 v_bfe_u32 v1, v38, 10, 10 v_bfe_u32 v2, v38, 20, 10 v_and_b32_e32 v0, 0x3ff, v38 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_mad_u32_u24 v1, v2, s2, v1 s_getpc_b64 s[2:3] s_add_u32 s2, s2, _Z12sumReductionN18cooperative_groups12thread_groupEPii@rel32@lo+4 s_addc_u32 s3, s3, _Z12sumReductionN18cooperative_groups12thread_groupEPii@rel32@hi+12 v_mad_u64_u32 v[36:37], null, v1, s0, v[0:1] s_mov_b64 s[0:1], src_shared_base s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_dual_mov_b32 v0, 3 :: v_dual_mov_b32 v9, s1 v_mov_b32_e32 v1, s23 v_dual_mov_b32 v31, v38 :: v_dual_mov_b32 v10, v36 s_swappc_b64 s[30:31], s[2:3] s_delay_alu instid0(VALU_DEP_3) v_mov_b32_e32 v43, v0 v_mbcnt_lo_u32_b32 v40, -1, 0 s_mov_b32 s26, exec_lo v_cmpx_eq_u32_e32 0, v36 s_cbranch_execz .LBB2_162 ; %bb.1: s_load_b64 s[24:25], s[18:19], 0x50 v_mov_b32_e32 v4, v40 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v4 v_cmp_eq_u32_e64 s0, s0, v4 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_7 ; %bb.2: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[24:25] offset:40 global_load_b64 v[5:6], v0, s[24:25] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB2_6 ; %bb.3: ; %.preheader3.i.i.i.preheader s_mov_b32 s3, 0 .LBB2_4: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[24:25] offset:40 global_load_b64 v[10:11], v0, s[24:25] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB2_4 ; %bb.5: ; %Flow491 s_or_b32 exec_lo, exec_lo, s3 .LBB2_6: ; %Flow493 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB2_7: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[24:25] offset:40 global_load_b128 v[0:3], v5, s[24:25] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB2_9 ; %bb.8: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB2_9: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB2_16 ; %bb.10: v_mov_b32_e32 v10, 0 s_mov_b32 s5, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[24:25] offset:32 glc global_load_b64 v[2:3], v10, s[24:25] offset:40 v_dual_mov_b32 v11, s2 :: v_dual_mov_b32 v12, s3 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s3, v3 v_and_b32_e32 v2, s2, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB2_12 .LBB2_11: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB2_11 .LBB2_12: ; %Flow489 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[24:25] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB2_14 ; %bb.13: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB2_14: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB2_16 ; %bb.15: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB2_16: ; %Flow490 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB2_17: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_19 ; %bb.18: ; in Loop: Header=BB2_17 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB2_19: ; in Loop: Header=BB2_17 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB2_21 ; %bb.20: ; in Loop: Header=BB2_17 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB2_22 .LBB2_21: ; in Loop: Header=BB2_17 Depth=1 s_mov_b32 s1, -1 .LBB2_22: ; %Flow484 ; in Loop: Header=BB2_17 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB2_17 ; %bb.23: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_27 ; %bb.24: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[24:25] offset:40 global_load_b64 v[9:10], v8, s[24:25] offset:24 glc global_load_b64 v[6:7], v8, s[24:25] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB2_27 ; %bb.25: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB2_26: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB2_26 .LBB2_27: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str@rel32@lo+4 s_addc_u32 s1, s1, .str@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 s_mov_b64 s[8:9], s[18:19] s_cselect_b32 s4, 0x42, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v2, v40 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_33 ; %bb.28: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[24:25] offset:40 global_load_b64 v[8:9], v3, s[24:25] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB2_32 ; %bb.29: ; %.preheader3.i.i.i68.preheader s_mov_b32 s3, 0 .LBB2_30: ; %.preheader3.i.i.i68 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[24:25] offset:40 global_load_b64 v[10:11], v3, s[24:25] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB2_30 ; %bb.31: ; %Flow477 s_or_b32 exec_lo, exec_lo, s3 .LBB2_32: ; %Flow479 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB2_33: ; %.loopexit4.i.i.i63 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s1, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[24:25] offset:40 global_load_b128 v[4:7], v3, s[24:25] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s6, s5, 24 s_mul_hi_u32 s7, s4, 24 s_mul_i32 s8, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB2_35 ; %bb.34: v_dual_mov_b32 v8, s1 :: v_dual_mov_b32 v9, v3 s_add_i32 s1, s7, s6 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v13, vcc_lo, s1, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB2_35: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s12, 0 s_add_i32 s1, s23, -1 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s1 v_dual_mov_b32 v8, s12 :: v_dual_mov_b32 v11, s15 v_dual_mov_b32 v9, s13 :: v_dual_mov_b32 v10, s14 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB2_43 ; %bb.36: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[24:25] offset:32 glc global_load_b64 v[0:1], v10, s[24:25] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v0 v_readfirstlane_b32 s11, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[2:3] s_mul_i32 s5, s11, 24 s_mul_hi_u32 s9, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB2_39 ; %bb.37: ; %.preheader1.i.i.i66.preheader s_mov_b32 s9, 0 .LBB2_38: ; %.preheader1.i.i.i66 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s9, vcc_lo, s9 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s9 s_cbranch_execnz .LBB2_38 .LBB2_39: ; %Flow475 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s9, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s9, 0 global_load_b64 v[0:1], v3, s[24:25] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB2_41 ; %bb.40: s_bcnt1_i32_b32 s9, s9 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s9 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB2_41: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB2_43 ; %bb.42: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB2_43: ; %Flow476 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s7, s7, s6 v_add_co_u32 v0, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v1, vcc_lo, s7, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB2_44: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB2_46 ; %bb.45: ; in Loop: Header=BB2_44 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB2_46: ; in Loop: Header=BB2_44 Depth=1 s_or_b32 exec_lo, exec_lo, s4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s4, v2 s_cmp_eq_u32 s4, 0 s_cbranch_scc1 .LBB2_48 ; %bb.47: ; in Loop: Header=BB2_44 Depth=1 s_mov_b32 s4, 0 s_sleep 1 s_branch .LBB2_49 .LBB2_48: ; in Loop: Header=BB2_44 Depth=1 s_mov_b32 s4, -1 .LBB2_49: ; %Flow470 ; in Loop: Header=BB2_44 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s4 s_cbranch_vccnz .LBB2_44 ; %bb.50: global_load_b64 v[41:42], v[6:7], off s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB2_54 ; %bb.51: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[24:25] offset:40 global_load_b64 v[7:8], v6, s[24:25] offset:24 glc global_load_b64 v[4:5], v6, s[24:25] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB2_54 ; %bb.52: ; %.preheader.i.i.i65.preheader s_mov_b32 s0, 0 .LBB2_53: ; %.preheader.i.i.i65 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB2_53 .LBB2_54: ; %__ockl_printf_append_args.exit s_or_b32 exec_lo, exec_lo, s4 v_mov_b32_e32 v4, v40 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v4 v_cmp_eq_u32_e64 s0, s0, v4 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s2, s0 s_cbranch_execz .LBB2_60 ; %bb.55: v_mov_b32_e32 v0, 0 s_mov_b32 s3, exec_lo global_load_b64 v[8:9], v0, s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[24:25] offset:40 global_load_b64 v[5:6], v0, s[24:25] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB2_59 ; %bb.56: ; %.preheader3.i.i.i74.preheader s_mov_b32 s4, 0 .LBB2_57: ; %.preheader3.i.i.i74 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[24:25] offset:40 global_load_b64 v[10:11], v0, s[24:25] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s4, vcc_lo, s4 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s4 s_cbranch_execnz .LBB2_57 ; %bb.58: ; %Flow463 s_or_b32 exec_lo, exec_lo, s4 .LBB2_59: ; %Flow465 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB2_60: ; %.loopexit4.i.i.i69 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s9, exec_lo s_clause 0x1 global_load_b64 v[8:9], v5, s[24:25] offset:40 global_load_b128 v[0:3], v5, s[24:25] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s6, s5, 24 s_mul_hi_u32 s7, s4, 24 s_mul_i32 s8, s4, 24 s_and_saveexec_b32 s10, s0 s_cbranch_execz .LBB2_62 ; %bb.61: v_dual_mov_b32 v6, s9 :: v_dual_mov_b32 v7, v5 s_add_i32 s9, s7, s6 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v11, vcc_lo, s9, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB2_62: s_or_b32 exec_lo, exec_lo, s10 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v6 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v41, 0xffffff1f, v41, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v3, v7, vcc_lo v_mov_b32_e32 v44, v5 v_dual_mov_b32 v2, s12 :: v_dual_mov_b32 v5, s15 v_dual_mov_b32 v3, s13 :: v_dual_mov_b32 v4, s14 s_clause 0x3 global_store_b128 v[6:7], v[41:44], off global_store_b128 v[6:7], v[2:5], off offset:16 global_store_b128 v[6:7], v[2:5], off offset:32 global_store_b128 v[6:7], v[2:5], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB2_70 ; %bb.63: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[24:25] offset:32 glc global_load_b64 v[2:3], v10, s[24:25] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v2 v_readfirstlane_b32 s11, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[2:3] s_mul_i32 s5, s11, 24 s_mul_hi_u32 s9, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v0, s10 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB2_66 ; %bb.64: ; %.preheader1.i.i.i72.preheader s_mov_b32 s9, 0 .LBB2_65: ; %.preheader1.i.i.i72 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[8:9], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s9, vcc_lo, s9 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s9 s_cbranch_execnz .LBB2_65 .LBB2_66: ; %Flow461 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s9, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s9, 0 global_load_b64 v[2:3], v5, s[24:25] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB2_68 ; %bb.67: s_bcnt1_i32_b32 s9, s9 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s9 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB2_68: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB2_70 ; %bb.69: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB2_70: ; %Flow462 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s7, s7, s6 v_add_co_u32 v0, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v1, vcc_lo, s7, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB2_71: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB2_73 ; %bb.72: ; in Loop: Header=BB2_71 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB2_73: ; in Loop: Header=BB2_71 Depth=1 s_or_b32 exec_lo, exec_lo, s4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s4, v2 s_cmp_eq_u32 s4, 0 s_cbranch_scc1 .LBB2_75 ; %bb.74: ; in Loop: Header=BB2_71 Depth=1 s_mov_b32 s4, 0 s_sleep 1 s_branch .LBB2_76 .LBB2_75: ; in Loop: Header=BB2_71 Depth=1 s_mov_b32 s4, -1 .LBB2_76: ; %Flow456 ; in Loop: Header=BB2_71 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s4 s_cbranch_vccnz .LBB2_71 ; %bb.77: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB2_81 ; %bb.78: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[24:25] offset:40 global_load_b64 v[9:10], v8, s[24:25] offset:24 glc global_load_b64 v[6:7], v8, s[24:25] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB2_81 ; %bb.79: ; %.preheader.i.i.i71.preheader s_mov_b32 s0, 0 .LBB2_80: ; %.preheader.i.i.i71 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB2_80 .LBB2_81: ; %__ockl_printf_append_args.exit75 s_or_b32 exec_lo, exec_lo, s4 v_mov_b32_e32 v2, v40 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s2, s0 s_cbranch_execz .LBB2_87 ; %bb.82: v_mov_b32_e32 v3, 0 s_mov_b32 s3, exec_lo global_load_b64 v[6:7], v3, s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[24:25] offset:40 global_load_b64 v[8:9], v3, s[24:25] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB2_86 ; %bb.83: ; %.preheader3.i.i.i81.preheader s_mov_b32 s4, 0 .LBB2_84: ; %.preheader3.i.i.i81 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[24:25] offset:40 global_load_b64 v[10:11], v3, s[24:25] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s4, vcc_lo, s4 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s4 s_cbranch_execnz .LBB2_84 ; %bb.85: ; %Flow449 s_or_b32 exec_lo, exec_lo, s4 .LBB2_86: ; %Flow451 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB2_87: ; %.loopexit4.i.i.i76 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s9, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[24:25] offset:40 global_load_b128 v[4:7], v3, s[24:25] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s6, s5, 24 s_mul_hi_u32 s7, s4, 24 s_mul_i32 s8, s4, 24 s_and_saveexec_b32 s10, s0 s_cbranch_execz .LBB2_89 ; %bb.88: v_dual_mov_b32 v8, s9 :: v_dual_mov_b32 v9, v3 s_add_i32 s9, s7, s6 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v13, vcc_lo, s9, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB2_89: s_or_b32 exec_lo, exec_lo, s10 s_lshl_b64 s[4:5], s[4:5], 12 s_mul_i32 s1, s1, s23 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 s_lshr_b32 s9, s1, 31 v_add_co_ci_u32_e32 v6, vcc_lo, s5, v7, vcc_lo s_add_i32 s1, s1, s9 s_mov_b32 s12, 0 s_ashr_i32 s1, s1, 1 v_add_co_u32 v10, vcc_lo, v2, v8 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v0, 0xffffff1d, v0, 34 v_add_co_ci_u32_e32 v11, vcc_lo, v6, v9, vcc_lo v_mov_b32_e32 v2, s1 v_dual_mov_b32 v6, s12 :: v_dual_mov_b32 v9, s15 v_dual_mov_b32 v7, s13 :: v_dual_mov_b32 v8, s14 s_clause 0x3 global_store_b128 v[10:11], v[0:3], off global_store_b128 v[10:11], v[6:9], off offset:16 global_store_b128 v[10:11], v[6:9], off offset:32 global_store_b128 v[10:11], v[6:9], off offset:48 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_97 ; %bb.90: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s2 v_mov_b32_e32 v10, s3 s_clause 0x1 global_load_b64 v[11:12], v8, s[24:25] offset:32 glc global_load_b64 v[0:1], v8, s[24:25] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s4, v0 v_readfirstlane_b32 s5, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[4:5], s[2:3] s_mul_i32 s5, s5, 24 s_mul_hi_u32 s9, s4, 24 s_mul_i32 s4, s4, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v4, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v5, vcc_lo s_mov_b32 s4, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[9:12], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[11:12] s_cbranch_execz .LBB2_93 ; %bb.91: ; %.preheader1.i.i.i79.preheader s_mov_b32 s5, 0 .LBB2_92: ; %.preheader1.i.i.i79 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[6:7], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v8, v[0:3], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB2_92 .LBB2_93: ; %Flow447 s_or_b32 exec_lo, exec_lo, s4 v_mov_b32_e32 v3, 0 s_mov_b32 s5, exec_lo s_mov_b32 s4, exec_lo v_mbcnt_lo_u32_b32 v2, s5, 0 global_load_b64 v[0:1], v3, s[24:25] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB2_95 ; %bb.94: s_bcnt1_i32_b32 s5, s5 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s5 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB2_95: s_or_b32 exec_lo, exec_lo, s4 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB2_97 ; %bb.96: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s4, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s4, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB2_97: ; %Flow448 s_or_b32 exec_lo, exec_lo, s1 s_add_i32 s7, s7, s6 v_add_co_u32 v0, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v1, vcc_lo, s7, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB2_98: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_100 ; %bb.99: ; in Loop: Header=BB2_98 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB2_100: ; in Loop: Header=BB2_98 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB2_102 ; %bb.101: ; in Loop: Header=BB2_98 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB2_103 .LBB2_102: ; in Loop: Header=BB2_98 Depth=1 s_mov_b32 s1, -1 .LBB2_103: ; %Flow442 ; in Loop: Header=BB2_98 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB2_98 ; %bb.104: s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_108 ; %bb.105: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[24:25] offset:40 global_load_b64 v[7:8], v6, s[24:25] offset:24 glc global_load_b64 v[4:5], v6, s[24:25] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB2_108 ; %bb.106: ; %.preheader.i.i.i78.preheader s_mov_b32 s0, 0 .LBB2_107: ; %.preheader.i.i.i78 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB2_107 .LBB2_108: ; %__ockl_printf_append_args.exit82 s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v4, v40 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v4 v_cmp_eq_u32_e64 s0, s0, v4 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_114 ; %bb.109: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[8:9], v0, s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[24:25] offset:40 global_load_b64 v[5:6], v0, s[24:25] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB2_113 ; %bb.110: ; %.preheader3.i.i.i88.preheader s_mov_b32 s3, 0 .LBB2_111: ; %.preheader3.i.i.i88 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[24:25] offset:40 global_load_b64 v[10:11], v0, s[24:25] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB2_111 ; %bb.112: ; %Flow435 s_or_b32 exec_lo, exec_lo, s3 .LBB2_113: ; %Flow437 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB2_114: ; %.loopexit4.i.i.i83 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[8:9], v5, s[24:25] offset:40 global_load_b128 v[0:3], v5, s[24:25] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB2_116 ; %bb.115: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB2_116: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB2_124 ; %bb.117: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[24:25] offset:32 glc global_load_b64 v[2:3], v10, s[24:25] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB2_120 ; %bb.118: ; %.preheader1.i.i.i86.preheader s_mov_b32 s8, 0 .LBB2_119: ; %.preheader1.i.i.i86 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB2_119 .LBB2_120: ; %Flow433 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[24:25] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB2_122 ; %bb.121: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB2_122: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB2_124 ; %bb.123: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB2_124: ; %Flow434 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB2_125: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_127 ; %bb.126: ; in Loop: Header=BB2_125 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB2_127: ; in Loop: Header=BB2_125 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB2_129 ; %bb.128: ; in Loop: Header=BB2_125 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB2_130 .LBB2_129: ; in Loop: Header=BB2_125 Depth=1 s_mov_b32 s1, -1 .LBB2_130: ; %Flow428 ; in Loop: Header=BB2_125 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB2_125 ; %bb.131: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_135 ; %bb.132: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[24:25] offset:40 global_load_b64 v[9:10], v8, s[24:25] offset:24 glc global_load_b64 v[6:7], v8, s[24:25] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB2_135 ; %bb.133: ; %.preheader.i.i.i85.preheader s_mov_b32 s0, 0 .LBB2_134: ; %.preheader.i.i.i85 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB2_134 .LBB2_135: ; %__ockl_printf_begin.exit89 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.1@rel32@lo+4 s_addc_u32 s1, s1, .str.1@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 s_mov_b64 s[8:9], s[18:19] s_cselect_b32 s4, 52, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v2, v40 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_141 ; %bb.136: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[24:25] offset:40 global_load_b64 v[8:9], v3, s[24:25] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB2_140 ; %bb.137: ; %.preheader3.i.i.i95.preheader s_mov_b32 s3, 0 .LBB2_138: ; %.preheader3.i.i.i95 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[24:25] offset:40 global_load_b64 v[10:11], v3, s[24:25] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB2_138 ; %bb.139: ; %Flow421 s_or_b32 exec_lo, exec_lo, s3 .LBB2_140: ; %Flow423 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB2_141: ; %.loopexit4.i.i.i90 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[24:25] offset:40 global_load_b128 v[4:7], v3, s[24:25] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB2_143 ; %bb.142: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB2_143: s_or_b32 exec_lo, exec_lo, s9 s_ashr_i32 s8, s23, 31 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_lshr_b32 s8, s8, 28 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 s_add_i32 s8, s23, s8 v_add_co_ci_u32_e32 v6, vcc_lo, s5, v7, vcc_lo s_ashr_i32 s4, s8, 4 s_mov_b32 s8, 0 v_add_co_u32 v10, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1d, v0, 34 v_add_co_ci_u32_e32 v11, vcc_lo, v6, v9, vcc_lo v_mov_b32_e32 v2, s4 v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v9, s11 v_dual_mov_b32 v7, s9 :: v_dual_mov_b32 v8, s10 s_clause 0x3 global_store_b128 v[10:11], v[0:3], off global_store_b128 v[10:11], v[6:9], off offset:16 global_store_b128 v[10:11], v[6:9], off offset:32 global_store_b128 v[10:11], v[6:9], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB2_151 ; %bb.144: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s2 v_mov_b32_e32 v10, s3 s_clause 0x1 global_load_b64 v[11:12], v8, s[24:25] offset:32 glc global_load_b64 v[0:1], v8, s[24:25] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[9:12], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[11:12] s_cbranch_execz .LBB2_147 ; %bb.145: ; %.preheader1.i.i.i93.preheader s_mov_b32 s8, 0 .LBB2_146: ; %.preheader1.i.i.i93 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[6:7], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v8, v[0:3], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB2_146 .LBB2_147: ; %Flow419 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[24:25] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB2_149 ; %bb.148: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB2_149: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB2_151 ; %bb.150: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB2_151: ; %Flow420 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB2_152: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_154 ; %bb.153: ; in Loop: Header=BB2_152 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB2_154: ; in Loop: Header=BB2_152 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB2_156 ; %bb.155: ; in Loop: Header=BB2_152 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB2_157 .LBB2_156: ; in Loop: Header=BB2_152 Depth=1 s_mov_b32 s1, -1 .LBB2_157: ; %Flow414 ; in Loop: Header=BB2_152 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB2_152 ; %bb.158: s_and_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB2_162 ; %bb.159: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[24:25] offset:40 global_load_b64 v[7:8], v6, s[24:25] offset:24 glc global_load_b64 v[4:5], v6, s[24:25] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB2_162 ; %bb.160: ; %.preheader.i.i.i92.preheader s_mov_b32 s0, 0 .LBB2_161: ; %.preheader.i.i.i92 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB2_161 .LBB2_162: ; %Flow494 s_or_b32 exec_lo, exec_lo, s26 v_dual_mov_b32 v31, v38 :: v_dual_and_b32 v0, -16, v36 v_and_b32_e32 v16, 15, v36 s_add_i32 s23, s23, 15 s_mov_b64 s[0:1], src_shared_base s_delay_alu instid0(VALU_DEP_2) v_ashrrev_i32_e32 v1, 31, v0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, _Z12sumReductionN18cooperative_groups12thread_groupEPii@rel32@lo+4 s_addc_u32 s3, s3, _Z12sumReductionN18cooperative_groups12thread_groupEPii@rel32@hi+12 s_lshr_b32 s0, s23, 4 v_lshrrev_b32_e32 v6, 4, v36 v_dual_mov_b32 v4, 1 :: v_dual_mov_b32 v7, s0 v_lshlrev_b64 v[0:1], 2, v[0:1] s_mov_b64 s[8:9], s[18:19] s_mov_b32 s12, s22 s_mov_b32 s13, s21 s_mov_b32 s14, s20 v_mov_b32_e32 v5, 16 v_add_co_u32 v8, vcc_lo, 0, v0 v_add_co_ci_u32_e32 v9, vcc_lo, s1, v1, vcc_lo v_dual_mov_b32 v0, 4 :: v_dual_mov_b32 v1, 16 v_mov_b32_e32 v10, v16 s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v38, v0 s_mov_b32 s0, exec_lo v_cmpx_eq_u32_e32 0, v16 s_cbranch_execz .LBB2_243 ; %bb.163: s_load_b64 s[20:21], s[18:19], 0x50 v_mov_b32_e32 v4, v40 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v4 v_cmp_eq_u32_e64 s0, s0, v4 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_169 ; %bb.164: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[5:6], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB2_168 ; %bb.165: ; %.preheader3.i.i.i108.preheader s_mov_b32 s3, 0 .LBB2_166: ; %.preheader3.i.i.i108 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[10:11], v0, s[20:21] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB2_166 ; %bb.167: ; %Flow405 s_or_b32 exec_lo, exec_lo, s3 .LBB2_168: ; %Flow407 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB2_169: ; %.loopexit4.i.i.i103 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[20:21] offset:40 global_load_b128 v[0:3], v5, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB2_171 ; %bb.170: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB2_171: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB2_178 ; %bb.172: v_mov_b32_e32 v10, 0 s_mov_b32 s5, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[2:3], v10, s[20:21] offset:40 v_dual_mov_b32 v11, s2 :: v_dual_mov_b32 v12, s3 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s3, v3 v_and_b32_e32 v2, s2, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB2_174 .LBB2_173: ; %.preheader1.i.i.i106 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB2_173 .LBB2_174: ; %Flow403 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB2_176 ; %bb.175: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB2_176: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB2_178 ; %bb.177: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB2_178: ; %Flow404 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB2_179: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_181 ; %bb.180: ; in Loop: Header=BB2_179 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB2_181: ; in Loop: Header=BB2_179 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB2_183 ; %bb.182: ; in Loop: Header=BB2_179 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB2_184 .LBB2_183: ; in Loop: Header=BB2_179 Depth=1 s_mov_b32 s1, -1 .LBB2_184: ; %Flow398 ; in Loop: Header=BB2_179 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB2_179 ; %bb.185: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_189 ; %bb.186: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB2_189 ; %bb.187: ; %.preheader.i.i.i105.preheader s_mov_b32 s0, 0 .LBB2_188: ; %.preheader.i.i.i105 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB2_188 .LBB2_189: ; %__ockl_printf_begin.exit109 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.2@rel32@lo+4 s_addc_u32 s1, s1, .str.2@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 s_mov_b64 s[8:9], s[18:19] s_cselect_b32 s4, 0x4e, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v5, v40 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v5 v_mov_b32_e32 v7, 0 v_dual_mov_b32 v37, v1 :: v_dual_mov_b32 v8, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v5 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_195 ; %bb.190: v_mov_b32_e32 v1, 0 s_mov_b32 s2, exec_lo global_load_b64 v[9:10], v1, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[2:3], v1, s[20:21] offset:40 global_load_b64 v[6:7], v1, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v2, v2, v9 v_and_b32_e32 v3, v3, v10 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v3, v3, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, v7, v3, vcc_lo global_load_b64 v[7:8], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[7:8], v1, v[7:10], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[7:8], v[9:10] s_cbranch_execz .LBB2_194 ; %bb.191: ; %.preheader3.i.i.i115.preheader s_mov_b32 s3, 0 .LBB2_192: ; %.preheader3.i.i.i115 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[2:3], v1, s[20:21] offset:40 global_load_b64 v[11:12], v1, s[20:21] v_dual_mov_b32 v10, v8 :: v_dual_mov_b32 v9, v7 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v2, v9 v_and_b32_e32 v8, v3, v10 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[6:7], null, v2, 24, v[11:12] v_mov_b32_e32 v2, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[3:4], null, v8, 24, v[2:3] v_mov_b32_e32 v7, v3 global_load_b64 v[7:8], v[6:7], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[7:8], v1, v[7:10], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[9:10] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB2_192 ; %bb.193: ; %Flow391 s_or_b32 exec_lo, exec_lo, s3 .LBB2_194: ; %Flow393 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB2_195: ; %.loopexit4.i.i.i110 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v6, 0 v_readfirstlane_b32 s2, v7 v_readfirstlane_b32 s3, v8 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[9:10], v6, s[20:21] offset:40 global_load_b128 v[1:4], v6, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v9 v_readfirstlane_b32 s5, v10 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB2_197 ; %bb.196: v_dual_mov_b32 v7, s8 :: v_dual_mov_b32 v8, v6 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v11, vcc_lo, v1, s7 v_add_co_ci_u32_e32 v12, vcc_lo, s8, v2, vcc_lo v_dual_mov_b32 v9, 2 :: v_dual_mov_b32 v10, 1 global_store_b128 v[11:12], v[7:10], off offset:8 .LBB2_197: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[7:8], 6, v[5:6] s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v3, s4 v_add_co_ci_u32_e32 v4, vcc_lo, s5, v4, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v7, vcc_lo, v3, v7 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v36, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v8, vcc_lo, v4, v8, vcc_lo v_mov_b32_e32 v39, v6 v_dual_mov_b32 v3, s8 :: v_dual_mov_b32 v6, s11 v_dual_mov_b32 v4, s9 :: v_dual_mov_b32 v5, s10 s_clause 0x3 global_store_b128 v[7:8], v[36:39], off global_store_b128 v[7:8], v[3:6], off offset:16 global_store_b128 v[7:8], v[3:6], off offset:32 global_store_b128 v[7:8], v[3:6], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB2_205 ; %bb.198: v_dual_mov_b32 v0, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v0, s[20:21] offset:32 glc global_load_b64 v[3:4], v0, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v3 v_readfirstlane_b32 s9, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v9, vcc_lo, v1, s8 v_add_co_ci_u32_e32 v10, vcc_lo, s9, v2, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[9:10], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v0, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[5:6], v[13:14] s_cbranch_execz .LBB2_201 ; %bb.199: ; %.preheader1.i.i.i113.preheader s_mov_b32 s8, 0 .LBB2_200: ; %.preheader1.i.i.i113 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v3, s2 :: v_dual_mov_b32 v4, s3 s_sleep 1 global_store_b64 v[9:10], v[5:6], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[3:4], v0, v[3:6], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[3:4], v[5:6] v_dual_mov_b32 v6, v4 :: v_dual_mov_b32 v5, v3 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB2_200 .LBB2_201: ; %Flow389 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v6, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v0, s8, 0 global_load_b64 v[3:4], v6, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB2_203 ; %bb.202: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v5, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[3:4], v[5:6], off offset:8 .LBB2_203: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[5:6], v[3:4], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[5:6] s_cbranch_vccnz .LBB2_205 ; %bb.204: global_load_b32 v3, v[3:4], off offset:24 v_mov_b32_e32 v4, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v3 s_waitcnt_vscnt null, 0x0 global_store_b64 v[5:6], v[3:4], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB2_205: ; %Flow390 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v1, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v2, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB2_206: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_208 ; %bb.207: ; in Loop: Header=BB2_206 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB2_208: ; in Loop: Header=BB2_206 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB2_210 ; %bb.209: ; in Loop: Header=BB2_206 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB2_211 .LBB2_210: ; in Loop: Header=BB2_206 Depth=1 s_mov_b32 s1, -1 .LBB2_211: ; %Flow384 ; in Loop: Header=BB2_206 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB2_206 ; %bb.212: global_load_b64 v[38:39], v[7:8], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_216 ; %bb.213: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB2_216 ; %bb.214: ; %.preheader.i.i.i112.preheader s_mov_b32 s0, 0 .LBB2_215: ; %.preheader.i.i.i112 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB2_215 .LBB2_216: ; %__ockl_printf_append_args.exit116 s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v40 v_mov_b32_e32 v4, 0 v_mov_b32_e32 v5, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v40 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_222 ; %bb.217: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[3:4], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v6 v_and_b32_e32 v2, v2, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v5, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v5, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v3, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v4, v2, vcc_lo global_load_b64 v[4:5], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[6:7] s_cbranch_execz .LBB2_221 ; %bb.218: ; %.preheader3.i.i.i122.preheader s_mov_b32 s3, 0 .LBB2_219: ; %.preheader3.i.i.i122 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[8:9], v0, s[20:21] v_dual_mov_b32 v7, v5 :: v_dual_mov_b32 v6, v4 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v1, v1, v6 s_waitcnt vmcnt(0) v_mad_u64_u32 v[3:4], null, v1, 24, v[8:9] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v1, v4 :: v_dual_and_b32 v2, v2, v7 v_mad_u64_u32 v[4:5], null, v2, 24, v[1:2] global_load_b64 v[4:5], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB2_219 ; %bb.220: ; %Flow377 s_or_b32 exec_lo, exec_lo, s3 .LBB2_221: ; %Flow379 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB2_222: ; %.loopexit4.i.i.i117 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v41, 0 v_readfirstlane_b32 s2, v4 v_readfirstlane_b32 s3, v5 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[6:7], v41, s[20:21] offset:40 global_load_b128 v[0:3], v41, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB2_224 ; %bb.223: v_dual_mov_b32 v4, s8 :: v_dual_mov_b32 v5, v41 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v9, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v6, 2 :: v_dual_mov_b32 v7, 1 global_store_b128 v[8:9], v[4:7], off offset:8 .LBB2_224: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[4:5], 6, v[40:41] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v4 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v38, 0xffffff1d, v38, 34 v_add_co_ci_u32_e32 v7, vcc_lo, v3, v5, vcc_lo v_mov_b32_e32 v40, 0x78 v_dual_mov_b32 v2, s8 :: v_dual_mov_b32 v5, s11 v_dual_mov_b32 v3, s9 :: v_dual_mov_b32 v4, s10 s_clause 0x3 global_store_b128 v[6:7], v[38:41], off global_store_b128 v[6:7], v[2:5], off offset:16 global_store_b128 v[6:7], v[2:5], off offset:32 global_store_b128 v[6:7], v[2:5], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB2_232 ; %bb.225: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s2 v_mov_b32_e32 v10, s3 s_clause 0x1 global_load_b64 v[11:12], v8, s[20:21] offset:32 glc global_load_b64 v[2:3], v8, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[9:12], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[11:12] s_cbranch_execz .LBB2_228 ; %bb.226: ; %.preheader1.i.i.i120.preheader s_mov_b32 s8, 0 .LBB2_227: ; %.preheader1.i.i.i120 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB2_227 .LBB2_228: ; %Flow375 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB2_230 ; %bb.229: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB2_230: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB2_232 ; %bb.231: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB2_232: ; %Flow376 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB2_233: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_235 ; %bb.234: ; in Loop: Header=BB2_233 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB2_235: ; in Loop: Header=BB2_233 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB2_237 ; %bb.236: ; in Loop: Header=BB2_233 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB2_238 .LBB2_237: ; in Loop: Header=BB2_233 Depth=1 s_mov_b32 s1, -1 .LBB2_238: ; %Flow370 ; in Loop: Header=BB2_233 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB2_233 ; %bb.239: s_and_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB2_243 ; %bb.240: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB2_243 ; %bb.241: ; %.preheader.i.i.i119.preheader s_mov_b32 s0, 0 .LBB2_242: ; %.preheader.i.i.i119 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB2_242 .LBB2_243: ; %__ockl_printf_append_args.exit123 s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z8cgkernelv .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 256 .amdhsa_user_sgpr_count 13 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 1 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 2 .amdhsa_next_free_vgpr 45 .amdhsa_next_free_sgpr 33 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end2: .size _Z8cgkernelv, .Lfunc_end2-_Z8cgkernelv ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 12908 ; NumSgprs: 35 ; NumVgprs: 45 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 4 ; VGPRBlocks: 5 ; NumSGPRsForWavesPerEU: 35 ; NumVGPRsForWavesPerEU: 45 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 13 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 2 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type .str,@object ; @.str .section .rodata.str1.1,"aMS",@progbits,1 .str: .asciz " Sum of all ranks 0..%d in threadBlockGroup is %d (expected %d)\n\n" .size .str, 66 .type .str.1,@object ; @.str.1 .str.1: .asciz " Now creating %d groups, each of size 16 threads:\n\n" .size .str.1, 52 .type .str.2,@object ; @.str.2 .str.2: .asciz " Sum of all ranks 0..15 in this tiledPartition16 group is %d (expected %d)\n" .size .str.2, 78 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym workspace .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 4 .value_kind: hidden_block_count_x - .offset: 4 .size: 4 .value_kind: hidden_block_count_y - .offset: 8 .size: 4 .value_kind: hidden_block_count_z - .offset: 12 .size: 2 .value_kind: hidden_group_size_x - .offset: 14 .size: 2 .value_kind: hidden_group_size_y - .offset: 16 .size: 2 .value_kind: hidden_group_size_z - .offset: 18 .size: 2 .value_kind: hidden_remainder_x - .offset: 20 .size: 2 .value_kind: hidden_remainder_y - .offset: 22 .size: 2 .value_kind: hidden_remainder_z - .offset: 40 .size: 8 .value_kind: hidden_global_offset_x - .offset: 48 .size: 8 .value_kind: hidden_global_offset_y - .offset: 56 .size: 8 .value_kind: hidden_global_offset_z - .offset: 64 .size: 2 .value_kind: hidden_grid_dims - .offset: 80 .size: 8 .value_kind: hidden_hostcall_buffer - .offset: 88 .size: 8 .value_kind: hidden_multigrid_sync_arg - .offset: 120 .size: 4 .value_kind: hidden_dynamic_lds_size .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 256 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z8cgkernelv .private_segment_fixed_size: 0 .sgpr_count: 35 .sgpr_spill_count: 0 .symbol: _Z8cgkernelv.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 45 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
38547963f0834860e9a2b594fa0d18dcfd0c7036
// ### // ### // ### Practical Course: GPU Programming in Computer Vision // ### // ### // ### Technical University Munich, Computer Vision Group // ### Winter Semester 2015/2016, March 15 - April 15 // ### // ### #include <cuda_runtime.h> #include <iostream> using namespace std; // cuda error checking #define CUDA_CHECK cuda_check(__FILE__,__LINE__) void cuda_check(string file, int line) { cudaError_t e = cudaGetLastError(); if (e != cudaSuccess) { cout << endl << file << ", line " << line << ": " << cudaGetErrorString(e) << " (" << e << ")" << endl; exit(1); } } __device__ void add ( float *a, float *b, float *c,int n ){ int ind = threadIdx.x + blockDim.x * blockIdx.x; if (ind < n) c[ind] = a[ind] + b[ind]; } __global__ void vecAdd ( float *a, float *b, float *c,int n ){ add( a, b, c, n); } int main(int argc, char **argv) { // alloc and init input arrays on host (CPU) int n = 20; float *a = new float[n]; float *b = new float[n]; float *c = new float[n]; for(int i=0; i<n; i++) { a[i] = i; b[i] = (i%5)+1; c[i] = 0; } // CPU computation for(int i=0; i<n; i++) c[i] = a[i] + b[i]; // print result cout << "CPU:"<<endl; for(int i=0; i<n; i++) cout << i << ": " << a[i] << " + " << b[i] << " = " << c[i] << endl; cout << endl; // init c for(int i=0; i<n; i++) c[i] = 0; // GPU computation // ### // ### TODO: Implement the array addition on the GPU, store the result in "c" // ### // ### Notes: // ### 1. Remember to free all GPU arrays after the computation // ### 2. Always use the macro CUDA_CHECK after each CUDA call, e.g. "cudaMalloc(...); CUDA_CHECK;" // ### For convenience this macro is defined directly in this file, later we will only include "helper.h" float *d_a, *d_b, *d_c; cudaMalloc( &d_a, n * sizeof(float) ); cudaMalloc( &d_b, n * sizeof(float) ); cudaMalloc( &d_c, n * sizeof(float) ); cudaMemcpy( d_a, a, n * sizeof(float), cudaMemcpyHostToDevice); cudaMemcpy( d_b, b, n * sizeof(float), cudaMemcpyHostToDevice); cudaMemcpy( d_c, c, n * sizeof(float), cudaMemcpyHostToDevice); //Device Blocka allocation dim3 block = dim3(64, 1, 1); //64 threads // allocate blocks in grid dim3 grid = dim3( (n + block.x - 1 ) / block.x, 1, 1); vecAdd <<< grid, block >>> (d_a, d_b, d_c, n); cudaMemcpy ( c, d_c, n * sizeof(float), cudaMemcpyDeviceToHost ); cudaFree(d_a); cudaFree(d_b); cudaFree(d_c); // print result cout << "GPU:"<<endl; for(int i=0; i<n; i++) cout << i << ": " << a[i] << " + " << b[i] << " = " << c[i] << endl; cout << endl; // free CPU arrays delete[] a; delete[] b; delete[] c; }
.file "tmpxft_00255d9a_00000000-6_addArrays.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB3640: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE3640: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string ", line " .LC1: .string ": " .LC2: .string " (" .LC3: .string ")" .text .globl _Z10cuda_checkNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEi .type _Z10cuda_checkNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEi, @function _Z10cuda_checkNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEi: .LFB3635: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 movq %rdi, %r12 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 movl %esi, %ebp pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 call cudaGetLastError@PLT testl %eax, %eax je .L2 movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi leaq _ZSt4cout(%rip), %rdi movl %eax, %ebx call _ZNSolsEPFRSoS_E@PLT movq %r12, %rsi movq %rax, %rdi call _ZStlsIcSt11char_traitsIcESaIcEERSt13basic_ostreamIT_T0_ES7_RKNSt7__cxx1112basic_stringIS4_S5_T1_EE@PLT leaq .LC0(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl %ebp, %esi movq %rax, %rdi call _ZNSolsEi@PLT leaq .LC1(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl %ebx, %edi movq %rax, %rbp call cudaGetErrorString@PLT movq %rbp, %rdi movq %rax, %rsi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT leaq .LC2(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl %ebx, %esi movq %rax, %rdi call _ZNSolsEi@PLT leaq .LC3(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E@PLT movl $1, %edi call exit@PLT .L2: popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3635: .size _Z10cuda_checkNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEi, .-_Z10cuda_checkNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEi .globl _Z3addPfS_S_i .type _Z3addPfS_S_i, @function _Z3addPfS_S_i: .LFB3636: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE3636: .size _Z3addPfS_S_i, .-_Z3addPfS_S_i .globl _Z30__device_stub__Z6vecAddPfS_S_iPfS_S_i .type _Z30__device_stub__Z6vecAddPfS_S_iPfS_S_i, @function _Z30__device_stub__Z6vecAddPfS_S_iPfS_S_i: .LFB3662: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rsi, 16(%rsp) leaq 68(%rsp), %rsi movq %rdx, 8(%rsp) leaq 40(%rsp), %rdx movl %ecx, 4(%rsp) leaq 48(%rsp), %rcx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 64(%rsp) movq %rax, 104(%rsp) leaq 16(%rsp), %rax movq %rax, 112(%rsp) leaq 8(%rsp), %rax movq %rax, 120(%rsp) leaq 4(%rsp), %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L8 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _Z6vecAddPfS_S_i(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L8: movq 136(%rsp), %rax subq %fs:40, %rax je .L10 call __stack_chk_fail@PLT .L10: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3662: .size _Z30__device_stub__Z6vecAddPfS_S_iPfS_S_i, .-_Z30__device_stub__Z6vecAddPfS_S_iPfS_S_i .globl _Z6vecAddPfS_S_i .type _Z6vecAddPfS_S_i, @function _Z6vecAddPfS_S_i: .LFB3663: .cfi_startproc endbr64 jmp _Z30__device_stub__Z6vecAddPfS_S_iPfS_S_i .cfi_endproc .LFE3663: .size _Z6vecAddPfS_S_i, .-_Z6vecAddPfS_S_i .section .rodata.str1.1 .LC4: .string "CPU:" .LC5: .string " + " .LC6: .string " = " .LC7: .string "GPU:" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB3637: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 movl $80, %edi pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $72, %rsp .cfi_def_cfa_offset 128 movq %fs:40, %rax movq %rax, 56(%rsp) xorl %eax, %eax call _Znam@PLT movl $80, %edi movq %rax, %r13 call _Znam@PLT movl $80, %edi movq %rax, %r12 call _Znam@PLT xorl %ecx, %ecx movl $5, %esi movq %rax, %rbx .L14: movl %ecx, %eax cvtsi2ssl %ecx, %xmm0 cltd idivl %esi movss %xmm0, 0(%r13,%rcx,4) incl %edx cvtsi2ssl %edx, %xmm0 movss %xmm0, (%r12,%rcx,4) incq %rcx cmpq $20, %rcx jne .L14 xorl %eax, %eax movq %rbx, %rdi rep stosl xorl %eax, %eax .L15: movss 0(%r13,%rax), %xmm0 addss (%r12,%rax), %xmm0 movss %xmm0, (%rbx,%rax) addq $4, %rax cmpq $80, %rax jne .L15 leaq .LC4(%rip), %rsi leaq _ZSt4cout(%rip), %rdi xorl %ebp, %ebp call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi leaq .LC1(%rip), %r15 movq %rax, %rdi call _ZNSolsEPFRSoS_E@PLT .L16: movl %ebp, %esi leaq _ZSt4cout(%rip), %rdi leaq .LC5(%rip), %r14 call _ZNSolsEi@PLT movq %r15, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT cvtss2sd 0(%r13,%rbp,4), %xmm0 movq %rax, %rdi call _ZNSo9_M_insertIdEERSoT_@PLT movq %r14, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT cvtss2sd (%r12,%rbp,4), %xmm0 movq %rax, %rdi call _ZNSo9_M_insertIdEERSoT_@PLT leaq .LC6(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT cvtss2sd (%rbx,%rbp,4), %xmm0 incq %rbp movq %rax, %rdi call _ZNSo9_M_insertIdEERSoT_@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E@PLT cmpq $20, %rbp jne .L16 movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi leaq _ZSt4cout(%rip), %rdi call _ZNSolsEPFRSoS_E@PLT xorl %eax, %eax movq %rbx, %rdi movq %rbp, %rcx rep stosl movl $80, %esi leaq 8(%rsp), %rdi call cudaMalloc@PLT leaq 16(%rsp), %rdi movl $80, %esi call cudaMalloc@PLT leaq 24(%rsp), %rdi movl $80, %esi call cudaMalloc@PLT movq 8(%rsp), %rdi movl $1, %ecx movq %r13, %rsi movl $80, %edx call cudaMemcpy@PLT movq 16(%rsp), %rdi movl $1, %ecx movq %r12, %rsi movl $80, %edx call cudaMemcpy@PLT movq 24(%rsp), %rdi movl $1, %ecx movq %rbx, %rsi movl $80, %edx call cudaMemcpy@PLT movl $67108865, %edx xorl %r9d, %r9d xorl %r8d, %r8d salq $6, %rdx movl $1, %ecx movl $1, %esi movabsq $4294967297, %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L17 movq 24(%rsp), %rdx movq 16(%rsp), %rsi movl $20, %ecx movq 8(%rsp), %rdi call _Z30__device_stub__Z6vecAddPfS_S_iPfS_S_i .L17: movq 24(%rsp), %rsi movl $2, %ecx movq %rbx, %rdi xorl %ebp, %ebp movl $80, %edx call cudaMemcpy@PLT movq 8(%rsp), %rdi call cudaFree@PLT movq 16(%rsp), %rdi call cudaFree@PLT movq 24(%rsp), %rdi call cudaFree@PLT leaq .LC7(%rip), %rsi leaq _ZSt4cout(%rip), %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E@PLT .L18: movl %ebp, %esi leaq _ZSt4cout(%rip), %rdi call _ZNSolsEi@PLT movq %r15, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT cvtss2sd 0(%r13,%rbp,4), %xmm0 movq %rax, %rdi call _ZNSo9_M_insertIdEERSoT_@PLT movq %r14, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT cvtss2sd (%r12,%rbp,4), %xmm0 movq %rax, %rdi call _ZNSo9_M_insertIdEERSoT_@PLT leaq .LC6(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT cvtss2sd (%rbx,%rbp,4), %xmm0 incq %rbp movq %rax, %rdi call _ZNSo9_M_insertIdEERSoT_@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E@PLT cmpq $20, %rbp jne .L18 movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi leaq _ZSt4cout(%rip), %rdi call _ZNSolsEPFRSoS_E@PLT movq %r13, %rdi call _ZdaPv@PLT movq %r12, %rdi call _ZdaPv@PLT movq %rbx, %rdi call _ZdaPv@PLT movq 56(%rsp), %rax subq %fs:40, %rax je .L19 call __stack_chk_fail@PLT .L19: addq $72, %rsp .cfi_def_cfa_offset 56 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3637: .size main, .-main .section .rodata.str1.1 .LC8: .string "_Z6vecAddPfS_S_i" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB3665: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC8(%rip), %rdx movq %rax, %rdi leaq _Z6vecAddPfS_S_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE3665: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z6vecAddPfS_S_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R6, SR_TID.X ; /* 0x0000000000067919 */ /* 0x000e280000002100 */ /*0020*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x000e240000002500 */ /*0030*/ IMAD R6, R3, c[0x0][0x0], R6 ; /* 0x0000000003067a24 */ /* 0x001fca00078e0206 */ /*0040*/ ISETP.GE.AND P0, PT, R6, c[0x0][0x178], PT ; /* 0x00005e0006007a0c */ /* 0x000fda0003f06270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ MOV R7, 0x4 ; /* 0x0000000400077802 */ /* 0x000fe20000000f00 */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0080*/ IMAD.WIDE R4, R6, R7, c[0x0][0x168] ; /* 0x00005a0006047625 */ /* 0x000fc800078e0207 */ /*0090*/ IMAD.WIDE R2, R6.reuse, R7.reuse, c[0x0][0x160] ; /* 0x0000580006027625 */ /* 0x0c0fe400078e0207 */ /*00a0*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea8000c1e1900 */ /*00b0*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea2000c1e1900 */ /*00c0*/ IMAD.WIDE R6, R6, R7, c[0x0][0x170] ; /* 0x00005c0006067625 */ /* 0x000fe200078e0207 */ /*00d0*/ FADD R9, R4, R3 ; /* 0x0000000304097221 */ /* 0x004fca0000000000 */ /*00e0*/ STG.E [R6.64], R9 ; /* 0x0000000906007986 */ /* 0x000fe2000c101904 */ /*00f0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0100*/ BRA 0x100; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
// ### // ### // ### Practical Course: GPU Programming in Computer Vision // ### // ### // ### Technical University Munich, Computer Vision Group // ### Winter Semester 2015/2016, March 15 - April 15 // ### // ### #include <hip/hip_runtime.h> #include <iostream> using namespace std; // cuda error checking #define CUDA_CHECK cuda_check(__FILE__,__LINE__) void cuda_check(string file, int line) { hipError_t e = hipGetLastError(); if (e != hipSuccess) { cout << endl << file << ", line " << line << ": " << hipGetErrorString(e) << " (" << e << ")" << endl; exit(1); } } __device__ void add ( float *a, float *b, float *c,int n ){ int ind = threadIdx.x + blockDim.x * blockIdx.x; if (ind < n) c[ind] = a[ind] + b[ind]; } __global__ void vecAdd ( float *a, float *b, float *c,int n ){ add( a, b, c, n); } int main(int argc, char **argv) { // alloc and init input arrays on host (CPU) int n = 20; float *a = new float[n]; float *b = new float[n]; float *c = new float[n]; for(int i=0; i<n; i++) { a[i] = i; b[i] = (i%5)+1; c[i] = 0; } // CPU computation for(int i=0; i<n; i++) c[i] = a[i] + b[i]; // print result cout << "CPU:"<<endl; for(int i=0; i<n; i++) cout << i << ": " << a[i] << " + " << b[i] << " = " << c[i] << endl; cout << endl; // init c for(int i=0; i<n; i++) c[i] = 0; // GPU computation // ### // ### TODO: Implement the array addition on the GPU, store the result in "c" // ### // ### Notes: // ### 1. Remember to free all GPU arrays after the computation // ### 2. Always use the macro CUDA_CHECK after each CUDA call, e.g. "cudaMalloc(...); CUDA_CHECK;" // ### For convenience this macro is defined directly in this file, later we will only include "helper.h" float *d_a, *d_b, *d_c; hipMalloc( &d_a, n * sizeof(float) ); hipMalloc( &d_b, n * sizeof(float) ); hipMalloc( &d_c, n * sizeof(float) ); hipMemcpy( d_a, a, n * sizeof(float), hipMemcpyHostToDevice); hipMemcpy( d_b, b, n * sizeof(float), hipMemcpyHostToDevice); hipMemcpy( d_c, c, n * sizeof(float), hipMemcpyHostToDevice); //Device Blocka allocation dim3 block = dim3(64, 1, 1); //64 threads // allocate blocks in grid dim3 grid = dim3( (n + block.x - 1 ) / block.x, 1, 1); vecAdd <<< grid, block >>> (d_a, d_b, d_c, n); hipMemcpy ( c, d_c, n * sizeof(float), hipMemcpyDeviceToHost ); hipFree(d_a); hipFree(d_b); hipFree(d_c); // print result cout << "GPU:"<<endl; for(int i=0; i<n; i++) cout << i << ": " << a[i] << " + " << b[i] << " = " << c[i] << endl; cout << endl; // free CPU arrays delete[] a; delete[] b; delete[] c; }
.text .file "addArrays.hip" # Start of file scope inline assembly .globl _ZSt21ios_base_library_initv # End of file scope inline assembly .globl _Z10cuda_checkNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEi # -- Begin function _Z10cuda_checkNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEi .type _Z10cuda_checkNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEi,@function _Z10cuda_checkNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEi: # @_Z10cuda_checkNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEi .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movl %esi, %ebp movq %rdi, %r14 callq hipGetLastError testl %eax, %eax jne .LBB0_2 # %bb.1: popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB0_2: .cfi_def_cfa_offset 32 movl %eax, %ebx movl $_ZSt4cout, %edi callq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_ movq %rax, %rdi movq %r14, %rsi callq _ZStlsIcSt11char_traitsIcESaIcEERSt13basic_ostreamIT_T0_ES7_RKNSt7__cxx1112basic_stringIS4_S5_T1_EE movl $.L.str, %esi movq %rax, %rdi callq _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc movq %rax, %rdi movl %ebp, %esi callq _ZNSolsEi movl $.L.str.1, %esi movq %rax, %rdi callq _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc movq %rax, %r14 movl %ebx, %edi callq hipGetErrorString movq %r14, %rdi movq %rax, %rsi callq _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc movl $.L.str.2, %esi movq %rax, %rdi callq _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc movq %rax, %rdi movl %ebx, %esi callq _ZNSolsEi movl $.L.str.3, %esi movq %rax, %rdi callq _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc movq %rax, %rdi callq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_ movl $1, %edi callq exit .Lfunc_end0: .size _Z10cuda_checkNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEi, .Lfunc_end0-_Z10cuda_checkNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEi .cfi_endproc # -- End function .globl _Z21__device_stub__vecAddPfS_S_i # -- Begin function _Z21__device_stub__vecAddPfS_S_i .type _Z21__device_stub__vecAddPfS_S_i,@function _Z21__device_stub__vecAddPfS_S_i: # @_Z21__device_stub__vecAddPfS_S_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z6vecAddPfS_S_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z21__device_stub__vecAddPfS_S_i, .Lfunc_end1-_Z21__device_stub__vecAddPfS_S_i .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $24, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl $80, %edi callq _Znam movq %rax, %rbx movl $80, %edi callq _Znam movq %rax, %r14 movl $80, %edi callq _Znam movq %rax, %r15 xorps %xmm0, %xmm0 movups %xmm0, (%rax) movups %xmm0, 16(%rax) movups %xmm0, 32(%rax) movups %xmm0, 48(%rax) movups %xmm0, 64(%rax) movb $1, %al xorl %ecx, %ecx .LBB2_1: # =>This Inner Loop Header: Depth=1 movzbl %cl, %edx imull $205, %edx, %edx shrl $10, %edx leal (%rdx,%rdx,4), %edx movl %eax, %esi subb %dl, %sil xorps %xmm0, %xmm0 cvtsi2ss %ecx, %xmm0 movss %xmm0, (%rbx,%rcx,4) movzbl %sil, %edx xorps %xmm0, %xmm0 cvtsi2ss %edx, %xmm0 movss %xmm0, (%r14,%rcx,4) incq %rcx incb %al cmpq $20, %rcx jne .LBB2_1 # %bb.2: # %.preheader.preheader xorl %eax, %eax .LBB2_3: # %.preheader # =>This Inner Loop Header: Depth=1 movss (%rbx,%rax,4), %xmm0 # xmm0 = mem[0],zero,zero,zero addss (%r14,%rax,4), %xmm0 movss %xmm0, (%r15,%rax,4) incq %rax cmpq $20, %rax jne .LBB2_3 # %bb.4: movl $_ZSt4cout, %r12d movl $_ZSt4cout, %edi movl $.L.str.4, %esi movl $4, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq _ZSt4cout(%rip), %rax movq -24(%rax), %rdi addq %r12, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movl $_ZSt4cout, %edi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv xorl %r12d, %r12d .LBB2_5: # =>This Inner Loop Header: Depth=1 movl $_ZSt4cout, %edi movl %r12d, %esi callq _ZNSolsEi movq %rax, %r13 movl $.L.str.1, %esi movl $2, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l xorps %xmm0, %xmm0 cvtss2sd (%rbx,%r12,4), %xmm0 movq %r13, %rdi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %r13 movl $.L.str.5, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l xorps %xmm0, %xmm0 cvtss2sd (%r14,%r12,4), %xmm0 movq %r13, %rdi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %r13 movl $.L.str.6, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l xorps %xmm0, %xmm0 cvtss2sd (%r15,%r12,4), %xmm0 movq %r13, %rdi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %r13 movq (%rax), %rax movq -24(%rax), %rdi addq %r13, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %r13, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv incq %r12 cmpq $20, %r12 jne .LBB2_5 # %bb.6: movq _ZSt4cout(%rip), %rax movl $_ZSt4cout, %ecx movq -24(%rax), %rdi addq %rcx, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movl $_ZSt4cout, %edi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv xorps %xmm0, %xmm0 movups %xmm0, (%r15) movups %xmm0, 16(%r15) movups %xmm0, 32(%r15) movups %xmm0, 48(%r15) movups %xmm0, 64(%r15) leaq 16(%rsp), %r12 movl $80, %esi movq %r12, %rdi callq hipMalloc leaq 8(%rsp), %r13 movl $80, %esi movq %r13, %rdi callq hipMalloc movq %rsp, %rbp movl $80, %esi movq %rbp, %rdi callq hipMalloc movq (%r12), %rdi movl $80, %edx movq %rbx, %rsi movl $1, %ecx callq hipMemcpy movq (%r13), %rdi movl $80, %edx movq %r14, %rsi movl $1, %ecx callq hipMemcpy movq (%rbp), %rdi movl $80, %edx movq %r15, %rsi movl $1, %ecx callq hipMemcpy movabsq $4294967297, %rdi # imm = 0x100000001 leaq 63(%rdi), %rdx movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_8 # %bb.7: movq 16(%rsp), %rdi movq 8(%rsp), %rsi movq (%rsp), %rdx movl $20, %ecx callq _Z21__device_stub__vecAddPfS_S_i .LBB2_8: movq (%rsp), %rsi movl $80, %edx movq %r15, %rdi movl $2, %ecx callq hipMemcpy movq 16(%rsp), %rdi callq hipFree movq 8(%rsp), %rdi callq hipFree movq (%rsp), %rdi callq hipFree movl $_ZSt4cout, %edi movl $.L.str.7, %esi movl $4, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq _ZSt4cout(%rip), %rax movq -24(%rax), %rdi movl $_ZSt4cout, %eax addq %rax, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movl $_ZSt4cout, %edi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv xorl %r12d, %r12d .LBB2_9: # =>This Inner Loop Header: Depth=1 movl $_ZSt4cout, %edi movl %r12d, %esi callq _ZNSolsEi movq %rax, %r13 movl $.L.str.1, %esi movl $2, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l xorps %xmm0, %xmm0 cvtss2sd (%rbx,%r12,4), %xmm0 movq %r13, %rdi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %r13 movl $.L.str.5, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l xorps %xmm0, %xmm0 cvtss2sd (%r14,%r12,4), %xmm0 movq %r13, %rdi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %r13 movl $.L.str.6, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l xorps %xmm0, %xmm0 cvtss2sd (%r15,%r12,4), %xmm0 movq %r13, %rdi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %r13 movq (%rax), %rax movq -24(%rax), %rdi addq %r13, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %r13, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv incq %r12 cmpq $20, %r12 jne .LBB2_9 # %bb.10: movq _ZSt4cout(%rip), %rax movl $_ZSt4cout, %ecx movq -24(%rax), %rdi addq %rcx, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movl $_ZSt4cout, %edi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv movq %rbx, %rdi callq _ZdaPv movq %r14, %rdi callq _ZdaPv movq %r15, %rdi callq _ZdaPv xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size main, .Lfunc_end2-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB3_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB3_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z6vecAddPfS_S_i, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end3: .size __hip_module_ctor, .Lfunc_end3-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB4_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB4_2: retq .Lfunc_end4: .size __hip_module_dtor, .Lfunc_end4-__hip_module_dtor .cfi_endproc # -- End function .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz ", line " .size .L.str, 8 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz ": " .size .L.str.1, 3 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz " (" .size .L.str.2, 3 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz ")" .size .L.str.3, 2 .type _Z6vecAddPfS_S_i,@object # @_Z6vecAddPfS_S_i .section .rodata,"a",@progbits .globl _Z6vecAddPfS_S_i .p2align 3, 0x0 _Z6vecAddPfS_S_i: .quad _Z21__device_stub__vecAddPfS_S_i .size _Z6vecAddPfS_S_i, 8 .type .L.str.4,@object # @.str.4 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.4: .asciz "CPU:" .size .L.str.4, 5 .type .L.str.5,@object # @.str.5 .L.str.5: .asciz " + " .size .L.str.5, 4 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz " = " .size .L.str.6, 4 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz "GPU:" .size .L.str.7, 5 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z6vecAddPfS_S_i" .size .L__unnamed_1, 17 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z21__device_stub__vecAddPfS_S_i .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _ZSt4cout .addrsig_sym _Z6vecAddPfS_S_i .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z6vecAddPfS_S_i ; -- Begin function _Z6vecAddPfS_S_i .globl _Z6vecAddPfS_S_i .p2align 8 .type _Z6vecAddPfS_S_i,@function _Z6vecAddPfS_S_i: ; @_Z6vecAddPfS_S_i ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x2c s_load_b32 s3, s[0:1], 0x18 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] s_mov_b32 s2, exec_lo v_cmpx_gt_i32_e64 s3, v1 s_cbranch_execz .LBB0_2 ; %bb.1: s_load_b128 s[4:7], s[0:1], 0x0 v_ashrrev_i32_e32 v2, 31, v1 s_load_b64 s[0:1], s[0:1], 0x10 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[1:2] s_waitcnt lgkmcnt(0) v_add_co_u32 v2, vcc_lo, s4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s5, v1, vcc_lo v_add_co_u32 v4, vcc_lo, s6, v0 v_add_co_ci_u32_e32 v5, vcc_lo, s7, v1, vcc_lo v_add_co_u32 v0, vcc_lo, s0, v0 global_load_b32 v2, v[2:3], off global_load_b32 v3, v[4:5], off v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo s_waitcnt vmcnt(0) v_add_f32_e32 v2, v2, v3 global_store_b32 v[0:1], v2, off .LBB0_2: ; %_Z3addPfS_S_i.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z6vecAddPfS_S_i .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 288 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 6 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z6vecAddPfS_S_i, .Lfunc_end0-_Z6vecAddPfS_S_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 180 ; NumSgprs: 18 ; NumVgprs: 6 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 6 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: hidden_block_count_x - .offset: 36 .size: 4 .value_kind: hidden_block_count_y - .offset: 40 .size: 4 .value_kind: hidden_block_count_z - .offset: 44 .size: 2 .value_kind: hidden_group_size_x - .offset: 46 .size: 2 .value_kind: hidden_group_size_y - .offset: 48 .size: 2 .value_kind: hidden_group_size_z - .offset: 50 .size: 2 .value_kind: hidden_remainder_x - .offset: 52 .size: 2 .value_kind: hidden_remainder_y - .offset: 54 .size: 2 .value_kind: hidden_remainder_z - .offset: 72 .size: 8 .value_kind: hidden_global_offset_x - .offset: 80 .size: 8 .value_kind: hidden_global_offset_y - .offset: 88 .size: 8 .value_kind: hidden_global_offset_z - .offset: 96 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 288 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z6vecAddPfS_S_i .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z6vecAddPfS_S_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 6 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
9ade6e7df8b2d03a38c95fa1600037360708aa35
#include <cmath> #include <cstdio> #include <cuda_runtime.h> #include "Sudoku.cuh" /** * Takes array and resets all values to false. */ __device__ void clearArray(bool *arr, int size) { for (int i = 0; i < size; i++) { arr[i] = false; } } /** * Checks if the state of board is valid. * board is one-dimensional array which stores the sudoku board. */ __device__ bool isBoardValid(const int *board) { bool visited[N]; // indicates already visited values in row or column or sub-board clearArray(visited, N); // rows for (int row = 0; row < N; row++) { clearArray(visited, N); for (int col = 0; row < N; col++) { int value = board[row * N + col]; if (value != 0) { if (visited[value - 1]) { return false; } else { visited[value - 1] = true; } } } } // columns for (int row = 0; row < N; row++) { clearArray(visited, N); for (int col = 0; col < N; col++) { int val = board[col * N + row]; if (val != 0) { if (visited[val - 1]) { return false; } else { visited[val - 1] = true; } } } } // sub-boards for (int subr = 0; subr < n; subr++) { for (int subc = 0; subc < n; subc++) { clearArray(visited, N); for (int i = 0; i < n; i++) { for (int j = 0; j < n; j++) { int value = board[(subr * n + i) * N + (subc * n + j)]; if (value != 0) { if (visited[value - 1]) { return false; } else { visited[value - 1] = true; } } } } } } //the board is valid return true; } /** * Takes a board and an index between 0 and N * N - 1. This function assumes the board * without the value at index is valid and checks for validity given the new change. * * index: index of the changed value */ __device__ bool isBoardValid(const int *board, int index) { int r = index / 9; int c = index % 9; if (index < 0) { return isBoardValid(board); } if ((board[index] < 1) || (board[index] > 9)) { //not the values from sudoku return false; } bool visited[N];// from 0 to 8 clearArray(visited, N); // row (with the value at index) for (int i = 0; i < N; i++) { int value = board[r * N + i]; if (value != 0) { if (visited[value - 1]) { return false; } else { visited[value - 1] = true; } } } clearArray(visited, N); // column (with the value at index) for (int j = 0; j < N; j++) { int value = board[j * N + c]; if (value != 0) { if (visited[value - 1]) { return false; } else { visited[value - 1] = true; } } } // sub-board int subr = r / n; int subc = c / n; clearArray(visited, N); for (int i = 0; i < n; i++) { for (int j = 0; j < n; j++) { int value = board[(subr * n + i) * N + (subc * n + j)]; if (value != 0) { if (visited[value - 1]) { return false; } else { visited[value - 1] = true; } } } } //valid return true; } /** * Each thread solves the different board using backtracking algorithm. * * boards: The array of boards N*N , where the number of boards is numBoards, * boards[x*N*N + r*N + c] - specific value in board x. * * numBoards: The total number of boards in the boards array. * * emptySpaces: The array which stores indices of empty spaces, the size of array is numBoards * N * N * * numEmptySpaces: The array which stores number of empty spaces in each board of boards. * * finished: The flag indicating to stop the kernel when solution is found. * * solved: Output array with solution N*N. */ __global__ void sudokuBacktrack(int *boards, const int numBoards, int *emptySpaces, int *numEmptySpaces, int *finished, int *solved) { int index = blockDim.x * blockIdx.x + threadIdx.x; // the number of board int *currentBoard; int *currentEmptySpaces; int currentNumEmptySpaces; while ((*finished == 0) && (index < numBoards)) { // not finished, not all boards done int emptyIndex = 0;// empty spaces index currentBoard = boards + index * N * N;// select board currentEmptySpaces = emptySpaces + index * N * N;// the empty spaces indices currentNumEmptySpaces = numEmptySpaces[index];// the number of empty spaces while ((emptyIndex >= 0) && (emptyIndex < currentNumEmptySpaces)) { //walk through empty spaces currentBoard[currentEmptySpaces[emptyIndex]]++; if (!isBoardValid(currentBoard, currentEmptySpaces[emptyIndex])) { // all numbers were tried, backtrack if (currentBoard[currentEmptySpaces[emptyIndex]] >= 9) { currentBoard[currentEmptySpaces[emptyIndex]] = 0; emptyIndex--; } } // move forward else { emptyIndex++; } } if (emptyIndex == currentNumEmptySpaces) { //all spaces filled // we found the solution *finished = 1; // copy board to output for (int i = 0; i < N * N; i++) { solved[i] = currentBoard[i]; } } index += gridDim.x * blockDim.x; // move to next board } } void cudaSudokuBacktrack(const unsigned int blocks, const unsigned int threadsPerBlock, int *boards, const int numBoards, int *emptySpaces, int *numEmptySpaces, int *finished, int *solved) { sudokuBacktrack << <blocks, threadsPerBlock >> > (boards, numBoards, emptySpaces, numEmptySpaces, finished, solved); } /** * This is generating kernel, which genearates next boards from old one. * Uses breadth first search to find new boards. * * old_boards: Each N * N section is another board. This array stores the previous set of boards. * * new_boards: This array stores the next set of boards. * * total_boards: Number of old boards. * * board_index: Index specifying the index of the next frontier in new_boards. * * empty_spaces: Each N * N section is another board, storing the * indices of empty spaces in new_boards. * * empty_space_count: empty spaces number in corresponding board. */ __global__ void cudaBFSKernel(int *old_boards, int *new_boards, int total_boards, int *board_index, int *empty_spaces, int *empty_space_count) { unsigned int index = blockIdx.x * blockDim.x + threadIdx.x;// index of board while (index < total_boards) { // empty space index int found = 0; for (int i = (index * N * N); (i < (index * N * N) + N * N) && (found == 0); i++) {// search in each board // found an empty space if (old_boards[i] == 0) { found = 1; int temp = i - N * N * index; int row = temp / N; int col = temp % N; // try numbers for (int attempt = 1; attempt <= N; attempt++) { int correct = 1; // row constraint, test columns for (int c = 0; c < N; c++) { if (old_boards[row * N + c + N * N * index] == attempt) {// found equal in column correct = 0; } } // column contraint, test rows for (int r = 0; r < N; r++) { if (old_boards[r * N + col + N * N * index] == attempt) {// found equal in row correct = 0; } } // sub-board for (int r = n * (row / n); r < n; r++) { for (int c = n * (col / n); c < n; c++) { if (old_boards[r * N + c + N * N * index] == attempt) {// equal in sub-board correct = 0; } } } if (correct == 1) { // copy the whole board to new boards int next_board_index = atomicAdd(board_index, 1);// stores result back at same address int empty_index = 0; for (int r = 0; r < N; r++) { for (int c = 0; c < N; c++) { new_boards[next_board_index * N * N + r * N + c] = old_boards[index * N * N + r * N + c]; if (old_boards[index * N * N + r * N + c] == 0 && (r != row || c != col)) { empty_spaces[empty_index + N * N * next_board_index] = r * N + c;// the index of empty space empty_index++;// count empty spaces } } } empty_space_count[next_board_index] = empty_index; new_boards[next_board_index * N * N + row * N + col] = attempt;// put the correct number } } } } index += blockDim.x * gridDim.x; // move forward } } void callBFSKernel(const unsigned int blocks, const unsigned int threadsPerBlock, int *old_boards, int *new_boards, int total_boards, int *board_index, int *empty_spaces, int *empty_space_count) { cudaBFSKernel << <blocks, threadsPerBlock >> > (old_boards, new_boards, total_boards, board_index, empty_spaces, empty_space_count); }
.file "tmpxft_00352141_00000000-6_Sudoku.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2034: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2034: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z10clearArrayPbi .type _Z10clearArrayPbi, @function _Z10clearArrayPbi: .LFB2027: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE2027: .size _Z10clearArrayPbi, .-_Z10clearArrayPbi .globl _Z12isBoardValidPKi .type _Z12isBoardValidPKi, @function _Z12isBoardValidPKi: .LFB2028: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE2028: .size _Z12isBoardValidPKi, .-_Z12isBoardValidPKi .globl _Z12isBoardValidPKii .type _Z12isBoardValidPKii, @function _Z12isBoardValidPKii: .LFB2029: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE2029: .size _Z12isBoardValidPKii, .-_Z12isBoardValidPKii .globl _Z44__device_stub__Z15sudokuBacktrackPiiS_S_S_S_PiiS_S_S_S_ .type _Z44__device_stub__Z15sudokuBacktrackPiiS_S_S_S_PiiS_S_S_S_, @function _Z44__device_stub__Z15sudokuBacktrackPiiS_S_S_S_PiiS_S_S_S_: .LFB2056: .cfi_startproc endbr64 subq $184, %rsp .cfi_def_cfa_offset 192 movq %rdi, 40(%rsp) leaq 72(%rsp), %rdi movl %esi, 36(%rsp) leaq 84(%rsp), %rsi movq %rdx, 24(%rsp) leaq 56(%rsp), %rdx movq %rcx, 16(%rsp) leaq 64(%rsp), %rcx movq %r8, 8(%rsp) movq %r9, (%rsp) movq %fs:40, %rax movq %rax, 168(%rsp) xorl %eax, %eax leaq 40(%rsp), %rax movl $1, 80(%rsp) movq %rax, 120(%rsp) leaq 36(%rsp), %rax movq %rax, 128(%rsp) leaq 24(%rsp), %rax movq %rax, 136(%rsp) leaq 16(%rsp), %rax movq %rax, 144(%rsp) leaq 8(%rsp), %rax movq %rax, 152(%rsp) movq %rsp, %rax movq %rax, 160(%rsp) movabsq $4294967297, %rax movq %rax, 72(%rsp) movq %rax, 84(%rsp) movl $1, 92(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L8 pushq 64(%rsp) .cfi_def_cfa_offset 200 leaq _Z15sudokuBacktrackPiiS_S_S_S_(%rip), %rdi pushq 64(%rsp) .cfi_def_cfa_offset 208 movq 100(%rsp), %rcx movl 108(%rsp), %r8d movq 88(%rsp), %rsi movl 96(%rsp), %edx leaq 136(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 200 popq %rdx .cfi_def_cfa_offset 192 .L8: movq 168(%rsp), %rax subq %fs:40, %rax je .L10 call __stack_chk_fail@PLT .L10: addq $184, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2056: .size _Z44__device_stub__Z15sudokuBacktrackPiiS_S_S_S_PiiS_S_S_S_, .-_Z44__device_stub__Z15sudokuBacktrackPiiS_S_S_S_PiiS_S_S_S_ .globl _Z15sudokuBacktrackPiiS_S_S_S_ .type _Z15sudokuBacktrackPiiS_S_S_S_, @function _Z15sudokuBacktrackPiiS_S_S_S_: .LFB2057: .cfi_startproc endbr64 jmp _Z44__device_stub__Z15sudokuBacktrackPiiS_S_S_S_PiiS_S_S_S_ .cfi_endproc .LFE2057: .size _Z15sudokuBacktrackPiiS_S_S_S_, .-_Z15sudokuBacktrackPiiS_S_S_S_ .globl _Z19cudaSudokuBacktrackjjPiiS_S_S_S_ .type _Z19cudaSudokuBacktrackjjPiiS_S_S_S_, @function _Z19cudaSudokuBacktrackjjPiiS_S_S_S_: .LFB2030: .cfi_startproc endbr64 movabsq $4294967297, %rax pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 movq %r9, %r13 xorl %r9d, %r9d pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %r8, %r12 xorl %r8d, %r8d pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 movl %ecx, %ebp pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movq %rdx, %rbx subq $40, %rsp .cfi_def_cfa_offset 96 movl %esi, 20(%rsp) movq 96(%rsp), %r14 movq %rax, 24(%rsp) movl 28(%rsp), %ecx movq 20(%rsp), %rdx movq 104(%rsp), %r15 movq %rax, 12(%rsp) movl %edi, 8(%rsp) movl 16(%rsp), %esi movq 8(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L14 addq $40, %rsp .cfi_remember_state .cfi_def_cfa_offset 56 movq %r15, %r9 movq %r14, %r8 movq %r13, %rcx movq %r12, %rdx movl %ebp, %esi movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 jmp _Z44__device_stub__Z15sudokuBacktrackPiiS_S_S_S_PiiS_S_S_S_ .L14: .cfi_restore_state addq $40, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2030: .size _Z19cudaSudokuBacktrackjjPiiS_S_S_S_, .-_Z19cudaSudokuBacktrackjjPiiS_S_S_S_ .globl _Z42__device_stub__Z13cudaBFSKernelPiS_iS_S_S_PiS_iS_S_S_ .type _Z42__device_stub__Z13cudaBFSKernelPiS_iS_S_S_PiS_iS_S_S_, @function _Z42__device_stub__Z13cudaBFSKernelPiS_iS_S_S_PiS_iS_S_S_: .LFB2058: .cfi_startproc endbr64 subq $184, %rsp .cfi_def_cfa_offset 192 movq %rdi, 40(%rsp) leaq 72(%rsp), %rdi movq %rsi, 32(%rsp) leaq 84(%rsp), %rsi movl %edx, 28(%rsp) leaq 56(%rsp), %rdx movq %rcx, 16(%rsp) leaq 64(%rsp), %rcx movq %r8, 8(%rsp) movq %r9, (%rsp) movq %fs:40, %rax movq %rax, 168(%rsp) xorl %eax, %eax leaq 40(%rsp), %rax movl $1, 80(%rsp) movq %rax, 120(%rsp) leaq 32(%rsp), %rax movq %rax, 128(%rsp) leaq 28(%rsp), %rax movq %rax, 136(%rsp) leaq 16(%rsp), %rax movq %rax, 144(%rsp) leaq 8(%rsp), %rax movq %rax, 152(%rsp) movq %rsp, %rax movq %rax, 160(%rsp) movabsq $4294967297, %rax movq %rax, 72(%rsp) movq %rax, 84(%rsp) movl $1, 92(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L17 pushq 64(%rsp) .cfi_def_cfa_offset 200 leaq _Z13cudaBFSKernelPiS_iS_S_S_(%rip), %rdi pushq 64(%rsp) .cfi_def_cfa_offset 208 movq 100(%rsp), %rcx movl 108(%rsp), %r8d movq 88(%rsp), %rsi movl 96(%rsp), %edx leaq 136(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 200 popq %rdx .cfi_def_cfa_offset 192 .L17: movq 168(%rsp), %rax subq %fs:40, %rax je .L19 call __stack_chk_fail@PLT .L19: addq $184, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2058: .size _Z42__device_stub__Z13cudaBFSKernelPiS_iS_S_S_PiS_iS_S_S_, .-_Z42__device_stub__Z13cudaBFSKernelPiS_iS_S_S_PiS_iS_S_S_ .globl _Z13cudaBFSKernelPiS_iS_S_S_ .type _Z13cudaBFSKernelPiS_iS_S_S_, @function _Z13cudaBFSKernelPiS_iS_S_S_: .LFB2059: .cfi_startproc endbr64 jmp _Z42__device_stub__Z13cudaBFSKernelPiS_iS_S_S_PiS_iS_S_S_ .cfi_endproc .LFE2059: .size _Z13cudaBFSKernelPiS_iS_S_S_, .-_Z13cudaBFSKernelPiS_iS_S_S_ .globl _Z13callBFSKerneljjPiS_iS_S_S_ .type _Z13callBFSKerneljjPiS_iS_S_S_, @function _Z13callBFSKerneljjPiS_iS_S_S_: .LFB2031: .cfi_startproc endbr64 movabsq $4294967297, %rax pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 movq %r9, %r13 xorl %r9d, %r9d pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movl %r8d, %r12d xorl %r8d, %r8d pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 movq %rcx, %rbp pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movq %rdx, %rbx subq $40, %rsp .cfi_def_cfa_offset 96 movl %esi, 20(%rsp) movq 96(%rsp), %r14 movq %rax, 24(%rsp) movl 28(%rsp), %ecx movq 20(%rsp), %rdx movq 104(%rsp), %r15 movq %rax, 12(%rsp) movl %edi, 8(%rsp) movl 16(%rsp), %esi movq 8(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L22 addq $40, %rsp .cfi_remember_state .cfi_def_cfa_offset 56 movq %r15, %r9 movq %r14, %r8 movq %r13, %rcx movl %r12d, %edx movq %rbp, %rsi movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 jmp _Z42__device_stub__Z13cudaBFSKernelPiS_iS_S_S_PiS_iS_S_S_ .L22: .cfi_restore_state addq $40, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2031: .size _Z13callBFSKerneljjPiS_iS_S_S_, .-_Z13callBFSKerneljjPiS_iS_S_S_ .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z13cudaBFSKernelPiS_iS_S_S_" .LC1: .string "_Z15sudokuBacktrackPiiS_S_S_S_" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2061: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z13cudaBFSKernelPiS_iS_S_S_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC1(%rip), %rdx orl $-1, %r8d leaq _Z15sudokuBacktrackPiiS_S_S_S_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2061: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z13cudaBFSKernelPiS_iS_S_S_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0030*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x001fca00078e0203 */ /*0040*/ ISETP.GE.U32.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fda0003f06070 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ IMAD R15, R0, 0x51, RZ ; /* 0x00000051000f7824 */ /* 0x000fe200078e02ff */ /*0070*/ BSSY B4, 0x1e80 ; /* 0x00001e0000047945 */ /* 0x000fe80003800000 */ /*0080*/ ISETP.GT.U32.AND P0, PT, R15, -0x52, PT ; /* 0xffffffae0f00780c */ /* 0x000fda0003f04070 */ /*0090*/ @P0 BRA 0x1e70 ; /* 0x00001dd000000947 */ /* 0x000fea0003800000 */ /*00a0*/ IMAD.MOV.U32 R2, RZ, RZ, 0x4 ; /* 0x00000004ff027424 */ /* 0x000fe200078e00ff */ /*00b0*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*00c0*/ IMAD.WIDE R2, R15, R2, c[0x0][0x160] ; /* 0x000058000f027625 */ /* 0x000fcc00078e0202 */ /*00d0*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea2000c1e1900 */ /*00e0*/ BSSY B3, 0x1e20 ; /* 0x00001d3000037945 */ /* 0x000fe20003800000 */ /*00f0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0100*/ ISETP.NE.AND P1, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x004fda0003f25270 */ /*0110*/ @P1 BRA 0x1e10 ; /* 0x00001cf000001947 */ /* 0x000fea0003800000 */ /*0120*/ IMAD R14, R0, -0x51, R15 ; /* 0xffffffaf000e7824 */ /* 0x000fe200078e020f */ /*0130*/ BSSY B2, 0x1e00 ; /* 0x00001cc000027945 */ /* 0x000fe20003800000 */ /*0140*/ IMAD.MOV.U32 R16, RZ, RZ, 0x1 ; /* 0x00000001ff107424 */ /* 0x000fe400078e00ff */ /*0150*/ IMAD.HI R2, R14, 0x38e38e39, RZ ; /* 0x38e38e390e027827 */ /* 0x000fca00078e02ff */ /*0160*/ SHF.R.S32.HI R3, RZ, 0x1, R2 ; /* 0x00000001ff037819 */ /* 0x000fc80000011402 */ /*0170*/ LEA.HI R3, R2, R3, RZ, 0x1 ; /* 0x0000000302037211 */ /* 0x000fca00078f08ff */ /*0180*/ IMAD R14, R3, -0x9, R14 ; /* 0xfffffff7030e7824 */ /* 0x000fc800078e020e */ /*0190*/ IMAD.HI R2, R14, 0x55555556, RZ ; /* 0x555555560e027827 */ /* 0x000fca00078e02ff */ /*01a0*/ LEA.HI R17, R2, R2, RZ, 0x1 ; /* 0x0000000202117211 */ /* 0x000fca00078f08ff */ /*01b0*/ IMAD R17, R17, 0x3, RZ ; /* 0x0000000311117824 */ /* 0x000fca00078e02ff */ /*01c0*/ IMNMX R2, R17, 0x2, !PT ; /* 0x0000000211027817 */ /* 0x000fc80007800200 */ /*01d0*/ IADD3 R3, R2, R14, -R17 ; /* 0x0000000e02037210 */ /* 0x000fc80007ffe811 */ /*01e0*/ IADD3 R3, -R14, 0x1, R3 ; /* 0x000000010e037810 */ /* 0x000fc80007ffe103 */ /*01f0*/ LOP3.LUT R18, R3, 0x3, RZ, 0xc0, !PT ; /* 0x0000000303127812 */ /* 0x000fe400078ec0ff */ /*0200*/ IMAD R8, R0, -0x51, R15 ; /* 0xffffffaf00087824 */ /* 0x000fe200078e020f */ /*0210*/ YIELD ; /* 0x0000000000007946 */ /* 0x000fe20003800000 */ /*0220*/ IMAD.MOV.U32 R20, RZ, RZ, 0x4 ; /* 0x00000004ff147424 */ /* 0x000fe200078e00ff */ /*0230*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0240*/ IMAD.HI R9, R8, 0x38e38e39, RZ ; /* 0x38e38e3908097827 */ /* 0x000fc800078e02ff */ /*0250*/ IMAD.HI R4, R8, 0x38e38e39, RZ ; /* 0x38e38e3908047827 */ /* 0x000fe200078e02ff */ /*0260*/ SHF.R.S32.HI R2, RZ, 0x1, R9 ; /* 0x00000001ff027819 */ /* 0x000fc80000011409 */ /*0270*/ LEA.HI R9, R9, R2, RZ, 0x1 ; /* 0x0000000209097211 */ /* 0x000fca00078f08ff */ /*0280*/ IMAD R11, R0, 0x9, R9 ; /* 0x00000009000b7824 */ /* 0x000fc800078e0209 */ /*0290*/ IMAD R11, R11, 0x9, RZ ; /* 0x000000090b0b7824 */ /* 0x000fca00078e02ff */ /*02a0*/ IADD3 R3, R11.reuse, 0x1, RZ ; /* 0x000000010b037810 */ /* 0x040fe20007ffe0ff */ /*02b0*/ IMAD.WIDE.U32 R28, R11.reuse, R20, c[0x0][0x160] ; /* 0x000058000b1c7625 */ /* 0x040fe200078e0014 */ /*02c0*/ IADD3 R27, R11, 0x2, RZ ; /* 0x000000020b1b7810 */ /* 0x000fc60007ffe0ff */ /*02d0*/ IMAD.WIDE.U32 R2, R3, R20, c[0x0][0x160] ; /* 0x0000580003027625 */ /* 0x000fe200078e0014 */ /*02e0*/ SHF.R.S32.HI R7, RZ, 0x1, R4 ; /* 0x00000001ff077819 */ /* 0x000fe20000011404 */ /*02f0*/ LDG.E R19, [R28.64] ; /* 0x000000041c137981 */ /* 0x0000a2000c1e1900 */ /*0300*/ IADD3 R5, R11, 0x3, RZ ; /* 0x000000030b057810 */ /* 0x000fc60007ffe0ff */ /*0310*/ LDG.E R13, [R2.64] ; /* 0x00000004020d7981 */ /* 0x0002e2000c1e1900 */ /*0320*/ IMAD.WIDE.U32 R26, R27, R20.reuse, c[0x0][0x160] ; /* 0x000058001b1a7625 */ /* 0x080fe200078e0014 */ /*0330*/ IADD3 R23, R11, 0x4, RZ ; /* 0x000000040b177810 */ /* 0x000fe40007ffe0ff */ /*0340*/ LEA.HI R10, R4, R7, RZ, 0x1 ; /* 0x00000007040a7211 */ /* 0x000fe200078f08ff */ /*0350*/ IMAD.WIDE.U32 R4, R5, R20.reuse, c[0x0][0x160] ; /* 0x0000580005047625 */ /* 0x080fe200078e0014 */ /*0360*/ LDG.E R21, [R26.64] ; /* 0x000000041a157981 */ /* 0x000966000c1e1900 */ /*0370*/ IMAD.WIDE.U32 R22, R23, R20, c[0x0][0x160] ; /* 0x0000580017167625 */ /* 0x000fe200078e0014 */ /*0380*/ IADD3 R3, R11.reuse, 0x5, RZ ; /* 0x000000050b037810 */ /* 0x042fe20007ffe0ff */ /*0390*/ LDG.E R25, [R4.64] ; /* 0x0000000404197981 */ /* 0x000362000c1e1900 */ /*03a0*/ IADD3 R7, R11, 0x6, RZ ; /* 0x000000060b077810 */ /* 0x000fc60007ffe0ff */ /*03b0*/ IMAD.WIDE.U32 R2, R3, R20.reuse, c[0x0][0x160] ; /* 0x0000580003027625 */ /* 0x080fe200078e0014 */ /*03c0*/ LDG.E R23, [R22.64] ; /* 0x0000000416177981 */ /* 0x000362000c1e1900 */ /*03d0*/ IADD3 R31, R11, 0x7, RZ ; /* 0x000000070b1f7810 */ /* 0x000fe40007ffe0ff */ /*03e0*/ IMAD R33, R0, -0x51, R15 ; /* 0xffffffaf00217824 */ /* 0x000fe200078e020f */ /*03f0*/ LDG.E R29, [R2.64] ; /* 0x00000004021d7981 */ /* 0x001162000c1e1900 */ /*0400*/ IMAD.WIDE.U32 R6, R7, R20, c[0x0][0x160] ; /* 0x0000580007067625 */ /* 0x000fe200078e0014 */ /*0410*/ IADD3 R11, R11, 0x8, RZ ; /* 0x000000080b0b7810 */ /* 0x000fc60007ffe0ff */ /*0420*/ IMAD R35, R9, -0x9, R8 ; /* 0xfffffff709237824 */ /* 0x000fe200078e0208 */ /*0430*/ LDG.E R27, [R6.64] ; /* 0x00000004061b7981 */ /* 0x010962000c1e1900 */ /*0440*/ IMAD R33, R10, -0x9, R33 ; /* 0xfffffff70a217824 */ /* 0x000fe400078e0221 */ /*0450*/ IMAD.WIDE.U32 R8, R31, R20, c[0x0][0x160] ; /* 0x000058001f087625 */ /* 0x000fc800078e0014 */ /*0460*/ IMAD R24, R0.reuse, 0x51, R35 ; /* 0x0000005100187824 */ /* 0x040fe200078e0223 */ /*0470*/ LDG.E R31, [R8.64] ; /* 0x00000004081f7981 */ /* 0x000162000c1e1900 */ /*0480*/ IMAD.MOV.U32 R12, RZ, RZ, 0x4 ; /* 0x00000004ff0c7424 */ /* 0x000fe400078e00ff */ /*0490*/ IMAD R33, R0, 0x51, R33 ; /* 0x0000005100217824 */ /* 0x000fe400078e0221 */ /*04a0*/ IMAD.WIDE.U32 R10, R11, R20, c[0x0][0x160] ; /* 0x000058000b0a7625 */ /* 0x000fe200078e0014 */ /*04b0*/ IADD3 R22, R24, 0x9, RZ ; /* 0x0000000918167810 */ /* 0x002fc60007ffe0ff */ /*04c0*/ IMAD.WIDE.U32 R4, R33, R12, c[0x0][0x160] ; /* 0x0000580021047625 */ /* 0x000fe200078e000c */ /*04d0*/ LDG.E R35, [R10.64] ; /* 0x000000040a237981 */ /* 0x000362000c1e1900 */ /*04e0*/ IADD3 R3, R24, 0x12, RZ ; /* 0x0000001218037810 */ /* 0x001fe40007ffe0ff */ /*04f0*/ IMAD.WIDE.U32 R6, R22, R20.reuse, c[0x0][0x160] ; /* 0x0000580016067625 */ /* 0x090fe200078e0014 */ /*0500*/ LDG.E R37, [R4.64] ; /* 0x0000000404257981 */ /* 0x000122000c1e1900 */ /*0510*/ IADD3 R26, R24.reuse, 0x1b, RZ ; /* 0x0000001b181a7810 */ /* 0x040fe40007ffe0ff */ /*0520*/ IMAD.WIDE.U32 R2, R3, R20, c[0x0][0x160] ; /* 0x0000580003027625 */ /* 0x000fe200078e0014 */ /*0530*/ LDG.E R22, [R6.64] ; /* 0x0000000406167981 */ /* 0x000122000c1e1900 */ /*0540*/ IADD3 R32, R24, 0x24, RZ ; /* 0x0000002418207810 */ /* 0x000fc40007ffe0ff */ /*0550*/ IMAD.WIDE.U32 R8, R26, R20.reuse, c[0x0][0x160] ; /* 0x000058001a087625 */ /* 0x080fe400078e0014 */ /*0560*/ LDG.E R26, [R2.64] ; /* 0x00000004021a7981 */ /* 0x000124000c1e1900 */ /*0570*/ IMAD.WIDE.U32 R10, R32, R20, c[0x0][0x160] ; /* 0x00005800200a7625 */ /* 0x002fe400078e0014 */ /*0580*/ LDG.E R28, [R8.64] ; /* 0x00000004081c7981 */ /* 0x000322000c1e1900 */ /*0590*/ IADD3 R30, R24, 0x2d, RZ ; /* 0x0000002d181e7810 */ /* 0x000fc60007ffe0ff */ /*05a0*/ LDG.E R11, [R10.64] ; /* 0x000000040a0b7981 */ /* 0x000f22000c1e1900 */ /*05b0*/ IADD3 R24, R24, 0x36, RZ ; /* 0x0000003618187810 */ /* 0x000fe20007ffe0ff */ /*05c0*/ IMAD.WIDE.U32 R4, R30, R20, c[0x0][0x160] ; /* 0x000058001e047625 */ /* 0x001fe200078e0014 */ /*05d0*/ IADD3 R30, R33, 0x3f, RZ ; /* 0x0000003f211e7810 */ /* 0x000fc60007ffe0ff */ /*05e0*/ IMAD.WIDE.U32 R6, R24, R20, c[0x0][0x160] ; /* 0x0000580018067625 */ /* 0x000fe200078e0014 */ /*05f0*/ IADD3 R33, R33, 0x48, RZ ; /* 0x0000004821217810 */ /* 0x000fe20007ffe0ff */ /*0600*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000f24000c1e1900 */ /*0610*/ IMAD.WIDE.U32 R2, R30, R12.reuse, c[0x0][0x160] ; /* 0x000058001e027625 */ /* 0x080fe400078e000c */ /*0620*/ LDG.E R7, [R6.64] ; /* 0x0000000406077981 */ /* 0x000f24000c1e1900 */ /*0630*/ IMAD.WIDE.U32 R8, R33, R12, c[0x0][0x160] ; /* 0x0000580021087625 */ /* 0x002fe400078e000c */ /*0640*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000128000c1e1900 */ /*0650*/ LDG.E R9, [R8.64] ; /* 0x0000000408097981 */ /* 0x000f22000c1e1900 */ /*0660*/ IMAD R2, R0, -0x51, R15 ; /* 0xffffffaf00027824 */ /* 0x001fc800078e020f */ /*0670*/ IMAD.HI R2, R2, 0x4bda12f7, RZ ; /* 0x4bda12f702027827 */ /* 0x000fe200078e02ff */ /*0680*/ BSSY B1, 0x1460 ; /* 0x00000dd000017945 */ /* 0x000fe20003800000 */ /*0690*/ ISETP.NE.AND P0, PT, R13, R16, PT ; /* 0x000000100d00720c */ /* 0x008fc80003f05270 */ /*06a0*/ ISETP.NE.AND P0, PT, R19, R16, P0 ; /* 0x000000101300720c */ /* 0x004fc80000705270 */ /*06b0*/ ISETP.NE.AND P0, PT, R21, R16, P0 ; /* 0x000000101500720c */ /* 0x020fc80000705270 */ /*06c0*/ ISETP.NE.AND P0, PT, R25, R16, P0 ; /* 0x000000101900720c */ /* 0x000fc80000705270 */ /*06d0*/ ISETP.NE.AND P0, PT, R23, R16, P0 ; /* 0x000000101700720c */ /* 0x000fc80000705270 */ /*06e0*/ ISETP.NE.AND P0, PT, R29, R16, P0 ; /* 0x000000101d00720c */ /* 0x000fc80000705270 */ /*06f0*/ ISETP.NE.AND P0, PT, R27, R16, P0 ; /* 0x000000101b00720c */ /* 0x000fc80000705270 */ /*0700*/ ISETP.NE.AND P0, PT, R31, R16, P0 ; /* 0x000000101f00720c */ /* 0x000fc80000705270 */ /*0710*/ ISETP.NE.AND P0, PT, R35, R16, P0 ; /* 0x000000102300720c */ /* 0x000fc80000705270 */ /*0720*/ ISETP.NE.AND P0, PT, R37, R16, P0 ; /* 0x000000102500720c */ /* 0x010fc80000705270 */ /*0730*/ ISETP.NE.AND P0, PT, R22, R16, P0 ; /* 0x000000101600720c */ /* 0x000fc80000705270 */ /*0740*/ ISETP.NE.AND P0, PT, R26, R16, P0 ; /* 0x000000101a00720c */ /* 0x000fc80000705270 */ /*0750*/ ISETP.NE.AND P0, PT, R28, R16, P0 ; /* 0x000000101c00720c */ /* 0x000fc80000705270 */ /*0760*/ ISETP.NE.AND P0, PT, R11, R16, P0 ; /* 0x000000100b00720c */ /* 0x000fe40000705270 */ /*0770*/ SHF.R.U32.HI R11, RZ, 0x1f, R2 ; /* 0x0000001fff0b7819 */ /* 0x000fc80000011602 */ /*0780*/ LEA.HI.SX32 R11, R2, R11, 0x1d ; /* 0x0000000b020b7211 */ /* 0x000fca00078feaff */ /*0790*/ IMAD R20, R11, 0x3, RZ ; /* 0x000000030b147824 */ /* 0x000fe200078e02ff */ /*07a0*/ ISETP.NE.AND P0, PT, R5, R16, P0 ; /* 0x000000100500720c */ /* 0x000fc80000705270 */ /*07b0*/ ISETP.GT.AND P1, PT, R20, 0x2, PT ; /* 0x000000021400780c */ /* 0x000fe40003f24270 */ /*07c0*/ ISETP.NE.AND P0, PT, R7, R16, P0 ; /* 0x000000100700720c */ /* 0x000fc80000705270 */ /*07d0*/ ISETP.NE.AND P0, PT, R3, R16, P0 ; /* 0x000000100300720c */ /* 0x000fc80000705270 */ /*07e0*/ ISETP.NE.AND P0, PT, R9, R16, P0 ; /* 0x000000100900720c */ /* 0x000fe20000705270 */ /*07f0*/ IMAD R19, R0, 0x51, RZ ; /* 0x0000005100137824 */ /* 0x000fc600078e02ff */ /*0800*/ SEL R21, RZ, 0x1, !P0 ; /* 0x00000001ff157807 */ /* 0x000fe20004000000 */ /*0810*/ @P1 BRA 0x1450 ; /* 0x00000c3000001947 */ /* 0x000fea0003800000 */ /*0820*/ ISETP.GT.AND P0, PT, R17, 0x2, PT ; /* 0x000000021100780c */ /* 0x000fe20003f04270 */ /*0830*/ BSSY B0, 0x1420 ; /* 0x00000be000007945 */ /* 0x000fd80003800000 */ /*0840*/ @P0 BRA 0x1410 ; /* 0x00000bc000000947 */ /* 0x000fea0003800000 */ /*0850*/ IMAD R2, R0, -0x51, R15 ; /* 0xffffffaf00027824 */ /* 0x000fe200078e020f */ /*0860*/ ISETP.NE.AND P1, PT, R18, RZ, PT ; /* 0x000000ff1200720c */ /* 0x000fe20003f25270 */ /*0870*/ BSSY B5, 0xac0 ; /* 0x0000024000057945 */ /* 0x000fe20003800000 */ /*0880*/ IMAD.MOV.U32 R6, RZ, RZ, R17 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0011 */ /*0890*/ IMAD.HI R3, R2, 0x38e38e39, RZ ; /* 0x38e38e3902037827 */ /* 0x000fca00078e02ff */ /*08a0*/ SHF.R.S32.HI R4, RZ, 0x1, R3 ; /* 0x00000001ff047819 */ /* 0x000fc80000011403 */ /*08b0*/ LEA.HI R3, R3, R4, RZ, 0x1 ; /* 0x0000000403037211 */ /* 0x000fca00078f08ff */ /*08c0*/ IMAD R3, R3, -0x9, R2 ; /* 0xfffffff703037824 */ /* 0x000fe200078e0202 */ /*08d0*/ IMNMX R2, R17, 0x2, !PT ; /* 0x0000000211027817 */ /* 0x000fc80007800200 */ /*08e0*/ IADD3 R2, R2, R3, -R17 ; /* 0x0000000302027210 */ /* 0x000fca0007ffe811 */ /*08f0*/ IMAD.IADD R2, R2, 0x1, -R3 ; /* 0x0000000102027824 */ /* 0x000fca00078e0a03 */ /*0900*/ ISETP.GE.U32.AND P0, PT, R2, 0x3, PT ; /* 0x000000030200780c */ /* 0x000fe20003f06070 */ /*0910*/ @!P1 BRA 0xab0 ; /* 0x0000019000009947 */ /* 0x000fee0003800000 */ /*0920*/ IMAD R4, R20, 0x9, R19 ; /* 0x0000000914047824 */ /* 0x000fe200078e0213 */ /*0930*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0940*/ IMAD.MOV.U32 R5, RZ, RZ, 0x4 ; /* 0x00000004ff057424 */ /* 0x000fe400078e00ff */ /*0950*/ IMAD.IADD R2, R17, 0x1, R4 ; /* 0x0000000111027824 */ /* 0x000fc800078e0204 */ /*0960*/ IMAD.WIDE.U32 R2, R2, R5, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fcc00078e0005 */ /*0970*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea2000c1e1900 */ /*0980*/ ISETP.NE.AND P2, PT, R18, 0x1, PT ; /* 0x000000011200780c */ /* 0x000fe40003f45270 */ /*0990*/ IADD3 R6, R17, 0x1, RZ ; /* 0x0000000111067810 */ /* 0x000fe40007ffe0ff */ /*09a0*/ ISETP.NE.AND P1, PT, R3, R16, PT ; /* 0x000000100300720c */ /* 0x004fc80003f25270 */ /*09b0*/ SEL R21, R21, RZ, P1 ; /* 0x000000ff15157207 */ /* 0x000fca0000800000 */ /*09c0*/ @!P2 BRA 0xab0 ; /* 0x000000e00000a947 */ /* 0x000fea0003800000 */ /*09d0*/ ISETP.NE.AND P2, PT, R18, 0x2, PT ; /* 0x000000021200780c */ /* 0x000fe20003f45270 */ /*09e0*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*09f0*/ IADD3 R2, R4, 0x1, R17 ; /* 0x0000000104027810 */ /* 0x000fca0007ffe011 */ /*0a00*/ IMAD.WIDE.U32 R2, R2, R5, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fcc00078e0005 */ /*0a10*/ @P2 IADD3 R4, R4, 0x2, R17 ; /* 0x0000000204042810 */ /* 0x000fe20007ffe011 */ /*0a20*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea8000c1e1900 */ /*0a30*/ @P2 IMAD.WIDE.U32 R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004042625 */ /* 0x000fcc00078e0005 */ /*0a40*/ @P2 LDG.E R5, [R4.64] ; /* 0x0000000404052981 */ /* 0x000ee2000c1e1900 */ /*0a50*/ IADD3 R6, R17.reuse, 0x2, RZ ; /* 0x0000000211067810 */ /* 0x040fe40007ffe0ff */ /*0a60*/ @P2 IADD3 R6, R17, 0x3, RZ ; /* 0x0000000311062810 */ /* 0x000fe40007ffe0ff */ /*0a70*/ ISETP.NE.AND P1, PT, R3, R16, PT ; /* 0x000000100300720c */ /* 0x004fc80003f25270 */ /*0a80*/ SEL R21, R21, RZ, P1 ; /* 0x000000ff15157207 */ /* 0x000fe40000800000 */ /*0a90*/ @P2 ISETP.NE.AND P3, PT, R5, R16, PT ; /* 0x000000100500220c */ /* 0x008fc80003f65270 */ /*0aa0*/ @P2 SEL R21, R21, RZ, P3 ; /* 0x000000ff15152207 */ /* 0x000fc80001800000 */ /*0ab0*/ BSYNC B5 ; /* 0x0000000000057941 */ /* 0x000fea0003800000 */ /*0ac0*/ @!P0 BRA 0x1410 ; /* 0x0000094000008947 */ /* 0x000fea0003800000 */ /*0ad0*/ IADD3 R24, R6.reuse, -0x4, RZ ; /* 0xfffffffc06187810 */ /* 0x040fe20007ffe0ff */ /*0ae0*/ BSSY B5, 0x1020 ; /* 0x0000053000057945 */ /* 0x000fe20003800000 */ /*0af0*/ IADD3 R3, R6, 0x3, R19 ; /* 0x0000000306037810 */ /* 0x000fe40007ffe013 */ /*0b00*/ IADD3 R2, -R24, -0x1, RZ ; /* 0xffffffff18027810 */ /* 0x000fe40007ffe1ff */ /*0b10*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0f070 */ /*0b20*/ IMAD R22, R20, 0x9, R3 ; /* 0x0000000914167824 */ /* 0x000fe200078e0203 */ /*0b30*/ ISETP.GT.AND P1, PT, R2, 0xc, PT ; /* 0x0000000c0200780c */ /* 0x000fc80003f24270 */ /*0b40*/ IADD3 R2, R22, -0x3, RZ ; /* 0xfffffffd16027810 */ /* 0x000fd20007ffe0ff */ /*0b50*/ @!P1 BRA 0x1010 ; /* 0x000004b000009947 */ /* 0x000fea0003800000 */ /*0b60*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0b70*/ IMAD.MOV.U32 R35, RZ, RZ, 0x4 ; /* 0x00000004ff237424 */ /* 0x000fe200078e00ff */ /*0b80*/ IADD3 R6, R22.reuse, -0x2, RZ ; /* 0xfffffffe16067810 */ /* 0x040fe20007ffe0ff */ /*0b90*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0ba0*/ IADD3 R10, R22, 0x1, RZ ; /* 0x00000001160a7810 */ /* 0x000fe20007ffe0ff */ /*0bb0*/ IMAD.WIDE.U32 R4, R2, R35.reuse, c[0x0][0x160] ; /* 0x0000580002047625 */ /* 0x080fe200078e0023 */ /*0bc0*/ IADD3 R26, R22.reuse, -0x1, RZ ; /* 0xffffffff161a7810 */ /* 0x040fe40007ffe0ff */ /*0bd0*/ IADD3 R12, R22, 0x2, RZ ; /* 0x00000002160c7810 */ /* 0x000fe20007ffe0ff */ /*0be0*/ IMAD.WIDE.U32 R2, R6, R35.reuse, c[0x0][0x160] ; /* 0x0000580006027625 */ /* 0x080fe200078e0023 */ /*0bf0*/ LDG.E R23, [R4.64] ; /* 0x0000000404177981 */ /* 0x0000a6000c1e1900 */ /*0c00*/ IMAD.WIDE.U32 R10, R10, R35.reuse, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x080fe200078e0023 */ /*0c10*/ IADD3 R8, R22, 0x3, RZ ; /* 0x0000000316087810 */ /* 0x000fe20007ffe0ff */ /*0c20*/ LDG.E R25, [R2.64] ; /* 0x0000000402197981 */ /* 0x0002e4000c1e1900 */ /*0c30*/ IMAD.WIDE.U32 R26, R26, R35, c[0x0][0x160] ; /* 0x000058001a1a7625 */ /* 0x000fc400078e0023 */ /*0c40*/ LDG.E R31, [R10.64] ; /* 0x000000040a1f7981 */ /* 0x000964000c1e1900 */ /*0c50*/ IMAD.WIDE.U32 R12, R12, R35.reuse, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x080fe200078e0023 */ /*0c60*/ IADD3 R4, R22.reuse, 0x4, RZ ; /* 0x0000000416047810 */ /* 0x041fe20007ffe0ff */ /*0c70*/ LDG.E R27, [R26.64] ; /* 0x000000041a1b7981 */ /* 0x000162000c1e1900 */ /*0c80*/ IADD3 R28, R22.reuse, 0x5, RZ ; /* 0x00000005161c7810 */ /* 0x040fe20007ffe0ff */ /*0c90*/ IMAD.WIDE.U32 R6, R22.reuse, R35.reuse, c[0x0][0x160] ; /* 0x0000580016067625 */ /* 0x0c0fe200078e0023 */ /*0ca0*/ IADD3 R32, R22, 0x9, RZ ; /* 0x0000000916207810 */ /* 0x000fe20007ffe0ff */ /*0cb0*/ LDG.E R33, [R12.64] ; /* 0x000000040c217981 */ /* 0x000164000c1e1900 */ /*0cc0*/ IMAD.WIDE.U32 R8, R8, R35.reuse, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x080fe200078e0023 */ /*0cd0*/ IADD3 R30, R22, 0x6, RZ ; /* 0x00000006161e7810 */ /* 0x000fe20007ffe0ff */ /*0ce0*/ LDG.E R29, [R6.64] ; /* 0x00000004061d7981 */ /* 0x000964000c1e1900 */ /*0cf0*/ IMAD.WIDE.U32 R4, R4, R35.reuse, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x080fe200078e0023 */ /*0d00*/ IADD3 R34, R22, 0x7, RZ ; /* 0x0000000716227810 */ /* 0x000fe20007ffe0ff */ /*0d10*/ LDG.E R37, [R8.64] ; /* 0x0000000408257981 */ /* 0x000964000c1e1900 */ /*0d20*/ IMAD.WIDE.U32 R2, R28, R35.reuse, c[0x0][0x160] ; /* 0x000058001c027625 */ /* 0x082fe200078e0023 */ /*0d30*/ IADD3 R12, R22, 0xa, RZ ; /* 0x0000000a160c7810 */ /* 0x001fe20007ffe0ff */ /*0d40*/ LDG.E R26, [R4.64] ; /* 0x00000004041a7981 */ /* 0x000164000c1e1900 */ /*0d50*/ IMAD.WIDE.U32 R10, R32, R35.reuse, c[0x0][0x160] ; /* 0x00005800200a7625 */ /* 0x090fe200078e0023 */ /*0d60*/ IADD3 R36, R22, 0xb, RZ ; /* 0x0000000b16247810 */ /* 0x000fe20007ffe0ff */ /*0d70*/ LDG.E R28, [R2.64] ; /* 0x00000004021c7981 */ /* 0x000324000c1e1900 */ /*0d80*/ IMAD.WIDE.U32 R6, R30, R35.reuse, c[0x0][0x160] ; /* 0x000058001e067625 */ /* 0x080fe200078e0023 */ /*0d90*/ IADD3 R32, R22, 0x8, RZ ; /* 0x0000000816207810 */ /* 0x000fe20007ffe0ff */ /*0da0*/ LDG.E R11, [R10.64] ; /* 0x000000040a0b7981 */ /* 0x000f24000c1e1900 */ /*0db0*/ IMAD.WIDE.U32 R12, R12, R35, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc400078e0023 */ /*0dc0*/ LDG.E R30, [R6.64] ; /* 0x00000004061e7981 */ /* 0x000324000c1e1900 */ /*0dd0*/ IMAD.WIDE.U32 R8, R34, R35.reuse, c[0x0][0x160] ; /* 0x0000580022087625 */ /* 0x080fe200078e0023 */ /*0de0*/ IADD3 R34, R22, 0xc, RZ ; /* 0x0000000c16227810 */ /* 0x000fe20007ffe0ff */ /*0df0*/ LDG.E R13, [R12.64] ; /* 0x000000040c0d7981 */ /* 0x000f24000c1e1900 */ /*0e00*/ IMAD.WIDE.U32 R4, R36, R35.reuse, c[0x0][0x160] ; /* 0x0000580024047625 */ /* 0x081fe400078e0023 */ /*0e10*/ LDG.E R9, [R8.64] ; /* 0x0000000408097981 */ /* 0x000f24000c1e1900 */ /*0e20*/ IMAD.WIDE.U32 R2, R32, R35, c[0x0][0x160] ; /* 0x0000580020027625 */ /* 0x002fc400078e0023 */ /*0e30*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000f24000c1e1900 */ /*0e40*/ IMAD.WIDE.U32 R6, R34, R35, c[0x0][0x160] ; /* 0x0000580022067625 */ /* 0x000fe400078e0023 */ /*0e50*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000128000c1e1900 */ /*0e60*/ LDG.E R7, [R6.64] ; /* 0x0000000406077981 */ /* 0x000f22000c1e1900 */ /*0e70*/ IADD3 R24, R24, 0x10, RZ ; /* 0x0000001018187810 */ /* 0x000fe40007ffe0ff */ /*0e80*/ IADD3 R2, R22, 0xd, RZ ; /* 0x0000000d16027810 */ /* 0x001fc40007ffe0ff */ /*0e90*/ ISETP.NE.AND P4, PT, R23, R16, PT ; /* 0x000000101700720c */ /* 0x004fc80003f85270 */ /*0ea0*/ ISETP.EQ.OR P4, PT, R25, R16.reuse, !P4 ; /* 0x000000101900720c */ /* 0x088fe40006782670 */ /*0eb0*/ ISETP.NE.AND P2, PT, R31, R16.reuse, PT ; /* 0x000000101f00720c */ /* 0x0a0fe40003f45270 */ /*0ec0*/ ISETP.EQ.OR P4, PT, R27, R16.reuse, P4 ; /* 0x000000101b00720c */ /* 0x080fe40002782670 */ /*0ed0*/ ISETP.EQ.OR P2, PT, R33, R16.reuse, !P2 ; /* 0x000000102100720c */ /* 0x080fe40005742670 */ /*0ee0*/ ISETP.EQ.OR P4, PT, R29, R16.reuse, P4 ; /* 0x000000101d00720c */ /* 0x080fe40002782670 */ /*0ef0*/ ISETP.EQ.OR P2, PT, R37, R16, P2 ; /* 0x000000102500720c */ /* 0x000fc40001742670 */ /*0f00*/ SEL R21, R21, RZ, !P4 ; /* 0x000000ff15157207 */ /* 0x000fe40006000000 */ /*0f10*/ ISETP.EQ.OR P2, PT, R26, R16.reuse, P2 ; /* 0x000000101a00720c */ /* 0x080fe40001742670 */ /*0f20*/ ISETP.NE.AND P3, PT, R28, R16.reuse, PT ; /* 0x000000101c00720c */ /* 0x090fe40003f65270 */ /*0f30*/ SEL R21, R21, RZ, !P2 ; /* 0x000000ff15157207 */ /* 0x000fe40005000000 */ /*0f40*/ ISETP.NE.AND P1, PT, R11, R16, PT ; /* 0x000000100b00720c */ /* 0x000fe40003f25270 */ /*0f50*/ ISETP.GE.AND P2, PT, R24, -0xd, PT ; /* 0xfffffff31800780c */ /* 0x000fc40003f46270 */ /*0f60*/ ISETP.EQ.OR P3, PT, R30, R16.reuse, !P3 ; /* 0x000000101e00720c */ /* 0x080fe40005f62670 */ /*0f70*/ ISETP.EQ.OR P1, PT, R13, R16.reuse, !P1 ; /* 0x000000100d00720c */ /* 0x080fe40004f22670 */ /*0f80*/ ISETP.EQ.OR P3, PT, R9, R16.reuse, P3 ; /* 0x000000100900720c */ /* 0x080fe40001f62670 */ /*0f90*/ ISETP.EQ.OR P1, PT, R5, R16.reuse, P1 ; /* 0x000000100500720c */ /* 0x080fe40000f22670 */ /*0fa0*/ ISETP.EQ.OR P3, PT, R3, R16, P3 ; /* 0x000000100300720c */ /* 0x000fe40001f62670 */ /*0fb0*/ IADD3 R3, R22, 0x10, RZ ; /* 0x0000001016037810 */ /* 0x000fc40007ffe0ff */ /*0fc0*/ ISETP.EQ.OR P1, PT, R7, R16, P1 ; /* 0x000000100700720c */ /* 0x000fe40000f22670 */ /*0fd0*/ SEL R21, R21, RZ, !P3 ; /* 0x000000ff15157207 */ /* 0x000fe20005800000 */ /*0fe0*/ IMAD.MOV.U32 R22, RZ, RZ, R3 ; /* 0x000000ffff167224 */ /* 0x000fc600078e0003 */ /*0ff0*/ SEL R21, R21, RZ, !P1 ; /* 0x000000ff15157207 */ /* 0x000fe20004800000 */ /*1000*/ @!P2 BRA 0xb70 ; /* 0xfffffb600000a947 */ /* 0x000fea000383ffff */ /*1010*/ BSYNC B5 ; /* 0x0000000000057941 */ /* 0x000fea0003800000 */ /*1020*/ IADD3 R3, -R24, -0x1, RZ ; /* 0xffffffff18037810 */ /* 0x000fe20007ffe1ff */ /*1030*/ BSSY B5, 0x12e0 ; /* 0x000002a000057945 */ /* 0x000fe60003800000 */ /*1040*/ ISETP.GT.AND P1, PT, R3, 0x4, PT ; /* 0x000000040300780c */ /* 0x000fda0003f24270 */ /*1050*/ @!P1 BRA 0x12d0 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*1060*/ IMAD.MOV.U32 R11, RZ, RZ, 0x4 ; /* 0x00000004ff0b7424 */ /* 0x000fe200078e00ff */ /*1070*/ IADD3 R26, R22.reuse, 0x1, RZ ; /* 0x00000001161a7810 */ /* 0x040fe20007ffe0ff */ /*1080*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*1090*/ IADD3 R12, R22, -0x2, RZ ; /* 0xfffffffe160c7810 */ /* 0x000fe20007ffe0ff */ /*10a0*/ IMAD.WIDE.U32 R6, R2, R11.reuse, c[0x0][0x160] ; /* 0x0000580002067625 */ /* 0x080fe200078e000b */ /*10b0*/ IADD3 R4, R22.reuse, 0x2, RZ ; /* 0x0000000216047810 */ /* 0x040fe40007ffe0ff */ /*10c0*/ IADD3 R8, R22, -0x1, RZ ; /* 0xffffffff16087810 */ /* 0x000fe20007ffe0ff */ /*10d0*/ IMAD.WIDE.U32 R26, R26, R11, c[0x0][0x160] ; /* 0x000058001a1a7625 */ /* 0x000fe200078e000b */ /*10e0*/ LDG.E R23, [R6.64] ; /* 0x0000000406177981 */ /* 0x0000a2000c1e1900 */ /*10f0*/ IADD3 R2, R22, 0x3, RZ ; /* 0x0000000316027810 */ /* 0x000fc40007ffe0ff */ /*1100*/ IMAD.WIDE.U32 R12, R12, R11.reuse, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x080fe400078e000b */ /*1110*/ LDG.E R27, [R26.64] ; /* 0x000000041a1b7981 */ /* 0x000ee4000c1e1900 */ /*1120*/ IMAD.WIDE.U32 R4, R4, R11.reuse, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x080fe200078e000b */ /*1130*/ IADD3 R10, R22, 0x4, RZ ; /* 0x00000004160a7810 */ /* 0x000fe20007ffe0ff */ /*1140*/ LDG.E R13, [R12.64] ; /* 0x000000040c0d7981 */ /* 0x000f24000c1e1900 */ /*1150*/ IMAD.WIDE.U32 R8, R8, R11.reuse, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x080fe400078e000b */ /*1160*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000f64000c1e1900 */ /*1170*/ IMAD.WIDE.U32 R2, R2, R11, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fc400078e000b */ /*1180*/ LDG.E R9, [R8.64] ; /* 0x0000000408097981 */ /* 0x000f64000c1e1900 */ /*1190*/ IMAD.WIDE.U32 R6, R22, R11.reuse, c[0x0][0x160] ; /* 0x0000580016067625 */ /* 0x081fe400078e000b */ /*11a0*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000164000c1e1900 */ /*11b0*/ IMAD.WIDE.U32 R10, R10, R11, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fe400078e000b */ /*11c0*/ LDG.E R7, [R6.64] ; /* 0x0000000406077981 */ /* 0x000f68000c1e1900 */ /*11d0*/ LDG.E R11, [R10.64] ; /* 0x000000040a0b7981 */ /* 0x000f62000c1e1900 */ /*11e0*/ IADD3 R24, R24, 0x8, RZ ; /* 0x0000000818187810 */ /* 0x000fc40007ffe0ff */ /*11f0*/ IADD3 R2, R22, 0x5, RZ ; /* 0x0000000516027810 */ /* 0x001fe40007ffe0ff */ /*1200*/ ISETP.NE.AND P0, PT, R23, R16.reuse, PT ; /* 0x000000101700720c */ /* 0x084fe40003f05270 */ /*1210*/ ISETP.NE.AND P1, PT, R27, R16.reuse, PT ; /* 0x000000101b00720c */ /* 0x088fe40003f25270 */ /*1220*/ ISETP.EQ.OR P0, PT, R13, R16.reuse, !P0 ; /* 0x000000100d00720c */ /* 0x090fe40004702670 */ /*1230*/ ISETP.EQ.OR P1, PT, R5, R16.reuse, !P1 ; /* 0x000000100500720c */ /* 0x0a0fe40004f22670 */ /*1240*/ ISETP.EQ.OR P0, PT, R9, R16, P0 ; /* 0x000000100900720c */ /* 0x000fc40000702670 */ /*1250*/ ISETP.EQ.OR P2, PT, R3, R16.reuse, P1 ; /* 0x000000100300720c */ /* 0x080fe40000f42670 */ /*1260*/ ISETP.EQ.OR P1, PT, R7, R16.reuse, P0 ; /* 0x000000100700720c */ /* 0x080fe40000722670 */ /*1270*/ IADD3 R3, R22, 0x8, RZ ; /* 0x0000000816037810 */ /* 0x000fe40007ffe0ff */ /*1280*/ ISETP.EQ.OR P2, PT, R11, R16, P2 ; /* 0x000000100b00720c */ /* 0x000fe40001742670 */ /*1290*/ SEL R21, R21, RZ, !P1 ; /* 0x000000ff15157207 */ /* 0x000fe20004800000 */ /*12a0*/ IMAD.MOV.U32 R22, RZ, RZ, R3 ; /* 0x000000ffff167224 */ /* 0x000fe200078e0003 */ /*12b0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40003f0e170 */ /*12c0*/ SEL R21, R21, RZ, !P2 ; /* 0x000000ff15157207 */ /* 0x000fcc0005000000 */ /*12d0*/ BSYNC B5 ; /* 0x0000000000057941 */ /* 0x000fea0003800000 */ /*12e0*/ ISETP.LT.OR P0, PT, R24, -0x1, P0 ; /* 0xffffffff1800780c */ /* 0x000fda0000701670 */ /*12f0*/ @!P0 BRA 0x1410 ; /* 0x0000011000008947 */ /* 0x000fea0003800000 */ /*1300*/ IMAD.MOV.U32 R23, RZ, RZ, 0x4 ; /* 0x00000004ff177424 */ /* 0x000fe200078e00ff */ /*1310*/ IADD3 R4, R22.reuse, -0x2, RZ ; /* 0xfffffffe16047810 */ /* 0x040fe20007ffe0ff */ /*1320*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*1330*/ IADD3 R6, R22, -0x1, RZ ; /* 0xffffffff16067810 */ /* 0x000fe20007ffe0ff */ /*1340*/ IMAD.WIDE.U32 R2, R2, R23, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fc800078e0017 */ /*1350*/ IMAD.WIDE.U32 R4, R4, R23.reuse, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x080fe400078e0017 */ /*1360*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea4000c1e1900 */ /*1370*/ IMAD.WIDE.U32 R6, R6, R23.reuse, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x080fe400078e0017 */ /*1380*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ee4000c1e1900 */ /*1390*/ IMAD.WIDE.U32 R22, R22, R23, c[0x0][0x160] ; /* 0x0000580016167625 */ /* 0x000fe400078e0017 */ /*13a0*/ LDG.E R7, [R6.64] ; /* 0x0000000406077981 */ /* 0x000f28000c1e1900 */ /*13b0*/ LDG.E R23, [R22.64] ; /* 0x0000000416177981 */ /* 0x000f62000c1e1900 */ /*13c0*/ ISETP.NE.AND P0, PT, R3, R16, PT ; /* 0x000000100300720c */ /* 0x004fc80003f05270 */ /*13d0*/ ISETP.EQ.OR P0, PT, R5, R16, !P0 ; /* 0x000000100500720c */ /* 0x008fc80004702670 */ /*13e0*/ ISETP.EQ.OR P0, PT, R7, R16, P0 ; /* 0x000000100700720c */ /* 0x010fc80000702670 */ /*13f0*/ ISETP.EQ.OR P0, PT, R23, R16, P0 ; /* 0x000000101700720c */ /* 0x020fc80000702670 */ /*1400*/ SEL R21, R21, RZ, !P0 ; /* 0x000000ff15157207 */ /* 0x000fc80004000000 */ /*1410*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*1420*/ ISETP.GE.AND P0, PT, R20.reuse, 0x2, PT ; /* 0x000000021400780c */ /* 0x040fe40003f06270 */ /*1430*/ IADD3 R20, R20, 0x1, RZ ; /* 0x0000000114147810 */ /* 0x000fd60007ffe0ff */ /*1440*/ @!P0 BRA 0x820 ; /* 0xfffff3d000008947 */ /* 0x000fea000383ffff */ /*1450*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1460*/ ISETP.NE.AND P0, PT, R21, 0x1, PT ; /* 0x000000011500780c */ /* 0x000fe20003f05270 */ /*1470*/ BSSY B0, 0x1db0 ; /* 0x0000093000007945 */ /* 0x000fd80003800000 */ /*1480*/ @P0 BRA 0x1da0 ; /* 0x0000091000000947 */ /* 0x000fea0003800000 */ /*1490*/ S2R R3, SR_LANEID ; /* 0x0000000000037919 */ /* 0x000e220000000000 */ /*14a0*/ VOTEU.ANY UR4, UPT, PT ; /* 0x0000000000047886 */ /* 0x000fe200038e0100 */ /*14b0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff027624 */ /* 0x000fe200078e00ff */ /*14c0*/ FLO.U32 R8, UR4 ; /* 0x0000000400087d00 */ /* 0x000e2200080e0000 */ /*14d0*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fce0000000a00 */ /*14e0*/ POPC R5, UR4 ; /* 0x0000000400057d09 */ /* 0x000e620008000000 */ /*14f0*/ ISETP.EQ.U32.AND P0, PT, R8, R3, PT ; /* 0x000000030800720c */ /* 0x001fe20003f02070 */ /*1500*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x17c] ; /* 0x00005f00ff037624 */ /* 0x000fd800078e00ff */ /*1510*/ @P0 ATOMG.E.ADD.STRONG.GPU PT, R3, [R2.64], R5 ; /* 0x00000005020309a8 */ /* 0x002ea200081ee1c6 */ /*1520*/ BSSY B1, 0x1d30 ; /* 0x0000080000017945 */ /* 0x000fe60003800000 */ /*1530*/ S2R R4, SR_LTMASK ; /* 0x0000000000047919 */ /* 0x000e240000003900 */ /*1540*/ LOP3.LUT R10, R4, UR4, RZ, 0xc0, !PT ; /* 0x00000004040a7c12 */ /* 0x001fe2000f8ec0ff */ /*1550*/ IMAD R4, R0, -0x51, R15 ; /* 0xffffffaf00047824 */ /* 0x000fc600078e020f */ /*1560*/ POPC R7, R10 ; /* 0x0000000a00077309 */ /* 0x000e220000000000 */ /*1570*/ IMAD.HI R4, R4, 0x38e38e39, RZ ; /* 0x38e38e3904047827 */ /* 0x000fca00078e02ff */ /*1580*/ SHF.R.S32.HI R9, RZ, 0x1, R4 ; /* 0x00000001ff097819 */ /* 0x000fc80000011404 */ /*1590*/ LEA.HI R4, R4, R9, RZ, 0x1 ; /* 0x0000000904047211 */ /* 0x000fe200078f08ff */ /*15a0*/ IMAD.MOV.U32 R9, RZ, RZ, RZ ; /* 0x000000ffff097224 */ /* 0x000fe200078e00ff */ /*15b0*/ SHFL.IDX PT, R6, R3, R8, 0x1f ; /* 0x00001f0803067589 */ /* 0x004e2400000e0000 */ /*15c0*/ IMAD.IADD R6, R6, 0x1, R7 ; /* 0x0000000106067824 */ /* 0x001fe400078e0207 */ /*15d0*/ IMAD.MOV.U32 R7, RZ, RZ, RZ ; /* 0x000000ffff077224 */ /* 0x000fe400078e00ff */ /*15e0*/ IMAD R8, R9, 0x9, RZ ; /* 0x0000000909087824 */ /* 0x000fe200078e02ff */ /*15f0*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*1600*/ IMAD.MOV.U32 R5, RZ, RZ, 0x4 ; /* 0x00000004ff057424 */ /* 0x000fe400078e00ff */ /*1610*/ IMAD.IADD R10, R19, 0x1, R8 ; /* 0x00000001130a7824 */ /* 0x000fc800078e0208 */ /*1620*/ IMAD.WIDE.U32 R12, R10, R5, c[0x0][0x160] ; /* 0x000058000a0c7625 */ /* 0x002fca00078e0005 */ /*1630*/ LDG.E R11, [R12.64] ; /* 0x000000040c0b7981 */ /* 0x000ea2000c1e1900 */ /*1640*/ IMAD R2, R6, 0x51, R8 ; /* 0x0000005106027824 */ /* 0x000fc800078e0208 */ /*1650*/ IMAD.WIDE R2, R2, R5, c[0x0][0x168] ; /* 0x00005a0002027625 */ /* 0x000fe200078e0205 */ /*1660*/ ISETP.NE.AND P0, PT, R9, R4, PT ; /* 0x000000040900720c */ /* 0x000fc80003f05270 */ /*1670*/ STG.E [R2.64], R11 ; /* 0x0000000b02007986 */ /* 0x0041e8000c101904 */ /*1680*/ LDG.E R20, [R12.64] ; /* 0x000000040c147981 */ /* 0x000ea2000c1e1900 */ /*1690*/ ISETP.EQ.AND P1, PT, R14, RZ, !P0 ; /* 0x000000ff0e00720c */ /* 0x000fe40004722270 */ /*16a0*/ IADD3 R22, R10, 0x1, RZ ; /* 0x000000010a167810 */ /* 0x000fca0007ffe0ff */ /*16b0*/ IMAD.WIDE.U32 R22, R22, R5, c[0x0][0x160] ; /* 0x0000580016167625 */ /* 0x000fe200078e0005 */ /*16c0*/ ISETP.NE.OR P1, PT, R20, RZ, P1 ; /* 0x000000ff1400720c */ /* 0x004fda0000f25670 */ /*16d0*/ @!P1 IMAD R20, R6, 0x51, R7 ; /* 0x0000005106149824 */ /* 0x000fc800078e0207 */ /*16e0*/ @!P1 IMAD.WIDE R20, R20, R5, c[0x0][0x180] ; /* 0x0000600014149625 */ /* 0x000fca00078e0205 */ /*16f0*/ @!P1 STG.E [R20.64], R8 ; /* 0x0000000814009986 */ /* 0x0003e8000c101904 */ /*1700*/ LDG.E R25, [R22.64] ; /* 0x0000000416197981 */ /* 0x000ea2000c1e1900 */ /*1710*/ ISETP.EQ.AND P2, PT, R14, 0x1, !P0 ; /* 0x000000010e00780c */ /* 0x000fc60004742270 */ /*1720*/ STG.E [R2.64+0x4], R25 ; /* 0x0000041902007986 */ /* 0x0045e8000c101904 */ /*1730*/ LDG.E R11, [R22.64] ; /* 0x00000004160b7981 */ /* 0x001ee2000c1e1900 */ /*1740*/ @!P1 IADD3 R7, R7, 0x1, RZ ; /* 0x0000000107079810 */ /* 0x000fe40007ffe0ff */ /*1750*/ IADD3 R24, R10, 0x2, RZ ; /* 0x000000020a187810 */ /* 0x000fca0007ffe0ff */ /*1760*/ IMAD.WIDE.U32 R20, R24, R5, c[0x0][0x160] ; /* 0x0000580018147625 */ /* 0x002fe200078e0005 */ /*1770*/ ISETP.NE.OR P2, PT, R11, RZ, P2 ; /* 0x000000ff0b00720c */ /* 0x008fda0001745670 */ /*1780*/ @!P2 IMAD R12, R6, 0x51, R7 ; /* 0x00000051060ca824 */ /* 0x000fe200078e0207 */ /*1790*/ @!P2 IADD3 R11, R8, 0x1, RZ ; /* 0x00000001080ba810 */ /* 0x000fc60007ffe0ff */ /*17a0*/ @!P2 IMAD.WIDE R12, R12, R5, c[0x0][0x180] ; /* 0x000060000c0ca625 */ /* 0x000fca00078e0205 */ /*17b0*/ @!P2 STG.E [R12.64], R11 ; /* 0x0000000b0c00a986 */ /* 0x0001e8000c101904 */ /*17c0*/ LDG.E R25, [R20.64] ; /* 0x0000000414197981 */ /* 0x004ea2000c1e1900 */ /*17d0*/ ISETP.EQ.AND P1, PT, R14, 0x2, !P0 ; /* 0x000000020e00780c */ /* 0x000fc60004722270 */ /*17e0*/ STG.E [R2.64+0x8], R25 ; /* 0x0000081902007986 */ /* 0x004fe8000c101904 */ /*17f0*/ LDG.E R22, [R20.64] ; /* 0x0000000414167981 */ /* 0x000ea2000c1e1900 */ /*1800*/ @!P2 IADD3 R7, R7, 0x1, RZ ; /* 0x000000010707a810 */ /* 0x000fe40007ffe0ff */ /*1810*/ IADD3 R24, R10, 0x3, RZ ; /* 0x000000030a187810 */ /* 0x000fca0007ffe0ff */ /*1820*/ IMAD.WIDE.U32 R12, R24, R5, c[0x0][0x160] ; /* 0x00005800180c7625 */ /* 0x001fe200078e0005 */ /*1830*/ ISETP.NE.OR P1, PT, R22, RZ, P1 ; /* 0x000000ff1600720c */ /* 0x004fda0000f25670 */ /*1840*/ @!P1 IMAD R22, R6, 0x51, R7 ; /* 0x0000005106169824 */ /* 0x000fe200078e0207 */ /*1850*/ @!P1 IADD3 R27, R8, 0x2, RZ ; /* 0x00000002081b9810 */ /* 0x000fc60007ffe0ff */ /*1860*/ @!P1 IMAD.WIDE R22, R22, R5, c[0x0][0x180] ; /* 0x0000600016169625 */ /* 0x000fca00078e0205 */ /*1870*/ @!P1 STG.E [R22.64], R27 ; /* 0x0000001b16009986 */ /* 0x0001e8000c101904 */ /*1880*/ LDG.E R11, [R12.64] ; /* 0x000000040c0b7981 */ /* 0x000ea2000c1e1900 */ /*1890*/ ISETP.EQ.AND P2, PT, R14, 0x3, !P0 ; /* 0x000000030e00780c */ /* 0x000fc60004742270 */ /*18a0*/ STG.E [R2.64+0xc], R11 ; /* 0x00000c0b02007986 */ /* 0x0043e8000c101904 */ /*18b0*/ LDG.E R20, [R12.64] ; /* 0x000000040c147981 */ /* 0x000ea2000c1e1900 */ /*18c0*/ @!P1 IADD3 R7, R7, 0x1, RZ ; /* 0x0000000107079810 */ /* 0x000fe40007ffe0ff */ /*18d0*/ IADD3 R24, R10, 0x4, RZ ; /* 0x000000040a187810 */ /* 0x000fca0007ffe0ff */ /*18e0*/ IMAD.WIDE.U32 R22, R24, R5, c[0x0][0x160] ; /* 0x0000580018167625 */ /* 0x001fe200078e0005 */ /*18f0*/ ISETP.NE.OR P2, PT, R20, RZ, P2 ; /* 0x000000ff1400720c */ /* 0x004fda0001745670 */ /*1900*/ @!P2 IMAD R20, R6, 0x51, R7 ; /* 0x000000510614a824 */ /* 0x000fe200078e0207 */ /*1910*/ @!P2 IADD3 R25, R8, 0x3, RZ ; /* 0x000000030819a810 */ /* 0x000fc60007ffe0ff */ /*1920*/ @!P2 IMAD.WIDE R20, R20, R5, c[0x0][0x180] ; /* 0x000060001414a625 */ /* 0x000fca00078e0205 */ /*1930*/ @!P2 STG.E [R20.64], R25 ; /* 0x000000191400a986 */ /* 0x0001e8000c101904 */ /*1940*/ LDG.E R11, [R22.64] ; /* 0x00000004160b7981 */ /* 0x002ea2000c1e1900 */ /*1950*/ ISETP.EQ.AND P1, PT, R14, 0x4, !P0 ; /* 0x000000040e00780c */ /* 0x000fc60004722270 */ /*1960*/ STG.E [R2.64+0x10], R11 ; /* 0x0000100b02007986 */ /* 0x0043e8000c101904 */ /*1970*/ LDG.E R12, [R22.64] ; /* 0x00000004160c7981 */ /* 0x000ea2000c1e1900 */ /*1980*/ @!P2 IADD3 R7, R7, 0x1, RZ ; /* 0x000000010707a810 */ /* 0x000fe40007ffe0ff */ /*1990*/ IADD3 R24, R10, 0x5, RZ ; /* 0x000000050a187810 */ /* 0x000fca0007ffe0ff */ /*19a0*/ IMAD.WIDE.U32 R20, R24, R5, c[0x0][0x160] ; /* 0x0000580018147625 */ /* 0x001fe200078e0005 */ /*19b0*/ ISETP.NE.OR P1, PT, R12, RZ, P1 ; /* 0x000000ff0c00720c */ /* 0x004fda0000f25670 */ /*19c0*/ @!P1 IMAD R12, R6, 0x51, R7 ; /* 0x00000051060c9824 */ /* 0x000fe200078e0207 */ /*19d0*/ @!P1 IADD3 R27, R8, 0x4, RZ ; /* 0x00000004081b9810 */ /* 0x000fc60007ffe0ff */ /*19e0*/ @!P1 IMAD.WIDE R12, R12, R5, c[0x0][0x180] ; /* 0x000060000c0c9625 */ /* 0x000fca00078e0205 */ /*19f0*/ @!P1 STG.E [R12.64], R27 ; /* 0x0000001b0c009986 */ /* 0x0001e8000c101904 */ /*1a00*/ LDG.E R11, [R20.64] ; /* 0x00000004140b7981 */ /* 0x002ea2000c1e1900 */ /*1a10*/ ISETP.EQ.AND P2, PT, R14, 0x5, !P0 ; /* 0x000000050e00780c */ /* 0x000fc60004742270 */ /*1a20*/ STG.E [R2.64+0x14], R11 ; /* 0x0000140b02007986 */ /* 0x0043e8000c101904 */ /*1a30*/ LDG.E R22, [R20.64] ; /* 0x0000000414167981 */ /* 0x000ea2000c1e1900 */ /*1a40*/ @!P1 IADD3 R7, R7, 0x1, RZ ; /* 0x0000000107079810 */ /* 0x000fe40007ffe0ff */ /*1a50*/ IADD3 R24, R10, 0x6, RZ ; /* 0x000000060a187810 */ /* 0x000fca0007ffe0ff */ /*1a60*/ IMAD.WIDE.U32 R12, R24, R5, c[0x0][0x160] ; /* 0x00005800180c7625 */ /* 0x001fe200078e0005 */ /*1a70*/ ISETP.NE.OR P2, PT, R22, RZ, P2 ; /* 0x000000ff1600720c */ /* 0x004fda0001745670 */ /*1a80*/ @!P2 IMAD R22, R6, 0x51, R7 ; /* 0x000000510616a824 */ /* 0x000fe200078e0207 */ /*1a90*/ @!P2 IADD3 R25, R8, 0x5, RZ ; /* 0x000000050819a810 */ /* 0x000fc60007ffe0ff */ /*1aa0*/ @!P2 IMAD.WIDE R22, R22, R5, c[0x0][0x180] ; /* 0x000060001616a625 */ /* 0x000fca00078e0205 */ /*1ab0*/ @!P2 STG.E [R22.64], R25 ; /* 0x000000191600a986 */ /* 0x0001e8000c101904 */ /*1ac0*/ LDG.E R11, [R12.64] ; /* 0x000000040c0b7981 */ /* 0x002ea2000c1e1900 */ /*1ad0*/ ISETP.EQ.AND P1, PT, R14, 0x6, !P0 ; /* 0x000000060e00780c */ /* 0x000fc60004722270 */ /*1ae0*/ STG.E [R2.64+0x18], R11 ; /* 0x0000180b02007986 */ /* 0x0043e8000c101904 */ /*1af0*/ LDG.E R20, [R12.64] ; /* 0x000000040c147981 */ /* 0x000ea2000c1e1900 */ /*1b00*/ @!P2 IADD3 R7, R7, 0x1, RZ ; /* 0x000000010707a810 */ /* 0x000fe40007ffe0ff */ /*1b10*/ IADD3 R24, R10, 0x7, RZ ; /* 0x000000070a187810 */ /* 0x000fca0007ffe0ff */ /*1b20*/ IMAD.WIDE.U32 R22, R24, R5, c[0x0][0x160] ; /* 0x0000580018167625 */ /* 0x001fe200078e0005 */ /*1b30*/ ISETP.NE.OR P1, PT, R20, RZ, P1 ; /* 0x000000ff1400720c */ /* 0x004fda0000f25670 */ /*1b40*/ @!P1 IMAD R20, R6, 0x51, R7 ; /* 0x0000005106149824 */ /* 0x000fe200078e0207 */ /*1b50*/ @!P1 IADD3 R27, R8, 0x6, RZ ; /* 0x00000006081b9810 */ /* 0x000fc60007ffe0ff */ /*1b60*/ @!P1 IMAD.WIDE R20, R20, R5, c[0x0][0x180] ; /* 0x0000600014149625 */ /* 0x000fca00078e0205 */ /*1b70*/ @!P1 STG.E [R20.64], R27 ; /* 0x0000001b14009986 */ /* 0x000fe8000c101904 */ /*1b80*/ LDG.E R25, [R22.64] ; /* 0x0000000416197981 */ /* 0x000ea2000c1e1900 */ /*1b90*/ ISETP.EQ.AND P2, PT, R14, 0x7, !P0 ; /* 0x000000070e00780c */ /* 0x000fc60004742270 */ /*1ba0*/ STG.E [R2.64+0x1c], R25 ; /* 0x00001c1902007986 */ /* 0x0041e8000c101904 */ /*1bb0*/ LDG.E R11, [R22.64] ; /* 0x00000004160b7981 */ /* 0x002ea2000c1e1900 */ /*1bc0*/ @!P1 IADD3 R7, R7, 0x1, RZ ; /* 0x0000000107079810 */ /* 0x000fe40007ffe0ff */ /*1bd0*/ IADD3 R10, R10, 0x8, RZ ; /* 0x000000080a0a7810 */ /* 0x000fe40007ffe0ff */ /*1be0*/ ISETP.NE.OR P2, PT, R11, RZ, P2 ; /* 0x000000ff0b00720c */ /* 0x004fc60001745670 */ /*1bf0*/ IMAD.WIDE.U32 R10, R10, R5, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fd400078e0005 */ /*1c00*/ @!P2 IMAD R12, R6, 0x51, R7 ; /* 0x00000051060ca824 */ /* 0x000fe200078e0207 */ /*1c10*/ @!P2 IADD3 R29, R8, 0x7, RZ ; /* 0x00000007081da810 */ /* 0x000fc60007ffe0ff */ /*1c20*/ @!P2 IMAD.WIDE R12, R12, R5, c[0x0][0x180] ; /* 0x000060000c0ca625 */ /* 0x000fca00078e0205 */ /*1c30*/ @!P2 STG.E [R12.64], R29 ; /* 0x0000001d0c00a986 */ /* 0x0003e8000c101904 */ /*1c40*/ LDG.E R25, [R10.64] ; /* 0x000000040a197981 */ /* 0x001ea2000c1e1900 */ /*1c50*/ ISETP.EQ.AND P0, PT, R14, 0x8, !P0 ; /* 0x000000080e00780c */ /* 0x000fc60004702270 */ /*1c60*/ STG.E [R2.64+0x20], R25 ; /* 0x0000201902007986 */ /* 0x0043e8000c101904 */ /*1c70*/ LDG.E R20, [R10.64] ; /* 0x000000040a147981 */ /* 0x000ea2000c1e1900 */ /*1c80*/ IADD3 R9, R9, 0x1, RZ ; /* 0x0000000109097810 */ /* 0x000fe40007ffe0ff */ /*1c90*/ @!P2 IADD3 R7, R7, 0x1, RZ ; /* 0x000000010707a810 */ /* 0x000fe40007ffe0ff */ /*1ca0*/ ISETP.NE.AND P1, PT, R9, 0x9, PT ; /* 0x000000090900780c */ /* 0x000fe40003f25270 */ /*1cb0*/ ISETP.NE.OR P0, PT, R20, RZ, P0 ; /* 0x000000ff1400720c */ /* 0x004fda0000705670 */ /*1cc0*/ @!P0 IMAD R20, R6, 0x51, R7 ; /* 0x0000005106148824 */ /* 0x000fe200078e0207 */ /*1cd0*/ @!P0 IADD3 R23, R8, 0x8, RZ ; /* 0x0000000808178810 */ /* 0x000fe40007ffe0ff */ /*1ce0*/ @!P0 IADD3 R7, R7, 0x1, RZ ; /* 0x0000000107078810 */ /* 0x000fe20007ffe0ff */ /*1cf0*/ @!P0 IMAD.WIDE R20, R20, R5, c[0x0][0x180] ; /* 0x0000600014148625 */ /* 0x000fca00078e0205 */ /*1d00*/ @!P0 STG.E [R20.64], R23 ; /* 0x0000001714008986 */ /* 0x0003e2000c101904 */ /*1d10*/ @P1 BRA 0x15e0 ; /* 0xfffff8c000001947 */ /* 0x000fea000383ffff */ /*1d20*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1d30*/ IMAD R3, R0, -0x51, R15 ; /* 0xffffffaf00037824 */ /* 0x002fe200078e020f */ /*1d40*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*1d50*/ IMAD R4, R6.reuse, 0x51, R3 ; /* 0x0000005106047824 */ /* 0x040fe400078e0203 */ /*1d60*/ IMAD.WIDE R2, R6, R5, c[0x0][0x188] ; /* 0x0000620006027625 */ /* 0x000fc800078e0205 */ /*1d70*/ IMAD.WIDE R4, R4, R5, c[0x0][0x168] ; /* 0x00005a0004047625 */ /* 0x000fe200078e0205 */ /*1d80*/ STG.E [R2.64], R7 ; /* 0x0000000702007986 */ /* 0x0001e8000c101904 */ /*1d90*/ STG.E [R4.64], R16 ; /* 0x0000001004007986 */ /* 0x0001e4000c101904 */ /*1da0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*1db0*/ IADD3 R16, R16, 0x1, RZ ; /* 0x0000000110107810 */ /* 0x001fc80007ffe0ff */ /*1dc0*/ ISETP.GE.U32.AND P0, PT, R16, 0xa, PT ; /* 0x0000000a1000780c */ /* 0x000fda0003f06070 */ /*1dd0*/ @P0 CALL.REL.NOINC 0x1df0 ; /* 0x0000001000000944 */ /* 0x000fe20003c00000 */ /*1de0*/ BRA 0x200 ; /* 0xffffe41000007947 */ /* 0x000fea000383ffff */ /*1df0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1e00*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fd00003f0e170 */ /*1e10*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*1e20*/ IMAD R2, R0, 0x51, RZ ; /* 0x0000005100027824 */ /* 0x000fe200078e02ff */ /*1e30*/ IADD3 R15, R15, 0x1, RZ ; /* 0x000000010f0f7810 */ /* 0x000fc80007ffe0ff */ /*1e40*/ IADD3 R2, R2, 0x51, RZ ; /* 0x0000005102027810 */ /* 0x000fc80007ffe0ff */ /*1e50*/ ISETP.LT.U32.AND P1, PT, R15, R2, PT ; /* 0x000000020f00720c */ /* 0x000fda0003f21070 */ /*1e60*/ @P0 BRA P1, 0xa0 ; /* 0xffffe23000000947 */ /* 0x000fea000083ffff */ /*1e70*/ BSYNC B4 ; /* 0x0000000000047941 */ /* 0x000fea0003800000 */ /*1e80*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff037624 */ /* 0x000fc800078e00ff */ /*1e90*/ IMAD R0, R3, c[0x0][0xc], R0 ; /* 0x0000030003007a24 */ /* 0x000fca00078e0200 */ /*1ea0*/ ISETP.GE.U32.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fda0003f06070 */ /*1eb0*/ @P0 CALL.REL.NOINC 0x1ed0 ; /* 0x0000001000000944 */ /* 0x000fe20003c00000 */ /*1ec0*/ BRA 0x60 ; /* 0xffffe19000007947 */ /* 0x000fea000383ffff */ /*1ed0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*1ee0*/ BRA 0x1ee0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*1ef0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f00*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f10*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1f70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z15sudokuBacktrackPiiS_S_S_S_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R6, RZ, RZ, c[0x0][0x180] ; /* 0x00006000ff067624 */ /* 0x000fe200078e00ff */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0030*/ IMAD.MOV.U32 R7, RZ, RZ, c[0x0][0x184] ; /* 0x00006100ff077624 */ /* 0x000fe200078e00ff */ /*0040*/ IADD3 R1, R1, -0x18, RZ ; /* 0xffffffe801017810 */ /* 0x000fc80007ffe0ff */ /*0050*/ LDG.E R2, [R6.64] ; /* 0x0000000406027981 */ /* 0x000ea8000c1e1900 */ /*0060*/ S2R R13, SR_CTAID.X ; /* 0x00000000000d7919 */ /* 0x000e280000002500 */ /*0070*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*0080*/ IMAD R13, R13, c[0x0][0x0], R0 ; /* 0x000000000d0d7a24 */ /* 0x001fe200078e0200 */ /*0090*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x004fc80003f05270 */ /*00a0*/ ISETP.GE.OR P0, PT, R13, c[0x0][0x168], P0 ; /* 0x00005a000d007a0c */ /* 0x000fda0000706670 */ /*00b0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*00c0*/ IMAD.MOV.U32 R2, RZ, RZ, 0x4 ; /* 0x00000004ff027424 */ /* 0x000fc800078e00ff */ /*00d0*/ IMAD.WIDE R2, R13, R2, c[0x0][0x178] ; /* 0x00005e000d027625 */ /* 0x000fca00078e0202 */ /*00e0*/ LDG.E R11, [R2.64] ; /* 0x00000004020b7981 */ /* 0x000ea2000c1e1900 */ /*00f0*/ IMAD R12, R13, 0x51, RZ ; /* 0x000000510d0c7824 */ /* 0x000fe200078e02ff */ /*0100*/ BSSY B1, 0x2130 ; /* 0x0000202000017945 */ /* 0x000fe20003800000 */ /*0110*/ IMAD.MOV.U32 R10, RZ, RZ, RZ ; /* 0x000000ffff0a7224 */ /* 0x000fc600078e00ff */ /*0120*/ SHF.R.S32.HI R9, RZ, 0x1f, R12 ; /* 0x0000001fff097819 */ /* 0x000fe4000001140c */ /*0130*/ ISETP.GE.AND P0, PT, R11, 0x1, PT ; /* 0x000000010b00780c */ /* 0x004fda0003f06270 */ /*0140*/ @!P0 BRA 0x2120 ; /* 0x00001fd000008947 */ /* 0x000fea0003800000 */ /*0150*/ LEA R8, P0, R12, c[0x0][0x160], 0x2 ; /* 0x000058000c087a11 */ /* 0x000fe200078010ff */ /*0160*/ IMAD.MOV.U32 R10, RZ, RZ, RZ ; /* 0x000000ffff0a7224 */ /* 0x000fc600078e00ff */ /*0170*/ LEA.HI.X R2, R12, c[0x0][0x164], R9, 0x2, P0 ; /* 0x000059000c027a11 */ /* 0x000fe400000f1409 */ /*0180*/ IADD3 R0, P0, R12, R10, RZ ; /* 0x0000000a0c007210 */ /* 0x001fc80007f1e0ff */ /*0190*/ LEA.HI.X.SX32 R3, R10, R9, 0x1, P0 ; /* 0x000000090a037211 */ /* 0x000fe400000f0eff */ /*01a0*/ LEA R14, P0, R0, c[0x0][0x170], 0x2 ; /* 0x00005c00000e7a11 */ /* 0x000fc800078010ff */ /*01b0*/ LEA.HI.X R15, R0, c[0x0][0x174], R3, 0x2, P0 ; /* 0x00005d00000f7a11 */ /* 0x000fca00000f1403 */ /*01c0*/ LDG.E R0, [R14.64] ; /* 0x000000040e007981 */ /* 0x000ea4000c1e1900 */ /*01d0*/ IADD3 R3, P0, R12, R0, RZ ; /* 0x000000000c037210 */ /* 0x004fc80007f1e0ff */ /*01e0*/ LEA.HI.X.SX32 R0, R0, R9, 0x1, P0 ; /* 0x0000000900007211 */ /* 0x000fe400000f0eff */ /*01f0*/ LEA R16, P0, R3, c[0x0][0x160], 0x2 ; /* 0x0000580003107a11 */ /* 0x000fc800078010ff */ /*0200*/ LEA.HI.X R17, R3, c[0x0][0x164], R0, 0x2, P0 ; /* 0x0000590003117a11 */ /* 0x000fca00000f1400 */ /*0210*/ LDG.E R0, [R16.64] ; /* 0x0000000410007981 */ /* 0x000ea4000c1e1900 */ /*0220*/ IADD3 R19, R0, 0x1, RZ ; /* 0x0000000100137810 */ /* 0x004fca0007ffe0ff */ /*0230*/ STG.E [R16.64], R19 ; /* 0x0000001310007986 */ /* 0x0001e8000c101904 */ /*0240*/ LDG.E R3, [R14.64] ; /* 0x000000040e037981 */ /* 0x000ea2000c1e1900 */ /*0250*/ BSSY B0, 0x2070 ; /* 0x00001e1000007945 */ /* 0x000fe20003800000 */ /*0260*/ IADD3 R5, P0, R12, R3, RZ ; /* 0x000000030c057210 */ /* 0x004fe20007f1e0ff */ /*0270*/ IMAD.HI R0, R3, 0x38e38e39, RZ ; /* 0x38e38e3903007827 */ /* 0x000fc600078e02ff */ /*0280*/ LEA.HI.X.SX32 R18, R3.reuse, R9, 0x1, P0 ; /* 0x0000000903127211 */ /* 0x040fe400000f0eff */ /*0290*/ ISETP.GE.AND P0, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fe40003f06270 */ /*02a0*/ LEA R4, P1, R5.reuse, c[0x0][0x160], 0x2 ; /* 0x0000580005047a11 */ /* 0x040fe400078210ff */ /*02b0*/ SHF.R.S32.HI R21, RZ, 0x1, R0 ; /* 0x00000001ff157819 */ /* 0x000fe40000011400 */ /*02c0*/ LEA.HI.X R5, R5, c[0x0][0x164], R18, 0x2, P1 ; /* 0x0000590005057a11 */ /* 0x000fe400008f1412 */ /*02d0*/ LEA.HI R0, R0, R21, RZ, 0x1 ; /* 0x0000001500007211 */ /* 0x000fca00078f08ff */ /*02e0*/ @!P0 BRA 0x1e70 ; /* 0x00001b8000008947 */ /* 0x000fea0003800000 */ /*02f0*/ LDG.E R14, [R4.64] ; /* 0x00000004040e7981 */ /* 0x001ea2000c1e1900 */ /*0300*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0310*/ IADD3 R14, R14, -0x1, RZ ; /* 0xffffffff0e0e7810 */ /* 0x004fc80007ffe0ff */ /*0320*/ ISETP.GT.U32.AND P1, PT, R14, 0x8, PT ; /* 0x000000080e00780c */ /* 0x000fda0003f24070 */ /*0330*/ @P1 BRA 0x2060 ; /* 0x00001d2000001947 */ /* 0x000fea0003800000 */ /*0340*/ IMAD R16, R0, -0x9, R3 ; /* 0xfffffff700107824 */ /* 0x000fc800078e0203 */ /*0350*/ IMAD.IADD R0, R3, 0x1, -R16 ; /* 0x0000000103007824 */ /* 0x000fca00078e0a10 */ /*0360*/ IADD3 R15, P0, R12, R0, RZ ; /* 0x000000000c0f7210 */ /* 0x000fc80007f1e0ff */ /*0370*/ LEA.HI.X.SX32 R0, R0, R9, 0x1, P0 ; /* 0x0000000900007211 */ /* 0x000fe400000f0eff */ /*0380*/ LEA R14, P0, R15, c[0x0][0x160], 0x2 ; /* 0x000058000f0e7a11 */ /* 0x000fc800078010ff */ /*0390*/ LEA.HI.X R15, R15, c[0x0][0x164], R0, 0x2, P0 ; /* 0x000059000f0f7a11 */ /* 0x000fca00000f1400 */ /*03a0*/ LDG.E R0, [R14.64] ; /* 0x000000040e007981 */ /* 0x000ea2000c1e1900 */ /*03b0*/ BSSY B2, 0x500 ; /* 0x0000014000027945 */ /* 0x000fe60003800000 */ /*03c0*/ STL.U8 [R1+0x9], RZ ; /* 0x000009ff01007387 */ /* 0x0001e80000100000 */ /*03d0*/ STL.U8 [R1+0xa], RZ ; /* 0x00000aff01007387 */ /* 0x0001e80000100000 */ /*03e0*/ STL.U8 [R1+0xb], RZ ; /* 0x00000bff01007387 */ /* 0x0001e80000100000 */ /*03f0*/ STL.U8 [R1+0xc], RZ ; /* 0x00000cff01007387 */ /* 0x0001e80000100000 */ /*0400*/ STL.U8 [R1+0xd], RZ ; /* 0x00000dff01007387 */ /* 0x0001e80000100000 */ /*0410*/ STL.U8 [R1+0xe], RZ ; /* 0x00000eff01007387 */ /* 0x0001e80000100000 */ /*0420*/ STL.U8 [R1+0xf], RZ ; /* 0x00000fff01007387 */ /* 0x0001e80000100000 */ /*0430*/ STL.U8 [R1+0x10], RZ ; /* 0x000010ff01007387 */ /* 0x0001e80000100000 */ /*0440*/ STL.U8 [R1+0x11], RZ ; /* 0x000011ff01007387 */ /* 0x0001e20000100000 */ /*0450*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*0460*/ @!P0 BRA 0x4f0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0470*/ IADD3 R17, R1, -0x1, R0 ; /* 0xffffffff01117810 */ /* 0x001fca0007ffe000 */ /*0480*/ LDL.U8 R0, [R17+0x9] ; /* 0x0000090011007983 */ /* 0x000ea20000100000 */ /*0490*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*04a0*/ ISETP.NE.AND P1, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f25270 */ /*04b0*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*04c0*/ @P1 BRA 0x2060 ; /* 0x00001b9000001947 */ /* 0x000fea0003800000 */ /*04d0*/ IMAD.MOV.U32 R0, RZ, RZ, 0x1 ; /* 0x00000001ff007424 */ /* 0x000fca00078e00ff */ /*04e0*/ STL.U8 [R17+0x9], R0 ; /* 0x0000090011007387 */ /* 0x0001e40000100000 */ /*04f0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x001fea0003800000 */ /*0500*/ LDG.E R0, [R14.64+0x4] ; /* 0x000004040e007981 */ /* 0x000ea2000c1e1900 */ /*0510*/ BSSY B2, 0x5d0 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*0520*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*0530*/ @!P0 BRA 0x5c0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0540*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*0550*/ LDL.U8 R17, [R0+0x9] ; /* 0x0000090000117983 */ /* 0x000ea20000100000 */ /*0560*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0570*/ ISETP.NE.AND P1, PT, R17, RZ, PT ; /* 0x000000ff1100720c */ /* 0x004fda0003f25270 */ /*0580*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*0590*/ @P1 BRA 0x2060 ; /* 0x00001ac000001947 */ /* 0x000fea0003800000 */ /*05a0*/ IMAD.MOV.U32 R17, RZ, RZ, 0x1 ; /* 0x00000001ff117424 */ /* 0x000fca00078e00ff */ /*05b0*/ STL.U8 [R0+0x9], R17 ; /* 0x0000091100007387 */ /* 0x0001e40000100000 */ /*05c0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*05d0*/ LDG.E R0, [R14.64+0x8] ; /* 0x000008040e007981 */ /* 0x001ea2000c1e1900 */ /*05e0*/ BSSY B2, 0x6a0 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*05f0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*0600*/ @!P0 BRA 0x690 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0610*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*0620*/ LDL.U8 R17, [R0+0x9] ; /* 0x0000090000117983 */ /* 0x000ea20000100000 */ /*0630*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0640*/ ISETP.NE.AND P1, PT, R17, RZ, PT ; /* 0x000000ff1100720c */ /* 0x004fda0003f25270 */ /*0650*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*0660*/ @P1 BRA 0x2060 ; /* 0x000019f000001947 */ /* 0x000fea0003800000 */ /*0670*/ IMAD.MOV.U32 R17, RZ, RZ, 0x1 ; /* 0x00000001ff117424 */ /* 0x000fca00078e00ff */ /*0680*/ STL.U8 [R0+0x9], R17 ; /* 0x0000091100007387 */ /* 0x0001e40000100000 */ /*0690*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*06a0*/ LDG.E R0, [R14.64+0xc] ; /* 0x00000c040e007981 */ /* 0x001ea2000c1e1900 */ /*06b0*/ BSSY B2, 0x770 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*06c0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*06d0*/ @!P0 BRA 0x760 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*06e0*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*06f0*/ LDL.U8 R17, [R0+0x9] ; /* 0x0000090000117983 */ /* 0x000ea20000100000 */ /*0700*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0710*/ ISETP.NE.AND P1, PT, R17, RZ, PT ; /* 0x000000ff1100720c */ /* 0x004fda0003f25270 */ /*0720*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*0730*/ @P1 BRA 0x2060 ; /* 0x0000192000001947 */ /* 0x000fea0003800000 */ /*0740*/ IMAD.MOV.U32 R17, RZ, RZ, 0x1 ; /* 0x00000001ff117424 */ /* 0x000fca00078e00ff */ /*0750*/ STL.U8 [R0+0x9], R17 ; /* 0x0000091100007387 */ /* 0x0001e40000100000 */ /*0760*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0770*/ LDG.E R0, [R14.64+0x10] ; /* 0x000010040e007981 */ /* 0x001ea2000c1e1900 */ /*0780*/ BSSY B2, 0x840 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*0790*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*07a0*/ @!P0 BRA 0x830 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*07b0*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*07c0*/ LDL.U8 R17, [R0+0x9] ; /* 0x0000090000117983 */ /* 0x000ea20000100000 */ /*07d0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*07e0*/ ISETP.NE.AND P1, PT, R17, RZ, PT ; /* 0x000000ff1100720c */ /* 0x004fda0003f25270 */ /*07f0*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*0800*/ @P1 BRA 0x2060 ; /* 0x0000185000001947 */ /* 0x000fea0003800000 */ /*0810*/ IMAD.MOV.U32 R17, RZ, RZ, 0x1 ; /* 0x00000001ff117424 */ /* 0x000fca00078e00ff */ /*0820*/ STL.U8 [R0+0x9], R17 ; /* 0x0000091100007387 */ /* 0x0001e40000100000 */ /*0830*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0840*/ LDG.E R0, [R14.64+0x14] ; /* 0x000014040e007981 */ /* 0x001ea2000c1e1900 */ /*0850*/ BSSY B2, 0x910 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*0860*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*0870*/ @!P0 BRA 0x900 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0880*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*0890*/ LDL.U8 R17, [R0+0x9] ; /* 0x0000090000117983 */ /* 0x000ea20000100000 */ /*08a0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*08b0*/ ISETP.NE.AND P1, PT, R17, RZ, PT ; /* 0x000000ff1100720c */ /* 0x004fda0003f25270 */ /*08c0*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*08d0*/ @P1 BRA 0x2060 ; /* 0x0000178000001947 */ /* 0x000fea0003800000 */ /*08e0*/ IMAD.MOV.U32 R17, RZ, RZ, 0x1 ; /* 0x00000001ff117424 */ /* 0x000fca00078e00ff */ /*08f0*/ STL.U8 [R0+0x9], R17 ; /* 0x0000091100007387 */ /* 0x0001e40000100000 */ /*0900*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0910*/ LDG.E R0, [R14.64+0x18] ; /* 0x000018040e007981 */ /* 0x001ea2000c1e1900 */ /*0920*/ BSSY B2, 0x9e0 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*0930*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*0940*/ @!P0 BRA 0x9d0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0950*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*0960*/ LDL.U8 R17, [R0+0x9] ; /* 0x0000090000117983 */ /* 0x000ea20000100000 */ /*0970*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0980*/ ISETP.NE.AND P1, PT, R17, RZ, PT ; /* 0x000000ff1100720c */ /* 0x004fda0003f25270 */ /*0990*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*09a0*/ @P1 BRA 0x2060 ; /* 0x000016b000001947 */ /* 0x000fea0003800000 */ /*09b0*/ IMAD.MOV.U32 R17, RZ, RZ, 0x1 ; /* 0x00000001ff117424 */ /* 0x000fca00078e00ff */ /*09c0*/ STL.U8 [R0+0x9], R17 ; /* 0x0000091100007387 */ /* 0x0001e40000100000 */ /*09d0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*09e0*/ LDG.E R0, [R14.64+0x1c] ; /* 0x00001c040e007981 */ /* 0x001ea2000c1e1900 */ /*09f0*/ BSSY B2, 0xab0 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*0a00*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*0a10*/ @!P0 BRA 0xaa0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0a20*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*0a30*/ LDL.U8 R17, [R0+0x9] ; /* 0x0000090000117983 */ /* 0x000ea20000100000 */ /*0a40*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0a50*/ ISETP.NE.AND P1, PT, R17, RZ, PT ; /* 0x000000ff1100720c */ /* 0x004fda0003f25270 */ /*0a60*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*0a70*/ @P1 BRA 0x2060 ; /* 0x000015e000001947 */ /* 0x000fea0003800000 */ /*0a80*/ IMAD.MOV.U32 R17, RZ, RZ, 0x1 ; /* 0x00000001ff117424 */ /* 0x000fca00078e00ff */ /*0a90*/ STL.U8 [R0+0x9], R17 ; /* 0x0000091100007387 */ /* 0x0001e40000100000 */ /*0aa0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0ab0*/ LDG.E R0, [R14.64+0x20] ; /* 0x000020040e007981 */ /* 0x001ea2000c1e1900 */ /*0ac0*/ BSSY B2, 0xb80 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*0ad0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*0ae0*/ @!P0 BRA 0xb70 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0af0*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*0b00*/ LDL.U8 R14, [R0+0x9] ; /* 0x00000900000e7983 */ /* 0x000ea20000100000 */ /*0b10*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0b20*/ ISETP.NE.AND P1, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x004fda0003f25270 */ /*0b30*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*0b40*/ @P1 BRA 0x2060 ; /* 0x0000151000001947 */ /* 0x000fea0003800000 */ /*0b50*/ IMAD.MOV.U32 R14, RZ, RZ, 0x1 ; /* 0x00000001ff0e7424 */ /* 0x000fca00078e00ff */ /*0b60*/ STL.U8 [R0+0x9], R14 ; /* 0x0000090e00007387 */ /* 0x0001e40000100000 */ /*0b70*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0b80*/ IADD3 R0, P0, R12, R16, RZ ; /* 0x000000100c007210 */ /* 0x001fc80007f1e0ff */ /*0b90*/ LEA.HI.X.SX32 R15, R16, R9, 0x1, P0 ; /* 0x00000009100f7211 */ /* 0x000fe400000f0eff */ /*0ba0*/ LEA R14, P0, R0, c[0x0][0x160], 0x2 ; /* 0x00005800000e7a11 */ /* 0x000fc800078010ff */ /*0bb0*/ LEA.HI.X R15, R0, c[0x0][0x164], R15, 0x2, P0 ; /* 0x00005900000f7a11 */ /* 0x000fca00000f140f */ /*0bc0*/ LDG.E R0, [R14.64] ; /* 0x000000040e007981 */ /* 0x000ea2000c1e1900 */ /*0bd0*/ BSSY B2, 0xd20 ; /* 0x0000014000027945 */ /* 0x000fe60003800000 */ /*0be0*/ STL.U8 [R1+0x9], RZ ; /* 0x000009ff01007387 */ /* 0x0001e80000100000 */ /*0bf0*/ STL.U8 [R1+0xa], RZ ; /* 0x00000aff01007387 */ /* 0x0001e80000100000 */ /*0c00*/ STL.U8 [R1+0xb], RZ ; /* 0x00000bff01007387 */ /* 0x0001e80000100000 */ /*0c10*/ STL.U8 [R1+0xc], RZ ; /* 0x00000cff01007387 */ /* 0x0001e80000100000 */ /*0c20*/ STL.U8 [R1+0xd], RZ ; /* 0x00000dff01007387 */ /* 0x0001e80000100000 */ /*0c30*/ STL.U8 [R1+0xe], RZ ; /* 0x00000eff01007387 */ /* 0x0001e80000100000 */ /*0c40*/ STL.U8 [R1+0xf], RZ ; /* 0x00000fff01007387 */ /* 0x0001e80000100000 */ /*0c50*/ STL.U8 [R1+0x10], RZ ; /* 0x000010ff01007387 */ /* 0x0001e80000100000 */ /*0c60*/ STL.U8 [R1+0x11], RZ ; /* 0x000011ff01007387 */ /* 0x0001e20000100000 */ /*0c70*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*0c80*/ @!P0 BRA 0xd10 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0c90*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x001fca0007ffe000 */ /*0ca0*/ LDL.U8 R17, [R0+0x9] ; /* 0x0000090000117983 */ /* 0x000ea20000100000 */ /*0cb0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0cc0*/ ISETP.NE.AND P1, PT, R17, RZ, PT ; /* 0x000000ff1100720c */ /* 0x004fda0003f25270 */ /*0cd0*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*0ce0*/ @P1 BRA 0x2060 ; /* 0x0000137000001947 */ /* 0x000fea0003800000 */ /*0cf0*/ IMAD.MOV.U32 R17, RZ, RZ, 0x1 ; /* 0x00000001ff117424 */ /* 0x000fca00078e00ff */ /*0d00*/ STL.U8 [R0+0x9], R17 ; /* 0x0000091100007387 */ /* 0x0001e40000100000 */ /*0d10*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x001fea0003800000 */ /*0d20*/ LDG.E R0, [R14.64+0x24] ; /* 0x000024040e007981 */ /* 0x000ea2000c1e1900 */ /*0d30*/ BSSY B2, 0xdf0 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*0d40*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*0d50*/ @!P0 BRA 0xde0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0d60*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*0d70*/ LDL.U8 R14, [R0+0x9] ; /* 0x00000900000e7983 */ /* 0x000ea20000100000 */ /*0d80*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0d90*/ ISETP.NE.AND P1, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x004fda0003f25270 */ /*0da0*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*0db0*/ @P1 BRA 0x2060 ; /* 0x000012a000001947 */ /* 0x000fea0003800000 */ /*0dc0*/ IMAD.MOV.U32 R14, RZ, RZ, 0x1 ; /* 0x00000001ff0e7424 */ /* 0x000fca00078e00ff */ /*0dd0*/ STL.U8 [R0+0x9], R14 ; /* 0x0000090e00007387 */ /* 0x0001e40000100000 */ /*0de0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0df0*/ IADD3 R0, R16, 0x12, RZ ; /* 0x0000001210007810 */ /* 0x001fc80007ffe0ff */ /*0e00*/ IADD3 R15, P0, R12, R0, RZ ; /* 0x000000000c0f7210 */ /* 0x000fc80007f1e0ff */ /*0e10*/ LEA.HI.X.SX32 R0, R0, R9, 0x1, P0 ; /* 0x0000000900007211 */ /* 0x000fe400000f0eff */ /*0e20*/ LEA R14, P0, R15, c[0x0][0x160], 0x2 ; /* 0x000058000f0e7a11 */ /* 0x000fc800078010ff */ /*0e30*/ LEA.HI.X R15, R15, c[0x0][0x164], R0, 0x2, P0 ; /* 0x000059000f0f7a11 */ /* 0x000fca00000f1400 */ /*0e40*/ LDG.E R0, [R14.64] ; /* 0x000000040e007981 */ /* 0x000ea2000c1e1900 */ /*0e50*/ BSSY B2, 0xf10 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*0e60*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*0e70*/ @!P0 BRA 0xf00 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0e80*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*0e90*/ LDL.U8 R14, [R0+0x9] ; /* 0x00000900000e7983 */ /* 0x000ea20000100000 */ /*0ea0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0eb0*/ ISETP.NE.AND P1, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x004fda0003f25270 */ /*0ec0*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*0ed0*/ @P1 BRA 0x2060 ; /* 0x0000118000001947 */ /* 0x000fea0003800000 */ /*0ee0*/ IMAD.MOV.U32 R14, RZ, RZ, 0x1 ; /* 0x00000001ff0e7424 */ /* 0x000fca00078e00ff */ /*0ef0*/ STL.U8 [R0+0x9], R14 ; /* 0x0000090e00007387 */ /* 0x0001e40000100000 */ /*0f00*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0f10*/ IADD3 R0, R16, 0x1b, RZ ; /* 0x0000001b10007810 */ /* 0x001fc80007ffe0ff */ /*0f20*/ IADD3 R15, P0, R12, R0, RZ ; /* 0x000000000c0f7210 */ /* 0x000fc80007f1e0ff */ /*0f30*/ LEA.HI.X.SX32 R0, R0, R9, 0x1, P0 ; /* 0x0000000900007211 */ /* 0x000fe400000f0eff */ /*0f40*/ LEA R14, P0, R15, c[0x0][0x160], 0x2 ; /* 0x000058000f0e7a11 */ /* 0x000fc800078010ff */ /*0f50*/ LEA.HI.X R15, R15, c[0x0][0x164], R0, 0x2, P0 ; /* 0x000059000f0f7a11 */ /* 0x000fca00000f1400 */ /*0f60*/ LDG.E R0, [R14.64] ; /* 0x000000040e007981 */ /* 0x000ea2000c1e1900 */ /*0f70*/ BSSY B2, 0x1030 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*0f80*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*0f90*/ @!P0 BRA 0x1020 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0fa0*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*0fb0*/ LDL.U8 R14, [R0+0x9] ; /* 0x00000900000e7983 */ /* 0x000ea20000100000 */ /*0fc0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0fd0*/ ISETP.NE.AND P1, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x004fda0003f25270 */ /*0fe0*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*0ff0*/ @P1 BRA 0x2060 ; /* 0x0000106000001947 */ /* 0x000fea0003800000 */ /*1000*/ IMAD.MOV.U32 R14, RZ, RZ, 0x1 ; /* 0x00000001ff0e7424 */ /* 0x000fca00078e00ff */ /*1010*/ STL.U8 [R0+0x9], R14 ; /* 0x0000090e00007387 */ /* 0x0001e40000100000 */ /*1020*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1030*/ IADD3 R0, R16, 0x24, RZ ; /* 0x0000002410007810 */ /* 0x001fc80007ffe0ff */ /*1040*/ IADD3 R15, P0, R12, R0, RZ ; /* 0x000000000c0f7210 */ /* 0x000fc80007f1e0ff */ /*1050*/ LEA.HI.X.SX32 R0, R0, R9, 0x1, P0 ; /* 0x0000000900007211 */ /* 0x000fe400000f0eff */ /*1060*/ LEA R14, P0, R15, c[0x0][0x160], 0x2 ; /* 0x000058000f0e7a11 */ /* 0x000fc800078010ff */ /*1070*/ LEA.HI.X R15, R15, c[0x0][0x164], R0, 0x2, P0 ; /* 0x000059000f0f7a11 */ /* 0x000fca00000f1400 */ /*1080*/ LDG.E R0, [R14.64] ; /* 0x000000040e007981 */ /* 0x000ea2000c1e1900 */ /*1090*/ BSSY B2, 0x1150 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*10a0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*10b0*/ @!P0 BRA 0x1140 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*10c0*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*10d0*/ LDL.U8 R14, [R0+0x9] ; /* 0x00000900000e7983 */ /* 0x000ea20000100000 */ /*10e0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*10f0*/ ISETP.NE.AND P1, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x004fda0003f25270 */ /*1100*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*1110*/ @P1 BRA 0x2060 ; /* 0x00000f4000001947 */ /* 0x000fea0003800000 */ /*1120*/ IMAD.MOV.U32 R14, RZ, RZ, 0x1 ; /* 0x00000001ff0e7424 */ /* 0x000fca00078e00ff */ /*1130*/ STL.U8 [R0+0x9], R14 ; /* 0x0000090e00007387 */ /* 0x0001e40000100000 */ /*1140*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1150*/ IADD3 R0, R16, 0x2d, RZ ; /* 0x0000002d10007810 */ /* 0x001fc80007ffe0ff */ /*1160*/ IADD3 R15, P0, R12, R0, RZ ; /* 0x000000000c0f7210 */ /* 0x000fc80007f1e0ff */ /*1170*/ LEA.HI.X.SX32 R0, R0, R9, 0x1, P0 ; /* 0x0000000900007211 */ /* 0x000fe400000f0eff */ /*1180*/ LEA R14, P0, R15, c[0x0][0x160], 0x2 ; /* 0x000058000f0e7a11 */ /* 0x000fc800078010ff */ /*1190*/ LEA.HI.X R15, R15, c[0x0][0x164], R0, 0x2, P0 ; /* 0x000059000f0f7a11 */ /* 0x000fca00000f1400 */ /*11a0*/ LDG.E R0, [R14.64] ; /* 0x000000040e007981 */ /* 0x000ea2000c1e1900 */ /*11b0*/ BSSY B2, 0x1270 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*11c0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*11d0*/ @!P0 BRA 0x1260 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*11e0*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*11f0*/ LDL.U8 R14, [R0+0x9] ; /* 0x00000900000e7983 */ /* 0x000ea20000100000 */ /*1200*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1210*/ ISETP.NE.AND P1, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x004fda0003f25270 */ /*1220*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*1230*/ @P1 BRA 0x2060 ; /* 0x00000e2000001947 */ /* 0x000fea0003800000 */ /*1240*/ IMAD.MOV.U32 R14, RZ, RZ, 0x1 ; /* 0x00000001ff0e7424 */ /* 0x000fca00078e00ff */ /*1250*/ STL.U8 [R0+0x9], R14 ; /* 0x0000090e00007387 */ /* 0x0001e40000100000 */ /*1260*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1270*/ IADD3 R0, R16, 0x36, RZ ; /* 0x0000003610007810 */ /* 0x001fc80007ffe0ff */ /*1280*/ IADD3 R15, P0, R12, R0, RZ ; /* 0x000000000c0f7210 */ /* 0x000fc80007f1e0ff */ /*1290*/ LEA.HI.X.SX32 R0, R0, R9, 0x1, P0 ; /* 0x0000000900007211 */ /* 0x000fe400000f0eff */ /*12a0*/ LEA R14, P0, R15, c[0x0][0x160], 0x2 ; /* 0x000058000f0e7a11 */ /* 0x000fc800078010ff */ /*12b0*/ LEA.HI.X R15, R15, c[0x0][0x164], R0, 0x2, P0 ; /* 0x000059000f0f7a11 */ /* 0x000fca00000f1400 */ /*12c0*/ LDG.E R0, [R14.64] ; /* 0x000000040e007981 */ /* 0x000ea2000c1e1900 */ /*12d0*/ BSSY B2, 0x1390 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*12e0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*12f0*/ @!P0 BRA 0x1380 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1300*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*1310*/ LDL.U8 R14, [R0+0x9] ; /* 0x00000900000e7983 */ /* 0x000ea20000100000 */ /*1320*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1330*/ ISETP.NE.AND P1, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x004fda0003f25270 */ /*1340*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*1350*/ @P1 BRA 0x2060 ; /* 0x00000d0000001947 */ /* 0x000fea0003800000 */ /*1360*/ IMAD.MOV.U32 R14, RZ, RZ, 0x1 ; /* 0x00000001ff0e7424 */ /* 0x000fca00078e00ff */ /*1370*/ STL.U8 [R0+0x9], R14 ; /* 0x0000090e00007387 */ /* 0x0001e40000100000 */ /*1380*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1390*/ IADD3 R0, R16, 0x3f, RZ ; /* 0x0000003f10007810 */ /* 0x001fc80007ffe0ff */ /*13a0*/ IADD3 R15, P0, R12, R0, RZ ; /* 0x000000000c0f7210 */ /* 0x000fc80007f1e0ff */ /*13b0*/ LEA.HI.X.SX32 R0, R0, R9, 0x1, P0 ; /* 0x0000000900007211 */ /* 0x000fe400000f0eff */ /*13c0*/ LEA R14, P0, R15, c[0x0][0x160], 0x2 ; /* 0x000058000f0e7a11 */ /* 0x000fc800078010ff */ /*13d0*/ LEA.HI.X R15, R15, c[0x0][0x164], R0, 0x2, P0 ; /* 0x000059000f0f7a11 */ /* 0x000fca00000f1400 */ /*13e0*/ LDG.E R0, [R14.64] ; /* 0x000000040e007981 */ /* 0x000ea2000c1e1900 */ /*13f0*/ BSSY B2, 0x14b0 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*1400*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*1410*/ @!P0 BRA 0x14a0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1420*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*1430*/ LDL.U8 R14, [R0+0x9] ; /* 0x00000900000e7983 */ /* 0x000ea20000100000 */ /*1440*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1450*/ ISETP.NE.AND P1, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x004fda0003f25270 */ /*1460*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*1470*/ @P1 BRA 0x2060 ; /* 0x00000be000001947 */ /* 0x000fea0003800000 */ /*1480*/ IMAD.MOV.U32 R14, RZ, RZ, 0x1 ; /* 0x00000001ff0e7424 */ /* 0x000fca00078e00ff */ /*1490*/ STL.U8 [R0+0x9], R14 ; /* 0x0000090e00007387 */ /* 0x0001e40000100000 */ /*14a0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*14b0*/ IADD3 R0, R16, 0x48, RZ ; /* 0x0000004810007810 */ /* 0x001fc80007ffe0ff */ /*14c0*/ IADD3 R15, P0, R12, R0, RZ ; /* 0x000000000c0f7210 */ /* 0x000fc80007f1e0ff */ /*14d0*/ LEA.HI.X.SX32 R0, R0, R9, 0x1, P0 ; /* 0x0000000900007211 */ /* 0x000fe400000f0eff */ /*14e0*/ LEA R14, P0, R15, c[0x0][0x160], 0x2 ; /* 0x000058000f0e7a11 */ /* 0x000fc800078010ff */ /*14f0*/ LEA.HI.X R15, R15, c[0x0][0x164], R0, 0x2, P0 ; /* 0x000059000f0f7a11 */ /* 0x000fca00000f1400 */ /*1500*/ LDG.E R0, [R14.64] ; /* 0x000000040e007981 */ /* 0x000ea2000c1e1900 */ /*1510*/ BSSY B2, 0x15d0 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*1520*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*1530*/ @!P0 BRA 0x15c0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1540*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*1550*/ LDL.U8 R14, [R0+0x9] ; /* 0x00000900000e7983 */ /* 0x000ea20000100000 */ /*1560*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1570*/ ISETP.NE.AND P1, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x004fda0003f25270 */ /*1580*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*1590*/ @P1 BRA 0x2060 ; /* 0x00000ac000001947 */ /* 0x000fea0003800000 */ /*15a0*/ IMAD.MOV.U32 R14, RZ, RZ, 0x1 ; /* 0x00000001ff0e7424 */ /* 0x000fca00078e00ff */ /*15b0*/ STL.U8 [R0+0x9], R14 ; /* 0x0000090e00007387 */ /* 0x0001e40000100000 */ /*15c0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*15d0*/ IMAD.WIDE.U32 R14, R3, 0x2f684bdb, RZ ; /* 0x2f684bdb030e7825 */ /* 0x001fc800078e00ff */ /*15e0*/ IMAD.IADD R3, R3, 0x1, -R15 ; /* 0x0000000103037824 */ /* 0x000fe400078e0a0f */ /*15f0*/ IMAD.HI R16, R16, 0x55555556, RZ ; /* 0x5555555610107827 */ /* 0x000fc600078e02ff */ /*1600*/ LEA.HI R3, R3, R15, RZ, 0x1f ; /* 0x0000000f03037211 */ /* 0x000fe400078ff8ff */ /*1610*/ LEA.HI R16, R16, R16, RZ, 0x1 ; /* 0x0000001010107211 */ /* 0x000fe400078f08ff */ /*1620*/ SHF.R.U32.HI R3, RZ, 0x4, R3 ; /* 0x00000004ff037819 */ /* 0x000fca0000011603 */ /*1630*/ IMAD R0, R3, 0x9, R16 ; /* 0x0000000903007824 */ /* 0x000fc800078e0210 */ /*1640*/ IMAD R0, R0, 0x3, RZ ; /* 0x0000000300007824 */ /* 0x000fca00078e02ff */ /*1650*/ IADD3 R3, P0, R12, R0, RZ ; /* 0x000000000c037210 */ /* 0x000fc80007f1e0ff */ /*1660*/ LEA.HI.X.SX32 R0, R0, R9, 0x1, P0 ; /* 0x0000000900007211 */ /* 0x000fe400000f0eff */ /*1670*/ LEA R14, P0, R3, c[0x0][0x160], 0x2 ; /* 0x00005800030e7a11 */ /* 0x000fc800078010ff */ /*1680*/ LEA.HI.X R15, R3, c[0x0][0x164], R0, 0x2, P0 ; /* 0x00005900030f7a11 */ /* 0x000fca00000f1400 */ /*1690*/ LDG.E R0, [R14.64] ; /* 0x000000040e007981 */ /* 0x000ea2000c1e1900 */ /*16a0*/ BSSY B2, 0x17f0 ; /* 0x0000014000027945 */ /* 0x000fe60003800000 */ /*16b0*/ STL.U8 [R1+0x9], RZ ; /* 0x000009ff01007387 */ /* 0x0001e80000100000 */ /*16c0*/ STL.U8 [R1+0xa], RZ ; /* 0x00000aff01007387 */ /* 0x0001e80000100000 */ /*16d0*/ STL.U8 [R1+0xb], RZ ; /* 0x00000bff01007387 */ /* 0x0001e80000100000 */ /*16e0*/ STL.U8 [R1+0xc], RZ ; /* 0x00000cff01007387 */ /* 0x0001e80000100000 */ /*16f0*/ STL.U8 [R1+0xd], RZ ; /* 0x00000dff01007387 */ /* 0x0001e80000100000 */ /*1700*/ STL.U8 [R1+0xe], RZ ; /* 0x00000eff01007387 */ /* 0x0001e80000100000 */ /*1710*/ STL.U8 [R1+0xf], RZ ; /* 0x00000fff01007387 */ /* 0x0001e80000100000 */ /*1720*/ STL.U8 [R1+0x10], RZ ; /* 0x000010ff01007387 */ /* 0x0001e80000100000 */ /*1730*/ STL.U8 [R1+0x11], RZ ; /* 0x000011ff01007387 */ /* 0x0001e20000100000 */ /*1740*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*1750*/ @!P0 BRA 0x17e0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1760*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x001fca0007ffe000 */ /*1770*/ LDL.U8 R3, [R0+0x9] ; /* 0x0000090000037983 */ /* 0x000ea20000100000 */ /*1780*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1790*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x004fda0003f25270 */ /*17a0*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*17b0*/ @P1 BRA 0x2060 ; /* 0x000008a000001947 */ /* 0x000fea0003800000 */ /*17c0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x1 ; /* 0x00000001ff037424 */ /* 0x000fca00078e00ff */ /*17d0*/ STL.U8 [R0+0x9], R3 ; /* 0x0000090300007387 */ /* 0x0001e40000100000 */ /*17e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x001fea0003800000 */ /*17f0*/ LDG.E R0, [R14.64+0x4] ; /* 0x000004040e007981 */ /* 0x000ea2000c1e1900 */ /*1800*/ BSSY B2, 0x18c0 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*1810*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*1820*/ @!P0 BRA 0x18b0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1830*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*1840*/ LDL.U8 R3, [R0+0x9] ; /* 0x0000090000037983 */ /* 0x000ea20000100000 */ /*1850*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1860*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x004fda0003f25270 */ /*1870*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*1880*/ @P1 BRA 0x2060 ; /* 0x000007d000001947 */ /* 0x000fea0003800000 */ /*1890*/ IMAD.MOV.U32 R3, RZ, RZ, 0x1 ; /* 0x00000001ff037424 */ /* 0x000fca00078e00ff */ /*18a0*/ STL.U8 [R0+0x9], R3 ; /* 0x0000090300007387 */ /* 0x0001e40000100000 */ /*18b0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*18c0*/ LDG.E R0, [R14.64+0x8] ; /* 0x000008040e007981 */ /* 0x001ea2000c1e1900 */ /*18d0*/ BSSY B2, 0x1990 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*18e0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*18f0*/ @!P0 BRA 0x1980 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1900*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*1910*/ LDL.U8 R3, [R0+0x9] ; /* 0x0000090000037983 */ /* 0x000ea20000100000 */ /*1920*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1930*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x004fda0003f25270 */ /*1940*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*1950*/ @P1 BRA 0x2060 ; /* 0x0000070000001947 */ /* 0x000fea0003800000 */ /*1960*/ IMAD.MOV.U32 R3, RZ, RZ, 0x1 ; /* 0x00000001ff037424 */ /* 0x000fca00078e00ff */ /*1970*/ STL.U8 [R0+0x9], R3 ; /* 0x0000090300007387 */ /* 0x0001e40000100000 */ /*1980*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1990*/ LDG.E R0, [R14.64+0x24] ; /* 0x000024040e007981 */ /* 0x001ea2000c1e1900 */ /*19a0*/ BSSY B2, 0x1a60 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*19b0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*19c0*/ @!P0 BRA 0x1a50 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*19d0*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*19e0*/ LDL.U8 R3, [R0+0x9] ; /* 0x0000090000037983 */ /* 0x000ea20000100000 */ /*19f0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1a00*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x004fda0003f25270 */ /*1a10*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*1a20*/ @P1 BRA 0x2060 ; /* 0x0000063000001947 */ /* 0x000fea0003800000 */ /*1a30*/ IMAD.MOV.U32 R3, RZ, RZ, 0x1 ; /* 0x00000001ff037424 */ /* 0x000fca00078e00ff */ /*1a40*/ STL.U8 [R0+0x9], R3 ; /* 0x0000090300007387 */ /* 0x0001e40000100000 */ /*1a50*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1a60*/ LDG.E R0, [R14.64+0x28] ; /* 0x000028040e007981 */ /* 0x001ea2000c1e1900 */ /*1a70*/ BSSY B2, 0x1b30 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*1a80*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*1a90*/ @!P0 BRA 0x1b20 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1aa0*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*1ab0*/ LDL.U8 R3, [R0+0x9] ; /* 0x0000090000037983 */ /* 0x000ea20000100000 */ /*1ac0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1ad0*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x004fda0003f25270 */ /*1ae0*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*1af0*/ @P1 BRA 0x2060 ; /* 0x0000056000001947 */ /* 0x000fea0003800000 */ /*1b00*/ IMAD.MOV.U32 R3, RZ, RZ, 0x1 ; /* 0x00000001ff037424 */ /* 0x000fca00078e00ff */ /*1b10*/ STL.U8 [R0+0x9], R3 ; /* 0x0000090300007387 */ /* 0x0001e40000100000 */ /*1b20*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1b30*/ LDG.E R0, [R14.64+0x2c] ; /* 0x00002c040e007981 */ /* 0x001ea2000c1e1900 */ /*1b40*/ BSSY B2, 0x1c00 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*1b50*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*1b60*/ @!P0 BRA 0x1bf0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1b70*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*1b80*/ LDL.U8 R3, [R0+0x9] ; /* 0x0000090000037983 */ /* 0x000ea20000100000 */ /*1b90*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1ba0*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x004fda0003f25270 */ /*1bb0*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*1bc0*/ @P1 BRA 0x2060 ; /* 0x0000049000001947 */ /* 0x000fea0003800000 */ /*1bd0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x1 ; /* 0x00000001ff037424 */ /* 0x000fca00078e00ff */ /*1be0*/ STL.U8 [R0+0x9], R3 ; /* 0x0000090300007387 */ /* 0x0001e40000100000 */ /*1bf0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1c00*/ LDG.E R0, [R14.64+0x48] ; /* 0x000048040e007981 */ /* 0x001ea2000c1e1900 */ /*1c10*/ BSSY B2, 0x1cd0 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*1c20*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*1c30*/ @!P0 BRA 0x1cc0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1c40*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*1c50*/ LDL.U8 R3, [R0+0x9] ; /* 0x0000090000037983 */ /* 0x000ea20000100000 */ /*1c60*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1c70*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x004fda0003f25270 */ /*1c80*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*1c90*/ @P1 BRA 0x2060 ; /* 0x000003c000001947 */ /* 0x000fea0003800000 */ /*1ca0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x1 ; /* 0x00000001ff037424 */ /* 0x000fca00078e00ff */ /*1cb0*/ STL.U8 [R0+0x9], R3 ; /* 0x0000090300007387 */ /* 0x0001e40000100000 */ /*1cc0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1cd0*/ LDG.E R0, [R14.64+0x4c] ; /* 0x00004c040e007981 */ /* 0x001ea2000c1e1900 */ /*1ce0*/ BSSY B2, 0x1da0 ; /* 0x000000b000027945 */ /* 0x000fe20003800000 */ /*1cf0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f05270 */ /*1d00*/ @!P0 BRA 0x1d90 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1d10*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*1d20*/ LDL.U8 R3, [R0+0x9] ; /* 0x0000090000037983 */ /* 0x000ea20000100000 */ /*1d30*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1d40*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x004fda0003f25270 */ /*1d50*/ @P1 BREAK B2 ; /* 0x0000000000021942 */ /* 0x000fe20003800000 */ /*1d60*/ @P1 BRA 0x2060 ; /* 0x000002f000001947 */ /* 0x000fea0003800000 */ /*1d70*/ IMAD.MOV.U32 R3, RZ, RZ, 0x1 ; /* 0x00000001ff037424 */ /* 0x000fca00078e00ff */ /*1d80*/ STL.U8 [R0+0x9], R3 ; /* 0x0000090300007387 */ /* 0x0001e40000100000 */ /*1d90*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1da0*/ LDG.E R0, [R14.64+0x50] ; /* 0x000050040e007981 */ /* 0x001ea2000c1e1900 */ /*1db0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1dc0*/ ISETP.NE.AND P1, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x004fda0003f25270 */ /*1dd0*/ @!P1 BRA 0x2060 ; /* 0x0000028000009947 */ /* 0x000fea0003800000 */ /*1de0*/ IADD3 R0, R1, -0x1, R0 ; /* 0xffffffff01007810 */ /* 0x000fca0007ffe000 */ /*1df0*/ LDL.U8 R3, [R0+0x9] ; /* 0x0000090000037983 */ /* 0x000ea20000100000 */ /*1e00*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1e10*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x004fda0003f25270 */ /*1e20*/ @P1 BRA 0x2060 ; /* 0x0000023000001947 */ /* 0x000fea0003800000 */ /*1e30*/ IMAD.MOV.U32 R3, RZ, RZ, 0x1 ; /* 0x00000001ff037424 */ /* 0x000fe200078e00ff */ /*1e40*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*1e50*/ STL.U8 [R0+0x9], R3 ; /* 0x0000090300007387 */ /* 0x0001e20000100000 */ /*1e60*/ BRA 0x2060 ; /* 0x000001f000007947 */ /* 0x000fea0003800000 */ /*1e70*/ STL.U8 [R1], RZ ; /* 0x000000ff01007387 */ /* 0x0011e20000100000 */ /*1e80*/ BSSY B2, 0x2050 ; /* 0x000001c000027945 */ /* 0x000fe20003800000 */ /*1e90*/ IMAD.MOV.U32 R0, RZ, RZ, R8 ; /* 0x000000ffff007224 */ /* 0x000fe400078e0008 */ /*1ea0*/ STL.U8 [R1+0x1], RZ ; /* 0x000001ff01007387 */ /* 0x0001e20000100000 */ /*1eb0*/ IMAD.MOV.U32 R3, RZ, RZ, R2 ; /* 0x000000ffff037224 */ /* 0x000fc600078e0002 */ /*1ec0*/ STL.U8 [R1+0x2], RZ ; /* 0x000002ff01007387 */ /* 0x0001e80000100000 */ /*1ed0*/ STL.U8 [R1+0x3], RZ ; /* 0x000003ff01007387 */ /* 0x0001e80000100000 */ /*1ee0*/ STL.U8 [R1+0x4], RZ ; /* 0x000004ff01007387 */ /* 0x0001e80000100000 */ /*1ef0*/ STL.U8 [R1+0x5], RZ ; /* 0x000005ff01007387 */ /* 0x0001e80000100000 */ /*1f00*/ STL.U8 [R1+0x6], RZ ; /* 0x000006ff01007387 */ /* 0x0001e80000100000 */ /*1f10*/ STL.U8 [R1+0x7], RZ ; /* 0x000007ff01007387 */ /* 0x0001e80000100000 */ /*1f20*/ STL.U8 [R1+0x8], RZ ; /* 0x000008ff01007387 */ /* 0x0001e40000100000 */ /*1f30*/ IMAD.MOV.U32 R14, RZ, RZ, R0 ; /* 0x000000ffff0e7224 */ /* 0x002fe400078e0000 */ /*1f40*/ IMAD.MOV.U32 R15, RZ, RZ, R3 ; /* 0x000000ffff0f7224 */ /* 0x000fca00078e0003 */ /*1f50*/ LDG.E R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000ea2000c1e1900 */ /*1f60*/ BSSY B3, 0x2010 ; /* 0x000000a000037945 */ /* 0x000fe20003800000 */ /*1f70*/ ISETP.NE.AND P0, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x004fda0003f05270 */ /*1f80*/ @!P0 BRA 0x2000 ; /* 0x0000007000008947 */ /* 0x000fea0003800000 */ /*1f90*/ IADD3 R14, R1, -0x1, R14 ; /* 0xffffffff010e7810 */ /* 0x000fca0007ffe00e */ /*1fa0*/ LDL.U8 R15, [R14] ; /* 0x000000000e0f7983 */ /* 0x000ea40000100000 */ /*1fb0*/ ISETP.NE.AND P0, PT, R15, RZ, PT ; /* 0x000000ff0f00720c */ /* 0x004fda0003f05270 */ /*1fc0*/ @P0 BREAK B3 ; /* 0x0000000000030942 */ /* 0x000fe20003800000 */ /*1fd0*/ @P0 BRA 0x2040 ; /* 0x0000006000000947 */ /* 0x000fea0003800000 */ /*1fe0*/ IMAD.MOV.U32 R15, RZ, RZ, 0x1 ; /* 0x00000001ff0f7424 */ /* 0x000fca00078e00ff */ /*1ff0*/ STL.U8 [R14], R15 ; /* 0x0000000f0e007387 */ /* 0x0003e40000100000 */ /*2000*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*2010*/ IADD3 R0, P0, R0, 0x4, RZ ; /* 0x0000000400007810 */ /* 0x000fca0007f1e0ff */ /*2020*/ IMAD.X R3, RZ, RZ, R3, P0 ; /* 0x000000ffff037224 */ /* 0x000fe200000e0603 */ /*2030*/ BRA 0x1f30 ; /* 0xfffffef000007947 */ /* 0x000fea000383ffff */ /*2040*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2050*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fd00003f0f070 */ /*2060*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*2070*/ BSSY B0, 0x20f0 ; /* 0x0000007000007945 */ /* 0x000fe20003800000 */ /*2080*/ @!P0 IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a8810 */ /* 0x000fe20007ffe0ff */ /*2090*/ @!P0 BRA 0x20e0 ; /* 0x0000004000008947 */ /* 0x000fea0003800000 */ /*20a0*/ LDG.E R0, [R4.64] ; /* 0x0000000404007981 */ /* 0x001ea4000c1e1900 */ /*20b0*/ ISETP.GE.AND P0, PT, R0, 0x9, PT ; /* 0x000000090000780c */ /* 0x004fda0003f06270 */ /*20c0*/ @P0 STG.E [R4.64], RZ ; /* 0x000000ff04000986 */ /* 0x0001e2000c101904 */ /*20d0*/ @P0 IADD3 R10, R10, -0x1, RZ ; /* 0xffffffff0a0a0810 */ /* 0x000fc60007ffe0ff */ /*20e0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*20f0*/ ISETP.GE.AND P0, PT, R10.reuse, R11, PT ; /* 0x0000000b0a00720c */ /* 0x040fe40003f06270 */ /*2100*/ ISETP.GT.AND P1, PT, R10, -0x1, PT ; /* 0xffffffff0a00780c */ /* 0x000fda0003f24270 */ /*2110*/ @!P0 BRA P1, 0x180 ; /* 0xffffe06000008947 */ /* 0x000fea000083ffff */ /*2120*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2130*/ ISETP.NE.AND P0, PT, R10, R11, PT ; /* 0x0000000b0a00720c */ /* 0x000fe20003f05270 */ /*2140*/ BSSY B0, 0x2bf0 ; /* 0x00000aa000007945 */ /* 0x000fd80003800000 */ /*2150*/ @P0 BRA 0x2be0 ; /* 0x00000a8000000947 */ /* 0x000fea0003800000 */ /*2160*/ LEA R2, P0, R12, c[0x0][0x160], 0x2 ; /* 0x000058000c027a11 */ /* 0x000fe200078010ff */ /*2170*/ IMAD.MOV.U32 R21, RZ, RZ, 0x1 ; /* 0x00000001ff157424 */ /* 0x000fc600078e00ff */ /*2180*/ LEA.HI.X R3, R12, c[0x0][0x164], R9, 0x2, P0 ; /* 0x000059000c037a11 */ /* 0x001fe400000f1409 */ /*2190*/ STG.E [R6.64], R21 ; /* 0x0000001506007986 */ /* 0x0001e8000c101904 */ /*21a0*/ LDG.E R9, [R2.64] ; /* 0x0000000402097981 */ /* 0x000ea2000c1e1900 */ /*21b0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x188] ; /* 0x00006200ff047624 */ /* 0x000fe400078e00ff */ /*21c0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x18c] ; /* 0x00006300ff057624 */ /* 0x000fca00078e00ff */ /*21d0*/ STG.E [R4.64], R9 ; /* 0x0000000904007986 */ /* 0x0043e8000c101904 */ /*21e0*/ LDG.E R11, [R2.64+0x4] ; /* 0x00000404020b7981 */ /* 0x000ea8000c1e1900 */ /*21f0*/ STG.E [R4.64+0x4], R11 ; /* 0x0000040b04007986 */ /* 0x0045e8000c101904 */ /*2200*/ LDG.E R15, [R2.64+0x8] ; /* 0x00000804020f7981 */ /* 0x000ee8000c1e1900 */ /*2210*/ STG.E [R4.64+0x8], R15 ; /* 0x0000080f04007986 */ /* 0x0087e8000c101904 */ /*2220*/ LDG.E R17, [R2.64+0xc] ; /* 0x00000c0402117981 */ /* 0x000f28000c1e1900 */ /*2230*/ STG.E [R4.64+0xc], R17 ; /* 0x00000c1104007986 */ /* 0x0109e8000c101904 */ /*2240*/ LDG.E R19, [R2.64+0x10] ; /* 0x0000100402137981 */ /* 0x000f68000c1e1900 */ /*2250*/ STG.E [R4.64+0x10], R19 ; /* 0x0000101304007986 */ /* 0x020be8000c101904 */ /*2260*/ LDG.E R21, [R2.64+0x14] ; /* 0x0000140402157981 */ /* 0x001ea8000c1e1900 */ /*2270*/ STG.E [R4.64+0x14], R21 ; /* 0x0000141504007986 */ /* 0x0041e8000c101904 */ /*2280*/ LDG.E R9, [R2.64+0x18] ; /* 0x0000180402097981 */ /* 0x002ea8000c1e1900 */ /*2290*/ STG.E [R4.64+0x18], R9 ; /* 0x0000180904007986 */ /* 0x0043e8000c101904 */ /*22a0*/ LDG.E R11, [R2.64+0x1c] ; /* 0x00001c04020b7981 */ /* 0x000ea8000c1e1900 */ /*22b0*/ STG.E [R4.64+0x1c], R11 ; /* 0x00001c0b04007986 */ /* 0x0045e8000c101904 */ /*22c0*/ LDG.E R15, [R2.64+0x20] ; /* 0x00002004020f7981 */ /* 0x008ee8000c1e1900 */ /*22d0*/ STG.E [R4.64+0x20], R15 ; /* 0x0000200f04007986 */ /* 0x0087e8000c101904 */ /*22e0*/ LDG.E R17, [R2.64+0x24] ; /* 0x0000240402117981 */ /* 0x010f28000c1e1900 */ /*22f0*/ STG.E [R4.64+0x24], R17 ; /* 0x0000241104007986 */ /* 0x0109e8000c101904 */ /*2300*/ LDG.E R19, [R2.64+0x28] ; /* 0x0000280402137981 */ /* 0x020f68000c1e1900 */ /*2310*/ STG.E [R4.64+0x28], R19 ; /* 0x0000281304007986 */ /* 0x020be8000c101904 */ /*2320*/ LDG.E R21, [R2.64+0x2c] ; /* 0x00002c0402157981 */ /* 0x001ea8000c1e1900 */ /*2330*/ STG.E [R4.64+0x2c], R21 ; /* 0x00002c1504007986 */ /* 0x0041e8000c101904 */ /*2340*/ LDG.E R9, [R2.64+0x30] ; /* 0x0000300402097981 */ /* 0x002ea8000c1e1900 */ /*2350*/ STG.E [R4.64+0x30], R9 ; /* 0x0000300904007986 */ /* 0x0043e8000c101904 */ /*2360*/ LDG.E R11, [R2.64+0x34] ; /* 0x00003404020b7981 */ /* 0x000ea8000c1e1900 */ /*2370*/ STG.E [R4.64+0x34], R11 ; /* 0x0000340b04007986 */ /* 0x0045e8000c101904 */ /*2380*/ LDG.E R15, [R2.64+0x38] ; /* 0x00003804020f7981 */ /* 0x008ee8000c1e1900 */ /*2390*/ STG.E [R4.64+0x38], R15 ; /* 0x0000380f04007986 */ /* 0x0087e8000c101904 */ /*23a0*/ LDG.E R17, [R2.64+0x3c] ; /* 0x00003c0402117981 */ /* 0x010f28000c1e1900 */ /*23b0*/ STG.E [R4.64+0x3c], R17 ; /* 0x00003c1104007986 */ /* 0x0109e8000c101904 */ /*23c0*/ LDG.E R19, [R2.64+0x40] ; /* 0x0000400402137981 */ /* 0x020f68000c1e1900 */ /*23d0*/ STG.E [R4.64+0x40], R19 ; /* 0x0000401304007986 */ /* 0x020be8000c101904 */ /*23e0*/ LDG.E R21, [R2.64+0x44] ; /* 0x0000440402157981 */ /* 0x001ea8000c1e1900 */ /*23f0*/ STG.E [R4.64+0x44], R21 ; /* 0x0000441504007986 */ /* 0x0041e8000c101904 */ /*2400*/ LDG.E R9, [R2.64+0x48] ; /* 0x0000480402097981 */ /* 0x002ea8000c1e1900 */ /*2410*/ STG.E [R4.64+0x48], R9 ; /* 0x0000480904007986 */ /* 0x0043e8000c101904 */ /*2420*/ LDG.E R11, [R2.64+0x4c] ; /* 0x00004c04020b7981 */ /* 0x000ea8000c1e1900 */ /*2430*/ STG.E [R4.64+0x4c], R11 ; /* 0x00004c0b04007986 */ /* 0x0045e8000c101904 */ /*2440*/ LDG.E R15, [R2.64+0x50] ; /* 0x00005004020f7981 */ /* 0x008ee8000c1e1900 */ /*2450*/ STG.E [R4.64+0x50], R15 ; /* 0x0000500f04007986 */ /* 0x0087e8000c101904 */ /*2460*/ LDG.E R17, [R2.64+0x54] ; /* 0x0000540402117981 */ /* 0x010f28000c1e1900 */ /*2470*/ STG.E [R4.64+0x54], R17 ; /* 0x0000541104007986 */ /* 0x0109e8000c101904 */ /*2480*/ LDG.E R19, [R2.64+0x58] ; /* 0x0000580402137981 */ /* 0x020f68000c1e1900 */ /*2490*/ STG.E [R4.64+0x58], R19 ; /* 0x0000581304007986 */ /* 0x020be8000c101904 */ /*24a0*/ LDG.E R21, [R2.64+0x5c] ; /* 0x00005c0402157981 */ /* 0x001ea8000c1e1900 */ /*24b0*/ STG.E [R4.64+0x5c], R21 ; /* 0x00005c1504007986 */ /* 0x0041e8000c101904 */ /*24c0*/ LDG.E R9, [R2.64+0x60] ; /* 0x0000600402097981 */ /* 0x002ea8000c1e1900 */ /*24d0*/ STG.E [R4.64+0x60], R9 ; /* 0x0000600904007986 */ /* 0x0043e8000c101904 */ /*24e0*/ LDG.E R11, [R2.64+0x64] ; /* 0x00006404020b7981 */ /* 0x000ea8000c1e1900 */ /*24f0*/ STG.E [R4.64+0x64], R11 ; /* 0x0000640b04007986 */ /* 0x0045e8000c101904 */ /*2500*/ LDG.E R15, [R2.64+0x68] ; /* 0x00006804020f7981 */ /* 0x008ee8000c1e1900 */ /*2510*/ STG.E [R4.64+0x68], R15 ; /* 0x0000680f04007986 */ /* 0x0087e8000c101904 */ /*2520*/ LDG.E R17, [R2.64+0x6c] ; /* 0x00006c0402117981 */ /* 0x010f28000c1e1900 */ /*2530*/ STG.E [R4.64+0x6c], R17 ; /* 0x00006c1104007986 */ /* 0x0109e8000c101904 */ /*2540*/ LDG.E R19, [R2.64+0x70] ; /* 0x0000700402137981 */ /* 0x020f68000c1e1900 */ /*2550*/ STG.E [R4.64+0x70], R19 ; /* 0x0000701304007986 */ /* 0x020be8000c101904 */ /*2560*/ LDG.E R21, [R2.64+0x74] ; /* 0x0000740402157981 */ /* 0x001ea8000c1e1900 */ /*2570*/ STG.E [R4.64+0x74], R21 ; /* 0x0000741504007986 */ /* 0x0041e8000c101904 */ /*2580*/ LDG.E R9, [R2.64+0x78] ; /* 0x0000780402097981 */ /* 0x002ea8000c1e1900 */ /*2590*/ STG.E [R4.64+0x78], R9 ; /* 0x0000780904007986 */ /* 0x0043e8000c101904 */ /*25a0*/ LDG.E R11, [R2.64+0x7c] ; /* 0x00007c04020b7981 */ /* 0x000ea8000c1e1900 */ /*25b0*/ STG.E [R4.64+0x7c], R11 ; /* 0x00007c0b04007986 */ /* 0x0045e8000c101904 */ /*25c0*/ LDG.E R15, [R2.64+0x80] ; /* 0x00008004020f7981 */ /* 0x008ee8000c1e1900 */ /*25d0*/ STG.E [R4.64+0x80], R15 ; /* 0x0000800f04007986 */ /* 0x0087e8000c101904 */ /*25e0*/ LDG.E R17, [R2.64+0x84] ; /* 0x0000840402117981 */ /* 0x010f28000c1e1900 */ /*25f0*/ STG.E [R4.64+0x84], R17 ; /* 0x0000841104007986 */ /* 0x0109e8000c101904 */ /*2600*/ LDG.E R19, [R2.64+0x88] ; /* 0x0000880402137981 */ /* 0x020f68000c1e1900 */ /*2610*/ STG.E [R4.64+0x88], R19 ; /* 0x0000881304007986 */ /* 0x020be8000c101904 */ /*2620*/ LDG.E R21, [R2.64+0x8c] ; /* 0x00008c0402157981 */ /* 0x001ea8000c1e1900 */ /*2630*/ STG.E [R4.64+0x8c], R21 ; /* 0x00008c1504007986 */ /* 0x0041e8000c101904 */ /*2640*/ LDG.E R9, [R2.64+0x90] ; /* 0x0000900402097981 */ /* 0x002ea8000c1e1900 */ /*2650*/ STG.E [R4.64+0x90], R9 ; /* 0x0000900904007986 */ /* 0x0043e8000c101904 */ /*2660*/ LDG.E R11, [R2.64+0x94] ; /* 0x00009404020b7981 */ /* 0x000ea8000c1e1900 */ /*2670*/ STG.E [R4.64+0x94], R11 ; /* 0x0000940b04007986 */ /* 0x0045e8000c101904 */ /*2680*/ LDG.E R15, [R2.64+0x98] ; /* 0x00009804020f7981 */ /* 0x008ee8000c1e1900 */ /*2690*/ STG.E [R4.64+0x98], R15 ; /* 0x0000980f04007986 */ /* 0x0087e8000c101904 */ /*26a0*/ LDG.E R17, [R2.64+0x9c] ; /* 0x00009c0402117981 */ /* 0x010f28000c1e1900 */ /*26b0*/ STG.E [R4.64+0x9c], R17 ; /* 0x00009c1104007986 */ /* 0x0109e8000c101904 */ /*26c0*/ LDG.E R19, [R2.64+0xa0] ; /* 0x0000a00402137981 */ /* 0x020f68000c1e1900 */ /*26d0*/ STG.E [R4.64+0xa0], R19 ; /* 0x0000a01304007986 */ /* 0x020be8000c101904 */ /*26e0*/ LDG.E R21, [R2.64+0xa4] ; /* 0x0000a40402157981 */ /* 0x001ea8000c1e1900 */ /*26f0*/ STG.E [R4.64+0xa4], R21 ; /* 0x0000a41504007986 */ /* 0x0041e8000c101904 */ /*2700*/ LDG.E R9, [R2.64+0xa8] ; /* 0x0000a80402097981 */ /* 0x002ea8000c1e1900 */ /*2710*/ STG.E [R4.64+0xa8], R9 ; /* 0x0000a80904007986 */ /* 0x0043e8000c101904 */ /*2720*/ LDG.E R11, [R2.64+0xac] ; /* 0x0000ac04020b7981 */ /* 0x000ea8000c1e1900 */ /*2730*/ STG.E [R4.64+0xac], R11 ; /* 0x0000ac0b04007986 */ /* 0x0045e8000c101904 */ /*2740*/ LDG.E R15, [R2.64+0xb0] ; /* 0x0000b004020f7981 */ /* 0x008ee8000c1e1900 */ /*2750*/ STG.E [R4.64+0xb0], R15 ; /* 0x0000b00f04007986 */ /* 0x0087e8000c101904 */ /*2760*/ LDG.E R17, [R2.64+0xb4] ; /* 0x0000b40402117981 */ /* 0x010f28000c1e1900 */ /*2770*/ STG.E [R4.64+0xb4], R17 ; /* 0x0000b41104007986 */ /* 0x0109e8000c101904 */ /*2780*/ LDG.E R19, [R2.64+0xb8] ; /* 0x0000b80402137981 */ /* 0x020f68000c1e1900 */ /*2790*/ STG.E [R4.64+0xb8], R19 ; /* 0x0000b81304007986 */ /* 0x020be8000c101904 */ /*27a0*/ LDG.E R21, [R2.64+0xbc] ; /* 0x0000bc0402157981 */ /* 0x001ea8000c1e1900 */ /*27b0*/ STG.E [R4.64+0xbc], R21 ; /* 0x0000bc1504007986 */ /* 0x0041e8000c101904 */ /*27c0*/ LDG.E R9, [R2.64+0xc0] ; /* 0x0000c00402097981 */ /* 0x002ea8000c1e1900 */ /*27d0*/ STG.E [R4.64+0xc0], R9 ; /* 0x0000c00904007986 */ /* 0x0043e8000c101904 */ /*27e0*/ LDG.E R11, [R2.64+0xc4] ; /* 0x0000c404020b7981 */ /* 0x000ea8000c1e1900 */ /*27f0*/ STG.E [R4.64+0xc4], R11 ; /* 0x0000c40b04007986 */ /* 0x0045e8000c101904 */ /*2800*/ LDG.E R15, [R2.64+0xc8] ; /* 0x0000c804020f7981 */ /* 0x008ee8000c1e1900 */ /*2810*/ STG.E [R4.64+0xc8], R15 ; /* 0x0000c80f04007986 */ /* 0x0087e8000c101904 */ /*2820*/ LDG.E R17, [R2.64+0xcc] ; /* 0x0000cc0402117981 */ /* 0x010f28000c1e1900 */ /*2830*/ STG.E [R4.64+0xcc], R17 ; /* 0x0000cc1104007986 */ /* 0x0109e8000c101904 */ /*2840*/ LDG.E R19, [R2.64+0xd0] ; /* 0x0000d00402137981 */ /* 0x020f68000c1e1900 */ /*2850*/ STG.E [R4.64+0xd0], R19 ; /* 0x0000d01304007986 */ /* 0x020be8000c101904 */ /*2860*/ LDG.E R21, [R2.64+0xd4] ; /* 0x0000d40402157981 */ /* 0x001ea8000c1e1900 */ /*2870*/ STG.E [R4.64+0xd4], R21 ; /* 0x0000d41504007986 */ /* 0x0041e8000c101904 */ /*2880*/ LDG.E R9, [R2.64+0xd8] ; /* 0x0000d80402097981 */ /* 0x002ea8000c1e1900 */ /*2890*/ STG.E [R4.64+0xd8], R9 ; /* 0x0000d80904007986 */ /* 0x0043e8000c101904 */ /*28a0*/ LDG.E R11, [R2.64+0xdc] ; /* 0x0000dc04020b7981 */ /* 0x000ea8000c1e1900 */ /*28b0*/ STG.E [R4.64+0xdc], R11 ; /* 0x0000dc0b04007986 */ /* 0x0045e8000c101904 */ /*28c0*/ LDG.E R15, [R2.64+0xe0] ; /* 0x0000e004020f7981 */ /* 0x008ee8000c1e1900 */ /*28d0*/ STG.E [R4.64+0xe0], R15 ; /* 0x0000e00f04007986 */ /* 0x0087e8000c101904 */ /*28e0*/ LDG.E R17, [R2.64+0xe4] ; /* 0x0000e40402117981 */ /* 0x010f28000c1e1900 */ /*28f0*/ STG.E [R4.64+0xe4], R17 ; /* 0x0000e41104007986 */ /* 0x0109e8000c101904 */ /*2900*/ LDG.E R19, [R2.64+0xe8] ; /* 0x0000e80402137981 */ /* 0x020f68000c1e1900 */ /*2910*/ STG.E [R4.64+0xe8], R19 ; /* 0x0000e81304007986 */ /* 0x020be8000c101904 */ /*2920*/ LDG.E R21, [R2.64+0xec] ; /* 0x0000ec0402157981 */ /* 0x001ea8000c1e1900 */ /*2930*/ STG.E [R4.64+0xec], R21 ; /* 0x0000ec1504007986 */ /* 0x0041e8000c101904 */ /*2940*/ LDG.E R9, [R2.64+0xf0] ; /* 0x0000f00402097981 */ /* 0x002ea8000c1e1900 */ /*2950*/ STG.E [R4.64+0xf0], R9 ; /* 0x0000f00904007986 */ /* 0x0043e8000c101904 */ /*2960*/ LDG.E R11, [R2.64+0xf4] ; /* 0x0000f404020b7981 */ /* 0x000ea8000c1e1900 */ /*2970*/ STG.E [R4.64+0xf4], R11 ; /* 0x0000f40b04007986 */ /* 0x0045e8000c101904 */ /*2980*/ LDG.E R15, [R2.64+0xf8] ; /* 0x0000f804020f7981 */ /* 0x008ee8000c1e1900 */ /*2990*/ STG.E [R4.64+0xf8], R15 ; /* 0x0000f80f04007986 */ /* 0x0087e8000c101904 */ /*29a0*/ LDG.E R17, [R2.64+0xfc] ; /* 0x0000fc0402117981 */ /* 0x010f28000c1e1900 */ /*29b0*/ STG.E [R4.64+0xfc], R17 ; /* 0x0000fc1104007986 */ /* 0x0109e8000c101904 */ /*29c0*/ LDG.E R19, [R2.64+0x100] ; /* 0x0001000402137981 */ /* 0x020f68000c1e1900 */ /*29d0*/ STG.E [R4.64+0x100], R19 ; /* 0x0001001304007986 */ /* 0x020be8000c101904 */ /*29e0*/ LDG.E R21, [R2.64+0x104] ; /* 0x0001040402157981 */ /* 0x001ea8000c1e1900 */ /*29f0*/ STG.E [R4.64+0x104], R21 ; /* 0x0001041504007986 */ /* 0x0041e8000c101904 */ /*2a00*/ LDG.E R9, [R2.64+0x108] ; /* 0x0001080402097981 */ /* 0x002ea8000c1e1900 */ /*2a10*/ STG.E [R4.64+0x108], R9 ; /* 0x0001080904007986 */ /* 0x004fe8000c101904 */ /*2a20*/ LDG.E R11, [R2.64+0x10c] ; /* 0x00010c04020b7981 */ /* 0x000ea8000c1e1900 */ /*2a30*/ STG.E [R4.64+0x10c], R11 ; /* 0x00010c0b04007986 */ /* 0x004fe8000c101904 */ /*2a40*/ LDG.E R15, [R2.64+0x110] ; /* 0x00011004020f7981 */ /* 0x008ea8000c1e1900 */ /*2a50*/ STG.E [R4.64+0x110], R15 ; /* 0x0001100f04007986 */ /* 0x004fe8000c101904 */ /*2a60*/ LDG.E R17, [R2.64+0x114] ; /* 0x0001140402117981 */ /* 0x010ea8000c1e1900 */ /*2a70*/ STG.E [R4.64+0x114], R17 ; /* 0x0001141104007986 */ /* 0x004fe8000c101904 */ /*2a80*/ LDG.E R19, [R2.64+0x118] ; /* 0x0001180402137981 */ /* 0x020ea8000c1e1900 */ /*2a90*/ STG.E [R4.64+0x118], R19 ; /* 0x0001181304007986 */ /* 0x0043e8000c101904 */ /*2aa0*/ LDG.E R21, [R2.64+0x11c] ; /* 0x00011c0402157981 */ /* 0x001ea8000c1e1900 */ /*2ab0*/ STG.E [R4.64+0x11c], R21 ; /* 0x00011c1504007986 */ /* 0x0041e8000c101904 */ /*2ac0*/ LDG.E R23, [R2.64+0x120] ; /* 0x0001200402177981 */ /* 0x000ea8000c1e1900 */ /*2ad0*/ STG.E [R4.64+0x120], R23 ; /* 0x0001201704007986 */ /* 0x0041e8000c101904 */ /*2ae0*/ LDG.E R25, [R2.64+0x124] ; /* 0x0001240402197981 */ /* 0x000ea8000c1e1900 */ /*2af0*/ STG.E [R4.64+0x124], R25 ; /* 0x0001241904007986 */ /* 0x0041e8000c101904 */ /*2b00*/ LDG.E R27, [R2.64+0x128] ; /* 0x00012804021b7981 */ /* 0x000ea8000c1e1900 */ /*2b10*/ STG.E [R4.64+0x128], R27 ; /* 0x0001281b04007986 */ /* 0x0041e8000c101904 */ /*2b20*/ LDG.E R29, [R2.64+0x12c] ; /* 0x00012c04021d7981 */ /* 0x000ea8000c1e1900 */ /*2b30*/ STG.E [R4.64+0x12c], R29 ; /* 0x00012c1d04007986 */ /* 0x0041e8000c101904 */ /*2b40*/ LDG.E R19, [R2.64+0x130] ; /* 0x0001300402137981 */ /* 0x002ea8000c1e1900 */ /*2b50*/ STG.E [R4.64+0x130], R19 ; /* 0x0001301304007986 */ /* 0x0041e8000c101904 */ /*2b60*/ LDG.E R9, [R2.64+0x134] ; /* 0x0001340402097981 */ /* 0x000ea8000c1e1900 */ /*2b70*/ STG.E [R4.64+0x134], R9 ; /* 0x0001340904007986 */ /* 0x0041e8000c101904 */ /*2b80*/ LDG.E R11, [R2.64+0x138] ; /* 0x00013804020b7981 */ /* 0x000ea8000c1e1900 */ /*2b90*/ STG.E [R4.64+0x138], R11 ; /* 0x0001380b04007986 */ /* 0x0041e8000c101904 */ /*2ba0*/ LDG.E R15, [R2.64+0x13c] ; /* 0x00013c04020f7981 */ /* 0x000ea8000c1e1900 */ /*2bb0*/ STG.E [R4.64+0x13c], R15 ; /* 0x00013c0f04007986 */ /* 0x0041e8000c101904 */ /*2bc0*/ LDG.E R17, [R2.64+0x140] ; /* 0x0001400402117981 */ /* 0x000ea8000c1e1900 */ /*2bd0*/ STG.E [R4.64+0x140], R17 ; /* 0x0001401104007986 */ /* 0x0041e4000c101904 */ /*2be0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*2bf0*/ LDG.E R2, [R6.64] ; /* 0x0000000406027981 */ /* 0x000ea2000c1e1900 */ /*2c00*/ IMAD.MOV.U32 R0, RZ, RZ, c[0x0][0xc] ; /* 0x00000300ff007624 */ /* 0x001fc800078e00ff */ /*2c10*/ IMAD R13, R0, c[0x0][0x0], R13 ; /* 0x00000000000d7a24 */ /* 0x000fca00078e020d */ /*2c20*/ ISETP.LT.AND P1, PT, R13, c[0x0][0x168], PT ; /* 0x00005a000d007a0c */ /* 0x000fe40003f21270 */ /*2c30*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x004fda0003f05270 */ /*2c40*/ @!P0 BRA P1, 0xc0 ; /* 0xffffd47000008947 */ /* 0x000fea000083ffff */ /*2c50*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*2c60*/ BRA 0x2c60; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*2c70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2c80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2c90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2ca0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2cb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2cc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2cd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2ce0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2cf0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#ifndef SUDOKU_CUH #define SUDOKU_CUH #define N 9 // board size #define n 3 // sub-board size void cudaSudokuBacktrack(const unsigned int blocks, const unsigned int threadsPerBlock, int *boards, const int numBoards, int *emptySpaces, int *numEmptySpaces, int *finished, int *solved); void callBFSKernel(const unsigned int blocks, const unsigned int threadsPerBlock, int *old_boards, int *new_boards, int total_boards, int *board_index, int *empty_spaces, int *empty_space_count); #endif // SUDOKU_CUH
.text .file "Sudoku.hip" .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_
.text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .amdgpu_metadata --- amdhsa.kernels: [] amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
fc9dc00e5c587b23f020147363037b2329435027
#include "stdio.h" #define N 10 __global__ void add(int *a,int *b,int *c) { int tID = blockIdx.x; if(tID<N) { c[tID] = a[tID] + b[tID]; } } int main() { int a[N],b[N],c[N]; int *dev_a,*dev_b,*dev_c; cudaMalloc((void**)&dev_a,N*sizeof(int)); cudaMalloc((void**)&dev_b,N*sizeof(int)); cudaMalloc((void**)&dev_c,N*sizeof(int)); for(int i=0;i<N;i++) { a[i]=i; b[i]=i; } cudaMemcpy(dev_a,a,N*sizeof(int),cudaMemcpyHostToDevice); cudaMemcpy(dev_b,b,N*sizeof(int),cudaMemcpyHostToDevice); add<<<N,1>>>(dev_a,dev_b,dev_c); cudaMemcpy(c,dev_c,N*sizeof(int),cudaMemcpyDeviceToHost); for(int i=0;i<N;i++) { printf("%d + %d is %d\n",a[i],b[i],c[i]); } return 0; }
.file "tmpxft_0026506c_00000000-6_p_add.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z26__device_stub__Z3addPiS_S_PiS_S_ .type _Z26__device_stub__Z3addPiS_S_PiS_S_, @function _Z26__device_stub__Z3addPiS_S_PiS_S_: .LFB2052: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rdx, 8(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 8(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z3addPiS_S_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L2: movq 120(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z26__device_stub__Z3addPiS_S_PiS_S_, .-_Z26__device_stub__Z3addPiS_S_PiS_S_ .globl _Z3addPiS_S_ .type _Z3addPiS_S_, @function _Z3addPiS_S_: .LFB2053: .cfi_startproc endbr64 jmp _Z26__device_stub__Z3addPiS_S_PiS_S_ .cfi_endproc .LFE2053: .size _Z3addPiS_S_, .-_Z3addPiS_S_ .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "%d + %d is %d\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movl $40, %esi pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 subq $176, %rsp .cfi_def_cfa_offset 224 movq %fs:40, %rax movq %rax, 168(%rsp) xorl %eax, %eax movq %rsp, %rdi leaq 48(%rsp), %rbp leaq 88(%rsp), %r12 call cudaMalloc@PLT leaq 8(%rsp), %rdi movl $40, %esi call cudaMalloc@PLT leaq 16(%rsp), %rdi movl $40, %esi call cudaMalloc@PLT xorl %eax, %eax .L9: movl %eax, 0(%rbp,%rax,4) movl %eax, (%r12,%rax,4) incq %rax cmpq $10, %rax jne .L9 movq (%rsp), %rdi movl $1, %ecx movl $40, %edx movq %rbp, %rsi call cudaMemcpy@PLT movq 8(%rsp), %rdi movl $1, %ecx movq %r12, %rsi movl $40, %edx call cudaMemcpy@PLT movl $2147483653, %edi xorl %r9d, %r9d xorl %r8d, %r8d addq %rdi, %rdi movl $1, %ecx movabsq $4294967297, %rdx movl $1, %esi movq %rdx, 36(%rsp) movl $1, 44(%rsp) movq %rdi, 24(%rsp) movl $1, 32(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L10 movq 16(%rsp), %rdx movq 8(%rsp), %rsi movq (%rsp), %rdi call _Z26__device_stub__Z3addPiS_S_PiS_S_ .L10: movq 16(%rsp), %rsi leaq 128(%rsp), %r13 movl $2, %ecx xorl %ebx, %ebx movl $40, %edx movq %r13, %rdi leaq .LC0(%rip), %r14 call cudaMemcpy@PLT .L11: movl (%r12,%rbx), %ecx movl 0(%rbp,%rbx), %edx movq %r14, %rsi movl $2, %edi movl 0(%r13,%rbx), %r8d xorl %eax, %eax addq $4, %rbx call __printf_chk@PLT cmpq $40, %rbx jne .L11 movq 168(%rsp), %rax subq %fs:40, %rax je .L12 call __stack_chk_fail@PLT .L12: addq $176, %rsp .cfi_def_cfa_offset 48 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC1: .string "_Z3addPiS_S_" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC1(%rip), %rdx movq %rax, %rdi leaq _Z3addPiS_S_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z3addPiS_S_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */ /* 0x000e240000002500 */ /*0020*/ ISETP.GT.AND P0, PT, R6, 0x9, PT ; /* 0x000000090600780c */ /* 0x001fda0003f04270 */ /*0030*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0040*/ MOV R7, 0x4 ; /* 0x0000000400077802 */ /* 0x000fe20000000f00 */ /*0050*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0060*/ IMAD.WIDE R4, R6, R7, c[0x0][0x168] ; /* 0x00005a0006047625 */ /* 0x000fc800078e0207 */ /*0070*/ IMAD.WIDE R2, R6.reuse, R7.reuse, c[0x0][0x160] ; /* 0x0000580006027625 */ /* 0x0c0fe400078e0207 */ /*0080*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea8000c1e1900 */ /*0090*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea2000c1e1900 */ /*00a0*/ IMAD.WIDE R6, R6, R7, c[0x0][0x170] ; /* 0x00005c0006067625 */ /* 0x000fe200078e0207 */ /*00b0*/ IADD3 R9, R4, R3, RZ ; /* 0x0000000304097210 */ /* 0x004fca0007ffe0ff */ /*00c0*/ STG.E [R6.64], R9 ; /* 0x0000000906007986 */ /* 0x000fe2000c101904 */ /*00d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00e0*/ BRA 0xe0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "stdio.h" #define N 10 __global__ void add(int *a,int *b,int *c) { int tID = blockIdx.x; if(tID<N) { c[tID] = a[tID] + b[tID]; } } int main() { int a[N],b[N],c[N]; int *dev_a,*dev_b,*dev_c; hipMalloc((void**)&dev_a,N*sizeof(int)); hipMalloc((void**)&dev_b,N*sizeof(int)); hipMalloc((void**)&dev_c,N*sizeof(int)); for(int i=0;i<N;i++) { a[i]=i; b[i]=i; } hipMemcpy(dev_a,a,N*sizeof(int),hipMemcpyHostToDevice); hipMemcpy(dev_b,b,N*sizeof(int),hipMemcpyHostToDevice); add<<<N,1>>>(dev_a,dev_b,dev_c); hipMemcpy(c,dev_c,N*sizeof(int),hipMemcpyDeviceToHost); for(int i=0;i<N;i++) { printf("%d + %d is %d\n",a[i],b[i],c[i]); } return 0; }
.text .file "p_add.hip" .globl _Z18__device_stub__addPiS_S_ # -- Begin function _Z18__device_stub__addPiS_S_ .type _Z18__device_stub__addPiS_S_,@function _Z18__device_stub__addPiS_S_: # @_Z18__device_stub__addPiS_S_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z3addPiS_S_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z18__device_stub__addPiS_S_, .Lfunc_end0-_Z18__device_stub__addPiS_S_ .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $176, %rsp .cfi_def_cfa_offset 192 .cfi_offset %rbx, -16 leaq 24(%rsp), %rdi movl $40, %esi callq hipMalloc leaq 16(%rsp), %rdi movl $40, %esi callq hipMalloc leaq 8(%rsp), %rdi movl $40, %esi callq hipMalloc xorl %eax, %eax .LBB1_1: # =>This Inner Loop Header: Depth=1 movl %eax, 80(%rsp,%rax,4) movl %eax, 32(%rsp,%rax,4) incq %rax cmpq $10, %rax jne .LBB1_1 # %bb.2: movq 24(%rsp), %rdi leaq 80(%rsp), %rsi movl $40, %edx movl $1, %ecx callq hipMemcpy movq 16(%rsp), %rdi leaq 32(%rsp), %rsi movl $40, %edx movl $1, %ecx callq hipMemcpy movabsq $4294967297, %rdx # imm = 0x100000001 leaq 9(%rdx), %rdi movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_4 # %bb.3: movq 24(%rsp), %rdi movq 16(%rsp), %rsi movq 8(%rsp), %rdx callq _Z18__device_stub__addPiS_S_ .LBB1_4: movq 8(%rsp), %rsi leaq 128(%rsp), %rdi movl $40, %edx movl $2, %ecx callq hipMemcpy xorl %ebx, %ebx .LBB1_5: # =>This Inner Loop Header: Depth=1 movl 80(%rsp,%rbx,4), %esi movl 32(%rsp,%rbx,4), %edx movl 128(%rsp,%rbx,4), %ecx movl $.L.str, %edi xorl %eax, %eax callq printf incq %rbx cmpq $10, %rbx jne .LBB1_5 # %bb.6: xorl %eax, %eax addq $176, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z3addPiS_S_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z3addPiS_S_,@object # @_Z3addPiS_S_ .section .rodata,"a",@progbits .globl _Z3addPiS_S_ .p2align 3, 0x0 _Z3addPiS_S_: .quad _Z18__device_stub__addPiS_S_ .size _Z3addPiS_S_, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "%d + %d is %d\n" .size .L.str, 15 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z3addPiS_S_" .size .L__unnamed_1, 13 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z18__device_stub__addPiS_S_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z3addPiS_S_ .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z3addPiS_S_ ; -- Begin function _Z3addPiS_S_ .globl _Z3addPiS_S_ .p2align 8 .type _Z3addPiS_S_,@function _Z3addPiS_S_: ; @_Z3addPiS_S_ ; %bb.0: s_cmp_gt_i32 s15, 9 s_cbranch_scc1 .LBB0_2 ; %bb.1: s_clause 0x1 s_load_b64 s[8:9], s[0:1], 0x10 s_load_b128 s[4:7], s[0:1], 0x0 s_mov_b32 s2, s15 s_ashr_i32 s3, s15, 31 s_delay_alu instid0(SALU_CYCLE_1) s_lshl_b64 s[0:1], s[2:3], 2 s_waitcnt lgkmcnt(0) s_add_u32 s2, s8, s0 s_addc_u32 s3, s9, s1 s_add_u32 s6, s6, s0 s_addc_u32 s7, s7, s1 s_add_u32 s0, s4, s0 s_addc_u32 s1, s5, s1 s_load_b32 s0, s[0:1], 0x0 s_load_b32 s1, s[6:7], 0x0 s_waitcnt lgkmcnt(0) s_add_i32 s0, s1, s0 s_delay_alu instid0(SALU_CYCLE_1) v_dual_mov_b32 v0, 0 :: v_dual_mov_b32 v1, s0 global_store_b32 v0, v1, s[2:3] .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z3addPiS_S_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 24 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 2 .amdhsa_next_free_sgpr 16 .amdhsa_reserve_vcc 0 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z3addPiS_S_, .Lfunc_end0-_Z3addPiS_S_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 128 ; NumSgprs: 16 ; NumVgprs: 2 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 1 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 16 ; NumVGPRsForWavesPerEU: 2 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 24 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z3addPiS_S_ .private_segment_fixed_size: 0 .sgpr_count: 16 .sgpr_spill_count: 0 .symbol: _Z3addPiS_S_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 2 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
f3162d22566b7071af5aec360dd799b048741881
// CUDA by Example // Ch10: page-locked (pinned) host memory #include <stdio.h> #include <stdlib.h> #include <cuda_runtime.h> static void HandleError(cudaError_t err, const char *file, int line) { if (err != cudaSuccess) { printf("%s in %s at line %d\n", cudaGetErrorString(err), file, line); exit(EXIT_FAILURE); } } #define HANDLE_ERROR( err ) (HandleError( err, __FILE__, __LINE__ )) #define SIZE (10*1024*1024) float cuda_malloc_test(int size, bool up) { cudaEvent_t start, stop; int *a, *d_a; float d_t; cudaEventCreate(&start); cudaEventCreate(&stop); a = (int*)malloc(size*sizeof(*a)); cudaMalloc(&d_a, size * sizeof(*a)); cudaEventRecord(start, 0); for (int i = 0; i < 100; i++) { if (up) { cudaMemcpy(d_a, a, size * sizeof(*a), cudaMemcpyHostToDevice); } else { cudaMemcpy(a, d_a, size * sizeof(*a), cudaMemcpyDeviceToHost); } } cudaEventRecord(stop, 0); cudaEventSynchronize(stop); cudaEventElapsedTime(&d_t, start, stop); cudaEventDestroy(start); cudaEventDestroy(stop); free(a); cudaFree(d_a); return d_t; } float cuda_host_alloc_test(int size, bool up) { cudaEvent_t start, stop; int *a, *d_a; float d_t; cudaEventCreate(&start); cudaEventCreate(&stop); cudaHostAlloc(&a, size*sizeof(*a), cudaHostAllocDefault); cudaMalloc(&d_a, size*sizeof(*a)); cudaEventRecord(start, 0); for (int i = 0; i < 100; i++) { if (up) { cudaMemcpy(d_a, a, size * sizeof(*a), cudaMemcpyHostToDevice); } else { cudaMemcpy(a, d_a, size * sizeof(*a), cudaMemcpyDeviceToHost); } } cudaEventRecord(stop, 0); cudaEventSynchronize(stop); cudaEventElapsedTime(&d_t, start, stop); cudaEventDestroy(start); cudaEventDestroy(stop); cudaFreeHost(a); cudaFree(d_a); return d_t; } int main() { float elapsedTime; float MB = (float)100 * SIZE * sizeof(int) / 1024 / 1024; elapsedTime = cuda_malloc_test(SIZE, true); printf("Time using cudaMalloc: %3.1f ms\n", elapsedTime); printf("\t MB/s during copy up: %3.1f\n", MB/(elapsedTime/1000)); elapsedTime = cuda_malloc_test(SIZE, false); printf("Time using cudaMalloc: %3.1f ms\n", elapsedTime); printf("\t MB/s during copy down: %3.1f\n", MB / (elapsedTime / 1000)); elapsedTime = cuda_host_alloc_test(SIZE, true); printf("Time using cudaHostAlloc: %3.1f ms\n", elapsedTime); printf("\t MB/s during copy up: %3.1f\n", MB / (elapsedTime / 1000)); elapsedTime = cuda_host_alloc_test(SIZE, false); printf("Time using cudaHostAlloc: %3.1f ms\n", elapsedTime); printf("\t MB/s during copy down: %3.1f\n", MB / (elapsedTime / 1000)); return 0; }
.file "tmpxft_00234c13_00000000-6_pinned_mem.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2033: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2033: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z16cuda_malloc_testib .type _Z16cuda_malloc_testib, @function _Z16cuda_malloc_testib: .LFB2028: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 movl %esi, %r13d pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movl $100, %r12d pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movslq %edi, %rbx salq $2, %rbx subq $56, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax leaq 16(%rsp), %rdi call cudaEventCreate@PLT leaq 24(%rsp), %rdi call cudaEventCreate@PLT movq %rbx, %rdi call malloc@PLT leaq 32(%rsp), %rdi movq %rbx, %rsi movq %rax, %rbp call cudaMalloc@PLT movq 16(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT .L5: movq 32(%rsp), %rdi testb %r13b, %r13b je .L3 movl $1, %ecx movq %rbx, %rdx movq %rbp, %rsi jmp .L9 .L3: movq %rdi, %rsi movl $2, %ecx movq %rbx, %rdx movq %rbp, %rdi .L9: call cudaMemcpy@PLT decl %r12d jne .L5 movq 24(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movq 24(%rsp), %rdi call cudaEventSynchronize@PLT movq 24(%rsp), %rdx movq 16(%rsp), %rsi leaq 12(%rsp), %rdi call cudaEventElapsedTime@PLT movq 16(%rsp), %rdi call cudaEventDestroy@PLT movq 24(%rsp), %rdi call cudaEventDestroy@PLT movq %rbp, %rdi call free@PLT movq 32(%rsp), %rdi call cudaFree@PLT movss 12(%rsp), %xmm0 movq 40(%rsp), %rax subq %fs:40, %rax je .L6 call __stack_chk_fail@PLT .L6: addq $56, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2028: .size _Z16cuda_malloc_testib, .-_Z16cuda_malloc_testib .globl _Z20cuda_host_alloc_testib .type _Z20cuda_host_alloc_testib, @function _Z20cuda_host_alloc_testib: .LFB2029: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 movl %esi, %r12d pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 movl $100, %ebp pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 movslq %edi, %rbx salq $2, %rbx subq $48, %rsp .cfi_def_cfa_offset 80 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax leaq 8(%rsp), %rdi call cudaEventCreate@PLT leaq 16(%rsp), %rdi call cudaEventCreate@PLT xorl %edx, %edx leaq 24(%rsp), %rdi movq %rbx, %rsi call cudaHostAlloc@PLT leaq 32(%rsp), %rdi movq %rbx, %rsi call cudaMalloc@PLT movq 8(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT .L14: movq 32(%rsp), %rax movq 24(%rsp), %rdi testb %r12b, %r12b je .L12 movq %rdi, %rsi movl $1, %ecx movq %rbx, %rdx movq %rax, %rdi jmp .L18 .L12: movl $2, %ecx movq %rbx, %rdx movq %rax, %rsi .L18: call cudaMemcpy@PLT decl %ebp jne .L14 movq 16(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movq 16(%rsp), %rdi call cudaEventSynchronize@PLT movq 16(%rsp), %rdx movq 8(%rsp), %rsi leaq 4(%rsp), %rdi call cudaEventElapsedTime@PLT movq 8(%rsp), %rdi call cudaEventDestroy@PLT movq 16(%rsp), %rdi call cudaEventDestroy@PLT movq 24(%rsp), %rdi call cudaFreeHost@PLT movq 32(%rsp), %rdi call cudaFree@PLT movss 4(%rsp), %xmm0 movq 40(%rsp), %rax subq %fs:40, %rax je .L15 call __stack_chk_fail@PLT .L15: addq $48, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2029: .size _Z20cuda_host_alloc_testib, .-_Z20cuda_host_alloc_testib .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "Time using cudaMalloc: %3.1f ms\n" .LC3: .string "\t MB/s during copy up: %3.1f\n" .LC4: .string "\t MB/s during copy down: %3.1f\n" .LC5: .string "Time using cudaHostAlloc: %3.1f ms\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2030: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 movl $1, %esi movl $10485760, %edi leaq .LC5(%rip), %r12 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 leaq .LC3(%rip), %rbp pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 leaq .LC0(%rip), %rbx subq $16, %rsp .cfi_def_cfa_offset 48 call _Z16cuda_malloc_testib movq %rbx, %rsi movl $2, %edi movb $1, %al movaps %xmm0, %xmm1 cvtss2sd %xmm0, %xmm0 movss %xmm1, 12(%rsp) call __printf_chk@PLT movss 12(%rsp), %xmm1 movq %rbp, %rsi movb $1, %al movss .LC2(%rip), %xmm0 divss .LC1(%rip), %xmm1 movl $2, %edi divss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT xorl %esi, %esi movl $10485760, %edi call _Z16cuda_malloc_testib movq %rbx, %rsi movl $2, %edi movb $1, %al movaps %xmm0, %xmm1 cvtss2sd %xmm0, %xmm0 leaq .LC4(%rip), %rbx movss %xmm1, 12(%rsp) call __printf_chk@PLT movss 12(%rsp), %xmm1 movq %rbx, %rsi movb $1, %al movss .LC2(%rip), %xmm0 divss .LC1(%rip), %xmm1 movl $2, %edi divss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT movl $1, %esi movl $10485760, %edi call _Z20cuda_host_alloc_testib movq %r12, %rsi movl $2, %edi movb $1, %al movaps %xmm0, %xmm1 cvtss2sd %xmm0, %xmm0 movss %xmm1, 12(%rsp) call __printf_chk@PLT movss 12(%rsp), %xmm1 movq %rbp, %rsi movb $1, %al movss .LC2(%rip), %xmm0 divss .LC1(%rip), %xmm1 movl $2, %edi divss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT xorl %esi, %esi movl $10485760, %edi call _Z20cuda_host_alloc_testib movq %r12, %rsi movl $2, %edi movb $1, %al movaps %xmm0, %xmm1 cvtss2sd %xmm0, %xmm0 movss %xmm1, 12(%rsp) call __printf_chk@PLT movss 12(%rsp), %xmm1 movq %rbx, %rsi movb $1, %al movss .LC2(%rip), %xmm0 divss .LC1(%rip), %xmm1 movl $2, %edi divss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT addq $16, %rsp .cfi_def_cfa_offset 32 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2030: .size main, .-main .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2056: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT movq %rax, %rdi movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2056: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC1: .long 1148846080 .align 4 .LC2: .long 1165623296 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89
// CUDA by Example // Ch10: page-locked (pinned) host memory #include <stdio.h> #include <stdlib.h> #include <hip/hip_runtime.h> static void HandleError(hipError_t err, const char *file, int line) { if (err != hipSuccess) { printf("%s in %s at line %d\n", hipGetErrorString(err), file, line); exit(EXIT_FAILURE); } } #define HANDLE_ERROR( err ) (HandleError( err, __FILE__, __LINE__ )) #define SIZE (10*1024*1024) float cuda_malloc_test(int size, bool up) { hipEvent_t start, stop; int *a, *d_a; float d_t; hipEventCreate(&start); hipEventCreate(&stop); a = (int*)malloc(size*sizeof(*a)); hipMalloc(&d_a, size * sizeof(*a)); hipEventRecord(start, 0); for (int i = 0; i < 100; i++) { if (up) { hipMemcpy(d_a, a, size * sizeof(*a), hipMemcpyHostToDevice); } else { hipMemcpy(a, d_a, size * sizeof(*a), hipMemcpyDeviceToHost); } } hipEventRecord(stop, 0); hipEventSynchronize(stop); hipEventElapsedTime(&d_t, start, stop); hipEventDestroy(start); hipEventDestroy(stop); free(a); hipFree(d_a); return d_t; } float cuda_host_alloc_test(int size, bool up) { hipEvent_t start, stop; int *a, *d_a; float d_t; hipEventCreate(&start); hipEventCreate(&stop); hipHostAlloc(&a, size*sizeof(*a), hipHostMallocDefault); hipMalloc(&d_a, size*sizeof(*a)); hipEventRecord(start, 0); for (int i = 0; i < 100; i++) { if (up) { hipMemcpy(d_a, a, size * sizeof(*a), hipMemcpyHostToDevice); } else { hipMemcpy(a, d_a, size * sizeof(*a), hipMemcpyDeviceToHost); } } hipEventRecord(stop, 0); hipEventSynchronize(stop); hipEventElapsedTime(&d_t, start, stop); hipEventDestroy(start); hipEventDestroy(stop); hipHostFree(a); hipFree(d_a); return d_t; } int main() { float elapsedTime; float MB = (float)100 * SIZE * sizeof(int) / 1024 / 1024; elapsedTime = cuda_malloc_test(SIZE, true); printf("Time using cudaMalloc: %3.1f ms\n", elapsedTime); printf("\t MB/s during copy up: %3.1f\n", MB/(elapsedTime/1000)); elapsedTime = cuda_malloc_test(SIZE, false); printf("Time using cudaMalloc: %3.1f ms\n", elapsedTime); printf("\t MB/s during copy down: %3.1f\n", MB / (elapsedTime / 1000)); elapsedTime = cuda_host_alloc_test(SIZE, true); printf("Time using cudaHostAlloc: %3.1f ms\n", elapsedTime); printf("\t MB/s during copy up: %3.1f\n", MB / (elapsedTime / 1000)); elapsedTime = cuda_host_alloc_test(SIZE, false); printf("Time using cudaHostAlloc: %3.1f ms\n", elapsedTime); printf("\t MB/s during copy down: %3.1f\n", MB / (elapsedTime / 1000)); return 0; }
.text .file "pinned_mem.hip" .globl _Z16cuda_malloc_testib # -- Begin function _Z16cuda_malloc_testib .type _Z16cuda_malloc_testib,@function _Z16cuda_malloc_testib: # @_Z16cuda_malloc_testib .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $40, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %esi, %ebp movl %edi, %ebx leaq 24(%rsp), %r15 movq %r15, %rdi callq hipEventCreate leaq 8(%rsp), %rdi callq hipEventCreate movslq %ebx, %r14 shlq $2, %r14 movq %r14, %rdi callq malloc movq %rax, %rbx leaq 16(%rsp), %rdi movq %r14, %rsi callq hipMalloc movq (%r15), %rdi xorl %esi, %esi callq hipEventRecord movl $100, %r15d .LBB0_1: # =>This Inner Loop Header: Depth=1 movq 16(%rsp), %rsi testb %bpl, %bpl je .LBB0_3 # %bb.2: # in Loop: Header=BB0_1 Depth=1 movq %rsi, %rdi movq %rbx, %rsi movq %r14, %rdx movl $1, %ecx jmp .LBB0_4 .LBB0_3: # in Loop: Header=BB0_1 Depth=1 movq %rbx, %rdi movq %r14, %rdx movl $2, %ecx .LBB0_4: # in Loop: Header=BB0_1 Depth=1 callq hipMemcpy decl %r15d jne .LBB0_1 # %bb.5: movq 8(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movq 8(%rsp), %rdi callq hipEventSynchronize movq 24(%rsp), %rsi movq 8(%rsp), %rdx leaq 36(%rsp), %r14 movq %r14, %rdi callq hipEventElapsedTime movq 24(%rsp), %rdi callq hipEventDestroy movq 8(%rsp), %rdi callq hipEventDestroy movq %rbx, %rdi callq free movq 16(%rsp), %rdi callq hipFree movss (%r14), %xmm0 # xmm0 = mem[0],zero,zero,zero addq $40, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z16cuda_malloc_testib, .Lfunc_end0-_Z16cuda_malloc_testib .cfi_endproc # -- End function .globl _Z20cuda_host_alloc_testib # -- Begin function _Z20cuda_host_alloc_testib .type _Z20cuda_host_alloc_testib,@function _Z20cuda_host_alloc_testib: # @_Z20cuda_host_alloc_testib .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $40, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %esi, %ebx movl %edi, %ebp leaq 24(%rsp), %r15 movq %r15, %rdi callq hipEventCreate movq %rsp, %rdi callq hipEventCreate movslq %ebp, %r14 shlq $2, %r14 leaq 16(%rsp), %rdi movq %r14, %rsi xorl %edx, %edx callq hipHostAlloc leaq 8(%rsp), %rdi movq %r14, %rsi callq hipMalloc movq (%r15), %rdi xorl %esi, %esi callq hipEventRecord movl $100, %ebp .LBB1_1: # =>This Inner Loop Header: Depth=1 testb %bl, %bl je .LBB1_3 # %bb.2: # in Loop: Header=BB1_1 Depth=1 movq 8(%rsp), %rdi movq 16(%rsp), %rsi movq %r14, %rdx movl $1, %ecx jmp .LBB1_4 .LBB1_3: # in Loop: Header=BB1_1 Depth=1 movq 16(%rsp), %rdi movq 8(%rsp), %rsi movq %r14, %rdx movl $2, %ecx .LBB1_4: # in Loop: Header=BB1_1 Depth=1 callq hipMemcpy decl %ebp jne .LBB1_1 # %bb.5: movq (%rsp), %rdi xorl %esi, %esi callq hipEventRecord movq (%rsp), %rdi callq hipEventSynchronize movq 24(%rsp), %rsi movq (%rsp), %rdx leaq 36(%rsp), %rbx movq %rbx, %rdi callq hipEventElapsedTime movq 24(%rsp), %rdi callq hipEventDestroy movq (%rsp), %rdi callq hipEventDestroy movq 16(%rsp), %rdi callq hipHostFree movq 8(%rsp), %rdi callq hipFree movss (%rbx), %xmm0 # xmm0 = mem[0],zero,zero,zero addq $40, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z20cuda_host_alloc_testib, .Lfunc_end1-_Z20cuda_host_alloc_testib .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function main .LCPI2_0: .long 0x447a0000 # float 1000 .LCPI2_1: .long 0x457a0000 # float 4000 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rax .cfi_def_cfa_offset 16 movl $10485760, %edi # imm = 0xA00000 movl $1, %esi callq _Z16cuda_malloc_testib movss %xmm0, 4(%rsp) # 4-byte Spill cvtss2sd %xmm0, %xmm0 movl $.L.str, %edi movb $1, %al callq printf movss 4(%rsp), %xmm1 # 4-byte Reload # xmm1 = mem[0],zero,zero,zero divss .LCPI2_0(%rip), %xmm1 movss .LCPI2_1(%rip), %xmm0 # xmm0 = mem[0],zero,zero,zero divss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 movl $.L.str.1, %edi movb $1, %al callq printf movl $10485760, %edi # imm = 0xA00000 xorl %esi, %esi callq _Z16cuda_malloc_testib movss %xmm0, 4(%rsp) # 4-byte Spill cvtss2sd %xmm0, %xmm0 movl $.L.str, %edi movb $1, %al callq printf movss 4(%rsp), %xmm1 # 4-byte Reload # xmm1 = mem[0],zero,zero,zero divss .LCPI2_0(%rip), %xmm1 movss .LCPI2_1(%rip), %xmm0 # xmm0 = mem[0],zero,zero,zero divss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 movl $.L.str.2, %edi movb $1, %al callq printf movl $10485760, %edi # imm = 0xA00000 movl $1, %esi callq _Z20cuda_host_alloc_testib movss %xmm0, 4(%rsp) # 4-byte Spill cvtss2sd %xmm0, %xmm0 movl $.L.str.3, %edi movb $1, %al callq printf movss 4(%rsp), %xmm1 # 4-byte Reload # xmm1 = mem[0],zero,zero,zero divss .LCPI2_0(%rip), %xmm1 movss .LCPI2_1(%rip), %xmm0 # xmm0 = mem[0],zero,zero,zero divss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 movl $.L.str.1, %edi movb $1, %al callq printf movl $10485760, %edi # imm = 0xA00000 xorl %esi, %esi callq _Z20cuda_host_alloc_testib movss %xmm0, 4(%rsp) # 4-byte Spill cvtss2sd %xmm0, %xmm0 movl $.L.str.3, %edi movb $1, %al callq printf movss 4(%rsp), %xmm1 # 4-byte Reload # xmm1 = mem[0],zero,zero,zero divss .LCPI2_0(%rip), %xmm1 movss .LCPI2_1(%rip), %xmm0 # xmm0 = mem[0],zero,zero,zero divss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 movl $.L.str.2, %edi movb $1, %al callq printf xorl %eax, %eax popq %rcx .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size main, .Lfunc_end2-main .cfi_endproc # -- End function .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "Time using cudaMalloc: %3.1f ms\n" .size .L.str, 33 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "\t MB/s during copy up: %3.1f\n" .size .L.str.1, 30 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "\t MB/s during copy down: %3.1f\n" .size .L.str.2, 32 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "Time using cudaHostAlloc: %3.1f ms\n" .size .L.str.3, 36 .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_
.text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .amdgpu_metadata --- amdhsa.kernels: [] amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
729a39a6538399340f96adc9e31f50a192f61c5e
extern "C" __global__ void add(int n, float *cRarr, float *cIarr, int *result) { int i = blockIdx.x * blockDim.x + threadIdx.x; if (i < n) { float cR = cRarr[i]; float cI = cIarr[i]; int n = 0; float x = 0; float y = 0; for(n = 0; (y*y) < 4 && n < 255; n++) { float xNew = (x * x) - (y * y) + cR; y = (2 * x * y) + cI; x = xNew; } result[i] = n; } }
.file "tmpxft_00248e71_00000000-6_Mandel.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z27__device_stub__Z3addiPfS_PiiPfS_Pi .type _Z27__device_stub__Z3addiPfS_PiiPfS_Pi, @function _Z27__device_stub__Z3addiPfS_PiiPfS_Pi: .LFB2032: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movl %edi, 28(%rsp) leaq 56(%rsp), %rdi movq %rsi, 16(%rsp) leaq 68(%rsp), %rsi movq %rdx, 8(%rsp) leaq 40(%rsp), %rdx movq %rcx, (%rsp) leaq 48(%rsp), %rcx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 28(%rsp), %rax movl $1, 64(%rsp) movq %rax, 104(%rsp) leaq 16(%rsp), %rax movq %rax, 112(%rsp) leaq 8(%rsp), %rax movq %rax, 120(%rsp) movq %rsp, %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq add(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L2: movq 136(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z27__device_stub__Z3addiPfS_PiiPfS_Pi, .-_Z27__device_stub__Z3addiPfS_PiiPfS_Pi .globl add .type add, @function add: .LFB2033: .cfi_startproc endbr64 jmp _Z27__device_stub__Z3addiPfS_PiiPfS_Pi .cfi_endproc .LFE2033: .size add, .-add .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "add" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq add(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : add .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0030*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x001fca00078e0203 */ /*0040*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x160], PT ; /* 0x0000580000007a0c */ /* 0x000fda0003f06270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ MOV R5, 0x4 ; /* 0x0000000400057802 */ /* 0x000fe20000000f00 */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0080*/ IMAD.WIDE R2, R0, R5, c[0x0][0x168] ; /* 0x00005a0000027625 */ /* 0x000fc800078e0205 */ /*0090*/ IMAD.WIDE R4, R0, R5, c[0x0][0x170] ; /* 0x00005c0000047625 */ /* 0x000fe400078e0205 */ /*00a0*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000168000c1e1900 */ /*00b0*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000162000c1e1900 */ /*00c0*/ BSSY B0, 0x1a0 ; /* 0x000000d000007945 */ /* 0x000fe20003800000 */ /*00d0*/ SHF.R.S32.HI R11, RZ, 0x1f, R0 ; /* 0x0000001fff0b7819 */ /* 0x000fe20000011400 */ /*00e0*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*00f0*/ CS2R R8, SRZ ; /* 0x0000000000087805 */ /* 0x000fcc000001ff00 */ /*0100*/ FADD R3, R8, R8 ; /* 0x0000000808037221 */ /* 0x001fe20000000000 */ /*0110*/ IADD3 R6, R6, 0x1, RZ ; /* 0x0000000106067810 */ /* 0x000fc60007ffe0ff */ /*0120*/ FFMA R9, R3, R9, R4 ; /* 0x0000000903097223 */ /* 0x020fe20000000004 */ /*0130*/ FFMA R3, R8, R8, -R7 ; /* 0x0000000808037223 */ /* 0x000fe20000000807 */ /*0140*/ ISETP.GE.U32.AND P0, PT, R6, 0xff, PT ; /* 0x000000ff0600780c */ /* 0x000fe40003f06070 */ /*0150*/ FMUL R7, R9, R9 ; /* 0x0000000909077220 */ /* 0x000fe20000400000 */ /*0160*/ FADD R8, R2, R3 ; /* 0x0000000302087221 */ /* 0x000fc80000000000 */ /*0170*/ FSETP.LT.AND P1, PT, R7, 4, PT ; /* 0x408000000700780b */ /* 0x000fda0003f21000 */ /*0180*/ @!P0 BRA P1, 0x100 ; /* 0xffffff7000008947 */ /* 0x000fea000083ffff */ /*0190*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*01a0*/ LEA R2, P0, R0, c[0x0][0x178], 0x2 ; /* 0x00005e0000027a11 */ /* 0x000fc800078010ff */ /*01b0*/ LEA.HI.X R3, R0, c[0x0][0x17c], R11, 0x2, P0 ; /* 0x00005f0000037a11 */ /* 0x000fca00000f140b */ /*01c0*/ STG.E [R2.64], R6 ; /* 0x0000000602007986 */ /* 0x000fe2000c101904 */ /*01d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*01e0*/ BRA 0x1e0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0200*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0210*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0220*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0230*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> extern "C" __global__ void add(int n, float *cRarr, float *cIarr, int *result) { int i = blockIdx.x * blockDim.x + threadIdx.x; if (i < n) { float cR = cRarr[i]; float cI = cIarr[i]; int n = 0; float x = 0; float y = 0; for(n = 0; (y*y) < 4 && n < 255; n++) { float xNew = (x * x) - (y * y) + cR; y = (2 * x * y) + cI; x = xNew; } result[i] = n; } }
.text .file "Mandel.hip" .globl __device_stub__add # -- Begin function __device_stub__add .type __device_stub__add,@function __device_stub__add: # @__device_stub__add .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 4(%rsp), %rax movl %edi, (%rax) leaq 40(%rsp), %rdi movq %rsi, (%rdi) leaq 32(%rsp), %rsi movq %rdx, (%rsi) leaq 24(%rsp), %rdx movq %rcx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $add, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size __device_stub__add, .Lfunc_end0-__device_stub__add .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $add, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type add,@object # @add .section .rodata,"a",@progbits .globl add .p2align 3, 0x0 add: .quad __device_stub__add .size add, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "add" .size .L__unnamed_1, 4 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __device_stub__add .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym add .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected add ; -- Begin function add .globl add .p2align 8 .type add,@function add: ; @add ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x2c s_load_b32 s3, s[0:1], 0x0 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] s_mov_b32 s2, exec_lo v_cmpx_gt_i32_e64 s3, v1 s_cbranch_execz .LBB0_4 ; %bb.1: s_load_b128 s[4:7], s[0:1], 0x8 v_ashrrev_i32_e32 v2, 31, v1 s_load_b64 s[0:1], s[0:1], 0x18 v_mov_b32_e32 v6, 0 s_mov_b32 s2, 0 s_mov_b32 s3, 0 v_lshlrev_b64 v[0:1], 2, v[1:2] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, s4, v0 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v1, vcc_lo v_add_co_u32 v4, vcc_lo, s6, v0 v_add_co_ci_u32_e32 v5, vcc_lo, s7, v1, vcc_lo global_load_b32 v2, v[2:3], off global_load_b32 v3, v[4:5], off v_dual_mov_b32 v4, 0 :: v_dual_mov_b32 v5, 0 .LBB0_2: ; =>This Inner Loop Header: Depth=1 v_add_f32_e32 v7, v6, v6 s_delay_alu instid0(VALU_DEP_2) v_fma_f32 v6, v6, v6, -v4 s_add_i32 s4, s3, 1 s_cmpk_gt_u32 s3, 0xfd s_cselect_b32 s3, -1, 0 s_waitcnt vmcnt(0) v_fma_f32 v5, v7, v5, v3 v_dual_add_f32 v6, v2, v6 :: v_dual_mov_b32 v7, s4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v4, v5, v5 v_cmp_ngt_f32_e32 vcc_lo, 4.0, v4 s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s3, exec_lo, s3 s_or_b32 s2, s3, s2 s_mov_b32 s3, s4 s_and_not1_b32 exec_lo, exec_lo, s2 s_cbranch_execnz .LBB0_2 ; %bb.3: s_or_b32 exec_lo, exec_lo, s2 v_add_co_u32 v0, vcc_lo, s0, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo global_store_b32 v[0:1], v7, off .LBB0_4: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel add .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 288 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 8 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size add, .Lfunc_end0-add ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 280 ; NumSgprs: 18 ; NumVgprs: 8 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 8 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 4 .value_kind: by_value - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 24 .size: 8 .value_kind: global_buffer - .offset: 32 .size: 4 .value_kind: hidden_block_count_x - .offset: 36 .size: 4 .value_kind: hidden_block_count_y - .offset: 40 .size: 4 .value_kind: hidden_block_count_z - .offset: 44 .size: 2 .value_kind: hidden_group_size_x - .offset: 46 .size: 2 .value_kind: hidden_group_size_y - .offset: 48 .size: 2 .value_kind: hidden_group_size_z - .offset: 50 .size: 2 .value_kind: hidden_remainder_x - .offset: 52 .size: 2 .value_kind: hidden_remainder_y - .offset: 54 .size: 2 .value_kind: hidden_remainder_z - .offset: 72 .size: 8 .value_kind: hidden_global_offset_x - .offset: 80 .size: 8 .value_kind: hidden_global_offset_y - .offset: 88 .size: 8 .value_kind: hidden_global_offset_z - .offset: 96 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 288 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: add .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: add.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 8 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
ce8238081a0e8ae8958b49ea3f580fb7c7b31717
#include <stdio.h> #include <stdlib.h> #include <assert.h> #include <iostream> #include <fstream> #include <time.h> #include <thrust/device_vector.h> #define BLOCK_SIZE 16 __global__ void MV(int *vec, int *mat, int *out, const int N, const int M){ int tid=threadIdx.x+blockIdx.x*blockDim.x; int sum=0; if(tid<M){ for(int i=0; i<N; i++) sum += vec[i]*mat[(i*M)+tid]; out[tid]=sum; } } int main(int argc, char const *argv[]) { // open the output file std::ofstream ofile; // customize output filename ofile.open("matrix_vector_gpu_5000_points_Tesla.csv"); // number of instances of data generated int NUM = 5000; // [1*n] * [n*m] for (int iterator = 0; iterator <= NUM; iterator++) { if (iterator % 10 == 0) std::cout << "iter: " << iterator << std::endl; int m, n; double d; n = rand() % 1024 + 1; m = rand() % 1024 + 1; int power = rand()%int((log2(double(m*n))+1)); // TODO ONLY CONSIDER SPARSE d = 1/pow(2,power); thrust::device_vector<int> den(m * n, 0); int *h_a, *h_b, *h_c; cudaMallocHost((void **) &h_a, sizeof(int) * n); cudaMallocHost((void **) &h_b, sizeof(int) * n * m); cudaMallocHost((void **) &h_c, sizeof(int) * m); // initialize vector A for (int i = 0; i < n; i++) h_a[i] = rand() % 1024 + 1; // initialize matrix B // if B is a sparse matrix if (d <= 0.5){ int count_b = m * n * d; for (int it = 0; it < count_b; it++){ // approximation int i = rand() % m; int j = rand() % n; h_b[i*n+j] = rand() % 1024 + 1; } } // if B is a dense matrix else{ for (int i = 0; i < m; i++){ for (int j = 0; j < n; j++){ h_b[i*n+j] = rand() % 1024 + 1; } } } // Allocate memory space on the device int *d_a, *d_b, *d_c; cudaMalloc((void **) &d_a, sizeof(int) * n); cudaMalloc((void **) &d_b, sizeof(int) * n * m); cudaMalloc((void **) &d_c, sizeof(int) * m); // copy matrix A and B from host to device memory cudaMemcpy(d_a, h_a, sizeof(int) * n, cudaMemcpyHostToDevice); cudaMemcpy(d_b, h_b, sizeof(int) * n * m, cudaMemcpyHostToDevice); float gpu_elapsed_time_ms; cudaEvent_t start, stop; cudaEventCreate(&start); cudaEventCreate(&stop); cudaEventRecord(start, 0); // launch kernel MV <<< m / 256 + 1, 256 >>> (d_a, d_b, d_c, n, m); cudaMemcpy(h_c, d_c, sizeof(int) * m, cudaMemcpyDeviceToHost); cudaEventRecord(stop, 0); cudaEventSynchronize(stop); cudaEventElapsedTime(&gpu_elapsed_time_ms, start, stop); int c = m*n; ofile << gpu_elapsed_time_ms / 1000; ofile << "," << m << "," << n << "," << d << "," << c << ",\n"; cudaFree(d_a); cudaFree(d_b); cudaFree(d_c); cudaFreeHost(h_a); cudaFreeHost(h_b); cudaFreeHost(h_c); } ofile.close(); return 0; }
.file "tmpxft_0020841e_00000000-6_MV_G_global.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .section .text._ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi .type _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi, @function _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi: .LFB8355: .cfi_startproc endbr64 movq %rdi, %rdx movl %esi, %eax ret .cfi_endproc .LFE8355: .size _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi, .-_ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi .section .text._ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .type _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi, @function _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi: .LFB8357: .cfi_startproc endbr64 xorl %eax, %eax cmpq %rdi, 8(%rsi) jne .L2 cmpl %edx, (%rsi) sete %al .L2: ret .cfi_endproc .LFE8357: .size _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi, .-_ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv.str1.1,"aMS",@progbits,1 .LC1: .string "generic" .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv .type _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv: .LFB8367: .cfi_startproc endbr64 leaq .LC1(%rip), %rax ret .cfi_endproc .LFE8367: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv.str1.1,"aMS",@progbits,1 .LC2: .string "system" .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv .type _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv: .LFB8372: .cfi_startproc endbr64 leaq .LC2(%rip), %rax ret .cfi_endproc .LFE8372: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev: .LFB8377: .cfi_startproc endbr64 ret .cfi_endproc .LFE8377: .size _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD1Ev,_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev: .LFB8382: .cfi_startproc endbr64 ret .cfi_endproc .LFE8382: .size _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD1Ev,_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev .section .text._ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .type _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE, @function _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE: .LFB8356: .cfi_startproc endbr64 movq (%rdi), %rax pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdx, %rbx call *24(%rax) movq %rdx, %rcx xorl %edx, %edx cmpq %rcx, 8(%rbx) jne .L11 cmpl %eax, (%rbx) sete %dl .L11: movl %edx, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8356: .size _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE, .-_ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv.str1.1,"aMS",@progbits,1 .LC3: .string "cuda" .section .text._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv .type _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv, @function _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv: .LFB8432: .cfi_startproc endbr64 leaq .LC3(%rip), %rax ret .cfi_endproc .LFE8432: .size _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv, .-_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv .section .text._ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev: .LFB8437: .cfi_startproc endbr64 ret .cfi_endproc .LFE8437: .size _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD1Ev,_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev .text .type nvtxDomainRangePop, @function nvtxDomainRangePop: .LFB8589: .cfi_startproc movq 424+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L18 jmp *%rax .L18: movl $-2, %eax ret .cfi_endproc .LFE8589: .size nvtxDomainRangePop, .-nvtxDomainRangePop .section .text.nvtxEtiGetModuleFunctionTable_v3,"axG",@progbits,nvtxEtiGetModuleFunctionTable_v3,comdat .weak nvtxEtiGetModuleFunctionTable_v3 .hidden nvtxEtiGetModuleFunctionTable_v3 .type nvtxEtiGetModuleFunctionTable_v3, @function nvtxEtiGetModuleFunctionTable_v3: .LFB8600: .cfi_startproc endbr64 decl %edi xorl %eax, %eax cmpl $5, %edi ja .L19 leaq .L22(%rip), %rcx movslq (%rcx,%rdi,4), %rax addq %rcx, %rax notrack jmp *%rax .section .rodata.nvtxEtiGetModuleFunctionTable_v3,"aG",@progbits,nvtxEtiGetModuleFunctionTable_v3,comdat .align 4 .align 4 .L22: .long .L27-.L22 .long .L32-.L22 .long .L25-.L22 .long .L24-.L22 .long .L23-.L22 .long .L21-.L22 .section .text.nvtxEtiGetModuleFunctionTable_v3,"axG",@progbits,nvtxEtiGetModuleFunctionTable_v3,comdat .L27: leaq 560+nvtxGlobals_v3(%rip), %rcx jmp .L36 .L25: leaq 776+nvtxGlobals_v3(%rip), %rcx movl $128, %eax jmp .L26 .L24: leaq 904+nvtxGlobals_v3(%rip), %rcx jmp .L37 .L23: leaq 968+nvtxGlobals_v3(%rip), %rcx .L36: movl $136, %eax jmp .L26 .L21: leaq 1104+nvtxGlobals_v3(%rip), %rcx .L37: movl $64, %eax jmp .L26 .L32: leaq 696+nvtxGlobals_v3(%rip), %rcx movl $80, %eax .L26: testq %rdx, %rdx je .L28 shrl $3, %eax decl %eax movl %eax, (%rdx) .L28: testq %rsi, %rsi jne .L29 .L30: movl $1, %eax ret .L29: movq %rcx, (%rsi) jmp .L30 .L19: ret .cfi_endproc .LFE8600: .size nvtxEtiGetModuleFunctionTable_v3, .-nvtxEtiGetModuleFunctionTable_v3 .section .text.nvtxGetExportTable_v3,"axG",@progbits,nvtxGetExportTable_v3,comdat .weak nvtxGetExportTable_v3 .hidden nvtxGetExportTable_v3 .type nvtxGetExportTable_v3, @function nvtxGetExportTable_v3: .LFB8601: .cfi_startproc endbr64 leaq 8+nvtxGlobals_v3(%rip), %rax cmpl $1, %edi je .L38 cmpl $3, %edi leaq 16(%rax), %rax movl $0, %edx cmovne %rdx, %rax .L38: ret .cfi_endproc .LFE8601: .size nvtxGetExportTable_v3, .-nvtxGetExportTable_v3 .section .text.nvtxEtiSetInjectionNvtxVersion_v3,"axG",@progbits,nvtxEtiSetInjectionNvtxVersion_v3,comdat .weak nvtxEtiSetInjectionNvtxVersion_v3 .hidden nvtxEtiSetInjectionNvtxVersion_v3 .type nvtxEtiSetInjectionNvtxVersion_v3, @function nvtxEtiSetInjectionNvtxVersion_v3: .LFB8602: .cfi_startproc endbr64 ret .cfi_endproc .LFE8602: .size nvtxEtiSetInjectionNvtxVersion_v3, .-nvtxEtiSetInjectionNvtxVersion_v3 .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv .type _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv: .LFB9672: .cfi_startproc endbr64 movq 8(%rdi), %rax ret .cfi_endproc .LFE9672: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv .section .text._ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev .type _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev, @function _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev: .LFB12290: .cfi_startproc endbr64 ret .cfi_endproc .LFE12290: .size _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev, .-_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev .weak _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED1Ev .set _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED1Ev,_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev .type _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev: .LFB12355: .cfi_startproc endbr64 ret .cfi_endproc .LFE12355: .size _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED1Ev .set _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED1Ev,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev .section .text._ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_ .type _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_, @function _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_: .LFB12509: .cfi_startproc endbr64 cmpq %rdi, %rsi sete %al ret .cfi_endproc .LFE12509: .size _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_, .-_ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_ .section .text._ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_ .type _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_, @function _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_: .LFB12510: .cfi_startproc endbr64 cmpq %rdi, %rsi sete %al ret .cfi_endproc .LFE12510: .size _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_, .-_ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_ .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev: .LFB8379: .cfi_startproc endbr64 movl $8, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE8379: .size _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev: .LFB8384: .cfi_startproc endbr64 movl $8, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE8384: .size _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev: .LFB8439: .cfi_startproc endbr64 movl $8, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE8439: .size _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev .type _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev, @function _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev: .LFB12292: .cfi_startproc endbr64 movl $16, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE12292: .size _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev, .-_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev .type _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev: .LFB12357: .cfi_startproc endbr64 movl $8, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE12357: .size _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev .section .text._ZN4cuda3__410cuda_errorD2Ev,"axG",@progbits,_ZN4cuda3__410cuda_errorD5Ev,comdat .align 2 .weak _ZN4cuda3__410cuda_errorD2Ev .type _ZN4cuda3__410cuda_errorD2Ev, @function _ZN4cuda3__410cuda_errorD2Ev: .LFB6884: .cfi_startproc endbr64 leaq 16+_ZTVN4cuda3__410cuda_errorE(%rip), %rax movq %rax, (%rdi) jmp _ZNSt13runtime_errorD2Ev@PLT .cfi_endproc .LFE6884: .size _ZN4cuda3__410cuda_errorD2Ev, .-_ZN4cuda3__410cuda_errorD2Ev .weak _ZN4cuda3__410cuda_errorD1Ev .set _ZN4cuda3__410cuda_errorD1Ev,_ZN4cuda3__410cuda_errorD2Ev .section .text._ZN4cuda3__410cuda_errorD0Ev,"axG",@progbits,_ZN4cuda3__410cuda_errorD5Ev,comdat .align 2 .weak _ZN4cuda3__410cuda_errorD0Ev .type _ZN4cuda3__410cuda_errorD0Ev, @function _ZN4cuda3__410cuda_errorD0Ev: .LFB6886: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call _ZN4cuda3__410cuda_errorD1Ev movq 8(%rsp), %rdi movl $16, %esi addq $24, %rsp .cfi_def_cfa_offset 8 jmp _ZdlPvm@PLT .cfi_endproc .LFE6886: .size _ZN4cuda3__410cuda_errorD0Ev, .-_ZN4cuda3__410cuda_errorD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system12system_errorD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev: .LFB8441: .cfi_startproc endbr64 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE(%rip), %rax pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx leaq 32(%rdi), %rdi movq %rax, -32(%rdi) call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZNSt13runtime_errorD2Ev@PLT .cfi_endproc .LFE8441: .size _ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev,_ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system12system_errorD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev: .LFB8443: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev movq 8(%rsp), %rdi movl $64, %esi addq $24, %rsp .cfi_def_cfa_offset 8 jmp _ZdlPvm@PLT .cfi_endproc .LFE8443: .size _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev: .LFB9669: .cfi_startproc endbr64 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE(%rip), %rax pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx leaq 8(%rdi), %rdi movq %rax, -8(%rdi) call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZNSt9bad_allocD2Ev@PLT .cfi_endproc .LFE9669: .size _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev: .LFB9671: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev movq 8(%rsp), %rdi movl $40, %esi addq $24, %rsp .cfi_def_cfa_offset 8 jmp _ZdlPvm@PLT .cfi_endproc .LFE9671: .size _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev .text .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB11303: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE11303: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv.str1.1,"aMS",@progbits,1 .LC4: .string ": " .LC5: .string "basic_string::append" .section .text._ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv .type _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv, @function _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv: .LFB8464: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA8464 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movq %rdi, %rbx subq $56, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax cmpq $0, 40(%rdi) jne .L68 call _ZNKSt13runtime_error4whatEv@PLT leaq 32(%rbx), %r13 movq %rax, %rdi movq %rax, %rbp call strlen@PLT movq 40(%rbx), %rdx movq %rbp, %rcx xorl %esi, %esi movq %rax, %r8 movq %r13, %rdi .LEHB0: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm@PLT cmpl $0, 16(%rbx) je .L68 cmpq $0, 40(%rbx) jne .L70 .L72: movq 24(%rbx), %rsi leaq 8(%rsp), %r12 movl 16(%rbx), %edx movq %r12, %rdi movq (%rsi), %rax call *48(%rax) jmp .L84 .L70: leaq .LC4(%rip), %rsi movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc@PLT .LEHE0: jmp .L72 .L84: movq 16(%rsp), %rdx movq 8(%rsp), %rsi movabsq $4611686018427387903, %rax subq 40(%rbx), %rax cmpq %rdx, %rax jnb .L73 movq 40(%rsp), %rax subq %fs:40, %rax jne .L83 leaq .LC5(%rip), %rdi .LEHB1: call _ZSt20__throw_length_errorPKc@PLT .L73: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm@PLT .LEHE1: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT .L68: movq 32(%rbx), %rbx jmp .L66 .L80: endbr64 movq %rax, %rbp .L75: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbp, %rdi jmp .L76 .L79: endbr64 movq %rax, %rdi .L76: call __cxa_begin_catch@PLT movq %rbx, %rdi call _ZNKSt13runtime_error4whatEv@PLT movq %rax, %rbx call __cxa_end_catch@PLT .L66: movq 40(%rsp), %rax subq %fs:40, %rax je .L78 .L83: call __stack_chk_fail@PLT .L78: addq $56, %rsp .cfi_def_cfa_offset 40 movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8464: .globl __gxx_personality_v0 .section .gcc_except_table._ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,"aG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,comdat .align 4 .LLSDA8464: .byte 0xff .byte 0x9b .uleb128 .LLSDATT8464-.LLSDATTD8464 .LLSDATTD8464: .byte 0x1 .uleb128 .LLSDACSE8464-.LLSDACSB8464 .LLSDACSB8464: .uleb128 .LEHB0-.LFB8464 .uleb128 .LEHE0-.LEHB0 .uleb128 .L79-.LFB8464 .uleb128 0x1 .uleb128 .LEHB1-.LFB8464 .uleb128 .LEHE1-.LEHB1 .uleb128 .L80-.LFB8464 .uleb128 0x3 .LLSDACSE8464: .byte 0x1 .byte 0 .byte 0 .byte 0x7d .align 4 .long 0 .LLSDATT8464: .section .text._ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,comdat .size _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv, .-_ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv .section .text._ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv,"axG",@progbits,_ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv,comdat .weak _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv .hidden _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv .type _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv, @function _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv: .LFB11731: .cfi_startproc endbr64 subq $88, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 72(%rsp) movabsq $4294967297, %rax leaq 8(%rsp), %rcx movq %rsp, %rdx leaq 28(%rsp), %rsi leaq 16(%rsp), %rdi movl $1, 24(%rsp) movl $1, 36(%rsp) movq %rax, 16(%rsp) movq %rax, 28(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L85 pushq 8(%rsp) .cfi_def_cfa_offset 104 leaq _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv(%rip), %rdi pushq 8(%rsp) .cfi_def_cfa_offset 112 movq 44(%rsp), %rcx movl 52(%rsp), %r8d movq 32(%rsp), %rsi movl 40(%rsp), %edx leaq 80(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 104 popq %rdx .cfi_def_cfa_offset 96 .L85: movq 72(%rsp), %rax subq %fs:40, %rax je .L87 call __stack_chk_fail@PLT .L87: addq $88, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11731: .size _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv, .-_ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv .section .text._ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIiEEiEEEEvT0_T1_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIiEEiEEEEvT0_T1_,comdat .weak _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIiEEiEEEEvT0_T1_ .hidden _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIiEEiEEEEvT0_T1_ .type _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIiEEiEEEEvT0_T1_, @function _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIiEEiEEEEvT0_T1_: .LFB11826: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rsi, (%rsp) leaq 32(%rsp), %rcx leaq 52(%rsp), %rsi movq %rdx, 8(%rsp) leaq 24(%rsp), %rdx movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 16(%rsp), %rax movq %rdi, 16(%rsp) leaq 40(%rsp), %rdi movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movl $1, 48(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L89 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIiEEiEEEEvT0_T1_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L89: movq 104(%rsp), %rax subq %fs:40, %rax je .L91 call __stack_chk_fail@PLT .L91: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11826: .size _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIiEEiEEEEvT0_T1_, .-_ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIiEEiEEEEvT0_T1_ .section .rodata._ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc.str1.1,"aMS",@progbits,1 .LC6: .string "cudaError %d: %s" .section .text.unlikely._ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,"axG",@progbits,_ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,comdat .weak _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .hidden _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .type _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc, @function _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc: .LFB6882: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA6882 endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $288, %rsp .cfi_def_cfa_offset 320 movl %edi, 12(%rsp) movl $16, %edi leaq 24(%rsp), %r12 movq %fs:40, %rax movq %rax, 280(%rsp) xorl %eax, %eax call __cxa_allocate_exception@PLT leaq 24(%rsp), %rdi movl $64, %ecx leaq .LC6(%rip), %r8 movq %rax, %rbx xorl %eax, %eax movl $256, %esi rep stosl pushq %rdx .cfi_def_cfa_offset 328 movl $256, %ecx movl $2, %edx pushq %rbp .cfi_def_cfa_offset 336 movl 28(%rsp), %r9d movq %r12, %rdi call __snprintf_chk@PLT popq %rcx .cfi_def_cfa_offset 328 movq %rbx, %rdi popq %rsi .cfi_def_cfa_offset 320 movq %r12, %rsi call _ZNSt13runtime_errorC2EPKc@PLT leaq 16+_ZTVN4cuda3__410cuda_errorE(%rip), %rax movq %rax, (%rbx) movq 280(%rsp), %rax subq %fs:40, %rax je .L94 call __stack_chk_fail@PLT .L94: leaq _ZN4cuda3__410cuda_errorD1Ev(%rip), %rdx leaq _ZTIN4cuda3__410cuda_errorE(%rip), %rsi movq %rbx, %rdi .LEHB2: call __cxa_throw@PLT .LEHE2: .cfi_endproc .LFE6882: .section .gcc_except_table._ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,"aG",@progbits,_ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,comdat .LLSDA6882: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE6882-.LLSDACSB6882 .LLSDACSB6882: .uleb128 .LEHB2-.LFB6882 .uleb128 .LEHE2-.LEHB2 .uleb128 0 .uleb128 0 .LLSDACSE6882: .section .text.unlikely._ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,"axG",@progbits,_ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,comdat .size _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc, .-_ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .section .rodata._ZN4cuda3__423__ensure_current_deviceD2Ev.str1.1,"aMS",@progbits,1 .LC7: .string "Failed to set device" .section .text._ZN4cuda3__423__ensure_current_deviceD2Ev,"axG",@progbits,_ZN4cuda3__423__ensure_current_deviceD5Ev,comdat .align 2 .weak _ZN4cuda3__423__ensure_current_deviceD2Ev .type _ZN4cuda3__423__ensure_current_deviceD2Ev, @function _ZN4cuda3__423__ensure_current_deviceD2Ev: .LFB6891: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA6891 endbr64 movl 4(%rdi), %eax cmpl (%rdi), %eax je .L103 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl %eax, %edi call cudaSetDevice@PLT movl %eax, %ebx testl %eax, %eax je .L97 call cudaGetLastError@PLT leaq .LC7(%rip), %rsi movl %ebx, %edi call _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .L97: popq %rbx .cfi_def_cfa_offset 8 ret .L103: .cfi_restore 3 ret .cfi_endproc .LFE6891: .section .gcc_except_table._ZN4cuda3__423__ensure_current_deviceD2Ev,"aG",@progbits,_ZN4cuda3__423__ensure_current_deviceD5Ev,comdat .LLSDA6891: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE6891-.LLSDACSB6891 .LLSDACSB6891: .LLSDACSE6891: .section .text._ZN4cuda3__423__ensure_current_deviceD2Ev,"axG",@progbits,_ZN4cuda3__423__ensure_current_deviceD5Ev,comdat .size _ZN4cuda3__423__ensure_current_deviceD2Ev, .-_ZN4cuda3__423__ensure_current_deviceD2Ev .weak _ZN4cuda3__423__ensure_current_deviceD1Ev .set _ZN4cuda3__423__ensure_current_deviceD1Ev,_ZN4cuda3__423__ensure_current_deviceD2Ev .section .text._ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st,"axG",@progbits,_ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st,comdat .weak _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st .type _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st, @function _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st: .LFB7128: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 call cudaStreamSynchronize@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L109 testl %eax, %eax jne .L106 .L109: movl %ebx, %eax .L106: popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE7128: .size _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st, .-_ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st .section .text._ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv,comdat .weak _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv .type _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv, @function _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv: .LFB8375: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 leaq _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result(%rip), %rbx pushq %rcx .cfi_def_cfa_offset 32 movb _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result(%rip), %al testb %al, %al jne .L116 leaq _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L116 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE(%rip), %rax leaq _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD1Ev(%rip), %rdi movq %rbx, %rsi leaq __dso_handle(%rip), %rdx movq %rax, _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result(%rip) call __cxa_atexit@PLT movq %rbp, %rdi call __cxa_guard_release@PLT .L116: movq %rbx, %rax popq %rdx .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8375: .size _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv, .-_ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei .type _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei: .LFB8373: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx subq $32, %rsp .cfi_def_cfa_offset 48 movl %edx, 12(%rsp) movq %fs:40, %rax movq %rax, 24(%rsp) xorl %eax, %eax call _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv movl 12(%rsp), %edx movq %rbx, %rdi movq %rax, %rsi movq (%rax), %rax call *48(%rax) movq 24(%rsp), %rax subq %fs:40, %rax je .L123 call __stack_chk_fail@PLT .L123: addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8373: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei .section .text._ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv,comdat .weak _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv .type _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv, @function _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv: .LFB8380: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 leaq _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result(%rip), %rbx pushq %rcx .cfi_def_cfa_offset 32 movb _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result(%rip), %al testb %al, %al jne .L127 leaq _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L127 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE(%rip), %rax leaq _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD1Ev(%rip), %rdi movq %rbx, %rsi leaq __dso_handle(%rip), %rdx movq %rax, _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result(%rip) call __cxa_atexit@PLT movq %rbp, %rdi call __cxa_guard_release@PLT .L127: movq %rbx, %rax popq %rdx .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8380: .size _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv, .-_ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv .section .text._ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE,comdat .weak _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE .type _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE, @function _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE: .LFB8425: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl %edi, %ebx call _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv movq %rax, %rdx movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8425: .size _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE, .-_ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi .type _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi: .LFB8374: .cfi_startproc endbr64 leal -9901(%rsi), %eax pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl %esi, %ebx cmpl $78, %eax ja .L136 leaq .L138(%rip), %rdx movslq (%rdx,%rax,4), %rax addq %rdx, %rax notrack jmp *%rax .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,"aG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,comdat .align 4 .align 4 .L138: .long .L215-.L138 .long .L214-.L138 .long .L213-.L138 .long .L212-.L138 .long .L211-.L138 .long .L210-.L138 .long .L209-.L138 .long .L208-.L138 .long .L207-.L138 .long .L206-.L138 .long .L205-.L138 .long .L204-.L138 .long .L203-.L138 .long .L202-.L138 .long .L201-.L138 .long .L200-.L138 .long .L199-.L138 .long .L198-.L138 .long .L197-.L138 .long .L196-.L138 .long .L195-.L138 .long .L194-.L138 .long .L193-.L138 .long .L192-.L138 .long .L191-.L138 .long .L190-.L138 .long .L189-.L138 .long .L188-.L138 .long .L187-.L138 .long .L186-.L138 .long .L185-.L138 .long .L184-.L138 .long .L183-.L138 .long .L182-.L138 .long .L181-.L138 .long .L180-.L138 .long .L136-.L138 .long .L179-.L138 .long .L178-.L138 .long .L177-.L138 .long .L176-.L138 .long .L175-.L138 .long .L174-.L138 .long .L173-.L138 .long .L172-.L138 .long .L171-.L138 .long .L170-.L138 .long .L169-.L138 .long .L168-.L138 .long .L167-.L138 .long .L166-.L138 .long .L165-.L138 .long .L164-.L138 .long .L163-.L138 .long .L162-.L138 .long .L161-.L138 .long .L160-.L138 .long .L159-.L138 .long .L158-.L138 .long .L157-.L138 .long .L156-.L138 .long .L155-.L138 .long .L154-.L138 .long .L153-.L138 .long .L152-.L138 .long .L151-.L138 .long .L150-.L138 .long .L149-.L138 .long .L148-.L138 .long .L147-.L138 .long .L146-.L138 .long .L145-.L138 .long .L144-.L138 .long .L143-.L138 .long .L142-.L138 .long .L141-.L138 .long .L140-.L138 .long .L139-.L138 .long .L137-.L138 .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,comdat .L215: movl $9901, %edi jmp .L217 .L214: movl $9902, %edi jmp .L217 .L213: movl $9903, %edi jmp .L217 .L212: movl $9904, %edi jmp .L217 .L171: movl $9946, %edi jmp .L217 .L170: movl $9947, %edi jmp .L217 .L169: movl $9948, %edi jmp .L217 .L168: movl $9949, %edi jmp .L217 .L211: movl $9905, %edi jmp .L217 .L167: movl $9950, %edi jmp .L217 .L210: movl $9906, %edi jmp .L217 .L209: movl $9907, %edi jmp .L217 .L208: movl $9908, %edi jmp .L217 .L207: movl $9909, %edi jmp .L217 .L166: movl $9951, %edi jmp .L217 .L206: movl $9910, %edi jmp .L217 .L165: movl $9952, %edi jmp .L217 .L164: movl $9953, %edi jmp .L217 .L163: movl $9954, %edi jmp .L217 .L162: movl $9955, %edi jmp .L217 .L161: movl $9956, %edi jmp .L217 .L160: movl $9957, %edi jmp .L217 .L175: movl $9942, %edi jmp .L217 .L205: movl $9911, %edi jmp .L217 .L204: movl $9912, %edi jmp .L217 .L172: movl $9945, %edi jmp .L217 .L159: movl $9958, %edi jmp .L217 .L158: movl $9959, %edi jmp .L217 .L174: movl $9943, %edi jmp .L217 .L157: movl $9960, %edi jmp .L217 .L156: movl $9961, %edi jmp .L217 .L155: movl $9962, %edi jmp .L217 .L203: movl $9913, %edi jmp .L217 .L202: movl $9914, %edi jmp .L217 .L201: movl $9915, %edi jmp .L217 .L200: movl $9916, %edi jmp .L217 .L199: movl $9917, %edi jmp .L217 .L154: movl $9963, %edi jmp .L217 .L198: movl $9918, %edi jmp .L217 .L153: movl $9964, %edi jmp .L217 .L197: movl $9919, %edi jmp .L217 .L196: movl $9920, %edi jmp .L217 .L195: movl $9921, %edi jmp .L217 .L152: movl $9965, %edi jmp .L217 .L194: movl $9922, %edi jmp .L217 .L151: movl $9966, %edi jmp .L217 .L150: movl $9967, %edi jmp .L217 .L149: movl $9968, %edi jmp .L217 .L148: movl $9969, %edi jmp .L217 .L147: movl $9970, %edi jmp .L217 .L193: movl $9923, %edi jmp .L217 .L192: movl $9924, %edi jmp .L217 .L191: movl $9925, %edi jmp .L217 .L146: movl $9971, %edi jmp .L217 .L190: movl $9926, %edi jmp .L217 .L189: movl $9927, %edi jmp .L217 .L188: movl $9928, %edi jmp .L217 .L145: movl $9972, %edi jmp .L217 .L187: movl $9929, %edi jmp .L217 .L186: movl $9930, %edi jmp .L217 .L185: movl $9931, %edi jmp .L217 .L144: movl $9973, %edi jmp .L217 .L184: movl $9932, %edi jmp .L217 .L183: movl $9933, %edi jmp .L217 .L143: movl $9974, %edi jmp .L217 .L142: movl $9975, %edi jmp .L217 .L141: movl $9976, %edi jmp .L217 .L173: movl $9944, %edi jmp .L217 .L182: movl $9934, %edi jmp .L217 .L181: movl $9935, %edi jmp .L217 .L180: movl $9936, %edi jmp .L217 .L179: movl $9938, %edi jmp .L217 .L140: movl $9977, %edi jmp .L217 .L139: movl $9978, %edi jmp .L217 .L137: movl $9979, %edi jmp .L217 .L178: movl $9939, %edi jmp .L217 .L177: movl $9940, %edi jmp .L217 .L176: movl $9941, %edi .L217: popq %rbx .cfi_remember_state .cfi_def_cfa_offset 8 jmp _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE .L136: .cfi_restore_state call _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv movq %rax, %rdx movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8374: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi .section .text._ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv,comdat .weak _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv .type _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv, @function _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv: .LFB8435: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 leaq _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result(%rip), %rbx pushq %rcx .cfi_def_cfa_offset 32 movb _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result(%rip), %al testb %al, %al jne .L220 leaq _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L220 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE(%rip), %rax leaq _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD1Ev(%rip), %rdi movq %rbx, %rsi leaq __dso_handle(%rip), %rdx movq %rax, _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result(%rip) call __cxa_atexit@PLT movq %rbp, %rdi call __cxa_guard_release@PLT .L220: movq %rbx, %rax popq %rdx .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8435: .size _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv, .-_ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv .section .text._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi .type _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi, @function _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi: .LFB8434: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl %esi, %ebx cmpl $998, %esi jg .L227 call _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv movq %rax, %rdx movl %ebx, %eax popq %rbx .cfi_remember_state .cfi_def_cfa_offset 8 ret .L227: .cfi_restore_state call _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv movl %ebx, %esi popq %rbx .cfi_def_cfa_offset 8 movq %rax, %rdi movq (%rax), %rax movq 24(%rax), %rax jmp *%rax .cfi_endproc .LFE8434: .size _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi, .-_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,comdat .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc: .LFB8479: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA8479 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 movq %rsi, %r13 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movl %edi, %ebp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 pushq %rcx .cfi_def_cfa_offset 48 .LEHB3: call cudaGetLastError@PLT .LEHE3: testl %ebp, %ebp je .L231 movl $64, %edi call __cxa_allocate_exception@PLT movq %rax, %rbx call _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv movq %r13, %rsi movq %rbx, %rdi movq %rax, %r12 .LEHB4: call _ZNSt13runtime_errorC2EPKc@PLT .LEHE4: leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE(%rip), %rax xorl %edx, %edx movl %ebp, 16(%rbx) movq %rbx, %rdi movq %rax, (%rbx) leaq 48(%rbx), %rax leaq _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE(%rip), %rsi movq %rdx, 40(%rbx) leaq _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev(%rip), %rdx movq %r12, 24(%rbx) movq %rax, 32(%rbx) movb $0, 48(%rbx) .LEHB5: call __cxa_throw@PLT .L234: endbr64 movq %rax, %rbp .L233: movq %rbx, %rdi call __cxa_free_exception@PLT movq %rbp, %rdi call _Unwind_Resume@PLT .LEHE5: .L231: popq %rax .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8479: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,comdat .LLSDA8479: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE8479-.LLSDACSB8479 .LLSDACSB8479: .uleb128 .LEHB3-.LFB8479 .uleb128 .LEHE3-.LEHB3 .uleb128 0 .uleb128 0 .uleb128 .LEHB4-.LFB8479 .uleb128 .LEHE4-.LEHB4 .uleb128 .L234-.LFB8479 .uleb128 0 .uleb128 .LEHB5-.LFB8479 .uleb128 .LEHE5-.LEHB5 .uleb128 0 .uleb128 0 .LLSDACSE8479: .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,comdat .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .section .rodata._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm.str1.1,"aMS",@progbits,1 .LC8: .string "CUDA free failed" .section .text._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm .type _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm, @function _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm: .LFB12377: .cfi_startproc endbr64 pushq %rcx .cfi_def_cfa_offset 16 movq %rsi, %rdi call cudaFree@PLT testl %eax, %eax je .L236 movl %eax, %edi leaq .LC8(%rip), %rsi popq %rdx .cfi_remember_state .cfi_def_cfa_offset 8 jmp _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .L236: .cfi_restore_state popq %rax .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12377: .size _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm, .-_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm .section .text._ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm .type _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm, @function _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm: .LFB12361: .cfi_startproc endbr64 movq 8(%rdi), %rdi jmp _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm .cfi_endproc .LFE12361: .size _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm, .-_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm .section .text.nvtxSetInitFunctionsToNoops_v3,"axG",@progbits,nvtxSetInitFunctionsToNoops_v3,comdat .weak nvtxSetInitFunctionsToNoops_v3 .hidden nvtxSetInitFunctionsToNoops_v3 .type nvtxSetInitFunctionsToNoops_v3, @function nvtxSetInitFunctionsToNoops_v3: .LFB8667: .cfi_startproc endbr64 testl %edi, %edi leaq nvtxMarkEx_impl_init_v3(%rip), %rdx setne %al cmpq %rdx, 48+nvtxGlobals_v3(%rip) je .L369 testb %al, %al je .L241 .L369: xorl %r10d, %r10d movq %r10, 48+nvtxGlobals_v3(%rip) .L241: leaq nvtxMarkA_impl_init_v3(%rip), %rdx cmpq %rdx, 56+nvtxGlobals_v3(%rip) je .L370 testb %al, %al je .L243 .L370: xorl %r9d, %r9d movq %r9, 56+nvtxGlobals_v3(%rip) .L243: leaq nvtxMarkW_impl_init_v3(%rip), %rdx cmpq %rdx, 64+nvtxGlobals_v3(%rip) je .L371 testb %al, %al je .L245 .L371: xorl %r8d, %r8d movq %r8, 64+nvtxGlobals_v3(%rip) .L245: leaq nvtxRangeStartEx_impl_init_v3(%rip), %rdx cmpq %rdx, 72+nvtxGlobals_v3(%rip) je .L372 testb %al, %al je .L247 .L372: xorl %edi, %edi movq %rdi, 72+nvtxGlobals_v3(%rip) .L247: leaq nvtxRangeStartA_impl_init_v3(%rip), %rdx cmpq %rdx, 80+nvtxGlobals_v3(%rip) je .L373 testb %al, %al je .L249 .L373: xorl %esi, %esi movq %rsi, 80+nvtxGlobals_v3(%rip) .L249: leaq nvtxRangeStartW_impl_init_v3(%rip), %rdx cmpq %rdx, 88+nvtxGlobals_v3(%rip) je .L374 testb %al, %al je .L251 .L374: xorl %ecx, %ecx movq %rcx, 88+nvtxGlobals_v3(%rip) .L251: leaq nvtxRangeEnd_impl_init_v3(%rip), %rdx cmpq %rdx, 96+nvtxGlobals_v3(%rip) je .L375 testb %al, %al je .L253 .L375: xorl %edx, %edx movq %rdx, 96+nvtxGlobals_v3(%rip) .L253: leaq nvtxRangePushEx_impl_init_v3(%rip), %rdx cmpq %rdx, 104+nvtxGlobals_v3(%rip) je .L376 testb %al, %al je .L255 .L376: xorl %r11d, %r11d movq %r11, 104+nvtxGlobals_v3(%rip) .L255: leaq nvtxRangePushA_impl_init_v3(%rip), %rdx cmpq %rdx, 112+nvtxGlobals_v3(%rip) je .L377 testb %al, %al je .L257 .L377: xorl %r10d, %r10d movq %r10, 112+nvtxGlobals_v3(%rip) .L257: leaq nvtxRangePushW_impl_init_v3(%rip), %rdx cmpq %rdx, 120+nvtxGlobals_v3(%rip) je .L378 testb %al, %al je .L259 .L378: xorl %r9d, %r9d movq %r9, 120+nvtxGlobals_v3(%rip) .L259: leaq nvtxRangePop_impl_init_v3(%rip), %rdx cmpq %rdx, 128+nvtxGlobals_v3(%rip) je .L379 testb %al, %al je .L261 .L379: xorl %r8d, %r8d movq %r8, 128+nvtxGlobals_v3(%rip) .L261: leaq nvtxNameCategoryA_impl_init_v3(%rip), %rdx cmpq %rdx, 136+nvtxGlobals_v3(%rip) je .L380 testb %al, %al je .L263 .L380: xorl %edi, %edi movq %rdi, 136+nvtxGlobals_v3(%rip) .L263: leaq nvtxNameCategoryW_impl_init_v3(%rip), %rdx cmpq %rdx, 144+nvtxGlobals_v3(%rip) je .L381 testb %al, %al je .L265 .L381: xorl %esi, %esi movq %rsi, 144+nvtxGlobals_v3(%rip) .L265: leaq nvtxNameOsThreadA_impl_init_v3(%rip), %rdx cmpq %rdx, 152+nvtxGlobals_v3(%rip) je .L382 testb %al, %al je .L267 .L382: xorl %ecx, %ecx movq %rcx, 152+nvtxGlobals_v3(%rip) .L267: leaq nvtxNameOsThreadW_impl_init_v3(%rip), %rdx cmpq %rdx, 160+nvtxGlobals_v3(%rip) je .L383 testb %al, %al je .L269 .L383: xorl %edx, %edx movq %rdx, 160+nvtxGlobals_v3(%rip) .L269: leaq nvtxNameCuDeviceA_impl_init_v3(%rip), %rdx cmpq %rdx, 168+nvtxGlobals_v3(%rip) je .L384 testb %al, %al je .L271 .L384: xorl %r11d, %r11d movq %r11, 168+nvtxGlobals_v3(%rip) .L271: leaq nvtxNameCuDeviceW_impl_init_v3(%rip), %rdx cmpq %rdx, 176+nvtxGlobals_v3(%rip) je .L385 testb %al, %al je .L273 .L385: xorl %r10d, %r10d movq %r10, 176+nvtxGlobals_v3(%rip) .L273: leaq nvtxNameCuContextA_impl_init_v3(%rip), %rdx cmpq %rdx, 184+nvtxGlobals_v3(%rip) je .L386 testb %al, %al je .L275 .L386: xorl %r9d, %r9d movq %r9, 184+nvtxGlobals_v3(%rip) .L275: leaq nvtxNameCuContextW_impl_init_v3(%rip), %rdx cmpq %rdx, 192+nvtxGlobals_v3(%rip) je .L387 testb %al, %al je .L277 .L387: xorl %r8d, %r8d movq %r8, 192+nvtxGlobals_v3(%rip) .L277: leaq nvtxNameCuStreamA_impl_init_v3(%rip), %rdx cmpq %rdx, 200+nvtxGlobals_v3(%rip) je .L388 testb %al, %al je .L279 .L388: xorl %edi, %edi movq %rdi, 200+nvtxGlobals_v3(%rip) .L279: leaq nvtxNameCuStreamW_impl_init_v3(%rip), %rdx cmpq %rdx, 208+nvtxGlobals_v3(%rip) je .L389 testb %al, %al je .L281 .L389: xorl %esi, %esi movq %rsi, 208+nvtxGlobals_v3(%rip) .L281: leaq nvtxNameCuEventA_impl_init_v3(%rip), %rdx cmpq %rdx, 216+nvtxGlobals_v3(%rip) je .L390 testb %al, %al je .L283 .L390: xorl %ecx, %ecx movq %rcx, 216+nvtxGlobals_v3(%rip) .L283: leaq nvtxNameCuEventW_impl_init_v3(%rip), %rdx cmpq %rdx, 224+nvtxGlobals_v3(%rip) je .L391 testb %al, %al je .L285 .L391: xorl %edx, %edx movq %rdx, 224+nvtxGlobals_v3(%rip) .L285: leaq nvtxNameClDeviceA_impl_init_v3(%rip), %rdx cmpq %rdx, 232+nvtxGlobals_v3(%rip) je .L392 testb %al, %al je .L287 .L392: xorl %r11d, %r11d movq %r11, 232+nvtxGlobals_v3(%rip) .L287: leaq nvtxNameClDeviceW_impl_init_v3(%rip), %rdx cmpq %rdx, 240+nvtxGlobals_v3(%rip) je .L393 testb %al, %al je .L289 .L393: xorl %r10d, %r10d movq %r10, 240+nvtxGlobals_v3(%rip) .L289: leaq nvtxNameClContextA_impl_init_v3(%rip), %rdx cmpq %rdx, 248+nvtxGlobals_v3(%rip) je .L394 testb %al, %al je .L291 .L394: xorl %r9d, %r9d movq %r9, 248+nvtxGlobals_v3(%rip) .L291: leaq nvtxNameClContextW_impl_init_v3(%rip), %rdx cmpq %rdx, 256+nvtxGlobals_v3(%rip) je .L395 testb %al, %al je .L293 .L395: xorl %r8d, %r8d movq %r8, 256+nvtxGlobals_v3(%rip) .L293: leaq nvtxNameClCommandQueueA_impl_init_v3(%rip), %rdx cmpq %rdx, 264+nvtxGlobals_v3(%rip) je .L396 testb %al, %al je .L295 .L396: xorl %edi, %edi movq %rdi, 264+nvtxGlobals_v3(%rip) .L295: leaq nvtxNameClCommandQueueW_impl_init_v3(%rip), %rdx cmpq %rdx, 272+nvtxGlobals_v3(%rip) je .L397 testb %al, %al je .L297 .L397: xorl %esi, %esi movq %rsi, 272+nvtxGlobals_v3(%rip) .L297: leaq nvtxNameClMemObjectA_impl_init_v3(%rip), %rdx cmpq %rdx, 280+nvtxGlobals_v3(%rip) je .L398 testb %al, %al je .L299 .L398: xorl %ecx, %ecx movq %rcx, 280+nvtxGlobals_v3(%rip) .L299: leaq nvtxNameClMemObjectW_impl_init_v3(%rip), %rdx cmpq %rdx, 288+nvtxGlobals_v3(%rip) je .L399 testb %al, %al je .L301 .L399: xorl %edx, %edx movq %rdx, 288+nvtxGlobals_v3(%rip) .L301: leaq nvtxNameClSamplerA_impl_init_v3(%rip), %rdx cmpq %rdx, 296+nvtxGlobals_v3(%rip) je .L400 testb %al, %al je .L303 .L400: xorl %r11d, %r11d movq %r11, 296+nvtxGlobals_v3(%rip) .L303: leaq nvtxNameClSamplerW_impl_init_v3(%rip), %rdx cmpq %rdx, 304+nvtxGlobals_v3(%rip) je .L401 testb %al, %al je .L305 .L401: xorl %r10d, %r10d movq %r10, 304+nvtxGlobals_v3(%rip) .L305: leaq nvtxNameClProgramA_impl_init_v3(%rip), %rdx cmpq %rdx, 312+nvtxGlobals_v3(%rip) je .L402 testb %al, %al je .L307 .L402: xorl %r9d, %r9d movq %r9, 312+nvtxGlobals_v3(%rip) .L307: leaq nvtxNameClProgramW_impl_init_v3(%rip), %rdx cmpq %rdx, 320+nvtxGlobals_v3(%rip) je .L403 testb %al, %al je .L309 .L403: xorl %r8d, %r8d movq %r8, 320+nvtxGlobals_v3(%rip) .L309: leaq nvtxNameClEventA_impl_init_v3(%rip), %rdx cmpq %rdx, 328+nvtxGlobals_v3(%rip) je .L404 testb %al, %al je .L311 .L404: xorl %edi, %edi movq %rdi, 328+nvtxGlobals_v3(%rip) .L311: leaq nvtxNameClEventW_impl_init_v3(%rip), %rdx cmpq %rdx, 336+nvtxGlobals_v3(%rip) je .L405 testb %al, %al je .L313 .L405: xorl %esi, %esi movq %rsi, 336+nvtxGlobals_v3(%rip) .L313: leaq nvtxNameCudaDeviceA_impl_init_v3(%rip), %rdx cmpq %rdx, 344+nvtxGlobals_v3(%rip) je .L406 testb %al, %al je .L315 .L406: xorl %ecx, %ecx movq %rcx, 344+nvtxGlobals_v3(%rip) .L315: leaq nvtxNameCudaDeviceW_impl_init_v3(%rip), %rdx cmpq %rdx, 352+nvtxGlobals_v3(%rip) je .L407 testb %al, %al je .L317 .L407: xorl %edx, %edx movq %rdx, 352+nvtxGlobals_v3(%rip) .L317: leaq nvtxNameCudaStreamA_impl_init_v3(%rip), %rdx cmpq %rdx, 360+nvtxGlobals_v3(%rip) je .L408 testb %al, %al je .L319 .L408: xorl %r11d, %r11d movq %r11, 360+nvtxGlobals_v3(%rip) .L319: leaq nvtxNameCudaStreamW_impl_init_v3(%rip), %rdx cmpq %rdx, 368+nvtxGlobals_v3(%rip) je .L409 testb %al, %al je .L321 .L409: xorl %r10d, %r10d movq %r10, 368+nvtxGlobals_v3(%rip) .L321: leaq nvtxNameCudaEventA_impl_init_v3(%rip), %rdx cmpq %rdx, 376+nvtxGlobals_v3(%rip) je .L410 testb %al, %al je .L323 .L410: xorl %r9d, %r9d movq %r9, 376+nvtxGlobals_v3(%rip) .L323: leaq nvtxNameCudaEventW_impl_init_v3(%rip), %rdx cmpq %rdx, 384+nvtxGlobals_v3(%rip) je .L411 testb %al, %al je .L325 .L411: xorl %r8d, %r8d movq %r8, 384+nvtxGlobals_v3(%rip) .L325: leaq nvtxDomainMarkEx_impl_init_v3(%rip), %rdx cmpq %rdx, 392+nvtxGlobals_v3(%rip) je .L412 testb %al, %al je .L327 .L412: xorl %edi, %edi movq %rdi, 392+nvtxGlobals_v3(%rip) .L327: leaq nvtxDomainRangeStartEx_impl_init_v3(%rip), %rdx cmpq %rdx, 400+nvtxGlobals_v3(%rip) je .L413 testb %al, %al je .L329 .L413: xorl %esi, %esi movq %rsi, 400+nvtxGlobals_v3(%rip) .L329: leaq nvtxDomainRangeEnd_impl_init_v3(%rip), %rdx cmpq %rdx, 408+nvtxGlobals_v3(%rip) je .L414 testb %al, %al je .L331 .L414: xorl %ecx, %ecx movq %rcx, 408+nvtxGlobals_v3(%rip) .L331: leaq nvtxDomainRangePushEx_impl_init_v3(%rip), %rdx cmpq %rdx, 416+nvtxGlobals_v3(%rip) je .L415 testb %al, %al je .L333 .L415: xorl %edx, %edx movq %rdx, 416+nvtxGlobals_v3(%rip) .L333: leaq nvtxDomainRangePop_impl_init_v3(%rip), %rdx cmpq %rdx, 424+nvtxGlobals_v3(%rip) je .L416 testb %al, %al je .L335 .L416: xorl %r11d, %r11d movq %r11, 424+nvtxGlobals_v3(%rip) .L335: leaq nvtxDomainResourceCreate_impl_init_v3(%rip), %rdx cmpq %rdx, 432+nvtxGlobals_v3(%rip) je .L417 testb %al, %al je .L337 .L417: xorl %r10d, %r10d movq %r10, 432+nvtxGlobals_v3(%rip) .L337: leaq nvtxDomainResourceDestroy_impl_init_v3(%rip), %rdx cmpq %rdx, 440+nvtxGlobals_v3(%rip) je .L418 testb %al, %al je .L339 .L418: xorl %r9d, %r9d movq %r9, 440+nvtxGlobals_v3(%rip) .L339: leaq nvtxDomainNameCategoryA_impl_init_v3(%rip), %rdx cmpq %rdx, 448+nvtxGlobals_v3(%rip) je .L419 testb %al, %al je .L341 .L419: xorl %r8d, %r8d movq %r8, 448+nvtxGlobals_v3(%rip) .L341: leaq nvtxDomainNameCategoryW_impl_init_v3(%rip), %rdx cmpq %rdx, 456+nvtxGlobals_v3(%rip) je .L420 testb %al, %al je .L343 .L420: xorl %edi, %edi movq %rdi, 456+nvtxGlobals_v3(%rip) .L343: leaq nvtxDomainRegisterStringA_impl_init_v3(%rip), %rdx cmpq %rdx, 464+nvtxGlobals_v3(%rip) je .L421 testb %al, %al je .L345 .L421: xorl %esi, %esi movq %rsi, 464+nvtxGlobals_v3(%rip) .L345: leaq nvtxDomainRegisterStringW_impl_init_v3(%rip), %rdx cmpq %rdx, 472+nvtxGlobals_v3(%rip) je .L422 testb %al, %al je .L347 .L422: xorl %ecx, %ecx movq %rcx, 472+nvtxGlobals_v3(%rip) .L347: leaq nvtxDomainCreateA_impl_init_v3(%rip), %rdx cmpq %rdx, 480+nvtxGlobals_v3(%rip) je .L423 testb %al, %al je .L349 .L423: xorl %edx, %edx movq %rdx, 480+nvtxGlobals_v3(%rip) .L349: leaq nvtxDomainCreateW_impl_init_v3(%rip), %rdx cmpq %rdx, 488+nvtxGlobals_v3(%rip) je .L424 testb %al, %al je .L351 .L424: xorl %r11d, %r11d movq %r11, 488+nvtxGlobals_v3(%rip) .L351: leaq nvtxDomainDestroy_impl_init_v3(%rip), %rdx cmpq %rdx, 496+nvtxGlobals_v3(%rip) je .L425 testb %al, %al je .L353 .L425: xorl %r10d, %r10d movq %r10, 496+nvtxGlobals_v3(%rip) .L353: leaq nvtxInitialize_impl_init_v3(%rip), %rdx cmpq %rdx, 504+nvtxGlobals_v3(%rip) je .L426 testb %al, %al je .L355 .L426: xorl %r9d, %r9d movq %r9, 504+nvtxGlobals_v3(%rip) .L355: leaq nvtxDomainSyncUserCreate_impl_init_v3(%rip), %rdx cmpq %rdx, 512+nvtxGlobals_v3(%rip) je .L427 testb %al, %al je .L357 .L427: xorl %r8d, %r8d movq %r8, 512+nvtxGlobals_v3(%rip) .L357: leaq nvtxDomainSyncUserDestroy_impl_init_v3(%rip), %rdx cmpq %rdx, 520+nvtxGlobals_v3(%rip) je .L428 testb %al, %al je .L359 .L428: xorl %edi, %edi movq %rdi, 520+nvtxGlobals_v3(%rip) .L359: leaq nvtxDomainSyncUserAcquireStart_impl_init_v3(%rip), %rdx cmpq %rdx, 528+nvtxGlobals_v3(%rip) je .L429 testb %al, %al je .L361 .L429: xorl %esi, %esi movq %rsi, 528+nvtxGlobals_v3(%rip) .L361: leaq nvtxDomainSyncUserAcquireFailed_impl_init_v3(%rip), %rdx cmpq %rdx, 536+nvtxGlobals_v3(%rip) je .L430 testb %al, %al je .L363 .L430: xorl %ecx, %ecx movq %rcx, 536+nvtxGlobals_v3(%rip) .L363: leaq nvtxDomainSyncUserAcquireSuccess_impl_init_v3(%rip), %rdx cmpq %rdx, 544+nvtxGlobals_v3(%rip) je .L431 testb %al, %al je .L365 .L431: xorl %edx, %edx movq %rdx, 544+nvtxGlobals_v3(%rip) .L365: leaq nvtxDomainSyncUserReleasing_impl_init_v3(%rip), %rdx cmpq %rdx, 552+nvtxGlobals_v3(%rip) je .L432 testb %al, %al je .L240 .L432: xorl %eax, %eax movq %rax, 552+nvtxGlobals_v3(%rip) .L240: ret .cfi_endproc .LFE8667: .size nvtxSetInitFunctionsToNoops_v3, .-nvtxSetInitFunctionsToNoops_v3 .section .rodata.nvtxInitializeInjectionLibrary_v3.str1.1,"aMS",@progbits,1 .LC9: .string "NVTX_INJECTION64_PATH" .LC10: .string "InitializeInjectionNvtx2" .section .text.nvtxInitializeInjectionLibrary_v3,"axG",@progbits,nvtxInitializeInjectionLibrary_v3,comdat .weak nvtxInitializeInjectionLibrary_v3 .hidden nvtxInitializeInjectionLibrary_v3 .type nvtxInitializeInjectionLibrary_v3, @function nvtxInitializeInjectionLibrary_v3: .LFB8668: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq .LC9(%rip), %rdi call getenv@PLT movq %rax, %rbx testq %rax, %rax je .L626 movl $1, %esi movq %rax, %rdi call dlopen@PLT movl $4, %edx movq %rax, %rbx testq %rax, %rax je .L625 leaq .LC10(%rip), %rsi movq %rax, %rdi call dlsym@PLT testq %rax, %rax jne .L628 movq %rbx, %rdi call dlclose@PLT movl $5, %edx jmp .L625 .L626: movq InitializeInjectionNvtx2_fnptr(%rip), %rax movl $7, %edx testq %rax, %rax je .L625 .L628: leaq nvtxGetExportTable_v3(%rip), %rdi call *%rax xorl %edx, %edx testl %eax, %eax jne .L625 testq %rbx, %rbx je .L629 movq %rbx, %rdi call dlclose@PLT .L629: movl $6, %edx .L625: movl %edx, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8668: .size nvtxInitializeInjectionLibrary_v3, .-nvtxInitializeInjectionLibrary_v3 .section .text.nvtxInitOnce_v3,"axG",@progbits,nvtxInitOnce_v3,comdat .weak nvtxInitOnce_v3 .hidden nvtxInitOnce_v3 .type nvtxInitOnce_v3, @function nvtxInitOnce_v3: .LFB8669: .cfi_startproc endbr64 movl nvtxGlobals_v3(%rip), %eax cmpl $2, %eax je .L645 pushq %rdx .cfi_def_cfa_offset 16 movl $1, %eax xorl %edx, %edx mfence lock cmpxchgl %edx, nvtxGlobals_v3(%rip) testl %eax, %eax jne .L648 call nvtxInitializeInjectionLibrary_v3 xorl %edi, %edi testl %eax, %eax setne %dil call nvtxSetInitFunctionsToNoops_v3 movl $2, %eax mfence xchgl nvtxGlobals_v3(%rip), %eax jmp .L637 .L648: mfence movl nvtxGlobals_v3(%rip), %eax cmpl $2, %eax je .L637 call sched_yield@PLT jmp .L648 .L637: popq %rax .cfi_def_cfa_offset 8 ret .L645: ret .cfi_endproc .LFE8669: .size nvtxInitOnce_v3, .-nvtxInitOnce_v3 .section .text.nvtxDomainSyncUserReleasing_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserReleasing_impl_init_v3,comdat .weak nvtxDomainSyncUserReleasing_impl_init_v3 .hidden nvtxDomainSyncUserReleasing_impl_init_v3 .type nvtxDomainSyncUserReleasing_impl_init_v3, @function nvtxDomainSyncUserReleasing_impl_init_v3: .LFB8666: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 552+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L649 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L649: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8666: .size nvtxDomainSyncUserReleasing_impl_init_v3, .-nvtxDomainSyncUserReleasing_impl_init_v3 .section .text.nvtxDomainSyncUserAcquireSuccess_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserAcquireSuccess_impl_init_v3,comdat .weak nvtxDomainSyncUserAcquireSuccess_impl_init_v3 .hidden nvtxDomainSyncUserAcquireSuccess_impl_init_v3 .type nvtxDomainSyncUserAcquireSuccess_impl_init_v3, @function nvtxDomainSyncUserAcquireSuccess_impl_init_v3: .LFB8665: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 544+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L652 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L652: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8665: .size nvtxDomainSyncUserAcquireSuccess_impl_init_v3, .-nvtxDomainSyncUserAcquireSuccess_impl_init_v3 .section .text.nvtxDomainSyncUserAcquireFailed_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserAcquireFailed_impl_init_v3,comdat .weak nvtxDomainSyncUserAcquireFailed_impl_init_v3 .hidden nvtxDomainSyncUserAcquireFailed_impl_init_v3 .type nvtxDomainSyncUserAcquireFailed_impl_init_v3, @function nvtxDomainSyncUserAcquireFailed_impl_init_v3: .LFB8664: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 536+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L655 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L655: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8664: .size nvtxDomainSyncUserAcquireFailed_impl_init_v3, .-nvtxDomainSyncUserAcquireFailed_impl_init_v3 .section .text.nvtxDomainSyncUserAcquireStart_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserAcquireStart_impl_init_v3,comdat .weak nvtxDomainSyncUserAcquireStart_impl_init_v3 .hidden nvtxDomainSyncUserAcquireStart_impl_init_v3 .type nvtxDomainSyncUserAcquireStart_impl_init_v3, @function nvtxDomainSyncUserAcquireStart_impl_init_v3: .LFB8663: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 528+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L658 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L658: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8663: .size nvtxDomainSyncUserAcquireStart_impl_init_v3, .-nvtxDomainSyncUserAcquireStart_impl_init_v3 .section .text.nvtxDomainSyncUserDestroy_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserDestroy_impl_init_v3,comdat .weak nvtxDomainSyncUserDestroy_impl_init_v3 .hidden nvtxDomainSyncUserDestroy_impl_init_v3 .type nvtxDomainSyncUserDestroy_impl_init_v3, @function nvtxDomainSyncUserDestroy_impl_init_v3: .LFB8662: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 520+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L661 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L661: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8662: .size nvtxDomainSyncUserDestroy_impl_init_v3, .-nvtxDomainSyncUserDestroy_impl_init_v3 .section .text.nvtxDomainSyncUserCreate_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserCreate_impl_init_v3,comdat .weak nvtxDomainSyncUserCreate_impl_init_v3 .hidden nvtxDomainSyncUserCreate_impl_init_v3 .type nvtxDomainSyncUserCreate_impl_init_v3, @function nvtxDomainSyncUserCreate_impl_init_v3: .LFB8661: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 512+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L665 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L665: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8661: .size nvtxDomainSyncUserCreate_impl_init_v3, .-nvtxDomainSyncUserCreate_impl_init_v3 .section .text.nvtxInitialize_impl_init_v3,"axG",@progbits,nvtxInitialize_impl_init_v3,comdat .weak nvtxInitialize_impl_init_v3 .hidden nvtxInitialize_impl_init_v3 .type nvtxInitialize_impl_init_v3, @function nvtxInitialize_impl_init_v3: .LFB8632: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 504+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L667 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L667: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8632: .size nvtxInitialize_impl_init_v3, .-nvtxInitialize_impl_init_v3 .section .text.nvtxDomainDestroy_impl_init_v3,"axG",@progbits,nvtxDomainDestroy_impl_init_v3,comdat .weak nvtxDomainDestroy_impl_init_v3 .hidden nvtxDomainDestroy_impl_init_v3 .type nvtxDomainDestroy_impl_init_v3, @function nvtxDomainDestroy_impl_init_v3: .LFB8631: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 496+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L670 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L670: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8631: .size nvtxDomainDestroy_impl_init_v3, .-nvtxDomainDestroy_impl_init_v3 .section .text.nvtxDomainCreateW_impl_init_v3,"axG",@progbits,nvtxDomainCreateW_impl_init_v3,comdat .weak nvtxDomainCreateW_impl_init_v3 .hidden nvtxDomainCreateW_impl_init_v3 .type nvtxDomainCreateW_impl_init_v3, @function nvtxDomainCreateW_impl_init_v3: .LFB8630: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 488+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L674 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L674: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8630: .size nvtxDomainCreateW_impl_init_v3, .-nvtxDomainCreateW_impl_init_v3 .section .text.nvtxDomainCreateA_impl_init_v3,"axG",@progbits,nvtxDomainCreateA_impl_init_v3,comdat .weak nvtxDomainCreateA_impl_init_v3 .hidden nvtxDomainCreateA_impl_init_v3 .type nvtxDomainCreateA_impl_init_v3, @function nvtxDomainCreateA_impl_init_v3: .LFB8629: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 480+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L677 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L677: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8629: .size nvtxDomainCreateA_impl_init_v3, .-nvtxDomainCreateA_impl_init_v3 .section .text.nvtxDomainRegisterStringW_impl_init_v3,"axG",@progbits,nvtxDomainRegisterStringW_impl_init_v3,comdat .weak nvtxDomainRegisterStringW_impl_init_v3 .hidden nvtxDomainRegisterStringW_impl_init_v3 .type nvtxDomainRegisterStringW_impl_init_v3, @function nvtxDomainRegisterStringW_impl_init_v3: .LFB8628: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 472+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L680 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L680: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8628: .size nvtxDomainRegisterStringW_impl_init_v3, .-nvtxDomainRegisterStringW_impl_init_v3 .section .text.nvtxDomainRegisterStringA_impl_init_v3,"axG",@progbits,nvtxDomainRegisterStringA_impl_init_v3,comdat .weak nvtxDomainRegisterStringA_impl_init_v3 .hidden nvtxDomainRegisterStringA_impl_init_v3 .type nvtxDomainRegisterStringA_impl_init_v3, @function nvtxDomainRegisterStringA_impl_init_v3: .LFB8627: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 464+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L683 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L683: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8627: .size nvtxDomainRegisterStringA_impl_init_v3, .-nvtxDomainRegisterStringA_impl_init_v3 .section .text.nvtxDomainNameCategoryW_impl_init_v3,"axG",@progbits,nvtxDomainNameCategoryW_impl_init_v3,comdat .weak nvtxDomainNameCategoryW_impl_init_v3 .hidden nvtxDomainNameCategoryW_impl_init_v3 .type nvtxDomainNameCategoryW_impl_init_v3, @function nvtxDomainNameCategoryW_impl_init_v3: .LFB8626: .cfi_startproc endbr64 subq $40, %rsp .cfi_def_cfa_offset 48 movq %rdi, 24(%rsp) movl %esi, 20(%rsp) movq %rdx, 8(%rsp) call nvtxInitOnce_v3 movq 456+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L685 movq 8(%rsp), %rdx movl 20(%rsp), %esi movq 24(%rsp), %rdi addq $40, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L685: .cfi_restore_state addq $40, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8626: .size nvtxDomainNameCategoryW_impl_init_v3, .-nvtxDomainNameCategoryW_impl_init_v3 .section .text.nvtxDomainNameCategoryA_impl_init_v3,"axG",@progbits,nvtxDomainNameCategoryA_impl_init_v3,comdat .weak nvtxDomainNameCategoryA_impl_init_v3 .hidden nvtxDomainNameCategoryA_impl_init_v3 .type nvtxDomainNameCategoryA_impl_init_v3, @function nvtxDomainNameCategoryA_impl_init_v3: .LFB8625: .cfi_startproc endbr64 subq $40, %rsp .cfi_def_cfa_offset 48 movq %rdi, 24(%rsp) movl %esi, 20(%rsp) movq %rdx, 8(%rsp) call nvtxInitOnce_v3 movq 448+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L688 movq 8(%rsp), %rdx movl 20(%rsp), %esi movq 24(%rsp), %rdi addq $40, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L688: .cfi_restore_state addq $40, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8625: .size nvtxDomainNameCategoryA_impl_init_v3, .-nvtxDomainNameCategoryA_impl_init_v3 .section .text.nvtxDomainResourceDestroy_impl_init_v3,"axG",@progbits,nvtxDomainResourceDestroy_impl_init_v3,comdat .weak nvtxDomainResourceDestroy_impl_init_v3 .hidden nvtxDomainResourceDestroy_impl_init_v3 .type nvtxDomainResourceDestroy_impl_init_v3, @function nvtxDomainResourceDestroy_impl_init_v3: .LFB8624: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 440+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L691 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L691: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8624: .size nvtxDomainResourceDestroy_impl_init_v3, .-nvtxDomainResourceDestroy_impl_init_v3 .section .text.nvtxDomainResourceCreate_impl_init_v3,"axG",@progbits,nvtxDomainResourceCreate_impl_init_v3,comdat .weak nvtxDomainResourceCreate_impl_init_v3 .hidden nvtxDomainResourceCreate_impl_init_v3 .type nvtxDomainResourceCreate_impl_init_v3, @function nvtxDomainResourceCreate_impl_init_v3: .LFB8623: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 432+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L695 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L695: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8623: .size nvtxDomainResourceCreate_impl_init_v3, .-nvtxDomainResourceCreate_impl_init_v3 .section .text.nvtxDomainRangePop_impl_init_v3,"axG",@progbits,nvtxDomainRangePop_impl_init_v3,comdat .weak nvtxDomainRangePop_impl_init_v3 .hidden nvtxDomainRangePop_impl_init_v3 .type nvtxDomainRangePop_impl_init_v3, @function nvtxDomainRangePop_impl_init_v3: .LFB8622: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 8(%rsp), %rdi addq $24, %rsp .cfi_def_cfa_offset 8 jmp nvtxDomainRangePop .cfi_endproc .LFE8622: .size nvtxDomainRangePop_impl_init_v3, .-nvtxDomainRangePop_impl_init_v3 .section .text.nvtxDomainRangePushEx_impl_init_v3,"axG",@progbits,nvtxDomainRangePushEx_impl_init_v3,comdat .weak nvtxDomainRangePushEx_impl_init_v3 .hidden nvtxDomainRangePushEx_impl_init_v3 .type nvtxDomainRangePushEx_impl_init_v3, @function nvtxDomainRangePushEx_impl_init_v3: .LFB8621: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 416+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L700 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L700: .cfi_restore_state movl $-2, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8621: .size nvtxDomainRangePushEx_impl_init_v3, .-nvtxDomainRangePushEx_impl_init_v3 .section .text.nvtxDomainRangeEnd_impl_init_v3,"axG",@progbits,nvtxDomainRangeEnd_impl_init_v3,comdat .weak nvtxDomainRangeEnd_impl_init_v3 .hidden nvtxDomainRangeEnd_impl_init_v3 .type nvtxDomainRangeEnd_impl_init_v3, @function nvtxDomainRangeEnd_impl_init_v3: .LFB8620: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 408+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L702 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L702: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8620: .size nvtxDomainRangeEnd_impl_init_v3, .-nvtxDomainRangeEnd_impl_init_v3 .section .text.nvtxDomainRangeStartEx_impl_init_v3,"axG",@progbits,nvtxDomainRangeStartEx_impl_init_v3,comdat .weak nvtxDomainRangeStartEx_impl_init_v3 .hidden nvtxDomainRangeStartEx_impl_init_v3 .type nvtxDomainRangeStartEx_impl_init_v3, @function nvtxDomainRangeStartEx_impl_init_v3: .LFB8619: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 400+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L706 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L706: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8619: .size nvtxDomainRangeStartEx_impl_init_v3, .-nvtxDomainRangeStartEx_impl_init_v3 .section .text.nvtxDomainMarkEx_impl_init_v3,"axG",@progbits,nvtxDomainMarkEx_impl_init_v3,comdat .weak nvtxDomainMarkEx_impl_init_v3 .hidden nvtxDomainMarkEx_impl_init_v3 .type nvtxDomainMarkEx_impl_init_v3, @function nvtxDomainMarkEx_impl_init_v3: .LFB8618: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 392+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L708 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L708: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8618: .size nvtxDomainMarkEx_impl_init_v3, .-nvtxDomainMarkEx_impl_init_v3 .section .text.nvtxNameCudaEventW_impl_init_v3,"axG",@progbits,nvtxNameCudaEventW_impl_init_v3,comdat .weak nvtxNameCudaEventW_impl_init_v3 .hidden nvtxNameCudaEventW_impl_init_v3 .type nvtxNameCudaEventW_impl_init_v3, @function nvtxNameCudaEventW_impl_init_v3: .LFB8646: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 384+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L711 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L711: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8646: .size nvtxNameCudaEventW_impl_init_v3, .-nvtxNameCudaEventW_impl_init_v3 .section .text.nvtxNameCudaEventA_impl_init_v3,"axG",@progbits,nvtxNameCudaEventA_impl_init_v3,comdat .weak nvtxNameCudaEventA_impl_init_v3 .hidden nvtxNameCudaEventA_impl_init_v3 .type nvtxNameCudaEventA_impl_init_v3, @function nvtxNameCudaEventA_impl_init_v3: .LFB8645: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 376+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L714 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L714: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8645: .size nvtxNameCudaEventA_impl_init_v3, .-nvtxNameCudaEventA_impl_init_v3 .section .text.nvtxNameCudaStreamW_impl_init_v3,"axG",@progbits,nvtxNameCudaStreamW_impl_init_v3,comdat .weak nvtxNameCudaStreamW_impl_init_v3 .hidden nvtxNameCudaStreamW_impl_init_v3 .type nvtxNameCudaStreamW_impl_init_v3, @function nvtxNameCudaStreamW_impl_init_v3: .LFB8644: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 368+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L717 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L717: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8644: .size nvtxNameCudaStreamW_impl_init_v3, .-nvtxNameCudaStreamW_impl_init_v3 .section .text.nvtxNameCudaStreamA_impl_init_v3,"axG",@progbits,nvtxNameCudaStreamA_impl_init_v3,comdat .weak nvtxNameCudaStreamA_impl_init_v3 .hidden nvtxNameCudaStreamA_impl_init_v3 .type nvtxNameCudaStreamA_impl_init_v3, @function nvtxNameCudaStreamA_impl_init_v3: .LFB8643: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 360+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L720 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L720: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8643: .size nvtxNameCudaStreamA_impl_init_v3, .-nvtxNameCudaStreamA_impl_init_v3 .section .text.nvtxNameCudaDeviceW_impl_init_v3,"axG",@progbits,nvtxNameCudaDeviceW_impl_init_v3,comdat .weak nvtxNameCudaDeviceW_impl_init_v3 .hidden nvtxNameCudaDeviceW_impl_init_v3 .type nvtxNameCudaDeviceW_impl_init_v3, @function nvtxNameCudaDeviceW_impl_init_v3: .LFB8642: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 352+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L723 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L723: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8642: .size nvtxNameCudaDeviceW_impl_init_v3, .-nvtxNameCudaDeviceW_impl_init_v3 .section .text.nvtxNameCudaDeviceA_impl_init_v3,"axG",@progbits,nvtxNameCudaDeviceA_impl_init_v3,comdat .weak nvtxNameCudaDeviceA_impl_init_v3 .hidden nvtxNameCudaDeviceA_impl_init_v3 .type nvtxNameCudaDeviceA_impl_init_v3, @function nvtxNameCudaDeviceA_impl_init_v3: .LFB8641: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 344+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L726 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L726: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8641: .size nvtxNameCudaDeviceA_impl_init_v3, .-nvtxNameCudaDeviceA_impl_init_v3 .section .text.nvtxNameClEventW_impl_init_v3,"axG",@progbits,nvtxNameClEventW_impl_init_v3,comdat .weak nvtxNameClEventW_impl_init_v3 .hidden nvtxNameClEventW_impl_init_v3 .type nvtxNameClEventW_impl_init_v3, @function nvtxNameClEventW_impl_init_v3: .LFB8660: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 336+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L729 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L729: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8660: .size nvtxNameClEventW_impl_init_v3, .-nvtxNameClEventW_impl_init_v3 .section .text.nvtxNameClEventA_impl_init_v3,"axG",@progbits,nvtxNameClEventA_impl_init_v3,comdat .weak nvtxNameClEventA_impl_init_v3 .hidden nvtxNameClEventA_impl_init_v3 .type nvtxNameClEventA_impl_init_v3, @function nvtxNameClEventA_impl_init_v3: .LFB8659: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 328+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L732 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L732: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8659: .size nvtxNameClEventA_impl_init_v3, .-nvtxNameClEventA_impl_init_v3 .section .text.nvtxNameClProgramW_impl_init_v3,"axG",@progbits,nvtxNameClProgramW_impl_init_v3,comdat .weak nvtxNameClProgramW_impl_init_v3 .hidden nvtxNameClProgramW_impl_init_v3 .type nvtxNameClProgramW_impl_init_v3, @function nvtxNameClProgramW_impl_init_v3: .LFB8658: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 320+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L735 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L735: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8658: .size nvtxNameClProgramW_impl_init_v3, .-nvtxNameClProgramW_impl_init_v3 .section .text.nvtxNameClProgramA_impl_init_v3,"axG",@progbits,nvtxNameClProgramA_impl_init_v3,comdat .weak nvtxNameClProgramA_impl_init_v3 .hidden nvtxNameClProgramA_impl_init_v3 .type nvtxNameClProgramA_impl_init_v3, @function nvtxNameClProgramA_impl_init_v3: .LFB8657: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 312+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L738 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L738: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8657: .size nvtxNameClProgramA_impl_init_v3, .-nvtxNameClProgramA_impl_init_v3 .section .text.nvtxNameClSamplerW_impl_init_v3,"axG",@progbits,nvtxNameClSamplerW_impl_init_v3,comdat .weak nvtxNameClSamplerW_impl_init_v3 .hidden nvtxNameClSamplerW_impl_init_v3 .type nvtxNameClSamplerW_impl_init_v3, @function nvtxNameClSamplerW_impl_init_v3: .LFB8656: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 304+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L741 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L741: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8656: .size nvtxNameClSamplerW_impl_init_v3, .-nvtxNameClSamplerW_impl_init_v3 .section .text.nvtxNameClSamplerA_impl_init_v3,"axG",@progbits,nvtxNameClSamplerA_impl_init_v3,comdat .weak nvtxNameClSamplerA_impl_init_v3 .hidden nvtxNameClSamplerA_impl_init_v3 .type nvtxNameClSamplerA_impl_init_v3, @function nvtxNameClSamplerA_impl_init_v3: .LFB8655: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 296+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L744 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L744: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8655: .size nvtxNameClSamplerA_impl_init_v3, .-nvtxNameClSamplerA_impl_init_v3 .section .text.nvtxNameClMemObjectW_impl_init_v3,"axG",@progbits,nvtxNameClMemObjectW_impl_init_v3,comdat .weak nvtxNameClMemObjectW_impl_init_v3 .hidden nvtxNameClMemObjectW_impl_init_v3 .type nvtxNameClMemObjectW_impl_init_v3, @function nvtxNameClMemObjectW_impl_init_v3: .LFB8654: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 288+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L747 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L747: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8654: .size nvtxNameClMemObjectW_impl_init_v3, .-nvtxNameClMemObjectW_impl_init_v3 .section .text.nvtxNameClMemObjectA_impl_init_v3,"axG",@progbits,nvtxNameClMemObjectA_impl_init_v3,comdat .weak nvtxNameClMemObjectA_impl_init_v3 .hidden nvtxNameClMemObjectA_impl_init_v3 .type nvtxNameClMemObjectA_impl_init_v3, @function nvtxNameClMemObjectA_impl_init_v3: .LFB8653: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 280+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L750 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L750: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8653: .size nvtxNameClMemObjectA_impl_init_v3, .-nvtxNameClMemObjectA_impl_init_v3 .section .text.nvtxNameClCommandQueueW_impl_init_v3,"axG",@progbits,nvtxNameClCommandQueueW_impl_init_v3,comdat .weak nvtxNameClCommandQueueW_impl_init_v3 .hidden nvtxNameClCommandQueueW_impl_init_v3 .type nvtxNameClCommandQueueW_impl_init_v3, @function nvtxNameClCommandQueueW_impl_init_v3: .LFB8652: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 272+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L753 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L753: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8652: .size nvtxNameClCommandQueueW_impl_init_v3, .-nvtxNameClCommandQueueW_impl_init_v3 .section .text.nvtxNameClCommandQueueA_impl_init_v3,"axG",@progbits,nvtxNameClCommandQueueA_impl_init_v3,comdat .weak nvtxNameClCommandQueueA_impl_init_v3 .hidden nvtxNameClCommandQueueA_impl_init_v3 .type nvtxNameClCommandQueueA_impl_init_v3, @function nvtxNameClCommandQueueA_impl_init_v3: .LFB8651: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 264+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L756 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L756: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8651: .size nvtxNameClCommandQueueA_impl_init_v3, .-nvtxNameClCommandQueueA_impl_init_v3 .section .text.nvtxNameClContextW_impl_init_v3,"axG",@progbits,nvtxNameClContextW_impl_init_v3,comdat .weak nvtxNameClContextW_impl_init_v3 .hidden nvtxNameClContextW_impl_init_v3 .type nvtxNameClContextW_impl_init_v3, @function nvtxNameClContextW_impl_init_v3: .LFB8650: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 256+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L759 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L759: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8650: .size nvtxNameClContextW_impl_init_v3, .-nvtxNameClContextW_impl_init_v3 .section .text.nvtxNameClContextA_impl_init_v3,"axG",@progbits,nvtxNameClContextA_impl_init_v3,comdat .weak nvtxNameClContextA_impl_init_v3 .hidden nvtxNameClContextA_impl_init_v3 .type nvtxNameClContextA_impl_init_v3, @function nvtxNameClContextA_impl_init_v3: .LFB8649: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 248+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L762 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L762: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8649: .size nvtxNameClContextA_impl_init_v3, .-nvtxNameClContextA_impl_init_v3 .section .text.nvtxNameClDeviceW_impl_init_v3,"axG",@progbits,nvtxNameClDeviceW_impl_init_v3,comdat .weak nvtxNameClDeviceW_impl_init_v3 .hidden nvtxNameClDeviceW_impl_init_v3 .type nvtxNameClDeviceW_impl_init_v3, @function nvtxNameClDeviceW_impl_init_v3: .LFB8648: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 240+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L765 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L765: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8648: .size nvtxNameClDeviceW_impl_init_v3, .-nvtxNameClDeviceW_impl_init_v3 .section .text.nvtxNameClDeviceA_impl_init_v3,"axG",@progbits,nvtxNameClDeviceA_impl_init_v3,comdat .weak nvtxNameClDeviceA_impl_init_v3 .hidden nvtxNameClDeviceA_impl_init_v3 .type nvtxNameClDeviceA_impl_init_v3, @function nvtxNameClDeviceA_impl_init_v3: .LFB8647: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 232+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L768 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L768: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8647: .size nvtxNameClDeviceA_impl_init_v3, .-nvtxNameClDeviceA_impl_init_v3 .section .text.nvtxNameCuEventW_impl_init_v3,"axG",@progbits,nvtxNameCuEventW_impl_init_v3,comdat .weak nvtxNameCuEventW_impl_init_v3 .hidden nvtxNameCuEventW_impl_init_v3 .type nvtxNameCuEventW_impl_init_v3, @function nvtxNameCuEventW_impl_init_v3: .LFB8640: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 224+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L771 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L771: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8640: .size nvtxNameCuEventW_impl_init_v3, .-nvtxNameCuEventW_impl_init_v3 .section .text.nvtxNameCuEventA_impl_init_v3,"axG",@progbits,nvtxNameCuEventA_impl_init_v3,comdat .weak nvtxNameCuEventA_impl_init_v3 .hidden nvtxNameCuEventA_impl_init_v3 .type nvtxNameCuEventA_impl_init_v3, @function nvtxNameCuEventA_impl_init_v3: .LFB8639: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 216+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L774 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L774: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8639: .size nvtxNameCuEventA_impl_init_v3, .-nvtxNameCuEventA_impl_init_v3 .section .text.nvtxNameCuStreamW_impl_init_v3,"axG",@progbits,nvtxNameCuStreamW_impl_init_v3,comdat .weak nvtxNameCuStreamW_impl_init_v3 .hidden nvtxNameCuStreamW_impl_init_v3 .type nvtxNameCuStreamW_impl_init_v3, @function nvtxNameCuStreamW_impl_init_v3: .LFB8638: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 208+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L777 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L777: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8638: .size nvtxNameCuStreamW_impl_init_v3, .-nvtxNameCuStreamW_impl_init_v3 .section .text.nvtxNameCuStreamA_impl_init_v3,"axG",@progbits,nvtxNameCuStreamA_impl_init_v3,comdat .weak nvtxNameCuStreamA_impl_init_v3 .hidden nvtxNameCuStreamA_impl_init_v3 .type nvtxNameCuStreamA_impl_init_v3, @function nvtxNameCuStreamA_impl_init_v3: .LFB8637: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 200+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L780 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L780: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8637: .size nvtxNameCuStreamA_impl_init_v3, .-nvtxNameCuStreamA_impl_init_v3 .section .text.nvtxNameCuContextW_impl_init_v3,"axG",@progbits,nvtxNameCuContextW_impl_init_v3,comdat .weak nvtxNameCuContextW_impl_init_v3 .hidden nvtxNameCuContextW_impl_init_v3 .type nvtxNameCuContextW_impl_init_v3, @function nvtxNameCuContextW_impl_init_v3: .LFB8636: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 192+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L783 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L783: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8636: .size nvtxNameCuContextW_impl_init_v3, .-nvtxNameCuContextW_impl_init_v3 .section .text.nvtxNameCuContextA_impl_init_v3,"axG",@progbits,nvtxNameCuContextA_impl_init_v3,comdat .weak nvtxNameCuContextA_impl_init_v3 .hidden nvtxNameCuContextA_impl_init_v3 .type nvtxNameCuContextA_impl_init_v3, @function nvtxNameCuContextA_impl_init_v3: .LFB8635: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 184+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L786 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L786: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8635: .size nvtxNameCuContextA_impl_init_v3, .-nvtxNameCuContextA_impl_init_v3 .section .text.nvtxNameCuDeviceW_impl_init_v3,"axG",@progbits,nvtxNameCuDeviceW_impl_init_v3,comdat .weak nvtxNameCuDeviceW_impl_init_v3 .hidden nvtxNameCuDeviceW_impl_init_v3 .type nvtxNameCuDeviceW_impl_init_v3, @function nvtxNameCuDeviceW_impl_init_v3: .LFB8634: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 176+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L789 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L789: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8634: .size nvtxNameCuDeviceW_impl_init_v3, .-nvtxNameCuDeviceW_impl_init_v3 .section .text.nvtxNameCuDeviceA_impl_init_v3,"axG",@progbits,nvtxNameCuDeviceA_impl_init_v3,comdat .weak nvtxNameCuDeviceA_impl_init_v3 .hidden nvtxNameCuDeviceA_impl_init_v3 .type nvtxNameCuDeviceA_impl_init_v3, @function nvtxNameCuDeviceA_impl_init_v3: .LFB8633: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 168+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L792 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L792: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8633: .size nvtxNameCuDeviceA_impl_init_v3, .-nvtxNameCuDeviceA_impl_init_v3 .section .text.nvtxNameOsThreadW_impl_init_v3,"axG",@progbits,nvtxNameOsThreadW_impl_init_v3,comdat .weak nvtxNameOsThreadW_impl_init_v3 .hidden nvtxNameOsThreadW_impl_init_v3 .type nvtxNameOsThreadW_impl_init_v3, @function nvtxNameOsThreadW_impl_init_v3: .LFB8617: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 160+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L795 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L795: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8617: .size nvtxNameOsThreadW_impl_init_v3, .-nvtxNameOsThreadW_impl_init_v3 .section .text.nvtxNameOsThreadA_impl_init_v3,"axG",@progbits,nvtxNameOsThreadA_impl_init_v3,comdat .weak nvtxNameOsThreadA_impl_init_v3 .hidden nvtxNameOsThreadA_impl_init_v3 .type nvtxNameOsThreadA_impl_init_v3, @function nvtxNameOsThreadA_impl_init_v3: .LFB8616: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 152+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L798 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L798: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8616: .size nvtxNameOsThreadA_impl_init_v3, .-nvtxNameOsThreadA_impl_init_v3 .section .text.nvtxNameCategoryW_impl_init_v3,"axG",@progbits,nvtxNameCategoryW_impl_init_v3,comdat .weak nvtxNameCategoryW_impl_init_v3 .hidden nvtxNameCategoryW_impl_init_v3 .type nvtxNameCategoryW_impl_init_v3, @function nvtxNameCategoryW_impl_init_v3: .LFB8615: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 144+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L801 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L801: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8615: .size nvtxNameCategoryW_impl_init_v3, .-nvtxNameCategoryW_impl_init_v3 .section .text.nvtxNameCategoryA_impl_init_v3,"axG",@progbits,nvtxNameCategoryA_impl_init_v3,comdat .weak nvtxNameCategoryA_impl_init_v3 .hidden nvtxNameCategoryA_impl_init_v3 .type nvtxNameCategoryA_impl_init_v3, @function nvtxNameCategoryA_impl_init_v3: .LFB8614: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 136+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L804 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L804: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8614: .size nvtxNameCategoryA_impl_init_v3, .-nvtxNameCategoryA_impl_init_v3 .section .text.nvtxRangePop_impl_init_v3,"axG",@progbits,nvtxRangePop_impl_init_v3,comdat .weak nvtxRangePop_impl_init_v3 .hidden nvtxRangePop_impl_init_v3 .type nvtxRangePop_impl_init_v3, @function nvtxRangePop_impl_init_v3: .LFB8613: .cfi_startproc endbr64 pushq %rsi .cfi_def_cfa_offset 16 call nvtxInitOnce_v3 movq 128+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L808 popq %rcx .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L808: .cfi_restore_state movl $-2, %eax popq %rdx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8613: .size nvtxRangePop_impl_init_v3, .-nvtxRangePop_impl_init_v3 .section .text.nvtxRangePushW_impl_init_v3,"axG",@progbits,nvtxRangePushW_impl_init_v3,comdat .weak nvtxRangePushW_impl_init_v3 .hidden nvtxRangePushW_impl_init_v3 .type nvtxRangePushW_impl_init_v3, @function nvtxRangePushW_impl_init_v3: .LFB8612: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 120+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L811 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L811: .cfi_restore_state movl $-2, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8612: .size nvtxRangePushW_impl_init_v3, .-nvtxRangePushW_impl_init_v3 .section .text.nvtxRangePushA_impl_init_v3,"axG",@progbits,nvtxRangePushA_impl_init_v3,comdat .weak nvtxRangePushA_impl_init_v3 .hidden nvtxRangePushA_impl_init_v3 .type nvtxRangePushA_impl_init_v3, @function nvtxRangePushA_impl_init_v3: .LFB8611: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 112+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L814 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L814: .cfi_restore_state movl $-2, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8611: .size nvtxRangePushA_impl_init_v3, .-nvtxRangePushA_impl_init_v3 .section .text.nvtxRangePushEx_impl_init_v3,"axG",@progbits,nvtxRangePushEx_impl_init_v3,comdat .weak nvtxRangePushEx_impl_init_v3 .hidden nvtxRangePushEx_impl_init_v3 .type nvtxRangePushEx_impl_init_v3, @function nvtxRangePushEx_impl_init_v3: .LFB8610: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 104+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L817 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L817: .cfi_restore_state movl $-2, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8610: .size nvtxRangePushEx_impl_init_v3, .-nvtxRangePushEx_impl_init_v3 .section .text.nvtxRangeEnd_impl_init_v3,"axG",@progbits,nvtxRangeEnd_impl_init_v3,comdat .weak nvtxRangeEnd_impl_init_v3 .hidden nvtxRangeEnd_impl_init_v3 .type nvtxRangeEnd_impl_init_v3, @function nvtxRangeEnd_impl_init_v3: .LFB8609: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 96+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L819 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L819: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8609: .size nvtxRangeEnd_impl_init_v3, .-nvtxRangeEnd_impl_init_v3 .section .text.nvtxRangeStartW_impl_init_v3,"axG",@progbits,nvtxRangeStartW_impl_init_v3,comdat .weak nvtxRangeStartW_impl_init_v3 .hidden nvtxRangeStartW_impl_init_v3 .type nvtxRangeStartW_impl_init_v3, @function nvtxRangeStartW_impl_init_v3: .LFB8608: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 88+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L823 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L823: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8608: .size nvtxRangeStartW_impl_init_v3, .-nvtxRangeStartW_impl_init_v3 .section .text.nvtxRangeStartA_impl_init_v3,"axG",@progbits,nvtxRangeStartA_impl_init_v3,comdat .weak nvtxRangeStartA_impl_init_v3 .hidden nvtxRangeStartA_impl_init_v3 .type nvtxRangeStartA_impl_init_v3, @function nvtxRangeStartA_impl_init_v3: .LFB8607: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 80+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L826 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L826: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8607: .size nvtxRangeStartA_impl_init_v3, .-nvtxRangeStartA_impl_init_v3 .section .text.nvtxRangeStartEx_impl_init_v3,"axG",@progbits,nvtxRangeStartEx_impl_init_v3,comdat .weak nvtxRangeStartEx_impl_init_v3 .hidden nvtxRangeStartEx_impl_init_v3 .type nvtxRangeStartEx_impl_init_v3, @function nvtxRangeStartEx_impl_init_v3: .LFB8606: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 72+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L829 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L829: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8606: .size nvtxRangeStartEx_impl_init_v3, .-nvtxRangeStartEx_impl_init_v3 .section .text.nvtxMarkW_impl_init_v3,"axG",@progbits,nvtxMarkW_impl_init_v3,comdat .weak nvtxMarkW_impl_init_v3 .hidden nvtxMarkW_impl_init_v3 .type nvtxMarkW_impl_init_v3, @function nvtxMarkW_impl_init_v3: .LFB8605: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 64+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L831 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L831: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8605: .size nvtxMarkW_impl_init_v3, .-nvtxMarkW_impl_init_v3 .section .text.nvtxMarkA_impl_init_v3,"axG",@progbits,nvtxMarkA_impl_init_v3,comdat .weak nvtxMarkA_impl_init_v3 .hidden nvtxMarkA_impl_init_v3 .type nvtxMarkA_impl_init_v3, @function nvtxMarkA_impl_init_v3: .LFB8604: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 56+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L834 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L834: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8604: .size nvtxMarkA_impl_init_v3, .-nvtxMarkA_impl_init_v3 .section .text.nvtxMarkEx_impl_init_v3,"axG",@progbits,nvtxMarkEx_impl_init_v3,comdat .weak nvtxMarkEx_impl_init_v3 .hidden nvtxMarkEx_impl_init_v3 .type nvtxMarkEx_impl_init_v3, @function nvtxMarkEx_impl_init_v3: .LFB8603: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 48+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L837 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L837: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8603: .size nvtxMarkEx_impl_init_v3, .-nvtxMarkEx_impl_init_v3 .text .globl _Z27__device_stub__Z2MVPiS_S_iiPiS_S_ii .type _Z27__device_stub__Z2MVPiS_S_iiPiS_S_ii, @function _Z27__device_stub__Z2MVPiS_S_iiPiS_S_ii: .LFB11325: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rdx, 8(%rsp) leaq 32(%rsp), %rdx movl %ecx, 4(%rsp) leaq 40(%rsp), %rcx movl %r8d, (%rsp) movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 8(%rsp), %rax movq %rax, 112(%rsp) leaq 4(%rsp), %rax movq %rax, 120(%rsp) movq %rsp, %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L840 pushq 40(%rsp) .cfi_def_cfa_offset 168 leaq _Z2MVPiS_S_ii(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 176 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L840: movq 136(%rsp), %rax subq %fs:40, %rax je .L842 call __stack_chk_fail@PLT .L842: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11325: .size _Z27__device_stub__Z2MVPiS_S_iiPiS_S_ii, .-_Z27__device_stub__Z2MVPiS_S_iiPiS_S_ii .globl _Z2MVPiS_S_ii .type _Z2MVPiS_S_ii, @function _Z2MVPiS_S_ii: .LFB11326: .cfi_startproc endbr64 jmp _Z27__device_stub__Z2MVPiS_S_iiPiS_S_ii .cfi_endproc .LFE11326: .size _Z2MVPiS_S_ii, .-_Z2MVPiS_S_ii .section .rodata.str1.1,"aMS",@progbits,1 .LC11: .string "_ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIiEEiEEEEvT0_T1_" .LC12: .string "_ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv" .LC13: .string "_Z2MVPiS_S_ii" .LC14: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std3__45__cpo5beginE" .LC15: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std3__45__cpo3endE" .LC16: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std3__45__cpo6cbeginE" .LC17: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std3__45__cpo4cendE" .LC18: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std3__45__cpo6rbeginE" .LC19: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std3__45__cpo4rendE" .LC20: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std3__45__cpo7crbeginE" .LC21: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std3__45__cpo5crendE" .LC22: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std3__447_GLOBAL__N__5694b4a5_14_MV_G_global_cu_a89048fa6ignoreE" .LC23: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std3__419piecewise_constructE" .LC24: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std3__48in_placeE" .LC25: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std3__47nulloptE" .LC26: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std3__420unreachable_sentinelE" .LC27: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std6ranges3__45__cpo4swapE" .LC28: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std6ranges3__45__cpo9iter_moveE" .LC29: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std6ranges3__45__cpo7advanceE" .LC30: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std6ranges3__45__cpo5beginE" .LC31: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std6ranges3__45__cpo3endE" .LC32: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std6ranges3__45__cpo6cbeginE" .LC33: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std6ranges3__45__cpo4cendE" .LC34: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std6ranges3__45__cpo9iter_swapE" .LC35: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std6ranges3__45__cpo4nextE" .LC36: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std6ranges3__45__cpo4prevE" .LC37: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std6ranges3__45__cpo4dataE" .LC38: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std6ranges3__45__cpo5cdataE" .LC39: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std6ranges3__45__cpo4sizeE" .LC40: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std6ranges3__45__cpo5ssizeE" .LC41: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa4cuda3std6ranges3__45__cpo8distanceE" .LC42: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa6thrust20THRUST_200700_890_NS8cuda_cub3parE" .LC43: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa6thrust20THRUST_200700_890_NS8cuda_cub10par_nosyncE" .LC44: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa6thrust20THRUST_200700_890_NS6system6detail10sequential3seqE" .LC45: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa6thrust20THRUST_200700_890_NS12placeholders2_1E" .LC46: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa6thrust20THRUST_200700_890_NS12placeholders2_2E" .LC47: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa6thrust20THRUST_200700_890_NS12placeholders2_3E" .LC48: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa6thrust20THRUST_200700_890_NS12placeholders2_4E" .LC49: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa6thrust20THRUST_200700_890_NS12placeholders2_5E" .LC50: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa6thrust20THRUST_200700_890_NS12placeholders2_6E" .LC51: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa6thrust20THRUST_200700_890_NS12placeholders2_7E" .LC52: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa6thrust20THRUST_200700_890_NS12placeholders2_8E" .LC53: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa6thrust20THRUST_200700_890_NS12placeholders2_9E" .LC54: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa6thrust20THRUST_200700_890_NS12placeholders3_10E" .LC55: .string "_ZN45_INTERNAL_5694b4a5_14_MV_G_global_cu_a89048fa6thrust20THRUST_200700_890_NS3seqE" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB11332: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC11(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIiEEiEEEEvT0_T1_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC12(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC13(%rip), %rdx movq %rbx, %rdi leaq _Z2MVPiS_S_ii(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r8d, %r8d movq %rbx, %rdi pushq $0 .cfi_def_cfa_offset 24 leaq .LC14(%rip), %rdx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo5beginE(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC15(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo3endE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC16(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo6cbeginE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC17(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo4cendE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC18(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo6rbeginE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC19(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo4rendE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC20(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo7crbeginE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC21(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo5crendE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC22(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__447_GLOBAL__N__5694b4a5_14_MV_G_global_cu_a89048fa6ignoreE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC23(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__419piecewise_constructE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC24(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__48in_placeE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC25(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__47nulloptE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC26(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__420unreachable_sentinelE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC27(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4swapE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC28(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo9iter_moveE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC29(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo7advanceE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC30(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo5beginE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC31(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo3endE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC32(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo6cbeginE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC33(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4cendE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC34(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo9iter_swapE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC35(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4nextE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC36(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4prevE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC37(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4dataE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC38(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo5cdataE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC39(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4sizeE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC40(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo5ssizeE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC41(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo8distanceE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC42(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cubL3parE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC43(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cubL10par_nosyncE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC44(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS6system6detail10sequentialL3seqE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC45(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_1E(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC46(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_2E(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC47(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_3E(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC48(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_4E(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC49(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_5E(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC50(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_6E(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC51(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_7E(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC52(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_8E(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC53(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_9E(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC54(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL3_10E(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC55(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NSL3seqE(%rip), %rsi call __cudaRegisterVar@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE11332: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .rodata._ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i.str1.1,"aMS",@progbits,1 .LC56: .string "Failed to query current device" .section .text._ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,"axG",@progbits,_ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,comdat .align 2 .weak _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i .type _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i, @function _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i: .LFB11734: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA11734 endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 movq %rdi, %r13 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %rsi, %r12 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movslq %edx, %rbx subq $168, %rsp .cfi_def_cfa_offset 224 movq %fs:40, %rax movq %rax, 152(%rsp) xorl %eax, %eax movb _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count(%rip), %al testb %al, %al jne .L849 leaq _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count(%rip), %r14 movq %r14, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L849 movq %rsp, %rdi movl $-1, (%rsp) .LEHB6: call cudaGetDeviceCount@PLT movl %eax, %ebp call cudaGetLastError@PLT .LEHE6: testl %ebp, %ebp sete %dl testl %eax, %eax setne %al testb %al, %dl jne .L876 testl %ebp, %ebp je .L851 .L876: movl $-1, (%rsp) .L851: movl (%rsp), %eax movq %r14, %rdi movl %eax, _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count(%rip) call __cxa_guard_release@PLT .L849: cmpl _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count(%rip), %ebx jge .L853 testl %ebx, %ebx js .L853 jmp .L897 .L874: endbr64 movq %rax, %rbx .L855: movq %r14, %rdi call __cxa_guard_abort@PLT jmp .L896 .L897: imulq $12, %rbx, %rbp addq %r13, %rbp movl 0(%rbp), %eax cmpl $2, %eax je .L871 jmp .L898 .L853: movl $101, %eax salq $32, %rax jmp .L859 .L898: xorl %eax, %eax movl $1, %edx lock cmpxchgl %edx, 0(%rbp) jne .L860 movl (%r12), %eax leaq 4(%rsp), %rdi movl %eax, (%rsp) xorl %eax, %eax movl %eax, 4(%rsp) .LEHB7: call cudaGetDevice@PLT movl %eax, %r12d testl %eax, %eax je .L861 call cudaGetLastError@PLT leaq .LC56(%rip), %rsi movq 152(%rsp), %rax subq %fs:40, %rax je .L895 jmp .L894 .L861: movl (%rsp), %edi cmpl %edi, 4(%rsp) je .L863 call cudaSetDevice@PLT movl %eax, %r12d testl %eax, %eax je .L863 call cudaGetLastError@PLT leaq .LC7(%rip), %rsi movq 152(%rsp), %rax subq %fs:40, %rax jne .L894 .L895: movl %r12d, %edi call _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .LEHE7: .L863: leaq 8(%rsp), %rdi leaq _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv(%rip), %rsi movq %rsp, %r15 .LEHB8: call cudaFuncGetAttributes@PLT movl %eax, %r14d call cudaGetLastError@PLT .LEHE8: movl %eax, %r12d testl %r14d, %r14d jne .L877 testl %eax, %eax jne .L865 .L877: movl %r14d, %r12d .L865: imull $10, 40(%rsp), %eax movq %r15, %rdi movl %eax, 4(%rbp) call _ZN4cuda3__423__ensure_current_deviceD1Ev movl %r12d, 8(%rbp) testl %r12d, %r12d je .L868 .LEHB9: call cudaGetLastError@PLT jmp .L868 .L875: endbr64 movq %rax, %rbx .L869: movq %r15, %rdi call _ZN4cuda3__423__ensure_current_deviceD1Ev .L896: movq 152(%rsp), %rax subq %fs:40, %rax jne .L894 movq %rbx, %rdi call _Unwind_Resume@PLT .LEHE9: .L868: movl $2, 0(%rbp) jmp .L871 .L860: decl %eax jne .L871 .L872: movl 0(%rbp), %eax cmpl $2, %eax jne .L872 .L871: imulq $12, %rbx, %rbx movq 4(%r13,%rbx), %rax .L859: movq 152(%rsp), %rdx subq %fs:40, %rdx je .L873 .L894: call __stack_chk_fail@PLT .L873: addq $168, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11734: .section .gcc_except_table._ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,"aG",@progbits,_ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,comdat .LLSDA11734: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE11734-.LLSDACSB11734 .LLSDACSB11734: .uleb128 .LEHB6-.LFB11734 .uleb128 .LEHE6-.LEHB6 .uleb128 .L874-.LFB11734 .uleb128 0 .uleb128 .LEHB7-.LFB11734 .uleb128 .LEHE7-.LEHB7 .uleb128 0 .uleb128 0 .uleb128 .LEHB8-.LFB11734 .uleb128 .LEHE8-.LEHB8 .uleb128 .L875-.LFB11734 .uleb128 0 .uleb128 .LEHB9-.LFB11734 .uleb128 .LEHE9-.LEHB9 .uleb128 0 .uleb128 0 .LLSDACSE11734: .section .text._ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,"axG",@progbits,_ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,comdat .size _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i, .-_ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i .section .text._ZN3cub17CUB_200700_890_NS10PtxVersionERi,"axG",@progbits,_ZN3cub17CUB_200700_890_NS10PtxVersionERi,comdat .weak _ZN3cub17CUB_200700_890_NS10PtxVersionERi .type _ZN3cub17CUB_200700_890_NS10PtxVersionERi, @function _ZN3cub17CUB_200700_890_NS10PtxVersionERi: .LFB7124: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rdi, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 subq $16, %rsp .cfi_def_cfa_offset 64 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax leaq 4(%rsp), %r13 movl $-1, 4(%rsp) movq %r13, %rdi call cudaGetDevice@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx sete %dl testl %eax, %eax setne %al testb %al, %dl jne .L906 testl %ebx, %ebx jne .L906 movl 4(%rsp), %r12d jmp .L900 .L906: orl $-1, %r12d .L900: movb _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache(%rip), %al leaq _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache(%rip), %rbx testb %al, %al jne .L902 leaq _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache(%rip), %r14 movq %r14, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L902 movl $384, %ecx xorl %eax, %eax movq %rbx, %rdi rep stosl movq %r14, %rdi call __cxa_guard_release@PLT .L902: movl %r12d, %edx movq %r13, %rsi movq %rbx, %rdi movl %r12d, 4(%rsp) call _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i movq %rax, %r12 movq %rax, %rbx call cudaGetLastError@PLT shrq $32, %r12 orl %r12d, %eax movl %r12d, %r13d jne .L899 movl %ebx, 0(%rbp) .L899: movq 8(%rsp), %rax subq %fs:40, %rax je .L905 call __stack_chk_fail@PLT .L905: addq $16, %rsp .cfi_def_cfa_offset 48 movl %r13d, %eax popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE7124: .size _ZN3cub17CUB_200700_890_NS10PtxVersionERi, .-_ZN3cub17CUB_200700_890_NS10PtxVersionERi .section .rodata._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.str1.1,"aMS",@progbits,1 .LC57: .string "basic_string: construction from null is not valid" .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC5IS3_EEPKcRKS3_,comdat .align 2 .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_, @function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_: .LFB11746: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $16, %rsp .cfi_def_cfa_offset 48 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax leaq 16(%rdi), %rax movq %rax, (%rdi) testq %rsi, %rsi jne .L912 movq 8(%rsp), %rax subq %fs:40, %rax jne .L917 leaq .LC57(%rip), %rdi call _ZSt19__throw_logic_errorPKc@PLT .L912: movq %rdi, %rbx movq %rsi, %rdi movq %rsi, %rbp call strlen@PLT movq %rax, (%rsp) leaq 0(%rbp,%rax), %r12 cmpq $15, %rax jbe .L914 movq %rsp, %rsi xorl %edx, %edx movq %rbx, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm@PLT movq %rax, (%rbx) movq (%rsp), %rax movq %rax, 16(%rbx) .L914: movq (%rbx), %rdi movq %r12, %rdx movq %rbp, %rsi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_@PLT movq (%rsp), %rax movq (%rbx), %rdx movq %rax, 8(%rbx) movb $0, (%rdx,%rax) movq 8(%rsp), %rax subq %fs:40, %rax je .L915 .L917: call __stack_chk_fail@PLT .L915: addq $16, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11746: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_, .-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .set _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei.str1.1,"aMS",@progbits,1 .LC58: .string "Unknown error" .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei .type _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei: .LFB8368: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA8368 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movl %edx, %r12d pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movq %rdi, %rbx subq $24, %rsp .cfi_def_cfa_offset 64 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax movb _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err(%rip), %al testb %al, %al jne .L920 leaq _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L920 leaq _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err(%rip), %r13 leaq 7(%rsp), %rdx leaq .LC58(%rip), %rsi movq %r13, %rdi .LEHB10: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE10: movq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev@GOTPCREL(%rip), %rdi leaq __dso_handle(%rip), %rdx movq %r13, %rsi call __cxa_atexit@PLT movq %rbp, %rdi call __cxa_guard_release@PLT .L920: movl %r12d, %edi call strerror@PLT movq %rax, %rsi testq %rax, %rax je .L922 leaq 7(%rsp), %rdx movq %rbx, %rdi .LEHB11: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ jmp .L918 .L922: leaq _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err(%rip), %rsi movq %rbx, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_@PLT jmp .L918 .L927: endbr64 movq %rax, %rbx .L924: movq %rbp, %rdi call __cxa_guard_abort@PLT movq 8(%rsp), %rax subq %fs:40, %rax jne .L932 movq %rbx, %rdi call _Unwind_Resume@PLT .LEHE11: .L918: movq 8(%rsp), %rax subq %fs:40, %rax je .L926 .L932: call __stack_chk_fail@PLT .L926: addq $24, %rsp .cfi_def_cfa_offset 40 movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8368: .section .gcc_except_table._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,"aG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,comdat .LLSDA8368: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE8368-.LLSDACSB8368 .LLSDACSB8368: .uleb128 .LEHB10-.LFB8368 .uleb128 .LEHE10-.LEHB10 .uleb128 .L927-.LFB8368 .uleb128 0 .uleb128 .LEHB11-.LFB8368 .uleb128 .LEHE11-.LEHB11 .uleb128 0 .uleb128 0 .LLSDACSE8368: .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,comdat .size _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei.str1.1,"aMS",@progbits,1 .LC59: .string "unknown error" .LC60: .string "cudaErrorUnknown" .section .text._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei .type _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei, @function _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei: .LFB8433: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA8433 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movq %rdi, %r12 movl %edx, %edi pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movl %edx, %ebp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 subq $88, %rsp .cfi_def_cfa_offset 128 movq %fs:40, %rax movq %rax, 72(%rsp) xorl %eax, %eax .LEHB12: call cudaGetErrorString@PLT movl %ebp, %edi movq %rax, %rbx call cudaGetErrorName@PLT movq %rax, %rsi testq %rbx, %rbx jne .L934 leaq .LC59(%rip), %rbx .L934: testq %rsi, %rsi jne .L935 leaq .LC60(%rip), %rsi .L935: leaq 8(%rsp), %rbp leaq 7(%rsp), %rdx movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE12: leaq .LC4(%rip), %rsi movq %rbp, %rdi .LEHB13: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc@PLT .LEHE13: leaq 40(%rsp), %r13 movq %rax, %rsi movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_@PLT movq %rbx, %rsi movq %r13, %rdi .LEHB14: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc@PLT .LEHE14: movq %rax, %rsi movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_@PLT movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq 72(%rsp), %rax subq %fs:40, %rax je .L939 jmp .L944 .L943: endbr64 movq %rax, %rbx .L936: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L937 .L942: endbr64 movq %rax, %rbx .L937: movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq 72(%rsp), %rax subq %fs:40, %rax jne .L944 movq %rbx, %rdi .LEHB15: call _Unwind_Resume@PLT .LEHE15: .L944: call __stack_chk_fail@PLT .L939: addq $88, %rsp .cfi_def_cfa_offset 40 movq %r12, %rax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8433: .section .gcc_except_table._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,"aG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,comdat .LLSDA8433: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE8433-.LLSDACSB8433 .LLSDACSB8433: .uleb128 .LEHB12-.LFB8433 .uleb128 .LEHE12-.LEHB12 .uleb128 0 .uleb128 0 .uleb128 .LEHB13-.LFB8433 .uleb128 .LEHE13-.LEHB13 .uleb128 .L942-.LFB8433 .uleb128 0 .uleb128 .LEHB14-.LFB8433 .uleb128 .LEHE14-.LEHB14 .uleb128 .L943-.LFB8433 .uleb128 0 .uleb128 .LEHB15-.LFB8433 .uleb128 .LEHE15-.LEHB15 .uleb128 0 .uleb128 0 .LLSDACSE8433: .section .text._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,comdat .size _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei, .-_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei .section .text._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm .type _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm, @function _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm: .LFB12378: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12378 endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 subq $96, %rsp .cfi_def_cfa_offset 144 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax leaq 16(%rsp), %rdi .LEHB16: call cudaMalloc@PLT testl %eax, %eax je .L947 movl %eax, %ebp leaq 24(%rsp), %r12 call cudaGetLastError@PLT .LEHE16: movl $40, %edi call __cxa_allocate_exception@PLT movq %rax, %rbx call _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv movl %ebp, %edx movq %r12, %rdi movq %rax, %rsi movq (%rax), %rax .LEHB17: call *48(%rax) .LEHE17: leaq 56(%rsp), %r14 movq 24(%rsp), %rsi leaq 15(%rsp), %rdx movq %r14, %rdi .LEHB18: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE18: leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE(%rip), %rax movb $0, 24(%rbx) movq %rbx, %rdi leaq 8(%rbx), %r13 movq %rax, (%rbx) leaq 24(%rbx), %rax movq %rax, 8(%rbx) xorl %eax, %eax movq %rax, 16(%rbx) call _ZNKSt9bad_alloc4whatEv@PLT movq %rax, %rdi movq %rax, %rbp call strlen@PLT movq 16(%rbx), %rdx movq %rbp, %rcx xorl %esi, %esi movq %rax, %r8 movq %r13, %rdi .LEHB19: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm@PLT leaq .LC4(%rip), %rsi movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc@PLT movq 64(%rsp), %rdx movq 56(%rsp), %rsi movabsq $4611686018427387903, %rax subq 16(%rbx), %rax cmpq %rdx, %rax jnb .L948 movq 88(%rsp), %rax subq %fs:40, %rax jne .L961 leaq .LC5(%rip), %rdi call _ZSt20__throw_length_errorPKc@PLT .L948: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm@PLT .LEHE19: jmp .L964 .L959: endbr64 movq %rax, %rbp .L951: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbx, %rdi call _ZNSt9bad_allocD2Ev@PLT movq %r14, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L952 .L964: movq %r14, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq 88(%rsp), %rax subq %fs:40, %rax jne .L961 leaq _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev(%rip), %rdx leaq _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE(%rip), %rsi movq %rbx, %rdi .LEHB20: call __cxa_throw@PLT .L947: movq 16(%rsp), %rax movq 88(%rsp), %rdx subq %fs:40, %rdx je .L956 jmp .L961 .L958: endbr64 movq %rax, %rbp .L952: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L954 .L957: endbr64 movq %rax, %rbp .L954: movq %rbx, %rdi call __cxa_free_exception@PLT movq 88(%rsp), %rax subq %fs:40, %rax jne .L961 movq %rbp, %rdi call _Unwind_Resume@PLT .LEHE20: .L961: call __stack_chk_fail@PLT .L956: addq $96, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12378: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,comdat .LLSDA12378: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12378-.LLSDACSB12378 .LLSDACSB12378: .uleb128 .LEHB16-.LFB12378 .uleb128 .LEHE16-.LEHB16 .uleb128 0 .uleb128 0 .uleb128 .LEHB17-.LFB12378 .uleb128 .LEHE17-.LEHB17 .uleb128 .L957-.LFB12378 .uleb128 0 .uleb128 .LEHB18-.LFB12378 .uleb128 .LEHE18-.LEHB18 .uleb128 .L958-.LFB12378 .uleb128 0 .uleb128 .LEHB19-.LFB12378 .uleb128 .LEHE19-.LEHB19 .uleb128 .L959-.LFB12378 .uleb128 0 .uleb128 .LEHB20-.LFB12378 .uleb128 .LEHE20-.LEHB20 .uleb128 0 .uleb128 0 .LLSDACSE12378: .section .text._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,comdat .size _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm, .-_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm .section .text._ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm .type _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm, @function _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm: .LFB12362: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 movq 8(%rdi), %rdi call _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm popq %rdx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12362: .size _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm, .-_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm .section .text._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIiNS0_16device_allocatorIiEEE10deallocateEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIiNS0_16device_allocatorIiEEE10deallocateEv,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIiNS0_16device_allocatorIiEEE10deallocateEv .type _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIiNS0_16device_allocatorIiEEE10deallocateEv, @function _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIiNS0_16device_allocatorIiEEE10deallocateEv: .LFB12255: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12255 endbr64 movq 16(%rdi), %rdx testq %rdx, %rdx je .L973 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx movq 8(%rdi), %rsi salq $2, %rdx movq (%rdi), %rdi movl $4, %ecx call _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm xorl %eax, %eax movq %rax, 8(%rbx) movq %rax, 16(%rbx) popq %rbx .cfi_def_cfa_offset 8 ret .L973: .cfi_restore 3 ret .cfi_endproc .LFE12255: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIiNS0_16device_allocatorIiEEE10deallocateEv,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIiNS0_16device_allocatorIiEEE10deallocateEv,comdat .LLSDA12255: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12255-.LLSDACSB12255 .LLSDACSB12255: .LLSDACSE12255: .section .text._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIiNS0_16device_allocatorIiEEE10deallocateEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIiNS0_16device_allocatorIiEEE10deallocateEv,comdat .size _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIiNS0_16device_allocatorIiEEE10deallocateEv, .-_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIiNS0_16device_allocatorIiEEE10deallocateEv .section .rodata._ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v.str1.1,"aMS",@progbits,1 .LC61: .string "CCCL" .section .text._ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,"axG",@progbits,_ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,comdat .weak _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v .type _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v, @function _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v: .LFB12487: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12487 endbr64 movb _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d(%rip), %al testb %al, %al jne .L986 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d(%rip), %rbx movq %rbx, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L978 movq 480+nvtxGlobals_v3(%rip), %rdx xorl %eax, %eax testq %rdx, %rdx je .L980 leaq .LC61(%rip), %rdi call *%rdx .L980: movq %rbx, %rdi movq %rax, _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d(%rip) call __cxa_guard_release@PLT .L978: leaq _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d(%rip), %rax popq %rbx .cfi_def_cfa_offset 8 ret .L986: .cfi_restore 3 leaq _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d(%rip), %rax ret .cfi_endproc .LFE12487: .section .gcc_except_table._ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,"aG",@progbits,_ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,comdat .LLSDA12487: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12487-.LLSDACSB12487 .LLSDACSB12487: .LLSDACSE12487: .section .text._ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,"axG",@progbits,_ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,comdat .size _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v, .-_ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v .section .text._ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev,"axG",@progbits,_ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED5Ev,comdat .align 2 .weak _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev .hidden _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev .type _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev, @function _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev: .LFB12469: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12469 endbr64 cmpb $0, 1(%rdi) je .L992 pushq %rax .cfi_def_cfa_offset 16 call _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v movq (%rax), %rdi call nvtxDomainRangePop popq %rdx .cfi_def_cfa_offset 8 ret .L992: ret .cfi_endproc .LFE12469: .section .gcc_except_table._ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev,"aG",@progbits,_ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED5Ev,comdat .LLSDA12469: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12469-.LLSDACSB12469 .LLSDACSB12469: .LLSDACSE12469: .section .text._ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev,"axG",@progbits,_ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED5Ev,comdat .size _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev, .-_ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev .weak _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED1Ev .hidden _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED1Ev .set _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED1Ev,_ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev .section .rodata.str1.1 .LC62: .string "matrix_vector_gpu_5000_points_Tesla.csv" .LC63: .string "iter: " .LC66: .string "cub::DeviceFor::Bulk" .LC67: .string "parallel_for failed" .LC68: .string "parallel_for: failed to synchronize" .LC71: .string "," .LC72: .string ",\n" .section .rodata .align 32 .LC0: .value 3 .value 48 .long 0 .long 0 .long 0 .long 0 .long 0 .quad 0 .long 0 .zero 4 .quad 0 .section .text.startup .globl main .type main, @function main: .LFB11300: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA11300 endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $760, %rsp .cfi_def_cfa_offset 816 movq %fs:40, %rax movq %rax, 744(%rsp) xorl %eax, %eax leaq 232(%rsp), %rax movq %rax, %rdi movq %rax, 8(%rsp) .LEHB21: call _ZNSt14basic_ofstreamIcSt11char_traitsIcEEC1Ev@PLT .LEHE21: movq 8(%rsp), %rdi movl $16, %edx leaq .LC62(%rip), %rsi .LEHB22: call _ZNSt14basic_ofstreamIcSt11char_traitsIcEE4openEPKcSt13_Ios_Openmode@PLT xorl %esi, %esi movl %esi, 20(%rsp) .L1034: movl 20(%rsp), %eax movl $10, %ecx cltd idivl %ecx testl %edx, %edx jne .L996 leaq .LC63(%rip), %rsi leaq _ZSt4cout(%rip), %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl 20(%rsp), %esi movq %rax, %rdi call _ZNSolsEi@PLT movq %rax, %rdi call _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@PLT .LEHE22: .L996: call rand@PLT movl $1024, %r12d leaq _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource(%rip), %r13 cltd idivl %r12d leal 1(%rdx), %ebx call rand@PLT cltd idivl %r12d leal 1(%rdx), %ebp call rand@PLT movl %eax, 24(%rsp) movl %ebx, %eax imull %ebp, %eax cvtsi2sdl %eax, %xmm3 movl %eax, 16(%rsp) movaps %xmm3, %xmm0 movsd %xmm3, 48(%rsp) call log2@PLT addsd .LC64(%rip), %xmm0 movl 24(%rsp), %eax cltd cvttsd2sil %xmm0, %ecx movsd .LC65(%rip), %xmm0 idivl %ecx cvtsi2sdl %edx, %xmm1 call pow@PLT movsd .LC64(%rip), %xmm2 movslq 16(%rsp), %r12 divsd %xmm0, %xmm2 movsd %xmm2, 40(%rsp) movb _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource(%rip), %al testb %al, %al jne .L998 leaq _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource(%rip), %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L998 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE(%rip), %rax leaq _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource(%rip), %r14 movq %rax, _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource(%rip) movb _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource(%rip), %al testb %al, %al jne .L1001 leaq _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource(%rip), %r15 movq %r15, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1001 leaq _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED1Ev(%rip), %rdi leaq __dso_handle(%rip), %rdx movq %r14, %rsi call __cxa_atexit@PLT movq %r15, %rdi call __cxa_guard_release@PLT .L1001: leaq _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED1Ev(%rip), %rdi leaq __dso_handle(%rip), %rdx movq %r13, %rsi movq %r14, 8+_ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource(%rip) call __cxa_atexit@PLT leaq _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource(%rip), %rdi call __cxa_guard_release@PLT .L998: xorl %ecx, %ecx movq %r13, 128(%rsp) movq %rcx, 136(%rsp) movq %rcx, 144(%rsp) movq %rcx, 152(%rsp) testq %r12, %r12 je .L1003 leaq 0(,%r12,4), %rsi movl $4, %edx movq %r13, %rdi .LEHB23: call _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm .LEHE23: movq %rax, 136(%rsp) movq %rax, %r13 movq %r12, 144(%rsp) movq %r12, 152(%rsp) movw $0, 112(%rsp) movb _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %al testb %al, %al jne .L1005 leaq _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %r14 movq %r14, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1005 call _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v movq 464+nvtxGlobals_v3(%rip), %rdx movq (%rax), %rdi xorl %eax, %eax testq %rdx, %rdx je .L1007 leaq .LC66(%rip), %rsi call *%rdx .L1007: movq %r14, %rdi movq %rax, _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name(%rip) call __cxa_guard_release@PLT .L1005: movb _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %al testb %al, %al jne .L1009 leaq _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %r14 movq %r14, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1009 movq _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rax leaq _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rdi movl $12, %ecx leaq .LC0(%rip), %rsi rep movsl movq %r14, %rdi movl $3, 32+_ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr(%rip) movq %rax, 40+_ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr(%rip) call __cxa_guard_release@PLT .L1009: cmpb $0, 113(%rsp) je .L1011 call _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v movq (%rax), %rdi call nvtxDomainRangePop .L1011: call _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v movq (%rax), %rdi movq 416+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L1012 leaq _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rsi call *%rax .L1012: xorl %edx, %edx leaq 120(%rsp), %rdi movb $1, 113(%rsp) leaq 112(%rsp), %r15 movl %edx, 120(%rsp) .LEHB24: call _ZN3cub17CUB_200700_890_NS10PtxVersionERi movl %eax, %r14d call cudaGetLastError@PLT testl %r14d, %r14d jne .L1046 testl %eax, %eax jne .L1013 .L1046: movl %r14d, %eax testl %r14d, %r14d jne .L1013 xorl %eax, %eax movq %r12, %rdx movl $1, 196(%rsp) movl $1, %r9d movl %eax, 176(%rsp) xorl %eax, %eax testl $511, 16(%rsp) setne %al shrq $9, %rdx xorl %r8d, %r8d movq %r13, 168(%rsp) addq %rdx, %rax movl %eax, 192(%rsp) movq 192(%rsp), %rdi movabsq $1099511627777, %rax movq %rax, 200(%rsp) movl 200(%rsp), %esi movabsq $4294967297, %rax movq %rax, 208(%rsp) movl 212(%rsp), %ecx movq 204(%rsp), %rdx call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L1015 movq 168(%rsp), %rsi movq 176(%rsp), %rdx movq %r12, %rdi call _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIiEEiEEEEvT0_T1_ .L1015: call cudaPeekAtLastError@PLT movl %eax, %r13d call cudaGetLastError@PLT movl %eax, %r12d testl %r13d, %r13d jne .L1047 testl %eax, %eax jne .L1016 .L1047: movl %r13d, %r12d testl %r13d, %r13d jne .L1016 call cudaGetLastError@PLT movl %eax, %r12d testl %eax, %eax je .L1016 movl $1, %edi call _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st movl %eax, %r12d call cudaGetLastError@PLT .L1016: call cudaGetLastError@PLT .LEHE24: testl %r12d, %r12d jne .L1048 testl %eax, %eax jne .L1013 .L1048: movl %r12d, %eax .L1013: movq %r15, %rdi movl %eax, 24(%rsp) call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movl 24(%rsp), %edi leaq .LC67(%rip), %rsi .LEHB25: call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc jmp .L1086 .L1045: endbr64 movq %rax, %rbx .L1020: movq %r15, %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev jmp .L1035 .L1086: movl $1, %edi call _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st movl %eax, %edi leaq .LC68(%rip), %rsi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .LEHE25: .L1003: movslq %ebx, %r12 leaq 64(%rsp), %rdi leaq 0(,%r12,4), %rax movq %rax, %rsi movq %rax, 56(%rsp) .LEHB26: call cudaMallocHost@PLT jmp .L1087 .L1044: endbr64 jmp .L1085 .L1087: movslq %ebp, %r13 leaq 72(%rsp), %rdi imulq %r13, %r12 leaq 0(,%r12,4), %rax movq %rax, %rsi movq %rax, 24(%rsp) call cudaMallocHost@PLT leaq 0(,%r13,4), %rax leaq 80(%rsp), %rdi movq %rax, %rsi movq %rax, 32(%rsp) call cudaMallocHost@PLT xorl %r13d, %r13d movl $1024, %r12d .L1024: cmpl %r13d, %ebx jle .L1088 call rand@PLT cltd idivl %r12d movq 64(%rsp), %rax incl %edx movl %edx, (%rax,%r13,4) incq %r13 jmp .L1024 .L1088: movsd .LC69(%rip), %xmm0 comisd 40(%rsp), %xmm0 jnb .L1026 xorl %r15d, %r15d xorl %r12d, %r12d jmp .L1027 .L1026: movsd 48(%rsp), %xmm0 mulsd 40(%rsp), %xmm0 xorl %r14d, %r14d movl $1024, %r13d cvttsd2sil %xmm0, %r15d .L1028: cmpl %r15d, %r14d jge .L1030 call rand@PLT incl %r14d cltd idivl %ebp movl %edx, %r12d call rand@PLT imull %ebx, %r12d cltd idivl %ebx movl %edx, 48(%rsp) call rand@PLT movl 48(%rsp), %ecx cltd idivl %r13d movq 72(%rsp), %rax addl %ecx, %r12d movslq %r12d, %r12 incl %edx movl %edx, (%rax,%r12,4) jmp .L1028 .L1089: incl %r12d addl %ebx, %r15d .L1027: cmpl %ebp, %r12d jge .L1030 movslq %r15d, %r13 xorl %r14d, %r14d salq $2, %r13 .L1032: cmpl %ebx, %r14d jge .L1089 call rand@PLT movl $1024, %ecx incl %r14d cltd idivl %ecx movq 72(%rsp), %rax incl %edx movl %edx, (%rax,%r13) addq $4, %r13 jmp .L1032 .L1030: movq 56(%rsp), %rsi leaq 88(%rsp), %rdi call cudaMalloc@PLT movq 24(%rsp), %rsi leaq 96(%rsp), %rdi call cudaMalloc@PLT movq 32(%rsp), %rsi leaq 104(%rsp), %rdi call cudaMalloc@PLT movq 56(%rsp), %rdx movq 64(%rsp), %rsi movl $1, %ecx movq 88(%rsp), %rdi call cudaMemcpy@PLT movq 24(%rsp), %rdx movq 72(%rsp), %rsi movl $1, %ecx movq 96(%rsp), %rdi call cudaMemcpy@PLT leaq 112(%rsp), %rdi call cudaEventCreate@PLT leaq 120(%rsp), %rdi call cudaEventCreate@PLT movq 112(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl %ebp, %eax movl $256, %esi movl $16777217, %ecx xorl %r9d, %r9d cltd salq $8, %rcx xorl %r8d, %r8d movl $1, 200(%rsp) idivl %esi movq %rcx, 192(%rsp) movq %rcx, %rdx movl $1, %ecx incl %eax movl %eax, 160(%rsp) movabsq $4294967297, %rax movq %rax, 164(%rsp) movq 160(%rsp), %rdi movl 168(%rsp), %esi call __cudaPushCallConfiguration@PLT movq 104(%rsp), %rdx testl %eax, %eax jne .L1033 movq 96(%rsp), %rsi movq 88(%rsp), %rdi movl %ebp, %r8d movl %ebx, %ecx call _Z27__device_stub__Z2MVPiS_S_iiPiS_S_ii .L1033: movq 32(%rsp), %rdx movq 104(%rsp), %rsi movl $2, %ecx movq 80(%rsp), %rdi call cudaMemcpy@PLT movq 120(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movq 120(%rsp), %rdi call cudaEventSynchronize@PLT movq 120(%rsp), %rdx movq 112(%rsp), %rsi leaq 192(%rsp), %rdi call cudaEventElapsedTime@PLT movss 192(%rsp), %xmm0 movq 8(%rsp), %rdi divss .LC70(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 call _ZNSo9_M_insertIdEERSoT_@PLT leaq .LC71(%rip), %r12 movq 8(%rsp), %rdi movq %r12, %rsi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %rax, %rdi movl %ebp, %esi call _ZNSolsEi@PLT movq %rax, %rdi movq %r12, %rsi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %rax, %rdi movl %ebx, %esi call _ZNSolsEi@PLT movq %rax, %rdi movq %r12, %rsi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movsd 40(%rsp), %xmm0 movq %rax, %rdi call _ZNSo9_M_insertIdEERSoT_@PLT movq %rax, %rdi movq %r12, %rsi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl 16(%rsp), %esi movq %rax, %rdi call _ZNSolsEi@PLT movq %rax, %rdi leaq .LC72(%rip), %rsi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq 88(%rsp), %rdi call cudaFree@PLT movq 96(%rsp), %rdi call cudaFree@PLT movq 104(%rsp), %rdi call cudaFree@PLT movq 64(%rsp), %rdi call cudaFreeHost@PLT movq 72(%rsp), %rdi call cudaFreeHost@PLT movq 80(%rsp), %rdi call cudaFreeHost@PLT .LEHE26: leaq 128(%rsp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIiNS0_16device_allocatorIiEEE10deallocateEv incl 20(%rsp) cmpl $5001, 20(%rsp) jne .L1034 leaq 232(%rsp), %rbx movq %rbx, %rdi .LEHB27: call _ZNSt14basic_ofstreamIcSt11char_traitsIcEE5closeEv@PLT .LEHE27: movq %rbx, %rdi call _ZNSt14basic_ofstreamIcSt11char_traitsIcEED1Ev@PLT movq 744(%rsp), %rax subq %fs:40, %rax je .L1037 jmp .L1083 .L1043: endbr64 .L1085: movq %rax, %rbx .L1035: leaq 128(%rsp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIiNS0_16device_allocatorIiEEE10deallocateEv jmp .L1023 .L1042: endbr64 movq %rax, %rbx .L1023: movq 8(%rsp), %rdi call _ZNSt14basic_ofstreamIcSt11char_traitsIcEED1Ev@PLT movq 744(%rsp), %rax subq %fs:40, %rax jne .L1083 movq %rbx, %rdi .LEHB28: call _Unwind_Resume@PLT .LEHE28: .L1083: call __stack_chk_fail@PLT .L1037: addq $760, %rsp .cfi_def_cfa_offset 56 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11300: .section .gcc_except_table,"a",@progbits .LLSDA11300: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE11300-.LLSDACSB11300 .LLSDACSB11300: .uleb128 .LEHB21-.LFB11300 .uleb128 .LEHE21-.LEHB21 .uleb128 0 .uleb128 0 .uleb128 .LEHB22-.LFB11300 .uleb128 .LEHE22-.LEHB22 .uleb128 .L1042-.LFB11300 .uleb128 0 .uleb128 .LEHB23-.LFB11300 .uleb128 .LEHE23-.LEHB23 .uleb128 .L1044-.LFB11300 .uleb128 0 .uleb128 .LEHB24-.LFB11300 .uleb128 .LEHE24-.LEHB24 .uleb128 .L1045-.LFB11300 .uleb128 0 .uleb128 .LEHB25-.LFB11300 .uleb128 .LEHE25-.LEHB25 .uleb128 .L1044-.LFB11300 .uleb128 0 .uleb128 .LEHB26-.LFB11300 .uleb128 .LEHE26-.LEHB26 .uleb128 .L1043-.LFB11300 .uleb128 0 .uleb128 .LEHB27-.LFB11300 .uleb128 .LEHE27-.LEHB27 .uleb128 .L1042-.LFB11300 .uleb128 0 .uleb128 .LEHB28-.LFB11300 .uleb128 .LEHE28-.LEHB28 .uleb128 0 .uleb128 0 .LLSDACSE11300: .section .text.startup .size main, .-main .weak _ZTSN4cuda3__410cuda_errorE .section .rodata._ZTSN4cuda3__410cuda_errorE,"aG",@progbits,_ZTSN4cuda3__410cuda_errorE,comdat .align 16 .type _ZTSN4cuda3__410cuda_errorE, @object .size _ZTSN4cuda3__410cuda_errorE, 24 _ZTSN4cuda3__410cuda_errorE: .string "N4cuda3__410cuda_errorE" .weak _ZTIN4cuda3__410cuda_errorE .section .data.rel.ro._ZTIN4cuda3__410cuda_errorE,"awG",@progbits,_ZTIN4cuda3__410cuda_errorE,comdat .align 8 .type _ZTIN4cuda3__410cuda_errorE, @object .size _ZTIN4cuda3__410cuda_errorE, 24 _ZTIN4cuda3__410cuda_errorE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN4cuda3__410cuda_errorE .quad _ZTISt13runtime_error .weak _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE, 55 _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE: .string "N6thrust20THRUST_200700_890_NS6system14error_categoryE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE, 16 _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE .weak _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, 70 _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE: .string "N6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .quad _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE .weak _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, 69 _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE: .string "N6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .quad _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE .weak _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, 76 _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE: .string "N6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .quad _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE .weak _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE, 53 _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE: .string "N6thrust20THRUST_200700_890_NS6system12system_errorE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE .quad _ZTISt13runtime_error .weak _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, 56 _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE: .string "N6thrust20THRUST_200700_890_NS6system6detail9bad_allocE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .quad _ZTISt9bad_alloc .weak _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE, @object .size _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE, 74 _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE: .string "N6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE" .weak _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE, @object .size _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE, 16 _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE .weak _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE, @object .size _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE, 135 _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE: .string "N6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE" .weak _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE, @object .size _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE, 16 _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE .weak _ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, 193 _ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE: .string "N6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE .quad _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE .weak _ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, @object .size _ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, 228 _ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE: .string "N6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE" .weak _ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, @object .size _ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, 24 _ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE .quad _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE .weak _ZTVN4cuda3__410cuda_errorE .section .data.rel.ro._ZTVN4cuda3__410cuda_errorE,"awG",@progbits,_ZTVN4cuda3__410cuda_errorE,comdat .align 8 .type _ZTVN4cuda3__410cuda_errorE, @object .size _ZTVN4cuda3__410cuda_errorE, 40 _ZTVN4cuda3__410cuda_errorE: .quad 0 .quad _ZTIN4cuda3__410cuda_errorE .quad _ZN4cuda3__410cuda_errorD1Ev .quad _ZN4cuda3__410cuda_errorD0Ev .quad _ZNKSt13runtime_error4whatEv .weak _ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, 72 _ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .quad _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei .weak _ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, 72 _ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .quad _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei .weak _ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, 72 _ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .quad _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv .quad _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .quad _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei .weak _ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE, 40 _ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE .quad _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv .weak _ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, 40 _ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .quad _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv .weak _ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, 56 _ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE .quad _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev .quad _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm .quad _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm .quad _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_ .weak _ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, @object .size _ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, 56 _ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE .quad _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED1Ev .quad _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev .quad _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm .quad _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm .quad _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_ .weak _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d .section .bss._ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d,"awG",@nobits,_ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d,comdat .align 8 .type _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d, @gnu_unique_object .size _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d, 8 _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d: .zero 8 .weak _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d .section .bss._ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d,"awG",@nobits,_ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d,comdat .align 8 .type _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d, @gnu_unique_object .size _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d, 8 _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d: .zero 8 .weak _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr, 8 _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 32 .type _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr, 48 _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 48 .weak _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZGVZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZZN3cub17CUB_200700_890_NS9DeviceFor4BulkImN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS4_10device_ptrIiEEiEEEE9cudaErrorT_T0_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource .section .bss._ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource, 8 _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource .section .data.rel.local._ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource,"awG",@progbits,_ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource,comdat .align 8 .type _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource, 8 _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource: .quad _ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE+16 .weak _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource .section .bss._ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource, 8 _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource .section .bss._ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource,"awG",@nobits,_ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource,comdat .align 16 .type _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource, 16 _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource: .zero 16 .weak _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache .section .bss._ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache, 8 _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache .section .bss._ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache,comdat .align 32 .type _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache, 1536 _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache: .zero 1536 .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .weak _ZN4cuda3std3__420unreachable_sentinelE .section .rodata._ZN4cuda3std3__420unreachable_sentinelE,"aG",@progbits,_ZN4cuda3std3__420unreachable_sentinelE,comdat .type _ZN4cuda3std3__420unreachable_sentinelE, @gnu_unique_object .size _ZN4cuda3std3__420unreachable_sentinelE, 1 _ZN4cuda3std3__420unreachable_sentinelE: .zero 1 .weak _ZN4cuda3std3__45__cpo5crendE .section .rodata._ZN4cuda3std3__45__cpo5crendE,"aG",@progbits,_ZN4cuda3std3__45__cpo5crendE,comdat .type _ZN4cuda3std3__45__cpo5crendE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo5crendE, 1 _ZN4cuda3std3__45__cpo5crendE: .zero 1 .weak _ZN4cuda3std3__45__cpo7crbeginE .section .rodata._ZN4cuda3std3__45__cpo7crbeginE,"aG",@progbits,_ZN4cuda3std3__45__cpo7crbeginE,comdat .type _ZN4cuda3std3__45__cpo7crbeginE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo7crbeginE, 1 _ZN4cuda3std3__45__cpo7crbeginE: .zero 1 .weak _ZN4cuda3std3__45__cpo4rendE .section .rodata._ZN4cuda3std3__45__cpo4rendE,"aG",@progbits,_ZN4cuda3std3__45__cpo4rendE,comdat .type _ZN4cuda3std3__45__cpo4rendE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo4rendE, 1 _ZN4cuda3std3__45__cpo4rendE: .zero 1 .weak _ZN4cuda3std3__45__cpo6rbeginE .section .rodata._ZN4cuda3std3__45__cpo6rbeginE,"aG",@progbits,_ZN4cuda3std3__45__cpo6rbeginE,comdat .type _ZN4cuda3std3__45__cpo6rbeginE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo6rbeginE, 1 _ZN4cuda3std3__45__cpo6rbeginE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo8distanceE .section .rodata._ZN4cuda3std6ranges3__45__cpo8distanceE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo8distanceE,comdat .type _ZN4cuda3std6ranges3__45__cpo8distanceE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo8distanceE, 1 _ZN4cuda3std6ranges3__45__cpo8distanceE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo5ssizeE .section .rodata._ZN4cuda3std6ranges3__45__cpo5ssizeE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo5ssizeE,comdat .type _ZN4cuda3std6ranges3__45__cpo5ssizeE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo5ssizeE, 1 _ZN4cuda3std6ranges3__45__cpo5ssizeE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4sizeE .section .rodata._ZN4cuda3std6ranges3__45__cpo4sizeE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4sizeE,comdat .type _ZN4cuda3std6ranges3__45__cpo4sizeE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4sizeE, 1 _ZN4cuda3std6ranges3__45__cpo4sizeE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo5cdataE .section .rodata._ZN4cuda3std6ranges3__45__cpo5cdataE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo5cdataE,comdat .type _ZN4cuda3std6ranges3__45__cpo5cdataE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo5cdataE, 1 _ZN4cuda3std6ranges3__45__cpo5cdataE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4dataE .section .rodata._ZN4cuda3std6ranges3__45__cpo4dataE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4dataE,comdat .type _ZN4cuda3std6ranges3__45__cpo4dataE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4dataE, 1 _ZN4cuda3std6ranges3__45__cpo4dataE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4prevE .section .rodata._ZN4cuda3std6ranges3__45__cpo4prevE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4prevE,comdat .type _ZN4cuda3std6ranges3__45__cpo4prevE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4prevE, 1 _ZN4cuda3std6ranges3__45__cpo4prevE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4nextE .section .rodata._ZN4cuda3std6ranges3__45__cpo4nextE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4nextE,comdat .type _ZN4cuda3std6ranges3__45__cpo4nextE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4nextE, 1 _ZN4cuda3std6ranges3__45__cpo4nextE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo9iter_swapE .section .rodata._ZN4cuda3std6ranges3__45__cpo9iter_swapE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo9iter_swapE,comdat .type _ZN4cuda3std6ranges3__45__cpo9iter_swapE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo9iter_swapE, 1 _ZN4cuda3std6ranges3__45__cpo9iter_swapE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4cendE .section .rodata._ZN4cuda3std6ranges3__45__cpo4cendE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4cendE,comdat .type _ZN4cuda3std6ranges3__45__cpo4cendE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4cendE, 1 _ZN4cuda3std6ranges3__45__cpo4cendE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo6cbeginE .section .rodata._ZN4cuda3std6ranges3__45__cpo6cbeginE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo6cbeginE,comdat .type _ZN4cuda3std6ranges3__45__cpo6cbeginE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo6cbeginE, 1 _ZN4cuda3std6ranges3__45__cpo6cbeginE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo3endE .section .rodata._ZN4cuda3std6ranges3__45__cpo3endE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo3endE,comdat .type _ZN4cuda3std6ranges3__45__cpo3endE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo3endE, 1 _ZN4cuda3std6ranges3__45__cpo3endE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo5beginE .section .rodata._ZN4cuda3std6ranges3__45__cpo5beginE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo5beginE,comdat .type _ZN4cuda3std6ranges3__45__cpo5beginE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo5beginE, 1 _ZN4cuda3std6ranges3__45__cpo5beginE: .zero 1 .weak _ZN4cuda3std3__47nulloptE .section .rodata._ZN4cuda3std3__47nulloptE,"aG",@progbits,_ZN4cuda3std3__47nulloptE,comdat .type _ZN4cuda3std3__47nulloptE, @gnu_unique_object .size _ZN4cuda3std3__47nulloptE, 1 _ZN4cuda3std3__47nulloptE: .zero 1 .hidden InitializeInjectionNvtx2_fnptr .weak InitializeInjectionNvtx2_fnptr .bss .align 8 .type InitializeInjectionNvtx2_fnptr, @object .size InitializeInjectionNvtx2_fnptr, 8 InitializeInjectionNvtx2_fnptr: .zero 8 .hidden nvtxGlobals_v3 .weak nvtxGlobals_v3 .section .data.rel.local,"aw" .align 32 .type nvtxGlobals_v3, @object .size nvtxGlobals_v3, 1168 nvtxGlobals_v3: .long 0 .zero 4 .quad 16 .quad nvtxEtiGetModuleFunctionTable_v3 .quad 24 .long 3 .long 0 .quad nvtxEtiSetInjectionNvtxVersion_v3 .quad nvtxMarkEx_impl_init_v3 .quad nvtxMarkA_impl_init_v3 .quad nvtxMarkW_impl_init_v3 .quad nvtxRangeStartEx_impl_init_v3 .quad nvtxRangeStartA_impl_init_v3 .quad nvtxRangeStartW_impl_init_v3 .quad nvtxRangeEnd_impl_init_v3 .quad nvtxRangePushEx_impl_init_v3 .quad nvtxRangePushA_impl_init_v3 .quad nvtxRangePushW_impl_init_v3 .quad nvtxRangePop_impl_init_v3 .quad nvtxNameCategoryA_impl_init_v3 .quad nvtxNameCategoryW_impl_init_v3 .quad nvtxNameOsThreadA_impl_init_v3 .quad nvtxNameOsThreadW_impl_init_v3 .quad nvtxNameCuDeviceA_impl_init_v3 .quad nvtxNameCuDeviceW_impl_init_v3 .quad nvtxNameCuContextA_impl_init_v3 .quad nvtxNameCuContextW_impl_init_v3 .quad nvtxNameCuStreamA_impl_init_v3 .quad nvtxNameCuStreamW_impl_init_v3 .quad nvtxNameCuEventA_impl_init_v3 .quad nvtxNameCuEventW_impl_init_v3 .quad nvtxNameClDeviceA_impl_init_v3 .quad nvtxNameClDeviceW_impl_init_v3 .quad nvtxNameClContextA_impl_init_v3 .quad nvtxNameClContextW_impl_init_v3 .quad nvtxNameClCommandQueueA_impl_init_v3 .quad nvtxNameClCommandQueueW_impl_init_v3 .quad nvtxNameClMemObjectA_impl_init_v3 .quad nvtxNameClMemObjectW_impl_init_v3 .quad nvtxNameClSamplerA_impl_init_v3 .quad nvtxNameClSamplerW_impl_init_v3 .quad nvtxNameClProgramA_impl_init_v3 .quad nvtxNameClProgramW_impl_init_v3 .quad nvtxNameClEventA_impl_init_v3 .quad nvtxNameClEventW_impl_init_v3 .quad nvtxNameCudaDeviceA_impl_init_v3 .quad nvtxNameCudaDeviceW_impl_init_v3 .quad nvtxNameCudaStreamA_impl_init_v3 .quad nvtxNameCudaStreamW_impl_init_v3 .quad nvtxNameCudaEventA_impl_init_v3 .quad nvtxNameCudaEventW_impl_init_v3 .quad nvtxDomainMarkEx_impl_init_v3 .quad nvtxDomainRangeStartEx_impl_init_v3 .quad nvtxDomainRangeEnd_impl_init_v3 .quad nvtxDomainRangePushEx_impl_init_v3 .quad nvtxDomainRangePop_impl_init_v3 .quad nvtxDomainResourceCreate_impl_init_v3 .quad nvtxDomainResourceDestroy_impl_init_v3 .quad nvtxDomainNameCategoryA_impl_init_v3 .quad nvtxDomainNameCategoryW_impl_init_v3 .quad nvtxDomainRegisterStringA_impl_init_v3 .quad nvtxDomainRegisterStringW_impl_init_v3 .quad nvtxDomainCreateA_impl_init_v3 .quad nvtxDomainCreateW_impl_init_v3 .quad nvtxDomainDestroy_impl_init_v3 .quad nvtxInitialize_impl_init_v3 .quad nvtxDomainSyncUserCreate_impl_init_v3 .quad nvtxDomainSyncUserDestroy_impl_init_v3 .quad nvtxDomainSyncUserAcquireStart_impl_init_v3 .quad nvtxDomainSyncUserAcquireFailed_impl_init_v3 .quad nvtxDomainSyncUserAcquireSuccess_impl_init_v3 .quad nvtxDomainSyncUserReleasing_impl_init_v3 .quad 0 .quad nvtxGlobals_v3+48 .quad nvtxGlobals_v3+56 .quad nvtxGlobals_v3+64 .quad nvtxGlobals_v3+72 .quad nvtxGlobals_v3+80 .quad nvtxGlobals_v3+88 .quad nvtxGlobals_v3+96 .quad nvtxGlobals_v3+104 .quad nvtxGlobals_v3+112 .quad nvtxGlobals_v3+120 .quad nvtxGlobals_v3+128 .quad nvtxGlobals_v3+136 .quad nvtxGlobals_v3+144 .quad nvtxGlobals_v3+152 .quad nvtxGlobals_v3+160 .quad 0 .quad 0 .quad nvtxGlobals_v3+168 .quad nvtxGlobals_v3+176 .quad nvtxGlobals_v3+184 .quad nvtxGlobals_v3+192 .quad nvtxGlobals_v3+200 .quad nvtxGlobals_v3+208 .quad nvtxGlobals_v3+216 .quad nvtxGlobals_v3+224 .quad 0 .quad 0 .quad nvtxGlobals_v3+232 .quad nvtxGlobals_v3+240 .quad nvtxGlobals_v3+248 .quad nvtxGlobals_v3+256 .quad nvtxGlobals_v3+264 .quad nvtxGlobals_v3+272 .quad nvtxGlobals_v3+280 .quad nvtxGlobals_v3+288 .quad nvtxGlobals_v3+296 .quad nvtxGlobals_v3+304 .quad nvtxGlobals_v3+312 .quad nvtxGlobals_v3+320 .quad nvtxGlobals_v3+328 .quad nvtxGlobals_v3+336 .quad 0 .quad 0 .quad nvtxGlobals_v3+344 .quad nvtxGlobals_v3+352 .quad nvtxGlobals_v3+360 .quad nvtxGlobals_v3+368 .quad nvtxGlobals_v3+376 .quad nvtxGlobals_v3+384 .quad 0 .quad 0 .quad nvtxGlobals_v3+392 .quad nvtxGlobals_v3+400 .quad nvtxGlobals_v3+408 .quad nvtxGlobals_v3+416 .quad nvtxGlobals_v3+424 .quad nvtxGlobals_v3+432 .quad nvtxGlobals_v3+440 .quad nvtxGlobals_v3+448 .quad nvtxGlobals_v3+456 .quad nvtxGlobals_v3+464 .quad nvtxGlobals_v3+472 .quad nvtxGlobals_v3+480 .quad nvtxGlobals_v3+488 .quad nvtxGlobals_v3+496 .quad nvtxGlobals_v3+504 .quad 0 .quad 0 .quad nvtxGlobals_v3+512 .quad nvtxGlobals_v3+520 .quad nvtxGlobals_v3+528 .quad nvtxGlobals_v3+536 .quad nvtxGlobals_v3+544 .quad nvtxGlobals_v3+552 .quad 0 .section .rodata .type _ZN6thrust20THRUST_200700_890_NS8cuda_cubL10par_nosyncE, @object .size _ZN6thrust20THRUST_200700_890_NS8cuda_cubL10par_nosyncE, 1 _ZN6thrust20THRUST_200700_890_NS8cuda_cubL10par_nosyncE: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS8cuda_cubL3parE, @object .size _ZN6thrust20THRUST_200700_890_NS8cuda_cubL3parE, 1 _ZN6thrust20THRUST_200700_890_NS8cuda_cubL3parE: .zero 1 .weak _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result .section .bss._ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result, 8 _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result .section .bss._ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result,"awG",@nobits,_ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result,comdat .align 8 .type _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result, 8 _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result: .zero 8 .weak _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result .section .bss._ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result, 8 _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result .section .bss._ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result,"awG",@nobits,_ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result,comdat .align 8 .type _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result, 8 _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result: .zero 8 .weak _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result .section .bss._ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result, 8 _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result .section .bss._ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result,"awG",@nobits,_ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result,comdat .align 8 .type _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result, 8 _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result: .zero 8 .weak _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err .section .bss._ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err,"awG",@nobits,_ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err,comdat .align 8 .type _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err, @gnu_unique_object .size _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err, 8 _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err: .zero 8 .weak _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err .section .bss._ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err,"awG",@nobits,_ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err,comdat .align 32 .type _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err, @gnu_unique_object .size _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err, 32 _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err: .zero 32 .section .rodata .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL3_10E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL3_10E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL3_10E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_9E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_9E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_9E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_8E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_8E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_8E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_7E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_7E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_7E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_6E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_6E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_6E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_5E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_5E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_5E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_4E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_4E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_4E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_3E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_3E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_3E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_2E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_2E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_2E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_1E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_1E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_1E: .zero 1 .weak _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count .section .bss._ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count, 8 _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count .section .bss._ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count,comdat .align 4 .type _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count, 4 _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count: .zero 4 .section .rodata .type _ZN6thrust20THRUST_200700_890_NSL3seqE, @object .size _ZN6thrust20THRUST_200700_890_NSL3seqE, 1 _ZN6thrust20THRUST_200700_890_NSL3seqE: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS6system6detail10sequentialL3seqE, @object .size _ZN6thrust20THRUST_200700_890_NS6system6detail10sequentialL3seqE, 1 _ZN6thrust20THRUST_200700_890_NS6system6detail10sequentialL3seqE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo7advanceE .section .rodata._ZN4cuda3std6ranges3__45__cpo7advanceE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo7advanceE,comdat .type _ZN4cuda3std6ranges3__45__cpo7advanceE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo7advanceE, 1 _ZN4cuda3std6ranges3__45__cpo7advanceE: .zero 1 .hidden _ZN4cuda3std3__447_GLOBAL__N__5694b4a5_14_MV_G_global_cu_a89048fa6ignoreE .weak _ZN4cuda3std3__447_GLOBAL__N__5694b4a5_14_MV_G_global_cu_a89048fa6ignoreE .section .rodata._ZN4cuda3std3__447_GLOBAL__N__5694b4a5_14_MV_G_global_cu_a89048fa6ignoreE,"aG",@progbits,_ZN4cuda3std3__447_GLOBAL__N__5694b4a5_14_MV_G_global_cu_a89048fa6ignoreE,comdat .type _ZN4cuda3std3__447_GLOBAL__N__5694b4a5_14_MV_G_global_cu_a89048fa6ignoreE, @gnu_unique_object .size _ZN4cuda3std3__447_GLOBAL__N__5694b4a5_14_MV_G_global_cu_a89048fa6ignoreE, 1 _ZN4cuda3std3__447_GLOBAL__N__5694b4a5_14_MV_G_global_cu_a89048fa6ignoreE: .zero 1 .weak _ZN4cuda3std3__48in_placeE .section .rodata._ZN4cuda3std3__48in_placeE,"aG",@progbits,_ZN4cuda3std3__48in_placeE,comdat .type _ZN4cuda3std3__48in_placeE, @gnu_unique_object .size _ZN4cuda3std3__48in_placeE, 1 _ZN4cuda3std3__48in_placeE: .zero 1 .weak _ZN4cuda3std3__45__cpo4cendE .section .rodata._ZN4cuda3std3__45__cpo4cendE,"aG",@progbits,_ZN4cuda3std3__45__cpo4cendE,comdat .type _ZN4cuda3std3__45__cpo4cendE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo4cendE, 1 _ZN4cuda3std3__45__cpo4cendE: .zero 1 .weak _ZN4cuda3std3__45__cpo6cbeginE .section .rodata._ZN4cuda3std3__45__cpo6cbeginE,"aG",@progbits,_ZN4cuda3std3__45__cpo6cbeginE,comdat .type _ZN4cuda3std3__45__cpo6cbeginE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo6cbeginE, 1 _ZN4cuda3std3__45__cpo6cbeginE: .zero 1 .weak _ZN4cuda3std3__45__cpo3endE .section .rodata._ZN4cuda3std3__45__cpo3endE,"aG",@progbits,_ZN4cuda3std3__45__cpo3endE,comdat .type _ZN4cuda3std3__45__cpo3endE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo3endE, 1 _ZN4cuda3std3__45__cpo3endE: .zero 1 .weak _ZN4cuda3std3__45__cpo5beginE .section .rodata._ZN4cuda3std3__45__cpo5beginE,"aG",@progbits,_ZN4cuda3std3__45__cpo5beginE,comdat .type _ZN4cuda3std3__45__cpo5beginE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo5beginE, 1 _ZN4cuda3std3__45__cpo5beginE: .zero 1 .weak _ZN4cuda3std3__419piecewise_constructE .section .rodata._ZN4cuda3std3__419piecewise_constructE,"aG",@progbits,_ZN4cuda3std3__419piecewise_constructE,comdat .type _ZN4cuda3std3__419piecewise_constructE, @gnu_unique_object .size _ZN4cuda3std3__419piecewise_constructE, 1 _ZN4cuda3std3__419piecewise_constructE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo9iter_moveE .section .rodata._ZN4cuda3std6ranges3__45__cpo9iter_moveE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo9iter_moveE,comdat .type _ZN4cuda3std6ranges3__45__cpo9iter_moveE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo9iter_moveE, 1 _ZN4cuda3std6ranges3__45__cpo9iter_moveE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4swapE .section .rodata._ZN4cuda3std6ranges3__45__cpo4swapE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4swapE,comdat .type _ZN4cuda3std6ranges3__45__cpo4swapE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4swapE, 1 _ZN4cuda3std6ranges3__45__cpo4swapE: .zero 1 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC64: .long 0 .long 1072693248 .align 8 .LC65: .long 0 .long 1073741824 .align 8 .LC69: .long 0 .long 1071644672 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC70: .long 1148846080 .hidden DW.ref.__gxx_personality_v0 .weak DW.ref.__gxx_personality_v0 .section .data.rel.local.DW.ref.__gxx_personality_v0,"awG",@progbits,DW.ref.__gxx_personality_v0,comdat .align 8 .type DW.ref.__gxx_personality_v0, @object .size DW.ref.__gxx_personality_v0, 8 DW.ref.__gxx_personality_v0: .quad __gxx_personality_v0 .hidden __dso_handle .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _ZN3cub17CUB_200700_890_NS6detail8for_each13static_kernelINS2_12policy_hub_t12policy_350_tEmN6thrust20THRUST_200700_890_NS8cuda_cub20__uninitialized_fill7functorINS7_10device_ptrIiEEiEEEEvT0_T1_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*0030*/ S2R R5, SR_TID.X ; /* 0x0000000000057919 */ /* 0x000e620000002100 */ /*0040*/ IMAD.WIDE.U32 R2, R2, 0x200, RZ ; /* 0x0000020002027825 */ /* 0x001fca00078e00ff */ /*0050*/ IADD3 R4, P1, -R2.reuse, c[0x0][0x160], RZ ; /* 0x0000580002047a10 */ /* 0x040fe40007f3e1ff */ /*0060*/ IADD3 R0, P2, R2, R5, RZ ; /* 0x0000000502007210 */ /* 0x002fe40007f5e0ff */ /*0070*/ ISETP.GT.U32.AND P0, PT, R4, 0x1ff, PT ; /* 0x000001ff0400780c */ /* 0x000fe40003f04070 */ /*0080*/ IADD3.X R6, ~R3, c[0x0][0x164], RZ, P1, !PT ; /* 0x0000590003067a10 */ /* 0x000fe20000ffe5ff */ /*0090*/ IMAD.X R3, RZ, RZ, R3, P2 ; /* 0x000000ffff037224 */ /* 0x000fe200010e0603 */ /*00a0*/ LEA R2, P1, R0, c[0x0][0x168], 0x2 ; /* 0x00005a0000027a11 */ /* 0x000fe400078210ff */ /*00b0*/ ISETP.GT.U32.AND.EX P0, PT, R6, RZ, PT, P0 ; /* 0x000000ff0600720c */ /* 0x000fc40003f04100 */ /*00c0*/ LEA.HI.X R3, R0, c[0x0][0x16c], R3, 0x2, P1 ; /* 0x00005b0000037a11 */ /* 0x000fd600008f1403 */ /*00d0*/ @P0 BRA 0x1a0 ; /* 0x000000c000000947 */ /* 0x000fea0003800000 */ /*00e0*/ ISETP.GT.U32.AND P0, PT, R4, R5, PT ; /* 0x000000050400720c */ /* 0x000fe40003f04070 */ /*00f0*/ SHF.R.S32.HI R6, RZ, 0x1f, R4 ; /* 0x0000001fff067819 */ /* 0x000fe40000011404 */ /*0100*/ IADD3 R0, R5, 0x100, RZ ; /* 0x0000010005007810 */ /* 0x000fe40007ffe0ff */ /*0110*/ ISETP.GT.U32.AND.EX P0, PT, R6, RZ, PT, P0 ; /* 0x000000ff0600720c */ /* 0x000fda0003f04100 */ /*0120*/ @P0 IMAD.MOV.U32 R7, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff070624 */ /* 0x000fca00078e00ff */ /*0130*/ @P0 STG.E [R2.64], R7 ; /* 0x0000000702000986 */ /* 0x0001e2000c101904 */ /*0140*/ ISETP.GT.U32.AND P0, PT, R4, R0, PT ; /* 0x000000000400720c */ /* 0x000fc80003f04070 */ /*0150*/ ISETP.GT.U32.AND.EX P0, PT, R6, RZ, PT, P0 ; /* 0x000000ff0600720c */ /* 0x000fda0003f04100 */ /*0160*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*0170*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff057624 */ /* 0x001fca00078e00ff */ /*0180*/ STG.E [R2.64+0x400], R5 ; /* 0x0004000502007986 */ /* 0x000fe2000c101904 */ /*0190*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*01a0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff057624 */ /* 0x000fca00078e00ff */ /*01b0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe8000c101904 */ /*01c0*/ STG.E [R2.64+0x400], R5 ; /* 0x0004000502007986 */ /* 0x000fe2000c101904 */ /*01d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*01e0*/ BRA 0x1e0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0200*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0210*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0220*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0230*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0020*/ BRA 0x20; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0030*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0040*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0050*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0060*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0070*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0080*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0090*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z2MVPiS_S_ii .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0030*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x001fca00078e0203 */ /*0040*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x17c], PT ; /* 0x00005f0000007a0c */ /* 0x000fda0003f06270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ MOV R2, c[0x0][0x178] ; /* 0x00005e0000027a02 */ /* 0x000fe20000000f00 */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0080*/ MOV R35, RZ ; /* 0x000000ff00237202 */ /* 0x000fe40000000f00 */ /*0090*/ ISETP.GE.AND P0, PT, R2, 0x1, PT ; /* 0x000000010200780c */ /* 0x000fda0003f06270 */ /*00a0*/ @!P0 BRA 0xb40 ; /* 0x00000a9000008947 */ /* 0x000fea0003800000 */ /*00b0*/ IADD3 R3, R2.reuse, -0x1, RZ ; /* 0xffffffff02037810 */ /* 0x040fe40007ffe0ff */ /*00c0*/ LOP3.LUT R2, R2, 0x3, RZ, 0xc0, !PT ; /* 0x0000000302027812 */ /* 0x000fe400078ec0ff */ /*00d0*/ ISETP.GE.U32.AND P0, PT, R3, 0x3, PT ; /* 0x000000030300780c */ /* 0x000fe40003f06070 */ /*00e0*/ MOV R3, RZ ; /* 0x000000ff00037202 */ /* 0x000fe40000000f00 */ /*00f0*/ MOV R35, RZ ; /* 0x000000ff00237202 */ /* 0x000fd20000000f00 */ /*0100*/ @!P0 BRA 0xa50 ; /* 0x0000094000008947 */ /* 0x000fea0003800000 */ /*0110*/ IADD3 R4, -R2, c[0x0][0x178], RZ ; /* 0x00005e0002047a10 */ /* 0x000fe40007ffe1ff */ /*0120*/ MOV R5, 0x4 ; /* 0x0000000400057802 */ /* 0x000fe40000000f00 */ /*0130*/ ISETP.GT.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f04270 */ /*0140*/ MOV R3, RZ ; /* 0x000000ff00037202 */ /* 0x000fe20000000f00 */ /*0150*/ IMAD.WIDE R12, R0, R5, c[0x0][0x168] ; /* 0x00005a00000c7625 */ /* 0x000fe200078e0205 */ /*0160*/ MOV R14, c[0x0][0x160] ; /* 0x00005800000e7a02 */ /* 0x000fe40000000f00 */ /*0170*/ MOV R15, c[0x0][0x164] ; /* 0x00005900000f7a02 */ /* 0x000fce0000000f00 */ /*0180*/ @!P0 BRA 0x8d0 ; /* 0x0000074000008947 */ /* 0x000fea0003800000 */ /*0190*/ ISETP.GT.AND P1, PT, R4, 0xc, PT ; /* 0x0000000c0400780c */ /* 0x000fe40003f24270 */ /*01a0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fd60003f0f070 */ /*01b0*/ @!P1 BRA 0x630 ; /* 0x0000047000009947 */ /* 0x000fea0003800000 */ /*01c0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*01d0*/ IMAD.WIDE R10, R5.reuse, c[0x0][0x17c], R12 ; /* 0x00005f00050a7a25 */ /* 0x040fe200078e020c */ /*01e0*/ LDG.E R34, [R12.64] ; /* 0x000000040c227981 */ /* 0x0000a8000c1e1900 */ /*01f0*/ LDG.E R32, [R14.64] ; /* 0x000000040e207981 */ /* 0x000ea2000c1e1900 */ /*0200*/ IMAD.WIDE R22, R5, c[0x0][0x17c], R10 ; /* 0x00005f0005167a25 */ /* 0x000fc600078e020a */ /*0210*/ LDG.E R24, [R14.64+0x4] ; /* 0x000004040e187981 */ /* 0x000ee8000c1e1900 */ /*0220*/ LDG.E R25, [R10.64] ; /* 0x000000040a197981 */ /* 0x0002e2000c1e1900 */ /*0230*/ IMAD.WIDE R26, R5, c[0x0][0x17c], R22 ; /* 0x00005f00051a7a25 */ /* 0x000fc600078e0216 */ /*0240*/ LDG.E R6, [R14.64+0x8] ; /* 0x000008040e067981 */ /* 0x000f28000c1e1900 */ /*0250*/ LDG.E R7, [R22.64] ; /* 0x0000000416077981 */ /* 0x000b28000c1e1900 */ /*0260*/ LDG.E R8, [R14.64+0xc] ; /* 0x00000c040e087981 */ /* 0x000f28000c1e1900 */ /*0270*/ LDG.E R9, [R26.64] ; /* 0x000000041a097981 */ /* 0x000122000c1e1900 */ /*0280*/ IMAD.WIDE R36, R5, c[0x0][0x17c], R26 ; /* 0x00005f0005247a25 */ /* 0x000fc600078e021a */ /*0290*/ LDG.E R11, [R14.64+0x10] ; /* 0x000010040e0b7981 */ /* 0x002f26000c1e1900 */ /*02a0*/ IMAD.WIDE R28, R5.reuse, c[0x0][0x17c], R36 ; /* 0x00005f00051c7a25 */ /* 0x040fe200078e0224 */ /*02b0*/ LDG.E R10, [R36.64] ; /* 0x00000004240a7981 */ /* 0x000328000c1e1900 */ /*02c0*/ LDG.E R12, [R28.64] ; /* 0x000000041c0c7981 */ /* 0x001122000c1e1900 */ /*02d0*/ IMAD.WIDE R16, R5, c[0x0][0x17c], R28 ; /* 0x00005f0005107a25 */ /* 0x000fc600078e021c */ /*02e0*/ LDG.E R13, [R14.64+0x14] ; /* 0x000014040e0d7981 */ /* 0x000f26000c1e1900 */ /*02f0*/ IMAD.WIDE R18, R5.reuse, c[0x0][0x17c], R16 ; /* 0x00005f0005127a25 */ /* 0x040fe200078e0210 */ /*0300*/ LDG.E R31, [R14.64+0x18] ; /* 0x000018040e1f7981 */ /* 0x000f28000c1e1900 */ /*0310*/ LDG.E R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000122000c1e1900 */ /*0320*/ IMAD.WIDE R20, R5, c[0x0][0x17c], R18 ; /* 0x00005f0005147a25 */ /* 0x000fc600078e0212 */ /*0330*/ LDG.E R30, [R18.64] ; /* 0x00000004121e7981 */ /* 0x000126000c1e1900 */ /*0340*/ IMAD.WIDE R22, R5.reuse, c[0x0][0x17c], R20 ; /* 0x00005f0005167a25 */ /* 0x060fe200078e0214 */ /*0350*/ LDG.E R33, [R14.64+0x1c] ; /* 0x00001c040e217981 */ /* 0x000f68000c1e1900 */ /*0360*/ LDG.E R36, [R20.64] ; /* 0x0000000414247981 */ /* 0x002362000c1e1900 */ /*0370*/ IMAD.WIDE R26, R5, c[0x0][0x17c], R22 ; /* 0x00005f00051a7a25 */ /* 0x000fc600078e0216 */ /*0380*/ LDG.E R37, [R14.64+0x20] ; /* 0x000020040e257981 */ /* 0x000f66000c1e1900 */ /*0390*/ IMAD.WIDE R28, R5.reuse, c[0x0][0x17c], R26 ; /* 0x00005f00051c7a25 */ /* 0x041fe200078e021a */ /*03a0*/ LDG.E R22, [R22.64] ; /* 0x0000000416167981 */ /* 0x000168000c1e1900 */ /*03b0*/ LDG.E R17, [R14.64+0x24] ; /* 0x000024040e117981 */ /* 0x000f62000c1e1900 */ /*03c0*/ IMAD.WIDE R18, R5, c[0x0][0x17c], R28 ; /* 0x00005f0005127a25 */ /* 0x000fc600078e021c */ /*03d0*/ LDG.E R26, [R26.64] ; /* 0x000000041a1a7981 */ /* 0x000166000c1e1900 */ /*03e0*/ IMAD.WIDE R20, R5, c[0x0][0x17c], R18 ; /* 0x00005f0005147a25 */ /* 0x002fe200078e0212 */ /*03f0*/ LDG.E R23, [R18.64] ; /* 0x0000000412177981 */ /* 0x001968000c1e1900 */ /*0400*/ LDG.E R27, [R14.64+0x34] ; /* 0x000034040e1b7981 */ /* 0x000162000c1e1900 */ /*0410*/ IMAD R34, R34, R32, R35 ; /* 0x0000002022227224 */ /* 0x004fc600078e0223 */ /*0420*/ LDG.E R35, [R14.64+0x28] ; /* 0x000028040e237981 */ /* 0x0000a8000c1e1900 */ /*0430*/ LDG.E R32, [R28.64] ; /* 0x000000041c207981 */ /* 0x0002a2000c1e1900 */ /*0440*/ IMAD R24, R25, R24, R34 ; /* 0x0000001819187224 */ /* 0x008fc600078e0222 */ /*0450*/ LDG.E R25, [R14.64+0x2c] ; /* 0x00002c040e197981 */ /* 0x0000e8000c1e1900 */ /*0460*/ LDG.E R34, [R14.64+0x30] ; /* 0x000030040e227981 */ /* 0x0000e2000c1e1900 */ /*0470*/ IMAD R18, R7, R6, R24 ; /* 0x0000000607127224 */ /* 0x010fe400078e0218 */ /*0480*/ IMAD.WIDE R6, R5, c[0x0][0x17c], R20 ; /* 0x00005f0005067a25 */ /* 0x000fe200078e0214 */ /*0490*/ LDG.E R24, [R20.64] ; /* 0x0000000414187981 */ /* 0x0008e8000c1e1900 */ /*04a0*/ LDG.E R29, [R14.64+0x38] ; /* 0x000038040e1d7981 */ /* 0x0020e8000c1e1900 */ /*04b0*/ LDG.E R28, [R6.64] ; /* 0x00000004061c7981 */ /* 0x000ee2000c1e1900 */ /*04c0*/ IMAD R20, R9, R8, R18 ; /* 0x0000000809147224 */ /* 0x010fc400078e0212 */ /*04d0*/ IMAD.WIDE R8, R5, c[0x0][0x17c], R6 ; /* 0x00005f0005087a25 */ /* 0x000fe200078e0206 */ /*04e0*/ LDG.E R18, [R14.64+0x3c] ; /* 0x00003c040e127981 */ /* 0x000128000c1e1900 */ /*04f0*/ LDG.E R19, [R8.64] ; /* 0x0000000408137981 */ /* 0x000f22000c1e1900 */ /*0500*/ IMAD R10, R10, R11, R20 ; /* 0x0000000b0a0a7224 */ /* 0x000fc800078e0214 */ /*0510*/ IMAD R10, R12, R13, R10 ; /* 0x0000000d0c0a7224 */ /* 0x000fc800078e020a */ /*0520*/ IMAD R10, R16, R31, R10 ; /* 0x0000001f100a7224 */ /* 0x000fc800078e020a */ /*0530*/ IMAD R10, R30, R33, R10 ; /* 0x000000211e0a7224 */ /* 0x020fc800078e020a */ /*0540*/ IMAD R10, R36, R37, R10 ; /* 0x00000025240a7224 */ /* 0x000fe200078e020a */ /*0550*/ IADD3 R4, R4, -0x10, RZ ; /* 0xfffffff004047810 */ /* 0x000fc60007ffe0ff */ /*0560*/ IMAD R10, R22, R17, R10 ; /* 0x00000011160a7224 */ /* 0x000fe200078e020a */ /*0570*/ ISETP.GT.AND P1, PT, R4, 0xc, PT ; /* 0x0000000c0400780c */ /* 0x000fe40003f24270 */ /*0580*/ IADD3 R14, P2, R14, 0x40, RZ ; /* 0x000000400e0e7810 */ /* 0x001fe20007f5e0ff */ /*0590*/ IMAD.WIDE R12, R5, c[0x0][0x17c], R8 ; /* 0x00005f00050c7a25 */ /* 0x000fe200078e0208 */ /*05a0*/ IADD3 R3, R3, 0x10, RZ ; /* 0x0000001003037810 */ /* 0x000fe40007ffe0ff */ /*05b0*/ IADD3.X R15, RZ, R15, RZ, P2, !PT ; /* 0x0000000fff0f7210 */ /* 0x000fe200017fe4ff */ /*05c0*/ IMAD R10, R26, R35, R10 ; /* 0x000000231a0a7224 */ /* 0x004fc800078e020a */ /*05d0*/ IMAD R10, R32, R25, R10 ; /* 0x00000019200a7224 */ /* 0x008fc800078e020a */ /*05e0*/ IMAD R10, R23, R34, R10 ; /* 0x00000022170a7224 */ /* 0x000fc800078e020a */ /*05f0*/ IMAD R10, R24, R27, R10 ; /* 0x0000001b180a7224 */ /* 0x000fc800078e020a */ /*0600*/ IMAD R10, R28, R29, R10 ; /* 0x0000001d1c0a7224 */ /* 0x000fc800078e020a */ /*0610*/ IMAD R35, R19, R18, R10 ; /* 0x0000001213237224 */ /* 0x010fe200078e020a */ /*0620*/ @P1 BRA 0x1d0 ; /* 0xfffffba000001947 */ /* 0x000fea000383ffff */ /*0630*/ ISETP.GT.AND P1, PT, R4, 0x4, PT ; /* 0x000000040400780c */ /* 0x000fda0003f24270 */ /*0640*/ @!P1 BRA 0x8b0 ; /* 0x0000026000009947 */ /* 0x000fea0003800000 */ /*0650*/ IMAD.WIDE R8, R5.reuse, c[0x0][0x17c], R12 ; /* 0x00005f0005087a25 */ /* 0x040fe200078e020c */ /*0660*/ LDG.E R16, [R12.64] ; /* 0x000000040c107981 */ /* 0x0000a8000c1e1900 */ /*0670*/ LDG.E R17, [R14.64] ; /* 0x000000040e117981 */ /* 0x0002a2000c1e1900 */ /*0680*/ IMAD.WIDE R18, R5, c[0x0][0x17c], R8 ; /* 0x00005f0005127a25 */ /* 0x000fc600078e0208 */ /*0690*/ LDG.E R23, [R8.64] ; /* 0x0000000408177981 */ /* 0x000726000c1e1900 */ /*06a0*/ IMAD.WIDE R20, R5.reuse, c[0x0][0x17c], R18 ; /* 0x00005f0005147a25 */ /* 0x040fe200078e0212 */ /*06b0*/ LDG.E R22, [R14.64+0x4] ; /* 0x000004040e167981 */ /* 0x000328000c1e1900 */ /*06c0*/ LDG.E R19, [R18.64] ; /* 0x0000000412137981 */ /* 0x000b22000c1e1900 */ /*06d0*/ IMAD.WIDE R6, R5, c[0x0][0x17c], R20 ; /* 0x00005f0005067a25 */ /* 0x000fc600078e0214 */ /*06e0*/ LDG.E R24, [R14.64+0x8] ; /* 0x000008040e187981 */ /* 0x000326000c1e1900 */ /*06f0*/ IMAD.WIDE R10, R5.reuse, c[0x0][0x17c], R6 ; /* 0x00005f00050a7a25 */ /* 0x040fe200078e0206 */ /*0700*/ LDG.E R21, [R20.64] ; /* 0x0000000414157981 */ /* 0x000328000c1e1900 */ /*0710*/ LDG.E R25, [R14.64+0xc] ; /* 0x00000c040e197981 */ /* 0x000322000c1e1900 */ /*0720*/ IMAD.WIDE R12, R5, c[0x0][0x17c], R10 ; /* 0x00005f00050c7a25 */ /* 0x001fc600078e020a */ /*0730*/ LDG.E R7, [R6.64] ; /* 0x0000000406077981 */ /* 0x000128000c1e1900 */ /*0740*/ LDG.E R26, [R14.64+0x10] ; /* 0x000010040e1a7981 */ /* 0x000122000c1e1900 */ /*0750*/ IMAD.WIDE R8, R5, c[0x0][0x17c], R12 ; /* 0x00005f0005087a25 */ /* 0x008fc600078e020c */ /*0760*/ LDG.E R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000ee8000c1e1900 */ /*0770*/ LDG.E R27, [R14.64+0x14] ; /* 0x000014040e1b7981 */ /* 0x0000e8000c1e1900 */ /*0780*/ LDG.E R28, [R12.64] ; /* 0x000000040c1c7981 */ /* 0x0000e8000c1e1900 */ /*0790*/ LDG.E R18, [R14.64+0x18] ; /* 0x000018040e127981 */ /* 0x020ae8000c1e1900 */ /*07a0*/ LDG.E R29, [R14.64+0x1c] ; /* 0x00001c040e1d7981 */ /* 0x000ae8000c1e1900 */ /*07b0*/ LDG.E R20, [R8.64] ; /* 0x0000000408147981 */ /* 0x002ee2000c1e1900 */ /*07c0*/ IADD3 R6, P1, R14, 0x20, RZ ; /* 0x000000200e067810 */ /* 0x001fe20007f3e0ff */ /*07d0*/ IMAD.WIDE R12, R5, c[0x0][0x17c], R8 ; /* 0x00005f00050c7a25 */ /* 0x000fe200078e0208 */ /*07e0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40003f0e170 */ /*07f0*/ IADD3 R3, R3, 0x8, RZ ; /* 0x0000000803037810 */ /* 0x000fe40007ffe0ff */ /*0800*/ IADD3.X R15, RZ, R15, RZ, P1, !PT ; /* 0x0000000fff0f7210 */ /* 0x020fe40000ffe4ff */ /*0810*/ IADD3 R4, R4, -0x8, RZ ; /* 0xfffffff804047810 */ /* 0x000fe40007ffe0ff */ /*0820*/ MOV R14, R6 ; /* 0x00000006000e7202 */ /* 0x000fe20000000f00 */ /*0830*/ IMAD R16, R16, R17, R35 ; /* 0x0000001110107224 */ /* 0x004fc800078e0223 */ /*0840*/ IMAD R16, R23, R22, R16 ; /* 0x0000001617107224 */ /* 0x010fc800078e0210 */ /*0850*/ IMAD R16, R19, R24, R16 ; /* 0x0000001813107224 */ /* 0x000fc800078e0210 */ /*0860*/ IMAD R16, R21, R25, R16 ; /* 0x0000001915107224 */ /* 0x000fc800078e0210 */ /*0870*/ IMAD R7, R7, R26, R16 ; /* 0x0000001a07077224 */ /* 0x000fc800078e0210 */ /*0880*/ IMAD R7, R10, R27, R7 ; /* 0x0000001b0a077224 */ /* 0x008fc800078e0207 */ /*0890*/ IMAD R7, R28, R18, R7 ; /* 0x000000121c077224 */ /* 0x000fc800078e0207 */ /*08a0*/ IMAD R35, R20, R29, R7 ; /* 0x0000001d14237224 */ /* 0x000fe400078e0207 */ /*08b0*/ ISETP.NE.OR P0, PT, R4, RZ, P0 ; /* 0x000000ff0400720c */ /* 0x000fda0000705670 */ /*08c0*/ @!P0 BRA 0xa50 ; /* 0x0000018000008947 */ /* 0x000fea0003800000 */ /*08d0*/ IMAD.WIDE R8, R5.reuse, c[0x0][0x17c], R12 ; /* 0x00005f0005087a25 */ /* 0x040fe200078e020c */ /*08e0*/ LDG.E R16, [R14.64] ; /* 0x000000040e107981 */ /* 0x0000a8000c1e1900 */ /*08f0*/ LDG.E R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000ea2000c1e1900 */ /*0900*/ IMAD.WIDE R10, R5, c[0x0][0x17c], R8 ; /* 0x00005f00050a7a25 */ /* 0x000fc600078e0208 */ /*0910*/ LDG.E R17, [R8.64] ; /* 0x0000000408117981 */ /* 0x0002e8000c1e1900 */ /*0920*/ LDG.E R18, [R14.64+0x4] ; /* 0x000004040e127981 */ /* 0x0000e2000c1e1900 */ /*0930*/ IMAD.WIDE R6, R5, c[0x0][0x17c], R10 ; /* 0x00005f0005067a25 */ /* 0x000fc600078e020a */ /*0940*/ LDG.E R20, [R14.64+0x8] ; /* 0x000008040e147981 */ /* 0x000128000c1e1900 */ /*0950*/ LDG.E R19, [R10.64] ; /* 0x000000040a137981 */ /* 0x000f28000c1e1900 */ /*0960*/ LDG.E R22, [R14.64+0xc] ; /* 0x00000c040e167981 */ /* 0x000168000c1e1900 */ /*0970*/ LDG.E R21, [R6.64] ; /* 0x0000000406157981 */ /* 0x000f62000c1e1900 */ /*0980*/ IADD3 R4, R4, -0x4, RZ ; /* 0xfffffffc04047810 */ /* 0x000fc80007ffe0ff */ /*0990*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f05270 */ /*09a0*/ IADD3 R8, P1, R14, 0x10, RZ ; /* 0x000000100e087810 */ /* 0x002fc80007f3e0ff */ /*09b0*/ IADD3.X R9, RZ, R15, RZ, P1, !PT ; /* 0x0000000fff097210 */ /* 0x000fe40000ffe4ff */ /*09c0*/ IADD3 R3, R3, 0x4, RZ ; /* 0x0000000403037810 */ /* 0x000fe40007ffe0ff */ /*09d0*/ MOV R14, R8 ; /* 0x00000008000e7202 */ /* 0x001fe40000000f00 */ /*09e0*/ MOV R15, R9 ; /* 0x00000009000f7202 */ /* 0x000fe20000000f00 */ /*09f0*/ IMAD R16, R12, R16, R35 ; /* 0x000000100c107224 */ /* 0x004fc800078e0223 */ /*0a00*/ IMAD R16, R17, R18, R16 ; /* 0x0000001211107224 */ /* 0x008fe400078e0210 */ /*0a10*/ IMAD.WIDE R12, R5, c[0x0][0x17c], R6 ; /* 0x00005f00050c7a25 */ /* 0x000fc800078e0206 */ /*0a20*/ IMAD R16, R19, R20, R16 ; /* 0x0000001413107224 */ /* 0x010fc800078e0210 */ /*0a30*/ IMAD R35, R21, R22, R16 ; /* 0x0000001615237224 */ /* 0x020fe200078e0210 */ /*0a40*/ @P0 BRA 0x8d0 ; /* 0xfffffe8000000947 */ /* 0x000fea000383ffff */ /*0a50*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fda0003f05270 */ /*0a60*/ @!P0 BRA 0xb40 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*0a70*/ MOV R9, 0x4 ; /* 0x0000000400097802 */ /* 0x000fe20000000f00 */ /*0a80*/ IMAD R6, R3, c[0x0][0x17c], R0 ; /* 0x00005f0003067a24 */ /* 0x000fc800078e0200 */ /*0a90*/ IMAD.WIDE R4, R3, R9, c[0x0][0x160] ; /* 0x0000580003047625 */ /* 0x000fc800078e0209 */ /*0aa0*/ IMAD.WIDE R6, R6, R9, c[0x0][0x168] ; /* 0x00005a0006067625 */ /* 0x000fca00078e0209 */ /*0ab0*/ LDG.E R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x0000a8000c1e1900 */ /*0ac0*/ LDG.E R3, [R4.64] ; /* 0x0000000404037981 */ /* 0x0002a2000c1e1900 */ /*0ad0*/ IADD3 R2, R2, -0x1, RZ ; /* 0xffffffff02027810 */ /* 0x000fc80007ffe0ff */ /*0ae0*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fe20003f05270 */ /*0af0*/ IMAD.WIDE R6, R9, c[0x0][0x17c], R6 ; /* 0x00005f0009067a25 */ /* 0x001fe200078e0206 */ /*0b00*/ IADD3 R4, P1, R4, 0x4, RZ ; /* 0x0000000404047810 */ /* 0x002fc80007f3e0ff */ /*0b10*/ IADD3.X R5, RZ, R5, RZ, P1, !PT ; /* 0x00000005ff057210 */ /* 0x000fe20000ffe4ff */ /*0b20*/ IMAD R35, R8, R3, R35 ; /* 0x0000000308237224 */ /* 0x004fcc00078e0223 */ /*0b30*/ @P0 BRA 0xab0 ; /* 0xffffff7000000947 */ /* 0x000fea000383ffff */ /*0b40*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fca0000000f00 */ /*0b50*/ IMAD.WIDE R2, R0, R3, c[0x0][0x170] ; /* 0x00005c0000027625 */ /* 0x000fca00078e0203 */ /*0b60*/ STG.E [R2.64], R35 ; /* 0x0000002302007986 */ /* 0x000fe2000c101904 */ /*0b70*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0b80*/ BRA 0xb80; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0b90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ba0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0bb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0bc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0bd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0be0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0bf0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c00*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c10*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> #include <stdlib.h> #include <assert.h> #include <iostream> #include <fstream> #include <time.h> #include <thrust/device_vector.h> #define BLOCK_SIZE 16 __global__ void MV(int *vec, int *mat, int *out, const int N, const int M){ int tid=threadIdx.x+blockIdx.x*blockDim.x; int sum=0; if(tid<M){ for(int i=0; i<N; i++) sum += vec[i]*mat[(i*M)+tid]; out[tid]=sum; } } int main(int argc, char const *argv[]) { // open the output file std::ofstream ofile; // customize output filename ofile.open("matrix_vector_gpu_5000_points_Tesla.csv"); // number of instances of data generated int NUM = 5000; // [1*n] * [n*m] for (int iterator = 0; iterator <= NUM; iterator++) { if (iterator % 10 == 0) std::cout << "iter: " << iterator << std::endl; int m, n; double d; n = rand() % 1024 + 1; m = rand() % 1024 + 1; int power = rand()%int((log2(double(m*n))+1)); // TODO ONLY CONSIDER SPARSE d = 1/pow(2,power); thrust::device_vector<int> den(m * n, 0); int *h_a, *h_b, *h_c; hipHostMalloc((void **) &h_a, sizeof(int) * n, hipHostMallocDefault); hipHostMalloc((void **) &h_b, sizeof(int) * n * m, hipHostMallocDefault); hipHostMalloc((void **) &h_c, sizeof(int) * m, hipHostMallocDefault); // initialize vector A for (int i = 0; i < n; i++) h_a[i] = rand() % 1024 + 1; // initialize matrix B // if B is a sparse matrix if (d <= 0.5){ int count_b = m * n * d; for (int it = 0; it < count_b; it++){ // approximation int i = rand() % m; int j = rand() % n; h_b[i*n+j] = rand() % 1024 + 1; } } // if B is a dense matrix else{ for (int i = 0; i < m; i++){ for (int j = 0; j < n; j++){ h_b[i*n+j] = rand() % 1024 + 1; } } } // Allocate memory space on the device int *d_a, *d_b, *d_c; hipMalloc((void **) &d_a, sizeof(int) * n); hipMalloc((void **) &d_b, sizeof(int) * n * m); hipMalloc((void **) &d_c, sizeof(int) * m); // copy matrix A and B from host to device memory hipMemcpy(d_a, h_a, sizeof(int) * n, hipMemcpyHostToDevice); hipMemcpy(d_b, h_b, sizeof(int) * n * m, hipMemcpyHostToDevice); float gpu_elapsed_time_ms; hipEvent_t start, stop; hipEventCreate(&start); hipEventCreate(&stop); hipEventRecord(start, 0); // launch kernel MV <<< m / 256 + 1, 256 >>> (d_a, d_b, d_c, n, m); hipMemcpy(h_c, d_c, sizeof(int) * m, hipMemcpyDeviceToHost); hipEventRecord(stop, 0); hipEventSynchronize(stop); hipEventElapsedTime(&gpu_elapsed_time_ms, start, stop); int c = m*n; ofile << gpu_elapsed_time_ms / 1000; ofile << "," << m << "," << n << "," << d << "," << c << ",\n"; hipFree(d_a); hipFree(d_b); hipFree(d_c); hipHostFree(h_a); hipHostFree(h_b); hipHostFree(h_c); } ofile.close(); return 0; }
.text .file "MV_G_global.hip" # Start of file scope inline assembly .globl _ZSt21ios_base_library_initv # End of file scope inline assembly .globl _Z17__device_stub__MVPiS_S_ii # -- Begin function _Z17__device_stub__MVPiS_S_ii .type _Z17__device_stub__MVPiS_S_ii,@function _Z17__device_stub__MVPiS_S_ii: # @_Z17__device_stub__MVPiS_S_ii .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) movq %rsp, %rcx movl %r8d, (%rcx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z2MVPiS_S_ii, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z17__device_stub__MVPiS_S_ii, .Lfunc_end0-_Z17__device_stub__MVPiS_S_ii .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function main .LCPI1_0: .quad 0x3ff0000000000000 # double 1 .LCPI1_1: .quad 0x3fe0000000000000 # double 0.5 .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 .LCPI1_2: .long 0x447a0000 # float 1000 .text .globl main .type main,@function main: # @main .Lfunc_begin0: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception0 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $696, %rsp # imm = 0x2B8 .cfi_def_cfa_offset 752 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 leaq 184(%rsp), %rbx movq %rbx, %rdi callq _ZNSt14basic_ofstreamIcSt11char_traitsIcEEC1Ev .Ltmp0: movl $.L.str, %esi movq %rbx, %rdi movl $16, %edx callq _ZNSt14basic_ofstreamIcSt11char_traitsIcEE4openEPKcSt13_Ios_Openmode .Ltmp1: # %bb.1: # %.preheader103 xorl %r14d, %r14d .LBB1_2: # =>This Loop Header: Depth=1 # Child Loop BB1_14 Depth 2 # Child Loop BB1_22 Depth 2 # Child Loop BB1_18 Depth 2 # Child Loop BB1_19 Depth 3 imull $-13107, %r14d, %eax # imm = 0xCCCD rorw %ax movzwl %ax, %eax cmpl $6553, %eax # imm = 0x1999 ja .LBB1_8 # %bb.3: # in Loop: Header=BB1_2 Depth=1 .Ltmp3: movl $_ZSt4cout, %edi movl $.L.str.1, %esi movl $6, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l .Ltmp4: # %bb.4: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc.exit # in Loop: Header=BB1_2 Depth=1 .Ltmp5: movl $_ZSt4cout, %edi movl %r14d, %esi callq _ZNSolsEi .Ltmp6: # %bb.5: # in Loop: Header=BB1_2 Depth=1 movq %rax, %rbx movq (%rax), %rax movq -24(%rax), %rdi addq %rbx, %rdi .Ltmp7: movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc .Ltmp8: # %bb.6: # %.noexc # in Loop: Header=BB1_2 Depth=1 .Ltmp9: movsbl %al, %esi movq %rbx, %rdi callq _ZNSo3putEc .Ltmp10: # %bb.7: # %.noexc90 # in Loop: Header=BB1_2 Depth=1 .Ltmp11: movq %rax, %rdi callq _ZNSo5flushEv .Ltmp12: .LBB1_8: # %_ZNSolsEPFRSoS_E.exit # in Loop: Header=BB1_2 Depth=1 movq %r14, 120(%rsp) # 8-byte Spill callq rand # kill: def $eax killed $eax def $rax movl $1023, %ebx # imm = 0x3FF leal (%rax,%rbx), %r15d testl %eax, %eax cmovnsl %eax, %r15d movl $-1024, %r13d # imm = 0xFC00 andl %r13d, %r15d movl %r15d, %ecx negl %ecx movq %rax, 40(%rsp) # 8-byte Spill leal (%rax,%rcx), %r12d incl %r12d callq rand movl %eax, %r14d leal (%r14,%rbx), %ebp testl %eax, %eax cmovnsl %eax, %ebp andl %r13d, %ebp movl %ebp, %eax negl %eax leal (%r14,%rax), %r13d incl %r13d callq rand movl %eax, %ebx movq %r13, 16(%rsp) # 8-byte Spill # kill: def $r13d killed $r13d killed $r13 imull %r12d, %r13d cvtsi2sd %r13d, %xmm0 movsd %xmm0, 112(%rsp) # 8-byte Spill callq log2 movsd .LCPI1_0(%rip), %xmm1 # xmm1 = mem[0],zero addsd %xmm1, %xmm0 cvttsd2si %xmm0, %ecx movl %ebx, %eax cltd idivl %ecx movl %edx, %edi movapd %xmm1, %xmm0 callq ldexp@PLT movsd %xmm0, 32(%rsp) # 8-byte Spill .Ltmp14: leaq 152(%rsp), %rdi movl %r13d, %esi xorl %edx, %edx callq _ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEEC2IiEET_S6_ .Ltmp15: # %bb.9: # %_ZN6thrust13device_vectorIiNS_16device_allocatorIiEEEC2IiEET_S5_.exit # in Loop: Header=BB1_2 Depth=1 movl %r12d, 12(%rsp) # 4-byte Spill movslq %r12d, %r12 shlq $2, %r12 .Ltmp17: leaq 80(%rsp), %rdi movq %r12, %rsi xorl %edx, %edx callq hipHostMalloc .Ltmp18: # %bb.10: # in Loop: Header=BB1_2 Depth=1 movslq 16(%rsp), %rbx # 4-byte Folded Reload movq %r12, %rsi imulq %rbx, %rsi .Ltmp19: leaq 24(%rsp), %rdi movq %rsi, 144(%rsp) # 8-byte Spill xorl %edx, %edx callq hipHostMalloc .Ltmp20: # %bb.11: # in Loop: Header=BB1_2 Depth=1 shlq $2, %rbx .Ltmp21: leaq 104(%rsp), %rdi movq %rbx, %rsi xorl %edx, %edx callq hipHostMalloc .Ltmp22: # %bb.12: # %.preheader102 # in Loop: Header=BB1_2 Depth=1 movq %rbx, 136(%rsp) # 8-byte Spill movq 40(%rsp), %rax # 8-byte Reload subl %r15d, %eax movq %rax, 40(%rsp) # 8-byte Spill js .LBB1_15 # %bb.13: # %.lr.ph.preheader # in Loop: Header=BB1_2 Depth=1 movl 12(%rsp), %ebx # 4-byte Reload xorl %r15d, %r15d .LBB1_14: # %.lr.ph # Parent Loop BB1_2 Depth=1 # => This Inner Loop Header: Depth=2 callq rand # kill: def $eax killed $eax def $rax leal 1023(%rax), %ecx testl %eax, %eax cmovnsl %eax, %ecx andl $-1024, %ecx # imm = 0xFC00 negl %ecx addl %ecx, %eax incl %eax movq 80(%rsp), %rcx movl %eax, (%rcx,%r15,4) incq %r15 cmpq %r15, %rbx jne .LBB1_14 .LBB1_15: # %._crit_edge # in Loop: Header=BB1_2 Depth=1 movq %r12, 128(%rsp) # 8-byte Spill movl %r13d, 88(%rsp) # 4-byte Spill movsd .LCPI1_0(%rip), %xmm1 # xmm1 = mem[0],zero divsd 32(%rsp), %xmm1 # 8-byte Folded Reload movsd .LCPI1_1(%rip), %xmm0 # xmm0 = mem[0],zero ucomisd %xmm1, %xmm0 movsd %xmm1, 32(%rsp) # 8-byte Spill jae .LBB1_21 # %bb.16: # %.preheader100 # in Loop: Header=BB1_2 Depth=1 subl %ebp, %r14d movl 12(%rsp), %r15d # 4-byte Reload js .LBB1_23 # %bb.17: # %.preheader.lr.ph # in Loop: Header=BB1_2 Depth=1 movl 16(%rsp), %r14d # 4-byte Reload movl %r15d, %r13d xorl %r12d, %r12d xorl %ebx, %ebx .LBB1_18: # %.preheader # Parent Loop BB1_2 Depth=1 # => This Loop Header: Depth=2 # Child Loop BB1_19 Depth 3 movl %r12d, %r12d movq %r13, %r15 movq %r12, %rbp cmpl $0, 40(%rsp) # 4-byte Folded Reload js .LBB1_20 .LBB1_19: # Parent Loop BB1_2 Depth=1 # Parent Loop BB1_18 Depth=2 # => This Inner Loop Header: Depth=3 callq rand # kill: def $eax killed $eax def $rax leal 1023(%rax), %ecx testl %eax, %eax cmovnsl %eax, %ecx andl $-1024, %ecx # imm = 0xFC00 negl %ecx addl %ecx, %eax incl %eax movq 24(%rsp), %rcx movl %eax, (%rcx,%rbp,4) incq %rbp decq %r15 jne .LBB1_19 .LBB1_20: # %._crit_edge112 # in Loop: Header=BB1_18 Depth=2 incq %rbx movl 12(%rsp), %r15d # 4-byte Reload addl %r15d, %r12d cmpq %r14, %rbx jne .LBB1_18 jmp .LBB1_23 .LBB1_21: # in Loop: Header=BB1_2 Depth=1 movsd 112(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd %xmm1, %xmm0 cvttsd2si %xmm0, %ebp testl %ebp, %ebp movl 12(%rsp), %r15d # 4-byte Reload jle .LBB1_23 .LBB1_22: # %.lr.ph108 # Parent Loop BB1_2 Depth=1 # => This Inner Loop Header: Depth=2 callq rand cltd idivl 16(%rsp) # 4-byte Folded Reload movl %edx, %r14d callq rand cltd idivl %r15d movl %edx, %r12d callq rand # kill: def $eax killed $eax def $rax leal 1023(%rax), %ecx testl %eax, %eax cmovnsl %eax, %ecx andl $-1024, %ecx # imm = 0xFC00 negl %ecx addl %ecx, %eax incl %eax movq 24(%rsp), %rcx imull %r15d, %r14d addl %r12d, %r14d movslq %r14d, %rdx movl %eax, (%rcx,%rdx,4) decl %ebp jne .LBB1_22 .LBB1_23: # %.loopexit # in Loop: Header=BB1_2 Depth=1 .Ltmp24: leaq 72(%rsp), %rdi movq 128(%rsp), %r14 # 8-byte Reload movq %r14, %rsi callq hipMalloc .Ltmp25: movq 136(%rsp), %rbx # 8-byte Reload movq 144(%rsp), %r12 # 8-byte Reload # %bb.24: # in Loop: Header=BB1_2 Depth=1 .Ltmp26: leaq 64(%rsp), %rdi movq %r12, %rsi callq hipMalloc .Ltmp27: # %bb.25: # in Loop: Header=BB1_2 Depth=1 .Ltmp28: leaq 56(%rsp), %rdi movq %rbx, %rsi callq hipMalloc .Ltmp29: # %bb.26: # in Loop: Header=BB1_2 Depth=1 movq 72(%rsp), %rdi movq 80(%rsp), %rsi .Ltmp30: movq %r14, %rdx movl $1, %ecx callq hipMemcpy .Ltmp31: # %bb.27: # in Loop: Header=BB1_2 Depth=1 movq 64(%rsp), %rdi movq 24(%rsp), %rsi .Ltmp32: movq %r12, %rdx movl $1, %ecx callq hipMemcpy .Ltmp33: # %bb.28: # in Loop: Header=BB1_2 Depth=1 .Ltmp35: leaq 96(%rsp), %rdi callq hipEventCreate .Ltmp36: # %bb.29: # in Loop: Header=BB1_2 Depth=1 .Ltmp37: leaq 48(%rsp), %rdi callq hipEventCreate .Ltmp38: # %bb.30: # in Loop: Header=BB1_2 Depth=1 movq 96(%rsp), %rdi .Ltmp39: xorl %esi, %esi callq hipEventRecord .Ltmp40: # %bb.31: # in Loop: Header=BB1_2 Depth=1 movq 16(%rsp), %rax # 8-byte Reload leal 255(%rax), %edi testl %eax, %eax cmovnsl %eax, %edi sarl $8, %edi incl %edi btsq $32, %rdi .Ltmp41: movl $1, %esi movabsq $4294967552, %rdx # imm = 0x100000100 movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration .Ltmp42: # %bb.32: # in Loop: Header=BB1_2 Depth=1 testl %eax, %eax jne .LBB1_34 # %bb.33: # in Loop: Header=BB1_2 Depth=1 movq 72(%rsp), %rdi movq 64(%rsp), %rsi movq 56(%rsp), %rdx .Ltmp43: movl %r15d, %ecx movq 16(%rsp), %r8 # 8-byte Reload # kill: def $r8d killed $r8d killed $r8 callq _Z17__device_stub__MVPiS_S_ii .Ltmp44: .LBB1_34: # in Loop: Header=BB1_2 Depth=1 movq 104(%rsp), %rdi movq 56(%rsp), %rsi .Ltmp45: movq %rbx, %rdx movl $2, %ecx callq hipMemcpy .Ltmp46: # %bb.35: # in Loop: Header=BB1_2 Depth=1 movq 48(%rsp), %rdi .Ltmp47: xorl %esi, %esi callq hipEventRecord .Ltmp48: # %bb.36: # in Loop: Header=BB1_2 Depth=1 movq 48(%rsp), %rdi .Ltmp49: callq hipEventSynchronize .Ltmp50: # %bb.37: # in Loop: Header=BB1_2 Depth=1 movq 96(%rsp), %rsi movq 48(%rsp), %rdx .Ltmp51: leaq 92(%rsp), %rdi callq hipEventElapsedTime .Ltmp52: # %bb.38: # in Loop: Header=BB1_2 Depth=1 movss 92(%rsp), %xmm0 # xmm0 = mem[0],zero,zero,zero divss .LCPI1_2(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 .Ltmp54: leaq 184(%rsp), %rbx movq %rbx, %rdi callq _ZNSo9_M_insertIdEERSoT_ .Ltmp55: # %bb.39: # %_ZNSolsEf.exit # in Loop: Header=BB1_2 Depth=1 .Ltmp56: movl $.L.str.2, %esi movl $1, %edx movq %rbx, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l .Ltmp57: # %bb.40: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc.exit84 # in Loop: Header=BB1_2 Depth=1 .Ltmp58: movq %rbx, %rdi movq 16(%rsp), %rsi # 8-byte Reload # kill: def $esi killed $esi killed $rsi callq _ZNSolsEi .Ltmp59: # %bb.41: # in Loop: Header=BB1_2 Depth=1 .Ltmp60: movq %rax, %rbx movl $.L.str.2, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l .Ltmp61: # %bb.42: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc.exit85 # in Loop: Header=BB1_2 Depth=1 .Ltmp62: movq %rbx, %rdi movl %r15d, %esi callq _ZNSolsEi .Ltmp63: # %bb.43: # in Loop: Header=BB1_2 Depth=1 .Ltmp64: movq %rax, %rbx movl $.L.str.2, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l .Ltmp65: # %bb.44: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc.exit86 # in Loop: Header=BB1_2 Depth=1 .Ltmp66: movq %rbx, %rdi movsd 32(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero callq _ZNSo9_M_insertIdEERSoT_ .Ltmp67: # %bb.45: # %_ZNSolsEd.exit # in Loop: Header=BB1_2 Depth=1 .Ltmp68: movq %rax, %rbx movl $.L.str.2, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l .Ltmp69: # %bb.46: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc.exit87 # in Loop: Header=BB1_2 Depth=1 .Ltmp70: movq %rbx, %rdi movl 88(%rsp), %esi # 4-byte Reload callq _ZNSolsEi .Ltmp71: # %bb.47: # in Loop: Header=BB1_2 Depth=1 .Ltmp72: movl $.L.str.3, %esi movl $2, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l .Ltmp73: # %bb.48: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc.exit88 # in Loop: Header=BB1_2 Depth=1 movq 72(%rsp), %rdi .Ltmp74: callq hipFree .Ltmp75: # %bb.49: # in Loop: Header=BB1_2 Depth=1 movq 64(%rsp), %rdi .Ltmp76: callq hipFree .Ltmp77: # %bb.50: # in Loop: Header=BB1_2 Depth=1 movq 56(%rsp), %rdi .Ltmp78: callq hipFree .Ltmp79: # %bb.51: # in Loop: Header=BB1_2 Depth=1 movq 80(%rsp), %rdi .Ltmp80: callq hipHostFree .Ltmp81: # %bb.52: # in Loop: Header=BB1_2 Depth=1 movq 24(%rsp), %rdi .Ltmp82: callq hipHostFree .Ltmp83: # %bb.53: # in Loop: Header=BB1_2 Depth=1 movq 104(%rsp), %rdi .Ltmp84: callq hipHostFree .Ltmp85: # %bb.54: # in Loop: Header=BB1_2 Depth=1 movq 168(%rsp), %rdx testq %rdx, %rdx je .LBB1_56 # %bb.55: # in Loop: Header=BB1_2 Depth=1 movq 152(%rsp), %rax movq 160(%rsp), %rsi shlq $2, %rdx movq 8(%rax), %rdi .Ltmp90: movl $4, %ecx callq _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .Ltmp91: .LBB1_56: # %_ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEED2Ev.exit # in Loop: Header=BB1_2 Depth=1 movq 120(%rsp), %r14 # 8-byte Reload incl %r14d cmpl $5001, %r14d # imm = 0x1389 jne .LBB1_2 # %bb.57: .Ltmp93: leaq 184(%rsp), %rdi callq _ZNSt14basic_ofstreamIcSt11char_traitsIcEE5closeEv .Ltmp94: # %bb.58: movq _ZTTSt14basic_ofstreamIcSt11char_traitsIcEE(%rip), %rax leaq 192(%rsp), %rdi movq %rax, -8(%rdi) movq _ZTTSt14basic_ofstreamIcSt11char_traitsIcEE+24(%rip), %rcx movq -24(%rax), %rax movq %rcx, 184(%rsp,%rax) callq _ZNSt13basic_filebufIcSt11char_traitsIcEED2Ev leaq 432(%rsp), %rdi callq _ZNSt8ios_baseD2Ev xorl %eax, %eax addq $696, %rsp # imm = 0x2B8 .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB1_59: .cfi_def_cfa_offset 752 .Ltmp95: jmp .LBB1_65 .LBB1_60: .Ltmp2: jmp .LBB1_65 .LBB1_61: .Ltmp92: jmp .LBB1_62 .LBB1_63: .Ltmp16: jmp .LBB1_65 .LBB1_64: .Ltmp13: .LBB1_65: movq %rax, %rbx jmp .LBB1_72 .LBB1_66: .Ltmp23: jmp .LBB1_70 .LBB1_67: .Ltmp34: jmp .LBB1_70 .LBB1_68: .Ltmp53: jmp .LBB1_70 .LBB1_69: .Ltmp86: .LBB1_70: movq %rax, %rbx movq 168(%rsp), %rdx testq %rdx, %rdx je .LBB1_72 # %bb.71: movq 152(%rsp), %rax movq 160(%rsp), %rsi shlq $2, %rdx movq 8(%rax), %rdi .Ltmp87: movl $4, %ecx callq _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .Ltmp88: .LBB1_72: leaq 184(%rsp), %rdi callq _ZNSt14basic_ofstreamIcSt11char_traitsIcEED1Ev movq %rbx, %rdi callq _Unwind_Resume@PLT .LBB1_73: .Ltmp89: .LBB1_62: movq %rax, %rdi callq __clang_call_terminate .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc .section .gcc_except_table,"a",@progbits .p2align 2, 0x0 GCC_except_table1: .Lexception0: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase0-.Lttbaseref0 .Lttbaseref0: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end0-.Lcst_begin0 .Lcst_begin0: .uleb128 .Lfunc_begin0-.Lfunc_begin0 # >> Call Site 1 << .uleb128 .Ltmp0-.Lfunc_begin0 # Call between .Lfunc_begin0 and .Ltmp0 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp0-.Lfunc_begin0 # >> Call Site 2 << .uleb128 .Ltmp1-.Ltmp0 # Call between .Ltmp0 and .Ltmp1 .uleb128 .Ltmp2-.Lfunc_begin0 # jumps to .Ltmp2 .byte 0 # On action: cleanup .uleb128 .Ltmp3-.Lfunc_begin0 # >> Call Site 3 << .uleb128 .Ltmp12-.Ltmp3 # Call between .Ltmp3 and .Ltmp12 .uleb128 .Ltmp13-.Lfunc_begin0 # jumps to .Ltmp13 .byte 0 # On action: cleanup .uleb128 .Ltmp12-.Lfunc_begin0 # >> Call Site 4 << .uleb128 .Ltmp14-.Ltmp12 # Call between .Ltmp12 and .Ltmp14 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp14-.Lfunc_begin0 # >> Call Site 5 << .uleb128 .Ltmp15-.Ltmp14 # Call between .Ltmp14 and .Ltmp15 .uleb128 .Ltmp16-.Lfunc_begin0 # jumps to .Ltmp16 .byte 0 # On action: cleanup .uleb128 .Ltmp17-.Lfunc_begin0 # >> Call Site 6 << .uleb128 .Ltmp22-.Ltmp17 # Call between .Ltmp17 and .Ltmp22 .uleb128 .Ltmp23-.Lfunc_begin0 # jumps to .Ltmp23 .byte 0 # On action: cleanup .uleb128 .Ltmp24-.Lfunc_begin0 # >> Call Site 7 << .uleb128 .Ltmp33-.Ltmp24 # Call between .Ltmp24 and .Ltmp33 .uleb128 .Ltmp34-.Lfunc_begin0 # jumps to .Ltmp34 .byte 0 # On action: cleanup .uleb128 .Ltmp35-.Lfunc_begin0 # >> Call Site 8 << .uleb128 .Ltmp52-.Ltmp35 # Call between .Ltmp35 and .Ltmp52 .uleb128 .Ltmp53-.Lfunc_begin0 # jumps to .Ltmp53 .byte 0 # On action: cleanup .uleb128 .Ltmp54-.Lfunc_begin0 # >> Call Site 9 << .uleb128 .Ltmp85-.Ltmp54 # Call between .Ltmp54 and .Ltmp85 .uleb128 .Ltmp86-.Lfunc_begin0 # jumps to .Ltmp86 .byte 0 # On action: cleanup .uleb128 .Ltmp90-.Lfunc_begin0 # >> Call Site 10 << .uleb128 .Ltmp91-.Ltmp90 # Call between .Ltmp90 and .Ltmp91 .uleb128 .Ltmp92-.Lfunc_begin0 # jumps to .Ltmp92 .byte 1 # On action: 1 .uleb128 .Ltmp93-.Lfunc_begin0 # >> Call Site 11 << .uleb128 .Ltmp94-.Ltmp93 # Call between .Ltmp93 and .Ltmp94 .uleb128 .Ltmp95-.Lfunc_begin0 # jumps to .Ltmp95 .byte 0 # On action: cleanup .uleb128 .Ltmp87-.Lfunc_begin0 # >> Call Site 12 << .uleb128 .Ltmp88-.Ltmp87 # Call between .Ltmp87 and .Ltmp88 .uleb128 .Ltmp89-.Lfunc_begin0 # jumps to .Ltmp89 .byte 1 # On action: 1 .uleb128 .Ltmp88-.Lfunc_begin0 # >> Call Site 13 << .uleb128 .Lfunc_end1-.Ltmp88 # Call between .Ltmp88 and .Lfunc_end1 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end0: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase0: .p2align 2, 0x0 # -- End function .section .text.__clang_call_terminate,"axG",@progbits,__clang_call_terminate,comdat .hidden __clang_call_terminate # -- Begin function __clang_call_terminate .weak __clang_call_terminate .type __clang_call_terminate,@function __clang_call_terminate: # @__clang_call_terminate .cfi_startproc # %bb.0: pushq %rax .cfi_def_cfa_offset 16 callq __cxa_begin_catch callq _ZSt9terminatev .Lfunc_end2: .size __clang_call_terminate, .Lfunc_end2-__clang_call_terminate .cfi_endproc # -- End function .section .text._ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEEC2IiEET_S6_,"axG",@progbits,_ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEEC2IiEET_S6_,comdat .weak _ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEEC2IiEET_S6_ # -- Begin function _ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEEC2IiEET_S6_ .p2align 1, 0x90 .type _ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEEC2IiEET_S6_,@function _ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEEC2IiEET_S6_: # @_ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEEC2IiEET_S6_ .Lfunc_begin1: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception1 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 subq $16, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movl %edx, %ebp movl %esi, %r14d movq %rdi, %rbx callq _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v movq %rax, (%rbx) xorps %xmm0, %xmm0 movups %xmm0, 8(%rbx) movq $0, 24(%rbx) leaq 12(%rsp), %rdx movl %ebp, (%rdx) movslq %r14d, %rsi .Ltmp96: movq %rbx, %rdi callq _ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEE9fill_initEmRKi .Ltmp97: # %bb.1: addq $16, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB3_3: .cfi_def_cfa_offset 48 .Ltmp98: movq %rax, %r14 .Ltmp99: movq %rbx, %rdi callq _ZN6thrust6detail18contiguous_storageIiNS_16device_allocatorIiEEE10deallocateEv .Ltmp100: # %bb.4: # %_ZN6thrust6detail18contiguous_storageIiNS_16device_allocatorIiEEED2Ev.exit movq %r14, %rdi callq _Unwind_Resume@PLT .LBB3_2: .Ltmp101: movq %rax, %rdi callq __clang_call_terminate .Lfunc_end3: .size _ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEEC2IiEET_S6_, .Lfunc_end3-_ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEEC2IiEET_S6_ .cfi_endproc .section .gcc_except_table._ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEEC2IiEET_S6_,"aG",@progbits,_ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEEC2IiEET_S6_,comdat .p2align 2, 0x0 GCC_except_table3: .Lexception1: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase1-.Lttbaseref1 .Lttbaseref1: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end1-.Lcst_begin1 .Lcst_begin1: .uleb128 .Lfunc_begin1-.Lfunc_begin1 # >> Call Site 1 << .uleb128 .Ltmp96-.Lfunc_begin1 # Call between .Lfunc_begin1 and .Ltmp96 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp96-.Lfunc_begin1 # >> Call Site 2 << .uleb128 .Ltmp97-.Ltmp96 # Call between .Ltmp96 and .Ltmp97 .uleb128 .Ltmp98-.Lfunc_begin1 # jumps to .Ltmp98 .byte 0 # On action: cleanup .uleb128 .Ltmp99-.Lfunc_begin1 # >> Call Site 3 << .uleb128 .Ltmp100-.Ltmp99 # Call between .Ltmp99 and .Ltmp100 .uleb128 .Ltmp101-.Lfunc_begin1 # jumps to .Ltmp101 .byte 1 # On action: 1 .uleb128 .Ltmp100-.Lfunc_begin1 # >> Call Site 4 << .uleb128 .Lfunc_end3-.Ltmp100 # Call between .Ltmp100 and .Lfunc_end3 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end1: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase1: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v,"axG",@progbits,_ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v,comdat .weak _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v # -- Begin function _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v .type _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v,@function _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v: # @_ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v .cfi_startproc # %bb.0: movb _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource(%rip), %al testb %al, %al je .LBB4_1 .LBB4_4: movl $_ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource, %eax retq .LBB4_1: pushq %rax .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB4_3 # %bb.2: movq $_ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE+16, _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource(%rip) callq _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v movq %rax, _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource+8(%rip) movl $_ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource, %edi callq __cxa_guard_release .LBB4_3: addq $8, %rsp .cfi_def_cfa_offset 8 jmp .LBB4_4 .Lfunc_end4: .size _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v, .Lfunc_end4-_ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v .cfi_endproc # -- End function .section .text._ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev,"axG",@progbits,_ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev,comdat .weak _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev # -- Begin function _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev .p2align 1, 0x90 .type _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev,@function _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev: # @_ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev .cfi_startproc # %bb.0: retq .Lfunc_end5: .size _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev, .Lfunc_end5-_ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev .cfi_endproc # -- End function .section .text._ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v,"axG",@progbits,_ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v,comdat .weak _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v # -- Begin function _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v .type _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v,@function _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v: # @_ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v .cfi_startproc # %bb.0: movb _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource(%rip), %al testb %al, %al je .LBB6_1 .LBB6_4: movl $_ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource, %eax retq .LBB6_1: pushq %rax .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB6_3 # %bb.2: movl $_ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource, %edi callq __cxa_guard_release .LBB6_3: addq $8, %rsp .cfi_def_cfa_offset 8 jmp .LBB6_4 .Lfunc_end6: .size _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v, .Lfunc_end6-_ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v .cfi_endproc # -- End function .section .text._ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev,"axG",@progbits,_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev,comdat .weak _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev # -- Begin function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev .p2align 1, 0x90 .type _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev,@function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev: # @_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end7: .size _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev, .Lfunc_end7-_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev .cfi_endproc # -- End function .section .text._ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm,"axG",@progbits,_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm,comdat .weak _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm # -- Begin function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm .p2align 1, 0x90 .type _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm,@function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm: # @_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm .cfi_startproc # %bb.0: movq 8(%rdi), %rdi jmp _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm # TAILCALL .Lfunc_end8: .size _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm, .Lfunc_end8-_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm .cfi_endproc # -- End function .section .text._ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm,"axG",@progbits,_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm,comdat .weak _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm # -- Begin function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm .p2align 1, 0x90 .type _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm,@function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm: # @_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm .cfi_startproc # %bb.0: movq 8(%rdi), %rdi jmp _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm # TAILCALL .Lfunc_end9: .size _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm, .Lfunc_end9-_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm .cfi_endproc # -- End function .section .text._ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_,"axG",@progbits,_ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_,comdat .weak _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_ # -- Begin function _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_ .p2align 1, 0x90 .type _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_,@function _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_: # @_ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_ .cfi_startproc # %bb.0: cmpq %rsi, %rdi sete %al retq .Lfunc_end10: .size _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_, .Lfunc_end10-_ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_ .cfi_endproc # -- End function .section .text._ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev,"axG",@progbits,_ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev,comdat .weak _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev # -- Begin function _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev .p2align 1, 0x90 .type _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev,@function _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev: # @_ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev .cfi_startproc # %bb.0: retq .Lfunc_end11: .size _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev, .Lfunc_end11-_ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev .cfi_endproc # -- End function .section .text._ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev,"axG",@progbits,_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev,comdat .weak _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev # -- Begin function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev .p2align 1, 0x90 .type _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev,@function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev: # @_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end12: .size _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev, .Lfunc_end12-_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev .cfi_endproc # -- End function .section .text._ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm,"axG",@progbits,_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm,comdat .weak _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm # -- Begin function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm .p2align 1, 0x90 .type _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm,@function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm: # @_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm .Lfunc_begin2: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception2 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 subq $80, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 leaq 8(%rsp), %rdi callq hipMalloc testl %eax, %eax jne .LBB13_1 # %bb.16: movq 8(%rsp), %rax addq $80, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB13_1: .cfi_def_cfa_offset 112 movl %eax, %ebp callq hipGetLastError movl $40, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp102: callq _ZN6thrust6system12hip_categoryEv .Ltmp103: # %bb.2: movq (%rax), %rcx .Ltmp104: leaq 16(%rsp), %rdi movq %rax, %rsi movl %ebp, %edx callq *48(%rcx) .Ltmp105: # %bb.3: movq 16(%rsp), %rsi .Ltmp107: leaq 48(%rsp), %rdi leaq 7(%rsp), %rdx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .Ltmp108: # %bb.4: movb $1, %bpl .Ltmp110: leaq 48(%rsp), %rsi movq %rbx, %rdi callq _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Ltmp111: # %bb.5: xorl %ebp, %ebp .Ltmp112: movl $_ZTIN6thrust6system6detail9bad_allocE, %esi movl $_ZN6thrust6system6detail9bad_allocD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .Ltmp113: # %bb.17: .LBB13_7: .Ltmp114: movq %rax, %r14 leaq 64(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB13_9 # %bb.8: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB13_9: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit leaq 32(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB13_11 # %bb.10: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit15 callq _ZdlPv .LBB13_11: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit15 testb %bpl, %bpl jne .LBB13_14 jmp .LBB13_15 .LBB13_12: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit.thread .Ltmp109: movq %rax, %r14 leaq 32(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB13_14 # %bb.13: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit15.thread26 callq _ZdlPv jmp .LBB13_14 .LBB13_6: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit15.thread .Ltmp106: movq %rax, %r14 .LBB13_14: movq %rbx, %rdi callq __cxa_free_exception .LBB13_15: movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end13: .size _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm, .Lfunc_end13-_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm .cfi_endproc .section .gcc_except_table._ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm,"aG",@progbits,_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm,comdat .p2align 2, 0x0 GCC_except_table13: .Lexception2: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end2-.Lcst_begin2 .Lcst_begin2: .uleb128 .Lfunc_begin2-.Lfunc_begin2 # >> Call Site 1 << .uleb128 .Ltmp102-.Lfunc_begin2 # Call between .Lfunc_begin2 and .Ltmp102 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp102-.Lfunc_begin2 # >> Call Site 2 << .uleb128 .Ltmp105-.Ltmp102 # Call between .Ltmp102 and .Ltmp105 .uleb128 .Ltmp106-.Lfunc_begin2 # jumps to .Ltmp106 .byte 0 # On action: cleanup .uleb128 .Ltmp107-.Lfunc_begin2 # >> Call Site 3 << .uleb128 .Ltmp108-.Ltmp107 # Call between .Ltmp107 and .Ltmp108 .uleb128 .Ltmp109-.Lfunc_begin2 # jumps to .Ltmp109 .byte 0 # On action: cleanup .uleb128 .Ltmp110-.Lfunc_begin2 # >> Call Site 4 << .uleb128 .Ltmp113-.Ltmp110 # Call between .Ltmp110 and .Ltmp113 .uleb128 .Ltmp114-.Lfunc_begin2 # jumps to .Ltmp114 .byte 0 # On action: cleanup .uleb128 .Ltmp113-.Lfunc_begin2 # >> Call Site 5 << .uleb128 .Lfunc_end13-.Ltmp113 # Call between .Ltmp113 and .Lfunc_end13 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end2: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm,"axG",@progbits,_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm,comdat .weak _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm # -- Begin function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .p2align 1, 0x90 .type _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm,@function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm: # @_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .Lfunc_begin3: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception3 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movq %rsi, %rdi callq hipFree testl %eax, %eax jne .LBB14_1 # %bb.5: popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB14_1: .cfi_def_cfa_offset 32 movl %eax, %ebp callq hipGetLastError movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp115: callq _ZN6thrust6system12hip_categoryEv .Ltmp116: # %bb.2: .Ltmp117: movl $.L.str.13, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp118: # %bb.3: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB14_4: .Ltmp119: movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end14: .size _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm, .Lfunc_end14-_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .cfi_endproc .section .gcc_except_table._ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm,"aG",@progbits,_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm,comdat .p2align 2, 0x0 GCC_except_table14: .Lexception3: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end3-.Lcst_begin3 .Lcst_begin3: .uleb128 .Lfunc_begin3-.Lfunc_begin3 # >> Call Site 1 << .uleb128 .Ltmp115-.Lfunc_begin3 # Call between .Lfunc_begin3 and .Ltmp115 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp115-.Lfunc_begin3 # >> Call Site 2 << .uleb128 .Ltmp118-.Ltmp115 # Call between .Ltmp115 and .Ltmp118 .uleb128 .Ltmp119-.Lfunc_begin3 # jumps to .Ltmp119 .byte 0 # On action: cleanup .uleb128 .Ltmp118-.Lfunc_begin3 # >> Call Site 3 << .uleb128 .Lfunc_end14-.Ltmp118 # Call between .Ltmp118 and .Lfunc_end14 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end3: .p2align 2, 0x0 # -- End function .section .text._ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_,"axG",@progbits,_ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_,comdat .weak _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_ # -- Begin function _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_ .p2align 1, 0x90 .type _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_,@function _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_: # @_ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_ .cfi_startproc # %bb.0: cmpq %rsi, %rdi sete %al retq .Lfunc_end15: .size _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_, .Lfunc_end15-_ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_ .cfi_endproc # -- End function .section .text._ZN6thrust6system12hip_categoryEv,"axG",@progbits,_ZN6thrust6system12hip_categoryEv,comdat .weak _ZN6thrust6system12hip_categoryEv # -- Begin function _ZN6thrust6system12hip_categoryEv .type _ZN6thrust6system12hip_categoryEv,@function _ZN6thrust6system12hip_categoryEv: # @_ZN6thrust6system12hip_categoryEv .cfi_startproc # %bb.0: movb _ZGVZN6thrust6system12hip_categoryEvE6result(%rip), %al testb %al, %al je .LBB16_1 .LBB16_4: movl $_ZZN6thrust6system12hip_categoryEvE6result, %eax retq .LBB16_1: pushq %rax .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust6system12hip_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB16_3 # %bb.2: movq $_ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE+16, _ZZN6thrust6system12hip_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system12hip_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system12hip_categoryEvE6result, %edi callq __cxa_guard_release .LBB16_3: addq $8, %rsp .cfi_def_cfa_offset 8 jmp .LBB16_4 .Lfunc_end16: .size _ZN6thrust6system12hip_categoryEv, .Lfunc_end16-_ZN6thrust6system12hip_categoryEv .cfi_endproc # -- End function .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_,comdat .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ # -- Begin function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .p2align 1, 0x90 .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_,@function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_: # @_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .cfi_startproc # %bb.0: pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 pushq %rax .cfi_def_cfa_offset 32 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 leaq 16(%rdi), %rax movq %rax, (%rdi) testq %rsi, %rsi je .LBB17_1 # %bb.2: movq %rsi, %rbx movq %rdi, %r14 movq %rsi, %rdi callq strlen leaq (%rax,%rbx), %rdx movq %r14, %rdi movq %rbx, %rsi addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag # TAILCALL .LBB17_1: .cfi_def_cfa_offset 32 movl $.L.str.12, %edi callq _ZSt19__throw_logic_errorPKc .Lfunc_end17: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_, .Lfunc_end17-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .cfi_endproc # -- End function .section .text._ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,"axG",@progbits,_ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,comdat .weak _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE # -- Begin function _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .p2align 1, 0x90 .type _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,@function _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE: # @_ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Lfunc_begin4: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception4 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 pushq %rax .cfi_def_cfa_offset 64 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %r15 movq %rdi, %rbx movq $_ZTVN6thrust6system6detail9bad_allocE+16, (%rdi) leaq 8(%rdi), %r14 leaq 24(%rdi), %rbp movq %rbp, 8(%rdi) movq $0, 16(%rdi) movb $0, 24(%rdi) callq _ZNKSt9bad_alloc4whatEv movq %rax, %r12 movq 16(%rbx), %r13 movq %rax, %rdi callq strlen .Ltmp120: movq %r14, %rdi xorl %esi, %esi movq %r13, %rdx movq %r12, %rcx movq %rax, %r8 callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm .Ltmp121: # %bb.1: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc.exit .Ltmp122: movl $.L.str.10, %esi movq %r14, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc .Ltmp123: # %bb.2: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc.exit movq (%r15), %rsi movq 8(%r15), %rdx .Ltmp124: movq %r14, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm .Ltmp125: # %bb.3: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_.exit addq $8, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB18_4: .cfi_def_cfa_offset 64 .Ltmp126: movq %rax, %r15 movq (%r14), %rdi cmpq %rbp, %rdi je .LBB18_6 # %bb.5: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB18_6: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit movq %rbx, %rdi callq _ZNSt9bad_allocD2Ev movq %r15, %rdi callq _Unwind_Resume@PLT .Lfunc_end18: .size _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE, .Lfunc_end18-_ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .cfi_endproc .section .gcc_except_table._ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,"aG",@progbits,_ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,comdat .p2align 2, 0x0 GCC_except_table18: .Lexception4: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end4-.Lcst_begin4 .Lcst_begin4: .uleb128 .Ltmp120-.Lfunc_begin4 # >> Call Site 1 << .uleb128 .Ltmp125-.Ltmp120 # Call between .Ltmp120 and .Ltmp125 .uleb128 .Ltmp126-.Lfunc_begin4 # jumps to .Ltmp126 .byte 0 # On action: cleanup .uleb128 .Ltmp125-.Lfunc_begin4 # >> Call Site 2 << .uleb128 .Lfunc_end18-.Ltmp125 # Call between .Ltmp125 and .Lfunc_end18 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end4: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6system6detail9bad_allocD2Ev,"axG",@progbits,_ZN6thrust6system6detail9bad_allocD2Ev,comdat .weak _ZN6thrust6system6detail9bad_allocD2Ev # -- Begin function _ZN6thrust6system6detail9bad_allocD2Ev .p2align 1, 0x90 .type _ZN6thrust6system6detail9bad_allocD2Ev,@function _ZN6thrust6system6detail9bad_allocD2Ev: # @_ZN6thrust6system6detail9bad_allocD2Ev .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq $_ZTVN6thrust6system6detail9bad_allocE+16, (%rdi) movq 8(%rdi), %rdi leaq 24(%rbx), %rax cmpq %rax, %rdi je .LBB19_2 # %bb.1: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB19_2: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZNSt9bad_allocD2Ev # TAILCALL .Lfunc_end19: .size _ZN6thrust6system6detail9bad_allocD2Ev, .Lfunc_end19-_ZN6thrust6system6detail9bad_allocD2Ev .cfi_endproc # -- End function .section .text._ZN6thrust6system14error_categoryD2Ev,"axG",@progbits,_ZN6thrust6system14error_categoryD2Ev,comdat .weak _ZN6thrust6system14error_categoryD2Ev # -- Begin function _ZN6thrust6system14error_categoryD2Ev .p2align 1, 0x90 .type _ZN6thrust6system14error_categoryD2Ev,@function _ZN6thrust6system14error_categoryD2Ev: # @_ZN6thrust6system14error_categoryD2Ev .cfi_startproc # %bb.0: movq $_ZTVN6thrust6system14error_categoryE+16, (%rdi) retq .Lfunc_end20: .size _ZN6thrust6system14error_categoryD2Ev, .Lfunc_end20-_ZN6thrust6system14error_categoryD2Ev .cfi_endproc # -- End function .section .text._ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev,"axG",@progbits,_ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev,comdat .weak _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev # -- Begin function _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev .p2align 1, 0x90 .type _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev,@function _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev: # @_ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end21: .size _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev, .Lfunc_end21-_ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv,"axG",@progbits,_ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv,comdat .weak _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv # -- Begin function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv .p2align 1, 0x90 .type _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv,@function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv: # @_ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv .cfi_startproc # %bb.0: movl $.L.str.4, %eax retq .Lfunc_end22: .size _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv, .Lfunc_end22-_ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv .cfi_endproc # -- End function .section .text._ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi,comdat .weak _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi # -- Begin function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi .p2align 1, 0x90 .type _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi,@function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi: # @_ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movl %esi, %ebx cmpl $50, %esi jg .LBB23_5 # %bb.1: movb _ZGVZN6thrust6system12hip_categoryEvE6result(%rip), %al testb %al, %al je .LBB23_2 .LBB23_4: # %_ZN6thrust6system20make_error_conditionENS0_11hip_rocprim4errc6errc_tE.exit movl $_ZZN6thrust6system12hip_categoryEvE6result, %edx movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB23_5: .cfi_def_cfa_offset 16 movb _ZGVZN6thrust6system15system_categoryEvE6result(%rip), %al testb %al, %al je .LBB23_6 .LBB23_8: # %_ZN6thrust6system15system_categoryEv.exit movq _ZZN6thrust6system15system_categoryEvE6result(%rip), %rax movq 24(%rax), %rax movl $_ZZN6thrust6system15system_categoryEvE6result, %edi movl %ebx, %esi popq %rbx .cfi_def_cfa_offset 8 jmpq *%rax # TAILCALL .LBB23_2: .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust6system12hip_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB23_4 # %bb.3: movq $_ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE+16, _ZZN6thrust6system12hip_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system12hip_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system12hip_categoryEvE6result, %edi callq __cxa_guard_release jmp .LBB23_4 .LBB23_6: movl $_ZGVZN6thrust6system15system_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB23_8 # %bb.7: movq $_ZTVN6thrust6system6detail21system_error_categoryE+16, _ZZN6thrust6system15system_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system15system_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system15system_categoryEvE6result, %edi callq __cxa_guard_release jmp .LBB23_8 .Lfunc_end23: .size _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi, .Lfunc_end23-_ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi .cfi_endproc # -- End function .section .text._ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE,"axG",@progbits,_ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE,comdat .weak _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE # -- Begin function _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .p2align 1, 0x90 .type _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE,@function _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE: # @_ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdx, %rbx movq (%rdi), %rax callq *24(%rax) cmpq 8(%rbx), %rdx sete %cl cmpl (%rbx), %eax sete %al andb %cl, %al popq %rbx .cfi_def_cfa_offset 8 retq .Lfunc_end24: .size _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE, .Lfunc_end24-_ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .cfi_endproc # -- End function .section .text._ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi,"axG",@progbits,_ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi,comdat .weak _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi # -- Begin function _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .p2align 1, 0x90 .type _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi,@function _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi: # @_ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .cfi_startproc # %bb.0: cmpq %rdi, 8(%rsi) sete %cl cmpl %edx, (%rsi) sete %al andb %cl, %al retq .Lfunc_end25: .size _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi, .Lfunc_end25-_ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .cfi_endproc # -- End function .section .text._ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,comdat .weak _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei # -- Begin function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei .p2align 1, 0x90 .type _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,@function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei: # @_ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei .Lfunc_begin5: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception5 # %bb.0: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $72, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %edx, %ebp movq %rdi, %rbx movl %edx, %edi callq hipGetErrorString movq %rax, %r15 movl %ebp, %edi callq hipGetErrorName testq %rax, %rax movl $.L.str.9, %r14d cmovneq %rax, %r14 leaq 24(%rsp), %rax movq %rax, -16(%rax) movq %r14, %rdi callq strlen leaq (%rax,%r14), %rdx leaq 8(%rsp), %r12 movq %r12, %rdi movq %r14, %rsi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp127: movl $.L.str.10, %esi movq %r12, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc .Ltmp128: # %bb.1: # %.noexc movq %rax, %r12 leaq 56(%rsp), %r14 movq %r14, -16(%r14) movq (%rax), %rsi movq %rax, %rbp addq $16, %rbp cmpq %rbp, %rsi je .LBB26_2 # %bb.3: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i movq %rsi, 40(%rsp) movq 16(%r12), %rax movq %rax, 56(%rsp) movq 8(%r12), %r13 jmp .LBB26_4 .LBB26_2: movq 8(%r12), %r13 leaq 1(%r13), %rdx movq %r14, %rdi callq memcpy@PLT .LBB26_4: leaq 40(%rsp), %rdi movq %r13, 8(%rdi) movq %rbp, (%r12) movq $0, 8(%r12) movb $0, 16(%r12) testq %r15, %r15 movl $.L.str.8, %esi cmovneq %r15, %rsi .Ltmp130: callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc .Ltmp131: # %bb.5: # %.noexc16 movq %rax, %r15 leaq 16(%rbx), %rdi movq %rdi, (%rbx) movq (%rax), %rsi movq %rax, %r12 addq $16, %r12 cmpq %r12, %rsi je .LBB26_6 # %bb.7: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i13 movq %rsi, (%rbx) movq 16(%r15), %rax movq %rax, 16(%rbx) movq 8(%r15), %r13 jmp .LBB26_8 .LBB26_6: movq 8(%r15), %r13 leaq 1(%r13), %rdx callq memcpy@PLT .LBB26_8: movq %r13, 8(%rbx) movq %r12, (%r15) movq $0, 8(%r15) movb $0, 16(%r15) movq 40(%rsp), %rdi cmpq %r14, %rdi je .LBB26_10 # %bb.9: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i18 callq _ZdlPv .LBB26_10: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit movq 8(%rsp), %rdi leaq 24(%rsp), %rax cmpq %rax, %rdi je .LBB26_12 # %bb.11: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i19 callq _ZdlPv .LBB26_12: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit21 movq %rbx, %rax addq $72, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB26_14: .cfi_def_cfa_offset 128 .Ltmp132: movq %rax, %rbx movq 40(%rsp), %rdi cmpq %r14, %rdi je .LBB26_16 # %bb.15: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i22 callq _ZdlPv jmp .LBB26_16 .LBB26_13: .Ltmp129: movq %rax, %rbx .LBB26_16: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit24 movq 8(%rsp), %rdi leaq 24(%rsp), %rax cmpq %rax, %rdi je .LBB26_18 # %bb.17: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i25 callq _ZdlPv .LBB26_18: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit27 movq %rbx, %rdi callq _Unwind_Resume@PLT .Lfunc_end26: .size _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei, .Lfunc_end26-_ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei .cfi_endproc .section .gcc_except_table._ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,"aG",@progbits,_ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,comdat .p2align 2, 0x0 GCC_except_table26: .Lexception5: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end5-.Lcst_begin5 .Lcst_begin5: .uleb128 .Lfunc_begin5-.Lfunc_begin5 # >> Call Site 1 << .uleb128 .Ltmp127-.Lfunc_begin5 # Call between .Lfunc_begin5 and .Ltmp127 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp127-.Lfunc_begin5 # >> Call Site 2 << .uleb128 .Ltmp128-.Ltmp127 # Call between .Ltmp127 and .Ltmp128 .uleb128 .Ltmp129-.Lfunc_begin5 # jumps to .Ltmp129 .byte 0 # On action: cleanup .uleb128 .Ltmp128-.Lfunc_begin5 # >> Call Site 3 << .uleb128 .Ltmp130-.Ltmp128 # Call between .Ltmp128 and .Ltmp130 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp130-.Lfunc_begin5 # >> Call Site 4 << .uleb128 .Ltmp131-.Ltmp130 # Call between .Ltmp130 and .Ltmp131 .uleb128 .Ltmp132-.Lfunc_begin5 # jumps to .Ltmp132 .byte 0 # On action: cleanup .uleb128 .Ltmp131-.Lfunc_begin5 # >> Call Site 5 << .uleb128 .Lfunc_end26-.Ltmp131 # Call between .Ltmp131 and .Lfunc_end26 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end5: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6system14error_categoryD0Ev,"axG",@progbits,_ZN6thrust6system14error_categoryD0Ev,comdat .weak _ZN6thrust6system14error_categoryD0Ev # -- Begin function _ZN6thrust6system14error_categoryD0Ev .p2align 1, 0x90 .type _ZN6thrust6system14error_categoryD0Ev,@function _ZN6thrust6system14error_categoryD0Ev: # @_ZN6thrust6system14error_categoryD0Ev .cfi_startproc # %bb.0: ud2 .Lfunc_end27: .size _ZN6thrust6system14error_categoryD0Ev, .Lfunc_end27-_ZN6thrust6system14error_categoryD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system14error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust6system14error_category23default_error_conditionEi,comdat .weak _ZNK6thrust6system14error_category23default_error_conditionEi # -- Begin function _ZNK6thrust6system14error_category23default_error_conditionEi .p2align 1, 0x90 .type _ZNK6thrust6system14error_category23default_error_conditionEi,@function _ZNK6thrust6system14error_category23default_error_conditionEi: # @_ZNK6thrust6system14error_category23default_error_conditionEi .cfi_startproc # %bb.0: movl %esi, %eax movq %rdi, %rdx retq .Lfunc_end28: .size _ZNK6thrust6system14error_category23default_error_conditionEi, .Lfunc_end28-_ZNK6thrust6system14error_category23default_error_conditionEi .cfi_endproc # -- End function .section .text._ZN6thrust6system15system_categoryEv,"axG",@progbits,_ZN6thrust6system15system_categoryEv,comdat .weak _ZN6thrust6system15system_categoryEv # -- Begin function _ZN6thrust6system15system_categoryEv .type _ZN6thrust6system15system_categoryEv,@function _ZN6thrust6system15system_categoryEv: # @_ZN6thrust6system15system_categoryEv .cfi_startproc # %bb.0: movb _ZGVZN6thrust6system15system_categoryEvE6result(%rip), %al testb %al, %al je .LBB29_1 .LBB29_4: movl $_ZZN6thrust6system15system_categoryEvE6result, %eax retq .LBB29_1: pushq %rax .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust6system15system_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB29_3 # %bb.2: movq $_ZTVN6thrust6system6detail21system_error_categoryE+16, _ZZN6thrust6system15system_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system15system_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system15system_categoryEvE6result, %edi callq __cxa_guard_release .LBB29_3: addq $8, %rsp .cfi_def_cfa_offset 8 jmp .LBB29_4 .Lfunc_end29: .size _ZN6thrust6system15system_categoryEv, .Lfunc_end29-_ZN6thrust6system15system_categoryEv .cfi_endproc # -- End function .section .text._ZN6thrust6system6detail21system_error_categoryD0Ev,"axG",@progbits,_ZN6thrust6system6detail21system_error_categoryD0Ev,comdat .weak _ZN6thrust6system6detail21system_error_categoryD0Ev # -- Begin function _ZN6thrust6system6detail21system_error_categoryD0Ev .p2align 1, 0x90 .type _ZN6thrust6system6detail21system_error_categoryD0Ev,@function _ZN6thrust6system6detail21system_error_categoryD0Ev: # @_ZN6thrust6system6detail21system_error_categoryD0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end30: .size _ZN6thrust6system6detail21system_error_categoryD0Ev, .Lfunc_end30-_ZN6thrust6system6detail21system_error_categoryD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail21system_error_category4nameEv,"axG",@progbits,_ZNK6thrust6system6detail21system_error_category4nameEv,comdat .weak _ZNK6thrust6system6detail21system_error_category4nameEv # -- Begin function _ZNK6thrust6system6detail21system_error_category4nameEv .p2align 1, 0x90 .type _ZNK6thrust6system6detail21system_error_category4nameEv,@function _ZNK6thrust6system6detail21system_error_category4nameEv: # @_ZNK6thrust6system6detail21system_error_category4nameEv .cfi_startproc # %bb.0: movl $.L.str.5, %eax retq .Lfunc_end31: .size _ZNK6thrust6system6detail21system_error_category4nameEv, .Lfunc_end31-_ZNK6thrust6system6detail21system_error_category4nameEv .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,comdat .weak _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi # -- Begin function _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi .p2align 1, 0x90 .type _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,@function _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi: # @_ZNK6thrust6system6detail21system_error_category23default_error_conditionEi .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movl %esi, %ebx leal -9901(%rbx), %eax cmpl $78, %eax ja .LBB32_81 # %bb.1: jmpq *.LJTI32_0(,%rax,8) .LBB32_2: movl $9901, %edi # imm = 0x26AD jmp .LBB32_3 .LBB32_77: movl $9979, %edi # imm = 0x26FB jmp .LBB32_3 .LBB32_33: movl $9961, %edi # imm = 0x26E9 jmp .LBB32_3 .LBB32_50: movl $9968, %edi # imm = 0x26F0 jmp .LBB32_3 .LBB32_67: movl $9974, %edi # imm = 0x26F6 jmp .LBB32_3 .LBB32_75: movl $9977, %edi # imm = 0x26F9 jmp .LBB32_3 .LBB32_28: movl $9945, %edi # imm = 0x26D9 jmp .LBB32_3 .LBB32_19: movl $9952, %edi # imm = 0x26E0 jmp .LBB32_3 .LBB32_29: movl $9958, %edi # imm = 0x26E6 jmp .LBB32_3 .LBB32_22: movl $9955, %edi # imm = 0x26E3 jmp .LBB32_3 .LBB32_17: movl $9951, %edi # imm = 0x26DF jmp .LBB32_3 .LBB32_66: movl $9933, %edi # imm = 0x26CD jmp .LBB32_3 .LBB32_80: movl $9941, %edi # imm = 0x26D5 jmp .LBB32_3 .LBB32_59: movl $9928, %edi # imm = 0x26C8 jmp .LBB32_3 .LBB32_79: movl $9940, %edi # imm = 0x26D4 jmp .LBB32_3 .LBB32_74: movl $9938, %edi # imm = 0x26D2 jmp .LBB32_3 .LBB32_58: movl $9927, %edi # imm = 0x26C7 jmp .LBB32_3 .LBB32_45: movl $9921, %edi # imm = 0x26C1 jmp .LBB32_3 .LBB32_68: movl $9975, %edi # imm = 0x26F7 jmp .LBB32_3 .LBB32_7: movl $9946, %edi # imm = 0x26DA jmp .LBB32_3 .LBB32_39: movl $9917, %edi # imm = 0x26BD jmp .LBB32_3 .LBB32_48: movl $9966, %edi # imm = 0x26EE jmp .LBB32_3 .LBB32_71: movl $9934, %edi # imm = 0x26CE jmp .LBB32_3 .LBB32_13: movl $9906, %edi # imm = 0x26B2 jmp .LBB32_3 .LBB32_43: movl $9919, %edi # imm = 0x26BF jmp .LBB32_3 .LBB32_47: movl $9922, %edi # imm = 0x26C2 jmp .LBB32_3 .LBB32_25: movl $9942, %edi # imm = 0x26D6 jmp .LBB32_3 .LBB32_57: movl $9926, %edi # imm = 0x26C6 jmp .LBB32_3 .LBB32_61: movl $9929, %edi # imm = 0x26C9 jmp .LBB32_3 .LBB32_4: movl $9902, %edi # imm = 0x26AE jmp .LBB32_3 .LBB32_54: movl $9924, %edi # imm = 0x26C4 jmp .LBB32_3 .LBB32_18: movl $9910, %edi # imm = 0x26B6 jmp .LBB32_3 .LBB32_56: movl $9971, %edi # imm = 0x26F3 jmp .LBB32_3 .LBB32_5: movl $9903, %edi # imm = 0x26AF jmp .LBB32_3 .LBB32_11: movl $9905, %edi # imm = 0x26B1 jmp .LBB32_3 .LBB32_36: movl $9914, %edi # imm = 0x26BA jmp .LBB32_3 .LBB32_62: movl $9930, %edi # imm = 0x26CA jmp .LBB32_3 .LBB32_65: movl $9932, %edi # imm = 0x26CC jmp .LBB32_3 .LBB32_15: movl $9908, %edi # imm = 0x26B4 jmp .LBB32_3 .LBB32_6: movl $9904, %edi # imm = 0x26B0 jmp .LBB32_3 .LBB32_26: movl $9911, %edi # imm = 0x26B7 jmp .LBB32_3 .LBB32_31: movl $9943, %edi # imm = 0x26D7 jmp .LBB32_3 .LBB32_53: movl $9923, %edi # imm = 0x26C3 jmp .LBB32_3 .LBB32_16: movl $9909, %edi # imm = 0x26B5 jmp .LBB32_3 .LBB32_8: movl $9947, %edi # imm = 0x26DB jmp .LBB32_3 .LBB32_12: movl $9950, %edi # imm = 0x26DE jmp .LBB32_3 .LBB32_14: movl $9907, %edi # imm = 0x26B3 jmp .LBB32_3 .LBB32_44: movl $9920, %edi # imm = 0x26C0 jmp .LBB32_3 .LBB32_69: movl $9976, %edi # imm = 0x26F8 jmp .LBB32_3 .LBB32_9: movl $9948, %edi # imm = 0x26DC jmp .LBB32_3 .LBB32_78: movl $9939, %edi # imm = 0x26D3 jmp .LBB32_3 .LBB32_35: movl $9913, %edi # imm = 0x26B9 jmp .LBB32_3 .LBB32_23: movl $9956, %edi # imm = 0x26E4 jmp .LBB32_3 .LBB32_55: movl $9925, %edi # imm = 0x26C5 jmp .LBB32_3 .LBB32_63: movl $9931, %edi # imm = 0x26CB jmp .LBB32_3 .LBB32_27: movl $9912, %edi # imm = 0x26B8 jmp .LBB32_3 .LBB32_72: movl $9935, %edi # imm = 0x26CF jmp .LBB32_3 .LBB32_37: movl $9915, %edi # imm = 0x26BB jmp .LBB32_3 .LBB32_38: movl $9916, %edi # imm = 0x26BC jmp .LBB32_3 .LBB32_24: movl $9957, %edi # imm = 0x26E5 jmp .LBB32_3 .LBB32_70: movl $9944, %edi # imm = 0x26D8 jmp .LBB32_3 .LBB32_41: movl $9918, %edi # imm = 0x26BE jmp .LBB32_3 .LBB32_42: movl $9964, %edi # imm = 0x26EC jmp .LBB32_3 .LBB32_46: movl $9965, %edi # imm = 0x26ED jmp .LBB32_3 .LBB32_32: movl $9960, %edi # imm = 0x26E8 jmp .LBB32_3 .LBB32_64: movl $9973, %edi # imm = 0x26F5 jmp .LBB32_3 .LBB32_30: movl $9959, %edi # imm = 0x26E7 jmp .LBB32_3 .LBB32_49: movl $9967, %edi # imm = 0x26EF jmp .LBB32_3 .LBB32_21: movl $9954, %edi # imm = 0x26E2 jmp .LBB32_3 .LBB32_73: movl $9936, %edi # imm = 0x26D0 jmp .LBB32_3 .LBB32_51: movl $9969, %edi # imm = 0x26F1 jmp .LBB32_3 .LBB32_10: movl $9949, %edi # imm = 0x26DD jmp .LBB32_3 .LBB32_34: movl $9962, %edi # imm = 0x26EA jmp .LBB32_3 .LBB32_52: movl $9970, %edi # imm = 0x26F2 jmp .LBB32_3 .LBB32_20: movl $9953, %edi # imm = 0x26E1 jmp .LBB32_3 .LBB32_40: movl $9963, %edi # imm = 0x26EB jmp .LBB32_3 .LBB32_60: movl $9972, %edi # imm = 0x26F4 jmp .LBB32_3 .LBB32_76: movl $9978, %edi # imm = 0x26FA .LBB32_3: callq _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE movl %eax, %ebx .LBB32_82: movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB32_81: .cfi_def_cfa_offset 16 callq _ZN6thrust6system15system_categoryEv movq %rax, %rdx jmp .LBB32_82 .Lfunc_end32: .size _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi, .Lfunc_end32-_ZNK6thrust6system6detail21system_error_category23default_error_conditionEi .cfi_endproc .section .rodata._ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,"aG",@progbits,_ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,comdat .p2align 3, 0x0 .LJTI32_0: .quad .LBB32_2 .quad .LBB32_4 .quad .LBB32_5 .quad .LBB32_6 .quad .LBB32_11 .quad .LBB32_13 .quad .LBB32_14 .quad .LBB32_15 .quad .LBB32_16 .quad .LBB32_18 .quad .LBB32_26 .quad .LBB32_27 .quad .LBB32_35 .quad .LBB32_36 .quad .LBB32_37 .quad .LBB32_38 .quad .LBB32_39 .quad .LBB32_41 .quad .LBB32_43 .quad .LBB32_44 .quad .LBB32_45 .quad .LBB32_47 .quad .LBB32_53 .quad .LBB32_54 .quad .LBB32_55 .quad .LBB32_57 .quad .LBB32_58 .quad .LBB32_59 .quad .LBB32_61 .quad .LBB32_62 .quad .LBB32_63 .quad .LBB32_65 .quad .LBB32_66 .quad .LBB32_71 .quad .LBB32_72 .quad .LBB32_73 .quad .LBB32_81 .quad .LBB32_74 .quad .LBB32_78 .quad .LBB32_79 .quad .LBB32_80 .quad .LBB32_25 .quad .LBB32_31 .quad .LBB32_70 .quad .LBB32_28 .quad .LBB32_7 .quad .LBB32_8 .quad .LBB32_9 .quad .LBB32_10 .quad .LBB32_12 .quad .LBB32_17 .quad .LBB32_19 .quad .LBB32_20 .quad .LBB32_21 .quad .LBB32_22 .quad .LBB32_23 .quad .LBB32_24 .quad .LBB32_29 .quad .LBB32_30 .quad .LBB32_32 .quad .LBB32_33 .quad .LBB32_34 .quad .LBB32_40 .quad .LBB32_42 .quad .LBB32_46 .quad .LBB32_48 .quad .LBB32_49 .quad .LBB32_50 .quad .LBB32_51 .quad .LBB32_52 .quad .LBB32_56 .quad .LBB32_60 .quad .LBB32_64 .quad .LBB32_67 .quad .LBB32_68 .quad .LBB32_69 .quad .LBB32_75 .quad .LBB32_76 .quad .LBB32_77 # -- End function .section .text._ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei,comdat .weak _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei # -- Begin function _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei .p2align 1, 0x90 .type _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei,@function _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei: # @_ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 pushq %rax .cfi_def_cfa_offset 32 .cfi_offset %rbx, -24 .cfi_offset %rbp, -16 movl %edx, %ebp movq %rdi, %rbx movb _ZGVZN6thrust6system16generic_categoryEvE6result(%rip), %al testb %al, %al je .LBB33_1 .LBB33_3: # %_ZN6thrust6system16generic_categoryEv.exit movq _ZZN6thrust6system16generic_categoryEvE6result(%rip), %rax movl $_ZZN6thrust6system16generic_categoryEvE6result, %esi movq %rbx, %rdi movl %ebp, %edx callq *48(%rax) movq %rbx, %rax addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB33_1: .cfi_def_cfa_offset 32 movl $_ZGVZN6thrust6system16generic_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB33_3 # %bb.2: movq $_ZTVN6thrust6system6detail22generic_error_categoryE+16, _ZZN6thrust6system16generic_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system16generic_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system16generic_categoryEvE6result, %edi callq __cxa_guard_release jmp .LBB33_3 .Lfunc_end33: .size _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei, .Lfunc_end33-_ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei .cfi_endproc # -- End function .section .text._ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE,"axG",@progbits,_ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE,comdat .weak _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE # -- Begin function _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE .type _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE,@function _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE: # @_ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movl %edi, %ebx movb _ZGVZN6thrust6system16generic_categoryEvE6result(%rip), %al testb %al, %al je .LBB34_1 .LBB34_3: # %_ZN6thrust6system16generic_categoryEv.exit movl $_ZZN6thrust6system16generic_categoryEvE6result, %edx movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB34_1: .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust6system16generic_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB34_3 # %bb.2: movq $_ZTVN6thrust6system6detail22generic_error_categoryE+16, _ZZN6thrust6system16generic_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system16generic_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system16generic_categoryEvE6result, %edi callq __cxa_guard_release jmp .LBB34_3 .Lfunc_end34: .size _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE, .Lfunc_end34-_ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE .cfi_endproc # -- End function .section .text._ZN6thrust6system6detail22generic_error_categoryD0Ev,"axG",@progbits,_ZN6thrust6system6detail22generic_error_categoryD0Ev,comdat .weak _ZN6thrust6system6detail22generic_error_categoryD0Ev # -- Begin function _ZN6thrust6system6detail22generic_error_categoryD0Ev .p2align 1, 0x90 .type _ZN6thrust6system6detail22generic_error_categoryD0Ev,@function _ZN6thrust6system6detail22generic_error_categoryD0Ev: # @_ZN6thrust6system6detail22generic_error_categoryD0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end35: .size _ZN6thrust6system6detail22generic_error_categoryD0Ev, .Lfunc_end35-_ZN6thrust6system6detail22generic_error_categoryD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail22generic_error_category4nameEv,"axG",@progbits,_ZNK6thrust6system6detail22generic_error_category4nameEv,comdat .weak _ZNK6thrust6system6detail22generic_error_category4nameEv # -- Begin function _ZNK6thrust6system6detail22generic_error_category4nameEv .p2align 1, 0x90 .type _ZNK6thrust6system6detail22generic_error_category4nameEv,@function _ZNK6thrust6system6detail22generic_error_category4nameEv: # @_ZNK6thrust6system6detail22generic_error_category4nameEv .cfi_startproc # %bb.0: movl $.L.str.6, %eax retq .Lfunc_end36: .size _ZNK6thrust6system6detail22generic_error_category4nameEv, .Lfunc_end36-_ZNK6thrust6system6detail22generic_error_category4nameEv .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,comdat .weak _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei # -- Begin function _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei .p2align 1, 0x90 .type _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,@function _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei: # @_ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei .Lfunc_begin6: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception6 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movl %edx, %ebp movq %rdi, %rbx movb _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11(%rip), %al testb %al, %al je .LBB37_1 .LBB37_4: movl %ebp, %edi callq strerror movq %rax, %r14 leaq 16(%rbx), %rax movq %rax, (%rbx) testq %r14, %r14 je .LBB37_6 # %bb.5: movq %r14, %rdi callq strlen movq %r14, %rdx addq %rax, %rdx movq %rbx, %rdi movq %r14, %rsi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag jmp .LBB37_7 .LBB37_6: movq _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11(%rip), %rsi movq _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11+8(%rip), %rdx addq %rsi, %rdx movq %rbx, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag .LBB37_7: movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB37_1: .cfi_def_cfa_offset 32 movl $_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB37_4 # %bb.2: movq $_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11+16, _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11(%rip) .Ltmp133: movl $_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %edi movl $.L.str.7, %esi movl $.L.str.7+13, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp134: # %bb.3: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit movl $_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev, %edi movl $_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %edi callq __cxa_guard_release jmp .LBB37_4 .LBB37_8: # %.critedge17 .Ltmp135: movq %rax, %rbx movl $_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %edi callq __cxa_guard_abort movq %rbx, %rdi callq _Unwind_Resume@PLT .Lfunc_end37: .size _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei, .Lfunc_end37-_ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei .cfi_endproc .section .gcc_except_table._ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,"aG",@progbits,_ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,comdat .p2align 2, 0x0 GCC_except_table37: .Lexception6: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end6-.Lcst_begin6 .Lcst_begin6: .uleb128 .Lfunc_begin6-.Lfunc_begin6 # >> Call Site 1 << .uleb128 .Ltmp133-.Lfunc_begin6 # Call between .Lfunc_begin6 and .Ltmp133 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp133-.Lfunc_begin6 # >> Call Site 2 << .uleb128 .Ltmp134-.Ltmp133 # Call between .Ltmp133 and .Ltmp134 .uleb128 .Ltmp135-.Lfunc_begin6 # jumps to .Ltmp135 .byte 0 # On action: cleanup .uleb128 .Ltmp134-.Lfunc_begin6 # >> Call Site 3 << .uleb128 .Lfunc_end37-.Ltmp134 # Call between .Ltmp134 and .Lfunc_end37 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end6: .p2align 2, 0x0 # -- End function .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag,comdat .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag # -- Begin function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag .p2align 1, 0x90 .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag,@function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag: # @_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rdx, %r14 movq %rsi, %r15 movq %rdi, %rbx subq %rsi, %r14 movq %r14, (%rsp) cmpq $15, %r14 jbe .LBB38_1 # %bb.2: movq %rsp, %r12 movq %rbx, %rdi movq %r12, %rsi xorl %edx, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm movq %rax, (%rbx) movq (%r12), %rcx movq %rcx, 16(%rbx) jmp .LBB38_3 .LBB38_1: # %._crit_edge movq (%rbx), %rax .LBB38_3: testq %r14, %r14 je .LBB38_7 # %bb.4: cmpq $1, %r14 jne .LBB38_6 # %bb.5: movb (%r15), %cl movb %cl, (%rax) jmp .LBB38_7 .LBB38_6: movq %rax, %rdi movq %r15, %rsi movq %r14, %rdx callq memcpy@PLT .LBB38_7: # %_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tagEN6_GuardD2Ev.exit movq (%rsp), %rax movq %rax, 8(%rbx) movq (%rbx), %rcx movb $0, (%rcx,%rax) addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end38: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag, .Lfunc_end38-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag .cfi_endproc # -- End function .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag,comdat .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag # -- Begin function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .p2align 1, 0x90 .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag,@function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag: # @_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rdx, %r14 movq %rsi, %r15 movq %rdi, %rbx subq %rsi, %r14 movq %r14, (%rsp) cmpq $15, %r14 jbe .LBB39_1 # %bb.2: movq %rsp, %r12 movq %rbx, %rdi movq %r12, %rsi xorl %edx, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm movq %rax, (%rbx) movq (%r12), %rcx movq %rcx, 16(%rbx) jmp .LBB39_3 .LBB39_1: # %._crit_edge movq (%rbx), %rax .LBB39_3: testq %r14, %r14 je .LBB39_7 # %bb.4: cmpq $1, %r14 jne .LBB39_6 # %bb.5: movb (%r15), %cl movb %cl, (%rax) jmp .LBB39_7 .LBB39_6: movq %rax, %rdi movq %r15, %rsi movq %r14, %rdx callq memcpy@PLT .LBB39_7: # %_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tagEN6_GuardD2Ev.exit movq (%rsp), %rax movq %rax, 8(%rbx) movq (%rbx), %rcx movb $0, (%rcx,%rax) addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end39: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag, .Lfunc_end39-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .cfi_endproc # -- End function .section .text._ZN6thrust6system6detail9bad_allocD0Ev,"axG",@progbits,_ZN6thrust6system6detail9bad_allocD0Ev,comdat .weak _ZN6thrust6system6detail9bad_allocD0Ev # -- Begin function _ZN6thrust6system6detail9bad_allocD0Ev .p2align 1, 0x90 .type _ZN6thrust6system6detail9bad_allocD0Ev,@function _ZN6thrust6system6detail9bad_allocD0Ev: # @_ZN6thrust6system6detail9bad_allocD0Ev .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq $_ZTVN6thrust6system6detail9bad_allocE+16, (%rdi) movq 8(%rdi), %rdi leaq 24(%rbx), %rax cmpq %rax, %rdi je .LBB40_2 # %bb.1: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i.i callq _ZdlPv .LBB40_2: # %_ZN6thrust6system6detail9bad_allocD2Ev.exit movq %rbx, %rdi callq _ZNSt9bad_allocD2Ev movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZdlPv # TAILCALL .Lfunc_end40: .size _ZN6thrust6system6detail9bad_allocD0Ev, .Lfunc_end40-_ZN6thrust6system6detail9bad_allocD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail9bad_alloc4whatEv,"axG",@progbits,_ZNK6thrust6system6detail9bad_alloc4whatEv,comdat .weak _ZNK6thrust6system6detail9bad_alloc4whatEv # -- Begin function _ZNK6thrust6system6detail9bad_alloc4whatEv .p2align 1, 0x90 .type _ZNK6thrust6system6detail9bad_alloc4whatEv,@function _ZNK6thrust6system6detail9bad_alloc4whatEv: # @_ZNK6thrust6system6detail9bad_alloc4whatEv .cfi_startproc # %bb.0: movq 8(%rdi), %rax retq .Lfunc_end41: .size _ZNK6thrust6system6detail9bad_alloc4whatEv, .Lfunc_end41-_ZNK6thrust6system6detail9bad_alloc4whatEv .cfi_endproc # -- End function .section .text._ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc,"axG",@progbits,_ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc,comdat .weak _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc # -- Begin function _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .p2align 1, 0x90 .type _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc,@function _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc: # @_ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movq %rdx, %rbx movl %esi, %ebp movq %rdi, %r14 movq %rcx, %rsi callq _ZNSt13runtime_errorC2EPKc movq $_ZTVN6thrust6system12system_errorE+16, (%r14) movl %ebp, 16(%r14) movq %rbx, 24(%r14) leaq 48(%r14), %rax movq %rax, 32(%r14) movq $0, 40(%r14) movb $0, 48(%r14) popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end42: .size _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc, .Lfunc_end42-_ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .cfi_endproc # -- End function .section .text._ZN6thrust6system12system_errorD2Ev,"axG",@progbits,_ZN6thrust6system12system_errorD2Ev,comdat .weak _ZN6thrust6system12system_errorD2Ev # -- Begin function _ZN6thrust6system12system_errorD2Ev .p2align 1, 0x90 .type _ZN6thrust6system12system_errorD2Ev,@function _ZN6thrust6system12system_errorD2Ev: # @_ZN6thrust6system12system_errorD2Ev .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq $_ZTVN6thrust6system12system_errorE+16, (%rdi) movq 32(%rdi), %rdi leaq 48(%rbx), %rax cmpq %rax, %rdi je .LBB43_2 # %bb.1: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB43_2: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZNSt13runtime_errorD2Ev # TAILCALL .Lfunc_end43: .size _ZN6thrust6system12system_errorD2Ev, .Lfunc_end43-_ZN6thrust6system12system_errorD2Ev .cfi_endproc # -- End function .section .text._ZN6thrust6system12system_errorD0Ev,"axG",@progbits,_ZN6thrust6system12system_errorD0Ev,comdat .weak _ZN6thrust6system12system_errorD0Ev # -- Begin function _ZN6thrust6system12system_errorD0Ev .p2align 1, 0x90 .type _ZN6thrust6system12system_errorD0Ev,@function _ZN6thrust6system12system_errorD0Ev: # @_ZN6thrust6system12system_errorD0Ev .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq $_ZTVN6thrust6system12system_errorE+16, (%rdi) movq 32(%rdi), %rdi leaq 48(%rbx), %rax cmpq %rax, %rdi je .LBB44_2 # %bb.1: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i.i callq _ZdlPv .LBB44_2: # %_ZN6thrust6system12system_errorD2Ev.exit movq %rbx, %rdi callq _ZNSt13runtime_errorD2Ev movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZdlPv # TAILCALL .Lfunc_end44: .size _ZN6thrust6system12system_errorD0Ev, .Lfunc_end44-_ZN6thrust6system12system_errorD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system12system_error4whatEv,"axG",@progbits,_ZNK6thrust6system12system_error4whatEv,comdat .weak _ZNK6thrust6system12system_error4whatEv # -- Begin function _ZNK6thrust6system12system_error4whatEv .p2align 1, 0x90 .type _ZNK6thrust6system12system_error4whatEv,@function _ZNK6thrust6system12system_error4whatEv: # @_ZNK6thrust6system12system_error4whatEv .Lfunc_begin7: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception7 # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $40, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 32(%rdi), %r14 cmpq $0, 40(%rdi) je .LBB45_3 .LBB45_1: movq (%r14), %rbx .LBB45_2: movq %rbx, %rax addq $40, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB45_3: .cfi_def_cfa_offset 80 movq %rdi, %rbx callq _ZNKSt13runtime_error4whatEv movq %rax, %r15 movq 40(%rbx), %r12 movq %rax, %rdi callq strlen .Ltmp136: movq %r14, %rdi xorl %esi, %esi movq %r12, %rdx movq %r15, %rcx movq %rax, %r8 callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm .Ltmp137: # %bb.4: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc.exit movl 16(%rbx), %edx testl %edx, %edx je .LBB45_1 # %bb.5: cmpq $0, 40(%rbx) je .LBB45_8 # %bb.6: .Ltmp138: movl $.L.str.10, %esi movq %r14, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc .Ltmp139: # %bb.7: # %._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc.exit_crit_edge movl 16(%rbx), %edx .LBB45_8: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc.exit movq 24(%rbx), %rsi movq (%rsi), %rax .Ltmp141: leaq 8(%rsp), %rdi callq *48(%rax) .Ltmp142: # %bb.9: # %_ZNK6thrust6system10error_code7messageB5cxx11Ev.exit movq 8(%rsp), %rsi movq 16(%rsp), %rdx .Ltmp144: movq %r14, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm .Ltmp145: # %bb.10: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_.exit leaq 24(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB45_1 # %bb.11: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv jmp .LBB45_1 .LBB45_12: .Ltmp146: movq %rax, %r14 leaq 24(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB45_17 # %bb.13: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i4 callq _ZdlPv jmp .LBB45_17 .LBB45_14: .Ltmp143: jmp .LBB45_16 .LBB45_15: .Ltmp140: .LBB45_16: movq %rax, %r14 .LBB45_17: movq %r14, %rdi callq __cxa_begin_catch movq %rbx, %rdi callq _ZNKSt13runtime_error4whatEv movq %rax, %rbx .Ltmp147: callq __cxa_end_catch .Ltmp148: jmp .LBB45_2 .LBB45_18: .Ltmp149: movq %rax, %rdi callq __clang_call_terminate .Lfunc_end45: .size _ZNK6thrust6system12system_error4whatEv, .Lfunc_end45-_ZNK6thrust6system12system_error4whatEv .cfi_endproc .section .gcc_except_table._ZNK6thrust6system12system_error4whatEv,"aG",@progbits,_ZNK6thrust6system12system_error4whatEv,comdat .p2align 2, 0x0 GCC_except_table45: .Lexception7: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase2-.Lttbaseref2 .Lttbaseref2: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end7-.Lcst_begin7 .Lcst_begin7: .uleb128 .Ltmp136-.Lfunc_begin7 # >> Call Site 1 << .uleb128 .Ltmp139-.Ltmp136 # Call between .Ltmp136 and .Ltmp139 .uleb128 .Ltmp140-.Lfunc_begin7 # jumps to .Ltmp140 .byte 1 # On action: 1 .uleb128 .Ltmp141-.Lfunc_begin7 # >> Call Site 2 << .uleb128 .Ltmp142-.Ltmp141 # Call between .Ltmp141 and .Ltmp142 .uleb128 .Ltmp143-.Lfunc_begin7 # jumps to .Ltmp143 .byte 1 # On action: 1 .uleb128 .Ltmp144-.Lfunc_begin7 # >> Call Site 3 << .uleb128 .Ltmp145-.Ltmp144 # Call between .Ltmp144 and .Ltmp145 .uleb128 .Ltmp146-.Lfunc_begin7 # jumps to .Ltmp146 .byte 1 # On action: 1 .uleb128 .Ltmp145-.Lfunc_begin7 # >> Call Site 4 << .uleb128 .Ltmp147-.Ltmp145 # Call between .Ltmp145 and .Ltmp147 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp147-.Lfunc_begin7 # >> Call Site 5 << .uleb128 .Ltmp148-.Ltmp147 # Call between .Ltmp147 and .Ltmp148 .uleb128 .Ltmp149-.Lfunc_begin7 # jumps to .Ltmp149 .byte 1 # On action: 1 .Lcst_end7: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase2: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEE9fill_initEmRKi,"axG",@progbits,_ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEE9fill_initEmRKi,comdat .weak _ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEE9fill_initEmRKi # -- Begin function _ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEE9fill_initEmRKi .p2align 1, 0x90 .type _ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEE9fill_initEmRKi,@function _ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEE9fill_initEmRKi: # @_ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEE9fill_initEmRKi .cfi_startproc # %bb.0: testq %rsi, %rsi je .LBB46_2 # %bb.1: # %_ZN6thrust6detail18contiguous_storageIiNS_16device_allocatorIiEEE20uninitialized_fill_nENS0_15normal_iteratorINS_10device_ptrIiEEEEmRKi.exit pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 subq $16, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rdx, %r14 movq %rsi, %rbx movq %rdi, %r15 movq (%rdi), %rax leaq (,%rsi,4), %rsi movq 8(%rax), %rdi movl $4, %edx callq _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm movq %rax, 8(%r15) movq %rbx, 16(%r15) movq %rbx, 24(%r15) movl (%r14), %edx leaq 15(%rsp), %rdi movq %rax, %rsi movq %rbx, %rcx callq _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m addq $16, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 .cfi_restore %rbx .cfi_restore %r14 .cfi_restore %r15 .LBB46_2: retq .Lfunc_end46: .size _ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEE9fill_initEmRKi, .Lfunc_end46-_ZN6thrust6detail11vector_baseIiNS_16device_allocatorIiEEE9fill_initEmRKi .cfi_endproc # -- End function .section .text._ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m,"axG",@progbits,_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m,comdat .weak _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m # -- Begin function _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m .p2align 1, 0x90 .type _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m,@function _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m: # @_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m .Lfunc_begin8: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception8 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $24, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %edx, 4(%rsp) # 4-byte Spill movq %rsi, 16(%rsp) # 8-byte Spill movl $4294967040, %ebp # imm = 0xFFFFFF00 movq %rcx, 8(%rsp) # 8-byte Spill addq %rbp, %rcx decq %rcx shrq $8, %rcx movabsq $72057598332895489, %rdx # imm = 0x100000100000101 movq %rcx, %rax mulq %rdx cmpq $16777215, %rcx # imm = 0xFFFFFF jb .LBB47_5 # %bb.1: # %.lr.ph.i.preheader movq %rdx, %r15 shrq $16, %r15 xorl %r12d, %r12d leaq 512(%rbp), %r13 movabsq $-4294967040, %r14 # imm = 0xFFFFFFFF00000100 movq 8(%rsp), %rbx # 8-byte Reload .LBB47_2: # %.lr.ph.i # =>This Inner Loop Header: Depth=1 cmpq %rbp, %rbx movl $4294967040, %eax # imm = 0xFFFFFF00 cmovbq %rbx, %rax addq $255, %rax shrq $8, %rax leaq (%rax,%rbp), %rdi addq $256, %rdi # imm = 0x100 movl $1, %esi movq %r13, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB47_4 # %bb.3: # in Loop: Header=BB47_2 Depth=1 movq 16(%rsp), %rdi # 8-byte Reload movl 4(%rsp), %esi # 4-byte Reload movq 8(%rsp), %rdx # 8-byte Reload movq %r12, %rcx callq _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_ .LBB47_4: # in Loop: Header=BB47_2 Depth=1 addq %rbp, %r12 addq %r14, %rbx decq %r15 jne .LBB47_2 .LBB47_5: # %_ZN6thrust11hip_rocprim14__parallel_for12parallel_forINS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmEE10hipError_tT0_T_P12ihipStream_t.exit callq hipPeekAtLastError movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB47_6 # %bb.11: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit xorl %edi, %edi callq hipStreamSynchronize movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB47_12 # %bb.15: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit8 addq $24, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB47_6: .cfi_def_cfa_offset 80 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp150: callq _ZN6thrust6system12hip_categoryEv .Ltmp151: # %bb.7: .Ltmp152: movl $.L.str.14, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp153: jmp .LBB47_8 .LBB47_12: movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp155: callq _ZN6thrust6system12hip_categoryEv .Ltmp156: # %bb.13: .Ltmp157: movl $.L.str.15, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp158: .LBB47_8: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB47_14: .Ltmp159: jmp .LBB47_10 .LBB47_9: .Ltmp154: .LBB47_10: # %common.resume movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end47: .size _ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m, .Lfunc_end47-_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m .cfi_endproc .section .gcc_except_table._ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m,"aG",@progbits,_ZZN6thrust11hip_rocprim12parallel_forINS0_3tagENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmEEvRNS0_16execution_policyIT_EET0_T1_EN10workaround3parERNS8_IS2_EES7_m,comdat .p2align 2, 0x0 GCC_except_table47: .Lexception8: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end8-.Lcst_begin8 .Lcst_begin8: .uleb128 .Lfunc_begin8-.Lfunc_begin8 # >> Call Site 1 << .uleb128 .Ltmp150-.Lfunc_begin8 # Call between .Lfunc_begin8 and .Ltmp150 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp150-.Lfunc_begin8 # >> Call Site 2 << .uleb128 .Ltmp153-.Ltmp150 # Call between .Ltmp150 and .Ltmp153 .uleb128 .Ltmp154-.Lfunc_begin8 # jumps to .Ltmp154 .byte 0 # On action: cleanup .uleb128 .Ltmp153-.Lfunc_begin8 # >> Call Site 3 << .uleb128 .Ltmp155-.Ltmp153 # Call between .Ltmp153 and .Ltmp155 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp155-.Lfunc_begin8 # >> Call Site 4 << .uleb128 .Ltmp158-.Ltmp155 # Call between .Ltmp155 and .Ltmp158 .uleb128 .Ltmp159-.Lfunc_begin8 # jumps to .Ltmp159 .byte 0 # On action: cleanup .uleb128 .Ltmp158-.Lfunc_begin8 # >> Call Site 5 << .uleb128 .Lfunc_end47-.Ltmp158 # Call between .Ltmp158 and .Lfunc_end47 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end8: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_,comdat .weak _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_ # -- Begin function _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_ .type _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_,@function _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_: # @_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 64(%rsp), %rax movq %rdi, (%rax) movl %esi, 8(%rax) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 16(%rsp), %rdx movq %rcx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rsi, 8(%rbx) movq %rdx, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end48: .size _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_, .Lfunc_end48-_ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_ .cfi_endproc # -- End function .section .text._ZN6thrust6detail18contiguous_storageIiNS_16device_allocatorIiEEE10deallocateEv,"axG",@progbits,_ZN6thrust6detail18contiguous_storageIiNS_16device_allocatorIiEEE10deallocateEv,comdat .weak _ZN6thrust6detail18contiguous_storageIiNS_16device_allocatorIiEEE10deallocateEv # -- Begin function _ZN6thrust6detail18contiguous_storageIiNS_16device_allocatorIiEEE10deallocateEv .p2align 1, 0x90 .type _ZN6thrust6detail18contiguous_storageIiNS_16device_allocatorIiEEE10deallocateEv,@function _ZN6thrust6detail18contiguous_storageIiNS_16device_allocatorIiEEE10deallocateEv: # @_ZN6thrust6detail18contiguous_storageIiNS_16device_allocatorIiEEE10deallocateEv .cfi_startproc # %bb.0: movq 16(%rdi), %rdx testq %rdx, %rdx je .LBB49_2 # %bb.1: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq (%rdi), %rax movq 8(%rdi), %rsi shlq $2, %rdx movq 8(%rax), %rdi movl $4, %ecx callq _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm xorps %xmm0, %xmm0 movups %xmm0, 8(%rbx) popq %rbx .cfi_def_cfa_offset 8 .LBB49_2: retq .Lfunc_end49: .size _ZN6thrust6detail18contiguous_storageIiNS_16device_allocatorIiEEE10deallocateEv, .Lfunc_end49-_ZN6thrust6detail18contiguous_storageIiNS_16device_allocatorIiEEE10deallocateEv .cfi_endproc # -- End function .text .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB50_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB50_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z2MVPiS_S_ii, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end50: .size __hip_module_ctor, .Lfunc_end50-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB51_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB51_2: retq .Lfunc_end51: .size __hip_module_dtor, .Lfunc_end51-__hip_module_dtor .cfi_endproc # -- End function .type _Z2MVPiS_S_ii,@object # @_Z2MVPiS_S_ii .section .rodata,"a",@progbits .globl _Z2MVPiS_S_ii .p2align 3, 0x0 _Z2MVPiS_S_ii: .quad _Z17__device_stub__MVPiS_S_ii .size _Z2MVPiS_S_ii, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "matrix_vector_gpu_5000_points_Tesla.csv" .size .L.str, 40 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "iter: " .size .L.str.1, 7 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "," .size .L.str.2, 2 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz ",\n" .size .L.str.3, 3 .type _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,@object # @_ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .section .bss._ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,"awG",@nobits,_ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,comdat .weak _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .p2align 3, 0x0 _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource: .zero 16 .size _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource, 16 .type _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,@object # @_ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .section .bss._ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,"awG",@nobits,_ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,comdat .weak _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .p2align 3, 0x0 _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource: .quad 0 # 0x0 .size _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource, 8 .hidden __dso_handle .type _ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,@object # @_ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .section .rodata._ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,"aG",@progbits,_ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,comdat .weak _ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .p2align 3, 0x0 _ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE: .quad 0 .quad _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .quad _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev .quad _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev .quad _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm .quad _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm .quad _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_ .size _ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE, 56 .type _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,@object # @_ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .section .rodata._ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,"aG",@progbits,_ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,comdat .weak _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE: .asciz "N6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE" .size _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE, 200 .type _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,@object # @_ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .section .rodata._ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,"aG",@progbits,_ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,comdat .weak _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE: .asciz "N6thrust2mr15memory_resourceINS_10device_ptrIvEEEE" .size _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE, 51 .type _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,@object # @_ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .section .rodata._ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,"aG",@progbits,_ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,comdat .weak _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .p2align 3, 0x0 _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .size _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE, 16 .type _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,@object # @_ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .section .rodata._ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,"aG",@progbits,_ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,comdat .weak _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .p2align 3, 0x0 _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .quad _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .size _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE, 24 .type _ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,@object # @_ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .section .data._ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,"awG",@progbits,_ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,comdat .weak _ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .p2align 3, 0x0 _ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource: .quad _ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE+16 .size _ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource, 8 .type _ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,@object # @_ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .section .rodata._ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,"aG",@progbits,_ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,comdat .weak _ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .p2align 3, 0x0 _ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE: .quad 0 .quad _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .quad _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev .quad _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev .quad _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm .quad _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .quad _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_ .size _ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE, 56 .type _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,@object # @_ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .section .bss._ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,"awG",@nobits,_ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,comdat .weak _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .p2align 3, 0x0 _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource: .quad 0 # 0x0 .size _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource, 8 .type _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,@object # @_ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .section .rodata._ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,"aG",@progbits,_ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,comdat .weak _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE: .asciz "N6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE" .size _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE, 166 .type _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,@object # @_ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .section .rodata._ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,"aG",@progbits,_ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,comdat .weak _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE: .asciz "N6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE" .size _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE, 113 .type _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,@object # @_ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .section .rodata._ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,"aG",@progbits,_ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,comdat .weak _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .p2align 3, 0x0 _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .size _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE, 16 .type _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,@object # @_ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .section .rodata._ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,"aG",@progbits,_ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,comdat .weak _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .p2align 3, 0x0 _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .quad _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .size _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE, 24 .type _ZTSN6thrust6system6detail9bad_allocE,@object # @_ZTSN6thrust6system6detail9bad_allocE .section .rodata._ZTSN6thrust6system6detail9bad_allocE,"aG",@progbits,_ZTSN6thrust6system6detail9bad_allocE,comdat .weak _ZTSN6thrust6system6detail9bad_allocE _ZTSN6thrust6system6detail9bad_allocE: .asciz "N6thrust6system6detail9bad_allocE" .size _ZTSN6thrust6system6detail9bad_allocE, 34 .type _ZTIN6thrust6system6detail9bad_allocE,@object # @_ZTIN6thrust6system6detail9bad_allocE .section .rodata._ZTIN6thrust6system6detail9bad_allocE,"aG",@progbits,_ZTIN6thrust6system6detail9bad_allocE,comdat .weak _ZTIN6thrust6system6detail9bad_allocE .p2align 3, 0x0 _ZTIN6thrust6system6detail9bad_allocE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system6detail9bad_allocE .quad _ZTISt9bad_alloc .size _ZTIN6thrust6system6detail9bad_allocE, 24 .type _ZZN6thrust6system12hip_categoryEvE6result,@object # @_ZZN6thrust6system12hip_categoryEvE6result .section .bss._ZZN6thrust6system12hip_categoryEvE6result,"awG",@nobits,_ZZN6thrust6system12hip_categoryEvE6result,comdat .weak _ZZN6thrust6system12hip_categoryEvE6result .p2align 3, 0x0 _ZZN6thrust6system12hip_categoryEvE6result: .zero 8 .size _ZZN6thrust6system12hip_categoryEvE6result, 8 .type _ZGVZN6thrust6system12hip_categoryEvE6result,@object # @_ZGVZN6thrust6system12hip_categoryEvE6result .section .bss._ZGVZN6thrust6system12hip_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust6system12hip_categoryEvE6result,comdat .weak _ZGVZN6thrust6system12hip_categoryEvE6result .p2align 3, 0x0 _ZGVZN6thrust6system12hip_categoryEvE6result: .quad 0 # 0x0 .size _ZGVZN6thrust6system12hip_categoryEvE6result, 8 .type _ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE,@object # @_ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE .section .rodata._ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE,"aG",@progbits,_ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE,comdat .weak _ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE .p2align 3, 0x0 _ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE: .quad 0 .quad _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE .quad _ZN6thrust6system14error_categoryD2Ev .quad _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev .quad _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv .quad _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi .quad _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .quad _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .quad _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei .size _ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE, 72 .type _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE,@object # @_ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE .section .rodata._ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE,"aG",@progbits,_ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE,comdat .weak _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE: .asciz "N6thrust6system11hip_rocprim6detail18hip_error_categoryE" .size _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE, 57 .type _ZTSN6thrust6system14error_categoryE,@object # @_ZTSN6thrust6system14error_categoryE .section .rodata._ZTSN6thrust6system14error_categoryE,"aG",@progbits,_ZTSN6thrust6system14error_categoryE,comdat .weak _ZTSN6thrust6system14error_categoryE _ZTSN6thrust6system14error_categoryE: .asciz "N6thrust6system14error_categoryE" .size _ZTSN6thrust6system14error_categoryE, 33 .type _ZTIN6thrust6system14error_categoryE,@object # @_ZTIN6thrust6system14error_categoryE .section .rodata._ZTIN6thrust6system14error_categoryE,"aG",@progbits,_ZTIN6thrust6system14error_categoryE,comdat .weak _ZTIN6thrust6system14error_categoryE .p2align 3, 0x0 _ZTIN6thrust6system14error_categoryE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust6system14error_categoryE .size _ZTIN6thrust6system14error_categoryE, 16 .type _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE,@object # @_ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE .section .rodata._ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE,"aG",@progbits,_ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE,comdat .weak _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE .p2align 3, 0x0 _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE .quad _ZTIN6thrust6system14error_categoryE .size _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE, 24 .type _ZTVN6thrust6system14error_categoryE,@object # @_ZTVN6thrust6system14error_categoryE .section .rodata._ZTVN6thrust6system14error_categoryE,"aG",@progbits,_ZTVN6thrust6system14error_categoryE,comdat .weak _ZTVN6thrust6system14error_categoryE .p2align 3, 0x0 _ZTVN6thrust6system14error_categoryE: .quad 0 .quad _ZTIN6thrust6system14error_categoryE .quad _ZN6thrust6system14error_categoryD2Ev .quad _ZN6thrust6system14error_categoryD0Ev .quad __cxa_pure_virtual .quad _ZNK6thrust6system14error_category23default_error_conditionEi .quad _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .quad _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .quad __cxa_pure_virtual .size _ZTVN6thrust6system14error_categoryE, 72 .type .L.str.4,@object # @.str.4 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.4: .asciz "hip" .size .L.str.4, 4 .type _ZZN6thrust6system15system_categoryEvE6result,@object # @_ZZN6thrust6system15system_categoryEvE6result .section .bss._ZZN6thrust6system15system_categoryEvE6result,"awG",@nobits,_ZZN6thrust6system15system_categoryEvE6result,comdat .weak _ZZN6thrust6system15system_categoryEvE6result .p2align 3, 0x0 _ZZN6thrust6system15system_categoryEvE6result: .zero 8 .size _ZZN6thrust6system15system_categoryEvE6result, 8 .type _ZGVZN6thrust6system15system_categoryEvE6result,@object # @_ZGVZN6thrust6system15system_categoryEvE6result .section .bss._ZGVZN6thrust6system15system_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust6system15system_categoryEvE6result,comdat .weak _ZGVZN6thrust6system15system_categoryEvE6result .p2align 3, 0x0 _ZGVZN6thrust6system15system_categoryEvE6result: .quad 0 # 0x0 .size _ZGVZN6thrust6system15system_categoryEvE6result, 8 .type _ZTVN6thrust6system6detail21system_error_categoryE,@object # @_ZTVN6thrust6system6detail21system_error_categoryE .section .rodata._ZTVN6thrust6system6detail21system_error_categoryE,"aG",@progbits,_ZTVN6thrust6system6detail21system_error_categoryE,comdat .weak _ZTVN6thrust6system6detail21system_error_categoryE .p2align 3, 0x0 _ZTVN6thrust6system6detail21system_error_categoryE: .quad 0 .quad _ZTIN6thrust6system6detail21system_error_categoryE .quad _ZN6thrust6system14error_categoryD2Ev .quad _ZN6thrust6system6detail21system_error_categoryD0Ev .quad _ZNK6thrust6system6detail21system_error_category4nameEv .quad _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi .quad _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .quad _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .quad _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei .size _ZTVN6thrust6system6detail21system_error_categoryE, 72 .type _ZTSN6thrust6system6detail21system_error_categoryE,@object # @_ZTSN6thrust6system6detail21system_error_categoryE .section .rodata._ZTSN6thrust6system6detail21system_error_categoryE,"aG",@progbits,_ZTSN6thrust6system6detail21system_error_categoryE,comdat .weak _ZTSN6thrust6system6detail21system_error_categoryE _ZTSN6thrust6system6detail21system_error_categoryE: .asciz "N6thrust6system6detail21system_error_categoryE" .size _ZTSN6thrust6system6detail21system_error_categoryE, 47 .type _ZTIN6thrust6system6detail21system_error_categoryE,@object # @_ZTIN6thrust6system6detail21system_error_categoryE .section .rodata._ZTIN6thrust6system6detail21system_error_categoryE,"aG",@progbits,_ZTIN6thrust6system6detail21system_error_categoryE,comdat .weak _ZTIN6thrust6system6detail21system_error_categoryE .p2align 3, 0x0 _ZTIN6thrust6system6detail21system_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system6detail21system_error_categoryE .quad _ZTIN6thrust6system14error_categoryE .size _ZTIN6thrust6system6detail21system_error_categoryE, 24 .type .L.str.5,@object # @.str.5 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.5: .asciz "system" .size .L.str.5, 7 .type _ZZN6thrust6system16generic_categoryEvE6result,@object # @_ZZN6thrust6system16generic_categoryEvE6result .section .bss._ZZN6thrust6system16generic_categoryEvE6result,"awG",@nobits,_ZZN6thrust6system16generic_categoryEvE6result,comdat .weak _ZZN6thrust6system16generic_categoryEvE6result .p2align 3, 0x0 _ZZN6thrust6system16generic_categoryEvE6result: .zero 8 .size _ZZN6thrust6system16generic_categoryEvE6result, 8 .type _ZGVZN6thrust6system16generic_categoryEvE6result,@object # @_ZGVZN6thrust6system16generic_categoryEvE6result .section .bss._ZGVZN6thrust6system16generic_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust6system16generic_categoryEvE6result,comdat .weak _ZGVZN6thrust6system16generic_categoryEvE6result .p2align 3, 0x0 _ZGVZN6thrust6system16generic_categoryEvE6result: .quad 0 # 0x0 .size _ZGVZN6thrust6system16generic_categoryEvE6result, 8 .type _ZTVN6thrust6system6detail22generic_error_categoryE,@object # @_ZTVN6thrust6system6detail22generic_error_categoryE .section .rodata._ZTVN6thrust6system6detail22generic_error_categoryE,"aG",@progbits,_ZTVN6thrust6system6detail22generic_error_categoryE,comdat .weak _ZTVN6thrust6system6detail22generic_error_categoryE .p2align 3, 0x0 _ZTVN6thrust6system6detail22generic_error_categoryE: .quad 0 .quad _ZTIN6thrust6system6detail22generic_error_categoryE .quad _ZN6thrust6system14error_categoryD2Ev .quad _ZN6thrust6system6detail22generic_error_categoryD0Ev .quad _ZNK6thrust6system6detail22generic_error_category4nameEv .quad _ZNK6thrust6system14error_category23default_error_conditionEi .quad _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .quad _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .quad _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei .size _ZTVN6thrust6system6detail22generic_error_categoryE, 72 .type _ZTSN6thrust6system6detail22generic_error_categoryE,@object # @_ZTSN6thrust6system6detail22generic_error_categoryE .section .rodata._ZTSN6thrust6system6detail22generic_error_categoryE,"aG",@progbits,_ZTSN6thrust6system6detail22generic_error_categoryE,comdat .weak _ZTSN6thrust6system6detail22generic_error_categoryE _ZTSN6thrust6system6detail22generic_error_categoryE: .asciz "N6thrust6system6detail22generic_error_categoryE" .size _ZTSN6thrust6system6detail22generic_error_categoryE, 48 .type _ZTIN6thrust6system6detail22generic_error_categoryE,@object # @_ZTIN6thrust6system6detail22generic_error_categoryE .section .rodata._ZTIN6thrust6system6detail22generic_error_categoryE,"aG",@progbits,_ZTIN6thrust6system6detail22generic_error_categoryE,comdat .weak _ZTIN6thrust6system6detail22generic_error_categoryE .p2align 3, 0x0 _ZTIN6thrust6system6detail22generic_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system6detail22generic_error_categoryE .quad _ZTIN6thrust6system14error_categoryE .size _ZTIN6thrust6system6detail22generic_error_categoryE, 24 .type .L.str.6,@object # @.str.6 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.6: .asciz "generic" .size .L.str.6, 8 .type _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,@object # @_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .section .bss._ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,"awG",@nobits,_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,comdat .weak _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .p2align 3, 0x0 _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11: .zero 32 .size _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, 32 .type _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,@object # @_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .section .bss._ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,"awG",@nobits,_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,comdat .weak _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .p2align 3, 0x0 _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11: .quad 0 # 0x0 .size _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, 8 .type .L.str.7,@object # @.str.7 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.7: .asciz "Unknown error" .size .L.str.7, 14 .type .L.str.8,@object # @.str.8 .L.str.8: .asciz "unknown error" .size .L.str.8, 14 .type .L.str.9,@object # @.str.9 .L.str.9: .asciz "hipErrorUnknown" .size .L.str.9, 16 .type .L.str.10,@object # @.str.10 .L.str.10: .asciz ": " .size .L.str.10, 3 .type .L.str.12,@object # @.str.12 .L.str.12: .asciz "basic_string: construction from null is not valid" .size .L.str.12, 50 .type _ZTVN6thrust6system6detail9bad_allocE,@object # @_ZTVN6thrust6system6detail9bad_allocE .section .rodata._ZTVN6thrust6system6detail9bad_allocE,"aG",@progbits,_ZTVN6thrust6system6detail9bad_allocE,comdat .weak _ZTVN6thrust6system6detail9bad_allocE .p2align 3, 0x0 _ZTVN6thrust6system6detail9bad_allocE: .quad 0 .quad _ZTIN6thrust6system6detail9bad_allocE .quad _ZN6thrust6system6detail9bad_allocD2Ev .quad _ZN6thrust6system6detail9bad_allocD0Ev .quad _ZNK6thrust6system6detail9bad_alloc4whatEv .size _ZTVN6thrust6system6detail9bad_allocE, 40 .type .L.str.13,@object # @.str.13 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.13: .asciz "HIP free failed" .size .L.str.13, 16 .type _ZTSN6thrust6system12system_errorE,@object # @_ZTSN6thrust6system12system_errorE .section .rodata._ZTSN6thrust6system12system_errorE,"aG",@progbits,_ZTSN6thrust6system12system_errorE,comdat .weak _ZTSN6thrust6system12system_errorE _ZTSN6thrust6system12system_errorE: .asciz "N6thrust6system12system_errorE" .size _ZTSN6thrust6system12system_errorE, 31 .type _ZTIN6thrust6system12system_errorE,@object # @_ZTIN6thrust6system12system_errorE .section .rodata._ZTIN6thrust6system12system_errorE,"aG",@progbits,_ZTIN6thrust6system12system_errorE,comdat .weak _ZTIN6thrust6system12system_errorE .p2align 3, 0x0 _ZTIN6thrust6system12system_errorE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system12system_errorE .quad _ZTISt13runtime_error .size _ZTIN6thrust6system12system_errorE, 24 .type _ZTVN6thrust6system12system_errorE,@object # @_ZTVN6thrust6system12system_errorE .section .rodata._ZTVN6thrust6system12system_errorE,"aG",@progbits,_ZTVN6thrust6system12system_errorE,comdat .weak _ZTVN6thrust6system12system_errorE .p2align 3, 0x0 _ZTVN6thrust6system12system_errorE: .quad 0 .quad _ZTIN6thrust6system12system_errorE .quad _ZN6thrust6system12system_errorD2Ev .quad _ZN6thrust6system12system_errorD0Ev .quad _ZNK6thrust6system12system_error4whatEv .size _ZTVN6thrust6system12system_errorE, 40 .type .L.str.14,@object # @.str.14 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.14: .asciz "parallel_for failed" .size .L.str.14, 20 .type .L.str.15,@object # @.str.15 .L.str.15: .asciz "parallel_for: failed to synchronize" .size .L.str.15, 36 .type _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_,@object # @_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_ .section .rodata._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_,"aG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_,comdat .weak _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_ .p2align 3, 0x0 _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_: .quad _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_ .size _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z2MVPiS_S_ii" .size .L__unnamed_1, 14 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_" .size .L__unnamed_2, 128 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z17__device_stub__MVPiS_S_ii .addrsig_sym __gxx_personality_v0 .addrsig_sym _ZN6thrust11hip_rocprim14__parallel_for21__device_stub__kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Unwind_Resume .addrsig_sym _Z2MVPiS_S_ii .addrsig_sym _ZSt4cout .addrsig_sym _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .addrsig_sym _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .addrsig_sym __dso_handle .addrsig_sym _ZTVN10__cxxabiv120__si_class_type_infoE .addrsig_sym _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .addrsig_sym _ZTVN10__cxxabiv117__class_type_infoE .addrsig_sym _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .addrsig_sym _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .addrsig_sym _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .addrsig_sym _ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .addrsig_sym _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .addrsig_sym _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .addrsig_sym _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .addrsig_sym _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .addrsig_sym _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .addrsig_sym _ZTSN6thrust6system6detail9bad_allocE .addrsig_sym _ZTISt9bad_alloc .addrsig_sym _ZTIN6thrust6system6detail9bad_allocE .addrsig_sym _ZZN6thrust6system12hip_categoryEvE6result .addrsig_sym _ZGVZN6thrust6system12hip_categoryEvE6result .addrsig_sym _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE .addrsig_sym _ZTSN6thrust6system14error_categoryE .addrsig_sym _ZTIN6thrust6system14error_categoryE .addrsig_sym _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE .addrsig_sym _ZZN6thrust6system15system_categoryEvE6result .addrsig_sym _ZGVZN6thrust6system15system_categoryEvE6result .addrsig_sym _ZTSN6thrust6system6detail21system_error_categoryE .addrsig_sym _ZTIN6thrust6system6detail21system_error_categoryE .addrsig_sym _ZZN6thrust6system16generic_categoryEvE6result .addrsig_sym _ZGVZN6thrust6system16generic_categoryEvE6result .addrsig_sym _ZTSN6thrust6system6detail22generic_error_categoryE .addrsig_sym _ZTIN6thrust6system6detail22generic_error_categoryE .addrsig_sym _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .addrsig_sym _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .addrsig_sym _ZTSN6thrust6system12system_errorE .addrsig_sym _ZTISt13runtime_error .addrsig_sym _ZTIN6thrust6system12system_errorE .addrsig_sym _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_ .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z2MVPiS_S_ii ; -- Begin function _Z2MVPiS_S_ii .globl _Z2MVPiS_S_ii .p2align 8 .type _Z2MVPiS_S_ii,@function _Z2MVPiS_S_ii: ; @_Z2MVPiS_S_ii ; %bb.0: s_clause 0x1 s_load_b32 s4, s[0:1], 0x2c s_load_b64 s[2:3], s[0:1], 0x18 s_waitcnt lgkmcnt(0) s_and_b32 s4, s4, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s4, v[0:1] s_mov_b32 s4, exec_lo v_cmpx_gt_i32_e64 s3, v1 s_cbranch_execz .LBB0_5 ; %bb.1: ; %.preheader s_clause 0x1 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[0:1], s[0:1], 0x10 v_mov_b32_e32 v0, 0 s_cmp_lt_i32 s2, 1 s_cbranch_scc1 .LBB0_4 ; %bb.2: ; %.lr.ph.preheader v_mov_b32_e32 v2, v1 .LBB0_3: ; %.lr.ph ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(VALU_DEP_1) v_ashrrev_i32_e32 v3, 31, v2 s_waitcnt lgkmcnt(0) s_load_b32 s8, s[4:5], 0x0 s_add_i32 s2, s2, -1 s_add_u32 s4, s4, 4 s_addc_u32 s5, s5, 0 v_lshlrev_b64 v[3:4], 2, v[2:3] v_add_nc_u32_e32 v2, s3, v2 s_cmp_eq_u32 s2, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v3, vcc_lo, s6, v3 v_add_co_ci_u32_e32 v4, vcc_lo, s7, v4, vcc_lo global_load_b32 v5, v[3:4], off s_waitcnt vmcnt(0) lgkmcnt(0) v_mad_u64_u32 v[3:4], null, v5, s8, v[0:1] s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v0, v3 s_cbranch_scc0 .LBB0_3 .LBB0_4: ; %Flow39 v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[1:2], 2, v[1:2] s_waitcnt lgkmcnt(0) v_add_co_u32 v1, vcc_lo, s0, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, s1, v2, vcc_lo global_store_b32 v[1:2], v0, off .LBB0_5: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z2MVPiS_S_ii .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 288 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 6 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z2MVPiS_S_ii, .Lfunc_end0-_Z2MVPiS_S_ii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 248 ; NumSgprs: 18 ; NumVgprs: 6 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 6 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_,comdat .protected _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_ ; -- Begin function _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_ .globl _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_ .p2align 8 .type _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_,@function _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_: ; @_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_ ; %bb.0: s_load_b128 s[4:7], s[0:1], 0x10 s_lshl_b32 s2, s15, 8 s_waitcnt lgkmcnt(0) s_add_u32 s2, s2, s6 s_addc_u32 s3, 0, s7 s_sub_u32 s4, s4, s2 s_subb_u32 s5, s5, s3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u64_e64 s5, 0x100, s[4:5] s_and_b32 s5, s5, exec_lo s_cselect_b32 s4, s4, 0x100 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1) v_cmp_gt_u32_e32 vcc_lo, s4, v0 s_cmpk_eq_i32 s4, 0x100 s_cselect_b32 s4, -1, 0 s_or_b32 s4, s4, vcc_lo s_delay_alu instid0(SALU_CYCLE_1) s_and_saveexec_b32 s5, s4 s_cbranch_execz .LBB1_2 ; %bb.1: ; %.critedge24.sink.split s_clause 0x1 s_load_b64 s[4:5], s[0:1], 0x0 s_load_b32 s6, s[0:1], 0x8 v_lshlrev_b32_e32 v0, 2, v0 s_lshl_b64 s[0:1], s[2:3], 2 s_waitcnt lgkmcnt(0) s_add_u32 s0, s4, s0 s_addc_u32 s1, s5, s1 v_add_co_u32 v0, s0, s0, v0 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v1, null, s1, 0, s0 v_mov_b32_e32 v2, s6 flat_store_b32 v[0:1], v2 .LBB1_2: ; %.critedge24 s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 3 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_,"axG",@progbits,_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_,comdat .Lfunc_end1: .size _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_, .Lfunc_end1-_ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 168 ; NumSgprs: 18 ; NumVgprs: 3 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 3 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: hidden_block_count_x - .offset: 36 .size: 4 .value_kind: hidden_block_count_y - .offset: 40 .size: 4 .value_kind: hidden_block_count_z - .offset: 44 .size: 2 .value_kind: hidden_group_size_x - .offset: 46 .size: 2 .value_kind: hidden_group_size_y - .offset: 48 .size: 2 .value_kind: hidden_group_size_z - .offset: 50 .size: 2 .value_kind: hidden_remainder_x - .offset: 52 .size: 2 .value_kind: hidden_remainder_y - .offset: 54 .size: 2 .value_kind: hidden_remainder_z - .offset: 72 .size: 8 .value_kind: hidden_global_offset_x - .offset: 80 .size: 8 .value_kind: hidden_global_offset_y - .offset: 88 .size: 8 .value_kind: hidden_global_offset_z - .offset: 96 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 288 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z2MVPiS_S_ii .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z2MVPiS_S_ii.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 6 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .offset: 0 .size: 16 .value_kind: by_value - .offset: 16 .size: 8 .value_kind: by_value - .offset: 24 .size: 8 .value_kind: by_value .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _ZN6thrust11hip_rocprim14__parallel_for6kernelILj256ENS0_20__uninitialized_fill7functorINS_10device_ptrIiEEiEEmLj1EEEvT0_T1_S9_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 3 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
67b3f37c7d9cfc4e9e2e3f6d90f02ed2de888ccc
#include <cuda.h> #include <cuda_runtime.h> #include <time.h> #define N 32*1024*1024 #define BLOCK_SIZE 256 __global__ void reduce_v1(float *g_idata,float *g_odata){ __shared__ float sdata[BLOCK_SIZE]; // each thread loads one element from global to shared mem unsigned int tid = threadIdx.x; unsigned int i = blockIdx.x*blockDim.x + threadIdx.x; sdata[tid] = g_idata[i]; __syncthreads(); // do reduction in shared mem for(unsigned int s=1; s < blockDim.x; s *= 2) { // if (tid % (2*s) == 0) { // sdata[tid] += sdata[tid + s]; // } int index = 2 * s * tid; if (index < blockDim.x) { sdata[index] += sdata[index + s]; } __syncthreads(); } // write result for this block to global mem if (tid == 0) g_odata[blockIdx.x] = sdata[0]; } int main() { float *input_host = (float*)malloc(N*sizeof(float)); float *input_device; cudaMalloc((void **)&input_device, N*sizeof(float)); for (int i = 0; i < N; i++) input_host[i] = 2.0; cudaMemcpy(input_device, input_host, N*sizeof(float), cudaMemcpyHostToDevice); int32_t block_num = (N + BLOCK_SIZE - 1) / BLOCK_SIZE; float *output_host = (float*)malloc((N / BLOCK_SIZE) * sizeof(float)); float *output_device; cudaMalloc((void **)&output_device, (N / BLOCK_SIZE) * sizeof(float)); dim3 grid(N / BLOCK_SIZE, 1); dim3 block(BLOCK_SIZE, 1); reduce_v1<<<grid, block>>>(input_device, output_device); cudaMemcpy(output_host, output_device, block_num * sizeof(float), cudaMemcpyDeviceToHost); return 0; }
.file "tmpxft_002c8451_00000000-6_reduce_v1_interleaved_addressing.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2011: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2011: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z30__device_stub__Z9reduce_v1PfS_PfS_ .type _Z30__device_stub__Z9reduce_v1PfS_PfS_, @function _Z30__device_stub__Z9reduce_v1PfS_PfS_: .LFB2033: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movq %rsi, (%rsp) leaq 40(%rsp), %rdi leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z9reduce_v1PfS_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L2: movq 104(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2033: .size _Z30__device_stub__Z9reduce_v1PfS_PfS_, .-_Z30__device_stub__Z9reduce_v1PfS_PfS_ .globl _Z9reduce_v1PfS_ .type _Z9reduce_v1PfS_, @function _Z9reduce_v1PfS_: .LFB2034: .cfi_startproc endbr64 jmp _Z30__device_stub__Z9reduce_v1PfS_PfS_ .cfi_endproc .LFE2034: .size _Z9reduce_v1PfS_, .-_Z9reduce_v1PfS_ .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2008: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl $134217728, %edi subq $48, %rsp .cfi_def_cfa_offset 64 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax call malloc@PLT movq %rsp, %rdi movl $134217728, %esi movq %rax, %rbx call cudaMalloc@PLT movss .LC0(%rip), %xmm0 xorl %eax, %eax .L9: movss %xmm0, (%rbx,%rax,4) incq %rax cmpq $33554432, %rax jne .L9 movq (%rsp), %rdi movl $1, %ecx movl $134217728, %edx movq %rbx, %rsi call cudaMemcpy@PLT movl $524288, %edi call malloc@PLT leaq 8(%rsp), %rdi movl $524288, %esi movq %rax, %rbx call cudaMalloc@PLT movl $16777217, %edx xorl %r9d, %r9d xorl %r8d, %r8d movl $32769, %edi salq $8, %rdx movl $1, %ecx movl $1, %esi salq $17, %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L10 movq 8(%rsp), %rsi movq (%rsp), %rdi call _Z30__device_stub__Z9reduce_v1PfS_PfS_ .L10: movq 8(%rsp), %rsi movl $2, %ecx movl $524288, %edx movq %rbx, %rdi call cudaMemcpy@PLT movq 40(%rsp), %rax subq %fs:40, %rax je .L11 call __stack_chk_fail@PLT .L11: addq $48, %rsp .cfi_def_cfa_offset 16 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2008: .size main, .-main .section .rodata.str1.1,"aMS",@progbits,1 .LC1: .string "_Z9reduce_v1PfS_" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2036: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC1(%rip), %rdx movq %rax, %rdi leaq _Z9reduce_v1PfS_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2036: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC0: .long 1073741824 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z9reduce_v1PfS_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R4, SR_CTAID.X ; /* 0x0000000000047919 */ /* 0x000e220000002500 */ /*0020*/ IMAD.MOV.U32 R3, RZ, RZ, 0x4 ; /* 0x00000004ff037424 */ /* 0x000fe200078e00ff */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe40000000a00 */ /*0040*/ S2R R5, SR_TID.X ; /* 0x0000000000057919 */ /* 0x000e240000002100 */ /*0050*/ IMAD R2, R4, c[0x0][0x0], R5 ; /* 0x0000000004027a24 */ /* 0x001fc800078e0205 */ /*0060*/ IMAD.WIDE.U32 R2, R2, R3, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fcc00078e0003 */ /*0070*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea2000c1e1900 */ /*0080*/ MOV R0, c[0x0][0x0] ; /* 0x0000000000007a02 */ /* 0x000fe40000000f00 */ /*0090*/ ISETP.NE.AND P0, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fe40003f05270 */ /*00a0*/ ISETP.GE.U32.AND P1, PT, R0, 0x2, PT ; /* 0x000000020000780c */ /* 0x000fe20003f26070 */ /*00b0*/ STS [R5.X4], R2 ; /* 0x0000000205007388 */ /* 0x0041e80000004800 */ /*00c0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000ff00000010000 */ /*00d0*/ @!P1 BRA 0x1b0 ; /* 0x000000d000009947 */ /* 0x000fea0003800000 */ /*00e0*/ IMAD.MOV.U32 R0, RZ, RZ, 0x1 ; /* 0x00000001ff007424 */ /* 0x001fca00078e00ff */ /*00f0*/ SHF.L.U32 R6, R0, 0x1, RZ ; /* 0x0000000100067819 */ /* 0x000fca00000006ff */ /*0100*/ IMAD R7, R6, R5, RZ ; /* 0x0000000506077224 */ /* 0x000fca00078e02ff */ /*0110*/ ISETP.GE.U32.AND P1, PT, R7, c[0x0][0x0], PT ; /* 0x0000000007007a0c */ /* 0x000fda0003f26070 */ /*0120*/ @!P1 IMAD.IADD R2, R7, 0x1, R0 ; /* 0x0000000107029824 */ /* 0x000fe400078e0200 */ /*0130*/ @!P1 LDS R0, [R7.X4] ; /* 0x0000000007009984 */ /* 0x000fe80000004800 */ /*0140*/ @!P1 LDS R3, [R2.X4] ; /* 0x0000000002039984 */ /* 0x000e240000004800 */ /*0150*/ @!P1 FADD R3, R0, R3 ; /* 0x0000000300039221 */ /* 0x001fe20000000000 */ /*0160*/ MOV R0, R6 ; /* 0x0000000600007202 */ /* 0x000fc80000000f00 */ /*0170*/ @!P1 STS [R7.X4], R3 ; /* 0x0000000307009388 */ /* 0x0001e80000004800 */ /*0180*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0190*/ ISETP.GE.U32.AND P1, PT, R6, c[0x0][0x0], PT ; /* 0x0000000006007a0c */ /* 0x000fda0003f26070 */ /*01a0*/ @!P1 BRA 0xf0 ; /* 0xffffff4000009947 */ /* 0x001fea000383ffff */ /*01b0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x001fea0003800000 */ /*01c0*/ LDS R5, [RZ] ; /* 0x00000000ff057984 */ /* 0x000e220000000800 */ /*01d0*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fca0000000f00 */ /*01e0*/ IMAD.WIDE.U32 R2, R4, R3, c[0x0][0x168] ; /* 0x00005a0004027625 */ /* 0x000fca00078e0003 */ /*01f0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*0200*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0210*/ BRA 0x210; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0220*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0230*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0280*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0290*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <time.h> #define N 32*1024*1024 #define BLOCK_SIZE 256 __global__ void reduce_v1(float *g_idata,float *g_odata){ __shared__ float sdata[BLOCK_SIZE]; // each thread loads one element from global to shared mem unsigned int tid = threadIdx.x; unsigned int i = blockIdx.x*blockDim.x + threadIdx.x; sdata[tid] = g_idata[i]; __syncthreads(); // do reduction in shared mem for(unsigned int s=1; s < blockDim.x; s *= 2) { // if (tid % (2*s) == 0) { // sdata[tid] += sdata[tid + s]; // } int index = 2 * s * tid; if (index < blockDim.x) { sdata[index] += sdata[index + s]; } __syncthreads(); } // write result for this block to global mem if (tid == 0) g_odata[blockIdx.x] = sdata[0]; } int main() { float *input_host = (float*)malloc(N*sizeof(float)); float *input_device; hipMalloc((void **)&input_device, N*sizeof(float)); for (int i = 0; i < N; i++) input_host[i] = 2.0; hipMemcpy(input_device, input_host, N*sizeof(float), hipMemcpyHostToDevice); int32_t block_num = (N + BLOCK_SIZE - 1) / BLOCK_SIZE; float *output_host = (float*)malloc((N / BLOCK_SIZE) * sizeof(float)); float *output_device; hipMalloc((void **)&output_device, (N / BLOCK_SIZE) * sizeof(float)); dim3 grid(N / BLOCK_SIZE, 1); dim3 block(BLOCK_SIZE, 1); reduce_v1<<<grid, block>>>(input_device, output_device); hipMemcpy(output_host, output_device, block_num * sizeof(float), hipMemcpyDeviceToHost); return 0; }
.text .file "reduce_v1_interleaved_addressing.hip" .globl _Z24__device_stub__reduce_v1PfS_ # -- Begin function _Z24__device_stub__reduce_v1PfS_ .type _Z24__device_stub__reduce_v1PfS_,@function _Z24__device_stub__reduce_v1PfS_: # @_Z24__device_stub__reduce_v1PfS_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z9reduce_v1PfS_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z24__device_stub__reduce_v1PfS_, .Lfunc_end0-_Z24__device_stub__reduce_v1PfS_ .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $16, %rsp .cfi_def_cfa_offset 32 .cfi_offset %rbx, -16 movl $134217728, %edi # imm = 0x8000000 callq malloc movq %rax, %rbx leaq 8(%rsp), %rdi movl $134217728, %esi # imm = 0x8000000 callq hipMalloc xorl %eax, %eax .LBB1_1: # =>This Inner Loop Header: Depth=1 movl $1073741824, (%rbx,%rax,4) # imm = 0x40000000 incq %rax cmpq $33554432, %rax # imm = 0x2000000 jne .LBB1_1 # %bb.2: movq 8(%rsp), %rdi movl $134217728, %edx # imm = 0x8000000 movq %rbx, %rsi movl $1, %ecx callq hipMemcpy movl $524288, %edi # imm = 0x80000 callq malloc movq %rax, %rbx movq %rsp, %rdi movl $524288, %esi # imm = 0x80000 callq hipMalloc movabsq $4294967552, %rdx # imm = 0x100000100 leaq 130816(%rdx), %rdi movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_4 # %bb.3: movq 8(%rsp), %rdi movq (%rsp), %rsi callq _Z24__device_stub__reduce_v1PfS_ .LBB1_4: movq (%rsp), %rsi movl $524288, %edx # imm = 0x80000 movq %rbx, %rdi movl $2, %ecx callq hipMemcpy xorl %eax, %eax addq $16, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z9reduce_v1PfS_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z9reduce_v1PfS_,@object # @_Z9reduce_v1PfS_ .section .rodata,"a",@progbits .globl _Z9reduce_v1PfS_ .p2align 3, 0x0 _Z9reduce_v1PfS_: .quad _Z24__device_stub__reduce_v1PfS_ .size _Z9reduce_v1PfS_, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z9reduce_v1PfS_" .size .L__unnamed_1, 17 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z24__device_stub__reduce_v1PfS_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z9reduce_v1PfS_ .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z9reduce_v1PfS_ ; -- Begin function _Z9reduce_v1PfS_ .globl _Z9reduce_v1PfS_ .p2align 8 .type _Z9reduce_v1PfS_,@function _Z9reduce_v1PfS_: ; @_Z9reduce_v1PfS_ ; %bb.0: s_clause 0x1 s_load_b32 s5, s[0:1], 0x1c s_load_b128 s[0:3], s[0:1], 0x0 s_mov_b32 s4, s15 s_waitcnt lgkmcnt(0) s_and_b32 s5, s5, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s4, s5, v[0:1] v_mov_b32_e32 v2, 0 s_cmp_lt_u32 s5, 2 v_lshlrev_b64 v[1:2], 2, v[1:2] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, s0, v1 v_add_co_ci_u32_e32 v2, vcc_lo, s1, v2, vcc_lo global_load_b32 v1, v[1:2], off v_lshlrev_b32_e32 v2, 2, v0 s_waitcnt vmcnt(0) ds_store_b32 v2, v1 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_cbranch_scc1 .LBB0_5 ; %bb.1: ; %.lr.ph.preheader s_mov_b32 s1, 1 .LBB0_2: ; %.lr.ph ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) s_lshl_b32 s0, s1, 1 s_mov_b32 s6, exec_lo v_mul_lo_u32 v1, s0, v0 v_cmpx_gt_u32_e64 s5, v1 s_cbranch_execz .LBB0_4 ; %bb.3: ; in Loop: Header=BB0_2 Depth=1 v_lshlrev_b32_e32 v1, 2, v1 s_delay_alu instid0(VALU_DEP_1) v_lshl_add_u32 v2, s1, 2, v1 ds_load_b32 v2, v2 ds_load_b32 v3, v1 s_waitcnt lgkmcnt(0) v_add_f32_e32 v2, v2, v3 ds_store_b32 v1, v2 .LBB0_4: ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s6 s_cmp_ge_u32 s0, s5 s_mov_b32 s1, s0 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_cbranch_scc0 .LBB0_2 .LBB0_5: ; %._crit_edge s_mov_b32 s5, 0 s_mov_b32 s0, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB0_7 ; %bb.6: v_mov_b32_e32 v0, 0 s_lshl_b64 s[0:1], s[4:5], 2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s0, s2, s0 s_addc_u32 s1, s3, s1 ds_load_b32 v1, v0 s_waitcnt lgkmcnt(0) global_store_b32 v0, v1, s[0:1] .LBB0_7: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z9reduce_v1PfS_ .amdhsa_group_segment_fixed_size 1024 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 4 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z9reduce_v1PfS_, .Lfunc_end0-_Z9reduce_v1PfS_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 308 ; NumSgprs: 18 ; NumVgprs: 4 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 1024 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 4 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 1024 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z9reduce_v1PfS_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z9reduce_v1PfS_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 4 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
3909e115b24bfa945c0abd841a171a05e8773343
#include "includes.h" __global__ void cuArraysSetConstant_kernel(float *image, int size, float value) { int idx = threadIdx.x + blockDim.x*blockIdx.x; if(idx < size) { image[idx] = value; } }
.file "tmpxft_00294d74_00000000-6_cuArraysSetConstant_kernel.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z48__device_stub__Z26cuArraysSetConstant_kernelPfifPfif .type _Z48__device_stub__Z26cuArraysSetConstant_kernelPfifPfif, @function _Z48__device_stub__Z26cuArraysSetConstant_kernelPfifPfif: .LFB2032: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 24(%rsp), %rcx leaq 16(%rsp), %rdx movl %esi, 4(%rsp) leaq 32(%rsp), %rdi leaq 44(%rsp), %rsi movss %xmm0, (%rsp) movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 40(%rsp) movq %rax, 80(%rsp) leaq 4(%rsp), %rax movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 24(%rsp) .cfi_def_cfa_offset 136 leaq _Z26cuArraysSetConstant_kernelPfif(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 144 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 96(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L2: movq 104(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z48__device_stub__Z26cuArraysSetConstant_kernelPfifPfif, .-_Z48__device_stub__Z26cuArraysSetConstant_kernelPfifPfif .globl _Z26cuArraysSetConstant_kernelPfif .type _Z26cuArraysSetConstant_kernelPfif, @function _Z26cuArraysSetConstant_kernelPfif: .LFB2033: .cfi_startproc endbr64 jmp _Z48__device_stub__Z26cuArraysSetConstant_kernelPfifPfif .cfi_endproc .LFE2033: .size _Z26cuArraysSetConstant_kernelPfif, .-_Z26cuArraysSetConstant_kernelPfif .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z26cuArraysSetConstant_kernelPfif" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z26cuArraysSetConstant_kernelPfif(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z26cuArraysSetConstant_kernelPfif .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */ /* 0x000e280000002100 */ /*0020*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x000e240000002500 */ /*0030*/ IMAD R2, R3, c[0x0][0x0], R2 ; /* 0x0000000003027a24 */ /* 0x001fca00078e0202 */ /*0040*/ ISETP.GE.AND P0, PT, R2, c[0x0][0x168], PT ; /* 0x00005a0002007a0c */ /* 0x000fda0003f06270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fe20000000f00 */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0080*/ MOV R5, c[0x0][0x16c] ; /* 0x00005b0000057a02 */ /* 0x000fc60000000f00 */ /*0090*/ IMAD.WIDE R2, R2, R3, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fca00078e0203 */ /*00a0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*00b0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00c0*/ BRA 0xc0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __global__ void cuArraysSetConstant_kernel(float *image, int size, float value) { int idx = threadIdx.x + blockDim.x*blockIdx.x; if(idx < size) { image[idx] = value; } }
.text .file "cuArraysSetConstant_kernel.hip" .globl _Z41__device_stub__cuArraysSetConstant_kernelPfif # -- Begin function _Z41__device_stub__cuArraysSetConstant_kernelPfif .type _Z41__device_stub__cuArraysSetConstant_kernelPfif,@function _Z41__device_stub__cuArraysSetConstant_kernelPfif: # @_Z41__device_stub__cuArraysSetConstant_kernelPfif .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $96, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 4(%rsp), %rcx movl %esi, (%rcx) movq %rsp, %rdx movss %xmm0, (%rdx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rdx, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z26cuArraysSetConstant_kernelPfif, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $112, %rsp .cfi_adjust_cfa_offset -112 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z41__device_stub__cuArraysSetConstant_kernelPfif, .Lfunc_end0-_Z41__device_stub__cuArraysSetConstant_kernelPfif .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z26cuArraysSetConstant_kernelPfif, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z26cuArraysSetConstant_kernelPfif,@object # @_Z26cuArraysSetConstant_kernelPfif .section .rodata,"a",@progbits .globl _Z26cuArraysSetConstant_kernelPfif .p2align 3, 0x0 _Z26cuArraysSetConstant_kernelPfif: .quad _Z41__device_stub__cuArraysSetConstant_kernelPfif .size _Z26cuArraysSetConstant_kernelPfif, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z26cuArraysSetConstant_kernelPfif" .size .L__unnamed_1, 35 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z41__device_stub__cuArraysSetConstant_kernelPfif .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z26cuArraysSetConstant_kernelPfif .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z26cuArraysSetConstant_kernelPfif ; -- Begin function _Z26cuArraysSetConstant_kernelPfif .globl _Z26cuArraysSetConstant_kernelPfif .p2align 8 .type _Z26cuArraysSetConstant_kernelPfif,@function _Z26cuArraysSetConstant_kernelPfif: ; @_Z26cuArraysSetConstant_kernelPfif ; %bb.0: s_clause 0x1 s_load_b32 s4, s[0:1], 0x1c s_load_b64 s[2:3], s[0:1], 0x8 s_waitcnt lgkmcnt(0) s_and_b32 s4, s4, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s4, v[0:1] v_cmp_gt_i32_e32 vcc_lo, s2, v1 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB0_2 ; %bb.1: s_load_b64 s[0:1], s[0:1], 0x0 v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_lshlrev_b64 v[0:1], 2, v[1:2] v_mov_b32_e32 v2, s3 s_waitcnt lgkmcnt(0) v_add_co_u32 v0, vcc_lo, s0, v0 s_delay_alu instid0(VALU_DEP_3) v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo global_store_b32 v[0:1], v2, off .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z26cuArraysSetConstant_kernelPfif .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 3 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z26cuArraysSetConstant_kernelPfif, .Lfunc_end0-_Z26cuArraysSetConstant_kernelPfif ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 124 ; NumSgprs: 18 ; NumVgprs: 3 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 3 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value - .offset: 12 .size: 4 .value_kind: by_value - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z26cuArraysSetConstant_kernelPfif .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z26cuArraysSetConstant_kernelPfif.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 3 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
2fc40b2efe04b5771c1f99f1af6fb259a3e58808
// // Assignment 1: ParallelSine // CSCI 415: Networking and Parallel Computation // Spring 2017 // Name(s):Chengyao Tang,Victoria Kyereme // // Sine implementation derived from slides here: http://15418.courses.cs.cmu.edu/spring2016/lecture/basicarch // standard imports #include <stdio.h> #include <math.h> #include <iomanip> #include <iostream> #include <string> #include <sys/time.h> // problem size (vector length) N static const int N = 12345678; // Number of terms to use when approximating sine static const int TERMS = 6; // kernel function (CPU - Do not modify) void sine_serial(float *input, float *output) { int i; for (i=0; i<N; i++) { float value = input[i]; float numer = input[i] * input[i] * input[i]; int denom = 6; // 3! int sign = -1; for (int j=1; j<=TERMS;j++) { value += sign * numer / denom; numer *= input[i] * input[i]; denom *= (2*j+2) * (2*j+3); sign *= -1; } output[i] = value; } } // kernel function (CUDA device) // TODO: Implement your graphics kernel here. See assignment instructions for method information __global__ void sine_parallel(float*d_input,float*d_output ){ int idx = blockIdx.x*blockDim.x+threadIdx.x; float d_value = d_input[idx]; float d_numer = d_input[idx]*d_input[idx]*d_input[idx]; int d_denom = 6; int d_sign = -1; for (int d_j=1;d_j<=TERMS; d_j++){ d_value += d_sign *d_numer/d_denom; d_numer *= d_input[idx]* d_input[idx]; d_denom *= (2*d_j+2)* (2*d_j+3); d_sign *= -1; } d_output[idx] = d_value; } // BEGIN: timing and error checking routines (do not modify) // Returns the current time in microseconds long long start_timer() { struct timeval tv; gettimeofday(&tv, NULL); return tv.tv_sec * 1000000 + tv.tv_usec; } // Prints the time elapsed since the specified time long long stop_timer(long long start_time, std::string name) { struct timeval tv; gettimeofday(&tv, NULL); long long end_time = tv.tv_sec * 1000000 + tv.tv_usec; std::cout << std::setprecision(5); std::cout << name << ": " << ((float) (end_time - start_time)) / (1000 * 1000) << " sec\n"; return end_time - start_time; } void checkErrors(const char label[]) { // we need to synchronise first to catch errors due to // asynchroneous operations that would otherwise // potentially go unnoticed cudaError_t err; err = cudaThreadSynchronize(); if (err != cudaSuccess) { char *e = (char*) cudaGetErrorString(err); fprintf(stderr, "CUDA Error: %s (at %s)", e, label); } err = cudaGetLastError(); if (err != cudaSuccess) { char *e = (char*) cudaGetErrorString(err); fprintf(stderr, "CUDA Error: %s (at %s)", e, label); } } // END: timing and error checking routines (do not modify) int main (int argc, char **argv) { //BEGIN: CPU implementation (do not modify) float *h_cpu_result = (float*)malloc(N*sizeof(float)); float *h_input = (float*)malloc(N*sizeof(float)); //Initialize data on CPU int i; for (i=0; i<N; i++) { h_input[i] = 0.1f * i; } //Execute and time the CPU version long long CPU_start_time = start_timer(); sine_serial(h_input, h_cpu_result); long long CPU_time = stop_timer(CPU_start_time, "\nCPU Run Time"); //END: CPU implementation (do not modify) //TODO: Prepare and run your kernel, make sure to copy your results back into h_gpu_result and display your timing results float *h_gpu_result = (float*)malloc(N*sizeof(float)); //declare GPU memory pointers float *d_input; float *d_output; long long Memory_Allocation_start_time = start_timer(); long long GPU_start_time = start_timer(); //allocate GPU memory cudaMalloc((void **) &d_input,N*sizeof(float)); cudaMalloc((void **) &d_output,N*sizeof(float)); long long Memory_Allocation_end_time = stop_timer(Memory_Allocation_start_time,"\nGPU Memory allocation time:"); //transfer the array to the GPU long long Memory_copy_to_device_start_time = start_timer(); cudaMemcpy(d_input, h_input, N*sizeof(float),cudaMemcpyHostToDevice); long long Memory_copy_to_device_end_time = stop_timer(Memory_copy_to_device_start_time,"\nGPU Memory Copy to Device time:"); //launch the kernel int threards = N/1024; long long Kernal_run_start_time = start_timer(); sine_parallel<<<threards,1024>>>(d_input,d_output); long long Kernal_run_end_time = stop_timer(Kernal_run_start_time,"\nGPU Kernal run Time:"); //copy back the result array to the CPU long long Memory_copy_to_Host_start_time = start_timer(); cudaMemcpy(h_gpu_result,d_output,N*sizeof(float),cudaMemcpyDeviceToHost); long long Memory_copy_to_Host_end_time = stop_timer(Memory_copy_to_Host_start_time,"\nGPU Memory Copy to Host time:"); long long GPU_end_time = stop_timer(GPU_start_time,"\nTotal GPU Run time:"); // Checking to make sure the CPU and GPU results match - Do not modify int errorCount = 0; for (i=0; i<N; i++) { if (abs(h_cpu_result[i]-h_gpu_result[i]) > 1e-6) errorCount = errorCount + 1; } if (errorCount > 0) printf("Result comparison failed.\n"); else printf("Result comparison passed.\n"); // Cleaning up memory free(h_input); free(h_cpu_result); free(h_gpu_result); //Cleaning up memory for gpu pointers cudaFree(d_input); cudaFree(d_output); return 0; }
.file "tmpxft_0028cf64_00000000-6_ParallelSine.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB3922: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE3922: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z11sine_serialPfS_ .type _Z11sine_serialPfS_, @function _Z11sine_serialPfS_: .LFB3915: .cfi_startproc endbr64 xorl %eax, %eax .L4: movss (%rdi,%rax), %xmm0 movl $1, %edx orl $-1, %r8d movl $6, %ecx movaps %xmm0, %xmm3 mulss %xmm0, %xmm3 movaps %xmm3, %xmm2 mulss %xmm0, %xmm2 .L3: cvtsi2ssl %r8d, %xmm1 incl %edx negl %r8d cvtsi2ssl %ecx, %xmm4 leal 1(%rdx,%rdx), %r9d imull %edx, %r9d mulss %xmm2, %xmm1 imull %r9d, %ecx mulss %xmm3, %xmm2 addl %ecx, %ecx divss %xmm4, %xmm1 addss %xmm1, %xmm0 cmpl $7, %edx jne .L3 movss %xmm0, (%rsi,%rax) addq $4, %rax cmpq $49382712, %rax jne .L4 ret .cfi_endproc .LFE3915: .size _Z11sine_serialPfS_, .-_Z11sine_serialPfS_ .globl _Z11start_timerv .type _Z11start_timerv, @function _Z11start_timerv: .LFB3916: .cfi_startproc endbr64 subq $40, %rsp .cfi_def_cfa_offset 48 xorl %esi, %esi movq %fs:40, %rax movq %rax, 24(%rsp) xorl %eax, %eax leaq 8(%rsp), %rdi call gettimeofday@PLT imulq $1000000, 8(%rsp), %rax addq 16(%rsp), %rax movq 24(%rsp), %rdx subq %fs:40, %rdx je .L9 call __stack_chk_fail@PLT .L9: addq $40, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3916: .size _Z11start_timerv, .-_Z11start_timerv .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string ": " .LC2: .string " sec\n" .text .globl _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .type _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE, @function _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE: .LFB3917: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 movq %rsi, %r12 xorl %esi, %esi pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 movq %rdi, %rbp pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $32, %rsp .cfi_def_cfa_offset 64 movq %fs:40, %rax movq %rax, 24(%rsp) xorl %eax, %eax leaq 8(%rsp), %rdi call gettimeofday@PLT movq _ZSt4cout(%rip), %rax leaq _ZSt4cout(%rip), %rdi movq %r12, %rsi imulq $1000000, 8(%rsp), %rbx addq 16(%rsp), %rbx movq -24(%rax), %rax subq %rbp, %rbx movq $5, 8(%rdi,%rax) call _ZStlsIcSt11char_traitsIcESaIcEERSt13basic_ostreamIT_T0_ES7_RKNSt7__cxx1112basic_stringIS4_S5_T1_EE@PLT leaq .LC0(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT cvtsi2ssq %rbx, %xmm0 divss .LC1(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 movq %rax, %rdi call _ZNSo9_M_insertIdEERSoT_@PLT leaq .LC2(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq 24(%rsp), %rax subq %fs:40, %rax je .L12 call __stack_chk_fail@PLT .L12: addq $32, %rsp .cfi_def_cfa_offset 32 movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3917: .size _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE, .-_Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .section .rodata.str1.1 .LC3: .string "CUDA Error: %s (at %s)" .text .globl _Z11checkErrorsPKc .type _Z11checkErrorsPKc, @function _Z11checkErrorsPKc: .LFB3918: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx call cudaThreadSynchronize@PLT testl %eax, %eax je .L15 movl %eax, %edi call cudaGetErrorString@PLT movq stderr(%rip), %rdi movq %rbx, %r8 leaq .LC3(%rip), %rdx movq %rax, %rcx movl $2, %esi xorl %eax, %eax call __fprintf_chk@PLT .L15: call cudaGetLastError@PLT movl %eax, %edi testl %eax, %eax je .L14 call cudaGetErrorString@PLT movq stderr(%rip), %rdi movq %rbx, %r8 popq %rbx .cfi_remember_state .cfi_def_cfa_offset 8 movq %rax, %rcx leaq .LC3(%rip), %rdx movl $2, %esi xorl %eax, %eax jmp __fprintf_chk@PLT .L14: .cfi_restore_state popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3918: .size _Z11checkErrorsPKc, .-_Z11checkErrorsPKc .globl _Z35__device_stub__Z13sine_parallelPfS_PfS_ .type _Z35__device_stub__Z13sine_parallelPfS_PfS_, @function _Z35__device_stub__Z13sine_parallelPfS_PfS_: .LFB3944: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movq %rsi, (%rsp) leaq 40(%rsp), %rdi leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L21 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z13sine_parallelPfS_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L21: movq 104(%rsp), %rax subq %fs:40, %rax je .L23 call __stack_chk_fail@PLT .L23: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3944: .size _Z35__device_stub__Z13sine_parallelPfS_PfS_, .-_Z35__device_stub__Z13sine_parallelPfS_PfS_ .globl _Z13sine_parallelPfS_ .type _Z13sine_parallelPfS_, @function _Z13sine_parallelPfS_: .LFB3945: .cfi_startproc endbr64 jmp _Z35__device_stub__Z13sine_parallelPfS_PfS_ .cfi_endproc .LFE3945: .size _Z13sine_parallelPfS_, .-_Z13sine_parallelPfS_ .section .rodata.str1.1 .LC4: .string "_Z13sine_parallelPfS_" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB3947: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC4(%rip), %rdx movq %rax, %rdi leaq _Z13sine_parallelPfS_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE3947: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .rodata._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.str1.1,"aMS",@progbits,1 .LC5: .string "basic_string: construction from null is not valid" .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC5IS3_EEPKcRKS3_,comdat .align 2 .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_, @function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_: .LFB4266: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $16, %rsp .cfi_def_cfa_offset 48 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax leaq 16(%rdi), %rax movq %rax, (%rdi) testq %rsi, %rsi jne .L29 movq 8(%rsp), %rax subq %fs:40, %rax jne .L34 leaq .LC5(%rip), %rdi call _ZSt19__throw_logic_errorPKc@PLT .L29: movq %rdi, %rbx movq %rsi, %rdi movq %rsi, %rbp call strlen@PLT movq %rax, (%rsp) leaq 0(%rbp,%rax), %r12 cmpq $15, %rax jbe .L31 movq %rsp, %rsi xorl %edx, %edx movq %rbx, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm@PLT movq %rax, (%rbx) movq (%rsp), %rax movq %rax, 16(%rbx) .L31: movq (%rbx), %rdi movq %r12, %rdx movq %rbp, %rsi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_@PLT movq (%rsp), %rax movq (%rbx), %rdx movq %rax, 8(%rbx) movb $0, (%rdx,%rax) movq 8(%rsp), %rax subq %fs:40, %rax je .L32 .L34: call __stack_chk_fail@PLT .L32: addq $16, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE4266: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_, .-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .set _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .section .rodata.str1.1 .LC7: .string "\nCPU Run Time" .LC8: .string "\nGPU Memory allocation time:" .LC9: .string "\nGPU Memory Copy to Device time:" .LC10: .string "\nGPU Kernal run Time:" .LC11: .string "\nGPU Memory Copy to Host time:" .LC12: .string "\nTotal GPU Run time:" .LC15: .string "Result comparison failed.\n" .LC16: .string "Result comparison passed.\n" .section .text.startup .globl main .type main, @function main: .LFB3919: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA3919 endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 movl $49382712, %edi pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $104, %rsp .cfi_def_cfa_offset 160 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax call malloc@PLT movl $49382712, %edi movq %rax, %r13 call malloc@PLT movss .LC6(%rip), %xmm1 movq %rax, %rbx xorl %eax, %eax .L36: cvtsi2ssl %eax, %xmm0 mulss %xmm1, %xmm0 movss %xmm0, (%rbx,%rax,4) incq %rax cmpq $12345678, %rax jne .L36 call _Z11start_timerv movq %r13, %rsi movq %rbx, %rdi leaq 44(%rsp), %rbp movq %rax, %r12 call _Z11sine_serialPfS_ leaq 56(%rsp), %rax leaq .LC7(%rip), %rsi movq %rbp, %rdx movq %rax, %rdi movq %rax, 8(%rsp) .LEHB0: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE0: movq 8(%rsp), %rsi movq %r12, %rdi .LEHB1: call _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .LEHE1: movq 8(%rsp), %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movl $49382712, %edi call malloc@PLT movq %rax, %r12 call _Z11start_timerv movq %rax, %r15 call _Z11start_timerv leaq 16(%rsp), %rdi movl $49382712, %esi movq %rax, %r14 .LEHB2: call cudaMalloc@PLT leaq 24(%rsp), %rdi movl $49382712, %esi call cudaMalloc@PLT movq 8(%rsp), %rdi leaq .LC8(%rip), %rsi movq %rbp, %rdx call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE2: movq 8(%rsp), %rsi movq %r15, %rdi .LEHB3: call _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .LEHE3: movq 8(%rsp), %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT call _Z11start_timerv movq 16(%rsp), %rdi movl $1, %ecx movq %rbx, %rsi movl $49382712, %edx movq %rax, %r15 .LEHB4: call cudaMemcpy@PLT movq 8(%rsp), %rdi leaq .LC9(%rip), %rsi movq %rbp, %rdx call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE4: movq 8(%rsp), %rsi movq %r15, %rdi .LEHB5: call _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .LEHE5: movq 8(%rsp), %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT call _Z11start_timerv movl $4194305, %edx xorl %r9d, %r9d xorl %r8d, %r8d movl $536872419, %edi salq $10, %rdx movq %rax, %r15 movl $1, %ecx salq $3, %rdi movl $1, %esi movq %rdx, 44(%rsp) movl $1, 52(%rsp) .LEHB6: call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L37 movq 24(%rsp), %rsi movq 16(%rsp), %rdi call _Z35__device_stub__Z13sine_parallelPfS_PfS_ .L37: movq 8(%rsp), %rdi leaq .LC10(%rip), %rsi movq %rbp, %rdx call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE6: movq 8(%rsp), %rsi movq %r15, %rdi .LEHB7: call _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .LEHE7: movq 8(%rsp), %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT call _Z11start_timerv movq 24(%rsp), %rsi movl $2, %ecx movq %r12, %rdi movl $49382712, %edx movq %rax, %r15 .LEHB8: call cudaMemcpy@PLT movq 8(%rsp), %rdi leaq .LC11(%rip), %rsi movq %rbp, %rdx call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE8: movq 8(%rsp), %rsi movq %r15, %rdi .LEHB9: call _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .LEHE9: movq 8(%rsp), %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq 8(%rsp), %rdi leaq .LC12(%rip), %rsi movq %rbp, %rdx .LEHB10: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE10: movq 8(%rsp), %rsi movq %r14, %rdi .LEHB11: call _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .LEHE11: movq 8(%rsp), %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movsd .LC14(%rip), %xmm2 xorl %eax, %eax xorl %edx, %edx movss .LC13(%rip), %xmm1 .L40: movss 0(%r13,%rax), %xmm0 subss (%r12,%rax), %xmm0 andps %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 comisd %xmm2, %xmm0 jbe .L38 incl %edx .L38: addq $4, %rax cmpq $49382712, %rax jne .L40 leaq .LC15(%rip), %rsi testl %edx, %edx jg .L67 leaq .LC16(%rip), %rsi .L67: movl $2, %edi xorl %eax, %eax .LEHB12: call __printf_chk@PLT movq %rbx, %rdi call free@PLT movq %r13, %rdi call free@PLT movq %r12, %rdi call free@PLT movq 16(%rsp), %rdi call cudaFree@PLT movq 24(%rsp), %rdi call cudaFree@PLT movq 88(%rsp), %rax subq %fs:40, %rax je .L55 jmp .L65 .L56: endbr64 jmp .L69 .L57: endbr64 jmp .L69 .L58: endbr64 jmp .L69 .L59: endbr64 jmp .L69 .L60: endbr64 jmp .L69 .L61: endbr64 .L69: movq %rax, %rbx .L53: movq 8(%rsp), %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq 88(%rsp), %rax subq %fs:40, %rax jne .L65 movq %rbx, %rdi call _Unwind_Resume@PLT .LEHE12: .L65: call __stack_chk_fail@PLT .L55: addq $104, %rsp .cfi_def_cfa_offset 56 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3919: .globl __gxx_personality_v0 .section .gcc_except_table,"a",@progbits .LLSDA3919: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE3919-.LLSDACSB3919 .LLSDACSB3919: .uleb128 .LEHB0-.LFB3919 .uleb128 .LEHE0-.LEHB0 .uleb128 0 .uleb128 0 .uleb128 .LEHB1-.LFB3919 .uleb128 .LEHE1-.LEHB1 .uleb128 .L56-.LFB3919 .uleb128 0 .uleb128 .LEHB2-.LFB3919 .uleb128 .LEHE2-.LEHB2 .uleb128 0 .uleb128 0 .uleb128 .LEHB3-.LFB3919 .uleb128 .LEHE3-.LEHB3 .uleb128 .L57-.LFB3919 .uleb128 0 .uleb128 .LEHB4-.LFB3919 .uleb128 .LEHE4-.LEHB4 .uleb128 0 .uleb128 0 .uleb128 .LEHB5-.LFB3919 .uleb128 .LEHE5-.LEHB5 .uleb128 .L58-.LFB3919 .uleb128 0 .uleb128 .LEHB6-.LFB3919 .uleb128 .LEHE6-.LEHB6 .uleb128 0 .uleb128 0 .uleb128 .LEHB7-.LFB3919 .uleb128 .LEHE7-.LEHB7 .uleb128 .L59-.LFB3919 .uleb128 0 .uleb128 .LEHB8-.LFB3919 .uleb128 .LEHE8-.LEHB8 .uleb128 0 .uleb128 0 .uleb128 .LEHB9-.LFB3919 .uleb128 .LEHE9-.LEHB9 .uleb128 .L60-.LFB3919 .uleb128 0 .uleb128 .LEHB10-.LFB3919 .uleb128 .LEHE10-.LEHB10 .uleb128 0 .uleb128 0 .uleb128 .LEHB11-.LFB3919 .uleb128 .LEHE11-.LEHB11 .uleb128 .L61-.LFB3919 .uleb128 0 .uleb128 .LEHB12-.LFB3919 .uleb128 .LEHE12-.LEHB12 .uleb128 0 .uleb128 0 .LLSDACSE3919: .section .text.startup .size main, .-main .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC1: .long 1232348160 .align 4 .LC6: .long 1036831949 .section .rodata.cst16,"aM",@progbits,16 .align 16 .LC13: .long 2147483647 .long 0 .long 0 .long 0 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC14: .long -1598689907 .long 1051772663 .hidden DW.ref.__gxx_personality_v0 .weak DW.ref.__gxx_personality_v0 .section .data.rel.local.DW.ref.__gxx_personality_v0,"awG",@progbits,DW.ref.__gxx_personality_v0,comdat .align 8 .type DW.ref.__gxx_personality_v0, @object .size DW.ref.__gxx_personality_v0, 8 DW.ref.__gxx_personality_v0: .quad __gxx_personality_v0 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z13sine_parallelPfS_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R4, SR_CTAID.X ; /* 0x0000000000047919 */ /* 0x000e220000002500 */ /*0020*/ IMAD.MOV.U32 R7, RZ, RZ, 0x4 ; /* 0x00000004ff077424 */ /* 0x000fe200078e00ff */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe40000000a00 */ /*0040*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0050*/ IMAD R4, R4, c[0x0][0x0], R3 ; /* 0x0000000004047a24 */ /* 0x001fc800078e0203 */ /*0060*/ IMAD.WIDE R6, R4, R7, c[0x0][0x160] ; /* 0x0000580004067625 */ /* 0x000fcc00078e0207 */ /*0070*/ LDG.E R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e1900 */ /*0080*/ MOV R3, 0x3e2aaaab ; /* 0x3e2aaaab00037802 */ /* 0x000fe20000000f00 */ /*0090*/ IMAD.MOV.U32 R2, RZ, RZ, 0x40c00000 ; /* 0x40c00000ff027424 */ /* 0x000fe200078e00ff */ /*00a0*/ BSSY B0, 0x180 ; /* 0x000000d000007945 */ /* 0x000fe60003800000 */ /*00b0*/ FFMA R2, -R3, R2, 1 ; /* 0x3f80000003027423 */ /* 0x000fc80000000102 */ /*00c0*/ FFMA R3, R2, -R3, -0.16666667163372039795 ; /* 0xbe2aaaab02037423 */ /* 0x000fe20000000803 */ /*00d0*/ FMUL R5, R6, R6 ; /* 0x0000000606057220 */ /* 0x004fc80000400000 */ /*00e0*/ FMUL R0, R6, R5 ; /* 0x0000000506007220 */ /* 0x000fc80000400000 */ /*00f0*/ FCHK P0, R0, -6 ; /* 0xc0c0000000007902 */ /* 0x000e220000000000 */ /*0100*/ FFMA R2, R0, R3, RZ ; /* 0x0000000300027223 */ /* 0x000fc800000000ff */ /*0110*/ FFMA R8, R2, 6, R0 ; /* 0x40c0000002087823 */ /* 0x000fc80000000000 */ /*0120*/ FFMA R3, R3, R8, R2 ; /* 0x0000000803037223 */ /* 0x000fe20000000002 */ /*0130*/ @!P0 BRA 0x170 ; /* 0x0000003000008947 */ /* 0x001fea0003800000 */ /*0140*/ MOV R3, 0xc0c00000 ; /* 0xc0c0000000037802 */ /* 0x000fe40000000f00 */ /*0150*/ MOV R8, 0x170 ; /* 0x0000017000087802 */ /* 0x000fe40000000f00 */ /*0160*/ CALL.REL.NOINC 0x700 ; /* 0x0000059000007944 */ /* 0x000fea0003c00000 */ /*0170*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0180*/ FMUL R0, R5, R0 ; /* 0x0000000005007220 */ /* 0x000fe20000400000 */ /*0190*/ MOV R2, 0x42f00000 ; /* 0x42f0000000027802 */ /* 0x000fe20000000f00 */ /*01a0*/ IMAD.MOV.U32 R7, RZ, RZ, 0x3c088889 ; /* 0x3c088889ff077424 */ /* 0x000fe200078e00ff */ /*01b0*/ BSSY B0, 0x290 ; /* 0x000000d000007945 */ /* 0x000fe20003800000 */ /*01c0*/ FCHK P0, R0, 120 ; /* 0x42f0000000007902 */ /* 0x000e220000000000 */ /*01d0*/ FADD R6, R6, R3 ; /* 0x0000000306067221 */ /* 0x000fe20000000000 */ /*01e0*/ FFMA R2, R7, -R2, 1 ; /* 0x3f80000007027423 */ /* 0x000fc80000000802 */ /*01f0*/ FFMA R7, R2, R7, 0.0083333337679505348206 ; /* 0x3c08888902077423 */ /* 0x000fc80000000007 */ /*0200*/ FFMA R2, R0, R7, RZ ; /* 0x0000000700027223 */ /* 0x000fc800000000ff */ /*0210*/ FFMA R8, R2, -120, R0 ; /* 0xc2f0000002087823 */ /* 0x000fc80000000000 */ /*0220*/ FFMA R7, R7, R8, R2 ; /* 0x0000000807077223 */ /* 0x000fe20000000002 */ /*0230*/ @!P0 BRA 0x280 ; /* 0x0000004000008947 */ /* 0x001fea0003800000 */ /*0240*/ IMAD.MOV.U32 R3, RZ, RZ, 0x42f00000 ; /* 0x42f00000ff037424 */ /* 0x000fe200078e00ff */ /*0250*/ MOV R8, 0x270 ; /* 0x0000027000087802 */ /* 0x000fe40000000f00 */ /*0260*/ CALL.REL.NOINC 0x700 ; /* 0x0000049000007944 */ /* 0x000fea0003c00000 */ /*0270*/ MOV R7, R3 ; /* 0x0000000300077202 */ /* 0x000fe40000000f00 */ /*0280*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0290*/ FMUL R0, R5, R0 ; /* 0x0000000005007220 */ /* 0x000fe20000400000 */ /*02a0*/ MOV R2, 0x459d8000 ; /* 0x459d800000027802 */ /* 0x000fe20000000f00 */ /*02b0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x39500d01 ; /* 0x39500d01ff037424 */ /* 0x000fe200078e00ff */ /*02c0*/ BSSY B0, 0x390 ; /* 0x000000c000007945 */ /* 0x000fe20003800000 */ /*02d0*/ FCHK P0, R0, -5040 ; /* 0xc59d800000007902 */ /* 0x000e220000000000 */ /*02e0*/ FADD R6, R6, R7 ; /* 0x0000000706067221 */ /* 0x000fe20000000000 */ /*02f0*/ FFMA R2, -R3, R2, 1 ; /* 0x3f80000003027423 */ /* 0x000fc80000000102 */ /*0300*/ FFMA R3, R2, -R3, -0.00019841270113829523325 ; /* 0xb9500d0102037423 */ /* 0x000fc80000000803 */ /*0310*/ FFMA R2, R0, R3, RZ ; /* 0x0000000300027223 */ /* 0x000fc800000000ff */ /*0320*/ FFMA R8, R2, 5040, R0 ; /* 0x459d800002087823 */ /* 0x000fc80000000000 */ /*0330*/ FFMA R3, R3, R8, R2 ; /* 0x0000000803037223 */ /* 0x000fe20000000002 */ /*0340*/ @!P0 BRA 0x380 ; /* 0x0000003000008947 */ /* 0x001fea0003800000 */ /*0350*/ IMAD.MOV.U32 R3, RZ, RZ, -0x3a628000 ; /* 0xc59d8000ff037424 */ /* 0x000fe200078e00ff */ /*0360*/ MOV R8, 0x380 ; /* 0x0000038000087802 */ /* 0x000fe40000000f00 */ /*0370*/ CALL.REL.NOINC 0x700 ; /* 0x0000038000007944 */ /* 0x000fea0003c00000 */ /*0380*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0390*/ FMUL R0, R5, R0 ; /* 0x0000000005007220 */ /* 0x000fe20000400000 */ /*03a0*/ MOV R7, 0x3638ef1d ; /* 0x3638ef1d00077802 */ /* 0x000fe20000000f00 */ /*03b0*/ IMAD.MOV.U32 R2, RZ, RZ, 0x48b13000 ; /* 0x48b13000ff027424 */ /* 0x000fe200078e00ff */ /*03c0*/ BSSY B0, 0x4a0 ; /* 0x000000d000007945 */ /* 0x000fe20003800000 */ /*03d0*/ FCHK P0, R0, 362880 ; /* 0x48b1300000007902 */ /* 0x000e220000000000 */ /*03e0*/ FADD R6, R6, R3 ; /* 0x0000000306067221 */ /* 0x000fe20000000000 */ /*03f0*/ FFMA R2, R7, -R2, 1 ; /* 0x3f80000007027423 */ /* 0x000fc80000000802 */ /*0400*/ FFMA R7, R2, R7, 2.7557318844628753141e-06 ; /* 0x3638ef1d02077423 */ /* 0x000fc80000000007 */ /*0410*/ FFMA R2, R0, R7, RZ ; /* 0x0000000700027223 */ /* 0x000fc800000000ff */ /*0420*/ FFMA R8, R2, -362880, R0 ; /* 0xc8b1300002087823 */ /* 0x000fc80000000000 */ /*0430*/ FFMA R7, R7, R8, R2 ; /* 0x0000000807077223 */ /* 0x000fe20000000002 */ /*0440*/ @!P0 BRA 0x490 ; /* 0x0000004000008947 */ /* 0x001fea0003800000 */ /*0450*/ MOV R3, 0x48b13000 ; /* 0x48b1300000037802 */ /* 0x000fe40000000f00 */ /*0460*/ MOV R8, 0x480 ; /* 0x0000048000087802 */ /* 0x000fe40000000f00 */ /*0470*/ CALL.REL.NOINC 0x700 ; /* 0x0000028000007944 */ /* 0x000fea0003c00000 */ /*0480*/ IMAD.MOV.U32 R7, RZ, RZ, R3 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0003 */ /*0490*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*04a0*/ FMUL R0, R5, R0 ; /* 0x0000000005007220 */ /* 0x000fe20000400000 */ /*04b0*/ MOV R3, 0x32d7322b ; /* 0x32d7322b00037802 */ /* 0x000fe20000000f00 */ /*04c0*/ IMAD.MOV.U32 R2, RZ, RZ, 0x4c184540 ; /* 0x4c184540ff027424 */ /* 0x000fe200078e00ff */ /*04d0*/ BSSY B0, 0x5a0 ; /* 0x000000c000007945 */ /* 0x000fe20003800000 */ /*04e0*/ FCHK P0, R0, -39916800 ; /* 0xcc18454000007902 */ /* 0x000e220000000000 */ /*04f0*/ FADD R6, R6, R7 ; /* 0x0000000706067221 */ /* 0x000fe20000000000 */ /*0500*/ FFMA R2, -R3, R2, 1 ; /* 0x3f80000003027423 */ /* 0x000fc80000000102 */ /*0510*/ FFMA R3, R2, -R3, -2.5052107943679402524e-08 ; /* 0xb2d7322b02037423 */ /* 0x000fc80000000803 */ /*0520*/ FFMA R2, R0, R3, RZ ; /* 0x0000000300027223 */ /* 0x000fc800000000ff */ /*0530*/ FFMA R8, R2, 39916800, R0 ; /* 0x4c18454002087823 */ /* 0x000fc80000000000 */ /*0540*/ FFMA R3, R3, R8, R2 ; /* 0x0000000803037223 */ /* 0x000fe20000000002 */ /*0550*/ @!P0 BRA 0x590 ; /* 0x0000003000008947 */ /* 0x001fea0003800000 */ /*0560*/ MOV R3, 0xcc184540 ; /* 0xcc18454000037802 */ /* 0x000fe40000000f00 */ /*0570*/ MOV R8, 0x590 ; /* 0x0000059000087802 */ /* 0x000fe40000000f00 */ /*0580*/ CALL.REL.NOINC 0x700 ; /* 0x0000017000007944 */ /* 0x000fea0003c00000 */ /*0590*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*05a0*/ FMUL R0, R5, R0 ; /* 0x0000000005007220 */ /* 0x000fe20000400000 */ /*05b0*/ MOV R2, 0x4ee65198 ; /* 0x4ee6519800027802 */ /* 0x000fe20000000f00 */ /*05c0*/ IMAD.MOV.U32 R7, RZ, RZ, 0x300e45bd ; /* 0x300e45bdff077424 */ /* 0x000fe200078e00ff */ /*05d0*/ BSSY B0, 0x6b0 ; /* 0x000000d000007945 */ /* 0x000fe20003800000 */ /*05e0*/ FCHK P0, R0, 1.93205350400000000000e+09 ; /* 0x4ee6519800007902 */ /* 0x000e220000000000 */ /*05f0*/ FADD R6, R6, R3 ; /* 0x0000000306067221 */ /* 0x000fe20000000000 */ /*0600*/ FFMA R2, R7, -R2, 1 ; /* 0x3f80000007027423 */ /* 0x000fc80000000802 */ /*0610*/ FFMA R5, R2, R7, 5.1758403118995488512e-10 ; /* 0x300e45bd02057423 */ /* 0x000fc80000000007 */ /*0620*/ FFMA R2, R0, R5, RZ ; /* 0x0000000500027223 */ /* 0x000fc800000000ff */ /*0630*/ FFMA R7, R2, -1.93205350400000000000e+09, R0 ; /* 0xcee6519802077823 */ /* 0x000fc80000000000 */ /*0640*/ FFMA R5, R5, R7, R2 ; /* 0x0000000705057223 */ /* 0x000fe20000000002 */ /*0650*/ @!P0 BRA 0x6a0 ; /* 0x0000004000008947 */ /* 0x001fea0003800000 */ /*0660*/ IMAD.MOV.U32 R3, RZ, RZ, 0x4ee65198 ; /* 0x4ee65198ff037424 */ /* 0x000fe200078e00ff */ /*0670*/ MOV R8, 0x690 ; /* 0x0000069000087802 */ /* 0x000fe40000000f00 */ /*0680*/ CALL.REL.NOINC 0x700 ; /* 0x0000007000007944 */ /* 0x000fea0003c00000 */ /*0690*/ MOV R5, R3 ; /* 0x0000000300057202 */ /* 0x000fe40000000f00 */ /*06a0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*06b0*/ IMAD.MOV.U32 R7, RZ, RZ, 0x4 ; /* 0x00000004ff077424 */ /* 0x000fe200078e00ff */ /*06c0*/ FADD R3, R6, R5 ; /* 0x0000000506037221 */ /* 0x000fc60000000000 */ /*06d0*/ IMAD.WIDE R4, R4, R7, c[0x0][0x168] ; /* 0x00005a0004047625 */ /* 0x000fca00078e0207 */ /*06e0*/ STG.E [R4.64], R3 ; /* 0x0000000304007986 */ /* 0x000fe2000c101904 */ /*06f0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0700*/ SHF.R.U32.HI R7, RZ, 0x17, R3 ; /* 0x00000017ff077819 */ /* 0x000fe20000011603 */ /*0710*/ BSSY B1, 0xd50 ; /* 0x0000063000017945 */ /* 0x000fe20003800000 */ /*0720*/ SHF.R.U32.HI R2, RZ, 0x17, R0 ; /* 0x00000017ff027819 */ /* 0x000fe40000011600 */ /*0730*/ LOP3.LUT R14, R7, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff070e7812 */ /* 0x000fe400078ec0ff */ /*0740*/ LOP3.LUT R12, R2, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff020c7812 */ /* 0x000fe400078ec0ff */ /*0750*/ IADD3 R10, R14, -0x1, RZ ; /* 0xffffffff0e0a7810 */ /* 0x000fe40007ffe0ff */ /*0760*/ IADD3 R9, R12, -0x1, RZ ; /* 0xffffffff0c097810 */ /* 0x000fc40007ffe0ff */ /*0770*/ ISETP.GT.U32.AND P0, PT, R10, 0xfd, PT ; /* 0x000000fd0a00780c */ /* 0x000fe40003f04070 */ /*0780*/ MOV R2, R0 ; /* 0x0000000000027202 */ /* 0x000fe40000000f00 */ /*0790*/ ISETP.GT.U32.OR P0, PT, R9, 0xfd, P0 ; /* 0x000000fd0900780c */ /* 0x000fda0000704470 */ /*07a0*/ @!P0 IMAD.MOV.U32 R7, RZ, RZ, RZ ; /* 0x000000ffff078224 */ /* 0x000fe200078e00ff */ /*07b0*/ @!P0 BRA 0x930 ; /* 0x0000017000008947 */ /* 0x000fea0003800000 */ /*07c0*/ FSETP.GTU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fe40003f1c200 */ /*07d0*/ FSETP.GTU.FTZ.AND P1, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fc80003f3c200 */ /*07e0*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000703570 */ /*07f0*/ @P0 BRA 0xd30 ; /* 0x0000053000000947 */ /* 0x000fea0003800000 */ /*0800*/ LOP3.LUT P0, RZ, R3, 0x7fffffff, R2, 0xc8, !PT ; /* 0x7fffffff03ff7812 */ /* 0x000fda000780c802 */ /*0810*/ @!P0 BRA 0xd10 ; /* 0x000004f000008947 */ /* 0x000fea0003800000 */ /*0820*/ FSETP.NEU.FTZ.AND P2, PT, |R0|.reuse, +INF , PT ; /* 0x7f8000000000780b */ /* 0x040fe40003f5d200 */ /*0830*/ FSETP.NEU.FTZ.AND P1, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fe40003f3d200 */ /*0840*/ FSETP.NEU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fd60003f1d200 */ /*0850*/ @!P1 BRA !P2, 0xd10 ; /* 0x000004b000009947 */ /* 0x000fea0005000000 */ /*0860*/ LOP3.LUT P2, RZ, R2, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff02ff7812 */ /* 0x000fc8000784c0ff */ /*0870*/ PLOP3.LUT P1, PT, P1, P2, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000f24572 */ /*0880*/ @P1 BRA 0xcf0 ; /* 0x0000046000001947 */ /* 0x000fea0003800000 */ /*0890*/ LOP3.LUT P1, RZ, R3, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff03ff7812 */ /* 0x000fc8000782c0ff */ /*08a0*/ PLOP3.LUT P0, PT, P0, P1, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000702572 */ /*08b0*/ @P0 BRA 0xcc0 ; /* 0x0000040000000947 */ /* 0x000fea0003800000 */ /*08c0*/ ISETP.GE.AND P0, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x000fe40003f06270 */ /*08d0*/ ISETP.GE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fd60003f26270 */ /*08e0*/ @P0 MOV R7, RZ ; /* 0x000000ff00070202 */ /* 0x000fe20000000f00 */ /*08f0*/ @!P0 IMAD.MOV.U32 R7, RZ, RZ, -0x40 ; /* 0xffffffc0ff078424 */ /* 0x000fe200078e00ff */ /*0900*/ @!P0 FFMA R2, R0, 1.84467440737095516160e+19, RZ ; /* 0x5f80000000028823 */ /* 0x000fe200000000ff */ /*0910*/ @!P1 FFMA R3, R3, 1.84467440737095516160e+19, RZ ; /* 0x5f80000003039823 */ /* 0x000fc600000000ff */ /*0920*/ @!P1 IADD3 R7, R7, 0x40, RZ ; /* 0x0000004007079810 */ /* 0x000fe40007ffe0ff */ /*0930*/ LEA R10, R14, 0xc0800000, 0x17 ; /* 0xc08000000e0a7811 */ /* 0x000fe200078eb8ff */ /*0940*/ BSSY B2, 0xcb0 ; /* 0x0000036000027945 */ /* 0x000fe60003800000 */ /*0950*/ IADD3 R10, -R10, R3, RZ ; /* 0x000000030a0a7210 */ /* 0x000fe40007ffe1ff */ /*0960*/ IADD3 R3, R12, -0x7f, RZ ; /* 0xffffff810c037810 */ /* 0x000fe40007ffe0ff */ /*0970*/ MUFU.RCP R9, R10 ; /* 0x0000000a00097308 */ /* 0x0000620000001000 */ /*0980*/ FADD.FTZ R11, -R10, -RZ ; /* 0x800000ff0a0b7221 */ /* 0x000fe40000010100 */ /*0990*/ IMAD R2, R3.reuse, -0x800000, R2 ; /* 0xff80000003027824 */ /* 0x040fe200078e0202 */ /*09a0*/ IADD3 R10, R3, 0x7f, -R14 ; /* 0x0000007f030a7810 */ /* 0x001fca0007ffe80e */ /*09b0*/ IMAD.IADD R10, R10, 0x1, R7 ; /* 0x000000010a0a7824 */ /* 0x000fe200078e0207 */ /*09c0*/ FFMA R12, R9, R11, 1 ; /* 0x3f800000090c7423 */ /* 0x002fc8000000000b */ /*09d0*/ FFMA R16, R9, R12, R9 ; /* 0x0000000c09107223 */ /* 0x000fc80000000009 */ /*09e0*/ FFMA R9, R2, R16, RZ ; /* 0x0000001002097223 */ /* 0x000fc800000000ff */ /*09f0*/ FFMA R12, R11, R9, R2 ; /* 0x000000090b0c7223 */ /* 0x000fc80000000002 */ /*0a00*/ FFMA R9, R16, R12, R9 ; /* 0x0000000c10097223 */ /* 0x000fc80000000009 */ /*0a10*/ FFMA R12, R11, R9, R2 ; /* 0x000000090b0c7223 */ /* 0x000fc80000000002 */ /*0a20*/ FFMA R2, R16, R12, R9 ; /* 0x0000000c10027223 */ /* 0x000fca0000000009 */ /*0a30*/ SHF.R.U32.HI R3, RZ, 0x17, R2 ; /* 0x00000017ff037819 */ /* 0x000fc80000011602 */ /*0a40*/ LOP3.LUT R3, R3, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff03037812 */ /* 0x000fc800078ec0ff */ /*0a50*/ IADD3 R11, R3, R10, RZ ; /* 0x0000000a030b7210 */ /* 0x000fc80007ffe0ff */ /*0a60*/ IADD3 R3, R11, -0x1, RZ ; /* 0xffffffff0b037810 */ /* 0x000fc80007ffe0ff */ /*0a70*/ ISETP.GE.U32.AND P0, PT, R3, 0xfe, PT ; /* 0x000000fe0300780c */ /* 0x000fda0003f06070 */ /*0a80*/ @!P0 BRA 0xc90 ; /* 0x0000020000008947 */ /* 0x000fea0003800000 */ /*0a90*/ ISETP.GT.AND P0, PT, R11, 0xfe, PT ; /* 0x000000fe0b00780c */ /* 0x000fda0003f04270 */ /*0aa0*/ @P0 BRA 0xc60 ; /* 0x000001b000000947 */ /* 0x000fea0003800000 */ /*0ab0*/ ISETP.GE.AND P0, PT, R11, 0x1, PT ; /* 0x000000010b00780c */ /* 0x000fda0003f06270 */ /*0ac0*/ @P0 BRA 0xca0 ; /* 0x000001d000000947 */ /* 0x000fea0003800000 */ /*0ad0*/ ISETP.GE.AND P0, PT, R11, -0x18, PT ; /* 0xffffffe80b00780c */ /* 0x000fe40003f06270 */ /*0ae0*/ LOP3.LUT R2, R2, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000002027812 */ /* 0x000fd600078ec0ff */ /*0af0*/ @!P0 BRA 0xca0 ; /* 0x000001a000008947 */ /* 0x000fea0003800000 */ /*0b00*/ FFMA.RZ R3, R16.reuse, R12.reuse, R9.reuse ; /* 0x0000000c10037223 */ /* 0x1c0fe2000000c009 */ /*0b10*/ FFMA.RM R10, R16.reuse, R12.reuse, R9.reuse ; /* 0x0000000c100a7223 */ /* 0x1c0fe20000004009 */ /*0b20*/ ISETP.NE.AND P2, PT, R11.reuse, RZ, PT ; /* 0x000000ff0b00720c */ /* 0x040fe40003f45270 */ /*0b30*/ ISETP.NE.AND P1, PT, R11, RZ, PT ; /* 0x000000ff0b00720c */ /* 0x000fe40003f25270 */ /*0b40*/ LOP3.LUT R7, R3, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff03077812 */ /* 0x000fe200078ec0ff */ /*0b50*/ FFMA.RP R3, R16, R12, R9 ; /* 0x0000000c10037223 */ /* 0x000fe20000008009 */ /*0b60*/ IADD3 R12, R11, 0x20, RZ ; /* 0x000000200b0c7810 */ /* 0x000fe20007ffe0ff */ /*0b70*/ IMAD.MOV R9, RZ, RZ, -R11 ; /* 0x000000ffff097224 */ /* 0x000fe200078e0a0b */ /*0b80*/ LOP3.LUT R7, R7, 0x800000, RZ, 0xfc, !PT ; /* 0x0080000007077812 */ /* 0x000fc400078efcff */ /*0b90*/ FSETP.NEU.FTZ.AND P0, PT, R3, R10, PT ; /* 0x0000000a0300720b */ /* 0x000fe40003f1d000 */ /*0ba0*/ SHF.L.U32 R12, R7, R12, RZ ; /* 0x0000000c070c7219 */ /* 0x000fe400000006ff */ /*0bb0*/ SEL R10, R9, RZ, P2 ; /* 0x000000ff090a7207 */ /* 0x000fe40001000000 */ /*0bc0*/ ISETP.NE.AND P1, PT, R12, RZ, P1 ; /* 0x000000ff0c00720c */ /* 0x000fe40000f25270 */ /*0bd0*/ SHF.R.U32.HI R10, RZ, R10, R7 ; /* 0x0000000aff0a7219 */ /* 0x000fe40000011607 */ /*0be0*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40000703570 */ /*0bf0*/ SHF.R.U32.HI R12, RZ, 0x1, R10 ; /* 0x00000001ff0c7819 */ /* 0x000fe4000001160a */ /*0c00*/ SEL R3, RZ, 0x1, !P0 ; /* 0x00000001ff037807 */ /* 0x000fc80004000000 */ /*0c10*/ LOP3.LUT R3, R3, 0x1, R12, 0xf8, !PT ; /* 0x0000000103037812 */ /* 0x000fc800078ef80c */ /*0c20*/ LOP3.LUT R3, R3, R10, RZ, 0xc0, !PT ; /* 0x0000000a03037212 */ /* 0x000fc800078ec0ff */ /*0c30*/ IADD3 R3, R12, R3, RZ ; /* 0x000000030c037210 */ /* 0x000fc80007ffe0ff */ /*0c40*/ LOP3.LUT R2, R3, R2, RZ, 0xfc, !PT ; /* 0x0000000203027212 */ /* 0x000fe200078efcff */ /*0c50*/ BRA 0xca0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0c60*/ LOP3.LUT R2, R2, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000002027812 */ /* 0x000fc800078ec0ff */ /*0c70*/ LOP3.LUT R2, R2, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000002027812 */ /* 0x000fe200078efcff */ /*0c80*/ BRA 0xca0 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0c90*/ IMAD R2, R10, 0x800000, R2 ; /* 0x008000000a027824 */ /* 0x000fe400078e0202 */ /*0ca0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0cb0*/ BRA 0xd40 ; /* 0x0000008000007947 */ /* 0x000fea0003800000 */ /*0cc0*/ LOP3.LUT R2, R3, 0x80000000, R2, 0x48, !PT ; /* 0x8000000003027812 */ /* 0x000fc800078e4802 */ /*0cd0*/ LOP3.LUT R2, R2, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000002027812 */ /* 0x000fe200078efcff */ /*0ce0*/ BRA 0xd40 ; /* 0x0000005000007947 */ /* 0x000fea0003800000 */ /*0cf0*/ LOP3.LUT R2, R3, 0x80000000, R2, 0x48, !PT ; /* 0x8000000003027812 */ /* 0x000fe200078e4802 */ /*0d00*/ BRA 0xd40 ; /* 0x0000003000007947 */ /* 0x000fea0003800000 */ /*0d10*/ MUFU.RSQ R2, -QNAN ; /* 0xffc0000000027908 */ /* 0x000e220000001400 */ /*0d20*/ BRA 0xd40 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0d30*/ FADD.FTZ R2, R0, R3 ; /* 0x0000000300027221 */ /* 0x000fe40000010000 */ /*0d40*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0d50*/ MOV R9, 0x0 ; /* 0x0000000000097802 */ /* 0x000fe40000000f00 */ /*0d60*/ MOV R3, R2 ; /* 0x0000000200037202 */ /* 0x001fe40000000f00 */ /*0d70*/ RET.REL.NODEC R8 0x0 ; /* 0xfffff28008007950 */ /* 0x000fea0003c3ffff */ /*0d80*/ BRA 0xd80; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0d90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0da0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0db0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0dc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0dd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0de0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0df0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e00*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e10*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0e70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
// // Assignment 1: ParallelSine // CSCI 415: Networking and Parallel Computation // Spring 2017 // Name(s):Chengyao Tang,Victoria Kyereme // // Sine implementation derived from slides here: http://15418.courses.cs.cmu.edu/spring2016/lecture/basicarch // standard imports #include <hip/hip_runtime.h> #include <stdio.h> #include <math.h> #include <iomanip> #include <iostream> #include <string> #include <sys/time.h> // problem size (vector length) N static const int N = 12345678; // Number of terms to use when approximating sine static const int TERMS = 6; // kernel function (CPU - Do not modify) void sine_serial(float *input, float *output) { int i; for (i=0; i<N; i++) { float value = input[i]; float numer = input[i] * input[i] * input[i]; int denom = 6; // 3! int sign = -1; for (int j=1; j<=TERMS;j++) { value += sign * numer / denom; numer *= input[i] * input[i]; denom *= (2*j+2) * (2*j+3); sign *= -1; } output[i] = value; } } // kernel function (CUDA device) // TODO: Implement your graphics kernel here. See assignment instructions for method information __global__ void sine_parallel(float*d_input,float*d_output ){ int idx = blockIdx.x*blockDim.x+threadIdx.x; float d_value = d_input[idx]; float d_numer = d_input[idx]*d_input[idx]*d_input[idx]; int d_denom = 6; int d_sign = -1; for (int d_j=1;d_j<=TERMS; d_j++){ d_value += d_sign *d_numer/d_denom; d_numer *= d_input[idx]* d_input[idx]; d_denom *= (2*d_j+2)* (2*d_j+3); d_sign *= -1; } d_output[idx] = d_value; } // BEGIN: timing and error checking routines (do not modify) // Returns the current time in microseconds long long start_timer() { struct timeval tv; gettimeofday(&tv, NULL); return tv.tv_sec * 1000000 + tv.tv_usec; } // Prints the time elapsed since the specified time long long stop_timer(long long start_time, std::string name) { struct timeval tv; gettimeofday(&tv, NULL); long long end_time = tv.tv_sec * 1000000 + tv.tv_usec; std::cout << std::setprecision(5); std::cout << name << ": " << ((float) (end_time - start_time)) / (1000 * 1000) << " sec\n"; return end_time - start_time; } void checkErrors(const char label[]) { // we need to synchronise first to catch errors due to // asynchroneous operations that would otherwise // potentially go unnoticed hipError_t err; err = hipDeviceSynchronize(); if (err != hipSuccess) { char *e = (char*) hipGetErrorString(err); fprintf(stderr, "CUDA Error: %s (at %s)", e, label); } err = hipGetLastError(); if (err != hipSuccess) { char *e = (char*) hipGetErrorString(err); fprintf(stderr, "CUDA Error: %s (at %s)", e, label); } } // END: timing and error checking routines (do not modify) int main (int argc, char **argv) { //BEGIN: CPU implementation (do not modify) float *h_cpu_result = (float*)malloc(N*sizeof(float)); float *h_input = (float*)malloc(N*sizeof(float)); //Initialize data on CPU int i; for (i=0; i<N; i++) { h_input[i] = 0.1f * i; } //Execute and time the CPU version long long CPU_start_time = start_timer(); sine_serial(h_input, h_cpu_result); long long CPU_time = stop_timer(CPU_start_time, "\nCPU Run Time"); //END: CPU implementation (do not modify) //TODO: Prepare and run your kernel, make sure to copy your results back into h_gpu_result and display your timing results float *h_gpu_result = (float*)malloc(N*sizeof(float)); //declare GPU memory pointers float *d_input; float *d_output; long long Memory_Allocation_start_time = start_timer(); long long GPU_start_time = start_timer(); //allocate GPU memory hipMalloc((void **) &d_input,N*sizeof(float)); hipMalloc((void **) &d_output,N*sizeof(float)); long long Memory_Allocation_end_time = stop_timer(Memory_Allocation_start_time,"\nGPU Memory allocation time:"); //transfer the array to the GPU long long Memory_copy_to_device_start_time = start_timer(); hipMemcpy(d_input, h_input, N*sizeof(float),hipMemcpyHostToDevice); long long Memory_copy_to_device_end_time = stop_timer(Memory_copy_to_device_start_time,"\nGPU Memory Copy to Device time:"); //launch the kernel int threards = N/1024; long long Kernal_run_start_time = start_timer(); sine_parallel<<<threards,1024>>>(d_input,d_output); long long Kernal_run_end_time = stop_timer(Kernal_run_start_time,"\nGPU Kernal run Time:"); //copy back the result array to the CPU long long Memory_copy_to_Host_start_time = start_timer(); hipMemcpy(h_gpu_result,d_output,N*sizeof(float),hipMemcpyDeviceToHost); long long Memory_copy_to_Host_end_time = stop_timer(Memory_copy_to_Host_start_time,"\nGPU Memory Copy to Host time:"); long long GPU_end_time = stop_timer(GPU_start_time,"\nTotal GPU Run time:"); // Checking to make sure the CPU and GPU results match - Do not modify int errorCount = 0; for (i=0; i<N; i++) { if (abs(h_cpu_result[i]-h_gpu_result[i]) > 1e-6) errorCount = errorCount + 1; } if (errorCount > 0) printf("Result comparison failed.\n"); else printf("Result comparison passed.\n"); // Cleaning up memory free(h_input); free(h_cpu_result); free(h_gpu_result); //Cleaning up memory for gpu pointers hipFree(d_input); hipFree(d_output); return 0; }
.text .file "ParallelSine.hip" # Start of file scope inline assembly .globl _ZSt21ios_base_library_initv # End of file scope inline assembly .globl _Z11sine_serialPfS_ # -- Begin function _Z11sine_serialPfS_ .type _Z11sine_serialPfS_,@function _Z11sine_serialPfS_: # @_Z11sine_serialPfS_ .cfi_startproc # %bb.0: xorl %eax, %eax .LBB0_1: # =>This Loop Header: Depth=1 # Child Loop BB0_2 Depth 2 movss (%rdi,%rax,4), %xmm0 # xmm0 = mem[0],zero,zero,zero movaps %xmm0, %xmm1 mulss %xmm0, %xmm1 movaps %xmm0, %xmm2 mulss %xmm1, %xmm2 movl $6, %ecx movl $-1, %edx movl $5, %r8d .LBB0_2: # Parent Loop BB0_1 Depth=1 # => This Inner Loop Header: Depth=2 xorps %xmm3, %xmm3 cvtsi2ss %edx, %xmm3 mulss %xmm2, %xmm3 xorps %xmm4, %xmm4 cvtsi2ss %ecx, %xmm4 divss %xmm4, %xmm3 addss %xmm3, %xmm0 mulss %xmm1, %xmm2 leal -1(%r8), %r9d imull %r8d, %ecx imull %r9d, %ecx negl %edx addl $2, %r8d cmpl $17, %r8d jne .LBB0_2 # %bb.3: # in Loop: Header=BB0_1 Depth=1 movss %xmm0, (%rsi,%rax,4) incq %rax cmpq $12345678, %rax # imm = 0xBC614E jne .LBB0_1 # %bb.4: retq .Lfunc_end0: .size _Z11sine_serialPfS_, .Lfunc_end0-_Z11sine_serialPfS_ .cfi_endproc # -- End function .globl _Z28__device_stub__sine_parallelPfS_ # -- Begin function _Z28__device_stub__sine_parallelPfS_ .type _Z28__device_stub__sine_parallelPfS_,@function _Z28__device_stub__sine_parallelPfS_: # @_Z28__device_stub__sine_parallelPfS_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z13sine_parallelPfS_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z28__device_stub__sine_parallelPfS_, .Lfunc_end1-_Z28__device_stub__sine_parallelPfS_ .cfi_endproc # -- End function .globl _Z11start_timerv # -- Begin function _Z11start_timerv .type _Z11start_timerv,@function _Z11start_timerv: # @_Z11start_timerv .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $16, %rsp .cfi_def_cfa_offset 32 .cfi_offset %rbx, -16 movq %rsp, %rbx movq %rbx, %rdi xorl %esi, %esi callq gettimeofday imulq $1000000, (%rbx), %rax # imm = 0xF4240 addq 8(%rbx), %rax addq $16, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size _Z11start_timerv, .Lfunc_end2-_Z11start_timerv .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .LCPI3_0: .long 0x49742400 # float 1.0E+6 .text .globl _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .type _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,@function _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE: # @_Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $24, %rsp .cfi_def_cfa_offset 64 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rsi, %r15 movq %rdi, %r14 leaq 8(%rsp), %rbx movq %rbx, %rdi xorl %esi, %esi callq gettimeofday imulq $1000000, (%rbx), %r12 # imm = 0xF4240 movq 8(%rbx), %rbx movq _ZSt4cout(%rip), %rax movq -24(%rax), %rax movq $5, _ZSt4cout+8(%rax) movq (%r15), %rsi movq 8(%r15), %rdx movl $_ZSt4cout, %edi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rax, %r15 movl $.L.str, %esi movl $2, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l subq %r14, %rbx addq %r12, %rbx cvtsi2ss %rbx, %xmm0 divss .LCPI3_0(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 movq %r15, %rdi callq _ZNSo9_M_insertIdEERSoT_ movl $.L.str.1, %esi movl $5, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rax addq $24, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end3: .size _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE, .Lfunc_end3-_Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .cfi_endproc # -- End function .globl _Z11checkErrorsPKc # -- Begin function _Z11checkErrorsPKc .type _Z11checkErrorsPKc,@function _Z11checkErrorsPKc: # @_Z11checkErrorsPKc .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx callq hipDeviceSynchronize testl %eax, %eax jne .LBB4_1 .LBB4_2: callq hipGetLastError testl %eax, %eax jne .LBB4_4 # %bb.3: popq %rbx .cfi_def_cfa_offset 8 retq .LBB4_1: .cfi_def_cfa_offset 16 movl %eax, %edi callq hipGetErrorString movq stderr(%rip), %rdi movl $.L.str.2, %esi movq %rax, %rdx movq %rbx, %rcx xorl %eax, %eax callq fprintf jmp .LBB4_2 .LBB4_4: movl %eax, %edi callq hipGetErrorString movq stderr(%rip), %rdi movl $.L.str.2, %esi movq %rax, %rdx movq %rbx, %rcx xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 8 jmp fprintf # TAILCALL .Lfunc_end4: .size _Z11checkErrorsPKc, .Lfunc_end4-_Z11checkErrorsPKc .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function main .LCPI5_0: .long 0x3dcccccd # float 0.100000001 .section .rodata.cst16,"aM",@progbits,16 .p2align 4, 0x0 .LCPI5_1: .long 0x7fffffff # float NaN .long 0x7fffffff # float NaN .long 0x7fffffff # float NaN .long 0x7fffffff # float NaN .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 .LCPI5_2: .quad 0x3eb0c6f7a0b5ed8d # double 9.9999999999999995E-7 .text .globl main .type main,@function main: # @main .Lfunc_begin0: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception0 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $232, %rsp .cfi_def_cfa_offset 288 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl $49382712, %edi # imm = 0x2F18538 callq malloc movq %rax, %rbx movl $49382712, %edi # imm = 0x2F18538 callq malloc movq %rax, %r14 xorl %eax, %eax movss .LCPI5_0(%rip), %xmm0 # xmm0 = mem[0],zero,zero,zero .LBB5_1: # =>This Inner Loop Header: Depth=1 xorps %xmm1, %xmm1 cvtsi2ss %eax, %xmm1 mulss %xmm0, %xmm1 movss %xmm1, (%r14,%rax,4) incq %rax cmpq $12345678, %rax # imm = 0xBC614E jne .LBB5_1 # %bb.2: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit leaq 16(%rsp), %r15 movq %r15, %rdi xorl %esi, %esi callq gettimeofday imulq $1000000, (%r15), %r12 # imm = 0xF4240 addq 8(%r15), %r12 movq %r14, %rdi movq %rbx, %rsi callq _Z11sine_serialPfS_ leaq 216(%rsp), %r13 movq %r13, -16(%r13) leaq 200(%rsp), %r15 movl $.L.str.3, %esi movl $.L.str.3+13, %edx movq %r15, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp0: movq %r12, %rdi movq %r15, %rsi callq _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Ltmp1: # %bb.3: movq 200(%rsp), %rdi cmpq %r13, %rdi je .LBB5_5 # %bb.4: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB5_5: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit movl $49382712, %edi # imm = 0x2F18538 callq malloc movq %rax, %r15 leaq 16(%rsp), %r12 movq %r12, %rdi xorl %esi, %esi callq gettimeofday movq (%r12), %rbp movq 8(%r12), %r12 leaq 16(%rsp), %r13 movq %r13, %rdi xorl %esi, %esi callq gettimeofday imulq $1000000, (%r13), %rax # imm = 0xF4240 addq 8(%r13), %rax movq %rax, 32(%rsp) # 8-byte Spill leaq 8(%rsp), %rdi movl $49382712, %esi # imm = 0x2F18538 callq hipMalloc movq %rsp, %rdi movl $49382712, %esi # imm = 0x2F18538 callq hipMalloc leaq 184(%rsp), %r13 movq %r13, -16(%r13) .Ltmp3: leaq 168(%rsp), %rdi movl $.L.str.4, %esi movl $.L.str.4+28, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp4: # %bb.6: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit62 imulq $1000000, %rbp, %rdi # imm = 0xF4240 addq %r12, %rdi .Ltmp6: leaq 168(%rsp), %rsi callq _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Ltmp7: # %bb.7: movq 168(%rsp), %rdi cmpq %r13, %rdi je .LBB5_9 # %bb.8: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i63 callq _ZdlPv .LBB5_9: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit65 leaq 16(%rsp), %r13 movq %r13, %rdi xorl %esi, %esi callq gettimeofday movq (%r13), %rbp movq 8(%r13), %r13 movq 8(%rsp), %rdi movl $49382712, %edx # imm = 0x2F18538 movq %r14, %rsi movl $1, %ecx callq hipMemcpy leaq 152(%rsp), %r12 movq %r12, -16(%r12) .Ltmp9: leaq 136(%rsp), %rdi movl $.L.str.5, %esi movl $.L.str.5+32, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp10: # %bb.10: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit66 imulq $1000000, %rbp, %rdi # imm = 0xF4240 addq %r13, %rdi .Ltmp12: leaq 136(%rsp), %rsi callq _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Ltmp13: # %bb.11: movq 136(%rsp), %rdi cmpq %r12, %rdi je .LBB5_13 # %bb.12: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i67 callq _ZdlPv .LBB5_13: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit69 leaq 16(%rsp), %rbp movq %rbp, %rdi xorl %esi, %esi callq gettimeofday imulq $1000000, (%rbp), %r13 # imm = 0xF4240 addq 8(%rbp), %r13 movabsq $4294968320, %rdx # imm = 0x100000400 leaq 11032(%rdx), %rdi movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB5_15 # %bb.14: movq 8(%rsp), %rdi movq (%rsp), %rsi callq _Z28__device_stub__sine_parallelPfS_ .LBB5_15: leaq 120(%rsp), %r12 movq %r12, -16(%r12) .Ltmp15: leaq 104(%rsp), %rdi movl $.L.str.6, %esi movl $.L.str.6+21, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp16: # %bb.16: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit79 .Ltmp18: leaq 104(%rsp), %rsi movq %r13, %rdi callq _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Ltmp19: # %bb.17: movq 104(%rsp), %rdi cmpq %r12, %rdi je .LBB5_19 # %bb.18: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i80 callq _ZdlPv .LBB5_19: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit82 leaq 16(%rsp), %r13 movq %r13, %rdi xorl %esi, %esi callq gettimeofday movq (%r13), %rbp movq 8(%r13), %r13 movq (%rsp), %rsi movl $49382712, %edx # imm = 0x2F18538 movq %r15, %rdi movl $2, %ecx callq hipMemcpy leaq 88(%rsp), %r12 movq %r12, -16(%r12) .Ltmp21: leaq 72(%rsp), %rdi movl $.L.str.7, %esi movl $.L.str.7+30, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp22: # %bb.20: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit83 imulq $1000000, %rbp, %rdi # imm = 0xF4240 addq %r13, %rdi .Ltmp24: leaq 72(%rsp), %rsi callq _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Ltmp25: # %bb.21: movq 72(%rsp), %rdi cmpq %r12, %rdi je .LBB5_23 # %bb.22: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i84 callq _ZdlPv .LBB5_23: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit86 leaq 56(%rsp), %r12 movq %r12, -16(%r12) .Ltmp27: leaq 40(%rsp), %rdi movl $.L.str.8, %esi movl $.L.str.8+20, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp28: # %bb.24: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit87 .Ltmp30: leaq 40(%rsp), %rsi movq 32(%rsp), %rdi # 8-byte Reload callq _Z10stop_timerxNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Ltmp31: # %bb.25: movq 40(%rsp), %rdi cmpq %r12, %rdi je .LBB5_27 # %bb.26: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i88 callq _ZdlPv .LBB5_27: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit90.preheader xorl %eax, %eax movaps .LCPI5_1(%rip), %xmm0 # xmm0 = [NaN,NaN,NaN,NaN] movsd .LCPI5_2(%rip), %xmm1 # xmm1 = mem[0],zero xorl %ecx, %ecx .LBB5_28: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit90 # =>This Inner Loop Header: Depth=1 movss (%rbx,%rax,4), %xmm2 # xmm2 = mem[0],zero,zero,zero subss (%r15,%rax,4), %xmm2 andps %xmm0, %xmm2 cvtss2sd %xmm2, %xmm2 xorl %edx, %edx ucomisd %xmm1, %xmm2 seta %dl addl %edx, %ecx incq %rax cmpq $12345678, %rax # imm = 0xBC614E jne .LBB5_28 # %bb.29: testl %ecx, %ecx movl $.Lstr, %eax movl $.Lstr.1, %edi cmoveq %rax, %rdi callq puts@PLT movq %r14, %rdi callq free movq %rbx, %rdi callq free movq %r15, %rdi callq free movq 8(%rsp), %rdi callq hipFree movq (%rsp), %rdi callq hipFree xorl %eax, %eax addq $232, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB5_42: .cfi_def_cfa_offset 288 .Ltmp32: movq %rax, %rbx movq 40(%rsp), %rdi jmp .LBB5_36 .LBB5_41: .Ltmp29: jmp .LBB5_44 .LBB5_40: .Ltmp26: movq %rax, %rbx movq 72(%rsp), %rdi jmp .LBB5_36 .LBB5_39: .Ltmp23: jmp .LBB5_44 .LBB5_38: .Ltmp20: movq %rax, %rbx movq 104(%rsp), %rdi jmp .LBB5_36 .LBB5_37: .Ltmp17: jmp .LBB5_44 .LBB5_35: .Ltmp14: movq %rax, %rbx movq 136(%rsp), %rdi .LBB5_36: cmpq %r12, %rdi jne .LBB5_32 jmp .LBB5_45 .LBB5_34: .Ltmp11: jmp .LBB5_44 .LBB5_33: .Ltmp8: movq %rax, %rbx movq 168(%rsp), %rdi jmp .LBB5_31 .LBB5_43: .Ltmp5: .LBB5_44: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit72 movq %rax, %rbx jmp .LBB5_45 .LBB5_30: .Ltmp2: movq %rax, %rbx movq 200(%rsp), %rdi .LBB5_31: cmpq %r13, %rdi je .LBB5_45 .LBB5_32: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i70 callq _ZdlPv .LBB5_45: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit72 movq %rbx, %rdi callq _Unwind_Resume@PLT .Lfunc_end5: .size main, .Lfunc_end5-main .cfi_endproc .section .gcc_except_table,"a",@progbits .p2align 2, 0x0 GCC_except_table5: .Lexception0: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end0-.Lcst_begin0 .Lcst_begin0: .uleb128 .Lfunc_begin0-.Lfunc_begin0 # >> Call Site 1 << .uleb128 .Ltmp0-.Lfunc_begin0 # Call between .Lfunc_begin0 and .Ltmp0 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp0-.Lfunc_begin0 # >> Call Site 2 << .uleb128 .Ltmp1-.Ltmp0 # Call between .Ltmp0 and .Ltmp1 .uleb128 .Ltmp2-.Lfunc_begin0 # jumps to .Ltmp2 .byte 0 # On action: cleanup .uleb128 .Ltmp1-.Lfunc_begin0 # >> Call Site 3 << .uleb128 .Ltmp3-.Ltmp1 # Call between .Ltmp1 and .Ltmp3 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp3-.Lfunc_begin0 # >> Call Site 4 << .uleb128 .Ltmp4-.Ltmp3 # Call between .Ltmp3 and .Ltmp4 .uleb128 .Ltmp5-.Lfunc_begin0 # jumps to .Ltmp5 .byte 0 # On action: cleanup .uleb128 .Ltmp6-.Lfunc_begin0 # >> Call Site 5 << .uleb128 .Ltmp7-.Ltmp6 # Call between .Ltmp6 and .Ltmp7 .uleb128 .Ltmp8-.Lfunc_begin0 # jumps to .Ltmp8 .byte 0 # On action: cleanup .uleb128 .Ltmp7-.Lfunc_begin0 # >> Call Site 6 << .uleb128 .Ltmp9-.Ltmp7 # Call between .Ltmp7 and .Ltmp9 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp9-.Lfunc_begin0 # >> Call Site 7 << .uleb128 .Ltmp10-.Ltmp9 # Call between .Ltmp9 and .Ltmp10 .uleb128 .Ltmp11-.Lfunc_begin0 # jumps to .Ltmp11 .byte 0 # On action: cleanup .uleb128 .Ltmp12-.Lfunc_begin0 # >> Call Site 8 << .uleb128 .Ltmp13-.Ltmp12 # Call between .Ltmp12 and .Ltmp13 .uleb128 .Ltmp14-.Lfunc_begin0 # jumps to .Ltmp14 .byte 0 # On action: cleanup .uleb128 .Ltmp13-.Lfunc_begin0 # >> Call Site 9 << .uleb128 .Ltmp15-.Ltmp13 # Call between .Ltmp13 and .Ltmp15 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp15-.Lfunc_begin0 # >> Call Site 10 << .uleb128 .Ltmp16-.Ltmp15 # Call between .Ltmp15 and .Ltmp16 .uleb128 .Ltmp17-.Lfunc_begin0 # jumps to .Ltmp17 .byte 0 # On action: cleanup .uleb128 .Ltmp18-.Lfunc_begin0 # >> Call Site 11 << .uleb128 .Ltmp19-.Ltmp18 # Call between .Ltmp18 and .Ltmp19 .uleb128 .Ltmp20-.Lfunc_begin0 # jumps to .Ltmp20 .byte 0 # On action: cleanup .uleb128 .Ltmp19-.Lfunc_begin0 # >> Call Site 12 << .uleb128 .Ltmp21-.Ltmp19 # Call between .Ltmp19 and .Ltmp21 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp21-.Lfunc_begin0 # >> Call Site 13 << .uleb128 .Ltmp22-.Ltmp21 # Call between .Ltmp21 and .Ltmp22 .uleb128 .Ltmp23-.Lfunc_begin0 # jumps to .Ltmp23 .byte 0 # On action: cleanup .uleb128 .Ltmp24-.Lfunc_begin0 # >> Call Site 14 << .uleb128 .Ltmp25-.Ltmp24 # Call between .Ltmp24 and .Ltmp25 .uleb128 .Ltmp26-.Lfunc_begin0 # jumps to .Ltmp26 .byte 0 # On action: cleanup .uleb128 .Ltmp27-.Lfunc_begin0 # >> Call Site 15 << .uleb128 .Ltmp28-.Ltmp27 # Call between .Ltmp27 and .Ltmp28 .uleb128 .Ltmp29-.Lfunc_begin0 # jumps to .Ltmp29 .byte 0 # On action: cleanup .uleb128 .Ltmp30-.Lfunc_begin0 # >> Call Site 16 << .uleb128 .Ltmp31-.Ltmp30 # Call between .Ltmp30 and .Ltmp31 .uleb128 .Ltmp32-.Lfunc_begin0 # jumps to .Ltmp32 .byte 0 # On action: cleanup .uleb128 .Ltmp31-.Lfunc_begin0 # >> Call Site 17 << .uleb128 .Lfunc_end5-.Ltmp31 # Call between .Ltmp31 and .Lfunc_end5 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end0: .p2align 2, 0x0 # -- End function .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag,comdat .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag # -- Begin function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .p2align 1, 0x90 .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag,@function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag: # @_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rdx, %r14 movq %rsi, %r15 movq %rdi, %rbx subq %rsi, %r14 movq %r14, (%rsp) cmpq $15, %r14 jbe .LBB6_1 # %bb.2: movq %rsp, %r12 movq %rbx, %rdi movq %r12, %rsi xorl %edx, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm movq %rax, (%rbx) movq (%r12), %rcx movq %rcx, 16(%rbx) jmp .LBB6_3 .LBB6_1: # %._crit_edge movq (%rbx), %rax .LBB6_3: testq %r14, %r14 je .LBB6_7 # %bb.4: cmpq $1, %r14 jne .LBB6_6 # %bb.5: movb (%r15), %cl movb %cl, (%rax) jmp .LBB6_7 .LBB6_6: movq %rax, %rdi movq %r15, %rsi movq %r14, %rdx callq memcpy@PLT .LBB6_7: # %_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tagEN6_GuardD2Ev.exit movq (%rsp), %rax movq %rax, 8(%rbx) movq (%rbx), %rcx movb $0, (%rcx,%rax) addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end6: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag, .Lfunc_end6-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .cfi_endproc # -- End function .text .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB7_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB7_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z13sine_parallelPfS_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end7: .size __hip_module_ctor, .Lfunc_end7-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB8_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB8_2: retq .Lfunc_end8: .size __hip_module_dtor, .Lfunc_end8-__hip_module_dtor .cfi_endproc # -- End function .type _Z13sine_parallelPfS_,@object # @_Z13sine_parallelPfS_ .section .rodata,"a",@progbits .globl _Z13sine_parallelPfS_ .p2align 3, 0x0 _Z13sine_parallelPfS_: .quad _Z28__device_stub__sine_parallelPfS_ .size _Z13sine_parallelPfS_, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz ": " .size .L.str, 3 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz " sec\n" .size .L.str.1, 6 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "CUDA Error: %s (at %s)" .size .L.str.2, 23 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "\nCPU Run Time" .size .L.str.3, 14 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz "\nGPU Memory allocation time:" .size .L.str.4, 29 .type .L.str.5,@object # @.str.5 .L.str.5: .asciz "\nGPU Memory Copy to Device time:" .size .L.str.5, 33 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz "\nGPU Kernal run Time:" .size .L.str.6, 22 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz "\nGPU Memory Copy to Host time:" .size .L.str.7, 31 .type .L.str.8,@object # @.str.8 .L.str.8: .asciz "\nTotal GPU Run time:" .size .L.str.8, 21 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z13sine_parallelPfS_" .size .L__unnamed_1, 22 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "Result comparison passed." .size .Lstr, 26 .type .Lstr.1,@object # @str.1 .Lstr.1: .asciz "Result comparison failed." .size .Lstr.1, 26 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z28__device_stub__sine_parallelPfS_ .addrsig_sym __gxx_personality_v0 .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Unwind_Resume .addrsig_sym _Z13sine_parallelPfS_ .addrsig_sym _ZSt4cout .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z13sine_parallelPfS_ ; -- Begin function _Z13sine_parallelPfS_ .globl _Z13sine_parallelPfS_ .p2align 8 .type _Z13sine_parallelPfS_,@function _Z13sine_parallelPfS_: ; @_Z13sine_parallelPfS_ ; %bb.0: s_clause 0x1 s_load_b32 s4, s[0:1], 0x1c s_load_b128 s[0:3], s[0:1], 0x0 s_waitcnt lgkmcnt(0) s_and_b32 s4, s4, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s4, v[0:1] s_mov_b32 s4, 6 v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[1:2] v_add_co_u32 v2, vcc_lo, s0, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s1, v1, vcc_lo s_mov_b32 s0, -1 s_mov_b32 s1, 5 global_load_b32 v2, v[2:3], off s_waitcnt vmcnt(0) v_mul_f32_e32 v3, v2, v2 s_delay_alu instid0(VALU_DEP_1) v_mul_f32_e32 v4, v2, v3 .LBB0_1: ; =>This Inner Loop Header: Depth=1 v_cvt_f32_i32_e32 v5, s0 v_cvt_f32_i32_e32 v6, s4 s_add_i32 s5, s1, -1 s_mul_i32 s4, s1, s4 s_add_i32 s1, s1, 2 v_dual_mul_f32 v5, v4, v5 :: v_dual_mul_f32 v4, v3, v4 s_sub_i32 s0, 0, s0 s_cmp_eq_u32 s1, 17 s_mul_i32 s4, s4, s5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_div_scale_f32 v7, null, v6, v6, v5 v_rcp_f32_e32 v8, v7 s_waitcnt_depctr 0xfff v_fma_f32 v9, -v7, v8, 1.0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_fmac_f32_e32 v8, v9, v8 v_div_scale_f32 v10, vcc_lo, v5, v6, v5 v_mul_f32_e32 v9, v10, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v11, -v7, v9, v10 v_fmac_f32_e32 v9, v11, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v7, -v7, v9, v10 v_div_fmas_f32 v7, v7, v8, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_div_fixup_f32 v5, v7, v6, v5 v_add_f32_e32 v2, v2, v5 s_cbranch_scc0 .LBB0_1 ; %bb.2: v_add_co_u32 v0, vcc_lo, s2, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v1, vcc_lo global_store_b32 v[0:1], v2, off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z13sine_parallelPfS_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 12 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z13sine_parallelPfS_, .Lfunc_end0-_Z13sine_parallelPfS_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 288 ; NumSgprs: 18 ; NumVgprs: 12 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 12 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z13sine_parallelPfS_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z13sine_parallelPfS_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 12 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
84a33fa29b38d9a725c2cbba9cf55f3b5b19f0f8
// simple stupid dot product example from chapter 5 of CUDA by Example // as worked by myself from scratch #include <stdio.h> #define N 1000000 #define BPG 16 #define TPB 16 __global__ void dot(float *a, float *b, float *c){ //accumulate thread result on shared mem (per block) __shared__ float cache[TPB]; int tid = (blockDim.x * blockIdx.x) + threadIdx.x; float acum = 0; while( tid < N ){ acum += a[tid] * b[tid]; tid += gridDim.x * blockDim.x; } cache[ threadIdx.x ] = acum; //need to agregate the result for this block into //a single scalar, from the individual thread results // for that, we must be sure all threads have finished //barrier here. __syncthreads(); for(int i=blockDim.x/2; i > 0; i /= 2){ tid = threadIdx.x; // because all threads are gonna go thru here anyway, // but only the i leftmost ones should do sth. if( tid < i ){ cache[tid] += cache[tid + i]; } __syncthreads(); // regroup before next iteration } //block's sum at cache[0] //somebody's gotta write it back to the host if( threadIdx.x == 0 ){ c[blockIdx.x] = cache[0]; } } #define sum_squares(x) ((x*(x+1)*(2*x+1))/6) int main(){ float a[N], b[N], c[BPG]; float *dev_a, *dev_b, *dev_c; cudaMalloc( (void**)&dev_a, N * sizeof(float) ); cudaMalloc( (void**)&dev_b, N * sizeof(float) ); cudaMalloc( (void**)&dev_c, BPG * sizeof(float) ); for(int i=0; i < N; i++){ a[i] = i; b[i] = 2*i; } cudaMemcpy( dev_a, a, N*sizeof(float), cudaMemcpyHostToDevice ); cudaMemcpy( dev_b, b, N*sizeof(float), cudaMemcpyHostToDevice ); dot<<<BPG, TPB>>>(dev_a, dev_b, dev_c); cudaMemcpy( c, dev_c, BPG*sizeof(float), cudaMemcpyDeviceToHost ); //sum the results from the individual blocks float res=0; for(int i=0; i < BPG; i++){ printf("c[%d] = %f\n", i, c[i]); res += c[i]; } printf("Result: %f (vs. %f)\n", res, 2*sum_squares((float)(N-1))); cudaFree( dev_a ); cudaFree( dev_b ); cudaFree( dev_c ); return 0; }
.file "tmpxft_00267a7e_00000000-6_dot.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z26__device_stub__Z3dotPfS_S_PfS_S_ .type _Z26__device_stub__Z3dotPfS_S_PfS_S_, @function _Z26__device_stub__Z3dotPfS_S_PfS_S_: .LFB2052: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rdx, 8(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 8(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z3dotPfS_S_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L2: movq 120(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z26__device_stub__Z3dotPfS_S_PfS_S_, .-_Z26__device_stub__Z3dotPfS_S_PfS_S_ .globl _Z3dotPfS_S_ .type _Z3dotPfS_S_, @function _Z3dotPfS_S_: .LFB2053: .cfi_startproc endbr64 jmp _Z26__device_stub__Z3dotPfS_S_PfS_S_ .cfi_endproc .LFE2053: .size _Z3dotPfS_S_, .-_Z3dotPfS_S_ .section .rodata.str1.1,"aMS",@progbits,1 .LC1: .string "c[%d] = %f\n" .LC3: .string "Result: %f (vs. %f)\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 leaq -7999488(%rsp), %r11 .cfi_def_cfa 11, 7999520 .LPSRL0: subq $4096, %rsp orq $0, (%rsp) cmpq %r11, %rsp jne .LPSRL0 .cfi_def_cfa_register 7 subq $656, %rsp .cfi_def_cfa_offset 8000176 movl $4000000, %esi movq %fs:40, %rax movq %rax, 8000136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rdi call cudaMalloc@PLT leaq 32(%rsp), %rdi movl $4000000, %esi call cudaMalloc@PLT leaq 40(%rsp), %rdi movl $64, %esi call cudaMalloc@PLT xorl %eax, %eax .L9: cvtsi2ssl %eax, %xmm0 leal (%rax,%rax), %edx leaq 136(%rsp), %rsi leaq 4000136(%rsp), %rbx movss %xmm0, (%rsi,%rax,4) cvtsi2ssl %edx, %xmm0 movss %xmm0, (%rbx,%rax,4) incq %rax cmpq $1000000, %rax jne .L9 movq 24(%rsp), %rdi movl $1, %ecx movl $4000000, %edx call cudaMemcpy@PLT movq 32(%rsp), %rdi movl $1, %ecx movq %rbx, %rsi movl $4000000, %edx call cudaMemcpy@PLT movl $268435457, %edi xorl %r9d, %r9d xorl %r8d, %r8d salq $4, %rdi movl $1, %ecx movl $1, %esi movl $1, 68(%rsp) movq %rdi, %rdx movq %rdi, 60(%rsp) movq %rdi, 48(%rsp) movl $1, 56(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L10 movq 40(%rsp), %rdx movq 32(%rsp), %rsi movq 24(%rsp), %rdi call _Z26__device_stub__Z3dotPfS_S_PfS_S_ .L10: movq 40(%rsp), %rsi leaq 72(%rsp), %rbp movl $2, %ecx xorl %ebx, %ebx movl $64, %edx movq %rbp, %rdi leaq .LC1(%rip), %r12 call cudaMemcpy@PLT xorps %xmm1, %xmm1 .L11: movl %ebx, %edx movq %r12, %rsi movl $2, %edi movb $1, %al movss %xmm1, 12(%rsp) cvtss2sd 0(%rbp,%rbx,4), %xmm0 call __printf_chk@PLT movss 12(%rsp), %xmm1 addss 0(%rbp,%rbx,4), %xmm1 incq %rbx cmpq $16, %rbx jne .L11 cvtss2sd %xmm1, %xmm0 leaq .LC3(%rip), %rsi movsd .LC2(%rip), %xmm1 movl $2, %edi movb $2, %al call __printf_chk@PLT movq 24(%rsp), %rdi call cudaFree@PLT movq 32(%rsp), %rdi call cudaFree@PLT movq 40(%rsp), %rdi call cudaFree@PLT movq 8000136(%rsp), %rax subq %fs:40, %rax je .L12 call __stack_chk_fail@PLT .L12: addq $8000144, %rsp .cfi_def_cfa_offset 32 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC4: .string "_Z3dotPfS_S_" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC4(%rip), %rdx movq %rax, %rdi leaq _Z3dotPfS_S_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC2: .long -536870912 .long 1134723313 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z3dotPfS_S_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R7, SR_CTAID.X ; /* 0x0000000000077919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fe20000000a00 */ /*0030*/ BSSY B0, 0x150 ; /* 0x0000011000007945 */ /* 0x000fe20003800000 */ /*0040*/ MOV R6, RZ ; /* 0x000000ff00067202 */ /* 0x000fe20000000f00 */ /*0050*/ S2R R8, SR_TID.X ; /* 0x0000000000087919 */ /* 0x000e240000002100 */ /*0060*/ IMAD R0, R7, c[0x0][0x0], R8 ; /* 0x0000000007007a24 */ /* 0x001fca00078e0208 */ /*0070*/ ISETP.GT.AND P0, PT, R0, 0xf423f, PT ; /* 0x000f423f0000780c */ /* 0x000fda0003f04270 */ /*0080*/ @P0 BRA 0x140 ; /* 0x000000b000000947 */ /* 0x000fea0003800000 */ /*0090*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe400078e00ff */ /*00a0*/ MOV R5, 0x4 ; /* 0x0000000400057802 */ /* 0x000fca0000000f00 */ /*00b0*/ IMAD.WIDE R2, R0, R5, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fc800078e0205 */ /*00c0*/ IMAD.WIDE R4, R0, R5, c[0x0][0x168] ; /* 0x00005a0000047625 */ /* 0x000fe400078e0205 */ /*00d0*/ LDG.E R2, [R2.64] ; /* 0x0000000602027981 */ /* 0x000ea8000c1e1900 */ /*00e0*/ LDG.E R5, [R4.64] ; /* 0x0000000604057981 */ /* 0x000ea2000c1e1900 */ /*00f0*/ IMAD.MOV.U32 R9, RZ, RZ, c[0x0][0xc] ; /* 0x00000300ff097624 */ /* 0x000fc800078e00ff */ /*0100*/ IMAD R0, R9, c[0x0][0x0], R0 ; /* 0x0000000009007a24 */ /* 0x000fca00078e0200 */ /*0110*/ ISETP.GE.AND P0, PT, R0, 0xf4240, PT ; /* 0x000f42400000780c */ /* 0x000fe20003f06270 */ /*0120*/ FFMA R6, R5, R2, R6 ; /* 0x0000000205067223 */ /* 0x004fd80000000006 */ /*0130*/ @!P0 BRA 0xa0 ; /* 0xffffff6000008947 */ /* 0x000fea000383ffff */ /*0140*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0150*/ ULDC UR4, c[0x0][0x0] ; /* 0x0000000000047ab9 */ /* 0x000fe20000000800 */ /*0160*/ STS [R8.X4], R6 ; /* 0x0000000608007388 */ /* 0x0001e20000004800 */ /*0170*/ USHF.R.U32.HI UR4, URZ, 0x1, UR4 ; /* 0x000000013f047899 */ /* 0x000fc60008011604 */ /*0180*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0190*/ ISETP.NE.AND P0, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f05270 */ /*01a0*/ ISETP.NE.AND P1, PT, RZ, UR4, PT ; /* 0x00000004ff007c0c */ /* 0x000fda000bf25270 */ /*01b0*/ @!P1 BRA 0x280 ; /* 0x000000c000009947 */ /* 0x000fea0003800000 */ /*01c0*/ SHF.L.U32 R0, R8, 0x2, RZ ; /* 0x0000000208007819 */ /* 0x001fe200000006ff */ /*01d0*/ IMAD.U32 R3, RZ, RZ, UR4 ; /* 0x00000004ff037e24 */ /* 0x000fca000f8e00ff */ /*01e0*/ ISETP.GE.AND P1, PT, R8, R3, PT ; /* 0x000000030800720c */ /* 0x000fda0003f26270 */ /*01f0*/ @!P1 LEA R2, R3, R0, 0x2 ; /* 0x0000000003029211 */ /* 0x000fe200078e10ff */ /*0200*/ @!P1 LDS R4, [R8.X4] ; /* 0x0000000008049984 */ /* 0x000fe20000004800 */ /*0210*/ SHF.R.U32.HI R3, RZ, 0x1, R3 ; /* 0x00000001ff037819 */ /* 0x000fc60000011603 */ /*0220*/ @!P1 LDS R5, [R2] ; /* 0x0000000002059984 */ /* 0x000e240000000800 */ /*0230*/ @!P1 FADD R4, R4, R5 ; /* 0x0000000504049221 */ /* 0x001fca0000000000 */ /*0240*/ @!P1 STS [R8.X4], R4 ; /* 0x0000000408009388 */ /* 0x0001e80000004800 */ /*0250*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0260*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fda0003f25270 */ /*0270*/ @P1 BRA 0x1e0 ; /* 0xffffff6000001947 */ /* 0x001fea000383ffff */ /*0280*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x001fea0003800000 */ /*0290*/ LDS R5, [RZ] ; /* 0x00000000ff057984 */ /* 0x000e220000000800 */ /*02a0*/ IMAD.MOV.U32 R2, RZ, RZ, 0x4 ; /* 0x00000004ff027424 */ /* 0x000fc800078e00ff */ /*02b0*/ IMAD.WIDE.U32 R2, R7, R2, c[0x0][0x170] ; /* 0x00005c0007027625 */ /* 0x000fca00078e0002 */ /*02c0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101906 */ /*02d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*02e0*/ BRA 0x2e0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0300*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0310*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0320*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0330*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0340*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0350*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0360*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0370*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
// simple stupid dot product example from chapter 5 of CUDA by Example // as worked by myself from scratch #include <hip/hip_runtime.h> #include <stdio.h> #define N 1000000 #define BPG 16 #define TPB 16 __global__ void dot(float *a, float *b, float *c){ //accumulate thread result on shared mem (per block) __shared__ float cache[TPB]; int tid = (blockDim.x * blockIdx.x) + threadIdx.x; float acum = 0; while( tid < N ){ acum += a[tid] * b[tid]; tid += gridDim.x * blockDim.x; } cache[ threadIdx.x ] = acum; //need to agregate the result for this block into //a single scalar, from the individual thread results // for that, we must be sure all threads have finished //barrier here. __syncthreads(); for(int i=blockDim.x/2; i > 0; i /= 2){ tid = threadIdx.x; // because all threads are gonna go thru here anyway, // but only the i leftmost ones should do sth. if( tid < i ){ cache[tid] += cache[tid + i]; } __syncthreads(); // regroup before next iteration } //block's sum at cache[0] //somebody's gotta write it back to the host if( threadIdx.x == 0 ){ c[blockIdx.x] = cache[0]; } } #define sum_squares(x) ((x*(x+1)*(2*x+1))/6) int main(){ float a[N], b[N], c[BPG]; float *dev_a, *dev_b, *dev_c; hipMalloc( (void**)&dev_a, N * sizeof(float) ); hipMalloc( (void**)&dev_b, N * sizeof(float) ); hipMalloc( (void**)&dev_c, BPG * sizeof(float) ); for(int i=0; i < N; i++){ a[i] = i; b[i] = 2*i; } hipMemcpy( dev_a, a, N*sizeof(float), hipMemcpyHostToDevice ); hipMemcpy( dev_b, b, N*sizeof(float), hipMemcpyHostToDevice ); dot<<<BPG, TPB>>>(dev_a, dev_b, dev_c); hipMemcpy( c, dev_c, BPG*sizeof(float), hipMemcpyDeviceToHost ); //sum the results from the individual blocks float res=0; for(int i=0; i < BPG; i++){ printf("c[%d] = %f\n", i, c[i]); res += c[i]; } printf("Result: %f (vs. %f)\n", res, 2*sum_squares((float)(N-1))); hipFree( dev_a ); hipFree( dev_b ); hipFree( dev_c ); return 0; }
.text .file "dot.hip" .globl _Z18__device_stub__dotPfS_S_ # -- Begin function _Z18__device_stub__dotPfS_S_ .type _Z18__device_stub__dotPfS_S_,@function _Z18__device_stub__dotPfS_S_: # @_Z18__device_stub__dotPfS_S_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z3dotPfS_S_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z18__device_stub__dotPfS_S_, .Lfunc_end0-_Z18__device_stub__dotPfS_S_ .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function main .LCPI1_0: .quad 0x43a280f1e0000000 # double 6.6666571703831757E+17 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $8000096, %rsp # imm = 0x7A1260 .cfi_def_cfa_offset 8000112 .cfi_offset %rbx, -16 leaq 16(%rsp), %rdi movl $4000000, %esi # imm = 0x3D0900 callq hipMalloc leaq 8(%rsp), %rdi movl $4000000, %esi # imm = 0x3D0900 callq hipMalloc movq %rsp, %rdi movl $64, %esi callq hipMalloc xorl %eax, %eax xorl %ecx, %ecx .LBB1_1: # =>This Inner Loop Header: Depth=1 xorps %xmm0, %xmm0 cvtsi2ss %ecx, %xmm0 movss %xmm0, 4000096(%rsp,%rcx,4) xorps %xmm0, %xmm0 cvtsi2ss %eax, %xmm0 movss %xmm0, 96(%rsp,%rcx,4) incq %rcx addl $2, %eax cmpq $1000000, %rcx # imm = 0xF4240 jne .LBB1_1 # %bb.2: movq 16(%rsp), %rdi leaq 4000096(%rsp), %rsi movl $4000000, %edx # imm = 0x3D0900 movl $1, %ecx callq hipMemcpy movq 8(%rsp), %rdi leaq 96(%rsp), %rsi movl $4000000, %edx # imm = 0x3D0900 movl $1, %ecx callq hipMemcpy movabsq $4294967312, %rdi # imm = 0x100000010 movl $1, %esi movq %rdi, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_4 # %bb.3: movq 16(%rsp), %rdi movq 8(%rsp), %rsi movq (%rsp), %rdx callq _Z18__device_stub__dotPfS_S_ .LBB1_4: movq (%rsp), %rsi leaq 32(%rsp), %rdi movl $64, %edx movl $2, %ecx callq hipMemcpy xorps %xmm0, %xmm0 xorl %ebx, %ebx .LBB1_5: # =>This Inner Loop Header: Depth=1 movss %xmm0, 28(%rsp) # 4-byte Spill xorps %xmm0, %xmm0 cvtss2sd 32(%rsp,%rbx,4), %xmm0 movl $.L.str, %edi movl %ebx, %esi movb $1, %al callq printf movss 28(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero addss 32(%rsp,%rbx,4), %xmm0 incq %rbx cmpq $16, %rbx jne .LBB1_5 # %bb.6: cvtss2sd %xmm0, %xmm0 movsd .LCPI1_0(%rip), %xmm1 # xmm1 = mem[0],zero movl $.L.str.1, %edi movb $2, %al callq printf movq 16(%rsp), %rdi callq hipFree movq 8(%rsp), %rdi callq hipFree movq (%rsp), %rdi callq hipFree xorl %eax, %eax addq $8000096, %rsp # imm = 0x7A1260 .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z3dotPfS_S_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z3dotPfS_S_,@object # @_Z3dotPfS_S_ .section .rodata,"a",@progbits .globl _Z3dotPfS_S_ .p2align 3, 0x0 _Z3dotPfS_S_: .quad _Z18__device_stub__dotPfS_S_ .size _Z3dotPfS_S_, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "c[%d] = %f\n" .size .L.str, 12 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "Result: %f (vs. %f)\n" .size .L.str.1, 21 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z3dotPfS_S_" .size .L__unnamed_1, 13 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z18__device_stub__dotPfS_S_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z3dotPfS_S_ .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z3dotPfS_S_ ; -- Begin function _Z3dotPfS_S_ .globl _Z3dotPfS_S_ .p2align 8 .type _Z3dotPfS_S_,@function _Z3dotPfS_S_: ; @_Z3dotPfS_S_ ; %bb.0: s_clause 0x2 s_load_b32 s3, s[0:1], 0x24 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[8:9], s[0:1], 0x10 s_add_u32 s0, s0, 24 s_mov_b32 s2, s15 s_addc_u32 s1, s1, 0 v_mov_b32_e32 v3, 0 s_mov_b32 s10, exec_lo s_waitcnt lgkmcnt(0) s_and_b32 s3, s3, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s2, s3, v[0:1] v_cmpx_gt_i32_e32 0xf4240, v1 s_cbranch_execz .LBB0_4 ; %bb.1: ; %.lr.ph s_load_b32 s1, s[0:1], 0x0 v_mov_b32_e32 v3, 0 s_mov_b32 s0, 0 s_waitcnt lgkmcnt(0) s_mul_i32 s1, s1, s3 .LBB0_2: ; =>This Inner Loop Header: Depth=1 v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_lshlrev_b64 v[4:5], 2, v[1:2] v_add_nc_u32_e32 v1, s1, v1 v_add_co_u32 v6, vcc_lo, s4, v4 s_delay_alu instid0(VALU_DEP_3) v_add_co_ci_u32_e32 v7, vcc_lo, s5, v5, vcc_lo v_add_co_u32 v4, vcc_lo, s6, v4 v_add_co_ci_u32_e32 v5, vcc_lo, s7, v5, vcc_lo v_cmp_lt_i32_e32 vcc_lo, 0xf423f, v1 global_load_b32 v2, v[6:7], off global_load_b32 v4, v[4:5], off s_or_b32 s0, vcc_lo, s0 s_waitcnt vmcnt(0) v_fmac_f32_e32 v3, v2, v4 s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_2 ; %bb.3: ; %Flow38 s_or_b32 exec_lo, exec_lo, s0 .LBB0_4: ; %Flow39 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s10 v_lshlrev_b32_e32 v1, 2, v0 s_cmp_lt_u32 s3, 2 ds_store_b32 v1, v3 s_waitcnt lgkmcnt(0) s_barrier .LBB0_5: ; %Flow39 ; =>This Inner Loop Header: Depth=1 buffer_gl0_inv s_cbranch_scc1 .LBB0_9 ; %bb.6: ; %.lr.ph27 ; in Loop: Header=BB0_5 Depth=1 s_lshr_b32 s0, s3, 1 s_mov_b32 s1, exec_lo v_cmpx_gt_u32_e64 s0, v0 s_cbranch_execz .LBB0_8 ; %bb.7: ; in Loop: Header=BB0_5 Depth=1 v_lshl_add_u32 v2, s0, 2, v1 ds_load_b32 v2, v2 ds_load_b32 v3, v1 s_waitcnt lgkmcnt(0) v_add_f32_e32 v2, v2, v3 ds_store_b32 v1, v2 .LBB0_8: ; in Loop: Header=BB0_5 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_waitcnt lgkmcnt(0) s_barrier s_cmp_lt_u32 s3, 4 s_mov_b32 s3, s0 s_branch .LBB0_5 .LBB0_9: ; %._crit_edge28 s_mov_b32 s3, 0 s_mov_b32 s0, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB0_11 ; %bb.10: v_mov_b32_e32 v0, 0 s_lshl_b64 s[0:1], s[2:3], 2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s0, s8, s0 s_addc_u32 s1, s9, s1 ds_load_b32 v1, v0 s_waitcnt lgkmcnt(0) global_store_b32 v0, v1, s[0:1] .LBB0_11: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z3dotPfS_S_ .amdhsa_group_segment_fixed_size 64 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 8 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z3dotPfS_S_, .Lfunc_end0-_Z3dotPfS_S_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 400 ; NumSgprs: 18 ; NumVgprs: 8 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 64 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 8 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 64 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z3dotPfS_S_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z3dotPfS_S_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 8 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
4714f093507daa3dd96cb6c5a760d5736dae83b0
/* This is a automatically generated test. Do not modify */ #include <stdio.h> #include <stdlib.h> #include <math.h> __global__ void compute(float comp, int var_1,int var_2,float var_3,float var_4,float var_5,float var_6,float var_7,float var_8,float var_9,float var_10,float var_11,float var_12,float var_13,float var_14,float var_15) { for (int i=0; i < var_1; ++i) { if (comp == acosf(+1.7250E35f)) { comp += (var_3 / var_4 - var_5 / var_6); if (comp > (+1.2638E36f - ldexpf(-1.6108E34f - (var_7 - +1.7065E-19f), 2))) { comp = sqrtf(+1.4345E35f + +0.0f); comp += (var_8 / -1.7229E34f / (-1.5260E35f - var_9 + -1.7803E3f)); } for (int i=0; i < var_2; ++i) { comp = -1.3042E-44f - (var_10 * var_11); comp = (var_12 * (var_13 - var_14 / +1.3264E8f)); } if (comp > -1.8163E-29f - +1.0793E-16f) { float tmp_1 = -0.0f - var_15; comp = tmp_1 - -1.4916E3f / +0.0f / +1.6909E10f; } } } printf("%.17g\n", comp); } float* initPointer(float v) { float *ret = (float*) malloc(sizeof(float)*10); for(int i=0; i < 10; ++i) ret[i] = v; return ret; } int main(int argc, char** argv) { /* Program variables */ float tmp_1 = atof(argv[1]); int tmp_2 = atoi(argv[2]); int tmp_3 = atoi(argv[3]); float tmp_4 = atof(argv[4]); float tmp_5 = atof(argv[5]); float tmp_6 = atof(argv[6]); float tmp_7 = atof(argv[7]); float tmp_8 = atof(argv[8]); float tmp_9 = atof(argv[9]); float tmp_10 = atof(argv[10]); float tmp_11 = atof(argv[11]); float tmp_12 = atof(argv[12]); float tmp_13 = atof(argv[13]); float tmp_14 = atof(argv[14]); float tmp_15 = atof(argv[15]); float tmp_16 = atof(argv[16]); compute<<<1,1>>>(tmp_1,tmp_2,tmp_3,tmp_4,tmp_5,tmp_6,tmp_7,tmp_8,tmp_9,tmp_10,tmp_11,tmp_12,tmp_13,tmp_14,tmp_15,tmp_16); cudaDeviceSynchronize(); return 0; }
.file "tmpxft_0029edfe_00000000-6_test.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2031: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2031: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z11initPointerf .type _Z11initPointerf, @function _Z11initPointerf: .LFB2027: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl $40, %edi movss %xmm0, 12(%rsp) call malloc@PLT movss 12(%rsp), %xmm0 xorl %edx, %edx .L3: movss %xmm0, (%rax,%rdx,4) incq %rdx cmpq $10, %rdx jne .L3 addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size _Z11initPointerf, .-_Z11initPointerf .globl _Z40__device_stub__Z7computefiiffffffffffffffiifffffffffffff .type _Z40__device_stub__Z7computefiiffffffffffffffiifffffffffffff, @function _Z40__device_stub__Z7computefiiffffffffffffffiifffffffffffff: .LFB2053: .cfi_startproc endbr64 subq $264, %rsp .cfi_def_cfa_offset 272 movl %edi, 40(%rsp) leaq 64(%rsp), %rcx leaq 56(%rsp), %rdx movl %esi, 36(%rsp) leaq 72(%rsp), %rdi leaq 84(%rsp), %rsi movss %xmm0, 44(%rsp) movss %xmm1, 32(%rsp) movss %xmm2, 28(%rsp) movss %xmm3, 24(%rsp) movss %xmm4, 20(%rsp) movss %xmm5, 16(%rsp) movss %xmm6, 12(%rsp) movss %xmm7, 8(%rsp) movq %fs:40, %rax movq %rax, 248(%rsp) xorl %eax, %eax leaq 44(%rsp), %rax movl $1, 80(%rsp) movq %rax, 120(%rsp) leaq 40(%rsp), %rax movq %rax, 128(%rsp) leaq 36(%rsp), %rax movq %rax, 136(%rsp) leaq 32(%rsp), %rax movq %rax, 144(%rsp) leaq 28(%rsp), %rax movq %rax, 152(%rsp) leaq 24(%rsp), %rax movq %rax, 160(%rsp) leaq 20(%rsp), %rax movq %rax, 168(%rsp) leaq 16(%rsp), %rax movq %rax, 176(%rsp) leaq 12(%rsp), %rax movq %rax, 184(%rsp) leaq 8(%rsp), %rax movq %rax, 192(%rsp) leaq 272(%rsp), %rax movq %rax, 200(%rsp) leaq 280(%rsp), %rax movq %rax, 208(%rsp) leaq 288(%rsp), %rax movq %rax, 216(%rsp) leaq 296(%rsp), %rax movq %rax, 224(%rsp) leaq 304(%rsp), %rax movq %rax, 232(%rsp) leaq 312(%rsp), %rax movq %rax, 240(%rsp) movabsq $4294967297, %rax movq %rax, 72(%rsp) movq %rax, 84(%rsp) movl $1, 92(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L7 pushq 64(%rsp) .cfi_def_cfa_offset 280 leaq _Z7computefiifffffffffffff(%rip), %rdi pushq 64(%rsp) .cfi_def_cfa_offset 288 movq 100(%rsp), %rcx movl 108(%rsp), %r8d movq 88(%rsp), %rsi movl 96(%rsp), %edx leaq 136(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 280 popq %rdx .cfi_def_cfa_offset 272 .L7: movq 248(%rsp), %rax subq %fs:40, %rax je .L9 call __stack_chk_fail@PLT .L9: addq $264, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2053: .size _Z40__device_stub__Z7computefiiffffffffffffffiifffffffffffff, .-_Z40__device_stub__Z7computefiiffffffffffffffiifffffffffffff .globl _Z7computefiifffffffffffff .type _Z7computefiifffffffffffff, @function _Z7computefiifffffffffffff: .LFB2054: .cfi_startproc endbr64 jmp _Z40__device_stub__Z7computefiiffffffffffffffiifffffffffffff .cfi_endproc .LFE2054: .size _Z7computefiifffffffffffff, .-_Z7computefiifffffffffffff .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2028: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 movq %rsi, %rbx subq $144, %rsp .cfi_def_cfa_offset 176 movq 8(%rsi), %rdi call atof@PLT movq 16(%rbx), %rdi movsd %xmm0, 104(%rsp) call atoi@PLT movq 24(%rbx), %rdi movl %eax, %ebp call atoi@PLT movq 32(%rbx), %rdi movl %eax, %r12d call atof@PLT movq 40(%rbx), %rdi movsd %xmm0, 96(%rsp) call atof@PLT movq 48(%rbx), %rdi movsd %xmm0, 88(%rsp) call atof@PLT movq 56(%rbx), %rdi movsd %xmm0, 80(%rsp) call atof@PLT movq 64(%rbx), %rdi movsd %xmm0, 72(%rsp) call atof@PLT movq 72(%rbx), %rdi movsd %xmm0, 64(%rsp) call atof@PLT movq 80(%rbx), %rdi movsd %xmm0, 56(%rsp) call atof@PLT movq 88(%rbx), %rdi movsd %xmm0, 48(%rsp) call atof@PLT movq 96(%rbx), %rdi movsd %xmm0, 40(%rsp) call atof@PLT movq 104(%rbx), %rdi movsd %xmm0, 32(%rsp) call atof@PLT movq 112(%rbx), %rdi movsd %xmm0, 24(%rsp) call atof@PLT movq 120(%rbx), %rdi movsd %xmm0, 16(%rsp) call atof@PLT movq 128(%rbx), %rdi movsd %xmm0, 8(%rsp) call atof@PLT xorl %r9d, %r9d xorl %r8d, %r8d movl $1, %ecx movabsq $4294967297, %rdi movl $1, %esi movsd %xmm0, (%rsp) movq %rdi, %rdx call __cudaPushCallConfiguration@PLT movsd (%rsp), %xmm0 movsd 8(%rsp), %xmm13 testl %eax, %eax movsd 16(%rsp), %xmm12 movsd 24(%rsp), %xmm11 movsd 32(%rsp), %xmm10 movsd 40(%rsp), %xmm9 movsd 48(%rsp), %xmm7 movsd 56(%rsp), %xmm6 movsd 64(%rsp), %xmm5 movsd 72(%rsp), %xmm4 movsd 80(%rsp), %xmm3 movsd 88(%rsp), %xmm2 movsd 96(%rsp), %xmm1 movsd 104(%rsp), %xmm8 jne .L13 subq $48, %rsp .cfi_def_cfa_offset 224 cvtsd2ss %xmm0, %xmm0 cvtsd2ss %xmm8, %xmm8 movl %r12d, %esi movl %ebp, %edi movss %xmm0, 40(%rsp) movaps %xmm8, %xmm0 cvtsd2ss %xmm13, %xmm13 cvtsd2ss %xmm12, %xmm12 movss %xmm13, 32(%rsp) cvtsd2ss %xmm11, %xmm11 cvtsd2ss %xmm10, %xmm10 cvtsd2ss %xmm7, %xmm7 movss %xmm12, 24(%rsp) cvtsd2ss %xmm9, %xmm9 cvtsd2ss %xmm6, %xmm6 cvtsd2ss %xmm5, %xmm5 cvtsd2ss %xmm4, %xmm4 cvtsd2ss %xmm3, %xmm3 cvtsd2ss %xmm2, %xmm2 movss %xmm11, 16(%rsp) cvtsd2ss %xmm1, %xmm1 movss %xmm10, 8(%rsp) movss %xmm9, (%rsp) call _Z40__device_stub__Z7computefiiffffffffffffffiifffffffffffff addq $48, %rsp .cfi_def_cfa_offset 176 .L13: call cudaDeviceSynchronize@PLT addq $144, %rsp .cfi_def_cfa_offset 32 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2028: .size main, .-main .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z7computefiifffffffffffff" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2056: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z7computefiifffffffffffff(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2056: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z7computefiifffffffffffff .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fc800078e00ff */ /*0010*/ IMAD.MOV.U32 R0, RZ, RZ, c[0x0][0x164] ; /* 0x00005900ff007624 */ /* 0x000fe200078e00ff */ /*0020*/ IADD3 R1, R1, -0x8, RZ ; /* 0xfffffff801017810 */ /* 0x000fc80007ffe0ff */ /*0030*/ ISETP.GE.AND P0, PT, R0, 0x1, PT ; /* 0x000000010000780c */ /* 0x000fe20003f06270 */ /*0040*/ IMAD.MOV.U32 R0, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff007624 */ /* 0x000fe200078e00ff */ /*0050*/ IADD3 R6, P1, R1, c[0x0][0x20], RZ ; /* 0x0000080001067a10 */ /* 0x000fca0007f3e0ff */ /*0060*/ IMAD.X R7, RZ, RZ, c[0x0][0x24], P1 ; /* 0x00000900ff077624 */ /* 0x000fcc00008e06ff */ /*0070*/ @!P0 BRA 0x1390 ; /* 0x0000131000008947 */ /* 0x000fea0003800000 */ /*0080*/ IMAD.MOV.U32 R2, RZ, RZ, 0x3f000000 ; /* 0x3f000000ff027424 */ /* 0x000fe200078e00ff */ /*0090*/ MUFU.RCP R8, c[0x0][0x178] ; /* 0x00005e0000087b08 */ /* 0x000e220000001000 */ /*00a0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x3d10ecef ; /* 0x3d10ecefff057424 */ /* 0x000fe200078e00ff */ /*00b0*/ ULDC UR4, c[0x0][0x174] ; /* 0x00005d0000047ab9 */ /* 0x000fe20000000800 */ /*00c0*/ FFMA R2, R2, -1.72499992203157114612e+35, R2 ; /* 0xfa04e3a002027823 */ /* 0x000fe20000000002 */ /*00d0*/ IMAD.U32 R11, RZ, RZ, UR4 ; /* 0x00000004ff0b7e24 */ /* 0x000fe4000f8e00ff */ /*00e0*/ IMAD.MOV.U32 R10, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff0a7624 */ /* 0x000fe400078e00ff */ /*00f0*/ MUFU.RSQ R3, R2 ; /* 0x0000000200037308 */ /* 0x000e700000001400 */ /*0100*/ FCHK P0, R11, c[0x0][0x178] ; /* 0x00005e000b007b02 */ /* 0x000ea20000000000 */ /*0110*/ FFMA R9, R8, -R10, 1 ; /* 0x3f80000008097423 */ /* 0x001fe2000000080a */ /*0120*/ FMUL R4, R2, R3 ; /* 0x0000000302047220 */ /* 0x002fe20000400000 */ /*0130*/ FMUL R3, R3, 0.5 ; /* 0x3f00000003037820 */ /* 0x000fc40000400000 */ /*0140*/ FFMA R2, R8, R9, R8 ; /* 0x0000000908027223 */ /* 0x000fe40000000008 */ /*0150*/ FFMA R3, -R4, R3, 0.5 ; /* 0x3f00000004037423 */ /* 0x000fe40000000103 */ /*0160*/ FFMA R9, R2, c[0x0][0x174], RZ ; /* 0x00005d0002097a23 */ /* 0x000fe400000000ff */ /*0170*/ FFMA R3, R4, R3, R4 ; /* 0x0000000304037223 */ /* 0x000fc80000000004 */ /*0180*/ FMUL R4, R3, R3 ; /* 0x0000000303047220 */ /* 0x000fc80000400000 */ /*0190*/ FFMA R5, R4, R5, 0.016980519518256187439 ; /* 0x3c8b1abb04057423 */ /* 0x000fc80000000005 */ /*01a0*/ FFMA R5, R4, R5, 0.030762933194637298584 ; /* 0x3cfc028c04057423 */ /* 0x000fc80000000005 */ /*01b0*/ FFMA R5, R4, R5, 0.044709417968988418579 ; /* 0x3d37213904057423 */ /* 0x000fc80000000005 */ /*01c0*/ FFMA R5, R4, R5, 0.074989043176174163818 ; /* 0x3d9993db04057423 */ /* 0x000fc80000000005 */ /*01d0*/ FFMA R5, R4, R5, 0.16666707396507263184 ; /* 0x3e2aaac604057423 */ /* 0x000fc80000000005 */ /*01e0*/ FMUL R4, R4, R5 ; /* 0x0000000504047220 */ /* 0x000fe20000400000 */ /*01f0*/ FFMA R5, R9, -R10, c[0x0][0x174] ; /* 0x00005d0009057623 */ /* 0x000fc6000000080a */ /*0200*/ FFMA R4, R3, R4, R3 ; /* 0x0000000403047223 */ /* 0x000fe20000000003 */ /*0210*/ FFMA R9, R2, R5, R9 ; /* 0x0000000502097223 */ /* 0x000fc60000000009 */ /*0220*/ FADD R5, R4, R4 ; /* 0x0000000404057221 */ /* 0x000fe20000000000 */ /*0230*/ @!P0 BRA 0x290 ; /* 0x0000005000008947 */ /* 0x004fea0003800000 */ /*0240*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x174] ; /* 0x00005d00ff027624 */ /* 0x000fe200078e00ff */ /*0250*/ MOV R10, 0x280 ; /* 0x00000280000a7802 */ /* 0x000fe20000000f00 */ /*0260*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff037624 */ /* 0x000fe400078e00ff */ /*0270*/ CALL.REL.NOINC 0x1480 ; /* 0x0000120000007944 */ /* 0x000fea0003c00000 */ /*0280*/ IMAD.MOV.U32 R9, RZ, RZ, R2 ; /* 0x000000ffff097224 */ /* 0x001fe400078e0002 */ /*0290*/ MUFU.RCP R2, c[0x0][0x170] ; /* 0x00005c0000027b08 */ /* 0x000e220000001000 */ /*02a0*/ ULDC UR4, c[0x0][0x16c] ; /* 0x00005b0000047ab9 */ /* 0x000fe20000000800 */ /*02b0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff047624 */ /* 0x000fe400078e00ff */ /*02c0*/ IMAD.U32 R8, RZ, RZ, UR4 ; /* 0x00000004ff087e24 */ /* 0x000fc8000f8e00ff */ /*02d0*/ FCHK P0, R8, c[0x0][0x170] ; /* 0x00005c0008007b02 */ /* 0x000e620000000000 */ /*02e0*/ FFMA R3, R2, -R4, 1 ; /* 0x3f80000002037423 */ /* 0x001fc80000000804 */ /*02f0*/ FFMA R2, R2, R3, R2 ; /* 0x0000000302027223 */ /* 0x000fc80000000002 */ /*0300*/ FFMA R3, R2, c[0x0][0x16c], RZ ; /* 0x00005b0002037a23 */ /* 0x000fc800000000ff */ /*0310*/ FFMA R4, R3, -R4, c[0x0][0x16c] ; /* 0x00005b0003047623 */ /* 0x000fc80000000804 */ /*0320*/ FFMA R4, R2, R4, R3 ; /* 0x0000000402047223 */ /* 0x000fe20000000003 */ /*0330*/ @!P0 BRA 0x390 ; /* 0x0000005000008947 */ /* 0x002fea0003800000 */ /*0340*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff027624 */ /* 0x000fe200078e00ff */ /*0350*/ MOV R10, 0x380 ; /* 0x00000380000a7802 */ /* 0x000fe20000000f00 */ /*0360*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff037624 */ /* 0x000fe400078e00ff */ /*0370*/ CALL.REL.NOINC 0x1480 ; /* 0x0000110000007944 */ /* 0x000fea0003c00000 */ /*0380*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0002 */ /*0390*/ ULDC UR4, c[0x0][0x180] ; /* 0x0000600000047ab9 */ /* 0x000fe20000000800 */ /*03a0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x69a4d1e ; /* 0x069a4d1eff037424 */ /* 0x000fe200078e00ff */ /*03b0*/ FADD R9, R4, -R9 ; /* 0x8000000904097221 */ /* 0x000fe20000000000 */ /*03c0*/ IMAD.U32 R10, RZ, RZ, UR4 ; /* 0x00000004ff0a7e24 */ /* 0x000fe4000f8e00ff */ /*03d0*/ IMAD.MOV.U32 R8, RZ, RZ, 0x78545d23 ; /* 0x78545d23ff087424 */ /* 0x000fe400078e00ff */ /*03e0*/ FCHK P0, R10, -1.72289995482532978414e+34 ; /* 0xf8545d230a007902 */ /* 0x000e240000000000 */ /*03f0*/ FFMA R2, -R3, R8, 1 ; /* 0x3f80000003027423 */ /* 0x000fc80000000108 */ /*0400*/ FFMA R2, R2, -R3, -5.8041675131344269799e-35 ; /* 0x869a4d1e02027423 */ /* 0x000fe20000000803 */ /*0410*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x184] ; /* 0x00006100ff037624 */ /* 0x000fc600078e00ff */ /*0420*/ FFMA R11, R2, c[0x0][0x180], RZ ; /* 0x00006000020b7a23 */ /* 0x000fe200000000ff */ /*0430*/ FADD R3, -R3, -1.52599997132921169579e+35 ; /* 0xf9eb1e1603037421 */ /* 0x000fc60000000100 */ /*0440*/ FFMA R8, R11, R8, c[0x0][0x180] ; /* 0x000060000b087623 */ /* 0x000fe20000000008 */ /*0450*/ FADD R4, R3, -1780.300048828125 ; /* 0xc4de899a03047421 */ /* 0x000fc60000000000 */ /*0460*/ FFMA R11, R2, R8, R11 ; /* 0x00000008020b7223 */ /* 0x000fe2000000000b */ /*0470*/ @!P0 BRA 0x4d0 ; /* 0x0000005000008947 */ /* 0x001fea0003800000 */ /*0480*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x180] ; /* 0x00006000ff027624 */ /* 0x000fe200078e00ff */ /*0490*/ MOV R10, 0x4c0 ; /* 0x000004c0000a7802 */ /* 0x000fe20000000f00 */ /*04a0*/ IMAD.MOV.U32 R3, RZ, RZ, -0x7aba2dd ; /* 0xf8545d23ff037424 */ /* 0x000fe400078e00ff */ /*04b0*/ CALL.REL.NOINC 0x1480 ; /* 0x00000fc000007944 */ /* 0x000fea0003c00000 */ /*04c0*/ IMAD.MOV.U32 R11, RZ, RZ, R2 ; /* 0x000000ffff0b7224 */ /* 0x001fe400078e0002 */ /*04d0*/ MUFU.RCP R3, R4 ; /* 0x0000000400037308 */ /* 0x000e300000001000 */ /*04e0*/ FCHK P0, R11, R4 ; /* 0x000000040b007302 */ /* 0x000e620000000000 */ /*04f0*/ FFMA R2, -R4, R3, 1 ; /* 0x3f80000004027423 */ /* 0x001fc80000000103 */ /*0500*/ FFMA R2, R3, R2, R3 ; /* 0x0000000203027223 */ /* 0x000fc80000000003 */ /*0510*/ FFMA R3, R2, R11, RZ ; /* 0x0000000b02037223 */ /* 0x000fc800000000ff */ /*0520*/ FFMA R8, -R4, R3, R11 ; /* 0x0000000304087223 */ /* 0x000fc8000000010b */ /*0530*/ FFMA R3, R2, R8, R3 ; /* 0x0000000802037223 */ /* 0x000fe20000000003 */ /*0540*/ @!P0 BRA 0x5a0 ; /* 0x0000005000008947 */ /* 0x002fea0003800000 */ /*0550*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe200078e000b */ /*0560*/ MOV R10, 0x590 ; /* 0x00000590000a7802 */ /* 0x000fe20000000f00 */ /*0570*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0004 */ /*0580*/ CALL.REL.NOINC 0x1480 ; /* 0x00000ef000007944 */ /* 0x000fea0003c00000 */ /*0590*/ IMAD.MOV.U32 R3, RZ, RZ, R2 ; /* 0x000000ffff037224 */ /* 0x001fe400078e0002 */ /*05a0*/ UMOV UR4, 0x44ba7333 ; /* 0x44ba733300047882 */ /* 0x000fe20000000000 */ /*05b0*/ IMAD.MOV.U32 R11, RZ, RZ, 0x7f800000 ; /* 0x7f800000ff0b7424 */ /* 0x000fe200078e00ff */ /*05c0*/ FADD R4, R3, 3.78747945786277888000e+17 ; /* 0x5ca832a803047421 */ /* 0x000fe20000000000 */ /*05d0*/ IMAD.U32 R10, RZ, RZ, UR4 ; /* 0x00000004ff0a7e24 */ /* 0x000fe4000f8e00ff */ /*05e0*/ FFMA R2, -RZ, R11.reuse, 1 ; /* 0x3f800000ff027423 */ /* 0x080fe4000000010b */ /*05f0*/ FCHK P0, R10, RZ ; /* 0x000000ff0a007302 */ /* 0x000e240000000000 */ /*0600*/ FFMA R2, R2, R11, +INF ; /* 0x7f80000002027423 */ /* 0x000fc8000000000b */ /*0610*/ FFMA R11, R2, 1491.5999755859375, RZ ; /* 0x44ba7333020b7823 */ /* 0x000fc800000000ff */ /*0620*/ FFMA R8, -RZ, R11, 1491.5999755859375 ; /* 0x44ba7333ff087423 */ /* 0x000fc8000000010b */ /*0630*/ FFMA R11, R2, R8, R11 ; /* 0x00000008020b7223 */ /* 0x000fe2000000000b */ /*0640*/ @!P0 BRA 0x6a0 ; /* 0x0000005000008947 */ /* 0x001fea0003800000 */ /*0650*/ IMAD.MOV.U32 R2, RZ, RZ, 0x44ba7333 ; /* 0x44ba7333ff027424 */ /* 0x000fe200078e00ff */ /*0660*/ MOV R10, 0x690 ; /* 0x00000690000a7802 */ /* 0x000fe20000000f00 */ /*0670*/ IMAD.MOV.U32 R3, RZ, RZ, RZ ; /* 0x000000ffff037224 */ /* 0x000fe400078e00ff */ /*0680*/ CALL.REL.NOINC 0x1480 ; /* 0x00000df000007944 */ /* 0x000fea0003c00000 */ /*0690*/ IMAD.MOV.U32 R11, RZ, RZ, R2 ; /* 0x000000ffff0b7224 */ /* 0x001fc600078e0002 */ /*06a0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x2e820ceb ; /* 0x2e820cebff037424 */ /* 0x000fe200078e00ff */ /*06b0*/ FCHK P0, R11, 1.69089996800000000000e+10 ; /* 0x507bf6b70b007902 */ /* 0x000e220000000000 */ /*06c0*/ IMAD.MOV.U32 R2, RZ, RZ, 0x507bf6b7 ; /* 0x507bf6b7ff027424 */ /* 0x000fc800078e00ff */ /*06d0*/ FFMA R2, R3, -R2, 1 ; /* 0x3f80000003027423 */ /* 0x000fc80000000802 */ /*06e0*/ FFMA R2, R2, R3, 5.9140102537380556669e-11 ; /* 0x2e820ceb02027423 */ /* 0x000fc80000000003 */ /*06f0*/ FFMA R8, R2, R11, RZ ; /* 0x0000000b02087223 */ /* 0x000fc800000000ff */ /*0700*/ FFMA R3, R8, -1.69089996800000000000e+10, R11 ; /* 0xd07bf6b708037823 */ /* 0x000fc8000000000b */ /*0710*/ FFMA R8, R2, R3, R8 ; /* 0x0000000302087223 */ /* 0x000fe20000000008 */ /*0720*/ @!P0 BRA 0x780 ; /* 0x0000005000008947 */ /* 0x001fea0003800000 */ /*0730*/ IMAD.MOV.U32 R2, RZ, RZ, R11 ; /* 0x000000ffff027224 */ /* 0x000fe200078e000b */ /*0740*/ MOV R10, 0x770 ; /* 0x00000770000a7802 */ /* 0x000fe20000000f00 */ /*0750*/ IMAD.MOV.U32 R3, RZ, RZ, 0x507bf6b7 ; /* 0x507bf6b7ff037424 */ /* 0x000fe400078e00ff */ /*0760*/ CALL.REL.NOINC 0x1480 ; /* 0x00000d1000007944 */ /* 0x000fea0003c00000 */ /*0770*/ IMAD.MOV.U32 R8, RZ, RZ, R2 ; /* 0x000000ffff087224 */ /* 0x001fe400078e0002 */ /*0780*/ ULDC UR4, c[0x0][0x198] ; /* 0x0000660000047ab9 */ /* 0x000fe20000000800 */ /*0790*/ IMAD.MOV.U32 R3, RZ, RZ, 0x320185c5 ; /* 0x320185c5ff037424 */ /* 0x000fe200078e00ff */ /*07a0*/ FADD R8, R8, -c[0x0][0x19c] ; /* 0x8000670008087621 */ /* 0x000fe20000000000 */ /*07b0*/ IMAD.U32 R11, RZ, RZ, UR4 ; /* 0x00000004ff0b7e24 */ /* 0x000fe4000f8e00ff */ /*07c0*/ IMAD.MOV.U32 R10, RZ, RZ, 0x4cfcfda0 ; /* 0x4cfcfda0ff0a7424 */ /* 0x000fe400078e00ff */ /*07d0*/ FCHK P0, R11, -132640000 ; /* 0xccfcfda00b007902 */ /* 0x000e240000000000 */ /*07e0*/ FFMA R2, -R3, R10, 1 ; /* 0x3f80000003027423 */ /* 0x000fc8000000010a */ /*07f0*/ FFMA R2, R2, -R3, -7.5392039278199263208e-09 ; /* 0xb20185c502027423 */ /* 0x000fc80000000803 */ /*0800*/ FFMA R3, R2, c[0x0][0x198], RZ ; /* 0x0000660002037a23 */ /* 0x000fc800000000ff */ /*0810*/ FFMA R10, R3, R10, c[0x0][0x198] ; /* 0x00006600030a7623 */ /* 0x000fc8000000000a */ /*0820*/ FFMA R2, R2, R10, R3 ; /* 0x0000000a02027223 */ /* 0x000fe20000000003 */ /*0830*/ @!P0 BRA 0x880 ; /* 0x0000004000008947 */ /* 0x001fea0003800000 */ /*0840*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x198] ; /* 0x00006600ff027624 */ /* 0x000fe200078e00ff */ /*0850*/ MOV R10, 0x880 ; /* 0x00000880000a7802 */ /* 0x000fe20000000f00 */ /*0860*/ IMAD.MOV.U32 R3, RZ, RZ, -0x33030260 ; /* 0xccfcfda0ff037424 */ /* 0x000fe400078e00ff */ /*0870*/ CALL.REL.NOINC 0x1480 ; /* 0x00000c0000007944 */ /* 0x000fea0003c00000 */ /*0880*/ ISETP.LT.AND P0, PT, RZ, c[0x0][0x168], PT ; /* 0x00005a00ff007a0c */ /* 0x000fe20003f01270 */ /*0890*/ FADD R2, R2, c[0x0][0x194] ; /* 0x0000650002027621 */ /* 0x001fe20000000000 */ /*08a0*/ IMAD.MOV.U32 R10, RZ, RZ, c[0x0][0x164] ; /* 0x00005900ff0a7624 */ /* 0x000fc600078e00ff */ /*08b0*/ FMUL R3, R2, c[0x0][0x190] ; /* 0x0000640002037a20 */ /* 0x000fe40000400000 */ /*08c0*/ IADD3 R11, R10.reuse, -0x1, RZ ; /* 0xffffffff0a0b7810 */ /* 0x040fe40007ffe0ff */ /*08d0*/ LOP3.LUT R2, R10, 0x3, RZ, 0xc0, !PT ; /* 0x000000030a027812 */ /* 0x000fc800078ec0ff */ /*08e0*/ @P0 BRA 0xe10 ; /* 0x0000052000000947 */ /* 0x000fea0003800000 */ /*08f0*/ ISETP.GE.U32.AND P0, PT, R11, 0x3, PT ; /* 0x000000030b00780c */ /* 0x000fe20003f06070 */ /*0900*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x17c] ; /* 0x00005f00ff037624 */ /* 0x000fc800078e00ff */ /*0910*/ FADD R3, R3, -1.706499970078921221e-19 ; /* 0xa04977cc03037421 */ /* 0x000fc80000000000 */ /*0920*/ FADD R3, -R3, -1.61080002768389717288e+34 ; /* 0xf8468be303037421 */ /* 0x000fc80000000100 */ /*0930*/ FADD R12, R3, R3 ; /* 0x00000003030c7221 */ /* 0x000fe20000000000 */ /*0940*/ @!P0 BRA 0xcd0 ; /* 0x0000038000008947 */ /* 0x000fea0003800000 */ /*0950*/ IADD3 R13, -R2, c[0x0][0x164], RZ ; /* 0x00005900020d7a10 */ /* 0x000fe40007ffe1ff */ /*0960*/ FSETP.NEU.AND P0, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fe40003f0d000 */ /*0970*/ IADD3 R13, R13, -0x4, RZ ; /* 0xfffffffc0d0d7810 */ /* 0x000fc80007ffe0ff */ /*0980*/ ISETP.NE.AND P1, PT, R13, RZ, PT ; /* 0x000000ff0d00720c */ /* 0x000fce0003f25270 */ /*0990*/ @P0 BRA 0xb20 ; /* 0x0000018000000947 */ /* 0x000fea0003800000 */ /*09a0*/ FSETP.NEU.AND P0, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fe20003f0d200 */ /*09b0*/ FADD R11, R0, R9 ; /* 0x00000009000b7221 */ /* 0x000fc60000000000 */ /*09c0*/ FSETP.EQ.OR P0, PT, |R3|, RZ, !P0 ; /* 0x000000ff0300720b */ /* 0x000fda0004702600 */ /*09d0*/ @P0 FSETP.GT.AND P2, PT, |R3|.reuse, RZ, PT ; /* 0x000000ff0300020b */ /* 0x040fe20003f44200 */ /*09e0*/ @!P0 FMUL R10, R3, 4 ; /* 0x40800000030a8820 */ /* 0x000fc60000400000 */ /*09f0*/ @P0 FSEL R10, R3, R12, P2 ; /* 0x0000000c030a0208 */ /* 0x000fca0001000000 */ /*0a00*/ FADD R10, -R10, 1.26380003230187364043e+36 ; /* 0x7b7366270a0a7421 */ /* 0x000fca0000000100 */ /*0a10*/ FSETP.GT.AND P0, PT, R11, R10, PT ; /* 0x0000000a0b00720b */ /* 0x000fc80003f04000 */ /*0a20*/ FSEL R11, R4, R11, P0 ; /* 0x0000000b040b7208 */ /* 0x000fc80000000000 */ /*0a30*/ FSETP.GT.AND P0, PT, R11, -1.0792999693032701708e-16, PT ; /* 0xa4f8dea00b00780b */ /* 0x000fc80003f04000 */ /*0a40*/ FSEL R0, R8, R11, P0 ; /* 0x0000000b08007208 */ /* 0x000fc80000000000 */ /*0a50*/ FSETP.NEU.AND P0, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fda0003f0d000 */ /*0a60*/ @P0 BRA 0xbf0 ; /* 0x0000018000000947 */ /* 0x000fea0003800000 */ /*0a70*/ FSETP.NEU.AND P0, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fe20003f0d200 */ /*0a80*/ FADD R11, R0, R9 ; /* 0x00000009000b7221 */ /* 0x000fc60000000000 */ /*0a90*/ FSETP.EQ.OR P0, PT, |R3|, RZ, !P0 ; /* 0x000000ff0300720b */ /* 0x000fda0004702600 */ /*0aa0*/ @P0 FSETP.GT.AND P2, PT, |R3|.reuse, RZ, PT ; /* 0x000000ff0300020b */ /* 0x040fe20003f44200 */ /*0ab0*/ @!P0 FMUL R10, R3, 4 ; /* 0x40800000030a8820 */ /* 0x000fc60000400000 */ /*0ac0*/ @P0 FSEL R10, R3, R12, P2 ; /* 0x0000000c030a0208 */ /* 0x000fca0001000000 */ /*0ad0*/ FADD R10, -R10, 1.26380003230187364043e+36 ; /* 0x7b7366270a0a7421 */ /* 0x000fca0000000100 */ /*0ae0*/ FSETP.GT.AND P0, PT, R11, R10, PT ; /* 0x0000000a0b00720b */ /* 0x000fc80003f04000 */ /*0af0*/ FSEL R11, R4, R11, P0 ; /* 0x0000000b040b7208 */ /* 0x000fc80000000000 */ /*0b00*/ FSETP.GT.AND P0, PT, R11, -1.0792999693032701708e-16, PT ; /* 0xa4f8dea00b00780b */ /* 0x000fc80003f04000 */ /*0b10*/ FSEL R0, R8, R11, P0 ; /* 0x0000000b08007208 */ /* 0x000fc80000000000 */ /*0b20*/ FSETP.NEU.AND P0, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fda0003f0d000 */ /*0b30*/ @P0 BRA 0xcc0 ; /* 0x0000018000000947 */ /* 0x000fea0003800000 */ /*0b40*/ FSETP.NEU.AND P0, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fe20003f0d200 */ /*0b50*/ FADD R11, R0, R9 ; /* 0x00000009000b7221 */ /* 0x000fc60000000000 */ /*0b60*/ FSETP.EQ.OR P0, PT, |R3|, RZ, !P0 ; /* 0x000000ff0300720b */ /* 0x000fda0004702600 */ /*0b70*/ @P0 FSETP.GT.AND P2, PT, |R3|.reuse, RZ, PT ; /* 0x000000ff0300020b */ /* 0x040fe20003f44200 */ /*0b80*/ @!P0 FMUL R10, R3, 4 ; /* 0x40800000030a8820 */ /* 0x000fc60000400000 */ /*0b90*/ @P0 FSEL R10, R3, R12, P2 ; /* 0x0000000c030a0208 */ /* 0x000fca0001000000 */ /*0ba0*/ FADD R10, -R10, 1.26380003230187364043e+36 ; /* 0x7b7366270a0a7421 */ /* 0x000fca0000000100 */ /*0bb0*/ FSETP.GT.AND P0, PT, R11, R10, PT ; /* 0x0000000a0b00720b */ /* 0x000fc80003f04000 */ /*0bc0*/ FSEL R11, R4, R11, P0 ; /* 0x0000000b040b7208 */ /* 0x000fc80000000000 */ /*0bd0*/ FSETP.GT.AND P0, PT, R11, -1.0792999693032701708e-16, PT ; /* 0xa4f8dea00b00780b */ /* 0x000fc80003f04000 */ /*0be0*/ FSEL R0, R8, R11, P0 ; /* 0x0000000b08007208 */ /* 0x000fc80000000000 */ /*0bf0*/ FSETP.NEU.AND P0, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fda0003f0d000 */ /*0c00*/ @P0 BRA 0xcc0 ; /* 0x000000b000000947 */ /* 0x000fea0003800000 */ /*0c10*/ FSETP.NEU.AND P0, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fe20003f0d200 */ /*0c20*/ FADD R11, R0, R9 ; /* 0x00000009000b7221 */ /* 0x000fc60000000000 */ /*0c30*/ FSETP.EQ.OR P0, PT, |R3|, RZ, !P0 ; /* 0x000000ff0300720b */ /* 0x000fda0004702600 */ /*0c40*/ @P0 FSETP.GT.AND P2, PT, |R3|.reuse, RZ, PT ; /* 0x000000ff0300020b */ /* 0x040fe20003f44200 */ /*0c50*/ @!P0 FMUL R10, R3, 4 ; /* 0x40800000030a8820 */ /* 0x000fc60000400000 */ /*0c60*/ @P0 FSEL R10, R3, R12, P2 ; /* 0x0000000c030a0208 */ /* 0x000fca0001000000 */ /*0c70*/ FADD R10, -R10, 1.26380003230187364043e+36 ; /* 0x7b7366270a0a7421 */ /* 0x000fca0000000100 */ /*0c80*/ FSETP.GT.AND P0, PT, R11, R10, PT ; /* 0x0000000a0b00720b */ /* 0x000fc80003f04000 */ /*0c90*/ FSEL R11, R4, R11, P0 ; /* 0x0000000b040b7208 */ /* 0x000fc80000000000 */ /*0ca0*/ FSETP.GT.AND P0, PT, R11, -1.0792999693032701708e-16, PT ; /* 0xa4f8dea00b00780b */ /* 0x000fc80003f04000 */ /*0cb0*/ FSEL R0, R8, R11, P0 ; /* 0x0000000b08007208 */ /* 0x000fc80000000000 */ /*0cc0*/ @P1 BRA 0x960 ; /* 0xfffffc9000001947 */ /* 0x000fea000383ffff */ /*0cd0*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fda0003f05270 */ /*0ce0*/ @!P0 BRA 0x1390 ; /* 0x000006a000008947 */ /* 0x000fea0003800000 */ /*0cf0*/ FSETP.NEU.AND P0, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fe40003f0d000 */ /*0d00*/ IADD3 R10, R2, -0x1, RZ ; /* 0xffffffff020a7810 */ /* 0x000fc80007ffe0ff */ /*0d10*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fce0003f25270 */ /*0d20*/ @P0 BRA 0xde0 ; /* 0x000000b000000947 */ /* 0x000fec0003800000 */ /*0d30*/ FSETP.NEU.AND P0, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fe20003f0d200 */ /*0d40*/ FADD R11, R0, R9 ; /* 0x00000009000b7221 */ /* 0x000fc60000000000 */ /*0d50*/ FSETP.EQ.OR P0, PT, |R3|, RZ, !P0 ; /* 0x000000ff0300720b */ /* 0x000fda0004702600 */ /*0d60*/ @P0 FSETP.GT.AND P2, PT, |R3|.reuse, RZ, PT ; /* 0x000000ff0300020b */ /* 0x040fe20003f44200 */ /*0d70*/ @!P0 FMUL R2, R3, 4 ; /* 0x4080000003028820 */ /* 0x000fc60000400000 */ /*0d80*/ @P0 FSEL R2, R3, R12, P2 ; /* 0x0000000c03020208 */ /* 0x000fca0001000000 */ /*0d90*/ FADD R2, -R2, 1.26380003230187364043e+36 ; /* 0x7b73662702027421 */ /* 0x000fca0000000100 */ /*0da0*/ FSETP.GT.AND P0, PT, R11, R2, PT ; /* 0x000000020b00720b */ /* 0x000fc80003f04000 */ /*0db0*/ FSEL R11, R4, R11, P0 ; /* 0x0000000b040b7208 */ /* 0x000fc80000000000 */ /*0dc0*/ FSETP.GT.AND P0, PT, R11, -1.0792999693032701708e-16, PT ; /* 0xa4f8dea00b00780b */ /* 0x000fc80003f04000 */ /*0dd0*/ FSEL R0, R8, R11, P0 ; /* 0x0000000b08007208 */ /* 0x000fc80000000000 */ /*0de0*/ @!P1 BRA 0x1390 ; /* 0x000005a000009947 */ /* 0x000fea0003800000 */ /*0df0*/ IMAD.MOV.U32 R2, RZ, RZ, R10 ; /* 0x000000ffff027224 */ /* 0x000fe200078e000a */ /*0e00*/ BRA 0xcf0 ; /* 0xfffffee000007947 */ /* 0x000fea000383ffff */ /*0e10*/ ISETP.GE.U32.AND P0, PT, R11, 0x3, PT ; /* 0x000000030b00780c */ /* 0x000fda0003f06070 */ /*0e20*/ @!P0 BRA 0x1300 ; /* 0x000004d000008947 */ /* 0x000fea0003800000 */ /*0e30*/ IADD3 R4, -R2, c[0x0][0x164], RZ ; /* 0x0000590002047a10 */ /* 0x000fe40007ffe1ff */ /*0e40*/ FSETP.GT.AND P0, PT, R3, -1.0792999693032701708e-16, PT ; /* 0xa4f8dea00300780b */ /* 0x000fe40003f04000 */ /*0e50*/ ISETP.GT.AND P1, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f24270 */ /*0e60*/ FSEL R9, R8, R3, P0 ; /* 0x0000000308097208 */ /* 0x000fd60000000000 */ /*0e70*/ @!P1 BRA 0x1250 ; /* 0x000003d000009947 */ /* 0x000fea0003800000 */ /*0e80*/ ISETP.GT.AND P1, PT, R4, 0xc, PT ; /* 0x0000000c0400780c */ /* 0x000fe40003f24270 */ /*0e90*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fd60003f0f070 */ /*0ea0*/ @!P1 BRA 0x10f0 ; /* 0x0000024000009947 */ /* 0x000fea0003800000 */ /*0eb0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0ec0*/ FSETP.NEU.AND P1, PT, R0, R5.reuse, PT ; /* 0x000000050000720b */ /* 0x080fe40003f2d000 */ /*0ed0*/ IADD3 R4, R4, -0x10, RZ ; /* 0xfffffff004047810 */ /* 0x000fe40007ffe0ff */ /*0ee0*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fe40004800000 */ /*0ef0*/ ISETP.GT.AND P2, PT, R4, 0xc, PT ; /* 0x0000000c0400780c */ /* 0x000fe40003f44270 */ /*0f00*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f2d000 */ /*0f10*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fc80004800000 */ /*0f20*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f2d000 */ /*0f30*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fc80004800000 */ /*0f40*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f2d000 */ /*0f50*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fc80004800000 */ /*0f60*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f2d000 */ /*0f70*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fc80004800000 */ /*0f80*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f2d000 */ /*0f90*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fc80004800000 */ /*0fa0*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f2d000 */ /*0fb0*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fc80004800000 */ /*0fc0*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f2d000 */ /*0fd0*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fc80004800000 */ /*0fe0*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f2d000 */ /*0ff0*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fc80004800000 */ /*1000*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f2d000 */ /*1010*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fc80004800000 */ /*1020*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f2d000 */ /*1030*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fc80004800000 */ /*1040*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f2d000 */ /*1050*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fc80004800000 */ /*1060*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f2d000 */ /*1070*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fc80004800000 */ /*1080*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f2d000 */ /*1090*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fc80004800000 */ /*10a0*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f2d000 */ /*10b0*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fc80004800000 */ /*10c0*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f2d000 */ /*10d0*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fe20004800000 */ /*10e0*/ @P2 BRA 0xec0 ; /* 0xfffffdd000002947 */ /* 0x000fea000383ffff */ /*10f0*/ ISETP.GT.AND P1, PT, R4, 0x4, PT ; /* 0x000000040400780c */ /* 0x000fda0003f24270 */ /*1100*/ @!P1 BRA 0x1230 ; /* 0x0000012000009947 */ /* 0x000fea0003800000 */ /*1110*/ FSETP.NEU.AND P0, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fe40003f0d000 */ /*1120*/ IADD3 R4, R4, -0x8, RZ ; /* 0xfffffff804047810 */ /* 0x000fe40007ffe0ff */ /*1130*/ FSEL R0, R9, R0, !P0 ; /* 0x0000000009007208 */ /* 0x000fc80004000000 */ /*1140*/ FSETP.NEU.AND P0, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f0d000 */ /*1150*/ FSEL R0, R9, R0, !P0 ; /* 0x0000000009007208 */ /* 0x000fc80004000000 */ /*1160*/ FSETP.NEU.AND P0, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f0d000 */ /*1170*/ FSEL R0, R9, R0, !P0 ; /* 0x0000000009007208 */ /* 0x000fc80004000000 */ /*1180*/ FSETP.NEU.AND P0, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f0d000 */ /*1190*/ FSEL R0, R9, R0, !P0 ; /* 0x0000000009007208 */ /* 0x000fc80004000000 */ /*11a0*/ FSETP.NEU.AND P0, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f0d000 */ /*11b0*/ FSEL R0, R9, R0, !P0 ; /* 0x0000000009007208 */ /* 0x000fc80004000000 */ /*11c0*/ FSETP.NEU.AND P0, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f0d000 */ /*11d0*/ FSEL R0, R9, R0, !P0 ; /* 0x0000000009007208 */ /* 0x000fc80004000000 */ /*11e0*/ FSETP.NEU.AND P0, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f0d000 */ /*11f0*/ FSEL R0, R9, R0, !P0 ; /* 0x0000000009007208 */ /* 0x000fe40004000000 */ /*1200*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1210*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f2d000 */ /*1220*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fe40004800000 */ /*1230*/ ISETP.NE.OR P0, PT, R4, RZ, P0 ; /* 0x000000ff0400720c */ /* 0x000fda0000705670 */ /*1240*/ @!P0 BRA 0x1300 ; /* 0x000000b000008947 */ /* 0x000fea0003800000 */ /*1250*/ FSETP.NEU.AND P0, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fe40003f0d000 */ /*1260*/ IADD3 R4, R4, -0x4, RZ ; /* 0xfffffffc04047810 */ /* 0x000fe40007ffe0ff */ /*1270*/ FSEL R0, R9, R0, !P0 ; /* 0x0000000009007208 */ /* 0x000fc80004000000 */ /*1280*/ FSETP.NEU.AND P0, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f0d000 */ /*1290*/ FSEL R0, R9, R0, !P0 ; /* 0x0000000009007208 */ /* 0x000fc80004000000 */ /*12a0*/ FSETP.NEU.AND P0, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f0d000 */ /*12b0*/ FSEL R0, R9, R0, !P0 ; /* 0x0000000009007208 */ /* 0x000fe40004000000 */ /*12c0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f05270 */ /*12d0*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fc80003f2d000 */ /*12e0*/ FSEL R0, R9, R0, !P1 ; /* 0x0000000009007208 */ /* 0x000fce0004800000 */ /*12f0*/ @P0 BRA 0x1250 ; /* 0xffffff5000000947 */ /* 0x000fea000383ffff */ /*1300*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fda0003f05270 */ /*1310*/ @!P0 BRA 0x1390 ; /* 0x0000007000008947 */ /* 0x000fea0003800000 */ /*1320*/ FSETP.GT.AND P0, PT, R3, -1.0792999693032701708e-16, PT ; /* 0xa4f8dea00300780b */ /* 0x000fc80003f04000 */ /*1330*/ FSEL R3, R8, R3, P0 ; /* 0x0000000308037208 */ /* 0x000fe40000000000 */ /*1340*/ IADD3 R2, R2, -0x1, RZ ; /* 0xffffffff02027810 */ /* 0x000fe40007ffe0ff */ /*1350*/ FSETP.NEU.AND P1, PT, R0, R5, PT ; /* 0x000000050000720b */ /* 0x000fe40003f2d000 */ /*1360*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fe40003f05270 */ /*1370*/ FSEL R0, R3, R0, !P1 ; /* 0x0000000003007208 */ /* 0x000fd60004800000 */ /*1380*/ @P0 BRA 0x1340 ; /* 0xffffffb000000947 */ /* 0x000fea000383ffff */ /*1390*/ F2F.F64.F32 R2, R0 ; /* 0x0000000000027310 */ /* 0x000e220000201800 */ /*13a0*/ MOV R8, 0x0 ; /* 0x0000000000087802 */ /* 0x000fe20000000f00 */ /*13b0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x8] ; /* 0x01000200ff047624 */ /* 0x000fe400078e00ff */ /*13c0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0xc] ; /* 0x01000300ff057624 */ /* 0x000fc600078e00ff */ /*13d0*/ LDC.64 R8, c[0x4][R8] ; /* 0x0100000008087b82 */ /* 0x000e620000000a00 */ /*13e0*/ STL.64 [R1], R2 ; /* 0x0000000201007387 */ /* 0x0011e60000100a00 */ /*13f0*/ LEPC R2 ; /* 0x000000000002734e */ /* 0x001fe20000000000 */ /*1400*/ MOV R11, 0x1470 ; /* 0x00001470000b7802 */ /* 0x000fe40000000f00 */ /*1410*/ MOV R20, 0x13f0 ; /* 0x000013f000147802 */ /* 0x000fe40000000f00 */ /*1420*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*1430*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*1440*/ IADD3 R20, P0, P1, -R20, R11, R2 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e102 */ /*1450*/ IADD3.X R21, ~R0, R21, R3, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2503 */ /*1460*/ CALL.ABS.NOINC R8 ; /* 0x0000000008007343 */ /* 0x002fea0003c00000 */ /*1470*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*1480*/ SHF.R.U32.HI R12, RZ, 0x17, R3 ; /* 0x00000017ff0c7819 */ /* 0x000fe40000011603 */ /*1490*/ SHF.R.U32.HI R11, RZ, 0x17, R2 ; /* 0x00000017ff0b7819 */ /* 0x000fe40000011602 */ /*14a0*/ LOP3.LUT R16, R12, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff0c107812 */ /* 0x000fe400078ec0ff */ /*14b0*/ LOP3.LUT R14, R11, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff0b0e7812 */ /* 0x000fe400078ec0ff */ /*14c0*/ IADD3 R13, R16, -0x1, RZ ; /* 0xffffffff100d7810 */ /* 0x000fe40007ffe0ff */ /*14d0*/ IADD3 R12, R14, -0x1, RZ ; /* 0xffffffff0e0c7810 */ /* 0x000fc40007ffe0ff */ /*14e0*/ ISETP.GT.U32.AND P0, PT, R13, 0xfd, PT ; /* 0x000000fd0d00780c */ /* 0x000fc80003f04070 */ /*14f0*/ ISETP.GT.U32.OR P0, PT, R12, 0xfd, P0 ; /* 0x000000fd0c00780c */ /* 0x000fda0000704470 */ /*1500*/ @!P0 IMAD.MOV.U32 R11, RZ, RZ, RZ ; /* 0x000000ffff0b8224 */ /* 0x000fe200078e00ff */ /*1510*/ @!P0 BRA 0x1690 ; /* 0x0000017000008947 */ /* 0x000fea0003800000 */ /*1520*/ FSETP.GTU.FTZ.AND P0, PT, |R2|, +INF , PT ; /* 0x7f8000000200780b */ /* 0x000fe40003f1c200 */ /*1530*/ FSETP.GTU.FTZ.AND P1, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fc80003f3c200 */ /*1540*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000703570 */ /*1550*/ @P0 BRA 0x1a70 ; /* 0x0000051000000947 */ /* 0x000fea0003800000 */ /*1560*/ LOP3.LUT P0, RZ, R3, 0x7fffffff, R2, 0xc8, !PT ; /* 0x7fffffff03ff7812 */ /* 0x000fda000780c802 */ /*1570*/ @!P0 BRA 0x1a50 ; /* 0x000004d000008947 */ /* 0x000fea0003800000 */ /*1580*/ FSETP.NEU.FTZ.AND P2, PT, |R2|.reuse, +INF , PT ; /* 0x7f8000000200780b */ /* 0x040fe40003f5d200 */ /*1590*/ FSETP.NEU.FTZ.AND P1, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fe40003f3d200 */ /*15a0*/ FSETP.NEU.FTZ.AND P0, PT, |R2|, +INF , PT ; /* 0x7f8000000200780b */ /* 0x000fd60003f1d200 */ /*15b0*/ @!P1 BRA !P2, 0x1a50 ; /* 0x0000049000009947 */ /* 0x000fea0005000000 */ /*15c0*/ LOP3.LUT P2, RZ, R2, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff02ff7812 */ /* 0x000fc8000784c0ff */ /*15d0*/ PLOP3.LUT P1, PT, P1, P2, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000f24572 */ /*15e0*/ @P1 BRA 0x1a30 ; /* 0x0000044000001947 */ /* 0x000fea0003800000 */ /*15f0*/ LOP3.LUT P1, RZ, R3, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff03ff7812 */ /* 0x000fc8000782c0ff */ /*1600*/ PLOP3.LUT P0, PT, P0, P1, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000702572 */ /*1610*/ @P0 BRA 0x1a00 ; /* 0x000003e000000947 */ /* 0x000fea0003800000 */ /*1620*/ ISETP.GE.AND P0, PT, R12, RZ, PT ; /* 0x000000ff0c00720c */ /* 0x000fe40003f06270 */ /*1630*/ ISETP.GE.AND P1, PT, R13, RZ, PT ; /* 0x000000ff0d00720c */ /* 0x000fd60003f26270 */ /*1640*/ @P0 IMAD.MOV.U32 R11, RZ, RZ, RZ ; /* 0x000000ffff0b0224 */ /* 0x000fe200078e00ff */ /*1650*/ @!P0 FFMA R2, R2, 1.84467440737095516160e+19, RZ ; /* 0x5f80000002028823 */ /* 0x000fe200000000ff */ /*1660*/ @!P0 IMAD.MOV.U32 R11, RZ, RZ, -0x40 ; /* 0xffffffc0ff0b8424 */ /* 0x000fe200078e00ff */ /*1670*/ @!P1 FFMA R3, R3, 1.84467440737095516160e+19, RZ ; /* 0x5f80000003039823 */ /* 0x000fc800000000ff */ /*1680*/ @!P1 IADD3 R11, R11, 0x40, RZ ; /* 0x000000400b0b9810 */ /* 0x000fe40007ffe0ff */ /*1690*/ LEA R12, R16, 0xc0800000, 0x17 ; /* 0xc0800000100c7811 */ /* 0x000fca00078eb8ff */ /*16a0*/ IMAD.IADD R12, R3, 0x1, -R12 ; /* 0x00000001030c7824 */ /* 0x000fe200078e0a0c */ /*16b0*/ IADD3 R3, R14, -0x7f, RZ ; /* 0xffffff810e037810 */ /* 0x000fc60007ffe0ff */ /*16c0*/ MUFU.RCP R13, R12 ; /* 0x0000000c000d7308 */ /* 0x0000620000001000 */ /*16d0*/ FADD.FTZ R15, -R12, -RZ ; /* 0x800000ff0c0f7221 */ /* 0x000fe20000010100 */ /*16e0*/ IMAD R2, R3.reuse, -0x800000, R2 ; /* 0xff80000003027824 */ /* 0x040fe200078e0202 */ /*16f0*/ IADD3 R12, R3, 0x7f, -R16 ; /* 0x0000007f030c7810 */ /* 0x001fca0007ffe810 */ /*1700*/ IMAD.IADD R12, R12, 0x1, R11 ; /* 0x000000010c0c7824 */ /* 0x000fe200078e020b */ /*1710*/ FFMA R14, R13, R15, 1 ; /* 0x3f8000000d0e7423 */ /* 0x002fc8000000000f */ /*1720*/ FFMA R18, R13, R14, R13 ; /* 0x0000000e0d127223 */ /* 0x000fc8000000000d */ /*1730*/ FFMA R13, R2, R18, RZ ; /* 0x00000012020d7223 */ /* 0x000fc800000000ff */ /*1740*/ FFMA R14, R15, R13, R2 ; /* 0x0000000d0f0e7223 */ /* 0x000fc80000000002 */ /*1750*/ FFMA R13, R18, R14, R13 ; /* 0x0000000e120d7223 */ /* 0x000fc8000000000d */ /*1760*/ FFMA R14, R15, R13, R2 ; /* 0x0000000d0f0e7223 */ /* 0x000fc80000000002 */ /*1770*/ FFMA R2, R18, R14, R13 ; /* 0x0000000e12027223 */ /* 0x000fca000000000d */ /*1780*/ SHF.R.U32.HI R3, RZ, 0x17, R2 ; /* 0x00000017ff037819 */ /* 0x000fc80000011602 */ /*1790*/ LOP3.LUT R3, R3, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff03037812 */ /* 0x000fca00078ec0ff */ /*17a0*/ IMAD.IADD R15, R3, 0x1, R12 ; /* 0x00000001030f7824 */ /* 0x000fca00078e020c */ /*17b0*/ IADD3 R3, R15, -0x1, RZ ; /* 0xffffffff0f037810 */ /* 0x000fc80007ffe0ff */ /*17c0*/ ISETP.GE.U32.AND P0, PT, R3, 0xfe, PT ; /* 0x000000fe0300780c */ /* 0x000fda0003f06070 */ /*17d0*/ @!P0 BRA 0x19e0 ; /* 0x0000020000008947 */ /* 0x000fea0003800000 */ /*17e0*/ ISETP.GT.AND P0, PT, R15, 0xfe, PT ; /* 0x000000fe0f00780c */ /* 0x000fda0003f04270 */ /*17f0*/ @P0 BRA 0x19b0 ; /* 0x000001b000000947 */ /* 0x000fea0003800000 */ /*1800*/ ISETP.GE.AND P0, PT, R15, 0x1, PT ; /* 0x000000010f00780c */ /* 0x000fda0003f06270 */ /*1810*/ @P0 BRA 0x1a80 ; /* 0x0000026000000947 */ /* 0x000fea0003800000 */ /*1820*/ ISETP.GE.AND P0, PT, R15, -0x18, PT ; /* 0xffffffe80f00780c */ /* 0x000fe40003f06270 */ /*1830*/ LOP3.LUT R2, R2, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000002027812 */ /* 0x000fd600078ec0ff */ /*1840*/ @!P0 BRA 0x1a80 ; /* 0x0000023000008947 */ /* 0x000fea0003800000 */ /*1850*/ FFMA.RZ R3, R18.reuse, R14.reuse, R13.reuse ; /* 0x0000000e12037223 */ /* 0x1c0fe2000000c00d */ /*1860*/ FFMA.RM R12, R18.reuse, R14.reuse, R13.reuse ; /* 0x0000000e120c7223 */ /* 0x1c0fe2000000400d */ /*1870*/ ISETP.NE.AND P2, PT, R15.reuse, RZ, PT ; /* 0x000000ff0f00720c */ /* 0x040fe40003f45270 */ /*1880*/ ISETP.NE.AND P1, PT, R15, RZ, PT ; /* 0x000000ff0f00720c */ /* 0x000fe40003f25270 */ /*1890*/ LOP3.LUT R11, R3, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff030b7812 */ /* 0x000fe200078ec0ff */ /*18a0*/ FFMA.RP R3, R18, R14, R13 ; /* 0x0000000e12037223 */ /* 0x000fe2000000800d */ /*18b0*/ IADD3 R14, R15, 0x20, RZ ; /* 0x000000200f0e7810 */ /* 0x000fe20007ffe0ff */ /*18c0*/ IMAD.MOV R13, RZ, RZ, -R15 ; /* 0x000000ffff0d7224 */ /* 0x000fe200078e0a0f */ /*18d0*/ LOP3.LUT R11, R11, 0x800000, RZ, 0xfc, !PT ; /* 0x008000000b0b7812 */ /* 0x000fc400078efcff */ /*18e0*/ FSETP.NEU.FTZ.AND P0, PT, R3, R12, PT ; /* 0x0000000c0300720b */ /* 0x000fe40003f1d000 */ /*18f0*/ SHF.L.U32 R14, R11, R14, RZ ; /* 0x0000000e0b0e7219 */ /* 0x000fe400000006ff */ /*1900*/ SEL R12, R13, RZ, P2 ; /* 0x000000ff0d0c7207 */ /* 0x000fe40001000000 */ /*1910*/ ISETP.NE.AND P1, PT, R14, RZ, P1 ; /* 0x000000ff0e00720c */ /* 0x000fe40000f25270 */ /*1920*/ SHF.R.U32.HI R12, RZ, R12, R11 ; /* 0x0000000cff0c7219 */ /* 0x000fe4000001160b */ /*1930*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40000703570 */ /*1940*/ SHF.R.U32.HI R14, RZ, 0x1, R12 ; /* 0x00000001ff0e7819 */ /* 0x000fe4000001160c */ /*1950*/ SEL R3, RZ, 0x1, !P0 ; /* 0x00000001ff037807 */ /* 0x000fc80004000000 */ /*1960*/ LOP3.LUT R3, R3, 0x1, R14, 0xf8, !PT ; /* 0x0000000103037812 */ /* 0x000fc800078ef80e */ /*1970*/ LOP3.LUT R3, R3, R12, RZ, 0xc0, !PT ; /* 0x0000000c03037212 */ /* 0x000fca00078ec0ff */ /*1980*/ IMAD.IADD R3, R14, 0x1, R3 ; /* 0x000000010e037824 */ /* 0x000fca00078e0203 */ /*1990*/ LOP3.LUT R2, R3, R2, RZ, 0xfc, !PT ; /* 0x0000000203027212 */ /* 0x000fe200078efcff */ /*19a0*/ BRA 0x1a80 ; /* 0x000000d000007947 */ /* 0x000fea0003800000 */ /*19b0*/ LOP3.LUT R2, R2, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000002027812 */ /* 0x000fc800078ec0ff */ /*19c0*/ LOP3.LUT R2, R2, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000002027812 */ /* 0x000fe200078efcff */ /*19d0*/ BRA 0x1a80 ; /* 0x000000a000007947 */ /* 0x000fea0003800000 */ /*19e0*/ IMAD R2, R12, 0x800000, R2 ; /* 0x008000000c027824 */ /* 0x000fe200078e0202 */ /*19f0*/ BRA 0x1a80 ; /* 0x0000008000007947 */ /* 0x000fea0003800000 */ /*1a00*/ LOP3.LUT R2, R3, 0x80000000, R2, 0x48, !PT ; /* 0x8000000003027812 */ /* 0x000fc800078e4802 */ /*1a10*/ LOP3.LUT R2, R2, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000002027812 */ /* 0x000fe200078efcff */ /*1a20*/ BRA 0x1a80 ; /* 0x0000005000007947 */ /* 0x000fea0003800000 */ /*1a30*/ LOP3.LUT R2, R3, 0x80000000, R2, 0x48, !PT ; /* 0x8000000003027812 */ /* 0x000fe200078e4802 */ /*1a40*/ BRA 0x1a80 ; /* 0x0000003000007947 */ /* 0x000fea0003800000 */ /*1a50*/ MUFU.RSQ R2, -QNAN ; /* 0xffc0000000027908 */ /* 0x000e220000001400 */ /*1a60*/ BRA 0x1a80 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*1a70*/ FADD.FTZ R2, R2, R3 ; /* 0x0000000302027221 */ /* 0x000fe20000010000 */ /*1a80*/ IMAD.MOV.U32 R11, RZ, RZ, 0x0 ; /* 0x00000000ff0b7424 */ /* 0x000fc800078e00ff */ /*1a90*/ RET.REL.NODEC R10 0x0 ; /* 0xffffe5600a007950 */ /* 0x000fea0003c3ffff */ /*1aa0*/ BRA 0x1aa0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*1ab0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1ac0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1ad0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1ae0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1af0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1b00*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1b10*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1b20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1b30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1b40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1b50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1b60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1b70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
/* This is a automatically generated test. Do not modify */ #include <hip/hip_runtime.h> #include <stdio.h> #include <stdlib.h> #include <math.h> __global__ void compute(float comp, int var_1,int var_2,float var_3,float var_4,float var_5,float var_6,float var_7,float var_8,float var_9,float var_10,float var_11,float var_12,float var_13,float var_14,float var_15) { for (int i=0; i < var_1; ++i) { if (comp == acosf(+1.7250E35f)) { comp += (var_3 / var_4 - var_5 / var_6); if (comp > (+1.2638E36f - ldexpf(-1.6108E34f - (var_7 - +1.7065E-19f), 2))) { comp = sqrtf(+1.4345E35f + +0.0f); comp += (var_8 / -1.7229E34f / (-1.5260E35f - var_9 + -1.7803E3f)); } for (int i=0; i < var_2; ++i) { comp = -1.3042E-44f - (var_10 * var_11); comp = (var_12 * (var_13 - var_14 / +1.3264E8f)); } if (comp > -1.8163E-29f - +1.0793E-16f) { float tmp_1 = -0.0f - var_15; comp = tmp_1 - -1.4916E3f / +0.0f / +1.6909E10f; } } } printf("%.17g\n", comp); } float* initPointer(float v) { float *ret = (float*) malloc(sizeof(float)*10); for(int i=0; i < 10; ++i) ret[i] = v; return ret; } int main(int argc, char** argv) { /* Program variables */ float tmp_1 = atof(argv[1]); int tmp_2 = atoi(argv[2]); int tmp_3 = atoi(argv[3]); float tmp_4 = atof(argv[4]); float tmp_5 = atof(argv[5]); float tmp_6 = atof(argv[6]); float tmp_7 = atof(argv[7]); float tmp_8 = atof(argv[8]); float tmp_9 = atof(argv[9]); float tmp_10 = atof(argv[10]); float tmp_11 = atof(argv[11]); float tmp_12 = atof(argv[12]); float tmp_13 = atof(argv[13]); float tmp_14 = atof(argv[14]); float tmp_15 = atof(argv[15]); float tmp_16 = atof(argv[16]); compute<<<1,1>>>(tmp_1,tmp_2,tmp_3,tmp_4,tmp_5,tmp_6,tmp_7,tmp_8,tmp_9,tmp_10,tmp_11,tmp_12,tmp_13,tmp_14,tmp_15,tmp_16); hipDeviceSynchronize(); return 0; }
.text .file "test.hip" .globl _Z22__device_stub__computefiifffffffffffff # -- Begin function _Z22__device_stub__computefiifffffffffffff .type _Z22__device_stub__computefiifffffffffffff,@function _Z22__device_stub__computefiifffffffffffff: # @_Z22__device_stub__computefiifffffffffffff .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $224, %rsp .cfi_def_cfa_offset 272 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 44(%rsp), %rax movss %xmm0, (%rax) leaq 40(%rsp), %rcx movl %edi, (%rcx) leaq 36(%rsp), %rdx movl %esi, (%rdx) leaq 32(%rsp), %rsi movss %xmm1, (%rsi) leaq 28(%rsp), %rdi movss %xmm2, (%rdi) leaq 24(%rsp), %r8 movss %xmm3, (%r8) leaq 20(%rsp), %r9 movss %xmm4, (%r9) leaq 16(%rsp), %r10 movss %xmm5, (%r10) leaq 12(%rsp), %r11 movss %xmm6, (%r11) leaq 8(%rsp), %r14 movss %xmm7, (%r14) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rdx, 16(%rbx) movq %rsi, 24(%rbx) movq %rdi, 32(%rbx) movq %r8, 40(%rbx) movq %r9, 48(%rbx) movq %r10, 56(%rbx) movq %r11, 64(%rbx) movq %r14, 72(%rbx) leaq 272(%rsp), %rax movq %rax, 80(%rbx) leaq 280(%rsp), %rax movq %rax, 88(%rbx) leaq 288(%rsp), %rax movq %rax, 96(%rbx) leaq 296(%rsp), %rax movq %rax, 104(%rbx) leaq 304(%rsp), %rax movq %rax, 112(%rbx) leaq 312(%rsp), %rax movq %rax, 120(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 56(%rsp), %r12 leaq 48(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z7computefiifffffffffffff, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $240, %rsp .cfi_adjust_cfa_offset -240 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z22__device_stub__computefiifffffffffffff, .Lfunc_end0-_Z22__device_stub__computefiifffffffffffff .cfi_endproc # -- End function .globl _Z11initPointerf # -- Begin function _Z11initPointerf .type _Z11initPointerf,@function _Z11initPointerf: # @_Z11initPointerf .cfi_startproc # %bb.0: pushq %rax .cfi_def_cfa_offset 16 movss %xmm0, 4(%rsp) # 4-byte Spill movl $40, %edi callq malloc movss 4(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero xorl %ecx, %ecx .LBB1_1: # =>This Inner Loop Header: Depth=1 movss %xmm0, (%rax,%rcx,4) incq %rcx cmpq $10, %rcx jne .LBB1_1 # %bb.2: popq %rcx .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z11initPointerf, .Lfunc_end1-_Z11initPointerf .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 subq $160, %rsp .cfi_def_cfa_offset 192 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movq %rsi, %r14 movq 8(%rsi), %rdi callq atof movsd %xmm0, 152(%rsp) # 8-byte Spill movq 16(%r14), %rdi callq atoi movl %eax, %ebx movq 24(%r14), %rdi callq atoi movl %eax, %ebp movq 32(%r14), %rdi callq atof movsd %xmm0, 144(%rsp) # 8-byte Spill movq 40(%r14), %rdi callq atof movsd %xmm0, 136(%rsp) # 8-byte Spill movq 48(%r14), %rdi callq atof movsd %xmm0, 128(%rsp) # 8-byte Spill movq 56(%r14), %rdi callq atof movsd %xmm0, 120(%rsp) # 8-byte Spill movq 64(%r14), %rdi callq atof movsd %xmm0, 112(%rsp) # 8-byte Spill movq 72(%r14), %rdi callq atof movsd %xmm0, 104(%rsp) # 8-byte Spill movq 80(%r14), %rdi callq atof movsd %xmm0, 96(%rsp) # 8-byte Spill movq 88(%r14), %rdi callq atof movsd %xmm0, 88(%rsp) # 8-byte Spill movq 96(%r14), %rdi callq atof movsd %xmm0, 80(%rsp) # 8-byte Spill movq 104(%r14), %rdi callq atof movsd %xmm0, 72(%rsp) # 8-byte Spill movq 112(%r14), %rdi callq atof movsd %xmm0, 64(%rsp) # 8-byte Spill movq 120(%r14), %rdi callq atof movsd %xmm0, 56(%rsp) # 8-byte Spill movq 128(%r14), %rdi callq atof movsd %xmm0, 48(%rsp) # 8-byte Spill movabsq $4294967297, %rdi # imm = 0x100000001 movl $1, %esi movq %rdi, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_2 # %bb.1: cvtsd2ss 48(%rsp), %xmm8 # 8-byte Folded Reload cvtsd2ss 56(%rsp), %xmm9 # 8-byte Folded Reload cvtsd2ss 64(%rsp), %xmm10 # 8-byte Folded Reload cvtsd2ss 72(%rsp), %xmm11 # 8-byte Folded Reload cvtsd2ss 80(%rsp), %xmm12 # 8-byte Folded Reload cvtsd2ss 88(%rsp), %xmm13 # 8-byte Folded Reload cvtsd2ss 96(%rsp), %xmm7 # 8-byte Folded Reload cvtsd2ss 104(%rsp), %xmm6 # 8-byte Folded Reload cvtsd2ss 112(%rsp), %xmm5 # 8-byte Folded Reload cvtsd2ss 120(%rsp), %xmm4 # 8-byte Folded Reload cvtsd2ss 128(%rsp), %xmm3 # 8-byte Folded Reload cvtsd2ss 136(%rsp), %xmm2 # 8-byte Folded Reload cvtsd2ss 144(%rsp), %xmm1 # 8-byte Folded Reload xorps %xmm0, %xmm0 cvtsd2ss 152(%rsp), %xmm0 # 8-byte Folded Reload movss %xmm8, 40(%rsp) movss %xmm9, 32(%rsp) movss %xmm10, 24(%rsp) movss %xmm11, 16(%rsp) movss %xmm12, 8(%rsp) movss %xmm13, (%rsp) movl %ebx, %edi movl %ebp, %esi callq _Z22__device_stub__computefiifffffffffffff .LBB2_2: callq hipDeviceSynchronize xorl %eax, %eax addq $160, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size main, .Lfunc_end2-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB3_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB3_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z7computefiifffffffffffff, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end3: .size __hip_module_ctor, .Lfunc_end3-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB4_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB4_2: retq .Lfunc_end4: .size __hip_module_dtor, .Lfunc_end4-__hip_module_dtor .cfi_endproc # -- End function .type _Z7computefiifffffffffffff,@object # @_Z7computefiifffffffffffff .section .rodata,"a",@progbits .globl _Z7computefiifffffffffffff .p2align 3, 0x0 _Z7computefiifffffffffffff: .quad _Z22__device_stub__computefiifffffffffffff .size _Z7computefiifffffffffffff, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z7computefiifffffffffffff" .size .L__unnamed_1, 27 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z22__device_stub__computefiifffffffffffff .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z7computefiifffffffffffff .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z7computefiifffffffffffff ; -- Begin function _Z7computefiifffffffffffff .globl _Z7computefiifffffffffffff .p2align 8 .type _Z7computefiifffffffffffff,@function _Z7computefiifffffffffffff: ; @_Z7computefiifffffffffffff ; %bb.0: s_load_b256 s[4:11], s[0:1], 0x0 s_waitcnt lgkmcnt(0) v_mov_b32_e32 v31, s4 s_cmp_lt_i32 s5, 1 s_cbranch_scc1 .LBB0_6 ; %bb.1: ; %.lr.ph59 s_clause 0x1 s_load_b64 s[16:17], s[0:1], 0x20 s_load_b128 s[12:15], s[0:1], 0x30 v_div_scale_f32 v0, null, s8, s8, s7 v_div_scale_f32 v1, null, s10, s10, s9 s_mov_b32 s2, 0xf8545d23 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_rcp_f32_e32 v2, v0 v_div_scale_f32 v7, vcc_lo, s7, s8, s7 v_rcp_f32_e32 v4, v1 s_cmp_gt_i32 s6, 0 v_mov_b32_e32 v31, s4 s_waitcnt_depctr 0xfff v_fma_f32 v6, -v0, v2, 1.0 s_waitcnt lgkmcnt(0) v_div_scale_f32 v3, null, s2, s2, s16 v_fma_f32 v8, -v1, v4, 1.0 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_fmac_f32_e32 v2, v6, v2 v_div_scale_f32 v9, s2, s9, s10, s9 v_rcp_f32_e32 v5, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v10, v7, v2 v_fma_f32 v11, -v0, v10, v7 s_waitcnt_depctr 0xfff v_fma_f32 v6, -v3, v5, 1.0 v_fmac_f32_e32 v4, v8, v4 v_div_scale_f32 v8, s3, s16, 0xf8545d23, s16 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_dual_fmac_f32 v10, v11, v2 :: v_dual_fmac_f32 v5, v6, v5 v_mul_f32_e32 v6, v9, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_fma_f32 v0, -v0, v10, v7 v_mul_f32_e32 v12, v8, v5 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_fma_f32 v13, -v1, v6, v9 v_div_fmas_f32 v2, v0, v2, v10 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_fma_f32 v11, -v3, v12, v8 v_fmac_f32_e32 v6, v13, v4 s_mov_b32 vcc_lo, s2 v_sub_f32_e64 v13, 0xf9eb1e16, s17 s_mov_b32 s2, 0xccfcfda0 v_fmac_f32_e32 v12, v11, v5 v_fma_f32 v1, -v1, v6, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f32 v0, -v3, v12, v8 v_div_fmas_f32 v1, v1, v4, v6 s_mov_b32 vcc_lo, s3 v_add_f32_e32 v3, 0xc4de899a, v13 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_div_fmas_f32 v0, v0, v5, v12 v_div_scale_f32 v5, null, s2, s2, s14 v_div_fixup_f32 v4, v0, 0xf8545d23, s16 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_rcp_f32_e32 v7, v5 v_div_scale_f32 v0, null, v3, v3, v4 v_div_scale_f32 v10, vcc_lo, v4, v3, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_rcp_f32_e32 v6, v0 s_waitcnt_depctr 0xfff v_fma_f32 v9, -v5, v7, 1.0 v_fmac_f32_e32 v7, v9, v7 v_fma_f32 v8, -v0, v6, 1.0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_fmac_f32_e32 v6, v8, v6 v_div_scale_f32 v8, s2, s14, 0xccfcfda0, s14 v_mul_f32_e32 v9, v10, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_f32_e32 v11, v8, v7 v_fma_f32 v12, -v0, v9, v10 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f32 v13, -v5, v11, v8 v_fmac_f32_e32 v9, v12, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_fmac_f32_e32 v11, v13, v7 v_add_f32_e64 v12, 0xa04977cc, s11 v_sqrt_f32_e32 v13, 0xf984e3a0 v_fma_f32 v0, -v0, v9, v10 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_fma_f32 v5, -v5, v11, v8 v_sub_f32_e32 v10, 0xf8468be3, v12 v_div_fixup_f32 v8, v2, s8, s7 v_sub_f32_e64 v2, 0x7f800000, s15 v_div_fmas_f32 v6, v0, v6, v9 s_mov_b32 vcc_lo, s2 v_div_fixup_f32 v9, v1, s10, s9 v_div_fmas_f32 v0, v5, v7, v11 v_fmac_f32_e32 v13, 0x7f800000, v13 v_ldexp_f32 v5, v10, 2 v_div_fixup_f32 v4, v6, v3, v4 s_cselect_b32 s2, -1, 0 v_div_fixup_f32 v7, v0, 0xccfcfda0, s14 v_add_f32_e32 v0, v13, v13 v_sub_f32_e32 v1, 0x7b736627, v5 v_dual_sub_f32 v3, v8, v9 :: v_dual_add_f32 v4, 0x5ca832a8, v4 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v6, s13, v7 v_mul_f32_e32 v5, s12, v6 .LBB0_2: ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(VALU_DEP_1) v_cmp_neq_f32_e32 vcc_lo, v31, v0 s_cbranch_vccnz .LBB0_5 ; %bb.3: ; %._crit_edge ; in Loop: Header=BB0_2 Depth=1 v_add_f32_e32 v6, v3, v31 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f32_e32 vcc_lo, v6, v1 v_cndmask_b32_e32 v6, v6, v4, vcc_lo v_cndmask_b32_e64 v31, v6, v5, s2 s_delay_alu instid0(VALU_DEP_1) v_cmp_nlt_f32_e32 vcc_lo, 0xa4f8dea0, v31 s_cbranch_vccnz .LBB0_5 ; %bb.4: ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v31, v2 .LBB0_5: ; in Loop: Header=BB0_2 Depth=1 s_add_i32 s5, s5, -1 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_eq_u32 s5, 0 s_cbranch_scc0 .LBB0_2 .LBB0_6: ; %._crit_edge60 s_load_b64 s[2:3], s[0:1], 0x90 v_mbcnt_lo_u32_b32 v28, -1, 0 v_mov_b32_e32 v6, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_dual_mov_b32 v7, 0 :: v_dual_mov_b32 v4, v28 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_12 ; %bb.7: v_mov_b32_e32 v0, 0 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[2:3] offset:40 global_load_b64 v[5:6], v0, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB0_11 ; %bb.8: ; %.preheader3.i.i.i.preheader s_mov_b32 s5, 0 .LBB0_9: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[2:3] offset:40 global_load_b64 v[10:11], v0, s[2:3] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_9 ; %bb.10: ; %Flow394 s_or_b32 exec_lo, exec_lo, s5 .LBB0_11: ; %Flow396 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_12: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_mov_b32 s10, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[2:3] offset:40 global_load_b128 v[0:3], v5, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v8 v_readfirstlane_b32 s7, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_14 ; %bb.13: v_dual_mov_b32 v6, s10 :: v_dual_mov_b32 v7, v5 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v11, vcc_lo, s10, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB0_14: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s6 v_add_co_ci_u32_e32 v3, vcc_lo, s7, v3, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_mov_b32_e32 v6, v5 v_dual_mov_b32 v10, s12 :: v_dual_mov_b32 v13, s15 v_dual_mov_b32 v11, s13 :: v_dual_mov_b32 v12, s14 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_22 ; %bb.15: v_mov_b32_e32 v10, 0 s_mov_b32 s7, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[2:3] offset:32 glc global_load_b64 v[2:3], v10, s[2:3] offset:40 v_dual_mov_b32 v11, s4 :: v_dual_mov_b32 v12, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s5, v3 v_and_b32_e32 v2, s4, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB0_18 ; %bb.16: ; %.preheader1.i.i.i.preheader s_mov_b32 s10, 0 .LBB0_17: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s4 :: v_dual_mov_b32 v3, s5 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_17 .LBB0_18: ; %Flow392 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v5, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v4, s10, 0 global_load_b64 v[2:3], v5, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB0_20 ; %bb.19: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB0_20: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB0_22 ; %bb.21: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_22: ; %Flow393 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_23: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_25 ; %bb.24: ; in Loop: Header=BB0_23 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_25: ; in Loop: Header=BB0_23 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_27 ; %bb.26: ; in Loop: Header=BB0_23 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_28 .LBB0_27: ; in Loop: Header=BB0_23 Depth=1 s_mov_b32 s1, -1 .LBB0_28: ; %Flow387 ; in Loop: Header=BB0_23 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_23 ; %bb.29: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_33 ; %bb.30: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[2:3] offset:40 global_load_b64 v[9:10], v8, s[2:3] offset:24 glc global_load_b64 v[6:7], v8, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_33 ; %bb.31: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB0_32: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_32 .LBB0_33: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[4:5] s_add_u32 s4, s4, .str@rel32@lo+4 s_addc_u32 s5, s5, .str@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_lg_u64 s[4:5], 0 s_cbranch_scc0 .LBB0_119 ; %bb.34: s_waitcnt vmcnt(0) v_dual_mov_b32 v3, v1 :: v_dual_and_b32 v32, 2, v0 v_dual_mov_b32 v30, 0 :: v_dual_mov_b32 v7, 1 v_and_b32_e32 v2, -3, v0 v_mov_b32_e32 v6, 2 s_mov_b64 s[6:7], 7 .LBB0_35: ; =>This Loop Header: Depth=1 ; Child Loop BB0_38 Depth 2 ; Child Loop BB0_45 Depth 2 ; Child Loop BB0_53 Depth 2 ; Child Loop BB0_61 Depth 2 ; Child Loop BB0_69 Depth 2 ; Child Loop BB0_77 Depth 2 ; Child Loop BB0_85 Depth 2 ; Child Loop BB0_93 Depth 2 ; Child Loop BB0_101 Depth 2 ; Child Loop BB0_107 Depth 2 ; Child Loop BB0_116 Depth 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u64_e64 s0, s[6:7], 56 ; implicit-def: $vgpr10_vgpr11 ; implicit-def: $sgpr15 s_and_b32 s0, s0, exec_lo s_cselect_b32 s8, s6, 56 s_cselect_b32 s9, s7, 0 s_cmp_gt_u32 s8, 7 s_mov_b32 s0, -1 s_cbranch_scc1 .LBB0_40 ; %bb.36: ; in Loop: Header=BB0_35 Depth=1 v_mov_b32_e32 v10, 0 v_mov_b32_e32 v11, 0 s_cmp_eq_u32 s8, 0 s_cbranch_scc1 .LBB0_39 ; %bb.37: ; %.preheader31.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_lshl_b64 s[0:1], s[8:9], 3 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], s[4:5] .LBB0_38: ; %.preheader31.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v4, v30, s[12:13] s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[4:5], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_add_u32 s12, s12, 1 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s0, s10 v_or_b32_e32 v10, v4, v10 v_or_b32_e32 v11, v5, v11 s_cbranch_scc1 .LBB0_38 .LBB0_39: ; %Flow363 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s0, 0 s_mov_b32 s15, 0 .LBB0_40: ; %Flow365 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_b32 vcc_lo, exec_lo, s0 s_mov_b64 s[0:1], s[4:5] s_cbranch_vccnz .LBB0_42 ; %bb.41: ; in Loop: Header=BB0_35 Depth=1 global_load_b64 v[10:11], v30, s[4:5] s_add_i32 s15, s8, -8 s_add_u32 s0, s4, 8 s_addc_u32 s1, s5, 0 .LBB0_42: ; %.loopexit32.i ; in Loop: Header=BB0_35 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_47 ; %bb.43: ; in Loop: Header=BB0_35 Depth=1 v_mov_b32_e32 v12, 0 v_mov_b32_e32 v13, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_46 ; %bb.44: ; %.preheader29.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_45: ; %.preheader29.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v4, v30, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[4:5], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v12, v4, v12 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v13, v5, v13 s_cbranch_scc1 .LBB0_45 .LBB0_46: ; %Flow358 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_48 .LBB0_47: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr12_vgpr13 ; implicit-def: $sgpr14 .LBB0_48: ; %Flow360 ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_50 ; %bb.49: ; in Loop: Header=BB0_35 Depth=1 global_load_b64 v[12:13], v30, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_50: ; %.loopexit30.i ; in Loop: Header=BB0_35 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_55 ; %bb.51: ; in Loop: Header=BB0_35 Depth=1 v_mov_b32_e32 v14, 0 v_mov_b32_e32 v15, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_54 ; %bb.52: ; %.preheader27.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_53: ; %.preheader27.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v4, v30, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[4:5], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s14, s12 v_or_b32_e32 v14, v4, v14 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v15, v5, v15 s_cbranch_scc1 .LBB0_53 .LBB0_54: ; %Flow353 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s15, 0 s_branch .LBB0_56 .LBB0_55: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $sgpr15 .LBB0_56: ; %Flow355 ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_58 ; %bb.57: ; in Loop: Header=BB0_35 Depth=1 global_load_b64 v[14:15], v30, s[0:1] s_add_i32 s15, s14, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_58: ; %.loopexit28.i ; in Loop: Header=BB0_35 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_63 ; %bb.59: ; in Loop: Header=BB0_35 Depth=1 v_mov_b32_e32 v16, 0 v_mov_b32_e32 v17, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_62 ; %bb.60: ; %.preheader25.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_61: ; %.preheader25.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v4, v30, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[4:5], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v16, v4, v16 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v17, v5, v17 s_cbranch_scc1 .LBB0_61 .LBB0_62: ; %Flow348 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_64 .LBB0_63: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr16_vgpr17 ; implicit-def: $sgpr14 .LBB0_64: ; %Flow350 ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_66 ; %bb.65: ; in Loop: Header=BB0_35 Depth=1 global_load_b64 v[16:17], v30, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_66: ; %.loopexit26.i ; in Loop: Header=BB0_35 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_71 ; %bb.67: ; in Loop: Header=BB0_35 Depth=1 v_mov_b32_e32 v18, 0 v_mov_b32_e32 v19, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_70 ; %bb.68: ; %.preheader23.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_69: ; %.preheader23.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v4, v30, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[4:5], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s14, s12 v_or_b32_e32 v18, v4, v18 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v19, v5, v19 s_cbranch_scc1 .LBB0_69 .LBB0_70: ; %Flow343 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s15, 0 s_branch .LBB0_72 .LBB0_71: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $sgpr15 .LBB0_72: ; %Flow345 ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_74 ; %bb.73: ; in Loop: Header=BB0_35 Depth=1 global_load_b64 v[18:19], v30, s[0:1] s_add_i32 s15, s14, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_74: ; %.loopexit24.i ; in Loop: Header=BB0_35 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_79 ; %bb.75: ; in Loop: Header=BB0_35 Depth=1 v_mov_b32_e32 v20, 0 v_mov_b32_e32 v21, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_78 ; %bb.76: ; %.preheader21.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_77: ; %.preheader21.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v4, v30, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[4:5], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v20, v4, v20 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v21, v5, v21 s_cbranch_scc1 .LBB0_77 .LBB0_78: ; %Flow338 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_80 .LBB0_79: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr20_vgpr21 ; implicit-def: $sgpr14 .LBB0_80: ; %Flow340 ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_82 ; %bb.81: ; in Loop: Header=BB0_35 Depth=1 global_load_b64 v[20:21], v30, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_82: ; %.loopexit22.i ; in Loop: Header=BB0_35 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_87 ; %bb.83: ; in Loop: Header=BB0_35 Depth=1 v_mov_b32_e32 v22, 0 v_mov_b32_e32 v23, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_86 ; %bb.84: ; %.preheader.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], s[0:1] .LBB0_85: ; %.preheader.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v4, v30, s[12:13] s_add_i32 s14, s14, -1 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[4:5], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_add_u32 s12, s12, 1 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s14, 0 v_or_b32_e32 v22, v4, v22 v_or_b32_e32 v23, v5, v23 s_cbranch_scc1 .LBB0_85 .LBB0_86: ; %Flow333 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s10, 0 s_branch .LBB0_88 .LBB0_87: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s10, -1 .LBB0_88: ; %Flow335 ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_90 ; %bb.89: ; in Loop: Header=BB0_35 Depth=1 global_load_b64 v[22:23], v30, s[0:1] .LBB0_90: ; %.loopexit.i ; in Loop: Header=BB0_35 Depth=1 s_waitcnt vmcnt(0) v_dual_mov_b32 v29, v28 :: v_dual_mov_b32 v4, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_readfirstlane_b32 s0, v29 v_mov_b32_e32 v5, 0 v_cmp_eq_u32_e64 s0, s0, v29 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_96 ; %bb.91: ; in Loop: Header=BB0_35 Depth=1 global_load_b64 v[26:27], v30, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v30, s[2:3] offset:40 global_load_b64 v[8:9], v30, s[2:3] s_mov_b32 s10, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v5, v5, v27 v_and_b32_e32 v4, v4, v26 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v5, v5, 24 v_mul_hi_u32 v24, v4, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v24, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[24:25], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v30, v[24:27], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[26:27] s_cbranch_execz .LBB0_95 ; %bb.92: ; %.preheader3.i.i19.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s11, 0 .LBB0_93: ; %.preheader3.i.i19.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 s_clause 0x1 global_load_b64 v[8:9], v30, s[2:3] offset:40 global_load_b64 v[24:25], v30, s[2:3] v_dual_mov_b32 v27, v5 :: v_dual_mov_b32 v26, v4 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v8, v8, v26 s_waitcnt vmcnt(0) v_mad_u64_u32 v[4:5], null, v8, 24, v[24:25] v_and_b32_e32 v24, v9, v27 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v24, 24, v[5:6] v_mov_b32_e32 v5, v8 global_load_b64 v[24:25], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v30, v[24:27], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[26:27] s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_93 ; %bb.94: ; %Flow328 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s11 .LBB0_95: ; %Flow330 ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s10 .LBB0_96: ; %.loopexit4.i.i14.i ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_clause 0x1 global_load_b64 v[8:9], v30, s[2:3] offset:40 global_load_b128 v[24:27], v30, s[2:3] v_readfirstlane_b32 s10, v4 v_readfirstlane_b32 s11, v5 s_mov_b32 s16, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s12, v8 v_readfirstlane_b32 s13, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[12:13], s[10:11], s[12:13] s_mul_i32 s1, s13, 24 s_mul_hi_u32 s14, s12, 24 s_mul_i32 s15, s12, 24 s_and_saveexec_b32 s17, s0 s_cbranch_execz .LBB0_98 ; %bb.97: ; in Loop: Header=BB0_35 Depth=1 v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, v30 s_add_i32 s16, s14, s1 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v24, s15 v_add_co_ci_u32_e32 v9, vcc_lo, s16, v25, vcc_lo global_store_b128 v[8:9], v[4:7], off offset:8 .LBB0_98: ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s17 v_cmp_gt_u64_e64 vcc_lo, s[6:7], 56 v_or_b32_e32 v4, 0, v3 v_or_b32_e32 v5, v2, v32 s_lshl_b64 s[12:13], s[12:13], 12 s_lshl_b32 s16, s8, 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_add_i32 s16, s16, 28 v_dual_cndmask_b32 v9, v4, v3 :: v_dual_cndmask_b32 v4, v5, v2 v_lshlrev_b64 v[2:3], 6, v[29:30] s_waitcnt vmcnt(0) v_add_co_u32 v5, vcc_lo, v26, s12 v_add_co_ci_u32_e32 v27, vcc_lo, s13, v27, vcc_lo s_and_b32 s16, s16, 0x1e0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v26, vcc_lo, v5, v2 v_and_or_b32 v8, 0xffffff1f, v4, s16 v_add_co_ci_u32_e32 v27, vcc_lo, v27, v3, vcc_lo s_clause 0x3 global_store_b128 v[26:27], v[8:11], off global_store_b128 v[26:27], v[12:15], off offset:16 global_store_b128 v[26:27], v[16:19], off offset:32 global_store_b128 v[26:27], v[20:23], off offset:48 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_106 ; %bb.99: ; in Loop: Header=BB0_35 Depth=1 s_clause 0x1 global_load_b64 v[12:13], v30, s[2:3] offset:32 glc global_load_b64 v[2:3], v30, s[2:3] offset:40 v_dual_mov_b32 v10, s10 :: v_dual_mov_b32 v11, s11 s_waitcnt vmcnt(0) v_readfirstlane_b32 s16, v2 v_readfirstlane_b32 s17, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[16:17], s[16:17], s[10:11] s_mul_i32 s13, s17, 24 s_mul_hi_u32 s17, s16, 24 s_mul_i32 s16, s16, 24 s_add_i32 s17, s17, s13 v_add_co_u32 v8, vcc_lo, v24, s16 v_add_co_ci_u32_e32 v9, vcc_lo, s17, v25, vcc_lo s_mov_b32 s13, exec_lo global_store_b64 v[8:9], v[12:13], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v30, v[10:13], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[12:13] s_cbranch_execz .LBB0_102 ; %bb.100: ; %.preheader1.i.i17.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s16, 0 .LBB0_101: ; %.preheader1.i.i17.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 v_dual_mov_b32 v2, s10 :: v_dual_mov_b32 v3, s11 s_sleep 1 global_store_b64 v[8:9], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v30, v[2:5], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s16, vcc_lo, s16 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s16 s_cbranch_execnz .LBB0_101 .LBB0_102: ; %Flow326 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s13 global_load_b64 v[2:3], v30, s[2:3] offset:16 s_mov_b32 s16, exec_lo s_mov_b32 s13, exec_lo v_mbcnt_lo_u32_b32 v4, s16, 0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB0_104 ; %bb.103: ; in Loop: Header=BB0_35 Depth=1 s_bcnt1_i32_b32 s16, s16 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v29, s16 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[29:30], off offset:8 .LBB0_104: ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s13 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB0_106 ; %bb.105: ; in Loop: Header=BB0_35 Depth=1 global_load_b32 v29, v[2:3], off offset:24 s_waitcnt vmcnt(0) v_readfirstlane_b32 s13, v29 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[29:30], off s_and_b32 m0, s13, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_106: ; %Flow327 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s12 s_add_i32 s14, s14, s1 v_add_co_u32 v2, vcc_lo, v24, s15 v_add_co_ci_u32_e32 v3, vcc_lo, s14, v25, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v2, 20 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v3, vcc_lo .LBB0_107: ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 v_mov_b32_e32 v4, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_109 ; %bb.108: ; in Loop: Header=BB0_107 Depth=2 global_load_b32 v4, v[2:3], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v4, 1, v4 .LBB0_109: ; in Loop: Header=BB0_107 Depth=2 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v4 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_111 ; %bb.110: ; in Loop: Header=BB0_107 Depth=2 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_112 .LBB0_111: ; in Loop: Header=BB0_107 Depth=2 s_mov_b32 s1, -1 .LBB0_112: ; %Flow321 ; in Loop: Header=BB0_107 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_107 ; %bb.113: ; in Loop: Header=BB0_35 Depth=1 global_load_b128 v[2:5], v[26:27], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_117 ; %bb.114: ; in Loop: Header=BB0_35 Depth=1 s_clause 0x2 global_load_b64 v[4:5], v30, s[2:3] offset:40 global_load_b64 v[12:13], v30, s[2:3] offset:24 glc global_load_b64 v[10:11], v30, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v14, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v15, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v14, s10 v_add_co_ci_u32_e32 v9, vcc_lo, s11, v15, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[8:9] v_dual_cndmask_b32 v9, v9, v15 :: v_dual_cndmask_b32 v8, v8, v14 v_and_b32_e32 v5, v9, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_and_b32_e32 v4, v8, v4 v_mul_hi_u32 v14, v4, 24 v_mul_lo_u32 v4, v4, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v4, vcc_lo, v10, v4 v_mov_b32_e32 v10, v12 v_mul_lo_u32 v5, v5, 24 v_add_nc_u32_e32 v5, v14, v5 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v5, vcc_lo, v11, v5, vcc_lo v_mov_b32_e32 v11, v13 global_store_b64 v[4:5], v[12:13], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v30, v[8:11], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[10:11], v[12:13] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_117 ; %bb.115: ; %.preheader.i.i16.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s0, 0 .LBB0_116: ; %.preheader.i.i16.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_store_b64 v[4:5], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[12:13], v30, v[8:11], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[12:13], v[10:11] v_dual_mov_b32 v10, v12 :: v_dual_mov_b32 v11, v13 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_116 .LBB0_117: ; %__ockl_hostcall_preview.exit20.i ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_sub_u32 s6, s6, s8 s_subb_u32 s7, s7, s9 s_add_u32 s4, s4, s8 s_addc_u32 s5, s5, s9 s_cmp_lg_u64 s[6:7], 0 s_cbranch_scc1 .LBB0_35 ; %bb.118: ; %Flow366 s_mov_b32 s0, 0 s_branch .LBB0_120 .LBB0_119: s_mov_b32 s0, -1 ; implicit-def: $vgpr2_vgpr3 .LBB0_120: ; %Flow381 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s0 s_cbranch_vccz .LBB0_149 ; %bb.121: s_waitcnt vmcnt(0) v_mov_b32_e32 v2, v28 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_127 ; %bb.122: v_mov_b32_e32 v3, 0 s_mov_b32 s4, exec_lo global_load_b64 v[6:7], v3, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[2:3] offset:40 global_load_b64 v[8:9], v3, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB0_126 ; %bb.123: ; %.preheader3.i.i.i33.preheader s_mov_b32 s5, 0 .LBB0_124: ; %.preheader3.i.i.i33 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[2:3] offset:40 global_load_b64 v[10:11], v3, s[2:3] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_124 ; %bb.125: ; %Flow378 s_or_b32 exec_lo, exec_lo, s5 .LBB0_126: ; %Flow380 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_127: ; %.loopexit4.i.i.i28 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[2:3] offset:40 global_load_b128 v[4:7], v3, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v10 v_readfirstlane_b32 s7, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_129 ; %bb.128: v_dual_mov_b32 v8, s10 :: v_dual_mov_b32 v9, v3 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s9 v_add_co_ci_u32_e32 v13, vcc_lo, s10, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB0_129: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s6 v_add_co_ci_u32_e32 v7, vcc_lo, s7, v7, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, v3 v_dual_mov_b32 v8, s12 :: v_dual_mov_b32 v11, s15 v_dual_mov_b32 v9, s13 :: v_dual_mov_b32 v10, s14 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_137 ; %bb.130: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s4 v_mov_b32_e32 v12, s5 s_clause 0x1 global_load_b64 v[13:14], v10, s[2:3] offset:32 glc global_load_b64 v[0:1], v10, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v0 v_readfirstlane_b32 s11, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v8, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v9, vcc_lo, s11, v5, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB0_133 ; %bb.131: ; %.preheader1.i.i.i31.preheader s_mov_b32 s10, 0 .LBB0_132: ; %.preheader1.i.i.i31 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_132 .LBB0_133: ; %Flow376 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v3, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v2, s10, 0 global_load_b64 v[0:1], v3, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_135 ; %bb.134: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB0_135: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_137 ; %bb.136: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_137: ; %Flow377 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v4, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_138: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_140 ; %bb.139: ; in Loop: Header=BB0_138 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_140: ; in Loop: Header=BB0_138 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_142 ; %bb.141: ; in Loop: Header=BB0_138 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_143 .LBB0_142: ; in Loop: Header=BB0_138 Depth=1 s_mov_b32 s1, -1 .LBB0_143: ; %Flow371 ; in Loop: Header=BB0_138 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_138 ; %bb.144: global_load_b128 v[2:5], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_148 ; %bb.145: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[0:1], v8, s[2:3] offset:40 global_load_b64 v[9:10], v8, s[2:3] offset:24 glc global_load_b64 v[6:7], v8, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v0, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v4, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v5, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] v_dual_cndmask_b32 v5, v5, v12 :: v_dual_cndmask_b32 v4, v4, v11 v_and_b32_e32 v1, v5, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v0, v4, v0 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v0, 24 v_mul_lo_u32 v0, v0, 24 v_add_nc_u32_e32 v1, v11, v1 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v0, vcc_lo, v6, v0 v_mov_b32_e32 v6, v9 v_add_co_ci_u32_e32 v1, vcc_lo, v7, v1, vcc_lo v_mov_b32_e32 v7, v10 global_store_b64 v[0:1], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[6:7], v8, v[4:7], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[6:7], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_148 ; %bb.146: ; %.preheader.i.i.i30.preheader s_mov_b32 s0, 0 .LBB0_147: ; %.preheader.i.i.i30 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[0:1], v[6:7], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[4:7], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[6:7] v_dual_mov_b32 v6, v9 :: v_dual_mov_b32 v7, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_147 .LBB0_148: ; %__ockl_hostcall_preview.exit.i s_or_b32 exec_lo, exec_lo, s1 .LBB0_149: ; %__ockl_printf_append_string_n.exit ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v28 s_waitcnt vmcnt(0) v_mov_b32_e32 v0, 0 v_mov_b32_e32 v1, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v28 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_155 ; %bb.150: v_mov_b32_e32 v4, 0 s_mov_b32 s4, exec_lo global_load_b64 v[7:8], v4, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[0:1], v4, s[2:3] offset:40 global_load_b64 v[5:6], v4, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v0, v0, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v1, v1, 24 v_mul_hi_u32 v9, v0, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v9, v1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v5, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, v6, v1, vcc_lo global_load_b64 v[5:6], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v4, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[0:1], v[7:8] s_cbranch_execz .LBB0_154 ; %bb.151: ; %.preheader3.i.i.i40.preheader s_mov_b32 s5, 0 .LBB0_152: ; %.preheader3.i.i.i40 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[5:6], v4, s[2:3] offset:40 global_load_b64 v[9:10], v4, s[2:3] v_dual_mov_b32 v8, v1 :: v_dual_mov_b32 v7, v0 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) v_mad_u64_u32 v[0:1], null, v5, 24, v[9:10] v_and_b32_e32 v9, v6, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v9, 24, v[1:2] v_mov_b32_e32 v1, v5 global_load_b64 v[5:6], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v4, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[7:8] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_152 ; %bb.153: ; %Flow314 s_or_b32 exec_lo, exec_lo, s5 .LBB0_154: ; %Flow316 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_155: ; %.loopexit4.i.i.i34 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v29, 0 v_readfirstlane_b32 s4, v0 v_readfirstlane_b32 s5, v1 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[4:5], v29, s[2:3] offset:40 global_load_b128 v[6:9], v29, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v4 v_readfirstlane_b32 s7, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_157 ; %bb.156: v_dual_mov_b32 v10, s10 :: v_dual_mov_b32 v11, v29 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v6, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s10, v7, vcc_lo v_dual_mov_b32 v12, 2 :: v_dual_mov_b32 v13, 1 global_store_b128 v[0:1], v[10:13], off offset:8 .LBB0_157: s_or_b32 exec_lo, exec_lo, s11 v_cvt_f64_f32_e32 v[4:5], v31 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[0:1], 6, v[28:29] s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v8, s6 v_add_co_ci_u32_e32 v9, vcc_lo, s7, v9, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v8, v0 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v2, 0xffffff1d, v2, 34 v_add_co_ci_u32_e32 v1, vcc_lo, v9, v1, vcc_lo v_dual_mov_b32 v8, s12 :: v_dual_mov_b32 v9, s13 v_dual_mov_b32 v10, s14 :: v_dual_mov_b32 v11, s15 s_clause 0x3 global_store_b128 v[0:1], v[2:5], off global_store_b128 v[0:1], v[8:11], off offset:16 global_store_b128 v[0:1], v[8:11], off offset:32 global_store_b128 v[0:1], v[8:11], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_165 ; %bb.158: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s4 v_mov_b32_e32 v10, s5 s_clause 0x1 global_load_b64 v[11:12], v8, s[2:3] offset:32 glc global_load_b64 v[0:1], v8, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v0 v_readfirstlane_b32 s11, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v4, vcc_lo, v6, s10 v_add_co_ci_u32_e32 v5, vcc_lo, s11, v7, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[4:5], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[9:12], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[11:12] s_cbranch_execz .LBB0_161 ; %bb.159: ; %.preheader1.i.i.i38.preheader s_mov_b32 s10, 0 .LBB0_160: ; %.preheader1.i.i.i38 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v8, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_160 .LBB0_161: ; %Flow312 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v3, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v2, s10, 0 global_load_b64 v[0:1], v3, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_163 ; %bb.162: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB0_163: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_165 ; %bb.164: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_165: ; %Flow313 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v6, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v7, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_166: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_168 ; %bb.167: ; in Loop: Header=BB0_166 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_168: ; in Loop: Header=BB0_166 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_170 ; %bb.169: ; in Loop: Header=BB0_166 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_171 .LBB0_170: ; in Loop: Header=BB0_166 Depth=1 s_mov_b32 s1, -1 .LBB0_171: ; %Flow307 ; in Loop: Header=BB0_166 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_166 ; %bb.172: s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_176 ; %bb.173: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[2:3] offset:40 global_load_b64 v[7:8], v6, s[2:3] offset:24 glc global_load_b64 v[4:5], v6, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s4 v_add_co_ci_u32_e32 v1, vcc_lo, s5, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_176 ; %bb.174: ; %.preheader.i.i.i37.preheader s_mov_b32 s0, 0 .LBB0_175: ; %.preheader.i.i.i37 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_175 .LBB0_176: ; %__ockl_printf_append_args.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z7computefiifffffffffffff .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 320 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 33 .amdhsa_next_free_sgpr 18 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z7computefiifffffffffffff, .Lfunc_end0-_Z7computefiifffffffffffff ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 7392 ; NumSgprs: 20 ; NumVgprs: 33 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 4 ; NumSGPRsForWavesPerEU: 20 ; NumVGPRsForWavesPerEU: 33 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type .str,@object ; @.str .section .rodata.str1.1,"aMS",@progbits,1 .str: .asciz "%.17g\n" .size .str, 7 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 4 .value_kind: by_value - .offset: 4 .size: 4 .value_kind: by_value - .offset: 8 .size: 4 .value_kind: by_value - .offset: 12 .size: 4 .value_kind: by_value - .offset: 16 .size: 4 .value_kind: by_value - .offset: 20 .size: 4 .value_kind: by_value - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: by_value - .offset: 36 .size: 4 .value_kind: by_value - .offset: 40 .size: 4 .value_kind: by_value - .offset: 44 .size: 4 .value_kind: by_value - .offset: 48 .size: 4 .value_kind: by_value - .offset: 52 .size: 4 .value_kind: by_value - .offset: 56 .size: 4 .value_kind: by_value - .offset: 60 .size: 4 .value_kind: by_value - .offset: 64 .size: 4 .value_kind: hidden_block_count_x - .offset: 68 .size: 4 .value_kind: hidden_block_count_y - .offset: 72 .size: 4 .value_kind: hidden_block_count_z - .offset: 76 .size: 2 .value_kind: hidden_group_size_x - .offset: 78 .size: 2 .value_kind: hidden_group_size_y - .offset: 80 .size: 2 .value_kind: hidden_group_size_z - .offset: 82 .size: 2 .value_kind: hidden_remainder_x - .offset: 84 .size: 2 .value_kind: hidden_remainder_y - .offset: 86 .size: 2 .value_kind: hidden_remainder_z - .offset: 104 .size: 8 .value_kind: hidden_global_offset_x - .offset: 112 .size: 8 .value_kind: hidden_global_offset_y - .offset: 120 .size: 8 .value_kind: hidden_global_offset_z - .offset: 128 .size: 2 .value_kind: hidden_grid_dims - .offset: 144 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 320 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z7computefiifffffffffffff .private_segment_fixed_size: 0 .sgpr_count: 20 .sgpr_spill_count: 0 .symbol: _Z7computefiifffffffffffff.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 33 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
42cacf555f51394fdf02d997576d21c5c04fd661
__global__ void broadcast_kernel(int n, const float* x, float *z) { int i = blockIdx.x*blockDim.x + threadIdx.x; if (i < n) z[i] = x[0]; } void broadcast(int n, const float* x, float *z) { broadcast_kernel<<<(n+255)/256, 256>>>(n, x, z); }
.file "tmpxft_003844e4_00000000-6_broadcast.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2011: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2011: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z40__device_stub__Z16broadcast_kerneliPKfPfiPKfPf .type _Z40__device_stub__Z16broadcast_kerneliPKfPfiPKfPf, @function _Z40__device_stub__Z16broadcast_kerneliPKfPfiPKfPf: .LFB2033: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movl %edi, 28(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rdx, 8(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 28(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 8(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z16broadcast_kerneliPKfPf(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L2: movq 120(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2033: .size _Z40__device_stub__Z16broadcast_kerneliPKfPfiPKfPf, .-_Z40__device_stub__Z16broadcast_kerneliPKfPfiPKfPf .globl _Z16broadcast_kerneliPKfPf .type _Z16broadcast_kerneliPKfPf, @function _Z16broadcast_kerneliPKfPf: .LFB2034: .cfi_startproc endbr64 jmp _Z40__device_stub__Z16broadcast_kerneliPKfPfiPKfPf .cfi_endproc .LFE2034: .size _Z16broadcast_kerneliPKfPf, .-_Z16broadcast_kerneliPKfPf .globl _Z9broadcastiPKfPf .type _Z9broadcastiPKfPf, @function _Z9broadcastiPKfPf: .LFB2008: .cfi_startproc endbr64 leal 255(%rdi), %eax pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 movl $256, %ecx movq %rdx, %r12 cltd pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 movq %rsi, %rbp xorl %r9d, %r9d idivl %ecx pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $32, %rsp .cfi_def_cfa_offset 64 movl %edi, %ebx movl $16777217, %edx xorl %r8d, %r8d salq $8, %rdx movl $1, %ecx movl %eax, 8(%rsp) movabsq $4294967297, %rax movq %rax, 12(%rsp) movq 8(%rsp), %rdi movl 16(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L8 addq $32, %rsp .cfi_remember_state .cfi_def_cfa_offset 32 movq %r12, %rdx movq %rbp, %rsi movl %ebx, %edi popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 jmp _Z40__device_stub__Z16broadcast_kerneliPKfPfiPKfPf .L8: .cfi_restore_state addq $32, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2008: .size _Z9broadcastiPKfPf, .-_Z9broadcastiPKfPf .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z16broadcast_kerneliPKfPf" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2036: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z16broadcast_kerneliPKfPf(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2036: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z16broadcast_kerneliPKfPf .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R4, SR_CTAID.X ; /* 0x0000000000047919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0030*/ IMAD R4, R4, c[0x0][0x0], R3 ; /* 0x0000000004047a24 */ /* 0x001fca00078e0203 */ /*0040*/ ISETP.GE.AND P0, PT, R4, c[0x0][0x160], PT ; /* 0x0000580004007a0c */ /* 0x000fda0003f06270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ MOV R3, c[0x0][0x16c] ; /* 0x00005b0000037a02 */ /* 0x000fe20000000f00 */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0080*/ MOV R2, c[0x0][0x168] ; /* 0x00005a0000027a02 */ /* 0x000fca0000000f00 */ /*0090*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea2000c1e1900 */ /*00a0*/ MOV R5, 0x4 ; /* 0x0000000400057802 */ /* 0x000fca0000000f00 */ /*00b0*/ IMAD.WIDE R4, R4, R5, c[0x0][0x170] ; /* 0x00005c0004047625 */ /* 0x000fca00078e0205 */ /*00c0*/ STG.E [R4.64], R3 ; /* 0x0000000304007986 */ /* 0x004fe2000c101904 */ /*00d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00e0*/ BRA 0xe0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> __global__ void broadcast_kernel(int n, const float* x, float *z) { int i = blockIdx.x*blockDim.x + threadIdx.x; if (i < n) z[i] = x[0]; } void broadcast(int n, const float* x, float *z) { broadcast_kernel<<<(n+255)/256, 256>>>(n, x, z); }
.text .file "broadcast.hip" .globl _Z31__device_stub__broadcast_kerneliPKfPf # -- Begin function _Z31__device_stub__broadcast_kerneliPKfPf .type _Z31__device_stub__broadcast_kerneliPKfPf,@function _Z31__device_stub__broadcast_kerneliPKfPf: # @_Z31__device_stub__broadcast_kerneliPKfPf .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 12(%rsp), %rax movl %edi, (%rax) leaq 40(%rsp), %rcx movq %rsi, (%rcx) leaq 32(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z16broadcast_kerneliPKfPf, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z31__device_stub__broadcast_kerneliPKfPf, .Lfunc_end0-_Z31__device_stub__broadcast_kerneliPKfPf .cfi_endproc # -- End function .globl _Z9broadcastiPKfPf # -- Begin function _Z9broadcastiPKfPf .type _Z9broadcastiPKfPf,@function _Z9broadcastiPKfPf: # @_Z9broadcastiPKfPf .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rdx, %rbx movq %rsi, %r14 movl %edi, %r15d leal 255(%r15), %eax leal 510(%r15), %edi testl %eax, %eax cmovnsl %eax, %edi sarl $8, %edi btsq $32, %rdi movabsq $4294967296, %rdx # imm = 0x100000000 orq $256, %rdx # imm = 0x100 movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax je .LBB1_2 # %bb.1: popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB1_2: .cfi_def_cfa_offset 32 movl %r15d, %edi movq %r14, %rsi movq %rbx, %rdx popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 jmp _Z31__device_stub__broadcast_kerneliPKfPf # TAILCALL .Lfunc_end1: .size _Z9broadcastiPKfPf, .Lfunc_end1-_Z9broadcastiPKfPf .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z16broadcast_kerneliPKfPf, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z16broadcast_kerneliPKfPf,@object # @_Z16broadcast_kerneliPKfPf .section .rodata,"a",@progbits .globl _Z16broadcast_kerneliPKfPf .p2align 3, 0x0 _Z16broadcast_kerneliPKfPf: .quad _Z31__device_stub__broadcast_kerneliPKfPf .size _Z16broadcast_kerneliPKfPf, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z16broadcast_kerneliPKfPf" .size .L__unnamed_1, 27 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z31__device_stub__broadcast_kerneliPKfPf .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z16broadcast_kerneliPKfPf .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z16broadcast_kerneliPKfPf ; -- Begin function _Z16broadcast_kerneliPKfPf .globl _Z16broadcast_kerneliPKfPf .p2align 8 .type _Z16broadcast_kerneliPKfPf,@function _Z16broadcast_kerneliPKfPf: ; @_Z16broadcast_kerneliPKfPf ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x24 s_load_b32 s3, s[0:1], 0x0 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] s_mov_b32 s2, exec_lo v_cmpx_gt_i32_e64 s3, v1 s_cbranch_execz .LBB0_2 ; %bb.1: s_load_b128 s[0:3], s[0:1], 0x8 v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[1:2] s_waitcnt lgkmcnt(0) s_load_b32 s0, s[0:1], 0x0 v_add_co_u32 v0, vcc_lo, s2, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, s3, v1, vcc_lo s_waitcnt lgkmcnt(0) v_mov_b32_e32 v2, s0 global_store_b32 v[0:1], v2, off .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z16broadcast_kerneliPKfPf .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 3 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z16broadcast_kerneliPKfPf, .Lfunc_end0-_Z16broadcast_kerneliPKfPf ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 140 ; NumSgprs: 18 ; NumVgprs: 3 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 3 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 4 .value_kind: by_value - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z16broadcast_kerneliPKfPf .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z16broadcast_kerneliPKfPf.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 3 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
847564e3a11bd2e472607185f59b6acfc4a16ac6
#include <math.h> #include <stdlib.h> #include <stdio.h> #include "unistd.h" #include "time.h" #include "string.h" // Stores temporary shift values __constant__ float dm_shifts[4096]; // ---------------------- Optimised Dedispersion Loop ------------------------------ __global__ void dedisperse_loop(float *outbuff, float *buff, int nsamp, int nchans, float tsamp, float startdm, float dmstep, int maxshift) { extern __shared__ float shared[]; int c, s = threadIdx.x + blockIdx.x * blockDim.x; float shift_temp = (startdm + blockIdx.y * dmstep) / tsamp; for (s = threadIdx.x + blockIdx.x * blockDim.x; s < nsamp; s += blockDim.x * gridDim.x) { shared[threadIdx.x] = 0; for(c = 0; c < nchans; c++) { int shift = c * (nsamp + maxshift) + floor(dm_shifts[c] * shift_temp); shared[threadIdx.x] += buff[s + shift]; } outbuff[blockIdx.y * nsamp + s] = shared[threadIdx.x]; } } // -------------------------- Main Program ----------------------------------- float fch1 = 156, foff = -0.005859375, tsamp = 0.000165, dmstep = 0.02, startdm = 0; int nchans = 1024, nsamp = 1024, tdms = 1024; int gridsize = 128, blocksize = 128; // Process command-line parameters void process_arguments(int argc, char *argv[]) { int i = 1; while((fopen(argv[i], "r")) != NULL) i++; while(i < argc) { if (!strcmp(argv[i], "-nchans")) nchans = atoi(argv[++i]); else if (!strcmp(argv[i], "-nsamp")) nsamp = atoi(argv[++i]); else if (!strcmp(argv[i], "-dmstep")) dmstep = atof(argv[++i]); else if (!strcmp(argv[i], "-startdm")) startdm = atof(argv[++i]); else if (!strcmp(argv[i], "-tdms")) tdms = atoi(argv[++i]); else if (!strcmp(argv[i], "-gridsize")) gridsize = atoi(argv[++i]); else if (!strcmp(argv[i], "-blocksize")) blocksize = atoi(argv[++i]); else if (!strcmp(argv[i], "-tsamp")) tsamp = atof(argv[++i]); else if (!strcmp(argv[i], "-foff")) foff = -atof(argv[++i]); i++; } } // Fill buffer with data (blocking call) void generate_data(float* buffer, int nsamp, int nchans) { for(int i = 0; i < nsamp * nchans; i++) buffer[i] = 0.1; } // DM delay calculation float dmdelay(float f1, float f2) { return(4148.741601 * ((1.0 / f1 / f1) - (1.0 / f2 / f2))); } int main(int argc, char *argv[]) { float *input, *output, *d_input, *d_output; int maxshift, i, j; process_arguments(argc, argv); // Calculate temporary DM-shifts float *dmshifts = (float *) malloc(nchans * sizeof(float)); for (unsigned i = 0; i < nchans; i++) dmshifts[i] = dmdelay(fch1 + (foff * i), fch1); // Calculate maxshift maxshift = ceil(dmshifts[nchans - 1] * (startdm + dmstep * tdms) / tsamp); // Allocate and initialise arrays input = (float *) malloc( (nsamp + maxshift) * nchans * sizeof(float)); output = (float *) malloc( nsamp * tdms * sizeof(float)); for(i = 0; i < nchans; i++) for(j = 0; j < nsamp + maxshift; j++) { input[i * (nsamp + maxshift) + j] = i; } // Initialise CUDA stuff ( cudaSetDevice(1)); cudaEvent_t event_start, event_stop; float timestamp, kernelTime; cudaEventCreate(&event_start); cudaEventCreate(&event_stop); printf("nsamp: %d, nchans: %d, tsamp: %f, startdm: %f, dmstep: %f, tdms: %d, fch1: %f, foff: %f, maxshift: %d\n", nsamp, nchans, tsamp, startdm, dmstep, tdms, fch1, foff, maxshift); // Allocate CUDA memory and copy dmshifts ( cudaMalloc((void **) &d_input, (nsamp + maxshift) * nchans * sizeof(float))); ( cudaMalloc((void **) &d_output, nsamp * tdms * sizeof(float))); ( cudaMemset(d_output, 0, nsamp * tdms * sizeof(float))); ( cudaMemcpyToSymbol(dm_shifts, dmshifts, nchans * sizeof(int)) ); time_t start = time(NULL); // Copy input to GPU cudaEventRecord(event_start, 0); ( cudaMemcpy(d_input, input, (nsamp + maxshift) * nchans * sizeof(float), cudaMemcpyHostToDevice) ); cudaEventRecord(event_stop, 0); cudaEventSynchronize(event_stop); cudaEventElapsedTime(&timestamp, event_start, event_stop); printf("Copied to GPU in: %lf\n", timestamp); dim3 gridDim(nsamp / blocksize, tdms); cudaEventRecord(event_start, 0); dedisperse_loop<<<gridDim, blocksize, 512>>>(d_output, d_input, nsamp, nchans, tsamp, startdm, dmstep, maxshift); cudaEventRecord(event_stop, 0); cudaEventSynchronize(event_stop); cudaEventElapsedTime(&timestamp, event_start, event_stop); printf("Processed in: %lf\n", timestamp); kernelTime = timestamp; // Copy output from GPU cudaEventRecord(event_start, 0); ( cudaMemcpy(output, d_output, nsamp * tdms * sizeof(float), cudaMemcpyDeviceToHost) ); cudaEventRecord(event_stop, 0); cudaEventSynchronize(event_stop); cudaEventElapsedTime(&timestamp, event_start, event_stop); printf("Copied from GPU in: %lf\n", timestamp); // Check values int val = 0; for(i = 0; i < nchans; i++) val += i; /* for(i = 0; i < tdms; i++) for(j = 0; j < nsamp; j++) if (output[i * nsamp + j] != val) printf("Error: dm: %d nsamp: %d value:%f \n", i, j, output[i*nsamp+j]); */ printf("Total time: %d\n", (int) (time(NULL) - start)); printf("Performance: %lf Gflops\n", (nchans * tdms) * (nsamp * 1.0 / kernelTime / 1.0e6)); }
.file "tmpxft_002d3aff_00000000-6_brute_dedisp_imp.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2046: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2046: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "r" .LC1: .string "-nchans" .LC2: .string "-nsamp" .LC3: .string "-dmstep" .LC4: .string "-startdm" .LC5: .string "-tdms" .LC6: .string "-gridsize" .LC7: .string "-blocksize" .LC8: .string "-tsamp" .LC9: .string "-foff" .text .globl _Z17process_argumentsiPPc .type _Z17process_argumentsiPPc, @function _Z17process_argumentsiPPc: .LFB2040: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 movl %edi, %r14d pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 leaq .LC0(%rip), %r12 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 movl $1, %ebp pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movq %rsi, %rbx pushq %rdx .cfi_def_cfa_offset 64 .L3: movq (%rbx,%rbp,8), %rdi movq %r12, %rsi movq %rbp, %r13 incq %rbp call fopen@PLT testq %rax, %rax jne .L3 leaq .LC4(%rip), %r15 .L4: cmpl %r14d, %r13d jge .L19 movslq %r13d, %rax leaq .LC1(%rip), %rsi movq (%rbx,%rax,8), %r12 leaq 0(,%rax,8), %rbp movq %r12, %rdi call strcmp@PLT testl %eax, %eax jne .L5 movq 8(%rbx,%rbp), %rdi call atoi@PLT movl %eax, nchans(%rip) .L8: incl %r13d jmp .L6 .L5: leaq .LC2(%rip), %rsi movq %r12, %rdi call strcmp@PLT testl %eax, %eax jne .L7 movq 8(%rbx,%rbp), %rdi call atoi@PLT movl %eax, nsamp(%rip) jmp .L8 .L7: leaq .LC3(%rip), %rsi movq %r12, %rdi call strcmp@PLT testl %eax, %eax jne .L9 movq 8(%rbx,%rbp), %rdi call atof@PLT cvtsd2ss %xmm0, %xmm0 movss %xmm0, dmstep(%rip) jmp .L8 .L9: movq %r15, %rsi movq %r12, %rdi call strcmp@PLT testl %eax, %eax jne .L10 movq 8(%rbx,%rbp), %rdi call atof@PLT cvtsd2ss %xmm0, %xmm0 movss %xmm0, startdm(%rip) jmp .L8 .L10: leaq .LC5(%rip), %rsi movq %r12, %rdi call strcmp@PLT testl %eax, %eax jne .L11 movq 8(%rbx,%rbp), %rdi call atoi@PLT movl %eax, tdms(%rip) jmp .L8 .L11: leaq .LC6(%rip), %rsi movq %r12, %rdi call strcmp@PLT testl %eax, %eax jne .L12 movq 8(%rbx,%rbp), %rdi call atoi@PLT movl %eax, gridsize(%rip) jmp .L8 .L12: leaq .LC7(%rip), %rsi movq %r12, %rdi call strcmp@PLT testl %eax, %eax jne .L13 movq 8(%rbx,%rbp), %rdi call atoi@PLT movl %eax, blocksize(%rip) jmp .L8 .L13: leaq .LC8(%rip), %rsi movq %r12, %rdi call strcmp@PLT testl %eax, %eax jne .L14 movq 8(%rbx,%rbp), %rdi call atof@PLT cvtsd2ss %xmm0, %xmm0 movss %xmm0, tsamp(%rip) jmp .L8 .L14: leaq .LC9(%rip), %rsi movq %r12, %rdi call strcmp@PLT testl %eax, %eax jne .L6 movq 8(%rbx,%rbp), %rdi call atof@PLT cvtsd2ss %xmm0, %xmm0 xorps .LC10(%rip), %xmm0 movss %xmm0, foff(%rip) jmp .L8 .L6: incl %r13d jmp .L4 .L19: popq %rax .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2040: .size _Z17process_argumentsiPPc, .-_Z17process_argumentsiPPc .globl _Z13generate_dataPfii .type _Z13generate_dataPfii, @function _Z13generate_dataPfii: .LFB2041: .cfi_startproc endbr64 imull %edx, %esi movss .LC11(%rip), %xmm0 xorl %eax, %eax .L21: cmpl %eax, %esi jle .L23 movss %xmm0, (%rdi,%rax,4) incq %rax jmp .L21 .L23: ret .cfi_endproc .LFE2041: .size _Z13generate_dataPfii, .-_Z13generate_dataPfii .globl _Z7dmdelayff .type _Z7dmdelayff, @function _Z7dmdelayff: .LFB2042: .cfi_startproc endbr64 movsd .LC12(%rip), %xmm2 cvtss2sd %xmm0, %xmm3 cvtss2sd %xmm1, %xmm1 movaps %xmm2, %xmm0 divsd %xmm3, %xmm0 divsd %xmm1, %xmm2 divsd %xmm3, %xmm0 divsd %xmm1, %xmm2 subsd %xmm2, %xmm0 mulsd .LC13(%rip), %xmm0 cvtsd2ss %xmm0, %xmm0 ret .cfi_endproc .LFE2042: .size _Z7dmdelayff, .-_Z7dmdelayff .globl _Z43__device_stub__Z15dedisperse_loopPfS_iifffiPfS_iifffi .type _Z43__device_stub__Z15dedisperse_loopPfS_iifffiPfS_iifffi, @function _Z43__device_stub__Z15dedisperse_loopPfS_iifffiPfS_iifffi: .LFB2068: .cfi_startproc endbr64 subq $200, %rsp .cfi_def_cfa_offset 208 movq %rdi, 40(%rsp) leaq 72(%rsp), %rdi movq %rsi, 32(%rsp) leaq 84(%rsp), %rsi movl %edx, 28(%rsp) leaq 56(%rsp), %rdx movl %ecx, 24(%rsp) leaq 64(%rsp), %rcx movl %r8d, 8(%rsp) movss %xmm0, 20(%rsp) movss %xmm1, 16(%rsp) movss %xmm2, 12(%rsp) movq %fs:40, %rax movq %rax, 184(%rsp) xorl %eax, %eax leaq 40(%rsp), %rax movl $1, 80(%rsp) movq %rax, 120(%rsp) leaq 32(%rsp), %rax movq %rax, 128(%rsp) leaq 28(%rsp), %rax movq %rax, 136(%rsp) leaq 24(%rsp), %rax movq %rax, 144(%rsp) leaq 20(%rsp), %rax movq %rax, 152(%rsp) leaq 16(%rsp), %rax movq %rax, 160(%rsp) leaq 12(%rsp), %rax movq %rax, 168(%rsp) leaq 8(%rsp), %rax movq %rax, 176(%rsp) movabsq $4294967297, %rax movq %rax, 72(%rsp) movq %rax, 84(%rsp) movl $1, 92(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L25 pushq 64(%rsp) .cfi_def_cfa_offset 216 leaq _Z15dedisperse_loopPfS_iifffi(%rip), %rdi pushq 64(%rsp) .cfi_def_cfa_offset 224 movq 100(%rsp), %rcx movl 108(%rsp), %r8d movq 88(%rsp), %rsi movl 96(%rsp), %edx leaq 136(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 216 popq %rdx .cfi_def_cfa_offset 208 .L25: movq 184(%rsp), %rax subq %fs:40, %rax je .L27 call __stack_chk_fail@PLT .L27: addq $200, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2068: .size _Z43__device_stub__Z15dedisperse_loopPfS_iifffiPfS_iifffi, .-_Z43__device_stub__Z15dedisperse_loopPfS_iifffiPfS_iifffi .globl _Z15dedisperse_loopPfS_iifffi .type _Z15dedisperse_loopPfS_iifffi, @function _Z15dedisperse_loopPfS_iifffi: .LFB2069: .cfi_startproc endbr64 jmp _Z43__device_stub__Z15dedisperse_loopPfS_iifffiPfS_iifffi .cfi_endproc .LFE2069: .size _Z15dedisperse_loopPfS_iifffi, .-_Z15dedisperse_loopPfS_iifffi .section .rodata.str1.1 .LC14: .string "nsamp: %d, nchans: %d, tsamp: %f, startdm: %f, dmstep: %f, tdms: %d, fch1: %f, foff: %f, maxshift: %d\n" .LC15: .string "Copied to GPU in: %lf\n" .LC16: .string "Processed in: %lf\n" .LC17: .string "Copied from GPU in: %lf\n" .LC18: .string "Total time: %d\n" .LC20: .string "Performance: %lf Gflops\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2043: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $104, %rsp .cfi_def_cfa_offset 160 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax call _Z17process_argumentsiPPc movslq nchans(%rip), %r12 movq %r12, %rbp salq $2, %r12 movq %r12, %rdi call malloc@PLT movss fch1(%rip), %xmm4 movss foff(%rip), %xmm5 movq %rax, %rbx xorl %eax, %eax .L31: cmpl %ebp, %eax jnb .L42 movl %eax, %edx movaps %xmm4, %xmm1 cvtsi2ssq %rdx, %xmm0 mulss %xmm5, %xmm0 addss %xmm4, %xmm0 call _Z7dmdelayff movss %xmm0, (%rbx,%rax,4) incq %rax jmp .L31 .L42: movl tdms(%rip), %r13d cvtsi2ssl %r13d, %xmm0 mulss dmstep(%rip), %xmm0 addss startdm(%rip), %xmm0 mulss -4(%rbx,%r12), %xmm0 divss tsamp(%rip), %xmm0 call ceilf@PLT movl %ebp, %edi movl nsamp(%rip), %edx cvttss2sil %xmm0, %r12d movl %edx, 12(%rsp) leal (%rdx,%r12), %r15d imull %r15d, %edi movslq %edi, %rdi salq $2, %rdi call malloc@PLT movl 12(%rsp), %edx movq %rax, %r14 imull %edx, %r13d movslq %r13d, %rdi salq $2, %rdi call malloc@PLT xorl %ecx, %ecx xorl %edx, %edx movq %rax, %r13 .L35: cmpl %edx, %ebp jle .L37 movslq %ecx, %rax leaq (%r14,%rax,4), %rsi xorl %eax, %eax .L38: cmpl %eax, %r15d jle .L43 cvtsi2ssl %edx, %xmm0 movss %xmm0, (%rsi,%rax,4) incq %rax jmp .L38 .L43: incl %edx addl %r15d, %ecx jmp .L35 .L37: movl $1, %edi leaq 28(%rsp), %rbp call cudaSetDevice@PLT leaq 48(%rsp), %rdi call cudaEventCreate@PLT leaq 56(%rsp), %rdi call cudaEventCreate@PLT movl nchans(%rip), %ecx movl %r12d, %r9d movb $5, %al movl tdms(%rip), %r8d movl nsamp(%rip), %edx leaq .LC14(%rip), %rsi movl $2, %edi cvtss2sd foff(%rip), %xmm4 cvtss2sd fch1(%rip), %xmm3 cvtss2sd dmstep(%rip), %xmm2 cvtss2sd startdm(%rip), %xmm1 cvtss2sd tsamp(%rip), %xmm0 call __printf_chk@PLT movl nsamp(%rip), %esi leaq 32(%rsp), %rdi addl %r12d, %esi imull nchans(%rip), %esi movslq %esi, %rsi salq $2, %rsi call cudaMalloc@PLT movl nsamp(%rip), %esi leaq 40(%rsp), %rdi imull tdms(%rip), %esi movslq %esi, %rsi salq $2, %rsi call cudaMalloc@PLT movl nsamp(%rip), %edx imull tdms(%rip), %edx xorl %esi, %esi movq 40(%rsp), %rdi movslq %edx, %rdx salq $2, %rdx call cudaMemset@PLT movl $1, %r8d xorl %ecx, %ecx movq %rbx, %rsi movslq nchans(%rip), %rdx leaq _ZL9dm_shifts(%rip), %rdi salq $2, %rdx call cudaMemcpyToSymbol@PLT xorl %edi, %edi call time@PLT movq 48(%rsp), %rdi xorl %esi, %esi movq %rax, %rbx call cudaEventRecord@PLT movl nsamp(%rip), %edx movq 32(%rsp), %rdi movq %r14, %rsi movl $1, %ecx addl %r12d, %edx imull nchans(%rip), %edx movslq %edx, %rdx salq $2, %rdx call cudaMemcpy@PLT movq 56(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movq 56(%rsp), %rdi call cudaEventSynchronize@PLT movq 56(%rsp), %rdx movq 48(%rsp), %rsi movq %rbp, %rdi call cudaEventElapsedTime@PLT leaq .LC15(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd 28(%rsp), %xmm0 call __printf_chk@PLT movq 48(%rsp), %rdi movl nsamp(%rip), %eax movl $1, 72(%rsp) cltd idivl blocksize(%rip) xorl %esi, %esi movl %eax, 64(%rsp) movl tdms(%rip), %eax movl %eax, 68(%rsp) call cudaEventRecord@PLT movl blocksize(%rip), %eax movq 64(%rsp), %rdi xorl %r9d, %r9d movl 72(%rsp), %esi movl $512, %r8d movl %eax, 76(%rsp) movabsq $4294967297, %rax movq %rax, 80(%rsp) movl 84(%rsp), %ecx movq 76(%rsp), %rdx call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L39 movl nchans(%rip), %ecx movl nsamp(%rip), %edx movl %r12d, %r8d movss dmstep(%rip), %xmm2 movss startdm(%rip), %xmm1 movss tsamp(%rip), %xmm0 movq 32(%rsp), %rsi movq 40(%rsp), %rdi call _Z43__device_stub__Z15dedisperse_loopPfS_iifffiPfS_iifffi .L39: movq 56(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movq 56(%rsp), %rdi call cudaEventSynchronize@PLT movq 56(%rsp), %rdx movq 48(%rsp), %rsi movq %rbp, %rdi call cudaEventElapsedTime@PLT leaq .LC16(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd 28(%rsp), %xmm0 call __printf_chk@PLT movq 48(%rsp), %rdi xorl %esi, %esi movss 28(%rsp), %xmm2 movss %xmm2, 12(%rsp) call cudaEventRecord@PLT movl nsamp(%rip), %edx movq 40(%rsp), %rsi movq %r13, %rdi imull tdms(%rip), %edx movl $2, %ecx movslq %edx, %rdx salq $2, %rdx call cudaMemcpy@PLT movq 56(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movq 56(%rsp), %rdi call cudaEventSynchronize@PLT movq 56(%rsp), %rdx movq 48(%rsp), %rsi movq %rbp, %rdi call cudaEventElapsedTime@PLT leaq .LC17(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd 28(%rsp), %xmm0 call __printf_chk@PLT xorl %edi, %edi call time@PLT leaq .LC18(%rip), %rsi movl $2, %edi movl %eax, %edx xorl %eax, %eax subl %ebx, %edx call __printf_chk@PLT movss 12(%rsp), %xmm2 cvtsi2sdl nsamp(%rip), %xmm1 leaq .LC20(%rip), %rsi movl nchans(%rip), %eax imull tdms(%rip), %eax movl $2, %edi cvtss2sd %xmm2, %xmm2 divsd %xmm2, %xmm1 cvtsi2sdl %eax, %xmm0 movb $1, %al divsd .LC19(%rip), %xmm1 mulsd %xmm1, %xmm0 call __printf_chk@PLT movq 88(%rsp), %rax subq %fs:40, %rax je .L40 call __stack_chk_fail@PLT .L40: addq $104, %rsp .cfi_def_cfa_offset 56 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2043: .size main, .-main .section .rodata.str1.1 .LC21: .string "_Z15dedisperse_loopPfS_iifffi" .LC22: .string "dm_shifts" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2071: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC21(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z15dedisperse_loopPfS_iifffi(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r8d, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC22(%rip), %rdx movl $16384, %r9d leaq _ZL9dm_shifts(%rip), %rsi pushq $1 .cfi_def_cfa_offset 32 movq %rdx, %rcx call __cudaRegisterVar@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2071: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .globl blocksize .data .align 4 .type blocksize, @object .size blocksize, 4 blocksize: .long 128 .globl gridsize .align 4 .type gridsize, @object .size gridsize, 4 gridsize: .long 128 .globl tdms .align 4 .type tdms, @object .size tdms, 4 tdms: .long 1024 .globl nsamp .align 4 .type nsamp, @object .size nsamp, 4 nsamp: .long 1024 .globl nchans .align 4 .type nchans, @object .size nchans, 4 nchans: .long 1024 .globl startdm .bss .align 4 .type startdm, @object .size startdm, 4 startdm: .zero 4 .globl dmstep .data .align 4 .type dmstep, @object .size dmstep, 4 dmstep: .long 1017370378 .globl tsamp .align 4 .type tsamp, @object .size tsamp, 4 tsamp: .long 959251418 .globl foff .align 4 .type foff, @object .size foff, 4 foff: .long -1145044992 .globl fch1 .align 4 .type fch1, @object .size fch1, 4 fch1: .long 1125908480 .local _ZL9dm_shifts .comm _ZL9dm_shifts,16384,32 .section .rodata.cst16,"aM",@progbits,16 .align 16 .LC10: .long -2147483648 .long 0 .long 0 .long 0 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC11: .long 1036831949 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC12: .long 0 .long 1072693248 .align 8 .LC13: .long -644863570 .long 1085289661 .align 8 .LC19: .long 0 .long 1093567616 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z15dedisperse_loopPfS_iifffi .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R10, SR_CTAID.Y ; /* 0x00000000000a7919 */ /* 0x000e220000002600 */ /*0020*/ MUFU.RCP R2, c[0x0][0x178] ; /* 0x00005e0000027b08 */ /* 0x000e620000001000 */ /*0030*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x180] ; /* 0x00006000ff057624 */ /* 0x000fe400078e00ff */ /*0040*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff037624 */ /* 0x000fc800078e00ff */ /*0050*/ FFMA R3, R2, -R3, 1 ; /* 0x3f80000002037423 */ /* 0x002fc80000000803 */ /*0060*/ FFMA R3, R2, R3, R2 ; /* 0x0000000302037223 */ /* 0x000fe20000000002 */ /*0070*/ I2FP.F32.U32 R0, R10 ; /* 0x0000000a00007245 */ /* 0x001fca0000201000 */ /*0080*/ FFMA R0, R0, R5, c[0x0][0x17c] ; /* 0x00005f0000007623 */ /* 0x000fc80000000005 */ /*0090*/ FCHK P0, R0, c[0x0][0x178] ; /* 0x00005e0000007b02 */ /* 0x000e220000000000 */ /*00a0*/ FFMA R11, R0, R3, RZ ; /* 0x00000003000b7223 */ /* 0x000fc800000000ff */ /*00b0*/ FFMA R2, R11, -c[0x0][0x178], R0 ; /* 0x80005e000b027a23 */ /* 0x000fc80000000000 */ /*00c0*/ FFMA R11, R3, R2, R11 ; /* 0x00000002030b7223 */ /* 0x000fe2000000000b */ /*00d0*/ @!P0 BRA 0x110 ; /* 0x0000003000008947 */ /* 0x001fea0003800000 */ /*00e0*/ MOV R4, 0x100 ; /* 0x0000010000047802 */ /* 0x000fe40000000f00 */ /*00f0*/ CALL.REL.NOINC 0x9c0 ; /* 0x000008c000007944 */ /* 0x000fea0003c00000 */ /*0100*/ MOV R11, R2 ; /* 0x00000002000b7202 */ /* 0x001fe40000000f00 */ /*0110*/ S2R R13, SR_CTAID.X ; /* 0x00000000000d7919 */ /* 0x000e280000002500 */ /*0120*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*0130*/ IMAD R13, R13, c[0x0][0x0], R0 ; /* 0x000000000d0d7a24 */ /* 0x001fca00078e0200 */ /*0140*/ ISETP.GE.AND P0, PT, R13, c[0x0][0x170], PT ; /* 0x00005c000d007a0c */ /* 0x000fda0003f06270 */ /*0150*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0160*/ ISETP.LT.AND P0, PT, RZ, c[0x0][0x174], PT ; /* 0x00005d00ff007a0c */ /* 0x000fe20003f01270 */ /*0170*/ IMAD.MOV.U32 R12, RZ, RZ, c[0x0][0x184] ; /* 0x00006100ff0c7624 */ /* 0x000fe200078e00ff */ /*0180*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0190*/ IADD3 R12, R12, c[0x0][0x170], RZ ; /* 0x00005c000c0c7a10 */ /* 0x000fce0007ffe0ff */ /*01a0*/ @P0 BRA 0x270 ; /* 0x000000c000000947 */ /* 0x000fea0003800000 */ /*01b0*/ BSSY B0, 0x250 ; /* 0x0000009000007945 */ /* 0x000fe20003800000 */ /*01c0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x4 ; /* 0x00000004ff057424 */ /* 0x000fe400078e00ff */ /*01d0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff047624 */ /* 0x000fe400078e00ff */ /*01e0*/ IMAD R2, R10, c[0x0][0x170], R13.reuse ; /* 0x00005c000a027a24 */ /* 0x100fe400078e020d */ /*01f0*/ IMAD R13, R4, c[0x0][0xc], R13 ; /* 0x00000300040d7a24 */ /* 0x000fe400078e020d */ /*0200*/ IMAD.WIDE.U32 R2, R2, R5, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fc600078e0005 */ /*0210*/ ISETP.GE.AND P0, PT, R13, c[0x0][0x170], PT ; /* 0x00005c000d007a0c */ /* 0x000fe40003f06270 */ /*0220*/ STG.E [R2.64], RZ ; /* 0x000000ff02007986 */ /* 0x0001f6000c101904 */ /*0230*/ @!P0 BRA 0x1e0 ; /* 0xffffffa000008947 */ /* 0x001fea000383ffff */ /*0240*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0250*/ MOV R19, RZ ; /* 0x000000ff00137202 */ /* 0x000fe20000000f00 */ /*0260*/ BRA 0x9a0 ; /* 0x0000073000007947 */ /* 0x000fea0003800000 */ /*0270*/ IMAD.MOV.U32 R14, RZ, RZ, c[0x0][0x174] ; /* 0x00005d00ff0e7624 */ /* 0x000fe200078e00ff */ /*0280*/ BSSY B0, 0x9a0 ; /* 0x0000071000007945 */ /* 0x000fe20003800000 */ /*0290*/ IMAD.SHL.U32 R15, R12, 0x2, RZ ; /* 0x000000020c0f7824 */ /* 0x000fc400078e00ff */ /*02a0*/ IMAD R16, R12, 0x3, RZ ; /* 0x000000030c107824 */ /* 0x000fe200078e02ff */ /*02b0*/ IADD3 R2, R14.reuse, -0x1, RZ ; /* 0xffffffff0e027810 */ /* 0x040fe40007ffe0ff */ /*02c0*/ LOP3.LUT R14, R14, 0x3, RZ, 0xc0, !PT ; /* 0x000000030e0e7812 */ /* 0x000fe400078ec0ff */ /*02d0*/ ISETP.GE.U32.AND P0, PT, R2, 0x3, PT ; /* 0x000000030200780c */ /* 0x000fe40003f06070 */ /*02e0*/ IADD3 R17, -R14, c[0x0][0x174], RZ ; /* 0x00005d000e117a10 */ /* 0x000fd00007ffe1ff */ /*02f0*/ ISETP.NE.AND P2, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x000fe20003f45270 */ /*0300*/ IMAD.MOV.U32 R29, RZ, RZ, RZ ; /* 0x000000ffff1d7224 */ /* 0x000fe200078e00ff */ /*0310*/ MOV R19, RZ ; /* 0x000000ff00137202 */ /* 0x000fe20000000f00 */ /*0320*/ @!P0 BRA 0x6a0 ; /* 0x0000037000008947 */ /* 0x000ff40003800000 */ /*0330*/ IMAD.MOV.U32 R21, RZ, RZ, RZ ; /* 0x000000ffff157224 */ /* 0x000fe200078e00ff */ /*0340*/ CS2R R18, SRZ ; /* 0x0000000000127805 */ /* 0x000fe2000001ff00 */ /*0350*/ IMAD.MOV.U32 R25, RZ, RZ, R16 ; /* 0x000000ffff197224 */ /* 0x000fe200078e0010 */ /*0360*/ MOV R27, R15 ; /* 0x0000000f001b7202 */ /* 0x000fe20000000f00 */ /*0370*/ IMAD.MOV.U32 R23, RZ, RZ, R12 ; /* 0x000000ffff177224 */ /* 0x000fe200078e000c */ /*0380*/ MOV R20, R17 ; /* 0x0000001100147202 */ /* 0x000fe20000000f00 */ /*0390*/ IMAD.MOV.U32 R29, RZ, RZ, RZ ; /* 0x000000ffff1d7224 */ /* 0x000fc400078e00ff */ /*03a0*/ LDC.64 R2, c[0x3][R18] ; /* 0x00c0000012027b82 */ /* 0x000e220000000a00 */ /*03b0*/ I2FP.F32.S32 R8, R27 ; /* 0x0000001b00087245 */ /* 0x000fe20000201400 */ /*03c0*/ IMAD.MOV.U32 R31, RZ, RZ, 0x4 ; /* 0x00000004ff1f7424 */ /* 0x000fcc00078e00ff */ /*03d0*/ LDC.64 R4, c[0x3][R18+0x8] ; /* 0x00c0020012047b82 */ /* 0x000e620000000a00 */ /*03e0*/ FMUL R2, R2, R11.reuse ; /* 0x0000000b02027220 */ /* 0x081fe20000400000 */ /*03f0*/ FMUL R6, R3, R11 ; /* 0x0000000b03067220 */ /* 0x000fe20000400000 */ /*0400*/ I2FP.F32.S32 R3, R21 ; /* 0x0000001500037245 */ /* 0x000fc80000201400 */ /*0410*/ FRND.FLOOR R2, R2 ; /* 0x0000000200027307 */ /* 0x000e220000205000 */ /*0420*/ FMUL R7, R4, R11.reuse ; /* 0x0000000b04077220 */ /* 0x082fe20000400000 */ /*0430*/ FMUL R9, R5, R11 ; /* 0x0000000b05097220 */ /* 0x000fe20000400000 */ /*0440*/ I2FP.F32.S32 R5, R23 ; /* 0x0000001700057245 */ /* 0x000fca0000201400 */ /*0450*/ FRND.FLOOR R6, R6 ; /* 0x0000000600067307 */ /* 0x000e700000205000 */ /*0460*/ FRND.FLOOR R7, R7 ; /* 0x0000000700077307 */ /* 0x000ea20000205000 */ /*0470*/ FADD R3, R2, R3 ; /* 0x0000000302037221 */ /* 0x001fce0000000000 */ /*0480*/ FRND.FLOOR R9, R9 ; /* 0x0000000900097307 */ /* 0x000e220000205000 */ /*0490*/ FADD R5, R6, R5 ; /* 0x0000000506057221 */ /* 0x002fe20000000000 */ /*04a0*/ I2FP.F32.S32 R6, R25 ; /* 0x0000001900067245 */ /* 0x000fcc0000201400 */ /*04b0*/ F2I.TRUNC.NTZ R4, R3 ; /* 0x0000000300047305 */ /* 0x000e62000020f100 */ /*04c0*/ FADD R8, R7, R8 ; /* 0x0000000807087221 */ /* 0x004fce0000000000 */ /*04d0*/ F2I.TRUNC.NTZ R2, R5 ; /* 0x0000000500027305 */ /* 0x000ea2000020f100 */ /*04e0*/ FADD R22, R9, R6 ; /* 0x0000000609167221 */ /* 0x001fce0000000000 */ /*04f0*/ F2I.TRUNC.NTZ R8, R8 ; /* 0x0000000800087305 */ /* 0x000e22000020f100 */ /*0500*/ IMAD.IADD R4, R4, 0x1, R13 ; /* 0x0000000104047824 */ /* 0x002fc800078e020d */ /*0510*/ IMAD.WIDE R6, R4, R31, c[0x0][0x168] ; /* 0x00005a0004067625 */ /* 0x000fc600078e021f */ /*0520*/ F2I.TRUNC.NTZ R22, R22 ; /* 0x0000001600167305 */ /* 0x000e62000020f100 */ /*0530*/ IADD3 R2, R2, R13, RZ ; /* 0x0000000d02027210 */ /* 0x004fe40007ffe0ff */ /*0540*/ LDG.E R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea6000c1e1900 */ /*0550*/ IMAD.WIDE R2, R2, R31, c[0x0][0x168] ; /* 0x00005a0002027625 */ /* 0x000fc800078e021f */ /*0560*/ IMAD.IADD R4, R8, 0x1, R13 ; /* 0x0000000108047824 */ /* 0x001fe400078e020d */ /*0570*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ee4000c1e1900 */ /*0580*/ IMAD.WIDE R4, R4, R31, c[0x0][0x168] ; /* 0x00005a0004047625 */ /* 0x000fc800078e021f */ /*0590*/ IMAD.IADD R9, R22, 0x1, R13 ; /* 0x0000000116097824 */ /* 0x002fe400078e020d */ /*05a0*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000f24000c1e1900 */ /*05b0*/ IMAD.WIDE R8, R9, R31, c[0x0][0x168] ; /* 0x00005a0009087625 */ /* 0x000fcc00078e021f */ /*05c0*/ LDG.E R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f62000c1e1900 */ /*05d0*/ IADD3 R20, R20, -0x4, RZ ; /* 0xfffffffc14147810 */ /* 0x000fc80007ffe0ff */ /*05e0*/ ISETP.NE.AND P1, PT, R20, RZ, PT ; /* 0x000000ff1400720c */ /* 0x000fe20003f25270 */ /*05f0*/ IMAD R23, R12.reuse, 0x4, R23 ; /* 0x000000040c177824 */ /* 0x040fe200078e0217 */ /*0600*/ IADD3 R29, R29, 0x4, RZ ; /* 0x000000041d1d7810 */ /* 0x000fe20007ffe0ff */ /*0610*/ IMAD R27, R12.reuse, 0x4, R27 ; /* 0x000000040c1b7824 */ /* 0x040fe200078e021b */ /*0620*/ LEA R21, R12.reuse, R21, 0x2 ; /* 0x000000150c157211 */ /* 0x040fe400078e10ff */ /*0630*/ LEA R25, R12, R25, 0x2 ; /* 0x000000190c197211 */ /* 0x000fe400078e10ff */ /*0640*/ IADD3 R18, R18, 0x10, RZ ; /* 0x0000001012127810 */ /* 0x000fe20007ffe0ff */ /*0650*/ FADD R19, R6, R19 ; /* 0x0000001306137221 */ /* 0x004fc80000000000 */ /*0660*/ FADD R19, R19, R2 ; /* 0x0000000213137221 */ /* 0x008fc80000000000 */ /*0670*/ FADD R19, R19, R4 ; /* 0x0000000413137221 */ /* 0x010fc80000000000 */ /*0680*/ FADD R19, R19, R8 ; /* 0x0000000813137221 */ /* 0x020fe20000000000 */ /*0690*/ @P1 BRA 0x3a0 ; /* 0xfffffd0000001947 */ /* 0x000fea000383ffff */ /*06a0*/ @!P2 BRA 0x910 ; /* 0x000002600000a947 */ /* 0x000fea0003800000 */ /*06b0*/ IMAD.SHL.U32 R4, R29, 0x4, RZ ; /* 0x000000041d047824 */ /* 0x000fe400078e00ff */ /*06c0*/ IMAD R29, R12, R29, RZ ; /* 0x0000001d0c1d7224 */ /* 0x000fe400078e02ff */ /*06d0*/ LDC R2, c[0x3][R4] ; /* 0x00c0000004027b82 */ /* 0x000e220000000800 */ /*06e0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x4 ; /* 0x00000004ff097424 */ /* 0x000fe200078e00ff */ /*06f0*/ FMUL R5, R2, R11 ; /* 0x0000000b02057220 */ /* 0x001fe20000400000 */ /*0700*/ I2FP.F32.S32 R2, R29 ; /* 0x0000001d00027245 */ /* 0x000fca0000201400 */ /*0710*/ FRND.FLOOR R5, R5 ; /* 0x0000000500057307 */ /* 0x000e240000205000 */ /*0720*/ FADD R6, R2, R5 ; /* 0x0000000502067221 */ /* 0x001fcc0000000000 */ /*0730*/ F2I.TRUNC.NTZ R6, R6 ; /* 0x0000000600067305 */ /* 0x000e24000020f100 */ /*0740*/ IADD3 R2, R6, R13, RZ ; /* 0x0000000d06027210 */ /* 0x001fca0007ffe0ff */ /*0750*/ IMAD.WIDE R2, R2, R9, c[0x0][0x168] ; /* 0x00005a0002027625 */ /* 0x000fcc00078e0209 */ /*0760*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea2000c1e1900 */ /*0770*/ ISETP.NE.AND P1, PT, R14, 0x1, PT ; /* 0x000000010e00780c */ /* 0x000fe20003f25270 */ /*0780*/ FADD R19, R19, R2 ; /* 0x0000000213137221 */ /* 0x004fd80000000000 */ /*0790*/ @!P1 BRA 0x910 ; /* 0x0000017000009947 */ /* 0x000fea0003800000 */ /*07a0*/ ISETP.NE.AND P1, PT, R14, 0x2, PT ; /* 0x000000020e00780c */ /* 0x000fe20003f25270 */ /*07b0*/ LDC R2, c[0x3][R4+0x4] ; /* 0x00c0010004027b82 */ /* 0x000e220000000800 */ /*07c0*/ IMAD.IADD R5, R12, 0x1, R29 ; /* 0x000000010c057824 */ /* 0x000fd600078e021d */ /*07d0*/ @P1 LDC R6, c[0x3][R4+0x8] ; /* 0x00c0020004061b82 */ /* 0x000e620000000800 */ /*07e0*/ FMUL R3, R2, R11 ; /* 0x0000000b02037220 */ /* 0x001fe20000400000 */ /*07f0*/ I2FP.F32.S32 R2, R5 ; /* 0x0000000500027245 */ /* 0x000fe20000201400 */ /*0800*/ @P1 IMAD.IADD R5, R12, 0x1, R5 ; /* 0x000000010c051824 */ /* 0x000fc800078e0205 */ /*0810*/ FRND.FLOOR R3, R3 ; /* 0x0000000300037307 */ /* 0x000e220000205000 */ /*0820*/ @P1 I2FP.F32.S32 R5, R5 ; /* 0x0000000500051245 */ /* 0x000fe20000201400 */ /*0830*/ @P1 FMUL R7, R6, R11 ; /* 0x0000000b06071220 */ /* 0x002fcc0000400000 */ /*0840*/ @P1 FRND.FLOOR R8, R7 ; /* 0x0000000700081307 */ /* 0x000e620000205000 */ /*0850*/ FADD R6, R2, R3 ; /* 0x0000000302067221 */ /* 0x001fce0000000000 */ /*0860*/ F2I.TRUNC.NTZ R6, R6 ; /* 0x0000000600067305 */ /* 0x000e22000020f100 */ /*0870*/ @P1 FADD R8, R5, R8 ; /* 0x0000000805081221 */ /* 0x002fce0000000000 */ /*0880*/ @P1 F2I.TRUNC.NTZ R8, R8 ; /* 0x0000000800081305 */ /* 0x000e62000020f100 */ /*0890*/ IADD3 R2, R6, R13, RZ ; /* 0x0000000d06027210 */ /* 0x001fca0007ffe0ff */ /*08a0*/ IMAD.WIDE R2, R2, R9, c[0x0][0x168] ; /* 0x00005a0002027625 */ /* 0x000fc800078e0209 */ /*08b0*/ @P1 IMAD.IADD R4, R8, 0x1, R13 ; /* 0x0000000108041824 */ /* 0x002fe400078e020d */ /*08c0*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea4000c1e1900 */ /*08d0*/ @P1 IMAD.WIDE R4, R4, R9, c[0x0][0x168] ; /* 0x00005a0004041625 */ /* 0x000fcc00078e0209 */ /*08e0*/ @P1 LDG.E R4, [R4.64] ; /* 0x0000000404041981 */ /* 0x000ee2000c1e1900 */ /*08f0*/ FADD R19, R19, R2 ; /* 0x0000000213137221 */ /* 0x004fc80000000000 */ /*0900*/ @P1 FADD R19, R19, R4 ; /* 0x0000000413131221 */ /* 0x008fe20000000000 */ /*0910*/ IMAD.MOV.U32 R3, RZ, RZ, 0x4 ; /* 0x00000004ff037424 */ /* 0x000fe200078e00ff */ /*0920*/ MOV R4, c[0x0][0x0] ; /* 0x0000000000047a02 */ /* 0x000fe20000000f00 */ /*0930*/ IMAD R2, R10, c[0x0][0x170], R13 ; /* 0x00005c000a027a24 */ /* 0x000fc800078e020d */ /*0940*/ IMAD.WIDE.U32 R2, R2, R3, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fc800078e0003 */ /*0950*/ IMAD R13, R4, c[0x0][0xc], R13 ; /* 0x00000300040d7a24 */ /* 0x000fe200078e020d */ /*0960*/ STG.E [R2.64], R19 ; /* 0x0000001302007986 */ /* 0x0001e8000c101904 */ /*0970*/ ISETP.GE.AND P1, PT, R13, c[0x0][0x170], PT ; /* 0x00005c000d007a0c */ /* 0x000fda0003f26270 */ /*0980*/ @!P1 BRA 0x2f0 ; /* 0xfffff96000009947 */ /* 0x001fea000383ffff */ /*0990*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*09a0*/ STS [R0.X4], R19 ; /* 0x0000001300007388 */ /* 0x000fe20000004800 */ /*09b0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*09c0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff027624 */ /* 0x000fe200078e00ff */ /*09d0*/ SHF.R.U32.HI R3, RZ, 0x17, R0.reuse ; /* 0x00000017ff037819 */ /* 0x100fe20000011600 */ /*09e0*/ IMAD.MOV.U32 R6, RZ, RZ, R0 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0000 */ /*09f0*/ MOV R7, c[0x0][0x178] ; /* 0x00005e0000077a02 */ /* 0x000fe40000000f00 */ /*0a00*/ SHF.R.U32.HI R5, RZ, 0x17, R2 ; /* 0x00000017ff057819 */ /* 0x000fe40000011602 */ /*0a10*/ LOP3.LUT R3, R3, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff03037812 */ /* 0x000fe400078ec0ff */ /*0a20*/ LOP3.LUT R5, R5, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff05057812 */ /* 0x000fc400078ec0ff */ /*0a30*/ IADD3 R9, R3, -0x1, RZ ; /* 0xffffffff03097810 */ /* 0x000fe40007ffe0ff */ /*0a40*/ IADD3 R11, R5, -0x1, RZ ; /* 0xffffffff050b7810 */ /* 0x000fc80007ffe0ff */ /*0a50*/ ISETP.GT.U32.AND P0, PT, R11, 0xfd, PT ; /* 0x000000fd0b00780c */ /* 0x000fc80003f04070 */ /*0a60*/ ISETP.GT.U32.OR P0, PT, R9, 0xfd, P0 ; /* 0x000000fd0900780c */ /* 0x000fda0000704470 */ /*0a70*/ @!P0 IMAD.MOV.U32 R8, RZ, RZ, RZ ; /* 0x000000ffff088224 */ /* 0x000fe200078e00ff */ /*0a80*/ @!P0 BRA 0xc00 ; /* 0x0000017000008947 */ /* 0x000fea0003800000 */ /*0a90*/ FSETP.GTU.FTZ.AND P1, PT, |R2|, +INF , PT ; /* 0x7f8000000200780b */ /* 0x000fe40003f3c200 */ /*0aa0*/ FSETP.GTU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fc80003f1c200 */ /*0ab0*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000703570 */ /*0ac0*/ @P0 BRA 0xfe0 ; /* 0x0000051000000947 */ /* 0x000fea0003800000 */ /*0ad0*/ LOP3.LUT P0, RZ, R7, 0x7fffffff, R6, 0xc8, !PT ; /* 0x7fffffff07ff7812 */ /* 0x000fda000780c806 */ /*0ae0*/ @!P0 BRA 0xfc0 ; /* 0x000004d000008947 */ /* 0x000fea0003800000 */ /*0af0*/ FSETP.NEU.FTZ.AND P2, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fe40003f5d200 */ /*0b00*/ FSETP.NEU.FTZ.AND P1, PT, |R2|, +INF , PT ; /* 0x7f8000000200780b */ /* 0x000fe40003f3d200 */ /*0b10*/ FSETP.NEU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fd60003f1d200 */ /*0b20*/ @!P1 BRA !P2, 0xfc0 ; /* 0x0000049000009947 */ /* 0x000fea0005000000 */ /*0b30*/ LOP3.LUT P2, RZ, R6, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff06ff7812 */ /* 0x000fc8000784c0ff */ /*0b40*/ PLOP3.LUT P1, PT, P1, P2, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000f24572 */ /*0b50*/ @P1 BRA 0xfa0 ; /* 0x0000044000001947 */ /* 0x000fea0003800000 */ /*0b60*/ LOP3.LUT P1, RZ, R7, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff07ff7812 */ /* 0x000fc8000782c0ff */ /*0b70*/ PLOP3.LUT P0, PT, P0, P1, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000702572 */ /*0b80*/ @P0 BRA 0xf70 ; /* 0x000003e000000947 */ /* 0x000fea0003800000 */ /*0b90*/ ISETP.GE.AND P0, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x000fe40003f06270 */ /*0ba0*/ ISETP.GE.AND P1, PT, R11, RZ, PT ; /* 0x000000ff0b00720c */ /* 0x000fd60003f26270 */ /*0bb0*/ @P0 IMAD.MOV.U32 R8, RZ, RZ, RZ ; /* 0x000000ffff080224 */ /* 0x000fe200078e00ff */ /*0bc0*/ @!P0 MOV R8, 0xffffffc0 ; /* 0xffffffc000088802 */ /* 0x000fe20000000f00 */ /*0bd0*/ @!P0 FFMA R6, R0, 1.84467440737095516160e+19, RZ ; /* 0x5f80000000068823 */ /* 0x000fe200000000ff */ /*0be0*/ @!P1 FFMA R7, R2, 1.84467440737095516160e+19, RZ ; /* 0x5f80000002079823 */ /* 0x000fe400000000ff */ /*0bf0*/ @!P1 IADD3 R8, R8, 0x40, RZ ; /* 0x0000004008089810 */ /* 0x000fe40007ffe0ff */ /*0c00*/ LEA R0, R5, 0xc0800000, 0x17 ; /* 0xc080000005007811 */ /* 0x000fe400078eb8ff */ /*0c10*/ IADD3 R3, R3, -0x7f, RZ ; /* 0xffffff8103037810 */ /* 0x000fc60007ffe0ff */ /*0c20*/ IMAD.IADD R7, R7, 0x1, -R0 ; /* 0x0000000107077824 */ /* 0x000fe400078e0a00 */ /*0c30*/ IMAD R0, R3.reuse, -0x800000, R6 ; /* 0xff80000003007824 */ /* 0x040fe200078e0206 */ /*0c40*/ IADD3 R3, R3, 0x7f, -R5 ; /* 0x0000007f03037810 */ /* 0x000fe20007ffe805 */ /*0c50*/ MUFU.RCP R2, R7 ; /* 0x0000000700027308 */ /* 0x000e220000001000 */ /*0c60*/ FADD.FTZ R9, -R7, -RZ ; /* 0x800000ff07097221 */ /* 0x000fc60000010100 */ /*0c70*/ IMAD.IADD R3, R3, 0x1, R8 ; /* 0x0000000103037824 */ /* 0x000fe200078e0208 */ /*0c80*/ FFMA R11, R2, R9, 1 ; /* 0x3f800000020b7423 */ /* 0x001fc80000000009 */ /*0c90*/ FFMA R13, R2, R11, R2 ; /* 0x0000000b020d7223 */ /* 0x000fc80000000002 */ /*0ca0*/ FFMA R2, R0, R13, RZ ; /* 0x0000000d00027223 */ /* 0x000fc800000000ff */ /*0cb0*/ FFMA R11, R9, R2, R0 ; /* 0x00000002090b7223 */ /* 0x000fc80000000000 */ /*0cc0*/ FFMA R6, R13, R11, R2 ; /* 0x0000000b0d067223 */ /* 0x000fc80000000002 */ /*0cd0*/ FFMA R9, R9, R6, R0 ; /* 0x0000000609097223 */ /* 0x000fc80000000000 */ /*0ce0*/ FFMA R2, R13, R9, R6 ; /* 0x000000090d027223 */ /* 0x000fca0000000006 */ /*0cf0*/ SHF.R.U32.HI R0, RZ, 0x17, R2 ; /* 0x00000017ff007819 */ /* 0x000fc80000011602 */ /*0d00*/ LOP3.LUT R0, R0, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff00007812 */ /* 0x000fc800078ec0ff */ /*0d10*/ IADD3 R7, R0, R3, RZ ; /* 0x0000000300077210 */ /* 0x000fc80007ffe0ff */ /*0d20*/ IADD3 R0, R7, -0x1, RZ ; /* 0xffffffff07007810 */ /* 0x000fc80007ffe0ff */ /*0d30*/ ISETP.GE.U32.AND P0, PT, R0, 0xfe, PT ; /* 0x000000fe0000780c */ /* 0x000fda0003f06070 */ /*0d40*/ @!P0 BRA 0xf50 ; /* 0x0000020000008947 */ /* 0x000fea0003800000 */ /*0d50*/ ISETP.GT.AND P0, PT, R7, 0xfe, PT ; /* 0x000000fe0700780c */ /* 0x000fda0003f04270 */ /*0d60*/ @P0 BRA 0xf20 ; /* 0x000001b000000947 */ /* 0x000fea0003800000 */ /*0d70*/ ISETP.GE.AND P0, PT, R7, 0x1, PT ; /* 0x000000010700780c */ /* 0x000fda0003f06270 */ /*0d80*/ @P0 BRA 0xff0 ; /* 0x0000026000000947 */ /* 0x000fea0003800000 */ /*0d90*/ ISETP.GE.AND P0, PT, R7, -0x18, PT ; /* 0xffffffe80700780c */ /* 0x000fe40003f06270 */ /*0da0*/ LOP3.LUT R2, R2, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000002027812 */ /* 0x000fd600078ec0ff */ /*0db0*/ @!P0 BRA 0xff0 ; /* 0x0000023000008947 */ /* 0x000fea0003800000 */ /*0dc0*/ FFMA.RZ R0, R13.reuse, R9.reuse, R6.reuse ; /* 0x000000090d007223 */ /* 0x1c0fe2000000c006 */ /*0dd0*/ FFMA.RM R3, R13, R9.reuse, R6.reuse ; /* 0x000000090d037223 */ /* 0x180fe20000004006 */ /*0de0*/ ISETP.NE.AND P2, PT, R7.reuse, RZ, PT ; /* 0x000000ff0700720c */ /* 0x040fe40003f45270 */ /*0df0*/ ISETP.NE.AND P1, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f25270 */ /*0e00*/ LOP3.LUT R5, R0, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff00057812 */ /* 0x000fe200078ec0ff */ /*0e10*/ FFMA.RP R0, R13, R9, R6 ; /* 0x000000090d007223 */ /* 0x000fe20000008006 */ /*0e20*/ IADD3 R6, R7, 0x20, RZ ; /* 0x0000002007067810 */ /* 0x000fe20007ffe0ff */ /*0e30*/ IMAD.MOV R7, RZ, RZ, -R7 ; /* 0x000000ffff077224 */ /* 0x000fe200078e0a07 */ /*0e40*/ LOP3.LUT R5, R5, 0x800000, RZ, 0xfc, !PT ; /* 0x0080000005057812 */ /* 0x000fc400078efcff */ /*0e50*/ FSETP.NEU.FTZ.AND P0, PT, R0, R3, PT ; /* 0x000000030000720b */ /* 0x000fe40003f1d000 */ /*0e60*/ SHF.L.U32 R6, R5, R6, RZ ; /* 0x0000000605067219 */ /* 0x000fe400000006ff */ /*0e70*/ SEL R0, R7, RZ, P2 ; /* 0x000000ff07007207 */ /* 0x000fe40001000000 */ /*0e80*/ ISETP.NE.AND P1, PT, R6, RZ, P1 ; /* 0x000000ff0600720c */ /* 0x000fe40000f25270 */ /*0e90*/ SHF.R.U32.HI R0, RZ, R0, R5 ; /* 0x00000000ff007219 */ /* 0x000fe40000011605 */ /*0ea0*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40000703570 */ /*0eb0*/ SHF.R.U32.HI R6, RZ, 0x1, R0 ; /* 0x00000001ff067819 */ /* 0x000fe40000011600 */ /*0ec0*/ SEL R3, RZ, 0x1, !P0 ; /* 0x00000001ff037807 */ /* 0x000fc80004000000 */ /*0ed0*/ LOP3.LUT R3, R3, 0x1, R6, 0xf8, !PT ; /* 0x0000000103037812 */ /* 0x000fc800078ef806 */ /*0ee0*/ LOP3.LUT R3, R3, R0, RZ, 0xc0, !PT ; /* 0x0000000003037212 */ /* 0x000fca00078ec0ff */ /*0ef0*/ IMAD.IADD R3, R6, 0x1, R3 ; /* 0x0000000106037824 */ /* 0x000fca00078e0203 */ /*0f00*/ LOP3.LUT R2, R3, R2, RZ, 0xfc, !PT ; /* 0x0000000203027212 */ /* 0x000fe200078efcff */ /*0f10*/ BRA 0xff0 ; /* 0x000000d000007947 */ /* 0x000fea0003800000 */ /*0f20*/ LOP3.LUT R2, R2, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000002027812 */ /* 0x000fc800078ec0ff */ /*0f30*/ LOP3.LUT R2, R2, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000002027812 */ /* 0x000fe200078efcff */ /*0f40*/ BRA 0xff0 ; /* 0x000000a000007947 */ /* 0x000fea0003800000 */ /*0f50*/ LEA R2, R3, R2, 0x17 ; /* 0x0000000203027211 */ /* 0x000fe200078eb8ff */ /*0f60*/ BRA 0xff0 ; /* 0x0000008000007947 */ /* 0x000fea0003800000 */ /*0f70*/ LOP3.LUT R2, R7, 0x80000000, R6, 0x48, !PT ; /* 0x8000000007027812 */ /* 0x000fc800078e4806 */ /*0f80*/ LOP3.LUT R2, R2, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000002027812 */ /* 0x000fe200078efcff */ /*0f90*/ BRA 0xff0 ; /* 0x0000005000007947 */ /* 0x000fea0003800000 */ /*0fa0*/ LOP3.LUT R2, R7, 0x80000000, R6, 0x48, !PT ; /* 0x8000000007027812 */ /* 0x000fe200078e4806 */ /*0fb0*/ BRA 0xff0 ; /* 0x0000003000007947 */ /* 0x000fea0003800000 */ /*0fc0*/ MUFU.RSQ R2, -QNAN ; /* 0xffc0000000027908 */ /* 0x000e220000001400 */ /*0fd0*/ BRA 0xff0 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0fe0*/ FADD.FTZ R2, R0, c[0x0][0x178] ; /* 0x00005e0000027621 */ /* 0x000fe20000010000 */ /*0ff0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x0 ; /* 0x00000000ff057424 */ /* 0x000fc800078e00ff */ /*1000*/ RET.REL.NODEC R4 0x0 ; /* 0xffffeff004007950 */ /* 0x000fea0003c3ffff */ /*1010*/ BRA 0x1010; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*1020*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1030*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1040*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1050*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1060*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1070*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1080*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1090*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*10a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*10b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*10c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*10d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*10e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*10f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <math.h> #include <stdlib.h> #include <stdio.h> #include "unistd.h" #include "time.h" #include "string.h" // Stores temporary shift values __constant__ float dm_shifts[4096]; // ---------------------- Optimised Dedispersion Loop ------------------------------ __global__ void dedisperse_loop(float *outbuff, float *buff, int nsamp, int nchans, float tsamp, float startdm, float dmstep, int maxshift) { extern __shared__ float shared[]; int c, s = threadIdx.x + blockIdx.x * blockDim.x; float shift_temp = (startdm + blockIdx.y * dmstep) / tsamp; for (s = threadIdx.x + blockIdx.x * blockDim.x; s < nsamp; s += blockDim.x * gridDim.x) { shared[threadIdx.x] = 0; for(c = 0; c < nchans; c++) { int shift = c * (nsamp + maxshift) + floor(dm_shifts[c] * shift_temp); shared[threadIdx.x] += buff[s + shift]; } outbuff[blockIdx.y * nsamp + s] = shared[threadIdx.x]; } } // -------------------------- Main Program ----------------------------------- float fch1 = 156, foff = -0.005859375, tsamp = 0.000165, dmstep = 0.02, startdm = 0; int nchans = 1024, nsamp = 1024, tdms = 1024; int gridsize = 128, blocksize = 128; // Process command-line parameters void process_arguments(int argc, char *argv[]) { int i = 1; while((fopen(argv[i], "r")) != NULL) i++; while(i < argc) { if (!strcmp(argv[i], "-nchans")) nchans = atoi(argv[++i]); else if (!strcmp(argv[i], "-nsamp")) nsamp = atoi(argv[++i]); else if (!strcmp(argv[i], "-dmstep")) dmstep = atof(argv[++i]); else if (!strcmp(argv[i], "-startdm")) startdm = atof(argv[++i]); else if (!strcmp(argv[i], "-tdms")) tdms = atoi(argv[++i]); else if (!strcmp(argv[i], "-gridsize")) gridsize = atoi(argv[++i]); else if (!strcmp(argv[i], "-blocksize")) blocksize = atoi(argv[++i]); else if (!strcmp(argv[i], "-tsamp")) tsamp = atof(argv[++i]); else if (!strcmp(argv[i], "-foff")) foff = -atof(argv[++i]); i++; } } // Fill buffer with data (blocking call) void generate_data(float* buffer, int nsamp, int nchans) { for(int i = 0; i < nsamp * nchans; i++) buffer[i] = 0.1; } // DM delay calculation float dmdelay(float f1, float f2) { return(4148.741601 * ((1.0 / f1 / f1) - (1.0 / f2 / f2))); } int main(int argc, char *argv[]) { float *input, *output, *d_input, *d_output; int maxshift, i, j; process_arguments(argc, argv); // Calculate temporary DM-shifts float *dmshifts = (float *) malloc(nchans * sizeof(float)); for (unsigned i = 0; i < nchans; i++) dmshifts[i] = dmdelay(fch1 + (foff * i), fch1); // Calculate maxshift maxshift = ceil(dmshifts[nchans - 1] * (startdm + dmstep * tdms) / tsamp); // Allocate and initialise arrays input = (float *) malloc( (nsamp + maxshift) * nchans * sizeof(float)); output = (float *) malloc( nsamp * tdms * sizeof(float)); for(i = 0; i < nchans; i++) for(j = 0; j < nsamp + maxshift; j++) { input[i * (nsamp + maxshift) + j] = i; } // Initialise CUDA stuff ( hipSetDevice(1)); hipEvent_t event_start, event_stop; float timestamp, kernelTime; hipEventCreate(&event_start); hipEventCreate(&event_stop); printf("nsamp: %d, nchans: %d, tsamp: %f, startdm: %f, dmstep: %f, tdms: %d, fch1: %f, foff: %f, maxshift: %d\n", nsamp, nchans, tsamp, startdm, dmstep, tdms, fch1, foff, maxshift); // Allocate CUDA memory and copy dmshifts ( hipMalloc((void **) &d_input, (nsamp + maxshift) * nchans * sizeof(float))); ( hipMalloc((void **) &d_output, nsamp * tdms * sizeof(float))); ( hipMemset(d_output, 0, nsamp * tdms * sizeof(float))); ( hipMemcpyToSymbol(HIP_SYMBOL(dm_shifts), dmshifts, nchans * sizeof(int)) ); time_t start = time(NULL); // Copy input to GPU hipEventRecord(event_start, 0); ( hipMemcpy(d_input, input, (nsamp + maxshift) * nchans * sizeof(float), hipMemcpyHostToDevice) ); hipEventRecord(event_stop, 0); hipEventSynchronize(event_stop); hipEventElapsedTime(&timestamp, event_start, event_stop); printf("Copied to GPU in: %lf\n", timestamp); dim3 gridDim(nsamp / blocksize, tdms); hipEventRecord(event_start, 0); dedisperse_loop<<<gridDim, blocksize, 512>>>(d_output, d_input, nsamp, nchans, tsamp, startdm, dmstep, maxshift); hipEventRecord(event_stop, 0); hipEventSynchronize(event_stop); hipEventElapsedTime(&timestamp, event_start, event_stop); printf("Processed in: %lf\n", timestamp); kernelTime = timestamp; // Copy output from GPU hipEventRecord(event_start, 0); ( hipMemcpy(output, d_output, nsamp * tdms * sizeof(float), hipMemcpyDeviceToHost) ); hipEventRecord(event_stop, 0); hipEventSynchronize(event_stop); hipEventElapsedTime(&timestamp, event_start, event_stop); printf("Copied from GPU in: %lf\n", timestamp); // Check values int val = 0; for(i = 0; i < nchans; i++) val += i; /* for(i = 0; i < tdms; i++) for(j = 0; j < nsamp; j++) if (output[i * nsamp + j] != val) printf("Error: dm: %d nsamp: %d value:%f \n", i, j, output[i*nsamp+j]); */ printf("Total time: %d\n", (int) (time(NULL) - start)); printf("Performance: %lf Gflops\n", (nchans * tdms) * (nsamp * 1.0 / kernelTime / 1.0e6)); }
.text .file "brute_dedisp_imp.hip" .globl _Z30__device_stub__dedisperse_loopPfS_iifffi # -- Begin function _Z30__device_stub__dedisperse_loopPfS_iifffi .type _Z30__device_stub__dedisperse_loopPfS_iifffi,@function _Z30__device_stub__dedisperse_loopPfS_iifffi: # @_Z30__device_stub__dedisperse_loopPfS_iifffi .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $160, %rsp .cfi_def_cfa_offset 208 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 56(%rsp), %rax movq %rdi, (%rax) leaq 48(%rsp), %rdi movq %rsi, (%rdi) leaq 28(%rsp), %rsi movl %edx, (%rsi) leaq 24(%rsp), %rdx movl %ecx, (%rdx) leaq 20(%rsp), %rcx movss %xmm0, (%rcx) leaq 16(%rsp), %r9 movss %xmm1, (%r9) leaq 12(%rsp), %r10 movss %xmm2, (%r10) leaq 8(%rsp), %r11 movl %r8d, (%r11) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) movq %r9, 40(%rbx) movq %r10, 48(%rbx) movq %r11, 56(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 40(%rsp), %r12 leaq 32(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z15dedisperse_loopPfS_iifffi, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $176, %rsp .cfi_adjust_cfa_offset -176 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z30__device_stub__dedisperse_loopPfS_iifffi, .Lfunc_end0-_Z30__device_stub__dedisperse_loopPfS_iifffi .cfi_endproc # -- End function .section .rodata.cst16,"aM",@progbits,16 .p2align 4, 0x0 # -- Begin function _Z17process_argumentsiPPc .LCPI1_0: .long 0x80000000 # float -0 .long 0x80000000 # float -0 .long 0x80000000 # float -0 .long 0x80000000 # float -0 .text .globl _Z17process_argumentsiPPc .type _Z17process_argumentsiPPc,@function _Z17process_argumentsiPPc: # @_Z17process_argumentsiPPc .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %rbx movl %edi, %ebp xorl %r15d, %r15d .LBB1_1: # =>This Inner Loop Header: Depth=1 movq 8(%rbx,%r15,8), %rdi movl $.L.str, %esi callq fopen incq %r15 testq %rax, %rax jne .LBB1_1 jmp .LBB1_2 .LBB1_3: # %.lr.ph # in Loop: Header=BB1_2 Depth=1 movslq %r15d, %r12 movq (%rbx,%r12,8), %r14 movl $.L.str.1, %esi movq %r14, %rdi callq strcmp testl %eax, %eax je .LBB1_4 # %bb.5: # in Loop: Header=BB1_2 Depth=1 movl $.L.str.2, %esi movq %r14, %rdi callq strcmp testl %eax, %eax je .LBB1_6 # %bb.7: # in Loop: Header=BB1_2 Depth=1 movl $.L.str.3, %esi movq %r14, %rdi callq strcmp testl %eax, %eax je .LBB1_8 # %bb.9: # in Loop: Header=BB1_2 Depth=1 movl $.L.str.4, %esi movq %r14, %rdi callq strcmp testl %eax, %eax je .LBB1_10 # %bb.11: # in Loop: Header=BB1_2 Depth=1 movl $.L.str.5, %esi movq %r14, %rdi callq strcmp testl %eax, %eax je .LBB1_12 # %bb.13: # in Loop: Header=BB1_2 Depth=1 movl $.L.str.6, %esi movq %r14, %rdi callq strcmp testl %eax, %eax je .LBB1_14 # %bb.15: # in Loop: Header=BB1_2 Depth=1 movl $.L.str.7, %esi movq %r14, %rdi callq strcmp testl %eax, %eax je .LBB1_16 # %bb.17: # in Loop: Header=BB1_2 Depth=1 movl $.L.str.8, %esi movq %r14, %rdi callq strcmp testl %eax, %eax je .LBB1_18 # %bb.19: # in Loop: Header=BB1_2 Depth=1 movl $.L.str.9, %esi movq %r14, %rdi callq strcmp testl %eax, %eax jne .LBB1_21 # %bb.20: # in Loop: Header=BB1_2 Depth=1 leal 1(%r12), %r15d movq 8(%rbx,%r12,8), %rdi callq atof cvtsd2ss %xmm0, %xmm0 xorps .LCPI1_0(%rip), %xmm0 movss %xmm0, foff(%rip) jmp .LBB1_21 .LBB1_4: # in Loop: Header=BB1_2 Depth=1 leal 1(%r12), %r15d movq 8(%rbx,%r12,8), %rdi callq atoi movl %eax, nchans(%rip) jmp .LBB1_21 .LBB1_6: # in Loop: Header=BB1_2 Depth=1 leal 1(%r12), %r15d movq 8(%rbx,%r12,8), %rdi callq atoi movl %eax, nsamp(%rip) jmp .LBB1_21 .LBB1_8: # in Loop: Header=BB1_2 Depth=1 leal 1(%r12), %r15d movq 8(%rbx,%r12,8), %rdi callq atof cvtsd2ss %xmm0, %xmm0 movss %xmm0, dmstep(%rip) jmp .LBB1_21 .LBB1_10: # in Loop: Header=BB1_2 Depth=1 leal 1(%r12), %r15d movq 8(%rbx,%r12,8), %rdi callq atof cvtsd2ss %xmm0, %xmm0 movss %xmm0, startdm(%rip) jmp .LBB1_21 .LBB1_12: # in Loop: Header=BB1_2 Depth=1 leal 1(%r12), %r15d movq 8(%rbx,%r12,8), %rdi callq atoi movl %eax, tdms(%rip) jmp .LBB1_21 .LBB1_14: # in Loop: Header=BB1_2 Depth=1 leal 1(%r12), %r15d movq 8(%rbx,%r12,8), %rdi callq atoi movl %eax, gridsize(%rip) jmp .LBB1_21 .LBB1_16: # in Loop: Header=BB1_2 Depth=1 leal 1(%r12), %r15d movq 8(%rbx,%r12,8), %rdi callq atoi movl %eax, blocksize(%rip) jmp .LBB1_21 .LBB1_18: # in Loop: Header=BB1_2 Depth=1 leal 1(%r12), %r15d movq 8(%rbx,%r12,8), %rdi callq atof cvtsd2ss %xmm0, %xmm0 movss %xmm0, tsamp(%rip) .LBB1_21: # in Loop: Header=BB1_2 Depth=1 incl %r15d .LBB1_2: # %.preheader # =>This Inner Loop Header: Depth=1 cmpl %ebp, %r15d jl .LBB1_3 # %bb.22: # %._crit_edge popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z17process_argumentsiPPc, .Lfunc_end1-_Z17process_argumentsiPPc .cfi_endproc # -- End function .globl _Z13generate_dataPfii # -- Begin function _Z13generate_dataPfii .type _Z13generate_dataPfii,@function _Z13generate_dataPfii: # @_Z13generate_dataPfii .cfi_startproc # %bb.0: imull %edx, %esi testl %esi, %esi jle .LBB2_3 # %bb.1: # %.lr.ph.preheader movl %esi, %eax xorl %ecx, %ecx .LBB2_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 movl $1036831949, (%rdi,%rcx,4) # imm = 0x3DCCCCCD incq %rcx cmpq %rcx, %rax jne .LBB2_2 .LBB2_3: # %._crit_edge retq .Lfunc_end2: .size _Z13generate_dataPfii, .Lfunc_end2-_Z13generate_dataPfii .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _Z7dmdelayff .LCPI3_0: .quad 0x3ff0000000000000 # double 1 .LCPI3_1: .quad 0x40b034bdd99029ae # double 4148.7416009999997 .text .globl _Z7dmdelayff .type _Z7dmdelayff,@function _Z7dmdelayff: # @_Z7dmdelayff .cfi_startproc # %bb.0: cvtss2sd %xmm0, %xmm0 movsd .LCPI3_0(%rip), %xmm2 # xmm2 = mem[0],zero movapd %xmm2, %xmm3 divsd %xmm0, %xmm3 divsd %xmm0, %xmm3 xorps %xmm0, %xmm0 cvtss2sd %xmm1, %xmm0 divsd %xmm0, %xmm2 divsd %xmm0, %xmm2 subsd %xmm2, %xmm3 mulsd .LCPI3_1(%rip), %xmm3 xorps %xmm0, %xmm0 cvtsd2ss %xmm3, %xmm0 retq .Lfunc_end3: .size _Z7dmdelayff, .Lfunc_end3-_Z7dmdelayff .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function main .LCPI4_0: .quad 0x3ff0000000000000 # double 1 .LCPI4_1: .quad 0x40b034bdd99029ae # double 4148.7416009999997 .LCPI4_2: .quad 0x412e848000000000 # double 1.0E+6 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $72, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 callq _Z17process_argumentsiPPc movslq nchans(%rip), %rbx leaq (,%rbx,4), %rdi callq malloc movq %rax, %r15 movl %ebx, %r13d testq %rbx, %rbx movq %rbx, 48(%rsp) # 8-byte Spill je .LBB4_1 # %bb.12: # %.lr.ph movss fch1(%rip), %xmm0 # xmm0 = mem[0],zero,zero,zero movss foff(%rip), %xmm1 # xmm1 = mem[0],zero,zero,zero cvtss2sd %xmm0, %xmm4 movsd .LCPI4_0(%rip), %xmm2 # xmm2 = mem[0],zero movapd %xmm2, %xmm3 divsd %xmm4, %xmm3 divsd %xmm4, %xmm3 xorl %eax, %eax movsd .LCPI4_1(%rip), %xmm4 # xmm4 = mem[0],zero .LBB4_13: # =>This Inner Loop Header: Depth=1 movl %eax, %ecx xorps %xmm5, %xmm5 cvtsi2ss %rcx, %xmm5 mulss %xmm1, %xmm5 addss %xmm0, %xmm5 cvtss2sd %xmm5, %xmm5 movapd %xmm2, %xmm6 divsd %xmm5, %xmm6 divsd %xmm5, %xmm6 subsd %xmm3, %xmm6 mulsd %xmm4, %xmm6 xorps %xmm5, %xmm5 cvtsd2ss %xmm6, %xmm5 movss %xmm5, (%r15,%rax,4) incq %rax cmpq %rax, %r13 jne .LBB4_13 # %bb.2: # %._crit_edge.loopexit movss -4(%r15,%rbx,4), %xmm1 # xmm1 = mem[0],zero,zero,zero jmp .LBB4_3 .LBB4_1: # implicit-def: $xmm1 .LBB4_3: # %._crit_edge movl tdms(%rip), %r14d xorps %xmm0, %xmm0 cvtsi2ss %r14d, %xmm0 mulss dmstep(%rip), %xmm0 addss startdm(%rip), %xmm0 mulss %xmm1, %xmm0 divss tsamp(%rip), %xmm0 callq ceilf@PLT cvttss2si %xmm0, %eax movl nsamp(%rip), %ebx movq %rax, 24(%rsp) # 8-byte Spill leal (%rbx,%rax), %ebp movl %ebp, %eax imull %r13d, %eax movslq %eax, %rdi shlq $2, %rdi callq malloc movq %rax, %r12 imull %r14d, %ebx movslq %ebx, %rdi shlq $2, %rdi callq malloc movq %rax, 56(%rsp) # 8-byte Spill testl %r13d, %r13d jle .LBB4_9 # %bb.4: # %.preheader.lr.ph movl 48(%rsp), %eax # 4-byte Reload movl %ebp, %ecx xorl %edx, %edx xorl %esi, %esi .LBB4_5: # %.preheader # =>This Loop Header: Depth=1 # Child Loop BB4_7 Depth 2 testl %ebp, %ebp jle .LBB4_8 # %bb.6: # %.lr.ph44 # in Loop: Header=BB4_5 Depth=1 movl %edx, %edi leaq (%r12,%rdi,4), %rdi xorps %xmm0, %xmm0 cvtsi2ss %esi, %xmm0 xorl %r8d, %r8d .LBB4_7: # Parent Loop BB4_5 Depth=1 # => This Inner Loop Header: Depth=2 movss %xmm0, (%rdi,%r8,4) incq %r8 cmpq %r8, %rcx jne .LBB4_7 .LBB4_8: # %._crit_edge45 # in Loop: Header=BB4_5 Depth=1 incq %rsi addl %ebp, %edx cmpq %rax, %rsi jne .LBB4_5 .LBB4_9: # %._crit_edge47 movl $1, %edi callq hipSetDevice leaq 16(%rsp), %rdi callq hipEventCreate leaq 8(%rsp), %rdi callq hipEventCreate movl nsamp(%rip), %esi xorps %xmm0, %xmm0 cvtss2sd tsamp(%rip), %xmm0 xorps %xmm1, %xmm1 cvtss2sd startdm(%rip), %xmm1 movl nchans(%rip), %edx xorps %xmm2, %xmm2 cvtss2sd dmstep(%rip), %xmm2 movl tdms(%rip), %ecx xorps %xmm3, %xmm3 cvtss2sd fch1(%rip), %xmm3 xorps %xmm4, %xmm4 cvtss2sd foff(%rip), %xmm4 movl $.L.str.10, %edi movq 24(%rsp), %rbp # 8-byte Reload movl %ebp, %r8d movb $5, %al callq printf movslq nsamp(%rip), %rax movslq %ebp, %r14 addq %r14, %rax movslq nchans(%rip), %rsi imulq %rax, %rsi shlq $2, %rsi leaq 64(%rsp), %rbx movq %rbx, %rdi callq hipMalloc movslq nsamp(%rip), %rax movslq tdms(%rip), %rsi imulq %rax, %rsi shlq $2, %rsi leaq 40(%rsp), %r13 movq %r13, %rdi callq hipMalloc movq (%r13), %rdi movslq nsamp(%rip), %rax movslq tdms(%rip), %rdx imulq %rax, %rdx shlq $2, %rdx xorl %esi, %esi callq hipMemset movslq nchans(%rip), %rdx shlq $2, %rdx movl $dm_shifts, %edi movq %r15, %rsi xorl %ecx, %ecx movl $1, %r8d callq hipMemcpyToSymbol xorl %edi, %edi callq time movq %rax, %r15 leaq 16(%rsp), %r13 movq (%r13), %rdi xorl %esi, %esi callq hipEventRecord movq (%rbx), %rdi movslq nsamp(%rip), %rax addq %r14, %rax movslq nchans(%rip), %rdx imulq %rax, %rdx shlq $2, %rdx movq %r12, %rsi movl $1, %ecx callq hipMemcpy leaq 8(%rsp), %rbx movq (%rbx), %rdi xorl %esi, %esi callq hipEventRecord movq (%rbx), %rdi callq hipEventSynchronize movq (%r13), %rsi movq (%rbx), %rdx leaq 36(%rsp), %rbx movq %rbx, %rdi callq hipEventElapsedTime cvtss2sd (%rbx), %xmm0 movl $.L.str.11, %edi movb $1, %al callq printf movl nsamp(%rip), %eax cltd idivl blocksize(%rip) # kill: def $eax killed $eax def $rax movl tdms(%rip), %ebx shlq $32, %rbx orq %rax, %rbx movq (%r13), %rdi xorl %esi, %esi callq hipEventRecord movl blocksize(%rip), %edx btsq $32, %rdx movl $512, %r8d # imm = 0x200 movq %rbx, %rdi movl $1, %esi movl $1, %ecx xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB4_11 # %bb.10: movq 40(%rsp), %rdi movq 64(%rsp), %rsi movl nsamp(%rip), %edx movl nchans(%rip), %ecx movss tsamp(%rip), %xmm0 # xmm0 = mem[0],zero,zero,zero movss startdm(%rip), %xmm1 # xmm1 = mem[0],zero,zero,zero movss dmstep(%rip), %xmm2 # xmm2 = mem[0],zero,zero,zero movl %ebp, %r8d callq _Z30__device_stub__dedisperse_loopPfS_iifffi .LBB4_11: movq 8(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movq 8(%rsp), %rdi callq hipEventSynchronize movq 16(%rsp), %rsi movq 8(%rsp), %rdx leaq 36(%rsp), %rbx movq %rbx, %rdi callq hipEventElapsedTime xorps %xmm0, %xmm0 cvtss2sd (%rbx), %xmm0 movl $.L.str.12, %edi movb $1, %al callq printf movq 16(%rsp), %rdi xorps %xmm0, %xmm0 cvtss2sd (%rbx), %xmm0 movsd %xmm0, 24(%rsp) # 8-byte Spill xorl %esi, %esi callq hipEventRecord movq 40(%rsp), %rsi movslq nsamp(%rip), %rax movslq tdms(%rip), %rdx imulq %rax, %rdx shlq $2, %rdx movq 56(%rsp), %rdi # 8-byte Reload movl $2, %ecx callq hipMemcpy movq 8(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movq 8(%rsp), %rdi callq hipEventSynchronize movq 16(%rsp), %rsi movq 8(%rsp), %rdx movq %rbx, %rdi callq hipEventElapsedTime xorps %xmm0, %xmm0 cvtss2sd (%rbx), %xmm0 movl $.L.str.13, %edi movb $1, %al callq printf xorl %edi, %edi callq time subl %r15d, %eax movl $.L.str.14, %edi movl %eax, %esi xorl %eax, %eax callq printf movl tdms(%rip), %eax imull nchans(%rip), %eax xorps %xmm1, %xmm1 cvtsi2sd %eax, %xmm1 xorps %xmm0, %xmm0 cvtsi2sdl nsamp(%rip), %xmm0 divsd 24(%rsp), %xmm0 # 8-byte Folded Reload divsd .LCPI4_2(%rip), %xmm0 mulsd %xmm1, %xmm0 movl $.L.str.15, %edi movb $1, %al callq printf xorl %eax, %eax addq $72, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end4: .size main, .Lfunc_end4-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB5_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB5_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z15dedisperse_loopPfS_iifffi, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $0, 8(%rsp) movl $1, (%rsp) movl $dm_shifts, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movl $16384, %r9d # imm = 0x4000 movq %rbx, %rdi xorl %r8d, %r8d callq __hipRegisterVar movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end5: .size __hip_module_ctor, .Lfunc_end5-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB6_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB6_2: retq .Lfunc_end6: .size __hip_module_dtor, .Lfunc_end6-__hip_module_dtor .cfi_endproc # -- End function .type dm_shifts,@object # @dm_shifts .local dm_shifts .comm dm_shifts,16384,16 .type _Z15dedisperse_loopPfS_iifffi,@object # @_Z15dedisperse_loopPfS_iifffi .section .rodata,"a",@progbits .globl _Z15dedisperse_loopPfS_iifffi .p2align 3, 0x0 _Z15dedisperse_loopPfS_iifffi: .quad _Z30__device_stub__dedisperse_loopPfS_iifffi .size _Z15dedisperse_loopPfS_iifffi, 8 .type fch1,@object # @fch1 .data .globl fch1 .p2align 2, 0x0 fch1: .long 0x431c0000 # float 156 .size fch1, 4 .type foff,@object # @foff .globl foff .p2align 2, 0x0 foff: .long 0xbbc00000 # float -0.005859375 .size foff, 4 .type tsamp,@object # @tsamp .globl tsamp .p2align 2, 0x0 tsamp: .long 0x392d03da # float 1.65000005E-4 .size tsamp, 4 .type dmstep,@object # @dmstep .globl dmstep .p2align 2, 0x0 dmstep: .long 0x3ca3d70a # float 0.0199999996 .size dmstep, 4 .type startdm,@object # @startdm .bss .globl startdm .p2align 2, 0x0 startdm: .long 0x00000000 # float 0 .size startdm, 4 .type nchans,@object # @nchans .data .globl nchans .p2align 2, 0x0 nchans: .long 1024 # 0x400 .size nchans, 4 .type nsamp,@object # @nsamp .globl nsamp .p2align 2, 0x0 nsamp: .long 1024 # 0x400 .size nsamp, 4 .type tdms,@object # @tdms .globl tdms .p2align 2, 0x0 tdms: .long 1024 # 0x400 .size tdms, 4 .type gridsize,@object # @gridsize .globl gridsize .p2align 2, 0x0 gridsize: .long 128 # 0x80 .size gridsize, 4 .type blocksize,@object # @blocksize .globl blocksize .p2align 2, 0x0 blocksize: .long 128 # 0x80 .size blocksize, 4 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "r" .size .L.str, 2 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "-nchans" .size .L.str.1, 8 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "-nsamp" .size .L.str.2, 7 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "-dmstep" .size .L.str.3, 8 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz "-startdm" .size .L.str.4, 9 .type .L.str.5,@object # @.str.5 .L.str.5: .asciz "-tdms" .size .L.str.5, 6 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz "-gridsize" .size .L.str.6, 10 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz "-blocksize" .size .L.str.7, 11 .type .L.str.8,@object # @.str.8 .L.str.8: .asciz "-tsamp" .size .L.str.8, 7 .type .L.str.9,@object # @.str.9 .L.str.9: .asciz "-foff" .size .L.str.9, 6 .type .L.str.10,@object # @.str.10 .L.str.10: .asciz "nsamp: %d, nchans: %d, tsamp: %f, startdm: %f, dmstep: %f, tdms: %d, fch1: %f, foff: %f, maxshift: %d\n" .size .L.str.10, 103 .type .L.str.11,@object # @.str.11 .L.str.11: .asciz "Copied to GPU in: %lf\n" .size .L.str.11, 23 .type .L.str.12,@object # @.str.12 .L.str.12: .asciz "Processed in: %lf\n" .size .L.str.12, 19 .type .L.str.13,@object # @.str.13 .L.str.13: .asciz "Copied from GPU in: %lf\n" .size .L.str.13, 25 .type .L.str.14,@object # @.str.14 .L.str.14: .asciz "Total time: %d\n" .size .L.str.14, 16 .type .L.str.15,@object # @.str.15 .L.str.15: .asciz "Performance: %lf Gflops\n" .size .L.str.15, 25 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z15dedisperse_loopPfS_iifffi" .size .L__unnamed_1, 30 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "dm_shifts" .size .L__unnamed_2, 10 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z30__device_stub__dedisperse_loopPfS_iifffi .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym dm_shifts .addrsig_sym _Z15dedisperse_loopPfS_iifffi .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z15dedisperse_loopPfS_iifffi ; -- Begin function _Z15dedisperse_loopPfS_iifffi .globl _Z15dedisperse_loopPfS_iifffi .p2align 8 .type _Z15dedisperse_loopPfS_iifffi,@function _Z15dedisperse_loopPfS_iifffi: ; @_Z15dedisperse_loopPfS_iifffi ; %bb.0: s_clause 0x1 s_load_b32 s8, s[0:1], 0x34 s_load_b128 s[4:7], s[0:1], 0x10 s_add_u32 s2, s0, 40 s_addc_u32 s3, s1, 0 s_waitcnt lgkmcnt(0) s_and_b32 s12, s8, 0xffff s_mov_b32 s8, exec_lo v_mad_u64_u32 v[1:2], null, s14, s12, v[0:1] s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_i32_e64 s4, v1 s_cbranch_execz .LBB0_7 ; %bb.1: ; %.lr.ph26 s_clause 0x1 s_load_b64 s[16:17], s[0:1], 0x20 s_load_b128 s[8:11], s[0:1], 0x0 v_cvt_f32_u32_e32 v2, s15 s_cmp_gt_i32 s5, 0 s_mul_i32 s15, s15, s4 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_fma_f32 v2, v2, s16, s7 s_load_b32 s7, s[2:3], 0x0 s_mov_b32 s2, 0 s_cselect_b32 s3, -1, 0 v_div_scale_f32 v3, null, s6, s6, v2 v_div_scale_f32 v6, vcc_lo, v2, s6, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_4) | instid1(VALU_DEP_1) v_rcp_f32_e32 v4, v3 s_waitcnt_depctr 0xfff v_fma_f32 v5, -v3, v4, 1.0 s_waitcnt lgkmcnt(0) s_mul_i32 s7, s7, s12 v_fmac_f32_e32 v4, v5, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v5, v6, v4 v_fma_f32 v7, -v3, v5, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmac_f32_e32 v5, v7, v4 v_fma_f32 v3, -v3, v5, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_div_fmas_f32 v3, v3, v4, v5 v_div_fixup_f32 v4, v3, s6, v2 v_mov_b32_e32 v3, 0 s_add_i32 s6, s17, s4 .LBB0_2: ; =>This Loop Header: Depth=1 ; Child Loop BB0_4 Depth 2 v_mov_b32_e32 v5, 0 s_and_not1_b32 vcc_lo, exec_lo, s3 s_cbranch_vccnz .LBB0_5 ; %bb.3: ; %.lr.ph.preheader ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v5, 0 s_mov_b32 s12, 0 s_mov_b32 s13, s5 s_getpc_b64 s[0:1] s_add_u32 s0, s0, dm_shifts@rel32@lo+4 s_addc_u32 s1, s1, dm_shifts@rel32@hi+12 .LBB0_4: ; %.lr.ph ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_load_b32 s14, s[0:1], 0x0 v_cvt_f32_i32_e32 v6, s12 s_add_i32 s13, s13, -1 s_add_i32 s12, s12, s6 s_add_u32 s0, s0, 4 s_addc_u32 s1, s1, 0 s_cmp_lg_u32 s13, 0 s_waitcnt lgkmcnt(0) v_mul_f32_e32 v2, s14, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_floor_f32_e32 v2, v2 v_add_f32_e32 v2, v2, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cvt_i32_f32_e32 v2, v2 v_add_nc_u32_e32 v6, v1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v7, 31, v6 v_lshlrev_b64 v[6:7], 2, v[6:7] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, s10, v6 v_add_co_ci_u32_e32 v7, vcc_lo, s11, v7, vcc_lo global_load_b32 v2, v[6:7], off s_waitcnt vmcnt(0) v_add_f32_e32 v5, v2, v5 s_cbranch_scc1 .LBB0_4 .LBB0_5: ; %._crit_edge ; in Loop: Header=BB0_2 Depth=1 v_add_nc_u32_e32 v2, s15, v1 v_add_nc_u32_e32 v1, s7, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b64 v[6:7], 2, v[2:3] v_cmp_le_i32_e32 vcc_lo, s4, v1 s_or_b32 s2, vcc_lo, s2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v6, s0, s8, v6 v_add_co_ci_u32_e64 v7, s0, s9, v7, s0 global_store_b32 v[6:7], v5, off s_and_not1_b32 exec_lo, exec_lo, s2 s_cbranch_execnz .LBB0_2 ; %bb.6: ; %._crit_edge27 s_or_b32 exec_lo, exec_lo, s2 v_lshl_add_u32 v0, v0, 2, 0 ds_store_b32 v0, v5 .LBB0_7: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z15dedisperse_loopPfS_iifffi .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 296 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 8 .amdhsa_next_free_sgpr 18 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z15dedisperse_loopPfS_iifffi, .Lfunc_end0-_Z15dedisperse_loopPfS_iifffi ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 496 ; NumSgprs: 20 ; NumVgprs: 8 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 20 ; NumVGPRsForWavesPerEU: 8 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .protected dm_shifts ; @dm_shifts .type dm_shifts,@object .section .bss,"aw",@nobits .globl dm_shifts .p2align 4, 0x0 dm_shifts: .zero 16384 .size dm_shifts, 16384 .type __hip_cuid_,@object ; @__hip_cuid_ .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym dm_shifts .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: by_value - .offset: 20 .size: 4 .value_kind: by_value - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: by_value - .offset: 36 .size: 4 .value_kind: by_value - .offset: 40 .size: 4 .value_kind: hidden_block_count_x - .offset: 44 .size: 4 .value_kind: hidden_block_count_y - .offset: 48 .size: 4 .value_kind: hidden_block_count_z - .offset: 52 .size: 2 .value_kind: hidden_group_size_x - .offset: 54 .size: 2 .value_kind: hidden_group_size_y - .offset: 56 .size: 2 .value_kind: hidden_group_size_z - .offset: 58 .size: 2 .value_kind: hidden_remainder_x - .offset: 60 .size: 2 .value_kind: hidden_remainder_y - .offset: 62 .size: 2 .value_kind: hidden_remainder_z - .offset: 80 .size: 8 .value_kind: hidden_global_offset_x - .offset: 88 .size: 8 .value_kind: hidden_global_offset_y - .offset: 96 .size: 8 .value_kind: hidden_global_offset_z - .offset: 104 .size: 2 .value_kind: hidden_grid_dims - .offset: 160 .size: 4 .value_kind: hidden_dynamic_lds_size .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 296 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z15dedisperse_loopPfS_iifffi .private_segment_fixed_size: 0 .sgpr_count: 20 .sgpr_spill_count: 0 .symbol: _Z15dedisperse_loopPfS_iifffi.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 8 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
d85cb6c3c036169ec6e9aa22f849838ab1d459dc
#define t_max 1 #define t 1 /* (u[0][0][0][0][0]=((alpha*(ux[1][0][0][0][1]-ux[-1][0][0][0][1]))+((beta*(uy[0][1][0][0][2]-uy[0][-1][0][0][2]))+(gamma*(uz[0][0][1][0][3]-uz[0][0][-1][0][3]))))) */ __global__ void divergence(float * * u_0_0_out, float * u_0_0, float * ux_1_0, float * uy_2_0, float * uz_3_0, float alpha, float beta, float gamma, int x_max, int y_max, int z_max) { /* float * const u__u_0[16] = { u_0_0 } ; float * const u__ux_1[16] = { ux_1_0 } ; float * const u__uy_2[16] = { uy_2_0 } ; float * const u__uz_3[16] = { uz_3_0 } ; */ int _idx0; int _idx1; int _idx2; int _idx3; int _idx4; int _idx5; int idx_1_2; int p_idx_x; int p_idx_x_max; int p_idx_y; int p_idx_y_max; int p_idx_z; int p_idx_z_max; int size_1_1; int size_1_2; //int t; int tmp; /* Initializations */ size_1_1=(y_max/blockDim.y); size_1_2=(z_max/blockDim.z); idx_1_2=(blockIdx.y/size_1_2); tmp=(blockIdx.y-(idx_1_2*size_1_2)); p_idx_x=(threadIdx.x+(blockDim.x*blockIdx.x)); p_idx_x_max=(p_idx_x+1); p_idx_y=(threadIdx.y+(tmp*blockDim.y)); p_idx_y_max=(p_idx_y+1); p_idx_z=(threadIdx.z+(idx_1_2*blockDim.z)); p_idx_z_max=(p_idx_z+1); /* Implementation */ /* //for t = 1..t_max by 1 parallel 1 <level 0> schedule { ... } */ //for (t=1; t<=t_max; t+=1) { /* Index bounds calculations for iterators in p[t=t, s=(1, 1, 1)][0] */ /* u[t=(t+1), s=p[t=?, s=?][0]][0]=stencil(u[t=t, s=p[t=?, s=?][0]][0]) */ /* _idx0 = (((((((p_idx_z*x_max)+((2*p_idx_z)*t))*y_max)+(p_idx_y*x_max))+((2*p_idx_y)*t))+p_idx_x)+2) */ _idx0=(((((((p_idx_z*x_max)+((2*p_idx_z)*t))*y_max)+(p_idx_y*x_max))+((2*p_idx_y)*t))+p_idx_x)+2); /* _idx1 = ((((((p_idx_z*x_max)+((2*p_idx_z)*t))*y_max)+(p_idx_y*x_max))+((2*p_idx_y)*t))+p_idx_x) */ _idx1=(_idx0-2); /* _idx2 = ((((p_idx_z*x_max)*y_max)+(((((2*p_idx_z)*t)+p_idx_y)+2)*x_max))+p_idx_x) */ _idx2=(((_idx1-(((2*p_idx_z)*t)*y_max))+((((2*p_idx_z)*t)+2)*x_max))-((2*p_idx_y)*t)); /* _idx3 = ((((p_idx_z*x_max)*y_max)+((((2*p_idx_z)*t)+p_idx_y)*x_max))+p_idx_x) */ _idx3=(_idx2-(2*x_max)); /* _idx4 = (((((p_idx_z+2)*x_max)*y_max)+(p_idx_y*x_max))+p_idx_x) */ _idx4=((_idx3+((2*x_max)*y_max))-(((2*p_idx_z)*t)*x_max)); /* _idx5 = ((((p_idx_z*x_max)*y_max)+(p_idx_y*x_max))+p_idx_x) */ _idx5=(_idx4-((2*x_max)*y_max)); u_0_0[_idx5]=((alpha*(ux_1_0[_idx0]-ux_1_0[_idx1]))+((beta*(uy_2_0[_idx2]-uy_2_0[_idx3]))+(gamma*(uz_3_0[_idx4]-uz_3_0[_idx5])))); } } __global__ void initialize(float * u_0_0, float * ux_1_0, float * uy_2_0, float * uz_3_0, float alpha, float beta, float gamma, int x_max, int y_max, int z_max) { float * const u__u_0[16] = { u_0_0 } ; float * const u__ux_1[16] = { ux_1_0 } ; float * const u__uy_2[16] = { uy_2_0 } ; float * const u__uz_3[16] = { uz_3_0 } ; int _idx0; int _idx1; int _idx2; int _idx3; int _idx4; int _idx5; int idx_1_2; int p_idx_x; int p_idx_x_max; int p_idx_y; int p_idx_y_max; int p_idx_z; int p_idx_z_max; int size_1_1; int size_1_2; //int t; int tmp; /* Initializations */ size_1_1=(y_max/blockDim.y); size_1_2=(z_max/blockDim.z); idx_1_2=(blockIdx.y/size_1_2); tmp=(blockIdx.y-(idx_1_2*size_1_2)); p_idx_x=(threadIdx.x+(blockDim.x*blockIdx.x)); p_idx_x_max=(p_idx_x+1); p_idx_y=(threadIdx.y+(tmp*blockDim.y)); p_idx_y_max=(p_idx_y+1); p_idx_z=(threadIdx.z+(idx_1_2*blockDim.z)); p_idx_z_max=(p_idx_z+1); /* Implementation */ /* for t = 1..t_max by 1 parallel 1 <level 0> schedule { ... } */ //for (t=1; t<=t_max; t+=1) { /* Index bounds calculations for iterators in p[t=t, s=(1, 1, 1)][0] */ /* u[t=(t+1), s=p[t=?, s=?][0]][0]=stencil(u[t=t, s=p[t=?, s=?][0]][0]) */ /* _idx0 = ((((((p_idx_z*x_max)+((2*p_idx_z)*t))*y_max)+(p_idx_y*x_max))+((2*p_idx_y)*t))+p_idx_x) */ _idx0=((((((p_idx_z*x_max)+((2*p_idx_z)*t))*y_max)+(p_idx_y*x_max))+((2*p_idx_y)*t))+p_idx_x); ux_1_0[_idx0]=0.2; /* _idx1 = ((((p_idx_z*x_max)*y_max)+((((2*p_idx_z)*t)+p_idx_y)*x_max))+p_idx_x) */ _idx1=(((_idx0-(((2*p_idx_z)*t)*y_max))+(((2*p_idx_z)*t)*x_max))-((2*p_idx_y)*t)); uy_2_0[_idx1]=0.30000000000000004; /* _idx2 = ((((p_idx_z*x_max)*y_max)+(p_idx_y*x_max))+p_idx_x) */ _idx2=(_idx1-(((2*p_idx_z)*t)*x_max)); uz_3_0[_idx2]=0.4; /* _idx3 = (((((p_idx_z+2)*x_max)*y_max)+(p_idx_y*x_max))+p_idx_x) */ _idx3=(_idx2+((2*x_max)*y_max)); uz_3_0[_idx3]=0.4; /* _idx4 = ((((p_idx_z*x_max)*y_max)+(((((2*p_idx_z)*t)+p_idx_y)+2)*x_max))+p_idx_x) */ _idx4=(_idx1+(2*x_max)); uy_2_0[_idx4]=0.30000000000000004; /* _idx5 = (((((((p_idx_z*x_max)+((2*p_idx_z)*t))*y_max)+(p_idx_y*x_max))+((2*p_idx_y)*t))+p_idx_x)+2) */ _idx5=(_idx0+2); ux_1_0[_idx5]=0.2; u_0_0[_idx2]=0.1; } }
.file "tmpxft_00230e4a_00000000-6_kernel.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z45__device_stub__Z10divergencePPfS_S_S_S_fffiiiPPfS_S_S_S_fffiii .type _Z45__device_stub__Z10divergencePPfS_S_S_S_fffiiiPPfS_S_S_S_fffiii, @function _Z45__device_stub__Z10divergencePPfS_S_S_S_fffiiiPPfS_S_S_S_fffiii: .LFB2032: .cfi_startproc endbr64 subq $232, %rsp .cfi_def_cfa_offset 240 movq %rdi, 56(%rsp) leaq 80(%rsp), %rdi movq %rsi, 48(%rsp) leaq 92(%rsp), %rsi movq %rdx, 40(%rsp) leaq 64(%rsp), %rdx movq %rcx, 32(%rsp) leaq 72(%rsp), %rcx movq %r8, 24(%rsp) movl %r9d, 8(%rsp) movss %xmm0, 20(%rsp) movss %xmm1, 16(%rsp) movss %xmm2, 12(%rsp) movq %fs:40, %rax movq %rax, 216(%rsp) xorl %eax, %eax leaq 56(%rsp), %rax movl $1, 88(%rsp) movq %rax, 128(%rsp) leaq 48(%rsp), %rax movq %rax, 136(%rsp) leaq 40(%rsp), %rax movq %rax, 144(%rsp) leaq 32(%rsp), %rax movq %rax, 152(%rsp) leaq 24(%rsp), %rax movq %rax, 160(%rsp) leaq 20(%rsp), %rax movq %rax, 168(%rsp) leaq 16(%rsp), %rax movq %rax, 176(%rsp) leaq 12(%rsp), %rax movq %rax, 184(%rsp) leaq 8(%rsp), %rax movq %rax, 192(%rsp) leaq 240(%rsp), %rax movq %rax, 200(%rsp) leaq 248(%rsp), %rax movq %rax, 208(%rsp) movabsq $4294967297, %rax movq %rax, 80(%rsp) movq %rax, 92(%rsp) movl $1, 100(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 72(%rsp) .cfi_def_cfa_offset 248 leaq _Z10divergencePPfS_S_S_S_fffiii(%rip), %rdi pushq 72(%rsp) .cfi_def_cfa_offset 256 movq 108(%rsp), %rcx movl 116(%rsp), %r8d movq 96(%rsp), %rsi movl 104(%rsp), %edx leaq 144(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 248 popq %rdx .cfi_def_cfa_offset 240 .L2: movq 216(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $232, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z45__device_stub__Z10divergencePPfS_S_S_S_fffiiiPPfS_S_S_S_fffiii, .-_Z45__device_stub__Z10divergencePPfS_S_S_S_fffiiiPPfS_S_S_S_fffiii .globl _Z10divergencePPfS_S_S_S_fffiii .type _Z10divergencePPfS_S_S_S_fffiii, @function _Z10divergencePPfS_S_S_S_fffiii: .LFB2033: .cfi_startproc endbr64 jmp _Z45__device_stub__Z10divergencePPfS_S_S_S_fffiiiPPfS_S_S_S_fffiii .cfi_endproc .LFE2033: .size _Z10divergencePPfS_S_S_S_fffiii, .-_Z10divergencePPfS_S_S_S_fffiii .globl _Z42__device_stub__Z10initializePfS_S_S_fffiiiPfS_S_S_fffiii .type _Z42__device_stub__Z10initializePfS_S_S_fffiiiPfS_S_S_fffiii, @function _Z42__device_stub__Z10initializePfS_S_S_fffiiiPfS_S_S_fffiii: .LFB2034: .cfi_startproc endbr64 subq $232, %rsp .cfi_def_cfa_offset 240 movq %rdi, 56(%rsp) leaq 88(%rsp), %rdi movq %rsi, 48(%rsp) leaq 100(%rsp), %rsi movq %rdx, 40(%rsp) leaq 72(%rsp), %rdx movq %rcx, 32(%rsp) leaq 80(%rsp), %rcx movl %r8d, 16(%rsp) movl %r9d, 12(%rsp) movss %xmm0, 28(%rsp) movss %xmm1, 24(%rsp) movss %xmm2, 20(%rsp) movq %fs:40, %rax movq %rax, 216(%rsp) xorl %eax, %eax leaq 56(%rsp), %rax movl $1, 96(%rsp) movq %rax, 136(%rsp) leaq 48(%rsp), %rax movq %rax, 144(%rsp) leaq 40(%rsp), %rax movq %rax, 152(%rsp) leaq 32(%rsp), %rax movq %rax, 160(%rsp) leaq 28(%rsp), %rax movq %rax, 168(%rsp) leaq 24(%rsp), %rax movq %rax, 176(%rsp) leaq 20(%rsp), %rax movq %rax, 184(%rsp) leaq 16(%rsp), %rax movq %rax, 192(%rsp) leaq 12(%rsp), %rax movq %rax, 200(%rsp) leaq 240(%rsp), %rax movq %rax, 208(%rsp) movabsq $4294967297, %rax movq %rax, 88(%rsp) movq %rax, 100(%rsp) movl $1, 108(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L8 pushq 80(%rsp) .cfi_def_cfa_offset 248 leaq _Z10initializePfS_S_S_fffiii(%rip), %rdi pushq 80(%rsp) .cfi_def_cfa_offset 256 movq 116(%rsp), %rcx movl 124(%rsp), %r8d movq 104(%rsp), %rsi movl 112(%rsp), %edx leaq 152(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 248 popq %rdx .cfi_def_cfa_offset 240 .L8: movq 216(%rsp), %rax subq %fs:40, %rax je .L10 call __stack_chk_fail@PLT .L10: addq $232, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2034: .size _Z42__device_stub__Z10initializePfS_S_S_fffiiiPfS_S_S_fffiii, .-_Z42__device_stub__Z10initializePfS_S_S_fffiiiPfS_S_S_fffiii .globl _Z10initializePfS_S_S_fffiii .type _Z10initializePfS_S_S_fffiii, @function _Z10initializePfS_S_S_fffiii: .LFB2035: .cfi_startproc endbr64 jmp _Z42__device_stub__Z10initializePfS_S_S_fffiiiPfS_S_S_fffiii .cfi_endproc .LFE2035: .size _Z10initializePfS_S_S_fffiii, .-_Z10initializePfS_S_S_fffiii .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z10initializePfS_S_S_fffiii" .LC1: .string "_Z10divergencePPfS_S_S_S_fffiii" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2037: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z10initializePfS_S_S_fffiii(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC1(%rip), %rdx orl $-1, %r8d leaq _Z10divergencePPfS_S_S_S_fffiii(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2037: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z10initializePfS_S_S_fffiii .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ I2F.U32.RP R0, c[0x0][0x8] ; /* 0x0000020000007b06 */ /* 0x000e220000209000 */ /*0020*/ MOV R4, c[0x0][0x8] ; /* 0x0000020000047a02 */ /* 0x000fe20000000f00 */ /*0030*/ S2UR UR4, SR_CTAID.Y ; /* 0x00000000000479c3 */ /* 0x000e620000002600 */ /*0040*/ ISETP.NE.U32.AND P2, PT, RZ, c[0x0][0x8], PT ; /* 0x00000200ff007a0c */ /* 0x000fe20003f45070 */ /*0050*/ S2R R8, SR_TID.Z ; /* 0x0000000000087919 */ /* 0x000ea20000002300 */ /*0060*/ MOV R11, c[0x0][0x18c] ; /* 0x00006300000b7a02 */ /* 0x000fe20000000f00 */ /*0070*/ IMAD.MOV.U32 R15, RZ, RZ, 0x3e4ccccd ; /* 0x3e4ccccdff0f7424 */ /* 0x000fe200078e00ff */ /*0080*/ MOV R13, 0x4 ; /* 0x00000004000d7802 */ /* 0x000fe20000000f00 */ /*0090*/ S2R R6, SR_TID.Y ; /* 0x0000000000067919 */ /* 0x000ee20000002200 */ /*00a0*/ MOV R17, 0x3e99999a ; /* 0x3e99999a00117802 */ /* 0x000fe40000000f00 */ /*00b0*/ MOV R19, 0x3ecccccd ; /* 0x3ecccccd00137802 */ /* 0x000fc40000000f00 */ /*00c0*/ MOV R21, 0x3dcccccd ; /* 0x3dcccccd00157802 */ /* 0x000fe20000000f00 */ /*00d0*/ MUFU.RCP R0, R0 ; /* 0x0000000000007308 */ /* 0x001e240000001000 */ /*00e0*/ IADD3 R2, R0, 0xffffffe, RZ ; /* 0x0ffffffe00027810 */ /* 0x001fcc0007ffe0ff */ /*00f0*/ F2I.FTZ.U32.TRUNC.NTZ R3, R2 ; /* 0x0000000200037305 */ /* 0x000124000021f000 */ /*0100*/ IMAD.MOV.U32 R2, RZ, RZ, RZ ; /* 0x000000ffff027224 */ /* 0x001fe200078e00ff */ /*0110*/ IADD3 R5, RZ, -R3, RZ ; /* 0x80000003ff057210 */ /* 0x010fca0007ffe0ff */ /*0120*/ IMAD R5, R5, c[0x0][0x8], RZ ; /* 0x0000020005057a24 */ /* 0x000fc800078e02ff */ /*0130*/ IMAD.HI.U32 R3, R3, R5, R2 ; /* 0x0000000503037227 */ /* 0x000fcc00078e0002 */ /*0140*/ IMAD.HI.U32 R5, R3, c[0x0][0x194], RZ ; /* 0x0000650003057a27 */ /* 0x000fca00078e00ff */ /*0150*/ IADD3 R3, -R5, RZ, RZ ; /* 0x000000ff05037210 */ /* 0x000fca0007ffe1ff */ /*0160*/ IMAD R0, R3, R4, c[0x0][0x194] ; /* 0x0000650003007624 */ /* 0x000fca00078e0204 */ /*0170*/ ISETP.GE.U32.AND P0, PT, R0, c[0x0][0x8], PT ; /* 0x0000020000007a0c */ /* 0x000fda0003f06070 */ /*0180*/ @P0 IADD3 R0, R0, -c[0x0][0x8], RZ ; /* 0x8000020000000a10 */ /* 0x000fe40007ffe0ff */ /*0190*/ @P0 IADD3 R5, R5, 0x1, RZ ; /* 0x0000000105050810 */ /* 0x000fe40007ffe0ff */ /*01a0*/ ISETP.GE.U32.AND P1, PT, R0, c[0x0][0x8], PT ; /* 0x0000020000007a0c */ /* 0x000fda0003f26070 */ /*01b0*/ @P1 IADD3 R5, R5, 0x1, RZ ; /* 0x0000000105051810 */ /* 0x000fe40007ffe0ff */ /*01c0*/ @!P2 LOP3.LUT R5, RZ, c[0x0][0x8], RZ, 0x33, !PT ; /* 0x00000200ff05aa12 */ /* 0x000fc800078e33ff */ /*01d0*/ I2F.U32.RP R0, R5 ; /* 0x0000000500007306 */ /* 0x000e220000209000 */ /*01e0*/ ISETP.NE.U32.AND P2, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fce0003f45070 */ /*01f0*/ MUFU.RCP R0, R0 ; /* 0x0000000000007308 */ /* 0x001e240000001000 */ /*0200*/ IADD3 R2, R0, 0xffffffe, RZ ; /* 0x0ffffffe00027810 */ /* 0x001fe40007ffe0ff */ /*0210*/ IADD3 R0, R11, 0x2, RZ ; /* 0x000000020b007810 */ /* 0x000fc80007ffe0ff */ /*0220*/ F2I.FTZ.U32.TRUNC.NTZ R3, R2 ; /* 0x0000000200037305 */ /* 0x000122000021f000 */ /*0230*/ SHF.L.U32 R11, R11, 0x1, RZ ; /* 0x000000010b0b7819 */ /* 0x000fe200000006ff */ /*0240*/ IMAD R0, R0, c[0x0][0x190], RZ ; /* 0x0000640000007a24 */ /* 0x000fe200078e02ff */ /*0250*/ MOV R2, RZ ; /* 0x000000ff00027202 */ /* 0x001fe20000000f00 */ /*0260*/ IMAD R4, R5, R3, RZ ; /* 0x0000000305047224 */ /* 0x010fc800078e02ff */ /*0270*/ IMAD.MOV R7, RZ, RZ, -R4 ; /* 0x000000ffff077224 */ /* 0x000fc800078e0a04 */ /*0280*/ IMAD.HI.U32 R3, R3, R7, R2 ; /* 0x0000000703037227 */ /* 0x000fe400078e0002 */ /*0290*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */ /* 0x000e280000002100 */ /*02a0*/ IMAD.HI.U32 R3, R3, UR4, RZ ; /* 0x0000000403037c27 */ /* 0x002fe2000f8e00ff */ /*02b0*/ S2R R7, SR_CTAID.X ; /* 0x0000000000077919 */ /* 0x000e280000002500 */ /*02c0*/ IADD3 R4, -R3, RZ, RZ ; /* 0x000000ff03047210 */ /* 0x000fca0007ffe1ff */ /*02d0*/ IMAD R4, R5, R4, UR4 ; /* 0x0000000405047e24 */ /* 0x000fca000f8e0204 */ /*02e0*/ ISETP.GE.U32.AND P0, PT, R4, R5, PT ; /* 0x000000050400720c */ /* 0x000fe20003f06070 */ /*02f0*/ IMAD R2, R7, c[0x0][0x0], R2 ; /* 0x0000000007027a24 */ /* 0x001fd800078e0202 */ /*0300*/ @P0 IMAD.IADD R4, R4, 0x1, -R5 ; /* 0x0000000104040824 */ /* 0x000fe200078e0a05 */ /*0310*/ @P0 IADD3 R3, R3, 0x1, RZ ; /* 0x0000000103030810 */ /* 0x000fc80007ffe0ff */ /*0320*/ ISETP.GE.U32.AND P1, PT, R4, R5, PT ; /* 0x000000050400720c */ /* 0x000fda0003f26070 */ /*0330*/ @P1 IADD3 R3, R3, 0x1, RZ ; /* 0x0000000103031810 */ /* 0x000fe40007ffe0ff */ /*0340*/ @!P2 LOP3.LUT R3, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff03a212 */ /* 0x000fc800078e33ff */ /*0350*/ IADD3 R4, -R3.reuse, RZ, RZ ; /* 0x000000ff03047210 */ /* 0x040fe20007ffe1ff */ /*0360*/ IMAD R3, R3, c[0x0][0x8], R8 ; /* 0x0000020003037a24 */ /* 0x004fc800078e0208 */ /*0370*/ IMAD R5, R5, R4, UR4 ; /* 0x0000000405057e24 */ /* 0x000fe2000f8e0204 */ /*0380*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0390*/ IMAD.SHL.U32 R4, R3.reuse, 0x2, RZ ; /* 0x0000000203047824 */ /* 0x040fe400078e00ff */ /*03a0*/ IMAD R0, R3, R0, R2 ; /* 0x0000000003007224 */ /* 0x000fe400078e0202 */ /*03b0*/ IMAD R5, R5, c[0x0][0x4], R6 ; /* 0x0000010005057a24 */ /* 0x008fe400078e0206 */ /*03c0*/ IMAD R3, R4, c[0x0][0x190], RZ ; /* 0x0000640004037a24 */ /* 0x000fe400078e02ff */ /*03d0*/ IMAD R0, R5, c[0x0][0x18c], R0 ; /* 0x0000630005007a24 */ /* 0x000fc400078e0200 */ /*03e0*/ IMAD R7, R4, c[0x0][0x18c], -R3 ; /* 0x0000630004077a24 */ /* 0x000fc600078e0a03 */ /*03f0*/ LEA R2, R5, R0, 0x1 ; /* 0x0000000005027211 */ /* 0x000fe400078e08ff */ /*0400*/ IADD3 R4, R0.reuse, R7, RZ ; /* 0x0000000700047210 */ /* 0x040fe20007ffe0ff */ /*0410*/ IMAD.IADD R0, R0, 0x1, -R3 ; /* 0x0000000100007824 */ /* 0x000fe400078e0a03 */ /*0420*/ IMAD.WIDE R2, R2, R13, c[0x0][0x168] ; /* 0x00005a0002027625 */ /* 0x000fc800078e020d */ /*0430*/ IMAD.WIDE R4, R4, R13.reuse, c[0x0][0x170] ; /* 0x00005c0004047625 */ /* 0x080fe200078e020d */ /*0440*/ STG.E [R2.64], R15 ; /* 0x0000000f02007986 */ /* 0x000fe6000c101904 */ /*0450*/ IMAD R8, R11, c[0x0][0x190], R0 ; /* 0x000064000b087a24 */ /* 0x000fe200078e0200 */ /*0460*/ STG.E [R4.64], R17 ; /* 0x0000001104007986 */ /* 0x000fe2000c101904 */ /*0470*/ IMAD.WIDE R6, R0, R13, c[0x0][0x178] ; /* 0x00005e0000067625 */ /* 0x000fc800078e020d */ /*0480*/ IMAD.WIDE R8, R8, R13.reuse, c[0x0][0x178] ; /* 0x00005e0008087625 */ /* 0x080fe200078e020d */ /*0490*/ STG.E [R6.64], R19 ; /* 0x0000001306007986 */ /* 0x000fe6000c101904 */ /*04a0*/ IMAD.WIDE R10, R11, 0x4, R4 ; /* 0x000000040b0a7825 */ /* 0x000fe200078e0204 */ /*04b0*/ STG.E [R8.64], R19 ; /* 0x0000001308007986 */ /* 0x000fe6000c101904 */ /*04c0*/ IMAD.WIDE R12, R0, R13, c[0x0][0x160] ; /* 0x00005800000c7625 */ /* 0x000fe200078e020d */ /*04d0*/ STG.E [R10.64], R17 ; /* 0x000000110a007986 */ /* 0x000fe8000c101904 */ /*04e0*/ STG.E [R2.64+0x8], R15 ; /* 0x0000080f02007986 */ /* 0x000fe8000c101904 */ /*04f0*/ STG.E [R12.64], R21 ; /* 0x000000150c007986 */ /* 0x000fe2000c101904 */ /*0500*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0510*/ BRA 0x510; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0520*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0530*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0540*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0550*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0560*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0570*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0580*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0590*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z10divergencePPfS_S_S_S_fffiii .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ I2F.U32.RP R0, c[0x0][0x8] ; /* 0x0000020000007b06 */ /* 0x000e220000209000 */ /*0020*/ MOV R4, c[0x0][0x8] ; /* 0x0000020000047a02 */ /* 0x000fe20000000f00 */ /*0030*/ S2UR UR4, SR_CTAID.Y ; /* 0x00000000000479c3 */ /* 0x000e620000002600 */ /*0040*/ ISETP.NE.U32.AND P2, PT, RZ, c[0x0][0x8], PT ; /* 0x00000200ff007a0c */ /* 0x000fe20003f45070 */ /*0050*/ S2R R8, SR_TID.Y ; /* 0x0000000000087919 */ /* 0x000ea20000002200 */ /*0060*/ MOV R9, c[0x0][0x194] ; /* 0x0000650000097a02 */ /* 0x000fe40000000f00 */ /*0070*/ MOV R17, 0x4 ; /* 0x0000000400117802 */ /* 0x000fe20000000f00 */ /*0080*/ MUFU.RCP R0, R0 ; /* 0x0000000000007308 */ /* 0x001e240000001000 */ /*0090*/ IADD3 R2, R0, 0xffffffe, RZ ; /* 0x0ffffffe00027810 */ /* 0x001fcc0007ffe0ff */ /*00a0*/ F2I.FTZ.U32.TRUNC.NTZ R3, R2 ; /* 0x0000000200037305 */ /* 0x0000e4000021f000 */ /*00b0*/ MOV R2, RZ ; /* 0x000000ff00027202 */ /* 0x001fe40000000f00 */ /*00c0*/ IADD3 R5, RZ, -R3, RZ ; /* 0x80000003ff057210 */ /* 0x008fca0007ffe0ff */ /*00d0*/ IMAD R5, R5, c[0x0][0x8], RZ ; /* 0x0000020005057a24 */ /* 0x000fc800078e02ff */ /*00e0*/ IMAD.HI.U32 R3, R3, R5, R2 ; /* 0x0000000503037227 */ /* 0x000fcc00078e0002 */ /*00f0*/ IMAD.HI.U32 R5, R3, c[0x0][0x19c], RZ ; /* 0x0000670003057a27 */ /* 0x000fca00078e00ff */ /*0100*/ IADD3 R3, -R5, RZ, RZ ; /* 0x000000ff05037210 */ /* 0x000fca0007ffe1ff */ /*0110*/ IMAD R0, R3, R4, c[0x0][0x19c] ; /* 0x0000670003007624 */ /* 0x000fca00078e0204 */ /*0120*/ ISETP.GE.U32.AND P0, PT, R0, c[0x0][0x8], PT ; /* 0x0000020000007a0c */ /* 0x000fda0003f06070 */ /*0130*/ @P0 IADD3 R0, R0, -c[0x0][0x8], RZ ; /* 0x8000020000000a10 */ /* 0x000fe40007ffe0ff */ /*0140*/ @P0 IADD3 R5, R5, 0x1, RZ ; /* 0x0000000105050810 */ /* 0x000fe40007ffe0ff */ /*0150*/ ISETP.GE.U32.AND P1, PT, R0, c[0x0][0x8], PT ; /* 0x0000020000007a0c */ /* 0x000fda0003f26070 */ /*0160*/ @P1 IADD3 R5, R5, 0x1, RZ ; /* 0x0000000105051810 */ /* 0x000fe40007ffe0ff */ /*0170*/ @!P2 LOP3.LUT R5, RZ, c[0x0][0x8], RZ, 0x33, !PT ; /* 0x00000200ff05aa12 */ /* 0x000fc800078e33ff */ /*0180*/ I2F.U32.RP R0, R5 ; /* 0x0000000500007306 */ /* 0x000e220000209000 */ /*0190*/ ISETP.NE.U32.AND P2, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fce0003f45070 */ /*01a0*/ MUFU.RCP R0, R0 ; /* 0x0000000000007308 */ /* 0x001e240000001000 */ /*01b0*/ IADD3 R2, R0, 0xffffffe, RZ ; /* 0x0ffffffe00027810 */ /* 0x001fe40007ffe0ff */ /*01c0*/ S2R R0, SR_TID.Z ; /* 0x0000000000007919 */ /* 0x000e280000002300 */ /*01d0*/ F2I.FTZ.U32.TRUNC.NTZ R3, R2 ; /* 0x0000000200037305 */ /* 0x000724000021f000 */ /*01e0*/ MOV R2, RZ ; /* 0x000000ff00027202 */ /* 0x008fe20000000f00 */ /*01f0*/ IMAD R4, R5, R3, RZ ; /* 0x0000000305047224 */ /* 0x010fc800078e02ff */ /*0200*/ IMAD.MOV R7, RZ, RZ, -R4 ; /* 0x000000ffff077224 */ /* 0x000fc800078e0a04 */ /*0210*/ IMAD.HI.U32 R3, R3, R7, R2 ; /* 0x0000000703037227 */ /* 0x000fe200078e0002 */ /*0220*/ IADD3 R2, R9, 0x2, RZ ; /* 0x0000000209027810 */ /* 0x000fe20007ffe0ff */ /*0230*/ S2R R7, SR_CTAID.X ; /* 0x0000000000077919 */ /* 0x000ee80000002500 */ /*0240*/ IMAD.HI.U32 R3, R3, UR4, RZ ; /* 0x0000000403037c27 */ /* 0x002fca000f8e00ff */ /*0250*/ IADD3 R4, -R3, RZ, RZ ; /* 0x000000ff03047210 */ /* 0x000fca0007ffe1ff */ /*0260*/ IMAD R4, R5, R4, UR4 ; /* 0x0000000405047e24 */ /* 0x000fca000f8e0204 */ /*0270*/ ISETP.GE.U32.AND P0, PT, R4, R5, PT ; /* 0x000000050400720c */ /* 0x000fda0003f06070 */ /*0280*/ @P0 IADD3 R4, -R5, R4, RZ ; /* 0x0000000405040210 */ /* 0x000fe40007ffe1ff */ /*0290*/ @P0 IADD3 R3, R3, 0x1, RZ ; /* 0x0000000103030810 */ /* 0x000fe40007ffe0ff */ /*02a0*/ ISETP.GE.U32.AND P1, PT, R4, R5, PT ; /* 0x000000050400720c */ /* 0x000fe40003f26070 */ /*02b0*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000ef60000002100 */ /*02c0*/ @P1 IADD3 R3, R3, 0x1, RZ ; /* 0x0000000103031810 */ /* 0x000fc40007ffe0ff */ /*02d0*/ @!P2 LOP3.LUT R3, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff03a212 */ /* 0x000fca00078e33ff */ /*02e0*/ IMAD R0, R3, c[0x0][0x8], R0 ; /* 0x0000020003007a24 */ /* 0x001fe400078e0200 */ /*02f0*/ IMAD.MOV R10, RZ, RZ, -R3 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0a03 */ /*0300*/ IMAD R3, R2, c[0x0][0x198], RZ ; /* 0x0000660002037a24 */ /* 0x000fe200078e02ff */ /*0310*/ SHF.L.U32 R6, R0, 0x1, RZ ; /* 0x0000000100067819 */ /* 0x000fe200000006ff */ /*0320*/ IMAD R4, R7, c[0x0][0x0], R4 ; /* 0x0000000007047a24 */ /* 0x008fe400078e0204 */ /*0330*/ IMAD R5, R5, R10, UR4 ; /* 0x0000000405057e24 */ /* 0x000fe2000f8e020a */ /*0340*/ IADD3 R7, R6.reuse, 0x2, RZ ; /* 0x0000000206077810 */ /* 0x040fe20007ffe0ff */ /*0350*/ IMAD R2, R6, c[0x0][0x198], RZ ; /* 0x0000660006027a24 */ /* 0x000fe200078e02ff */ /*0360*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0370*/ IMAD R4, R0, R3, R4 ; /* 0x0000000300047224 */ /* 0x000fe200078e0204 */ /*0380*/ SHF.L.U32 R0, R9, 0x1, RZ ; /* 0x0000000109007819 */ /* 0x000fe200000006ff */ /*0390*/ IMAD R5, R5, c[0x0][0x4], R8 ; /* 0x0000010005057a24 */ /* 0x004fe200078e0208 */ /*03a0*/ IADD3 R3, -R6, RZ, RZ ; /* 0x000000ff06037210 */ /* 0x000fe20007ffe1ff */ /*03b0*/ IMAD R7, R7, c[0x0][0x194], -R2 ; /* 0x0000650007077a24 */ /* 0x000fc400078e0a02 */ /*03c0*/ IMAD R4, R5, c[0x0][0x194], R4 ; /* 0x0000650005047a24 */ /* 0x000fe400078e0204 */ /*03d0*/ IMAD R2, R0, c[0x0][0x198], RZ ; /* 0x0000660000027a24 */ /* 0x000fc600078e02ff */ /*03e0*/ IADD3 R7, R4, R7, RZ ; /* 0x0000000704077210 */ /* 0x000fe20007ffe0ff */ /*03f0*/ IMAD R3, R3, c[0x0][0x194], R2 ; /* 0x0000650003037a24 */ /* 0x000fc800078e0202 */ /*0400*/ IMAD.IADD R0, R7, 0x1, -R0 ; /* 0x0000000107007824 */ /* 0x000fca00078e0a00 */ /*0410*/ IADD3 R3, R0, R3, RZ ; /* 0x0000000300037210 */ /* 0x000fc80007ffe0ff */ /*0420*/ IADD3 R12, -R2, R3, RZ ; /* 0x00000003020c7210 */ /* 0x000fe20007ffe1ff */ /*0430*/ IMAD.WIDE R8, R3, R17, c[0x0][0x180] ; /* 0x0000600003087625 */ /* 0x000fe200078e0211 */ /*0440*/ LEA R2, R5, R4, 0x1 ; /* 0x0000000405027211 */ /* 0x000fc600078e08ff */ /*0450*/ IMAD.WIDE R10, R12, R17.reuse, c[0x0][0x180] ; /* 0x000060000c0a7625 */ /* 0x080fe400078e0211 */ /*0460*/ LDG.E R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000ea4000c1e1900 */ /*0470*/ IMAD.WIDE R4, R7, R17.reuse, c[0x0][0x178] ; /* 0x00005e0007047625 */ /* 0x080fe400078e0211 */ /*0480*/ LDG.E R11, [R10.64] ; /* 0x000000040a0b7981 */ /* 0x000ea4000c1e1900 */ /*0490*/ IMAD.WIDE R6, R0, R17.reuse, c[0x0][0x178] ; /* 0x00005e0000067625 */ /* 0x080fe400078e0211 */ /*04a0*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ee4000c1e1900 */ /*04b0*/ IMAD.WIDE R2, R2, R17, c[0x0][0x170] ; /* 0x00005c0002027625 */ /* 0x000fc400078e0211 */ /*04c0*/ LDG.E R7, [R6.64] ; /* 0x0000000406077981 */ /* 0x000ee8000c1e1900 */ /*04d0*/ LDG.E R0, [R2.64+0x8] ; /* 0x0000080402007981 */ /* 0x000f28000c1e1900 */ /*04e0*/ LDG.E R13, [R2.64] ; /* 0x00000004020d7981 */ /* 0x000f22000c1e1900 */ /*04f0*/ FADD R15, R8, -R11 ; /* 0x8000000b080f7221 */ /* 0x004fc80000000000 */ /*0500*/ FMUL R15, R15, c[0x0][0x190] ; /* 0x000064000f0f7a20 */ /* 0x000fe20000400000 */ /*0510*/ FADD R14, R4, -R7 ; /* 0x80000007040e7221 */ /* 0x008fc80000000000 */ /*0520*/ FFMA R15, R14, c[0x0][0x18c], R15 ; /* 0x000063000e0f7a23 */ /* 0x000fe2000000000f */ /*0530*/ FADD R0, R0, -R13 ; /* 0x8000000d00007221 */ /* 0x010fe20000000000 */ /*0540*/ IMAD.WIDE R8, R12, R17, c[0x0][0x168] ; /* 0x00005a000c087625 */ /* 0x000fc600078e0211 */ /*0550*/ FFMA R15, R0, c[0x0][0x188], R15 ; /* 0x00006200000f7a23 */ /* 0x000fca000000000f */ /*0560*/ STG.E [R8.64], R15 ; /* 0x0000000f08007986 */ /* 0x000fe2000c101904 */ /*0570*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0580*/ BRA 0x580; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0590*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0600*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0610*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0620*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0630*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0640*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0650*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0660*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0670*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #define t_max 1 #define t 1 /* (u[0][0][0][0][0]=((alpha*(ux[1][0][0][0][1]-ux[-1][0][0][0][1]))+((beta*(uy[0][1][0][0][2]-uy[0][-1][0][0][2]))+(gamma*(uz[0][0][1][0][3]-uz[0][0][-1][0][3]))))) */ __global__ void divergence(float * * u_0_0_out, float * u_0_0, float * ux_1_0, float * uy_2_0, float * uz_3_0, float alpha, float beta, float gamma, int x_max, int y_max, int z_max) { /* float * const u__u_0[16] = { u_0_0 } ; float * const u__ux_1[16] = { ux_1_0 } ; float * const u__uy_2[16] = { uy_2_0 } ; float * const u__uz_3[16] = { uz_3_0 } ; */ int _idx0; int _idx1; int _idx2; int _idx3; int _idx4; int _idx5; int idx_1_2; int p_idx_x; int p_idx_x_max; int p_idx_y; int p_idx_y_max; int p_idx_z; int p_idx_z_max; int size_1_1; int size_1_2; //int t; int tmp; /* Initializations */ size_1_1=(y_max/blockDim.y); size_1_2=(z_max/blockDim.z); idx_1_2=(blockIdx.y/size_1_2); tmp=(blockIdx.y-(idx_1_2*size_1_2)); p_idx_x=(threadIdx.x+(blockDim.x*blockIdx.x)); p_idx_x_max=(p_idx_x+1); p_idx_y=(threadIdx.y+(tmp*blockDim.y)); p_idx_y_max=(p_idx_y+1); p_idx_z=(threadIdx.z+(idx_1_2*blockDim.z)); p_idx_z_max=(p_idx_z+1); /* Implementation */ /* //for t = 1..t_max by 1 parallel 1 <level 0> schedule { ... } */ //for (t=1; t<=t_max; t+=1) { /* Index bounds calculations for iterators in p[t=t, s=(1, 1, 1)][0] */ /* u[t=(t+1), s=p[t=?, s=?][0]][0]=stencil(u[t=t, s=p[t=?, s=?][0]][0]) */ /* _idx0 = (((((((p_idx_z*x_max)+((2*p_idx_z)*t))*y_max)+(p_idx_y*x_max))+((2*p_idx_y)*t))+p_idx_x)+2) */ _idx0=(((((((p_idx_z*x_max)+((2*p_idx_z)*t))*y_max)+(p_idx_y*x_max))+((2*p_idx_y)*t))+p_idx_x)+2); /* _idx1 = ((((((p_idx_z*x_max)+((2*p_idx_z)*t))*y_max)+(p_idx_y*x_max))+((2*p_idx_y)*t))+p_idx_x) */ _idx1=(_idx0-2); /* _idx2 = ((((p_idx_z*x_max)*y_max)+(((((2*p_idx_z)*t)+p_idx_y)+2)*x_max))+p_idx_x) */ _idx2=(((_idx1-(((2*p_idx_z)*t)*y_max))+((((2*p_idx_z)*t)+2)*x_max))-((2*p_idx_y)*t)); /* _idx3 = ((((p_idx_z*x_max)*y_max)+((((2*p_idx_z)*t)+p_idx_y)*x_max))+p_idx_x) */ _idx3=(_idx2-(2*x_max)); /* _idx4 = (((((p_idx_z+2)*x_max)*y_max)+(p_idx_y*x_max))+p_idx_x) */ _idx4=((_idx3+((2*x_max)*y_max))-(((2*p_idx_z)*t)*x_max)); /* _idx5 = ((((p_idx_z*x_max)*y_max)+(p_idx_y*x_max))+p_idx_x) */ _idx5=(_idx4-((2*x_max)*y_max)); u_0_0[_idx5]=((alpha*(ux_1_0[_idx0]-ux_1_0[_idx1]))+((beta*(uy_2_0[_idx2]-uy_2_0[_idx3]))+(gamma*(uz_3_0[_idx4]-uz_3_0[_idx5])))); } } __global__ void initialize(float * u_0_0, float * ux_1_0, float * uy_2_0, float * uz_3_0, float alpha, float beta, float gamma, int x_max, int y_max, int z_max) { float * const u__u_0[16] = { u_0_0 } ; float * const u__ux_1[16] = { ux_1_0 } ; float * const u__uy_2[16] = { uy_2_0 } ; float * const u__uz_3[16] = { uz_3_0 } ; int _idx0; int _idx1; int _idx2; int _idx3; int _idx4; int _idx5; int idx_1_2; int p_idx_x; int p_idx_x_max; int p_idx_y; int p_idx_y_max; int p_idx_z; int p_idx_z_max; int size_1_1; int size_1_2; //int t; int tmp; /* Initializations */ size_1_1=(y_max/blockDim.y); size_1_2=(z_max/blockDim.z); idx_1_2=(blockIdx.y/size_1_2); tmp=(blockIdx.y-(idx_1_2*size_1_2)); p_idx_x=(threadIdx.x+(blockDim.x*blockIdx.x)); p_idx_x_max=(p_idx_x+1); p_idx_y=(threadIdx.y+(tmp*blockDim.y)); p_idx_y_max=(p_idx_y+1); p_idx_z=(threadIdx.z+(idx_1_2*blockDim.z)); p_idx_z_max=(p_idx_z+1); /* Implementation */ /* for t = 1..t_max by 1 parallel 1 <level 0> schedule { ... } */ //for (t=1; t<=t_max; t+=1) { /* Index bounds calculations for iterators in p[t=t, s=(1, 1, 1)][0] */ /* u[t=(t+1), s=p[t=?, s=?][0]][0]=stencil(u[t=t, s=p[t=?, s=?][0]][0]) */ /* _idx0 = ((((((p_idx_z*x_max)+((2*p_idx_z)*t))*y_max)+(p_idx_y*x_max))+((2*p_idx_y)*t))+p_idx_x) */ _idx0=((((((p_idx_z*x_max)+((2*p_idx_z)*t))*y_max)+(p_idx_y*x_max))+((2*p_idx_y)*t))+p_idx_x); ux_1_0[_idx0]=0.2; /* _idx1 = ((((p_idx_z*x_max)*y_max)+((((2*p_idx_z)*t)+p_idx_y)*x_max))+p_idx_x) */ _idx1=(((_idx0-(((2*p_idx_z)*t)*y_max))+(((2*p_idx_z)*t)*x_max))-((2*p_idx_y)*t)); uy_2_0[_idx1]=0.30000000000000004; /* _idx2 = ((((p_idx_z*x_max)*y_max)+(p_idx_y*x_max))+p_idx_x) */ _idx2=(_idx1-(((2*p_idx_z)*t)*x_max)); uz_3_0[_idx2]=0.4; /* _idx3 = (((((p_idx_z+2)*x_max)*y_max)+(p_idx_y*x_max))+p_idx_x) */ _idx3=(_idx2+((2*x_max)*y_max)); uz_3_0[_idx3]=0.4; /* _idx4 = ((((p_idx_z*x_max)*y_max)+(((((2*p_idx_z)*t)+p_idx_y)+2)*x_max))+p_idx_x) */ _idx4=(_idx1+(2*x_max)); uy_2_0[_idx4]=0.30000000000000004; /* _idx5 = (((((((p_idx_z*x_max)+((2*p_idx_z)*t))*y_max)+(p_idx_y*x_max))+((2*p_idx_y)*t))+p_idx_x)+2) */ _idx5=(_idx0+2); ux_1_0[_idx5]=0.2; u_0_0[_idx2]=0.1; } }
.text .file "kernel.hip" .globl _Z25__device_stub__divergencePPfS_S_S_S_fffiii # -- Begin function _Z25__device_stub__divergencePPfS_S_S_S_fffiii .type _Z25__device_stub__divergencePPfS_S_S_S_fffiii,@function _Z25__device_stub__divergencePPfS_S_S_S_fffiii: # @_Z25__device_stub__divergencePPfS_S_S_S_fffiii .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $208, %rsp .cfi_def_cfa_offset 256 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 72(%rsp), %rax movq %rdi, (%rax) leaq 64(%rsp), %rdi movq %rsi, (%rdi) leaq 56(%rsp), %rsi movq %rdx, (%rsi) leaq 48(%rsp), %rdx movq %rcx, (%rdx) leaq 40(%rsp), %rcx movq %r8, (%rcx) leaq 20(%rsp), %r8 movss %xmm0, (%r8) leaq 16(%rsp), %r10 movss %xmm1, (%r10) leaq 12(%rsp), %r11 movss %xmm2, (%r11) leaq 8(%rsp), %r14 movl %r9d, (%r14) leaq 112(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) movq %r8, 40(%rbx) movq %r10, 48(%rbx) movq %r11, 56(%rbx) movq %r14, 64(%rbx) leaq 256(%rsp), %rax movq %rax, 72(%rbx) leaq 264(%rsp), %rax movq %rax, 80(%rbx) leaq 96(%rsp), %r14 leaq 80(%rsp), %r15 leaq 32(%rsp), %r12 leaq 24(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z10divergencePPfS_S_S_S_fffiii, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $224, %rsp .cfi_adjust_cfa_offset -224 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z25__device_stub__divergencePPfS_S_S_S_fffiii, .Lfunc_end0-_Z25__device_stub__divergencePPfS_S_S_S_fffiii .cfi_endproc # -- End function .globl _Z25__device_stub__initializePfS_S_S_fffiii # -- Begin function _Z25__device_stub__initializePfS_S_S_fffiii .type _Z25__device_stub__initializePfS_S_S_fffiii,@function _Z25__device_stub__initializePfS_S_S_fffiii: # @_Z25__device_stub__initializePfS_S_S_fffiii .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $192, %rsp .cfi_def_cfa_offset 240 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 72(%rsp), %rax movq %rdi, (%rax) leaq 64(%rsp), %rdi movq %rsi, (%rdi) leaq 56(%rsp), %rsi movq %rdx, (%rsi) leaq 48(%rsp), %rdx movq %rcx, (%rdx) leaq 28(%rsp), %rcx movss %xmm0, (%rcx) leaq 24(%rsp), %r10 movss %xmm1, (%r10) leaq 20(%rsp), %r11 movss %xmm2, (%r11) leaq 16(%rsp), %r14 movl %r8d, (%r14) leaq 12(%rsp), %r8 movl %r9d, (%r8) leaq 112(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) movq %r10, 40(%rbx) movq %r11, 48(%rbx) movq %r14, 56(%rbx) movq %r8, 64(%rbx) leaq 240(%rsp), %rax movq %rax, 72(%rbx) leaq 96(%rsp), %r14 leaq 80(%rsp), %r15 leaq 40(%rsp), %r12 leaq 32(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z10initializePfS_S_S_fffiii, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $208, %rsp .cfi_adjust_cfa_offset -208 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z25__device_stub__initializePfS_S_S_fffiii, .Lfunc_end1-_Z25__device_stub__initializePfS_S_S_fffiii .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z10divergencePPfS_S_S_S_fffiii, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z10initializePfS_S_S_fffiii, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z10divergencePPfS_S_S_S_fffiii,@object # @_Z10divergencePPfS_S_S_S_fffiii .section .rodata,"a",@progbits .globl _Z10divergencePPfS_S_S_S_fffiii .p2align 3, 0x0 _Z10divergencePPfS_S_S_S_fffiii: .quad _Z25__device_stub__divergencePPfS_S_S_S_fffiii .size _Z10divergencePPfS_S_S_S_fffiii, 8 .type _Z10initializePfS_S_S_fffiii,@object # @_Z10initializePfS_S_S_fffiii .globl _Z10initializePfS_S_S_fffiii .p2align 3, 0x0 _Z10initializePfS_S_S_fffiii: .quad _Z25__device_stub__initializePfS_S_S_fffiii .size _Z10initializePfS_S_S_fffiii, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z10divergencePPfS_S_S_S_fffiii" .size .L__unnamed_1, 32 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_Z10initializePfS_S_S_fffiii" .size .L__unnamed_2, 29 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z25__device_stub__divergencePPfS_S_S_S_fffiii .addrsig_sym _Z25__device_stub__initializePfS_S_S_fffiii .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z10divergencePPfS_S_S_S_fffiii .addrsig_sym _Z10initializePfS_S_S_fffiii .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z10divergencePPfS_S_S_S_fffiii ; -- Begin function _Z10divergencePPfS_S_S_S_fffiii .globl _Z10divergencePPfS_S_S_S_fffiii .p2align 8 .type _Z10divergencePPfS_S_S_S_fffiii,@function _Z10divergencePPfS_S_S_S_fffiii: ; @_Z10divergencePPfS_S_S_S_fffiii ; %bb.0: s_clause 0x1 s_load_b64 s[2:3], s[0:1], 0x4c s_load_b64 s[4:5], s[0:1], 0x38 v_bfe_u32 v2, v0, 10, 10 s_waitcnt lgkmcnt(0) s_and_b32 s3, s3, 0xffff s_lshr_b32 s12, s2, 16 v_cvt_f32_u32_e32 v1, s3 s_sub_i32 s7, 0, s3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_rcp_iflag_f32_e32 v1, v1 s_waitcnt_depctr 0xfff v_mul_f32_e32 v1, 0x4f7ffffe, v1 v_cvt_u32_f32_e32 v1, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s6, v1 s_mul_i32 s7, s7, s6 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_hi_u32 s7, s6, s7 s_add_i32 s6, s6, s7 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_hi_u32 s6, s5, s6 s_mul_i32 s7, s6, s3 s_delay_alu instid0(SALU_CYCLE_1) s_sub_i32 s5, s5, s7 s_add_i32 s7, s6, 1 s_sub_i32 s8, s5, s3 s_cmp_ge_u32 s5, s3 s_cselect_b32 s6, s7, s6 s_cselect_b32 s5, s8, s5 s_add_i32 s7, s6, 1 s_cmp_ge_u32 s5, s3 s_load_b128 s[8:11], s[0:1], 0x28 s_cselect_b32 s5, s7, s6 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cvt_f32_u32_e32 v1, s5 s_sub_i32 s7, 0, s5 v_rcp_iflag_f32_e32 v1, v1 s_waitcnt_depctr 0xfff v_mul_f32_e32 v1, 0x4f7ffffe, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cvt_u32_f32_e32 v1, v1 v_readfirstlane_b32 s6, v1 v_bfe_u32 v1, v0, 20, 10 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_i32 s7, s7, s6 s_mul_hi_u32 s7, s6, s7 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_add_i32 s6, s6, s7 s_mul_hi_u32 s6, s15, s6 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1) s_mul_i32 s7, s6, s5 s_add_i32 s13, s6, 1 s_sub_i32 s7, s15, s7 s_sub_i32 s16, s7, s5 s_cmp_ge_u32 s7, s5 s_cselect_b32 s6, s13, s6 s_cselect_b32 s7, s16, s7 s_add_i32 s13, s6, 1 s_cmp_ge_u32 s7, s5 s_cselect_b32 s6, s13, s6 s_and_b32 s2, s2, 0xffff v_mad_u64_u32 v[3:4], null, s6, s3, v[1:2] s_mul_i32 s5, s6, s5 s_mul_i32 s14, s14, s2 s_sub_i32 s3, s15, s5 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mad_u64_u32 v[4:5], null, s3, s12, v[2:3] v_lshlrev_b32_e32 v6, 1, v3 s_waitcnt lgkmcnt(0) s_add_i32 s3, s11, 2 v_and_b32_e32 v5, 0x3ff, v0 s_mul_i32 s3, s3, s4 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_4) v_mul_lo_u32 v3, s3, v3 v_lshlrev_b32_e32 v0, 1, v4 v_add_nc_u32_e32 v7, 2, v6 v_mul_lo_u32 v4, v4, s11 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_mad_u64_u32 v[1:2], null, v6, s4, v[0:1] v_mul_lo_u32 v2, v7, s11 v_add3_u32 v3, s14, v5, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_add3_u32 v0, v3, v4, v0 v_mul_lo_u32 v3, v6, s11 v_sub_nc_u32_e32 v1, v2, v1 s_lshl_b32 s11, s11, 1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) s_mul_i32 s12, s11, s4 s_load_b256 s[0:7], s[0:1], 0x8 v_add_nc_u32_e32 v2, v1, v0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_sub_nc_u32_e32 v1, s12, v3 v_subrev_nc_u32_e32 v4, s11, v2 v_ashrrev_i32_e32 v3, 31, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v6, v1, v4 v_lshlrev_b64 v[2:3], 2, v[2:3] v_ashrrev_i32_e32 v5, 31, v4 v_ashrrev_i32_e32 v1, 31, v0 s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_subrev_nc_u32_e32 v8, s12, v6 v_ashrrev_i32_e32 v7, 31, v6 v_lshlrev_b64 v[4:5], 2, v[4:5] s_delay_alu instid0(VALU_DEP_4) v_lshlrev_b64 v[0:1], 2, v[0:1] s_waitcnt lgkmcnt(0) v_add_co_u32 v2, vcc_lo, s4, v2 v_ashrrev_i32_e32 v9, 31, v8 v_lshlrev_b64 v[6:7], 2, v[6:7] v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_lshlrev_b64 v[8:9], 2, v[8:9] v_add_co_u32 v6, vcc_lo, s6, v6 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_ci_u32_e32 v7, vcc_lo, s7, v7, vcc_lo v_add_co_u32 v10, vcc_lo, s6, v8 s_delay_alu instid0(VALU_DEP_4) v_add_co_ci_u32_e32 v11, vcc_lo, s7, v9, vcc_lo v_add_co_u32 v4, vcc_lo, s4, v4 s_clause 0x1 global_load_b32 v6, v[6:7], off global_load_b32 v7, v[10:11], off v_add_co_ci_u32_e32 v5, vcc_lo, s5, v5, vcc_lo v_add_co_u32 v0, vcc_lo, s2, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v1, vcc_lo s_clause 0x1 global_load_b32 v2, v[2:3], off global_load_b32 v3, v[4:5], off s_clause 0x1 global_load_b32 v4, v[0:1], off offset:8 global_load_b32 v0, v[0:1], off s_waitcnt vmcnt(4) v_sub_f32_e32 v1, v6, v7 s_waitcnt vmcnt(2) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_dual_sub_f32 v2, v2, v3 :: v_dual_mul_f32 v3, s10, v1 s_waitcnt vmcnt(0) v_dual_sub_f32 v0, v4, v0 :: v_dual_fmac_f32 v3, s9, v2 s_delay_alu instid0(VALU_DEP_1) v_fmac_f32_e32 v3, s8, v0 v_add_co_u32 v0, vcc_lo, s0, v8 v_add_co_ci_u32_e32 v1, vcc_lo, s1, v9, vcc_lo global_store_b32 v[0:1], v3, off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z10divergencePPfS_S_S_S_fffiii .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 320 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 2 .amdhsa_next_free_vgpr 12 .amdhsa_next_free_sgpr 17 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z10divergencePPfS_S_S_S_fffiii, .Lfunc_end0-_Z10divergencePPfS_S_S_S_fffiii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 748 ; NumSgprs: 19 ; NumVgprs: 12 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 19 ; NumVGPRsForWavesPerEU: 12 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 2 .text .protected _Z10initializePfS_S_S_fffiii ; -- Begin function _Z10initializePfS_S_S_fffiii .globl _Z10initializePfS_S_S_fffiii .p2align 8 .type _Z10initializePfS_S_S_fffiii,@function _Z10initializePfS_S_S_fffiii: ; @_Z10initializePfS_S_S_fffiii ; %bb.0: s_clause 0x1 s_load_b64 s[2:3], s[0:1], 0x44 s_load_b128 s[8:11], s[0:1], 0x2c v_bfe_u32 v2, v0, 10, 10 v_mov_b32_e32 v10, 0x3e4ccccd v_mov_b32_e32 v11, 0x3e99999a v_mov_b32_e32 v12, 0x3ecccccd v_mov_b32_e32 v13, 0x3dcccccd s_waitcnt lgkmcnt(0) s_and_b32 s3, s3, 0xffff s_lshr_b32 s6, s2, 16 v_cvt_f32_u32_e32 v1, s3 s_sub_i32 s5, 0, s3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_rcp_iflag_f32_e32 v1, v1 s_waitcnt_depctr 0xfff v_mul_f32_e32 v1, 0x4f7ffffe, v1 v_cvt_u32_f32_e32 v1, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s4, v1 s_mul_i32 s5, s5, s4 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_hi_u32 s5, s4, s5 s_add_i32 s4, s4, s5 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_hi_u32 s4, s10, s4 s_mul_i32 s5, s4, s3 s_add_i32 s7, s4, 1 s_sub_i32 s5, s10, s5 s_delay_alu instid0(SALU_CYCLE_1) s_sub_i32 s10, s5, s3 s_cmp_ge_u32 s5, s3 s_cselect_b32 s4, s7, s4 s_cselect_b32 s5, s10, s5 s_add_i32 s7, s4, 1 s_cmp_ge_u32 s5, s3 s_cselect_b32 s4, s7, s4 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cvt_f32_u32_e32 v1, s4 s_sub_i32 s7, 0, s4 v_rcp_iflag_f32_e32 v1, v1 s_waitcnt_depctr 0xfff v_mul_f32_e32 v1, 0x4f7ffffe, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cvt_u32_f32_e32 v1, v1 v_readfirstlane_b32 s5, v1 v_bfe_u32 v1, v0, 20, 10 v_and_b32_e32 v0, 0x3ff, v0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_i32 s7, s7, s5 s_mul_hi_u32 s7, s5, s7 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_add_i32 s5, s5, s7 s_mul_hi_u32 s5, s15, s5 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1) s_mul_i32 s7, s5, s4 s_add_i32 s10, s5, 1 s_sub_i32 s7, s15, s7 s_sub_i32 s11, s7, s4 s_cmp_ge_u32 s7, s4 s_cselect_b32 s5, s10, s5 s_cselect_b32 s7, s11, s7 s_add_i32 s10, s5, 1 s_cmp_ge_u32 s7, s4 s_cselect_b32 s5, s10, s5 s_and_b32 s2, s2, 0xffff v_mad_u64_u32 v[3:4], null, s5, s3, v[1:2] s_mul_i32 s4, s5, s4 s_sub_i32 s10, s8, s9 s_sub_i32 s3, s15, s4 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mad_u64_u32 v[4:5], null, s3, s6, v[2:3] s_add_i32 s3, s8, 2 v_mad_u64_u32 v[1:2], null, s14, s2, v[0:1] s_mul_i32 s3, s3, s9 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_mul_lo_u32 v0, s3, v3 v_mul_lo_u32 v2, v4, s8 s_load_b256 s[0:7], s[0:1], 0x0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add3_u32 v0, v1, v0, v2 v_lshlrev_b32_e32 v2, 1, v3 v_lshl_add_u32 v1, v4, 1, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_mad_u64_u32 v[3:4], null, v2, s10, v[0:1] v_mul_lo_u32 v0, v2, s8 v_ashrrev_i32_e32 v2, 31, v1 s_lshl_b32 s8, s8, 1 v_lshlrev_b64 v[5:6], 2, v[1:2] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_ashrrev_i32_e32 v4, 31, v3 v_sub_nc_u32_e32 v0, v3, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b64 v[2:3], 2, v[3:4] v_ashrrev_i32_e32 v1, 31, v0 s_waitcnt lgkmcnt(0) v_add_co_u32 v4, vcc_lo, s2, v5 v_add_co_ci_u32_e32 v5, vcc_lo, s3, v6, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_4) | instid1(VALU_DEP_4) v_mad_u64_u32 v[6:7], null, s8, s9, v[0:1] v_lshlrev_b64 v[0:1], 2, v[0:1] v_add_co_u32 v2, vcc_lo, s4, v2 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_ashr_i32 s9, s8, 31 v_ashrrev_i32_e32 v7, 31, v6 s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_add_co_u32 v8, vcc_lo, s6, v0 s_lshl_b64 s[2:3], s[8:9], 2 v_add_co_ci_u32_e32 v9, vcc_lo, s7, v1, vcc_lo v_lshlrev_b64 v[6:7], 2, v[6:7] global_store_b32 v[4:5], v10, off global_store_b32 v[2:3], v11, off v_add_co_u32 v2, vcc_lo, v2, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v3, vcc_lo v_add_co_u32 v6, vcc_lo, s6, v6 v_add_co_ci_u32_e32 v7, vcc_lo, s7, v7, vcc_lo v_add_co_u32 v0, vcc_lo, s0, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo s_clause 0x1 global_store_b32 v[8:9], v12, off global_store_b32 v[6:7], v12, off global_store_b32 v[2:3], v11, off global_store_b32 v[4:5], v10, off offset:8 global_store_b32 v[0:1], v13, off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z10initializePfS_S_S_fffiii .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 312 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 2 .amdhsa_next_free_vgpr 14 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end1: .size _Z10initializePfS_S_S_fffiii, .Lfunc_end1-_Z10initializePfS_S_S_fffiii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 672 ; NumSgprs: 18 ; NumVgprs: 14 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 14 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 2 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 24 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 32 .size: 8 .value_kind: global_buffer - .offset: 40 .size: 4 .value_kind: by_value - .offset: 44 .size: 4 .value_kind: by_value - .offset: 48 .size: 4 .value_kind: by_value - .offset: 52 .size: 4 .value_kind: by_value - .offset: 56 .size: 4 .value_kind: by_value - .offset: 60 .size: 4 .value_kind: by_value - .offset: 64 .size: 4 .value_kind: hidden_block_count_x - .offset: 68 .size: 4 .value_kind: hidden_block_count_y - .offset: 72 .size: 4 .value_kind: hidden_block_count_z - .offset: 76 .size: 2 .value_kind: hidden_group_size_x - .offset: 78 .size: 2 .value_kind: hidden_group_size_y - .offset: 80 .size: 2 .value_kind: hidden_group_size_z - .offset: 82 .size: 2 .value_kind: hidden_remainder_x - .offset: 84 .size: 2 .value_kind: hidden_remainder_y - .offset: 86 .size: 2 .value_kind: hidden_remainder_z - .offset: 104 .size: 8 .value_kind: hidden_global_offset_x - .offset: 112 .size: 8 .value_kind: hidden_global_offset_y - .offset: 120 .size: 8 .value_kind: hidden_global_offset_z - .offset: 128 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 320 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z10divergencePPfS_S_S_S_fffiii .private_segment_fixed_size: 0 .sgpr_count: 19 .sgpr_spill_count: 0 .symbol: _Z10divergencePPfS_S_S_S_fffiii.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 12 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 24 .size: 8 .value_kind: global_buffer - .offset: 32 .size: 4 .value_kind: by_value - .offset: 36 .size: 4 .value_kind: by_value - .offset: 40 .size: 4 .value_kind: by_value - .offset: 44 .size: 4 .value_kind: by_value - .offset: 48 .size: 4 .value_kind: by_value - .offset: 52 .size: 4 .value_kind: by_value - .offset: 56 .size: 4 .value_kind: hidden_block_count_x - .offset: 60 .size: 4 .value_kind: hidden_block_count_y - .offset: 64 .size: 4 .value_kind: hidden_block_count_z - .offset: 68 .size: 2 .value_kind: hidden_group_size_x - .offset: 70 .size: 2 .value_kind: hidden_group_size_y - .offset: 72 .size: 2 .value_kind: hidden_group_size_z - .offset: 74 .size: 2 .value_kind: hidden_remainder_x - .offset: 76 .size: 2 .value_kind: hidden_remainder_y - .offset: 78 .size: 2 .value_kind: hidden_remainder_z - .offset: 96 .size: 8 .value_kind: hidden_global_offset_x - .offset: 104 .size: 8 .value_kind: hidden_global_offset_y - .offset: 112 .size: 8 .value_kind: hidden_global_offset_z - .offset: 120 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 312 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z10initializePfS_S_S_fffiii .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z10initializePfS_S_S_fffiii.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 14 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
7da24f4705ca048f194b9f994bbeb81ee1a42325
#include <stdio.h> #include <stdlib.h> #define N 32 //Código device __global__ void soma_vetor(int *a, int *b, int *c){ int indice = blockIdx.x; if(indice < N) c[indice] = a[indice] + b[indice]; } //Código host int main(){ int a[N],b[N],c[N]; int* dev_a; int* dev_b; int* dev_c; int tam = N*sizeof(int); //Inicializando as variáveis do host: for(int i = 0; i < N; i++){ a[i] = i; b[i] = i*2; } //Alocando espaço para as variáveis da GPU: cudaMalloc((void**)&dev_a, tam); cudaMalloc((void**)&dev_b, tam); cudaMalloc((void**)&dev_c, tam); //Copiando as variáveis da CPU para a GPU: cudaMemcpy(dev_a, &a, tam, cudaMemcpyHostToDevice); cudaMemcpy(dev_b, &b, tam, cudaMemcpyHostToDevice); //Chamada à função da GPU (kernel): soma_vetor<<<N,1>>>(dev_a, dev_b, dev_c); //Copiando o resultado da GPU para a CPU: cudaMemcpy(&c, dev_c, tam, cudaMemcpyDeviceToHost); //Visualizando o resultado: for(int i = 0; i < N; i++) printf("%d ",c[i]); printf("\n\n"); //Liberando a memória na GPU: cudaFree(dev_a); cudaFree(dev_b); cudaFree(dev_c); return 0; }
.file "tmpxft_002f17b9_00000000-6_soma_vetor.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z34__device_stub__Z10soma_vetorPiS_S_PiS_S_ .type _Z34__device_stub__Z10soma_vetorPiS_S_PiS_S_, @function _Z34__device_stub__Z10soma_vetorPiS_S_PiS_S_: .LFB2052: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rdx, 8(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 8(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z10soma_vetorPiS_S_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L2: movq 120(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z34__device_stub__Z10soma_vetorPiS_S_PiS_S_, .-_Z34__device_stub__Z10soma_vetorPiS_S_PiS_S_ .globl _Z10soma_vetorPiS_S_ .type _Z10soma_vetorPiS_S_, @function _Z10soma_vetorPiS_S_: .LFB2053: .cfi_startproc endbr64 jmp _Z34__device_stub__Z10soma_vetorPiS_S_PiS_S_ .cfi_endproc .LFE2053: .size _Z10soma_vetorPiS_S_, .-_Z10soma_vetorPiS_S_ .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "%d " .LC1: .string "\n\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $448, %rsp .cfi_def_cfa_offset 480 movq %fs:40, %rax movq %rax, 440(%rsp) xorl %eax, %eax .L9: leal (%rax,%rax), %edx leaq 56(%rsp), %rbp leaq 184(%rsp), %rbx movl %eax, 0(%rbp,%rax,4) movl %edx, (%rbx,%rax,4) incq %rax cmpq $32, %rax jne .L9 leaq 8(%rsp), %rdi movl $128, %esi call cudaMalloc@PLT leaq 16(%rsp), %rdi movl $128, %esi call cudaMalloc@PLT leaq 24(%rsp), %rdi movl $128, %esi call cudaMalloc@PLT movq 8(%rsp), %rdi movl $1, %ecx movq %rbp, %rsi movl $128, %edx call cudaMemcpy@PLT movq 16(%rsp), %rdi movl $1, %ecx movq %rbx, %rsi movl $128, %edx call cudaMemcpy@PLT movl $134217729, %edi xorl %r9d, %r9d xorl %r8d, %r8d salq $5, %rdi movl $1, %ecx movabsq $4294967297, %rdx movl $1, %esi movq %rdx, 44(%rsp) movl $1, 52(%rsp) movq %rdi, 32(%rsp) movl $1, 40(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L10 movq 24(%rsp), %rdx movq 16(%rsp), %rsi movq 8(%rsp), %rdi call _Z34__device_stub__Z10soma_vetorPiS_S_PiS_S_ .L10: movq 24(%rsp), %rsi leaq 312(%rsp), %rbp movl $2, %ecx xorl %ebx, %ebx movl $128, %edx movq %rbp, %rdi leaq .LC0(%rip), %r12 call cudaMemcpy@PLT .L11: movl 0(%rbp,%rbx,4), %edx movq %r12, %rsi movl $2, %edi xorl %eax, %eax incq %rbx call __printf_chk@PLT cmpq $32, %rbx jne .L11 leaq .LC1(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movq 8(%rsp), %rdi call cudaFree@PLT movq 16(%rsp), %rdi call cudaFree@PLT movq 24(%rsp), %rdi call cudaFree@PLT movq 440(%rsp), %rax subq %fs:40, %rax je .L12 call __stack_chk_fail@PLT .L12: addq $448, %rsp .cfi_def_cfa_offset 32 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC2: .string "_Z10soma_vetorPiS_S_" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC2(%rip), %rdx movq %rax, %rdi leaq _Z10soma_vetorPiS_S_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z10soma_vetorPiS_S_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */ /* 0x000e240000002500 */ /*0020*/ ISETP.GT.AND P0, PT, R6, 0x1f, PT ; /* 0x0000001f0600780c */ /* 0x001fda0003f04270 */ /*0030*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0040*/ MOV R7, 0x4 ; /* 0x0000000400077802 */ /* 0x000fe20000000f00 */ /*0050*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0060*/ IMAD.WIDE R4, R6, R7, c[0x0][0x168] ; /* 0x00005a0006047625 */ /* 0x000fc800078e0207 */ /*0070*/ IMAD.WIDE R2, R6.reuse, R7.reuse, c[0x0][0x160] ; /* 0x0000580006027625 */ /* 0x0c0fe400078e0207 */ /*0080*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea8000c1e1900 */ /*0090*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea2000c1e1900 */ /*00a0*/ IMAD.WIDE R6, R6, R7, c[0x0][0x170] ; /* 0x00005c0006067625 */ /* 0x000fe200078e0207 */ /*00b0*/ IADD3 R9, R4, R3, RZ ; /* 0x0000000304097210 */ /* 0x004fca0007ffe0ff */ /*00c0*/ STG.E [R6.64], R9 ; /* 0x0000000906007986 */ /* 0x000fe2000c101904 */ /*00d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00e0*/ BRA 0xe0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> #include <stdlib.h> #define N 32 //Código device __global__ void soma_vetor(int *a, int *b, int *c){ int indice = blockIdx.x; if(indice < N) c[indice] = a[indice] + b[indice]; } //Código host int main(){ int a[N],b[N],c[N]; int* dev_a; int* dev_b; int* dev_c; int tam = N*sizeof(int); //Inicializando as variáveis do host: for(int i = 0; i < N; i++){ a[i] = i; b[i] = i*2; } //Alocando espaço para as variáveis da GPU: hipMalloc((void**)&dev_a, tam); hipMalloc((void**)&dev_b, tam); hipMalloc((void**)&dev_c, tam); //Copiando as variáveis da CPU para a GPU: hipMemcpy(dev_a, &a, tam, hipMemcpyHostToDevice); hipMemcpy(dev_b, &b, tam, hipMemcpyHostToDevice); //Chamada à função da GPU (kernel): soma_vetor<<<N,1>>>(dev_a, dev_b, dev_c); //Copiando o resultado da GPU para a CPU: hipMemcpy(&c, dev_c, tam, hipMemcpyDeviceToHost); //Visualizando o resultado: for(int i = 0; i < N; i++) printf("%d ",c[i]); printf("\n\n"); //Liberando a memória na GPU: hipFree(dev_a); hipFree(dev_b); hipFree(dev_c); return 0; }
.text .file "soma_vetor.hip" .globl _Z25__device_stub__soma_vetorPiS_S_ # -- Begin function _Z25__device_stub__soma_vetorPiS_S_ .type _Z25__device_stub__soma_vetorPiS_S_,@function _Z25__device_stub__soma_vetorPiS_S_: # @_Z25__device_stub__soma_vetorPiS_S_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z10soma_vetorPiS_S_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z25__device_stub__soma_vetorPiS_S_, .Lfunc_end0-_Z25__device_stub__soma_vetorPiS_S_ .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 subq $424, %rsp # imm = 0x1A8 .cfi_def_cfa_offset 448 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 xorl %eax, %eax xorl %ecx, %ecx .LBB1_1: # =>This Inner Loop Header: Depth=1 movl %ecx, 288(%rsp,%rcx,4) movl %eax, 160(%rsp,%rcx,4) incq %rcx addl $2, %eax cmpq $32, %rcx jne .LBB1_1 # %bb.2: leaq 24(%rsp), %rbx movl $128, %esi movq %rbx, %rdi callq hipMalloc leaq 16(%rsp), %r14 movl $128, %esi movq %r14, %rdi callq hipMalloc leaq 8(%rsp), %rdi movl $128, %esi callq hipMalloc movq (%rbx), %rdi leaq 288(%rsp), %rsi movl $128, %edx movl $1, %ecx callq hipMemcpy movq (%r14), %rdi leaq 160(%rsp), %rsi movl $128, %edx movl $1, %ecx callq hipMemcpy movabsq $4294967297, %rdx # imm = 0x100000001 leaq 31(%rdx), %rdi movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_4 # %bb.3: movq 24(%rsp), %rdi movq 16(%rsp), %rsi movq 8(%rsp), %rdx callq _Z25__device_stub__soma_vetorPiS_S_ .LBB1_4: movq 8(%rsp), %rsi leaq 32(%rsp), %rdi movl $128, %edx movl $2, %ecx callq hipMemcpy xorl %ebx, %ebx .LBB1_5: # =>This Inner Loop Header: Depth=1 movl 32(%rsp,%rbx,4), %esi movl $.L.str, %edi xorl %eax, %eax callq printf incq %rbx cmpq $32, %rbx jne .LBB1_5 # %bb.6: movl $.Lstr, %edi callq puts@PLT movq 24(%rsp), %rdi callq hipFree movq 16(%rsp), %rdi callq hipFree movq 8(%rsp), %rdi callq hipFree xorl %eax, %eax addq $424, %rsp # imm = 0x1A8 .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z10soma_vetorPiS_S_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z10soma_vetorPiS_S_,@object # @_Z10soma_vetorPiS_S_ .section .rodata,"a",@progbits .globl _Z10soma_vetorPiS_S_ .p2align 3, 0x0 _Z10soma_vetorPiS_S_: .quad _Z25__device_stub__soma_vetorPiS_S_ .size _Z10soma_vetorPiS_S_, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "%d " .size .L.str, 4 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z10soma_vetorPiS_S_" .size .L__unnamed_1, 21 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "\n" .size .Lstr, 2 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z25__device_stub__soma_vetorPiS_S_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z10soma_vetorPiS_S_ .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z10soma_vetorPiS_S_ ; -- Begin function _Z10soma_vetorPiS_S_ .globl _Z10soma_vetorPiS_S_ .p2align 8 .type _Z10soma_vetorPiS_S_,@function _Z10soma_vetorPiS_S_: ; @_Z10soma_vetorPiS_S_ ; %bb.0: s_cmp_gt_i32 s15, 31 s_cbranch_scc1 .LBB0_2 ; %bb.1: s_clause 0x1 s_load_b64 s[8:9], s[0:1], 0x10 s_load_b128 s[4:7], s[0:1], 0x0 s_mov_b32 s2, s15 s_ashr_i32 s3, s15, 31 s_delay_alu instid0(SALU_CYCLE_1) s_lshl_b64 s[0:1], s[2:3], 2 s_waitcnt lgkmcnt(0) s_add_u32 s2, s8, s0 s_addc_u32 s3, s9, s1 s_add_u32 s6, s6, s0 s_addc_u32 s7, s7, s1 s_add_u32 s0, s4, s0 s_addc_u32 s1, s5, s1 s_load_b32 s0, s[0:1], 0x0 s_load_b32 s1, s[6:7], 0x0 s_waitcnt lgkmcnt(0) s_add_i32 s0, s1, s0 s_delay_alu instid0(SALU_CYCLE_1) v_dual_mov_b32 v0, 0 :: v_dual_mov_b32 v1, s0 global_store_b32 v0, v1, s[2:3] .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z10soma_vetorPiS_S_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 24 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 2 .amdhsa_next_free_sgpr 16 .amdhsa_reserve_vcc 0 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z10soma_vetorPiS_S_, .Lfunc_end0-_Z10soma_vetorPiS_S_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 128 ; NumSgprs: 16 ; NumVgprs: 2 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 1 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 16 ; NumVGPRsForWavesPerEU: 2 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 24 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z10soma_vetorPiS_S_ .private_segment_fixed_size: 0 .sgpr_count: 16 .sgpr_spill_count: 0 .symbol: _Z10soma_vetorPiS_S_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 2 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
56f5ed39942a74e6aa7e9cca2ed5227bcaeb60fd
#include <stdio.h> __global__ void global_scan(float* d_out, float* d_in) { int idx = threadIdx.x; float out = 0.00f; d_out[idx] = d_in[idx]; __syncthreads(); for (int interpre = 1; interpre<sizeof(d_in); interpre *= 2) { if (idx - interpre >= 0) { out = d_out[idx] + d_out[idx - interpre]; } __syncthreads(); if (idx - interpre >= 0) { d_out[idx] = out; out = 0.00f; } } } __global__ void shmem_scan_kernel(float * d_out, const float * d_in) { // sdata is allocated in the kernel call: 3rd arg to <<<b, t, shmem>>> extern __shared__ float sdata[]; int idx = threadIdx.x; float out = 0.00f; // load shared mem from global mem sdata[idx] = d_in[idx]; __syncthreads(); for (int interpre = 1; interpre<sizeof(d_in); interpre *= 2) { if (idx - interpre >= 0) { out = sdata[idx] + sdata[idx - interpre]; } __syncthreads(); if (idx - interpre >= 0) { sdata[idx] = out; out = 0.00f; } } // writes all thread result for this block back to global mem d_out[idx] = sdata[idx]; } int main(int argc, char** argv) { const int ARRAY_SIZE = 8; const int ARRAY_BYTES = ARRAY_SIZE * sizeof(float); // generate the input array on the host float h_in[ARRAY_SIZE]; for (int i = 0; i<ARRAY_SIZE; i++) { h_in[i] = float(i); } float h_out[ARRAY_SIZE]; // declare GPU memory pointers float* d_in; float* d_out; // allocate GPU memory cudaMalloc((void**)&d_in, ARRAY_BYTES); cudaMalloc((void**)&d_out, ARRAY_BYTES); // transfer the array to GPU cudaMemcpy(d_in, h_in, ARRAY_BYTES, cudaMemcpyHostToDevice); // launch the kernel // global_scan << <1, ARRAY_SIZE >> >(d_out, d_in); shmem_scan_kernel <<<1, ARRAY_SIZE, ARRAY_SIZE * sizeof(float) >>>(d_out, d_in); // shmem_scan_kernel <<<1, ARRAY_SIZE >>>(d_out, d_in); // copy back the result array to the GPU cudaMemcpy(h_out, d_out, ARRAY_BYTES, cudaMemcpyDeviceToHost); // print out the resulting array for (int i = 0; i<ARRAY_SIZE; i++) { printf("%f", h_out[i]); printf(((i % 4) != 3) ? "\t" : "\n"); } // free GPU memory allocation cudaFree(d_in); cudaFree(d_out); system("pause"); return 0; }
.file "tmpxft_0028698f_00000000-6_scan_shared_memery.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z33__device_stub__Z11global_scanPfS_PfS_ .type _Z33__device_stub__Z11global_scanPfS_PfS_, @function _Z33__device_stub__Z11global_scanPfS_PfS_: .LFB2052: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movq %rsi, (%rsp) leaq 40(%rsp), %rdi leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z11global_scanPfS_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L2: movq 104(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z33__device_stub__Z11global_scanPfS_PfS_, .-_Z33__device_stub__Z11global_scanPfS_PfS_ .globl _Z11global_scanPfS_ .type _Z11global_scanPfS_, @function _Z11global_scanPfS_: .LFB2053: .cfi_startproc endbr64 jmp _Z33__device_stub__Z11global_scanPfS_PfS_ .cfi_endproc .LFE2053: .size _Z11global_scanPfS_, .-_Z11global_scanPfS_ .globl _Z40__device_stub__Z17shmem_scan_kernelPfPKfPfPKf .type _Z40__device_stub__Z17shmem_scan_kernelPfPKfPfPKf, @function _Z40__device_stub__Z17shmem_scan_kernelPfPKfPfPKf: .LFB2054: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movq %rsi, (%rsp) leaq 40(%rsp), %rdi leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L8 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z17shmem_scan_kernelPfPKf(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L8: movq 104(%rsp), %rax subq %fs:40, %rax je .L10 call __stack_chk_fail@PLT .L10: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2054: .size _Z40__device_stub__Z17shmem_scan_kernelPfPKfPfPKf, .-_Z40__device_stub__Z17shmem_scan_kernelPfPKfPfPKf .globl _Z17shmem_scan_kernelPfPKf .type _Z17shmem_scan_kernelPfPKf, @function _Z17shmem_scan_kernelPfPKf: .LFB2055: .cfi_startproc endbr64 jmp _Z40__device_stub__Z17shmem_scan_kernelPfPKfPfPKf .cfi_endproc .LFE2055: .size _Z17shmem_scan_kernelPfPKf, .-_Z17shmem_scan_kernelPfPKf .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "\t" .LC1: .string "\n" .LC2: .string "%f" .LC3: .string "pause" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 movl $32, %esi pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $112, %rsp .cfi_def_cfa_offset 144 movq %fs:40, %rax movq %rax, 104(%rsp) movabsq $4575657221408423936, %rax movq %rsp, %rdi movq %rax, 40(%rsp) movabsq $4629700418010611712, %rax movq %rax, 48(%rsp) movabsq $4656722015783223296, %rax movq %rax, 56(%rsp) movabsq $4674736414296899584, %rax movq %rax, 64(%rsp) call cudaMalloc@PLT leaq 8(%rsp), %rdi movl $32, %esi call cudaMalloc@PLT movq (%rsp), %rdi leaq 40(%rsp), %rsi movl $1, %ecx movl $32, %edx call cudaMemcpy@PLT movl $536870913, %edx xorl %r9d, %r9d movabsq $4294967297, %rdi salq $3, %rdx movl $32, %r8d movl $1, %ecx movl $1, %esi movq %rdx, 28(%rsp) movl $1, 36(%rsp) movq %rdi, 16(%rsp) movl $1, 24(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L14 movq (%rsp), %rsi movq 8(%rsp), %rdi call _Z40__device_stub__Z17shmem_scan_kernelPfPKfPfPKf .L14: movq 8(%rsp), %rsi leaq 72(%rsp), %rbp movl $2, %ecx xorl %ebx, %ebx movl $32, %edx movq %rbp, %rdi leaq .LC2(%rip), %r12 call cudaMemcpy@PLT .L16: movq %r12, %rsi movl $2, %edi movb $1, %al cvtss2sd 0(%rbp,%rbx,4), %xmm0 call __printf_chk@PLT movl %ebx, %eax movl $2, %edi leaq .LC1(%rip), %rsi notl %eax testb $3, %al leaq .LC0(%rip), %rax cmovne %rax, %rsi xorl %eax, %eax incq %rbx call __printf_chk@PLT cmpq $8, %rbx jne .L16 movq (%rsp), %rdi call cudaFree@PLT movq 8(%rsp), %rdi call cudaFree@PLT leaq .LC3(%rip), %rdi call system@PLT movq 104(%rsp), %rax subq %fs:40, %rax je .L17 call __stack_chk_fail@PLT .L17: addq $112, %rsp .cfi_def_cfa_offset 32 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC4: .string "_Z17shmem_scan_kernelPfPKf" .LC5: .string "_Z11global_scanPfS_" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2057: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC4(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z17shmem_scan_kernelPfPKf(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC5(%rip), %rdx orl $-1, %r8d leaq _Z11global_scanPfS_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2057: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z17shmem_scan_kernelPfPKf .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000e220000002100 */ /*0020*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0040*/ IMAD.WIDE R2, R4, R3, c[0x0][0x168] ; /* 0x00005a0004027625 */ /* 0x001fcc00078e0203 */ /*0050*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea2000c1e1900 */ /*0060*/ ISETP.GE.AND P0, PT, R4.reuse, 0x1, PT ; /* 0x000000010400780c */ /* 0x040fe20003f06270 */ /*0070*/ IMAD.MOV.U32 R5, RZ, RZ, RZ ; /* 0x000000ffff057224 */ /* 0x000fe200078e00ff */ /*0080*/ ISETP.GE.AND P1, PT, R4.reuse, 0x2, PT ; /* 0x000000020400780c */ /* 0x040fe40003f26270 */ /*0090*/ ISETP.GE.AND P2, PT, R4, 0x4, PT ; /* 0x000000040400780c */ /* 0x000fe20003f46270 */ /*00a0*/ STS [R4.X4], R2 ; /* 0x0000000204007388 */ /* 0x004fe80000004800 */ /*00b0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*00c0*/ @P0 LDS R0, [R4.X4] ; /* 0x0000000004000984 */ /* 0x000fe80000004800 */ /*00d0*/ @P0 LDS R7, [R4.X4+-0x4] ; /* 0xfffffc0004070984 */ /* 0x000e240000004800 */ /*00e0*/ @P0 FADD R5, R0, R7 ; /* 0x0000000700050221 */ /* 0x001fc40000000000 */ /*00f0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0100*/ @P0 STS [R4.X4], R5 ; /* 0x0000000504000388 */ /* 0x0001e80000004800 */ /*0110*/ @P1 LDS R0, [R4.X4+-0x8] ; /* 0xfffff80004001984 */ /* 0x000fe80000004800 */ /*0120*/ @P1 LDS R3, [R4.X4] ; /* 0x0000000004031984 */ /* 0x000e620000004800 */ /*0130*/ @P0 MOV R5, RZ ; /* 0x000000ff00050202 */ /* 0x001fc60000000f00 */ /*0140*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0150*/ LEA R2, P0, R4, c[0x0][0x160], 0x2 ; /* 0x0000580004027a11 */ /* 0x000fe200078010ff */ /*0160*/ @P1 FADD R5, R0, R3 ; /* 0x0000000300051221 */ /* 0x002fc80000000000 */ /*0170*/ @P2 LDS R0, [R4.X4+-0x10] ; /* 0xfffff00004002984 */ /* 0x000fe80000004800 */ /*0180*/ @P1 STS [R4.X4], R5 ; /* 0x0000000504001388 */ /* 0x0001e80000004800 */ /*0190*/ @P2 LDS R3, [R4.X4] ; /* 0x0000000004032984 */ /* 0x000e620000004800 */ /*01a0*/ @P1 IMAD.MOV.U32 R5, RZ, RZ, RZ ; /* 0x000000ffff051224 */ /* 0x001fe200078e00ff */ /*01b0*/ @P2 FADD R5, R0, R3 ; /* 0x0000000300052221 */ /* 0x002fc40000000000 */ /*01c0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*01d0*/ SHF.R.S32.HI R3, RZ, 0x1f, R4 ; /* 0x0000001fff037819 */ /* 0x000fc80000011404 */ /*01e0*/ LEA.HI.X R3, R4, c[0x0][0x164], R3, 0x2, P0 ; /* 0x0000590004037a11 */ /* 0x000fe200000f1403 */ /*01f0*/ @P2 STS [R4.X4], R5 ; /* 0x0000000504002388 */ /* 0x000fe80000004800 */ /*0200*/ @!P2 LDS R5, [R4.X4] ; /* 0x000000000405a984 */ /* 0x000e280000004800 */ /*0210*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*0220*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0230*/ BRA 0x230; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0280*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0290*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z11global_scanPfS_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R6, SR_TID.X ; /* 0x0000000000067919 */ /* 0x000e220000002100 */ /*0020*/ MOV R5, 0x4 ; /* 0x0000000400057802 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0040*/ IMAD.WIDE R2, R6, R5, c[0x0][0x168] ; /* 0x00005a0006027625 */ /* 0x001fcc00078e0205 */ /*0050*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea2000c1e1900 */ /*0060*/ IMAD.WIDE R4, R6.reuse, R5, c[0x0][0x160] ; /* 0x0000580006047625 */ /* 0x040fe200078e0205 */ /*0070*/ ISETP.GE.AND P1, PT, R6, 0x1, PT ; /* 0x000000010600780c */ /* 0x000fc80003f26270 */ /*0080*/ STG.E [R4.64], R3 ; /* 0x0000000304007986 */ /* 0x004fe8000c101904 */ /*0090*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*00a0*/ @P1 LDG.E R0, [R4.64] ; /* 0x0000000404001981 */ /* 0x000ea8000c1e1900 */ /*00b0*/ @P1 LDG.E R9, [R4.64+-0x4] ; /* 0xfffffc0404091981 */ /* 0x000ea8000c1e1900 */ /*00c0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*00d0*/ ISETP.GE.AND P0, PT, R6, 0x2, PT ; /* 0x000000020600780c */ /* 0x000fc40003f06270 */ /*00e0*/ MOV R7, RZ ; /* 0x000000ff00077202 */ /* 0x000fe20000000f00 */ /*00f0*/ @P1 FADD R7, R0, R9 ; /* 0x0000000900071221 */ /* 0x004fd40000000000 */ /*0100*/ @P0 LDG.E R0, [R4.64+-0x8] ; /* 0xfffff80404000981 */ /* 0x000ea8000c1e1900 */ /*0110*/ @P1 STG.E [R4.64], R7 ; /* 0x0000000704001986 */ /* 0x0001e8000c101904 */ /*0120*/ @P0 LDG.E R9, [R4.64] ; /* 0x0000000404090981 */ /* 0x000ea2000c1e1900 */ /*0130*/ @P1 MOV R7, RZ ; /* 0x000000ff00071202 */ /* 0x001fc60000000f00 */ /*0140*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0150*/ ISETP.GE.AND P1, PT, R6, 0x4, PT ; /* 0x000000040600780c */ /* 0x000fca0003f26270 */ /*0160*/ BSSY B0, 0x1f0 ; /* 0x0000008000007945 */ /* 0x000fe20003800000 */ /*0170*/ @P0 FADD R7, R0, R9 ; /* 0x0000000900070221 */ /* 0x004fca0000000000 */ /*0180*/ @P0 STG.E [R4.64], R7 ; /* 0x0000000704000986 */ /* 0x0001e4000c101904 */ /*0190*/ @P0 MOV R7, RZ ; /* 0x000000ff00070202 */ /* 0x001fe20000000f00 */ /*01a0*/ @!P1 BRA 0x1e0 ; /* 0x0000003000009947 */ /* 0x000fea0003800000 */ /*01b0*/ LDG.E R0, [R4.64] ; /* 0x0000000404007981 */ /* 0x000ea8000c1e1900 */ /*01c0*/ LDG.E R7, [R4.64+-0x10] ; /* 0xfffff00404077981 */ /* 0x000ea4000c1e1900 */ /*01d0*/ FADD R7, R7, R0 ; /* 0x0000000007077221 */ /* 0x004fe40000000000 */ /*01e0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*01f0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0200*/ @!P1 EXIT ; /* 0x000000000000994d */ /* 0x000fea0003800000 */ /*0210*/ STG.E [R4.64], R7 ; /* 0x0000000704007986 */ /* 0x000fe2000c101904 */ /*0220*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0230*/ BRA 0x230; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0280*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0290*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> __global__ void global_scan(float* d_out, float* d_in) { int idx = threadIdx.x; float out = 0.00f; d_out[idx] = d_in[idx]; __syncthreads(); for (int interpre = 1; interpre<sizeof(d_in); interpre *= 2) { if (idx - interpre >= 0) { out = d_out[idx] + d_out[idx - interpre]; } __syncthreads(); if (idx - interpre >= 0) { d_out[idx] = out; out = 0.00f; } } } __global__ void shmem_scan_kernel(float * d_out, const float * d_in) { // sdata is allocated in the kernel call: 3rd arg to <<<b, t, shmem>>> extern __shared__ float sdata[]; int idx = threadIdx.x; float out = 0.00f; // load shared mem from global mem sdata[idx] = d_in[idx]; __syncthreads(); for (int interpre = 1; interpre<sizeof(d_in); interpre *= 2) { if (idx - interpre >= 0) { out = sdata[idx] + sdata[idx - interpre]; } __syncthreads(); if (idx - interpre >= 0) { sdata[idx] = out; out = 0.00f; } } // writes all thread result for this block back to global mem d_out[idx] = sdata[idx]; } int main(int argc, char** argv) { const int ARRAY_SIZE = 8; const int ARRAY_BYTES = ARRAY_SIZE * sizeof(float); // generate the input array on the host float h_in[ARRAY_SIZE]; for (int i = 0; i<ARRAY_SIZE; i++) { h_in[i] = float(i); } float h_out[ARRAY_SIZE]; // declare GPU memory pointers float* d_in; float* d_out; // allocate GPU memory hipMalloc((void**)&d_in, ARRAY_BYTES); hipMalloc((void**)&d_out, ARRAY_BYTES); // transfer the array to GPU hipMemcpy(d_in, h_in, ARRAY_BYTES, hipMemcpyHostToDevice); // launch the kernel // global_scan << <1, ARRAY_SIZE >> >(d_out, d_in); shmem_scan_kernel <<<1, ARRAY_SIZE, ARRAY_SIZE * sizeof(float) >>>(d_out, d_in); // shmem_scan_kernel <<<1, ARRAY_SIZE >>>(d_out, d_in); // copy back the result array to the GPU hipMemcpy(h_out, d_out, ARRAY_BYTES, hipMemcpyDeviceToHost); // print out the resulting array for (int i = 0; i<ARRAY_SIZE; i++) { printf("%f", h_out[i]); printf(((i % 4) != 3) ? "\t" : "\n"); } // free GPU memory allocation hipFree(d_in); hipFree(d_out); system("pause"); return 0; }
.text .file "scan_shared_memery.hip" .globl _Z26__device_stub__global_scanPfS_ # -- Begin function _Z26__device_stub__global_scanPfS_ .type _Z26__device_stub__global_scanPfS_,@function _Z26__device_stub__global_scanPfS_: # @_Z26__device_stub__global_scanPfS_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z11global_scanPfS_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z26__device_stub__global_scanPfS_, .Lfunc_end0-_Z26__device_stub__global_scanPfS_ .cfi_endproc # -- End function .globl _Z32__device_stub__shmem_scan_kernelPfPKf # -- Begin function _Z32__device_stub__shmem_scan_kernelPfPKf .type _Z32__device_stub__shmem_scan_kernelPfPKf,@function _Z32__device_stub__shmem_scan_kernelPfPKf: # @_Z32__device_stub__shmem_scan_kernelPfPKf .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z17shmem_scan_kernelPfPKf, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z32__device_stub__shmem_scan_kernelPfPKf, .Lfunc_end1-_Z32__device_stub__shmem_scan_kernelPfPKf .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 subq $88, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 xorl %eax, %eax .LBB2_1: # =>This Inner Loop Header: Depth=1 xorps %xmm0, %xmm0 cvtsi2ss %eax, %xmm0 movss %xmm0, 48(%rsp,%rax,4) incq %rax cmpq $8, %rax jne .LBB2_1 # %bb.2: leaq 8(%rsp), %rbx movl $32, %esi movq %rbx, %rdi callq hipMalloc movq %rsp, %rdi movl $32, %esi callq hipMalloc movq (%rbx), %rdi leaq 48(%rsp), %rsi movl $32, %edx movl $1, %ecx callq hipMemcpy movabsq $4294967297, %rdi # imm = 0x100000001 leaq 7(%rdi), %rdx movl $32, %r8d movl $1, %esi movl $1, %ecx xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_4 # %bb.3: movq (%rsp), %rdi movq 8(%rsp), %rsi callq _Z32__device_stub__shmem_scan_kernelPfPKf .LBB2_4: movq (%rsp), %rsi leaq 16(%rsp), %rdi movl $32, %edx movl $2, %ecx callq hipMemcpy movl $.L.str.2, %ebx xorl %r14d, %r14d .LBB2_5: # =>This Inner Loop Header: Depth=1 xorps %xmm0, %xmm0 cvtss2sd 16(%rsp,%r14,4), %xmm0 movl $.L.str, %edi movb $1, %al callq printf movl %r14d, %eax notl %eax testb $3, %al movl $.L.str.1, %edi cmoveq %rbx, %rdi xorl %eax, %eax callq printf incq %r14 cmpq $8, %r14 jne .LBB2_5 # %bb.6: movq 8(%rsp), %rdi callq hipFree movq (%rsp), %rdi callq hipFree movl $.L.str.3, %edi callq system xorl %eax, %eax addq $88, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size main, .Lfunc_end2-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB3_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB3_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z11global_scanPfS_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z17shmem_scan_kernelPfPKf, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end3: .size __hip_module_ctor, .Lfunc_end3-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB4_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB4_2: retq .Lfunc_end4: .size __hip_module_dtor, .Lfunc_end4-__hip_module_dtor .cfi_endproc # -- End function .type _Z11global_scanPfS_,@object # @_Z11global_scanPfS_ .section .rodata,"a",@progbits .globl _Z11global_scanPfS_ .p2align 3, 0x0 _Z11global_scanPfS_: .quad _Z26__device_stub__global_scanPfS_ .size _Z11global_scanPfS_, 8 .type _Z17shmem_scan_kernelPfPKf,@object # @_Z17shmem_scan_kernelPfPKf .globl _Z17shmem_scan_kernelPfPKf .p2align 3, 0x0 _Z17shmem_scan_kernelPfPKf: .quad _Z32__device_stub__shmem_scan_kernelPfPKf .size _Z17shmem_scan_kernelPfPKf, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "%f" .size .L.str, 3 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "\t" .size .L.str.1, 2 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "\n" .size .L.str.2, 2 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "pause" .size .L.str.3, 6 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z11global_scanPfS_" .size .L__unnamed_1, 20 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_Z17shmem_scan_kernelPfPKf" .size .L__unnamed_2, 27 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z26__device_stub__global_scanPfS_ .addrsig_sym _Z32__device_stub__shmem_scan_kernelPfPKf .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z11global_scanPfS_ .addrsig_sym _Z17shmem_scan_kernelPfPKf .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z11global_scanPfS_ ; -- Begin function _Z11global_scanPfS_ .globl _Z11global_scanPfS_ .p2align 8 .type _Z11global_scanPfS_,@function _Z11global_scanPfS_: ; @_Z11global_scanPfS_ ; %bb.0: s_load_b128 s[4:7], s[0:1], 0x0 v_dual_mov_b32 v2, 0 :: v_dual_lshlrev_b32 v1, 2, v0 v_mov_b32_e32 v5, 0 s_mov_b32 s1, 1 s_waitcnt lgkmcnt(0) global_load_b32 v6, v1, s[6:7] v_add_co_u32 v3, s0, s4, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v4, null, s5, 0, s0 s_waitcnt vmcnt(0) global_store_b32 v1, v6, s[4:5] s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv .LBB0_1: ; =>This Inner Loop Header: Depth=1 v_subrev_nc_u32_e32 v1, s1, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_lt_i32_e32 vcc_lo, -1, v1 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB0_3 ; %bb.2: ; in Loop: Header=BB0_1 Depth=1 v_lshlrev_b64 v[5:6], 2, v[1:2] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v5, s0, s4, v5 v_add_co_ci_u32_e64 v6, s0, s5, v6, s0 s_clause 0x1 global_load_b32 v1, v[3:4], off global_load_b32 v5, v[5:6], off s_waitcnt vmcnt(0) v_add_f32_e32 v5, v1, v5 .LBB0_3: ; in Loop: Header=BB0_1 Depth=1 s_or_b32 exec_lo, exec_lo, s2 s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv s_and_saveexec_b32 s0, vcc_lo s_cbranch_execz .LBB0_5 ; %bb.4: ; in Loop: Header=BB0_1 Depth=1 global_store_b32 v[3:4], v5, off v_mov_b32_e32 v5, 0 .LBB0_5: ; in Loop: Header=BB0_1 Depth=1 s_or_b32 exec_lo, exec_lo, s0 s_lshl_b32 s0, s1, 1 s_cmp_gt_u32 s1, 3 s_mov_b32 s1, s0 s_cbranch_scc0 .LBB0_1 ; %bb.6: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z11global_scanPfS_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 16 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 7 .amdhsa_next_free_sgpr 8 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z11global_scanPfS_, .Lfunc_end0-_Z11global_scanPfS_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 232 ; NumSgprs: 10 ; NumVgprs: 7 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 1 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 10 ; NumVGPRsForWavesPerEU: 7 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z17shmem_scan_kernelPfPKf ; -- Begin function _Z17shmem_scan_kernelPfPKf .globl _Z17shmem_scan_kernelPfPKf .p2align 8 .type _Z17shmem_scan_kernelPfPKf,@function _Z17shmem_scan_kernelPfPKf: ; @_Z17shmem_scan_kernelPfPKf ; %bb.0: s_load_b128 s[0:3], s[0:1], 0x0 v_dual_mov_b32 v2, 0 :: v_dual_lshlrev_b32 v1, 2, v0 s_waitcnt lgkmcnt(0) global_load_b32 v3, v1, s[2:3] v_add_nc_u32_e32 v1, 0, v1 s_mov_b32 s2, 1 s_waitcnt vmcnt(0) ds_store_b32 v1, v3 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv .LBB1_1: ; =>This Inner Loop Header: Depth=1 v_subrev_nc_u32_e32 v3, s2, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_lt_i32_e32 vcc_lo, -1, v3 s_and_saveexec_b32 s3, vcc_lo s_cbranch_execz .LBB1_3 ; %bb.2: ; in Loop: Header=BB1_1 Depth=1 v_lshl_add_u32 v2, v3, 2, 0 ds_load_b32 v3, v1 ds_load_b32 v2, v2 s_waitcnt lgkmcnt(0) v_add_f32_e32 v2, v3, v2 .LBB1_3: ; in Loop: Header=BB1_1 Depth=1 s_or_b32 exec_lo, exec_lo, s3 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_and_saveexec_b32 s3, vcc_lo s_cbranch_execz .LBB1_5 ; %bb.4: ; in Loop: Header=BB1_1 Depth=1 ds_store_b32 v1, v2 v_mov_b32_e32 v2, 0 .LBB1_5: ; in Loop: Header=BB1_1 Depth=1 s_or_b32 exec_lo, exec_lo, s3 s_lshl_b32 s3, s2, 1 s_cmp_gt_u32 s2, 3 s_mov_b32 s2, s3 s_cbranch_scc0 .LBB1_1 ; %bb.6: ds_load_b32 v1, v1 v_lshlrev_b32_e32 v0, 2, v0 s_waitcnt lgkmcnt(0) global_store_b32 v0, v1, s[0:1] s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z17shmem_scan_kernelPfPKf .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 16 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 4 .amdhsa_next_free_sgpr 4 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end1: .size _Z17shmem_scan_kernelPfPKf, .Lfunc_end1-_Z17shmem_scan_kernelPfPKf ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 212 ; NumSgprs: 6 ; NumVgprs: 4 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 0 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 6 ; NumVGPRsForWavesPerEU: 4 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 16 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z11global_scanPfS_ .private_segment_fixed_size: 0 .sgpr_count: 10 .sgpr_spill_count: 0 .symbol: _Z11global_scanPfS_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 7 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 16 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z17shmem_scan_kernelPfPKf .private_segment_fixed_size: 0 .sgpr_count: 6 .sgpr_spill_count: 0 .symbol: _Z17shmem_scan_kernelPfPKf.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 4 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
cae265baf2e1c207b707832cae2c670d68fa49e9
//////////////////////////////////////////////////////////////////////////////// // CUDA LATTICE RELAXATION // WRITTEN BY: CLAYTON RAYMENT // // I wrote this program to help teach myself CUDA. While MATLAB and OCTAVE // are multithreaded applications, this program runs the majority of the // calculation directly on the GPU, which has the capability of being much // parallel than a standard CPU multithreaded application. Since I haven't // learned how to manage threads very well, the application is currently // running close to its memory limit. However, with a better implimentation // of thread handling, I would be able to utilize all 1664 CUDA cores on my // GTX 970. Currently I only use blocks, which reduces that significantly. // The program is fully scalable, as the user can select how many divisions // each centimeter is split up into using the U global variable. Large values // of U however, exceed the maximum memory of the card due to my poor thread // management. // ////////////////////////////////////////////////////////////////////////////////// #include <time.h> #include <iostream> //=========== //GLOBALS: //=========== //-------------- // VARIABLES //-------------- const int U = 200; //Number of blocks per unit. This allows the grid spacing to be user defined. const int H = 11*U; //Height of the outer box const int W = 12*U; //Width of the outer box const int h = 3*U; //Height of the inner box const int w = 4*U; //Width of the inner box const int N = H*W; //Number of threads required //-------------- // FUNCTIONS //-------------- //CUDA FUNCTIONS: //Form the base simulation area: __global__ void fill(double *a){ //Form the outer rectangle: if(blockIdx.x < W || blockIdx.x > (N-W) || blockIdx.x % W == 0 || (blockIdx.x-(W-1))%W == 0){ a[blockIdx.x] = 9; } else{ a[blockIdx.x] = 1; } //Form the inner rectangle: if(blockIdx.x > W*((H-h)/2) && blockIdx.x < W*((H-h)/2+h) && blockIdx.x % W+1 > (W-w)/2 && blockIdx.x % W < (W-w)/2+w){ a[blockIdx.x] = 0; } } //Perform one iteration of the matrix relaxation: __global__ void average(double *a, double *b){ //if we are at one of the edges, do nothing: if(a[blockIdx.x] == 0 || a[blockIdx.x] == 9){ b[blockIdx.x] = a[blockIdx.x]; } else{ b[blockIdx.x] = (a[blockIdx.x]+a[blockIdx.x + 1]+a[blockIdx.x - 1]+a[blockIdx.x - W]+a[blockIdx.x + W])/5.0; } } //SERIAL FUNCTIONS: void fillSerial(double *a){ for(int i = 0; i < N; ++i){ if(i < W || i > (N-W) || i%W == 0 || (i - (W-1))%W == 0){ a[i] = 9; } else{ a[i] = 4.5; } if( i > W*((H-h)/2) && i < W*((H-h)/2+h) && i % W+1 > (W-w)/2 && i % W < (W-w)/2+w){ a[i] = 0; } } } void averageSerial(double* a, double* b){ for(int i = 0; i < N; ++i){ if(a[i] == 0 || a[i] == 9){ b[i] = a[i]; } else{ b[i] = (a[i]+a[i+1]+a[i-1]+a[i+W]+a[i-W])/5.0; } } } //----------------- //HELPER FUNCTIONS //----------------- //Quick function to print out the grid: void print(double* a){ for(int i = 0; i < N; ++i){ if(i%W == 0){ std::cout << '\n'; } std::cout << a[i] << ' '; } } int main(void){ //Serial Code: clock_t tS; clock_t tP; tS = clock(); double* notPlate_s = new double[N]; //Serial copy of the non-plate locations double* tempVal_s = new double[N]; //Double array to hold temporary values fillSerial(notPlate_s); for(int i = 0; i < 1000; ++i){ averageSerial(notPlate_s, tempVal_s); notPlate_s = tempVal_s; } tS = clock() - tS; tP = clock(); //PARALLEL CODE: double *notPlate_h; //Host copy of the non-plate locations double *notPlate_d; //Device copy of the non-plate locations int size = N * sizeof(double); //The first thing we need to do is fill the initial experiment vector: cudaMalloc((void **)&notPlate_d, size); //Allocate memory on device for the not-plate vector notPlate_h = (double *)malloc(size); //Allocate memory on the host for the not-plate vector cudaMemcpy(notPlate_d, notPlate_h, size, cudaMemcpyHostToDevice); fill<<<N,1>>>(notPlate_d); cudaMemcpy(notPlate_h, notPlate_d, size, cudaMemcpyDeviceToHost); //Now we need to create a secondary vector to hold our rolling values while the GPU works: double *tempVal_h; double *tempVal_d; cudaMalloc((void **)&tempVal_d, size); //Allocate memory on the device for the temp vector tempVal_h = (double *)malloc(size); //allocate memory on the host for the temp vector //Since GPU time is cheap, we don't set a threshold, just run the simulation 1000 times: for(int i = 0; i < 1000; ++i){ cudaMemcpy(notPlate_d, notPlate_h, size, cudaMemcpyHostToDevice); average<<<N,1>>>(notPlate_d, tempVal_d); cudaMemcpy(tempVal_h, tempVal_d, size, cudaMemcpyDeviceToHost); notPlate_h = tempVal_h; } //The output here will be redirected to a plaintext file which will then be opened and plot in OCTAVE //print(notPlate_h); //When uncommented, this prints to the std output what the values at the user input points are: /* while(true){ std::cout << "\nPlease enter an X coordinate: "; double x; std::cin >> x; x = x*U; std::cout << "\nPlease enter a Y coordinate: "; double y; std::cin >> y; y = y*U; std::cout << "The point (" << x/U << "," << y/U << ") has value: " << notPlate_h[(int)(y*W+x)] << " Statvolts\n"; }*/ //Free the memory just to be safe: free(notPlate_h); cudaFree(notPlate_d); tP = clock() - tP; std::cout << "N: " << N << " | SERIAL: " << (float)tS/CLOCKS_PER_SEC << "s | PARALLEL: " << (float)tP/CLOCKS_PER_SEC << "s" << std::endl; return 0; }
.file "tmpxft_002bd473_00000000-6_test.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB3641: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE3641: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .type _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.isra.0, @function _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.isra.0: .LFB4300: .cfi_startproc subq $24, %rsp .cfi_def_cfa_offset 32 movq (%rdi), %rax movb %sil, 12(%rsp) movq -24(%rax), %rax cmpq $0, 16(%rdi,%rax) je .L3 leaq 12(%rsp), %rsi movl $1, %edx call _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l@PLT jmp .L2 .L3: movsbl 12(%rsp), %esi call _ZNSo3putEc@PLT .L2: addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE4300: .size _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.isra.0, .-_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.isra.0 .globl _Z10fillSerialPd .type _Z10fillSerialPd, @function _Z10fillSerialPd: .LFB3635: .cfi_startproc endbr64 movsd .LC0(%rip), %xmm1 xorl %ecx, %ecx movl $2400, %r8d .L10: leal -2400(%rcx), %eax movsd .LC0(%rip), %xmm0 movl %ecx, %esi movl %ecx, %r9d cmpl $5275200, %eax ja .L8 movl %ecx, %eax movaps %xmm1, %xmm0 cltd idivl %r8d testl %edx, %edx je .L8 leal -2399(%rcx), %eax cltd idivl %r8d testl %edx, %edx je .L8 movsd .LC1(%rip), %xmm0 .L8: subl $1920001, %esi movsd %xmm0, (%rdi,%rcx,8) cmpl $1439998, %esi ja .L9 movl %r9d, %eax movl $2400, %esi cltd idivl %esi subl $800, %edx cmpl $799, %edx ja .L9 movq $0x000000000, (%rdi,%rcx,8) .L9: incq %rcx cmpq $5280000, %rcx jne .L10 ret .cfi_endproc .LFE3635: .size _Z10fillSerialPd, .-_Z10fillSerialPd .globl _Z13averageSerialPdS_ .type _Z13averageSerialPdS_, @function _Z13averageSerialPdS_: .LFB3636: .cfi_startproc endbr64 movsd .LC0(%rip), %xmm1 xorl %eax, %eax xorl %r8d, %r8d xorps %xmm2, %xmm2 movsd .LC3(%rip), %xmm3 .L17: movsd (%rdi,%rax), %xmm0 ucomisd .LC0(%rip), %xmm0 setnp %dl ucomisd %xmm1, %xmm0 cmovne %r8d, %edx testb %dl, %dl jne .L16 ucomisd %xmm2, %xmm0 setnp %cl cmove %ecx, %edx testb %dl, %dl jne .L16 addsd 8(%rdi,%rax), %xmm0 addsd -8(%rdi,%rax), %xmm0 addsd 19200(%rdi,%rax), %xmm0 addsd -19200(%rdi,%rax), %xmm0 divsd %xmm3, %xmm0 .L16: movsd %xmm0, (%rsi,%rax) addq $8, %rax cmpq $42240000, %rax jne .L17 ret .cfi_endproc .LFE3636: .size _Z13averageSerialPdS_, .-_Z13averageSerialPdS_ .globl _Z5printPd .type _Z5printPd, @function _Z5printPd: .LFB3637: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 leaq _ZSt4cout(%rip), %r12 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 movq %rdi, %rbp pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 xorl %ebx, %ebx .L21: movl %ebx, %eax movl $2400, %ecx cltd idivl %ecx testl %edx, %edx jne .L20 movl $10, %esi movq %r12, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.isra.0 .L20: movsd 0(%rbp,%rbx,8), %xmm0 movq %r12, %rdi incq %rbx call _ZNSo9_M_insertIdEERSoT_@PLT movl $32, %esi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.isra.0 cmpq $5280000, %rbx jne .L21 popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3637: .size _Z5printPd, .-_Z5printPd .globl _Z23__device_stub__Z4fillPdPd .type _Z23__device_stub__Z4fillPdPd, @function _Z23__device_stub__Z4fillPdPd: .LFB3663: .cfi_startproc endbr64 subq $104, %rsp .cfi_def_cfa_offset 112 movq %rdi, 8(%rsp) leaq 24(%rsp), %rcx leaq 16(%rsp), %rdx leaq 44(%rsp), %rsi leaq 32(%rsp), %rdi movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 40(%rsp) movq %rax, 80(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L24 pushq 24(%rsp) .cfi_def_cfa_offset 120 leaq _Z4fillPd(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 128 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 96(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 120 popq %rdx .cfi_def_cfa_offset 112 .L24: movq 88(%rsp), %rax subq %fs:40, %rax je .L26 call __stack_chk_fail@PLT .L26: addq $104, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3663: .size _Z23__device_stub__Z4fillPdPd, .-_Z23__device_stub__Z4fillPdPd .globl _Z4fillPd .type _Z4fillPd, @function _Z4fillPd: .LFB3664: .cfi_startproc endbr64 jmp _Z23__device_stub__Z4fillPdPd .cfi_endproc .LFE3664: .size _Z4fillPd, .-_Z4fillPd .globl _Z28__device_stub__Z7averagePdS_PdS_ .type _Z28__device_stub__Z7averagePdS_PdS_, @function _Z28__device_stub__Z7averagePdS_PdS_: .LFB3665: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movq %rsi, (%rsp) leaq 40(%rsp), %rdi leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L29 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z7averagePdS_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L29: movq 104(%rsp), %rax subq %fs:40, %rax je .L31 call __stack_chk_fail@PLT .L31: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3665: .size _Z28__device_stub__Z7averagePdS_PdS_, .-_Z28__device_stub__Z7averagePdS_PdS_ .globl _Z7averagePdS_ .type _Z7averagePdS_, @function _Z7averagePdS_: .LFB3666: .cfi_startproc endbr64 jmp _Z28__device_stub__Z7averagePdS_PdS_ .cfi_endproc .LFE3666: .size _Z7averagePdS_, .-_Z7averagePdS_ .section .rodata.str1.1,"aMS",@progbits,1 .LC4: .string "N: " .LC5: .string " | SERIAL: " .LC7: .string "s | PARALLEL: " .LC8: .string "s" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB3638: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $56, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax call clock@PLT movl $42240000, %edi movq %rax, %rbp call _Znam@PLT movl $42240000, %edi movq %rax, %rbx call _Znam@PLT movq %rbx, %rdi movq %rax, %r10 call _Z10fillSerialPd movl $1000, %r9d .L35: movq %r10, %rsi movq %rbx, %rdi call _Z13averageSerialPdS_ decl %r9d je .L43 movq %r10, %rbx jmp .L35 .L43: call clock@PLT subq %rbp, %rax movq %rax, %r12 call clock@PLT movl $42240000, %esi movq %rsp, %rdi movq %rax, %r13 call cudaMalloc@PLT movl $42240000, %edi call malloc@PLT movq (%rsp), %rdi movl $1, %ecx movl $42240000, %edx movq %rax, %rsi movq %rax, %rbx call cudaMemcpy@PLT movl $16797841, %edi xorl %r9d, %r9d xorl %r8d, %r8d salq $8, %rdi movl $1, %ecx movabsq $4294967297, %rdx movl $1, %esi movq %rdx, 28(%rsp) movl $1, 36(%rsp) movq %rdi, 16(%rsp) movl $1, 24(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L36 movq (%rsp), %rdi call _Z23__device_stub__Z4fillPdPd .L36: movq (%rsp), %rsi movl $2, %ecx movl $42240000, %edx movq %rbx, %rdi movabsq $4294967297, %r15 movl $1000, %r14d call cudaMemcpy@PLT leaq 8(%rsp), %rdi movl $42240000, %esi call cudaMalloc@PLT movl $42240000, %edi call malloc@PLT movq %rax, %rbp .L38: movq (%rsp), %rdi movl $1, %ecx movl $42240000, %edx movq %rbx, %rsi call cudaMemcpy@PLT movl $16797841, %edi xorl %r9d, %r9d xorl %r8d, %r8d salq $8, %rdi movq %r15, %rdx movl $1, %ecx movl $1, %esi movq %r15, 28(%rsp) movl $1, 36(%rsp) movq %rdi, 16(%rsp) movl $1, 24(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L37 movq 8(%rsp), %rsi movq (%rsp), %rdi call _Z28__device_stub__Z7averagePdS_PdS_ .L37: movq 8(%rsp), %rsi movl $2, %ecx movl $42240000, %edx movq %rbp, %rdi call cudaMemcpy@PLT decl %r14d je .L44 movq %rbp, %rbx jmp .L38 .L44: movq %rbp, %rdi call free@PLT movq (%rsp), %rdi call cudaFree@PLT call clock@PLT leaq .LC4(%rip), %rsi leaq _ZSt4cout(%rip), %rdi subq %r13, %rax movq %rax, %rbx call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl $5280000, %esi movq %rax, %rdi call _ZNSolsEi@PLT leaq .LC5(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT cvtsi2ssq %r12, %xmm0 divss .LC6(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 movq %rax, %rdi call _ZNSo9_M_insertIdEERSoT_@PLT leaq .LC7(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT cvtsi2ssq %rbx, %xmm0 divss .LC6(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 movq %rax, %rdi call _ZNSo9_M_insertIdEERSoT_@PLT leaq .LC8(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %rax, %rdi call _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@PLT movq 40(%rsp), %rax subq %fs:40, %rax je .L39 call __stack_chk_fail@PLT .L39: addq $56, %rsp .cfi_def_cfa_offset 56 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3638: .size main, .-main .section .rodata.str1.1 .LC9: .string "_Z7averagePdS_" .LC10: .string "_Z4fillPd" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB3668: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC9(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z7averagePdS_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC10(%rip), %rdx orl $-1, %r8d leaq _Z4fillPd(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE3668: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC0: .long 0 .long 1075970048 .align 8 .LC1: .long 0 .long 1074921472 .align 8 .LC3: .long 0 .long 1075052544 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC6: .long 1232348160 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z7averagePdS_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R12, SR_CTAID.X ; /* 0x00000000000c7919 */ /* 0x000e220000002500 */ /*0020*/ IMAD.MOV.U32 R13, RZ, RZ, 0x8 ; /* 0x00000008ff0d7424 */ /* 0x000fe200078e00ff */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*0040*/ IMAD.WIDE.U32 R2, R12, R13, c[0x0][0x160] ; /* 0x000058000c027625 */ /* 0x001fca00078e000d */ /*0050*/ LDG.E.64 R6, [R2.64] ; /* 0x0000000402067981 */ /* 0x000ea2000c1e1b00 */ /*0060*/ IMAD.WIDE.U32 R4, R12, R13, c[0x0][0x168] ; /* 0x00005a000c047625 */ /* 0x000fe200078e000d */ /*0070*/ DSETP.NEU.AND P0, PT, R6, 9, PT ; /* 0x402200000600742a */ /* 0x004e0c0003f0d000 */ /*0080*/ DSETP.EQ.OR P0, PT, R6, RZ, !P0 ; /* 0x000000ff0600722a */ /* 0x001e1c0004702400 */ /*0090*/ @P0 BRA 0x2c0 ; /* 0x0000022000000947 */ /* 0x001fea0003800000 */ /*00a0*/ IADD3 R10, R12.reuse, -0x1, RZ ; /* 0xffffffff0c0a7810 */ /* 0x040fe20007ffe0ff */ /*00b0*/ LDG.E.64 R8, [R2.64+0x8] ; /* 0x0000080402087981 */ /* 0x000ea2000c1e1b00 */ /*00c0*/ IADD3 R12, R12, -0x960, RZ ; /* 0xfffff6a00c0c7810 */ /* 0x000fc60007ffe0ff */ /*00d0*/ IMAD.WIDE.U32 R10, R10, R13.reuse, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x080fe200078e000d */ /*00e0*/ LDG.E.64 R14, [R2.64+0x4b00] ; /* 0x004b0004020e7981 */ /* 0x000ee6000c1e1b00 */ /*00f0*/ IMAD.WIDE.U32 R12, R12, R13, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fe400078e000d */ /*0100*/ LDG.E.64 R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000f28000c1e1b00 */ /*0110*/ LDG.E.64 R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000f62000c1e1b00 */ /*0120*/ MUFU.RCP64H R17, 5 ; /* 0x4014000000117908 */ /* 0x000e220000001800 */ /*0130*/ IMAD.MOV.U32 R20, RZ, RZ, 0x0 ; /* 0x00000000ff147424 */ /* 0x000fc400078e00ff */ /*0140*/ IMAD.MOV.U32 R21, RZ, RZ, 0x40140000 ; /* 0x40140000ff157424 */ /* 0x000fe400078e00ff */ /*0150*/ IMAD.MOV.U32 R16, RZ, RZ, 0x1 ; /* 0x00000001ff107424 */ /* 0x000fcc00078e00ff */ /*0160*/ DFMA R18, R16, -R20, 1 ; /* 0x3ff000001012742b */ /* 0x001e0c0000000814 */ /*0170*/ DFMA R18, R18, R18, R18 ; /* 0x000000121212722b */ /* 0x001e0c0000000012 */ /*0180*/ DFMA R18, R16, R18, R16 ; /* 0x000000121012722b */ /* 0x001e080000000010 */ /*0190*/ DADD R8, R6, R8 ; /* 0x0000000006087229 */ /* 0x004f080000000008 */ /*01a0*/ DFMA R6, R18, -R20, 1 ; /* 0x3ff000001206742b */ /* 0x001fc80000000814 */ /*01b0*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x010f4c000000000a */ /*01c0*/ DADD R8, R8, R12 ; /* 0x0000000008087229 */ /* 0x020ec8000000000c */ /*01d0*/ DFMA R6, R18, R6, R18 ; /* 0x000000061206722b */ /* 0x000fc80000000012 */ /*01e0*/ DADD R8, R8, R14 ; /* 0x0000000008087229 */ /* 0x008e0c000000000e */ /*01f0*/ DMUL R2, R8, R6 ; /* 0x0000000608027228 */ /* 0x001e0c0000000000 */ /*0200*/ DFMA R10, R2, -5, R8 ; /* 0xc0140000020a782b */ /* 0x001e0c0000000008 */ /*0210*/ DFMA R2, R6, R10, R2 ; /* 0x0000000a0602722b */ /* 0x001e220000000002 */ /*0220*/ FSETP.GEU.AND P1, PT, |R9|, 6.5827683646048100446e-37, PT ; /* 0x036000000900780b */ /* 0x000fd20003f2e200 */ /*0230*/ FFMA R0, RZ, 2.3125, R3 ; /* 0x40140000ff007823 */ /* 0x001fca0000000003 */ /*0240*/ FSETP.GT.AND P0, PT, |R0|, 1.469367938527859385e-39, PT ; /* 0x001000000000780b */ /* 0x000fda0003f04200 */ /*0250*/ @P0 BRA P1, 0x2a0 ; /* 0x0000004000000947 */ /* 0x000fea0000800000 */ /*0260*/ MOV R0, 0x280 ; /* 0x0000028000007802 */ /* 0x000fe40000000f00 */ /*0270*/ CALL.REL.NOINC 0x2e0 ; /* 0x0000006000007944 */ /* 0x000fea0003c00000 */ /*0280*/ IMAD.MOV.U32 R2, RZ, RZ, R12 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000c */ /*0290*/ IMAD.MOV.U32 R3, RZ, RZ, R13 ; /* 0x000000ffff037224 */ /* 0x000fca00078e000d */ /*02a0*/ STG.E.64 [R4.64], R2 ; /* 0x0000000204007986 */ /* 0x000fe2000c101b04 */ /*02b0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*02c0*/ STG.E.64 [R4.64], R6 ; /* 0x0000000604007986 */ /* 0x000fe2000c101b04 */ /*02d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*02e0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x3ff40000 ; /* 0x3ff40000ff037424 */ /* 0x000fe400078e00ff */ /*02f0*/ IMAD.MOV.U32 R7, RZ, RZ, R9 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0009 */ /*0300*/ MUFU.RCP64H R11, R3 ; /* 0x00000003000b7308 */ /* 0x000e220000001800 */ /*0310*/ IMAD.MOV.U32 R2, RZ, RZ, 0x0 ; /* 0x00000000ff027424 */ /* 0x000fe400078e00ff */ /*0320*/ IMAD.MOV.U32 R10, RZ, RZ, 0x1 ; /* 0x00000001ff0a7424 */ /* 0x000fe200078e00ff */ /*0330*/ FSETP.GEU.AND P1, PT, |R7|.reuse, 1.469367938527859385e-39, PT ; /* 0x001000000700780b */ /* 0x040fe20003f2e200 */ /*0340*/ IMAD.MOV.U32 R6, RZ, RZ, R8 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0008 */ /*0350*/ LOP3.LUT R16, R7, 0x7ff00000, RZ, 0xc0, !PT ; /* 0x7ff0000007107812 */ /* 0x000fe200078ec0ff */ /*0360*/ IMAD.MOV.U32 R17, RZ, RZ, 0x1ca00000 ; /* 0x1ca00000ff117424 */ /* 0x000fc400078e00ff */ /*0370*/ IMAD.MOV.U32 R19, RZ, RZ, 0x40100000 ; /* 0x40100000ff137424 */ /* 0x000fe200078e00ff */ /*0380*/ ISETP.GE.U32.AND P0, PT, R16, 0x40100000, PT ; /* 0x401000001000780c */ /* 0x000fe20003f06070 */ /*0390*/ IMAD.MOV.U32 R18, RZ, RZ, R16 ; /* 0x000000ffff127224 */ /* 0x000fc600078e0010 */ /*03a0*/ SEL R17, R17, 0x63400000, !P0 ; /* 0x6340000011117807 */ /* 0x000fe20004000000 */ /*03b0*/ DFMA R8, R10, -R2, 1 ; /* 0x3ff000000a08742b */ /* 0x001e220000000802 */ /*03c0*/ IADD3 R21, R19, -0x1, RZ ; /* 0xffffffff13157810 */ /* 0x000fe40007ffe0ff */ /*03d0*/ @!P1 LOP3.LUT R14, R17, 0x80000000, R7, 0xf8, !PT ; /* 0x80000000110e9812 */ /* 0x000fc600078ef807 */ /*03e0*/ DFMA R8, R8, R8, R8 ; /* 0x000000080808722b */ /* 0x001e0c0000000008 */ /*03f0*/ DFMA R12, R10, R8, R10 ; /* 0x000000080a0c722b */ /* 0x001064000000000a */ /*0400*/ LOP3.LUT R9, R17, 0x800fffff, R7, 0xf8, !PT ; /* 0x800fffff11097812 */ /* 0x001fe200078ef807 */ /*0410*/ IMAD.MOV.U32 R8, RZ, RZ, R6 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0006 */ /*0420*/ @!P1 LOP3.LUT R11, R14, 0x100000, RZ, 0xfc, !PT ; /* 0x001000000e0b9812 */ /* 0x000fe200078efcff */ /*0430*/ @!P1 IMAD.MOV.U32 R10, RZ, RZ, RZ ; /* 0x000000ffff0a9224 */ /* 0x000fe200078e00ff */ /*0440*/ DFMA R14, R12, -R2, 1 ; /* 0x3ff000000c0e742b */ /* 0x002e0a0000000802 */ /*0450*/ @!P1 DFMA R8, R8, 2, -R10 ; /* 0x400000000808982b */ /* 0x000e48000000080a */ /*0460*/ DFMA R14, R12, R14, R12 ; /* 0x0000000e0c0e722b */ /* 0x001e0c000000000c */ /*0470*/ @!P1 LOP3.LUT R18, R9, 0x7ff00000, RZ, 0xc0, !PT ; /* 0x7ff0000009129812 */ /* 0x002fe200078ec0ff */ /*0480*/ DMUL R10, R14, R8 ; /* 0x000000080e0a7228 */ /* 0x001e060000000000 */ /*0490*/ IADD3 R20, R18, -0x1, RZ ; /* 0xffffffff12147810 */ /* 0x000fc60007ffe0ff */ /*04a0*/ DFMA R12, R10, -R2, R8 ; /* 0x800000020a0c722b */ /* 0x001e220000000008 */ /*04b0*/ ISETP.GT.U32.AND P0, PT, R20, 0x7feffffe, PT ; /* 0x7feffffe1400780c */ /* 0x000fc80003f04070 */ /*04c0*/ ISETP.GT.U32.OR P0, PT, R21, 0x7feffffe, P0 ; /* 0x7feffffe1500780c */ /* 0x000fe20000704470 */ /*04d0*/ DFMA R10, R14, R12, R10 ; /* 0x0000000c0e0a722b */ /* 0x001058000000000a */ /*04e0*/ @P0 BRA 0x690 ; /* 0x000001a000000947 */ /* 0x000fea0003800000 */ /*04f0*/ IADD3 R16, R16, -0x40100000, RZ ; /* 0xbff0000010107810 */ /* 0x003fe20007ffe0ff */ /*0500*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fc600078e00ff */ /*0510*/ IMNMX R16, R16, -0x46a00000, !PT ; /* 0xb960000010107817 */ /* 0x000fc80007800200 */ /*0520*/ IMNMX R16, R16, 0x46a00000, PT ; /* 0x46a0000010107817 */ /* 0x000fca0003800200 */ /*0530*/ IMAD.IADD R16, R16, 0x1, -R17 ; /* 0x0000000110107824 */ /* 0x000fca00078e0a11 */ /*0540*/ IADD3 R7, R16, 0x7fe00000, RZ ; /* 0x7fe0000010077810 */ /* 0x000fcc0007ffe0ff */ /*0550*/ DMUL R12, R10, R6 ; /* 0x000000060a0c7228 */ /* 0x000e140000000000 */ /*0560*/ FSETP.GTU.AND P0, PT, |R13|, 1.469367938527859385e-39, PT ; /* 0x001000000d00780b */ /* 0x001fda0003f0c200 */ /*0570*/ @P0 BRA 0x7a0 ; /* 0x0000022000000947 */ /* 0x000fea0003800000 */ /*0580*/ DFMA R2, R10, -R2, R8 ; /* 0x800000020a02722b */ /* 0x000e220000000008 */ /*0590*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fd200078e00ff */ /*05a0*/ FSETP.NEU.AND P0, PT, R3.reuse, RZ, PT ; /* 0x000000ff0300720b */ /* 0x041fe40003f0d000 */ /*05b0*/ LOP3.LUT R2, R3, 0x40140000, RZ, 0x3c, !PT ; /* 0x4014000003027812 */ /* 0x000fc800078e3cff */ /*05c0*/ LOP3.LUT R9, R2, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000002097812 */ /* 0x000fc800078ec0ff */ /*05d0*/ LOP3.LUT R7, R9, R7, RZ, 0xfc, !PT ; /* 0x0000000709077212 */ /* 0x000fc600078efcff */ /*05e0*/ @!P0 BRA 0x7a0 ; /* 0x000001b000008947 */ /* 0x000fea0003800000 */ /*05f0*/ IMAD.MOV R3, RZ, RZ, -R16 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0a10 */ /*0600*/ DMUL.RP R6, R10, R6 ; /* 0x000000060a067228 */ /* 0x000e220000008000 */ /*0610*/ IMAD.MOV.U32 R2, RZ, RZ, RZ ; /* 0x000000ffff027224 */ /* 0x000fcc00078e00ff */ /*0620*/ DFMA R2, R12, -R2, R10 ; /* 0x800000020c02722b */ /* 0x000e46000000000a */ /*0630*/ LOP3.LUT R9, R7, R9, RZ, 0x3c, !PT ; /* 0x0000000907097212 */ /* 0x001fc600078e3cff */ /*0640*/ IADD3 R2, -R16, -0x43300000, RZ ; /* 0xbcd0000010027810 */ /* 0x002fc80007ffe1ff */ /*0650*/ FSETP.NEU.AND P0, PT, |R3|, R2, PT ; /* 0x000000020300720b */ /* 0x000fc80003f0d200 */ /*0660*/ FSEL R12, R6, R12, !P0 ; /* 0x0000000c060c7208 */ /* 0x000fe40004000000 */ /*0670*/ FSEL R13, R9, R13, !P0 ; /* 0x0000000d090d7208 */ /* 0x000fe20004000000 */ /*0680*/ BRA 0x7a0 ; /* 0x0000011000007947 */ /* 0x000fea0003800000 */ /*0690*/ DSETP.NAN.AND P0, PT, R6, R6, PT ; /* 0x000000060600722a */ /* 0x003e1c0003f08000 */ /*06a0*/ @P0 BRA 0x780 ; /* 0x000000d000000947 */ /* 0x001fea0003800000 */ /*06b0*/ ISETP.NE.AND P0, PT, R18, R19, PT ; /* 0x000000131200720c */ /* 0x000fe20003f05270 */ /*06c0*/ IMAD.MOV.U32 R12, RZ, RZ, 0x0 ; /* 0x00000000ff0c7424 */ /* 0x000fe400078e00ff */ /*06d0*/ IMAD.MOV.U32 R13, RZ, RZ, -0x80000 ; /* 0xfff80000ff0d7424 */ /* 0x000fd400078e00ff */ /*06e0*/ @!P0 BRA 0x7a0 ; /* 0x000000b000008947 */ /* 0x000fea0003800000 */ /*06f0*/ ISETP.NE.AND P0, PT, R18, 0x7ff00000, PT ; /* 0x7ff000001200780c */ /* 0x000fe40003f05270 */ /*0700*/ LOP3.LUT R6, R7, 0x40140000, RZ, 0x3c, !PT ; /* 0x4014000007067812 */ /* 0x000fe400078e3cff */ /*0710*/ ISETP.EQ.OR P0, PT, R19, RZ, !P0 ; /* 0x000000ff1300720c */ /* 0x000fe40004702670 */ /*0720*/ LOP3.LUT R13, R6, 0x80000000, RZ, 0xc0, !PT ; /* 0x80000000060d7812 */ /* 0x000fd600078ec0ff */ /*0730*/ @P0 LOP3.LUT R2, R13, 0x7ff00000, RZ, 0xfc, !PT ; /* 0x7ff000000d020812 */ /* 0x000fe200078efcff */ /*0740*/ @!P0 IMAD.MOV.U32 R12, RZ, RZ, RZ ; /* 0x000000ffff0c8224 */ /* 0x000fe400078e00ff */ /*0750*/ @P0 IMAD.MOV.U32 R12, RZ, RZ, RZ ; /* 0x000000ffff0c0224 */ /* 0x000fe400078e00ff */ /*0760*/ @P0 IMAD.MOV.U32 R13, RZ, RZ, R2 ; /* 0x000000ffff0d0224 */ /* 0x000fe200078e0002 */ /*0770*/ BRA 0x7a0 ; /* 0x0000002000007947 */ /* 0x000fea0003800000 */ /*0780*/ LOP3.LUT R13, R7, 0x80000, RZ, 0xfc, !PT ; /* 0x00080000070d7812 */ /* 0x000fe200078efcff */ /*0790*/ IMAD.MOV.U32 R12, RZ, RZ, R6 ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e0006 */ /*07a0*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0000 */ /*07b0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x0 ; /* 0x00000000ff037424 */ /* 0x000fc800078e00ff */ /*07c0*/ RET.REL.NODEC R2 0x0 ; /* 0xfffff83002007950 */ /* 0x000fea0003c3ffff */ /*07d0*/ BRA 0x7d0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*07e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*07f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0800*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0810*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0820*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0830*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0840*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0850*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0860*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0870*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z4fillPd .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0030*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fe400078e00ff */ /*0040*/ IMAD.WIDE.U32 R2, R6.reuse, 0x1b4e81b5, RZ ; /* 0x1b4e81b506027825 */ /* 0x041fe200078e00ff */ /*0050*/ IADD3 R2, R6, -0x960, RZ ; /* 0xfffff6a006027810 */ /* 0x000fc80007ffe0ff */ /*0060*/ SHF.R.U32.HI R3, RZ, 0x8, R3 ; /* 0x00000008ff037819 */ /* 0x000fca0000011603 */ /*0070*/ IMAD R0, R3, -0x960, R6 ; /* 0xfffff6a003007824 */ /* 0x000fca00078e0206 */ /*0080*/ ISETP.NE.AND P0, PT, R0.reuse, RZ, PT ; /* 0x000000ff0000720c */ /* 0x040fe40003f05270 */ /*0090*/ IADD3 R3, R0, -0x320, RZ ; /* 0xfffffce000037810 */ /* 0x000fe40007ffe0ff */ /*00a0*/ ISETP.GT.U32.OR P0, PT, R2, 0x507e40, !P0 ; /* 0x00507e400200780c */ /* 0x000fe20004704470 */ /*00b0*/ IMAD.MOV.U32 R2, RZ, RZ, 0x0 ; /* 0x00000000ff027424 */ /* 0x000fe200078e00ff */ /*00c0*/ ISETP.GE.U32.AND P1, PT, R3, 0x320, PT ; /* 0x000003200300780c */ /* 0x000fe20003f26070 */ /*00d0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x40220000 ; /* 0x40220000ff037424 */ /* 0x000fe200078e00ff */ /*00e0*/ IADD3 R0, R6, -0x1d4c01, RZ ; /* 0xffe2b3ff06007810 */ /* 0x000fc80007ffe0ff */ /*00f0*/ ISETP.LT.U32.AND P1, PT, R0, 0x15f8ff, !P1 ; /* 0x0015f8ff0000780c */ /* 0x000fca0004f21070 */ /*0100*/ @P0 BRA 0x190 ; /* 0x0000008000000947 */ /* 0x000fea0003800000 */ /*0110*/ IADD3 R0, R6, -0x95f, RZ ; /* 0xfffff6a106007810 */ /* 0x000fca0007ffe0ff */ /*0120*/ IMAD.WIDE.U32 R2, R0, 0x1b4e81b5, RZ ; /* 0x1b4e81b500027825 */ /* 0x000fc800078e00ff */ /*0130*/ IMAD.MOV.U32 R2, RZ, RZ, 0x40220000 ; /* 0x40220000ff027424 */ /* 0x000fe200078e00ff */ /*0140*/ SHF.R.U32.HI R3, RZ, 0x8, R3 ; /* 0x00000008ff037819 */ /* 0x000fca0000011603 */ /*0150*/ IMAD R0, R3, -0x960, R0 ; /* 0xfffff6a003007824 */ /* 0x000fca00078e0200 */ /*0160*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc80003f05270 */ /*0170*/ FSEL R3, R2, 1.875, !P0 ; /* 0x3ff0000002037808 */ /* 0x000fe20004000000 */ /*0180*/ IMAD.MOV.U32 R2, RZ, RZ, RZ ; /* 0x000000ffff027224 */ /* 0x000fca00078e00ff */ /*0190*/ FSEL R4, R2, RZ, !P1 ; /* 0x000000ff02047208 */ /* 0x000fe40004800000 */ /*01a0*/ FSEL R5, R3, RZ, !P1 ; /* 0x000000ff03057208 */ /* 0x000fe20004800000 */ /*01b0*/ IMAD.WIDE.U32 R2, R6, R7, c[0x0][0x160] ; /* 0x0000580006027625 */ /* 0x000fca00078e0007 */ /*01c0*/ STG.E.64 [R2.64], R4 ; /* 0x0000000402007986 */ /* 0x000fe2000c101b04 */ /*01d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*01e0*/ BRA 0x1e0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0200*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0210*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0220*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0230*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
//////////////////////////////////////////////////////////////////////////////// // CUDA LATTICE RELAXATION // WRITTEN BY: CLAYTON RAYMENT // // I wrote this program to help teach myself CUDA. While MATLAB and OCTAVE // are multithreaded applications, this program runs the majority of the // calculation directly on the GPU, which has the capability of being much // parallel than a standard CPU multithreaded application. Since I haven't // learned how to manage threads very well, the application is currently // running close to its memory limit. However, with a better implimentation // of thread handling, I would be able to utilize all 1664 CUDA cores on my // GTX 970. Currently I only use blocks, which reduces that significantly. // The program is fully scalable, as the user can select how many divisions // each centimeter is split up into using the U global variable. Large values // of U however, exceed the maximum memory of the card due to my poor thread // management. // ////////////////////////////////////////////////////////////////////////////////// #include <hip/hip_runtime.h> #include <time.h> #include <iostream> //=========== //GLOBALS: //=========== //-------------- // VARIABLES //-------------- const int U = 200; //Number of blocks per unit. This allows the grid spacing to be user defined. const int H = 11*U; //Height of the outer box const int W = 12*U; //Width of the outer box const int h = 3*U; //Height of the inner box const int w = 4*U; //Width of the inner box const int N = H*W; //Number of threads required //-------------- // FUNCTIONS //-------------- //CUDA FUNCTIONS: //Form the base simulation area: __global__ void fill(double *a){ //Form the outer rectangle: if(blockIdx.x < W || blockIdx.x > (N-W) || blockIdx.x % W == 0 || (blockIdx.x-(W-1))%W == 0){ a[blockIdx.x] = 9; } else{ a[blockIdx.x] = 1; } //Form the inner rectangle: if(blockIdx.x > W*((H-h)/2) && blockIdx.x < W*((H-h)/2+h) && blockIdx.x % W+1 > (W-w)/2 && blockIdx.x % W < (W-w)/2+w){ a[blockIdx.x] = 0; } } //Perform one iteration of the matrix relaxation: __global__ void average(double *a, double *b){ //if we are at one of the edges, do nothing: if(a[blockIdx.x] == 0 || a[blockIdx.x] == 9){ b[blockIdx.x] = a[blockIdx.x]; } else{ b[blockIdx.x] = (a[blockIdx.x]+a[blockIdx.x + 1]+a[blockIdx.x - 1]+a[blockIdx.x - W]+a[blockIdx.x + W])/5.0; } } //SERIAL FUNCTIONS: void fillSerial(double *a){ for(int i = 0; i < N; ++i){ if(i < W || i > (N-W) || i%W == 0 || (i - (W-1))%W == 0){ a[i] = 9; } else{ a[i] = 4.5; } if( i > W*((H-h)/2) && i < W*((H-h)/2+h) && i % W+1 > (W-w)/2 && i % W < (W-w)/2+w){ a[i] = 0; } } } void averageSerial(double* a, double* b){ for(int i = 0; i < N; ++i){ if(a[i] == 0 || a[i] == 9){ b[i] = a[i]; } else{ b[i] = (a[i]+a[i+1]+a[i-1]+a[i+W]+a[i-W])/5.0; } } } //----------------- //HELPER FUNCTIONS //----------------- //Quick function to print out the grid: void print(double* a){ for(int i = 0; i < N; ++i){ if(i%W == 0){ std::cout << '\n'; } std::cout << a[i] << ' '; } } int main(void){ //Serial Code: clock_t tS; clock_t tP; tS = clock(); double* notPlate_s = new double[N]; //Serial copy of the non-plate locations double* tempVal_s = new double[N]; //Double array to hold temporary values fillSerial(notPlate_s); for(int i = 0; i < 1000; ++i){ averageSerial(notPlate_s, tempVal_s); notPlate_s = tempVal_s; } tS = clock() - tS; tP = clock(); //PARALLEL CODE: double *notPlate_h; //Host copy of the non-plate locations double *notPlate_d; //Device copy of the non-plate locations int size = N * sizeof(double); //The first thing we need to do is fill the initial experiment vector: hipMalloc((void **)&notPlate_d, size); //Allocate memory on device for the not-plate vector notPlate_h = (double *)malloc(size); //Allocate memory on the host for the not-plate vector hipMemcpy(notPlate_d, notPlate_h, size, hipMemcpyHostToDevice); fill<<<N,1>>>(notPlate_d); hipMemcpy(notPlate_h, notPlate_d, size, hipMemcpyDeviceToHost); //Now we need to create a secondary vector to hold our rolling values while the GPU works: double *tempVal_h; double *tempVal_d; hipMalloc((void **)&tempVal_d, size); //Allocate memory on the device for the temp vector tempVal_h = (double *)malloc(size); //allocate memory on the host for the temp vector //Since GPU time is cheap, we don't set a threshold, just run the simulation 1000 times: for(int i = 0; i < 1000; ++i){ hipMemcpy(notPlate_d, notPlate_h, size, hipMemcpyHostToDevice); average<<<N,1>>>(notPlate_d, tempVal_d); hipMemcpy(tempVal_h, tempVal_d, size, hipMemcpyDeviceToHost); notPlate_h = tempVal_h; } //The output here will be redirected to a plaintext file which will then be opened and plot in OCTAVE //print(notPlate_h); //When uncommented, this prints to the std output what the values at the user input points are: /* while(true){ std::cout << "\nPlease enter an X coordinate: "; double x; std::cin >> x; x = x*U; std::cout << "\nPlease enter a Y coordinate: "; double y; std::cin >> y; y = y*U; std::cout << "The point (" << x/U << "," << y/U << ") has value: " << notPlate_h[(int)(y*W+x)] << " Statvolts\n"; }*/ //Free the memory just to be safe: free(notPlate_h); hipFree(notPlate_d); tP = clock() - tP; std::cout << "N: " << N << " | SERIAL: " << (float)tS/CLOCKS_PER_SEC << "s | PARALLEL: " << (float)tP/CLOCKS_PER_SEC << "s" << std::endl; return 0; }
.text .file "test.hip" # Start of file scope inline assembly .globl _ZSt21ios_base_library_initv # End of file scope inline assembly .globl _Z19__device_stub__fillPd # -- Begin function _Z19__device_stub__fillPd .type _Z19__device_stub__fillPd,@function _Z19__device_stub__fillPd: # @_Z19__device_stub__fillPd .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $64, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) movq %rsp, %rbx movq %rax, (%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z4fillPd, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $80, %rsp .cfi_adjust_cfa_offset -80 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z19__device_stub__fillPd, .Lfunc_end0-_Z19__device_stub__fillPd .cfi_endproc # -- End function .globl _Z22__device_stub__averagePdS_ # -- Begin function _Z22__device_stub__averagePdS_ .type _Z22__device_stub__averagePdS_,@function _Z22__device_stub__averagePdS_: # @_Z22__device_stub__averagePdS_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z7averagePdS_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z22__device_stub__averagePdS_, .Lfunc_end1-_Z22__device_stub__averagePdS_ .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _Z10fillSerialPd .LCPI2_0: .quad 0x4022000000000000 # double 9 .LCPI2_1: .quad 0x4012000000000000 # double 4.5 .text .globl _Z10fillSerialPd .type _Z10fillSerialPd,@function _Z10fillSerialPd: # @_Z10fillSerialPd .cfi_startproc # %bb.0: movl $-2399, %eax # imm = 0xF6A1 xorl %ecx, %ecx movsd .LCPI2_0(%rip), %xmm0 # xmm0 = mem[0],zero movsd .LCPI2_1(%rip), %xmm1 # xmm1 = mem[0],zero .LBB2_1: # =>This Inner Loop Header: Depth=1 movl %ecx, %edx imulq $458129845, %rdx, %rdx # imm = 0x1B4E81B5 shrq $40, %rdx imull $-2400, %edx, %edx # imm = 0xF6A0 leal -5277601(%rcx), %esi movaps %xmm0, %xmm2 cmpl $-5275201, %esi # imm = 0xFFAF81BF jb .LBB2_5 # %bb.2: # in Loop: Header=BB2_1 Depth=1 movl %ecx, %esi movaps %xmm0, %xmm2 addl %edx, %esi je .LBB2_5 # %bb.3: # in Loop: Header=BB2_1 Depth=1 movl %eax, %esi imulq $458129845, %rsi, %rsi # imm = 0x1B4E81B5 shrq $40, %rsi imull $2400, %esi, %esi # imm = 0x960 addl $2368, %esi # imm = 0x940 orq $31, %rsi movaps %xmm0, %xmm2 cmpl %ecx, %esi je .LBB2_5 # %bb.4: # in Loop: Header=BB2_1 Depth=1 movaps %xmm1, %xmm2 .LBB2_5: # in Loop: Header=BB2_1 Depth=1 movsd %xmm2, (%rdi,%rcx,8) leal -1920001(%rcx), %esi cmpl $1439998, %esi # imm = 0x15F8FE ja .LBB2_8 # %bb.6: # in Loop: Header=BB2_1 Depth=1 movslq %edx, %rdx addq $-800, %rdx # imm = 0xFCE0 addl %ecx, %edx cmpl $799, %edx # imm = 0x31F ja .LBB2_8 # %bb.7: # in Loop: Header=BB2_1 Depth=1 movq $0, (%rdi,%rcx,8) .LBB2_8: # in Loop: Header=BB2_1 Depth=1 incq %rcx incl %eax cmpq $5280000, %rcx # imm = 0x509100 jne .LBB2_1 # %bb.9: retq .Lfunc_end2: .size _Z10fillSerialPd, .Lfunc_end2-_Z10fillSerialPd .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _Z13averageSerialPdS_ .LCPI3_0: .quad 0x4022000000000000 # double 9 .LCPI3_1: .quad 0x4014000000000000 # double 5 .text .globl _Z13averageSerialPdS_ .type _Z13averageSerialPdS_,@function _Z13averageSerialPdS_: # @_Z13averageSerialPdS_ .cfi_startproc # %bb.0: xorl %eax, %eax xorpd %xmm0, %xmm0 movsd .LCPI3_0(%rip), %xmm1 # xmm1 = mem[0],zero movsd .LCPI3_1(%rip), %xmm2 # xmm2 = mem[0],zero .LBB3_1: # =>This Inner Loop Header: Depth=1 movsd (%rdi,%rax,8), %xmm3 # xmm3 = mem[0],zero ucomisd %xmm0, %xmm3 jne .LBB3_2 jnp .LBB3_4 .LBB3_2: # in Loop: Header=BB3_1 Depth=1 ucomisd %xmm1, %xmm3 jne .LBB3_3 jnp .LBB3_4 .LBB3_3: # in Loop: Header=BB3_1 Depth=1 addsd 8(%rdi,%rax,8), %xmm3 addsd -8(%rdi,%rax,8), %xmm3 addsd 19200(%rdi,%rax,8), %xmm3 addsd -19200(%rdi,%rax,8), %xmm3 divsd %xmm2, %xmm3 .LBB3_4: # in Loop: Header=BB3_1 Depth=1 movsd %xmm3, (%rsi,%rax,8) incq %rax cmpq $5280000, %rax # imm = 0x509100 jne .LBB3_1 # %bb.5: retq .Lfunc_end3: .size _Z13averageSerialPdS_, .Lfunc_end3-_Z13averageSerialPdS_ .cfi_endproc # -- End function .globl _Z5printPd # -- Begin function _Z5printPd .type _Z5printPd,@function _Z5printPd: # @_Z5printPd .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $16, %rsp .cfi_def_cfa_offset 64 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rdi, %rbx xorl %r12d, %r12d leaq 14(%rsp), %r14 leaq 15(%rsp), %r15 xorl %r13d, %r13d .LBB4_1: # =>This Inner Loop Header: Depth=1 movl %r13d, %eax imulq $458129845, %rax, %rax # imm = 0x1B4E81B5 shrq $40, %rax imull $2400, %eax, %eax # imm = 0x960 addl %r12d, %eax jne .LBB4_5 # %bb.2: # in Loop: Header=BB4_1 Depth=1 movb $10, 14(%rsp) movq _ZSt4cout(%rip), %rax movq -24(%rax), %rax cmpq $0, _ZSt4cout+16(%rax) je .LBB4_4 # %bb.3: # in Loop: Header=BB4_1 Depth=1 movl $_ZSt4cout, %edi movl $1, %edx movq %r14, %rsi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB4_5 .LBB4_4: # in Loop: Header=BB4_1 Depth=1 movl $_ZSt4cout, %edi movl $10, %esi callq _ZNSo3putEc .LBB4_5: # in Loop: Header=BB4_1 Depth=1 movsd (%rbx,%r13,8), %xmm0 # xmm0 = mem[0],zero movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movb $32, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB4_7 # %bb.6: # in Loop: Header=BB4_1 Depth=1 movl $1, %edx movq %rax, %rdi movq %r15, %rsi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB4_8 .LBB4_7: # in Loop: Header=BB4_1 Depth=1 movq %rax, %rdi movl $32, %esi callq _ZNSo3putEc .LBB4_8: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit6 # in Loop: Header=BB4_1 Depth=1 incq %r13 decl %r12d cmpq $5280000, %r13 # imm = 0x509100 jne .LBB4_1 # %bb.9: addq $16, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end4: .size _Z5printPd, .Lfunc_end4-_Z5printPd .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function main .LCPI5_0: .long 0x49742400 # float 1.0E+6 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $40, %rsp .cfi_def_cfa_offset 96 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 callq clock movq %rax, 32(%rsp) # 8-byte Spill movl $42240000, %edi # imm = 0x2848800 callq _Znam movq %rax, %r14 movl $42240000, %edi # imm = 0x2848800 callq _Znam movq %rax, %rbx movq %r14, %rdi callq _Z10fillSerialPd movl $1000, %ebp # imm = 0x3E8 .LBB5_1: # =>This Inner Loop Header: Depth=1 movq %r14, %rdi movq %rbx, %rsi callq _Z13averageSerialPdS_ movq %rbx, %r14 decl %ebp jne .LBB5_1 # %bb.2: movabsq $4294967297, %r12 # imm = 0x100000001 callq clock movq %rax, %r14 callq clock movq %rax, 24(%rsp) # 8-byte Spill leaq 8(%rsp), %rbx movl $42240000, %esi # imm = 0x2848800 movq %rbx, %rdi callq hipMalloc movl $42240000, %edi # imm = 0x2848800 callq malloc movq %rax, %rbp movq (%rbx), %rdi movl $42240000, %edx # imm = 0x2848800 movq %rax, %rsi movl $1, %ecx callq hipMemcpy leaq 5279999(%r12), %r13 movq %r13, %rdi movl $1, %esi movq %r12, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB5_4 # %bb.3: movq 8(%rsp), %rdi callq _Z19__device_stub__fillPd .LBB5_4: movq 8(%rsp), %rsi movl $42240000, %edx # imm = 0x2848800 movq %rbp, %rdi movl $2, %ecx callq hipMemcpy leaq 16(%rsp), %rdi movl $42240000, %esi # imm = 0x2848800 callq hipMalloc movl $42240000, %edi # imm = 0x2848800 callq malloc movq %rax, %rbx movl $1000, %r15d # imm = 0x3E8 .LBB5_5: # =>This Inner Loop Header: Depth=1 movq 8(%rsp), %rdi movl $42240000, %edx # imm = 0x2848800 movq %rbp, %rsi movl $1, %ecx callq hipMemcpy movq %r13, %rdi movl $1, %esi movq %r12, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB5_7 # %bb.6: # in Loop: Header=BB5_5 Depth=1 movq 8(%rsp), %rdi movq 16(%rsp), %rsi callq _Z22__device_stub__averagePdS_ .LBB5_7: # in Loop: Header=BB5_5 Depth=1 movq 16(%rsp), %rsi movl $42240000, %edx # imm = 0x2848800 movq %rbx, %rdi movl $2, %ecx callq hipMemcpy movq %rbx, %rbp decl %r15d jne .LBB5_5 # %bb.8: subq 32(%rsp), %r14 # 8-byte Folded Reload movq %rbx, %rdi callq free movq 8(%rsp), %rdi callq hipFree callq clock movq %rax, %rbx subq 24(%rsp), %rbx # 8-byte Folded Reload movl $_ZSt4cout, %edi movl $.L.str, %esi movl $3, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $5280000, %esi # imm = 0x509100 callq _ZNSolsEi movq %rax, %r15 movl $.L.str.1, %esi movl $11, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l cvtsi2ss %r14, %xmm0 divss .LCPI5_0(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 movq %r15, %rdi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %r14 movl $.L.str.2, %esi movl $14, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l xorps %xmm0, %xmm0 cvtsi2ss %rbx, %xmm0 divss .LCPI5_0(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 movq %r14, %rdi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %rbx movl $.L.str.3, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq (%rbx), %rax movq -24(%rax), %rdi addq %rbx, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %rbx, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv xorl %eax, %eax addq $40, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end5: .size main, .Lfunc_end5-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB6_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB6_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z4fillPd, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z7averagePdS_, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end6: .size __hip_module_ctor, .Lfunc_end6-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB7_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB7_2: retq .Lfunc_end7: .size __hip_module_dtor, .Lfunc_end7-__hip_module_dtor .cfi_endproc # -- End function .type _Z4fillPd,@object # @_Z4fillPd .section .rodata,"a",@progbits .globl _Z4fillPd .p2align 3, 0x0 _Z4fillPd: .quad _Z19__device_stub__fillPd .size _Z4fillPd, 8 .type _Z7averagePdS_,@object # @_Z7averagePdS_ .globl _Z7averagePdS_ .p2align 3, 0x0 _Z7averagePdS_: .quad _Z22__device_stub__averagePdS_ .size _Z7averagePdS_, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "N: " .size .L.str, 4 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz " | SERIAL: " .size .L.str.1, 12 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "s | PARALLEL: " .size .L.str.2, 15 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "s" .size .L.str.3, 2 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z4fillPd" .size .L__unnamed_1, 10 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_Z7averagePdS_" .size .L__unnamed_2, 15 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z19__device_stub__fillPd .addrsig_sym _Z22__device_stub__averagePdS_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z4fillPd .addrsig_sym _Z7averagePdS_ .addrsig_sym _ZSt4cout .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z4fillPd ; -- Begin function _Z4fillPd .globl _Z4fillPd .p2align 8 .type _Z4fillPd,@function _Z4fillPd: ; @_Z4fillPd ; %bb.0: s_add_i32 s3, s15, 0xffaf785f v_mov_b32_e32 v0, 0 s_cmp_lt_u32 s3, 0xffaf81bf s_mul_hi_u32 s3, s15, 0x1b4e81b5 s_cselect_b32 s5, -1, 0 s_lshr_b32 s3, s3, 8 v_mov_b32_e32 v1, 0x40220000 s_mulk_i32 s3, 0x960 s_mov_b32 s2, s15 s_sub_i32 s4, s15, s3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) s_cmp_eq_u32 s4, 0 s_cselect_b32 s3, -1, 0 s_or_b32 s3, s5, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s3 s_mov_b32 s3, 0 s_cbranch_vccnz .LBB0_2 ; %bb.1: s_mul_i32 s5, s2, 0x962fc963 v_mov_b32_e32 v1, 0x40220000 s_add_i32 s5, s5, 0x962fc943 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_alignbit_b32 v0, s5, s5, 5 v_cmp_gt_u32_e32 vcc_lo, 0x1b4e82, v0 s_delay_alu instid0(VALU_DEP_3) v_dual_mov_b32 v0, 0 :: v_dual_cndmask_b32 v1, 0x3ff00000, v1 .LBB0_2: s_load_b64 s[0:1], s[0:1], 0x0 s_lshl_b64 s[6:7], s[2:3], 3 v_mov_b32_e32 v2, 0 s_waitcnt lgkmcnt(0) s_add_u32 s0, s0, s6 s_addc_u32 s1, s1, s7 s_add_i32 s2, s2, 0xffe2b3ff global_store_b64 v2, v[0:1], s[0:1] s_cmp_lt_u32 s2, 0x15f8ff s_cselect_b32 s2, -1, 0 s_addk_i32 s4, 0xfce0 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) s_cmpk_lt_u32 s4, 0x320 s_cselect_b32 s3, -1, 0 s_and_b32 s2, s2, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s2 s_cbranch_vccnz .LBB0_4 ; %bb.3: v_mov_b32_e32 v3, v2 global_store_b64 v2, v[2:3], s[0:1] .LBB0_4: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z4fillPd .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 8 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 4 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z4fillPd, .Lfunc_end0-_Z4fillPd ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 260 ; NumSgprs: 18 ; NumVgprs: 4 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 4 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z7averagePdS_ ; -- Begin function _Z7averagePdS_ .globl _Z7averagePdS_ .p2align 8 .type _Z7averagePdS_,@function _Z7averagePdS_: ; @_Z7averagePdS_ ; %bb.0: s_load_b128 s[0:3], s[0:1], 0x0 s_mov_b32 s6, s15 s_mov_b32 s7, 0 s_delay_alu instid0(SALU_CYCLE_1) s_lshl_b64 s[4:5], s[6:7], 3 s_waitcnt lgkmcnt(0) s_add_u32 s8, s0, s4 s_addc_u32 s9, s1, s5 s_load_b64 s[8:9], s[8:9], 0x0 s_waitcnt lgkmcnt(0) v_cmp_eq_f64_e64 s10, s[8:9], 0 v_cmp_eq_f64_e64 s11, 0x40220000, s[8:9] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_or_b32 s10, s10, s11 s_and_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB1_2 ; %bb.1: s_add_i32 s10, s6, 1 s_mov_b32 s11, s7 s_mov_b32 s13, s7 s_lshl_b64 s[10:11], s[10:11], 3 s_mov_b32 s15, s7 s_add_u32 s10, s0, s10 s_addc_u32 s11, s1, s11 s_add_i32 s12, s6, -1 s_load_b64 s[10:11], s[10:11], 0x0 s_lshl_b64 s[12:13], s[12:13], 3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1) s_add_u32 s12, s0, s12 s_addc_u32 s13, s1, s13 s_add_i32 s14, s6, 0xfffff6a0 s_lshl_b64 s[14:15], s[14:15], 3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1) s_add_u32 s14, s0, s14 s_addc_u32 s15, s1, s15 s_addk_i32 s6, 0x960 s_lshl_b64 s[6:7], s[6:7], 3 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s0, s0, s6 s_addc_u32 s1, s1, s7 s_clause 0x2 s_load_b64 s[6:7], s[12:13], 0x0 s_load_b64 s[12:13], s[14:15], 0x0 s_load_b64 s[0:1], s[0:1], 0x0 s_waitcnt lgkmcnt(0) v_add_f64 v[0:1], s[8:9], s[10:11] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[0:1], v[0:1], s[6:7] v_add_f64 v[0:1], v[0:1], s[12:13] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[0:1], v[0:1], s[0:1] v_div_scale_f64 v[2:3], null, 0x40140000, 0x40140000, v[0:1] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_rcp_f64_e32 v[4:5], v[2:3] s_waitcnt_depctr 0xfff v_fma_f64 v[6:7], -v[2:3], v[4:5], 1.0 v_fma_f64 v[4:5], v[4:5], v[6:7], v[4:5] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[6:7], -v[2:3], v[4:5], 1.0 v_fma_f64 v[4:5], v[4:5], v[6:7], v[4:5] v_div_scale_f64 v[6:7], vcc_lo, v[0:1], 0x40140000, v[0:1] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f64 v[8:9], v[6:7], v[4:5] v_fma_f64 v[2:3], -v[2:3], v[8:9], v[6:7] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_div_fmas_f64 v[2:3], v[2:3], v[4:5], v[8:9] v_div_fixup_f64 v[0:1], v[2:3], 0x40140000, v[0:1] s_branch .LBB1_3 .LBB1_2: v_dual_mov_b32 v0, s8 :: v_dual_mov_b32 v1, s9 .LBB1_3: v_mov_b32_e32 v2, 0 s_add_u32 s0, s2, s4 s_addc_u32 s1, s3, s5 global_store_b64 v2, v[0:1], s[0:1] s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z7averagePdS_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 16 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 10 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end1: .size _Z7averagePdS_, .Lfunc_end1-_Z7averagePdS_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 416 ; NumSgprs: 18 ; NumVgprs: 10 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 10 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 8 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z4fillPd .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z4fillPd.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 4 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 16 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z7averagePdS_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z7averagePdS_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 10 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
6747a52ca331a6f08d113fadd874695df94ab653
#include <stdio.h> __global__ void mykernel(void) { printf("Hello World from GPU!\n"); } int main(void) { mykernel<<<1,1>>>(); cudaDeviceSynchronize; printf("Hello World from CPU!\n"); return 0; }
.file "tmpxft_0025c803_00000000-6_hello.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z26__device_stub__Z8mykernelvv .type _Z26__device_stub__Z8mykernelvv, @function _Z26__device_stub__Z8mykernelvv: .LFB2052: .cfi_startproc endbr64 subq $88, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 72(%rsp) movabsq $4294967297, %rax leaq 8(%rsp), %rcx movq %rsp, %rdx leaq 28(%rsp), %rsi leaq 16(%rsp), %rdi movl $1, 24(%rsp) movl $1, 36(%rsp) movq %rax, 16(%rsp) movq %rax, 28(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 8(%rsp) .cfi_def_cfa_offset 104 leaq _Z8mykernelv(%rip), %rdi pushq 8(%rsp) .cfi_def_cfa_offset 112 movq 44(%rsp), %rcx movl 52(%rsp), %r8d movq 32(%rsp), %rsi movl 40(%rsp), %edx leaq 80(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 104 popq %rdx .cfi_def_cfa_offset 96 .L2: movq 72(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $88, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z26__device_stub__Z8mykernelvv, .-_Z26__device_stub__Z8mykernelvv .globl _Z8mykernelv .type _Z8mykernelv, @function _Z8mykernelv: .LFB2053: .cfi_startproc endbr64 jmp _Z26__device_stub__Z8mykernelvv .cfi_endproc .LFE2053: .size _Z8mykernelv, .-_Z8mykernelv .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "Hello World from CPU!\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 subq $40, %rsp .cfi_def_cfa_offset 48 xorl %r9d, %r9d xorl %r8d, %r8d movl $1, %ecx movabsq $4294967297, %rdi movl $1, %esi movq %rdi, %rdx call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L9 call _Z26__device_stub__Z8mykernelvv .L9: leaq .LC0(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT xorl %eax, %eax addq $40, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC1: .string "_Z8mykernelv" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC1(%rip), %rdx movq %rax, %rdi leaq _Z8mykernelv(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z8mykernelv .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*0020*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x8] ; /* 0x01000200ff047624 */ /* 0x000fe200078e00ff */ /*0030*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*0040*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0xc] ; /* 0x01000300ff057624 */ /* 0x000fe200078e00ff */ /*0050*/ LDC.64 R2, c[0x4][R0] ; /* 0x0100000000027b82 */ /* 0x00006c0000000a00 */ /*0060*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fe40000000000 */ /*0070*/ MOV R11, 0xe0 ; /* 0x000000e0000b7802 */ /* 0x000fe40000000f00 */ /*0080*/ MOV R20, 0x60 ; /* 0x0000006000147802 */ /* 0x000fe40000000f00 */ /*0090*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*00a0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x001fc40000000f00 */ /*00b0*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*00c0*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*00d0*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x002fea0003c00000 */ /*00e0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00f0*/ BRA 0xf0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> __global__ void mykernel(void) { printf("Hello World from GPU!\n"); } int main(void) { mykernel<<<1,1>>>(); hipDeviceSynchronize; printf("Hello World from CPU!\n"); return 0; }
.text .file "hello.hip" .globl _Z23__device_stub__mykernelv # -- Begin function _Z23__device_stub__mykernelv .type _Z23__device_stub__mykernelv,@function _Z23__device_stub__mykernelv: # @_Z23__device_stub__mykernelv .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $56, %rsp .cfi_def_cfa_offset 96 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rbx leaq 24(%rsp), %r14 leaq 16(%rsp), %r15 leaq 8(%rsp), %r12 movq %rbx, %rdi movq %r14, %rsi movq %r15, %rdx movq %r12, %rcx callq __hipPopCallConfiguration movq (%rbx), %rsi movl 8(%rbx), %edx movq (%r14), %rcx movl 8(%r14), %r8d movq %rsp, %r9 movl $_Z8mykernelv, %edi pushq (%r12) .cfi_adjust_cfa_offset 8 pushq (%r15) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $72, %rsp .cfi_adjust_cfa_offset -72 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z23__device_stub__mykernelv, .Lfunc_end0-_Z23__device_stub__mykernelv .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rax .cfi_def_cfa_offset 16 movabsq $4294967297, %rdi # imm = 0x100000001 movl $1, %esi movq %rdi, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_2 # %bb.1: callq _Z23__device_stub__mykernelv .LBB1_2: movl $.Lstr, %edi callq puts@PLT xorl %eax, %eax popq %rcx .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z8mykernelv, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z8mykernelv,@object # @_Z8mykernelv .section .rodata,"a",@progbits .globl _Z8mykernelv .p2align 3, 0x0 _Z8mykernelv: .quad _Z23__device_stub__mykernelv .size _Z8mykernelv, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z8mykernelv" .size .L__unnamed_1, 13 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "Hello World from CPU!" .size .Lstr, 22 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z23__device_stub__mykernelv .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z8mykernelv .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z8mykernelv ; -- Begin function _Z8mykernelv .globl _Z8mykernelv .p2align 8 .type _Z8mykernelv,@function _Z8mykernelv: ; @_Z8mykernelv ; %bb.0: s_load_b64 s[2:3], s[0:1], 0x50 v_mbcnt_lo_u32_b32 v2, -1, 0 v_mov_b32_e32 v0, 0 v_mov_b32_e32 v1, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mov_b32_e32 v7, v2 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v7 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_6 ; %bb.1: v_mov_b32_e32 v3, 0 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[10:11], v3, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[0:1], v3, s[2:3] offset:40 global_load_b64 v[4:5], v3, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v0, v0, v10 v_and_b32_e32 v1, v1, v11 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v6, v0, 24 v_mul_lo_u32 v1, v1, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v6, v1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, v5, v1, vcc_lo global_load_b64 v[8:9], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v3, v[8:11], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[0:1], v[10:11] s_cbranch_execz .LBB0_5 ; %bb.2: ; %.preheader3.i.i.i.preheader s_mov_b32 s5, 0 .LBB0_3: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[2:3] offset:40 global_load_b64 v[8:9], v3, s[2:3] v_dual_mov_b32 v11, v1 :: v_dual_mov_b32 v10, v0 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v10 v_and_b32_e32 v6, v5, v11 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[0:1], null, v4, 24, v[8:9] v_mad_u64_u32 v[4:5], null, v6, 24, v[1:2] s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v1, v4 global_load_b64 v[8:9], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v3, v[8:11], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[10:11] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_3 ; %bb.4: ; %Flow258 s_or_b32 exec_lo, exec_lo, s5 .LBB0_5: ; %Flow260 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_6: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v8, 0 v_readfirstlane_b32 s4, v0 v_readfirstlane_b32 s5, v1 s_mov_b32 s10, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[9:10], v8, s[2:3] offset:40 global_load_b128 v[3:6], v8, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v9 v_readfirstlane_b32 s7, v10 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_8 ; %bb.7: v_dual_mov_b32 v9, s10 :: v_dual_mov_b32 v10, v8 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v3, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s10, v4, vcc_lo v_dual_mov_b32 v11, 2 :: v_dual_mov_b32 v12, 1 global_store_b128 v[0:1], v[9:12], off offset:8 .LBB0_8: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[0:1], 6, v[7:8] s_waitcnt vmcnt(0) v_add_co_u32 v5, vcc_lo, v5, s6 v_add_co_ci_u32_e32 v6, vcc_lo, s7, v6, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v5, v0 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_add_co_ci_u32_e32 v1, vcc_lo, v6, v1, vcc_lo v_dual_mov_b32 v7, 33 :: v_dual_mov_b32 v10, v8 v_mov_b32_e32 v9, v8 v_dual_mov_b32 v11, s12 :: v_dual_mov_b32 v14, s15 v_dual_mov_b32 v12, s13 :: v_dual_mov_b32 v13, s14 s_clause 0x3 global_store_b128 v[0:1], v[7:10], off global_store_b128 v[0:1], v[11:14], off offset:16 global_store_b128 v[0:1], v[11:14], off offset:32 global_store_b128 v[0:1], v[11:14], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_16 ; %bb.9: v_mov_b32_e32 v11, 0 s_mov_b32 s7, exec_lo s_clause 0x1 global_load_b64 v[14:15], v11, s[2:3] offset:32 glc global_load_b64 v[5:6], v11, s[2:3] offset:40 v_dual_mov_b32 v12, s4 :: v_dual_mov_b32 v13, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v6, s5, v6 v_and_b32_e32 v5, s4, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v6, v6, 24 v_mul_hi_u32 v7, v5, 24 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v6, v7, v6 v_add_co_u32 v9, vcc_lo, v3, v5 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v10, vcc_lo, v4, v6, vcc_lo global_store_b64 v[9:10], v[14:15], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v11, v[12:15], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[7:8], v[14:15] s_cbranch_execz .LBB0_12 ; %bb.10: ; %.preheader1.i.i.i.preheader s_mov_b32 s10, 0 .LBB0_11: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v5, s4 :: v_dual_mov_b32 v6, s5 s_sleep 1 global_store_b64 v[9:10], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v11, v[5:8], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[5:6], v[7:8] v_dual_mov_b32 v8, v6 :: v_dual_mov_b32 v7, v5 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_11 .LBB0_12: ; %Flow256 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v8, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v7, s10, 0 global_load_b64 v[5:6], v8, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v7 s_cbranch_execz .LBB0_14 ; %bb.13: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v7, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[5:6], v[7:8], off offset:8 .LBB0_14: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[7:8], v[5:6], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[7:8] s_cbranch_vccnz .LBB0_16 ; %bb.15: global_load_b32 v5, v[5:6], off offset:24 v_mov_b32_e32 v6, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v5 s_waitcnt_vscnt null, 0x0 global_store_b64 v[7:8], v[5:6], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_16: ; %Flow257 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v3, vcc_lo, v3, s9 v_add_co_ci_u32_e32 v4, vcc_lo, s8, v4, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v3, 20 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v4, vcc_lo .LBB0_17: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v5, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_19 ; %bb.18: ; in Loop: Header=BB0_17 Depth=1 global_load_b32 v5, v[3:4], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v5, 1, v5 .LBB0_19: ; in Loop: Header=BB0_17 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v5 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_21 ; %bb.20: ; in Loop: Header=BB0_17 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_22 .LBB0_21: ; in Loop: Header=BB0_17 Depth=1 s_mov_b32 s1, -1 .LBB0_22: ; %Flow251 ; in Loop: Header=BB0_17 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_17 ; %bb.23: global_load_b64 v[0:1], v[0:1], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_27 ; %bb.24: v_mov_b32_e32 v9, 0 s_clause 0x2 global_load_b64 v[5:6], v9, s[2:3] offset:40 global_load_b64 v[10:11], v9, s[2:3] offset:24 glc global_load_b64 v[7:8], v9, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v12, vcc_lo, v5, 1 v_add_co_ci_u32_e32 v13, vcc_lo, 0, v6, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v12, s4 v_add_co_ci_u32_e32 v4, vcc_lo, s5, v13, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[3:4] v_dual_cndmask_b32 v4, v4, v13 :: v_dual_cndmask_b32 v3, v3, v12 v_and_b32_e32 v6, v4, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v5, v3, v5 v_mul_lo_u32 v6, v6, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v12, v5, 24 v_mul_lo_u32 v5, v5, 24 v_add_nc_u32_e32 v6, v12, v6 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v7, vcc_lo, v7, v5 v_mov_b32_e32 v5, v10 v_add_co_ci_u32_e32 v8, vcc_lo, v8, v6, vcc_lo v_mov_b32_e32 v6, v11 global_store_b64 v[7:8], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v9, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[5:6], v[10:11] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_27 ; %bb.25: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB0_26: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[7:8], v[5:6], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v9, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[10:11], v[5:6] v_dual_mov_b32 v5, v10 :: v_dual_mov_b32 v6, v11 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_26 .LBB0_27: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[4:5] s_add_u32 s4, s4, .str@rel32@lo+4 s_addc_u32 s5, s5, .str@rel32@hi+12 s_mov_b32 s0, -1 s_cmp_lg_u64 s[4:5], 0 s_cbranch_scc0 .LBB0_113 ; %bb.28: s_waitcnt vmcnt(0) v_dual_mov_b32 v8, v1 :: v_dual_and_b32 v7, -3, v0 v_dual_mov_b32 v28, 0 :: v_dual_mov_b32 v5, 2 v_mov_b32_e32 v6, 1 s_mov_b64 s[6:7], 23 .LBB0_29: ; =>This Loop Header: Depth=1 ; Child Loop BB0_32 Depth 2 ; Child Loop BB0_39 Depth 2 ; Child Loop BB0_47 Depth 2 ; Child Loop BB0_55 Depth 2 ; Child Loop BB0_63 Depth 2 ; Child Loop BB0_71 Depth 2 ; Child Loop BB0_79 Depth 2 ; Child Loop BB0_87 Depth 2 ; Child Loop BB0_95 Depth 2 ; Child Loop BB0_101 Depth 2 ; Child Loop BB0_110 Depth 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u64_e64 s0, s[6:7], 56 ; implicit-def: $sgpr15 s_and_b32 s0, s0, exec_lo s_cselect_b32 s8, s6, 56 s_cselect_b32 s9, s7, 0 s_cmp_gt_u32 s8, 7 s_mov_b32 s0, -1 s_cbranch_scc1 .LBB0_34 ; %bb.30: ; in Loop: Header=BB0_29 Depth=1 s_waitcnt vmcnt(0) v_mov_b32_e32 v9, 0 v_mov_b32_e32 v10, 0 s_cmp_eq_u32 s8, 0 s_cbranch_scc1 .LBB0_33 ; %bb.31: ; %.preheader31.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_lshl_b64 s[0:1], s[8:9], 3 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], s[4:5] .LBB0_32: ; %.preheader31.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v3, v28, s[12:13] s_waitcnt vmcnt(0) v_and_b32_e32 v27, 0xffff, v3 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[27:28] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_add_u32 s12, s12, 1 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s0, s10 v_or_b32_e32 v9, v3, v9 v_or_b32_e32 v10, v4, v10 s_cbranch_scc1 .LBB0_32 .LBB0_33: ; %Flow226 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s0, 0 s_mov_b32 s15, 0 .LBB0_34: ; %Flow228 ; in Loop: Header=BB0_29 Depth=1 s_and_not1_b32 vcc_lo, exec_lo, s0 s_mov_b64 s[0:1], s[4:5] s_cbranch_vccnz .LBB0_36 ; %bb.35: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[9:10], v28, s[4:5] s_add_i32 s15, s8, -8 s_add_u32 s0, s4, 8 s_addc_u32 s1, s5, 0 .LBB0_36: ; %.loopexit32.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_41 ; %bb.37: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v11, 0 v_mov_b32_e32 v12, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_40 ; %bb.38: ; %.preheader29.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_39: ; %.preheader29.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v3, v28, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v27, 0xffff, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[27:28] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v11, v3, v11 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v12, v4, v12 s_cbranch_scc1 .LBB0_39 .LBB0_40: ; %Flow221 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_42 .LBB0_41: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr11_vgpr12 ; implicit-def: $sgpr14 .LBB0_42: ; %Flow223 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_44 ; %bb.43: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[11:12], v28, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_44: ; %.loopexit30.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_49 ; %bb.45: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v13, 0 v_mov_b32_e32 v14, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_48 ; %bb.46: ; %.preheader27.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_47: ; %.preheader27.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v3, v28, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v27, 0xffff, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[27:28] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s14, s12 v_or_b32_e32 v13, v3, v13 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v14, v4, v14 s_cbranch_scc1 .LBB0_47 .LBB0_48: ; %Flow216 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s15, 0 s_branch .LBB0_50 .LBB0_49: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $sgpr15 .LBB0_50: ; %Flow218 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_52 ; %bb.51: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[13:14], v28, s[0:1] s_add_i32 s15, s14, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_52: ; %.loopexit28.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_57 ; %bb.53: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v15, 0 v_mov_b32_e32 v16, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_56 ; %bb.54: ; %.preheader25.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_55: ; %.preheader25.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v3, v28, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v27, 0xffff, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[27:28] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v15, v3, v15 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v16, v4, v16 s_cbranch_scc1 .LBB0_55 .LBB0_56: ; %Flow211 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_58 .LBB0_57: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr15_vgpr16 ; implicit-def: $sgpr14 .LBB0_58: ; %Flow213 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_60 ; %bb.59: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[15:16], v28, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_60: ; %.loopexit26.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_65 ; %bb.61: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v17, 0 v_mov_b32_e32 v18, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_64 ; %bb.62: ; %.preheader23.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_63: ; %.preheader23.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v3, v28, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v27, 0xffff, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[27:28] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s14, s12 v_or_b32_e32 v17, v3, v17 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v18, v4, v18 s_cbranch_scc1 .LBB0_63 .LBB0_64: ; %Flow206 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s15, 0 s_branch .LBB0_66 .LBB0_65: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $sgpr15 .LBB0_66: ; %Flow208 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_68 ; %bb.67: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[17:18], v28, s[0:1] s_add_i32 s15, s14, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_68: ; %.loopexit24.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_73 ; %bb.69: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v19, 0 v_mov_b32_e32 v20, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_72 ; %bb.70: ; %.preheader21.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_71: ; %.preheader21.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v3, v28, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v27, 0xffff, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[27:28] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v19, v3, v19 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v20, v4, v20 s_cbranch_scc1 .LBB0_71 .LBB0_72: ; %Flow201 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_74 .LBB0_73: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr19_vgpr20 ; implicit-def: $sgpr14 .LBB0_74: ; %Flow203 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_76 ; %bb.75: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[19:20], v28, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_76: ; %.loopexit22.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_81 ; %bb.77: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v21, 0 v_mov_b32_e32 v22, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_80 ; %bb.78: ; %.preheader.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], s[0:1] .LBB0_79: ; %.preheader.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v3, v28, s[12:13] s_add_i32 s14, s14, -1 s_waitcnt vmcnt(0) v_and_b32_e32 v27, 0xffff, v3 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[27:28] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_add_u32 s12, s12, 1 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s14, 0 v_or_b32_e32 v21, v3, v21 v_or_b32_e32 v22, v4, v22 s_cbranch_scc1 .LBB0_79 .LBB0_80: ; %Flow196 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_branch .LBB0_82 .LBB0_81: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 .LBB0_82: ; %Flow198 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_84 ; %bb.83: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[21:22], v28, s[0:1] .LBB0_84: ; %.loopexit.i ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v27, v2 v_mov_b32_e32 v3, 0 v_mov_b32_e32 v4, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v27 v_cmp_eq_u32_e64 s0, s0, v27 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_90 ; %bb.85: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[25:26], v28, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[3:4], v28, s[2:3] offset:40 global_load_b64 v[23:24], v28, s[2:3] s_mov_b32 s10, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v26 v_and_b32_e32 v3, v3, v25 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v4, v4, 24 v_mul_hi_u32 v29, v3, 24 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v4, v29, v4 s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v23, v3 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, v24, v4, vcc_lo global_load_b64 v[23:24], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[3:4], v28, v[23:26], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[3:4], v[25:26] s_cbranch_execz .LBB0_89 ; %bb.86: ; %.preheader3.i.i19.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s11, 0 .LBB0_87: ; %.preheader3.i.i19.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 s_clause 0x1 global_load_b64 v[23:24], v28, s[2:3] offset:40 global_load_b64 v[29:30], v28, s[2:3] v_dual_mov_b32 v26, v4 :: v_dual_mov_b32 v25, v3 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v23, v23, v25 s_waitcnt vmcnt(0) v_mad_u64_u32 v[3:4], null, v23, 24, v[29:30] v_and_b32_e32 v29, v24, v26 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[23:24], null, v29, 24, v[4:5] v_mov_b32_e32 v4, v23 global_load_b64 v[23:24], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[3:4], v28, v[23:26], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[3:4], v[25:26] s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_87 ; %bb.88: ; %Flow191 ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s11 .LBB0_89: ; %Flow193 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s10 .LBB0_90: ; %.loopexit4.i.i14.i ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_clause 0x1 global_load_b64 v[29:30], v28, s[2:3] offset:40 global_load_b128 v[23:26], v28, s[2:3] v_readfirstlane_b32 s10, v3 v_readfirstlane_b32 s11, v4 s_mov_b32 s16, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s12, v29 v_readfirstlane_b32 s13, v30 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[12:13], s[10:11], s[12:13] s_mul_i32 s1, s13, 24 s_mul_hi_u32 s14, s12, 24 s_mul_i32 s15, s12, 24 s_and_saveexec_b32 s17, s0 s_cbranch_execz .LBB0_92 ; %bb.91: ; in Loop: Header=BB0_29 Depth=1 v_dual_mov_b32 v3, s16 :: v_dual_mov_b32 v4, v28 s_add_i32 s16, s14, s1 s_waitcnt vmcnt(0) v_add_co_u32 v29, vcc_lo, v23, s15 v_add_co_ci_u32_e32 v30, vcc_lo, s16, v24, vcc_lo global_store_b128 v[29:30], v[3:6], off offset:8 .LBB0_92: ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s17 v_cmp_gt_u64_e64 vcc_lo, s[6:7], 56 v_or_b32_e32 v3, 2, v7 s_lshl_b64 s[12:13], s[12:13], 12 s_lshl_b32 s16, s8, 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_add_i32 s16, s16, 28 v_cndmask_b32_e32 v7, v3, v7, vcc_lo v_lshlrev_b64 v[3:4], 6, v[27:28] s_waitcnt vmcnt(0) v_add_co_u32 v25, vcc_lo, v25, s12 v_add_co_ci_u32_e32 v26, vcc_lo, s13, v26, vcc_lo s_and_b32 s16, s16, 0x1e0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v3, vcc_lo, v25, v3 v_and_or_b32 v7, 0xffffff1f, v7, s16 v_add_co_ci_u32_e32 v4, vcc_lo, v26, v4, vcc_lo s_clause 0x3 global_store_b128 v[3:4], v[7:10], off global_store_b128 v[3:4], v[11:14], off offset:16 global_store_b128 v[3:4], v[15:18], off offset:32 global_store_b128 v[3:4], v[19:22], off offset:48 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_100 ; %bb.93: ; in Loop: Header=BB0_29 Depth=1 s_clause 0x1 global_load_b64 v[15:16], v28, s[2:3] offset:32 glc global_load_b64 v[7:8], v28, s[2:3] offset:40 v_dual_mov_b32 v13, s10 :: v_dual_mov_b32 v14, s11 s_waitcnt vmcnt(0) v_readfirstlane_b32 s16, v7 v_readfirstlane_b32 s17, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[16:17], s[16:17], s[10:11] s_mul_i32 s13, s17, 24 s_mul_hi_u32 s17, s16, 24 s_mul_i32 s16, s16, 24 s_add_i32 s17, s17, s13 v_add_co_u32 v11, vcc_lo, v23, s16 v_add_co_ci_u32_e32 v12, vcc_lo, s17, v24, vcc_lo s_mov_b32 s13, exec_lo global_store_b64 v[11:12], v[15:16], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v28, v[13:16], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[9:10], v[15:16] s_cbranch_execz .LBB0_96 ; %bb.94: ; %.preheader1.i.i17.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s16, 0 .LBB0_95: ; %.preheader1.i.i17.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 v_dual_mov_b32 v7, s10 :: v_dual_mov_b32 v8, s11 s_sleep 1 global_store_b64 v[11:12], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v28, v[7:10], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[9:10] v_dual_mov_b32 v10, v8 :: v_dual_mov_b32 v9, v7 s_or_b32 s16, vcc_lo, s16 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s16 s_cbranch_execnz .LBB0_95 .LBB0_96: ; %Flow189 ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s13 global_load_b64 v[7:8], v28, s[2:3] offset:16 s_mov_b32 s16, exec_lo s_mov_b32 s13, exec_lo v_mbcnt_lo_u32_b32 v9, s16, 0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v9 s_cbranch_execz .LBB0_98 ; %bb.97: ; in Loop: Header=BB0_29 Depth=1 s_bcnt1_i32_b32 s16, s16 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v27, s16 s_waitcnt vmcnt(0) global_atomic_add_u64 v[7:8], v[27:28], off offset:8 .LBB0_98: ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s13 s_waitcnt vmcnt(0) global_load_b64 v[9:10], v[7:8], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[9:10] s_cbranch_vccnz .LBB0_100 ; %bb.99: ; in Loop: Header=BB0_29 Depth=1 global_load_b32 v27, v[7:8], off offset:24 s_waitcnt vmcnt(0) v_readfirstlane_b32 s13, v27 s_waitcnt_vscnt null, 0x0 global_store_b64 v[9:10], v[27:28], off s_and_b32 m0, s13, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_100: ; %Flow190 ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s12 s_add_i32 s14, s14, s1 v_add_co_u32 v7, vcc_lo, v23, s15 v_add_co_ci_u32_e32 v8, vcc_lo, s14, v24, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v7, vcc_lo, v7, 20 v_add_co_ci_u32_e32 v8, vcc_lo, 0, v8, vcc_lo .LBB0_101: ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 v_mov_b32_e32 v9, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_103 ; %bb.102: ; in Loop: Header=BB0_101 Depth=2 global_load_b32 v9, v[7:8], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v9, 1, v9 .LBB0_103: ; in Loop: Header=BB0_101 Depth=2 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v9 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_105 ; %bb.104: ; in Loop: Header=BB0_101 Depth=2 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_106 .LBB0_105: ; in Loop: Header=BB0_101 Depth=2 s_mov_b32 s1, -1 .LBB0_106: ; %Flow184 ; in Loop: Header=BB0_101 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_101 ; %bb.107: ; in Loop: Header=BB0_29 Depth=1 global_load_b128 v[7:10], v[3:4], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_111 ; %bb.108: ; in Loop: Header=BB0_29 Depth=1 s_clause 0x2 global_load_b64 v[3:4], v28, s[2:3] offset:40 global_load_b64 v[13:14], v28, s[2:3] offset:24 glc global_load_b64 v[11:12], v28, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v15, vcc_lo, v3, 1 v_add_co_ci_u32_e32 v16, vcc_lo, 0, v4, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v9, vcc_lo, v15, s10 v_add_co_ci_u32_e32 v10, vcc_lo, s11, v16, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[9:10] v_dual_cndmask_b32 v10, v10, v16 :: v_dual_cndmask_b32 v9, v9, v15 v_and_b32_e32 v4, v10, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_and_b32_e32 v3, v9, v3 v_mul_hi_u32 v15, v3, 24 v_mul_lo_u32 v3, v3, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v3, vcc_lo, v11, v3 v_mov_b32_e32 v11, v13 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v4, v15, v4 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v4, vcc_lo, v12, v4, vcc_lo v_mov_b32_e32 v12, v14 global_store_b64 v[3:4], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[11:12], v28, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[11:12], v[13:14] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_111 ; %bb.109: ; %.preheader.i.i16.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s0, 0 .LBB0_110: ; %.preheader.i.i16.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_store_b64 v[3:4], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[13:14], v28, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[13:14], v[11:12] v_dual_mov_b32 v11, v13 :: v_dual_mov_b32 v12, v14 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_110 .LBB0_111: ; %__ockl_hostcall_preview.exit20.i ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_sub_u32 s6, s6, s8 s_subb_u32 s7, s7, s9 s_add_u32 s4, s4, s8 s_addc_u32 s5, s5, s9 s_cmp_lg_u64 s[6:7], 0 s_cbranch_scc1 .LBB0_29 ; %bb.112: ; %Flow229 s_mov_b32 s0, 0 .LBB0_113: ; %Flow245 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s0 s_cbranch_vccz .LBB0_141 ; %bb.114: ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v2 s_waitcnt vmcnt(0) v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_120 ; %bb.115: v_mov_b32_e32 v3, 0 s_mov_b32 s4, exec_lo global_load_b64 v[6:7], v3, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[2:3] offset:40 global_load_b64 v[8:9], v3, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB0_119 ; %bb.116: ; %.preheader3.i.i.i6.preheader s_mov_b32 s5, 0 .LBB0_117: ; %.preheader3.i.i.i6 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[2:3] offset:40 global_load_b64 v[10:11], v3, s[2:3] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_117 ; %bb.118: ; %Flow242 s_or_b32 exec_lo, exec_lo, s5 .LBB0_119: ; %Flow244 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_120: ; %.loopexit4.i.i.i1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[2:3] offset:40 global_load_b128 v[4:7], v3, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v10 v_readfirstlane_b32 s7, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_122 ; %bb.121: v_dual_mov_b32 v8, s10 :: v_dual_mov_b32 v9, v3 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s9 v_add_co_ci_u32_e32 v13, vcc_lo, s10, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB0_122: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s6 v_add_co_ci_u32_e32 v6, vcc_lo, s7, v7, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v10, vcc_lo, v2, v8 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v0, 0xffffff1d, v0, 34 v_add_co_ci_u32_e32 v11, vcc_lo, v6, v9, vcc_lo v_mov_b32_e32 v2, v3 v_dual_mov_b32 v6, s12 :: v_dual_mov_b32 v9, s15 v_dual_mov_b32 v7, s13 :: v_dual_mov_b32 v8, s14 s_clause 0x3 global_store_b128 v[10:11], v[0:3], off global_store_b128 v[10:11], v[6:9], off offset:16 global_store_b128 v[10:11], v[6:9], off offset:32 global_store_b128 v[10:11], v[6:9], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_130 ; %bb.123: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s4 v_mov_b32_e32 v10, s5 s_clause 0x1 global_load_b64 v[11:12], v8, s[2:3] offset:32 glc global_load_b64 v[0:1], v8, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v0 v_readfirstlane_b32 s11, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v6, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v7, vcc_lo, s11, v5, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[9:12], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[11:12] s_cbranch_execz .LBB0_126 ; %bb.124: ; %.preheader1.i.i.i4.preheader s_mov_b32 s10, 0 .LBB0_125: ; %.preheader1.i.i.i4 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[6:7], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v8, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_125 .LBB0_126: ; %Flow240 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v3, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v2, s10, 0 global_load_b64 v[0:1], v3, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_128 ; %bb.127: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB0_128: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_130 ; %bb.129: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_130: ; %Flow241 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v4, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_131: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_133 ; %bb.132: ; in Loop: Header=BB0_131 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_133: ; in Loop: Header=BB0_131 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_135 ; %bb.134: ; in Loop: Header=BB0_131 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_136 .LBB0_135: ; in Loop: Header=BB0_131 Depth=1 s_mov_b32 s1, -1 .LBB0_136: ; %Flow235 ; in Loop: Header=BB0_131 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_131 ; %bb.137: s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_141 ; %bb.138: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[2:3] offset:40 global_load_b64 v[7:8], v6, s[2:3] offset:24 glc global_load_b64 v[4:5], v6, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s4 v_add_co_ci_u32_e32 v1, vcc_lo, s5, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_141 ; %bb.139: ; %.preheader.i.i.i3.preheader s_mov_b32 s0, 0 .LBB0_140: ; %.preheader.i.i.i3 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_140 .LBB0_141: ; %__ockl_printf_append_string_n.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z8mykernelv .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 256 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 31 .amdhsa_next_free_sgpr 18 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z8mykernelv, .Lfunc_end0-_Z8mykernelv ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 5284 ; NumSgprs: 20 ; NumVgprs: 31 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 3 ; NumSGPRsForWavesPerEU: 20 ; NumVGPRsForWavesPerEU: 31 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type .str,@object ; @.str .section .rodata.str1.1,"aMS",@progbits,1 .str: .asciz "Hello World from GPU!\n" .size .str, 23 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 4 .value_kind: hidden_block_count_x - .offset: 4 .size: 4 .value_kind: hidden_block_count_y - .offset: 8 .size: 4 .value_kind: hidden_block_count_z - .offset: 12 .size: 2 .value_kind: hidden_group_size_x - .offset: 14 .size: 2 .value_kind: hidden_group_size_y - .offset: 16 .size: 2 .value_kind: hidden_group_size_z - .offset: 18 .size: 2 .value_kind: hidden_remainder_x - .offset: 20 .size: 2 .value_kind: hidden_remainder_y - .offset: 22 .size: 2 .value_kind: hidden_remainder_z - .offset: 40 .size: 8 .value_kind: hidden_global_offset_x - .offset: 48 .size: 8 .value_kind: hidden_global_offset_y - .offset: 56 .size: 8 .value_kind: hidden_global_offset_z - .offset: 64 .size: 2 .value_kind: hidden_grid_dims - .offset: 80 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 256 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z8mykernelv .private_segment_fixed_size: 0 .sgpr_count: 20 .sgpr_spill_count: 0 .symbol: _Z8mykernelv.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 31 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
781d9e77e35ca48f3c9f3418c4b533f3eab74720
#include <stdio.h> #include <string.h> #include <stdlib.h> #include <math.h> #include <time.h> #define MAX_CHAR 100 #define DATAFILE "data.txt" #define RESULTSFILE "resultsCudal.txt" #define G 6.674e-11 #define NUM_ITER 1000 #define NUM_ITER_SHOW 50 __global__ void asteroid(double * gpu_x, double * gpu_y, double * gpu_vx, double * gpu_vy, double * gpu_m, double * gpu_x_new, double * gpu_y_new, double * gpu_vx_new, double * gpu_vy_new, int noOfObjects){ int i = threadIdx.x; // local or register // printf("Object %d: %d, %d\n", i, gpu_x[i], gpu_y[i]); if (i < noOfObjects){ gpu_x_new[i]=gpu_x[i]; gpu_y_new[i]=gpu_y[i]; gpu_vx_new[i]=gpu_vx[i]; gpu_vy_new[i]=gpu_vy[i]; } if (i < noOfObjects){ double ax_total=0; double ay_total=0; for (int j=0; j < noOfObjects; j++) { if (i==j) continue; double d = sqrt(pow( (gpu_x[i]-gpu_x[j]) ,2.0) + pow( (gpu_y[i]-gpu_y[j]) ,2.0)); double f = G*gpu_m[i]*gpu_m[j]/pow(d,2.0); double fx = f*(gpu_x[j]-gpu_x[i])/d; double ax = fx/gpu_m[i]; double fy = f*(gpu_y[j]-gpu_y[i])/d; double ay = fy/gpu_m[i]; ax_total += ax; ay_total += ay; } gpu_vx_new[i] += ax_total; gpu_vy_new[i] += ay_total; gpu_x_new[i] += gpu_vx_new[i]; gpu_y_new[i] += gpu_vy_new[i]; } // noOfObjects printf("Object %d: %d, %d\n", i, gpu_x[i], gpu_y[i]); if (i < noOfObjects){ gpu_x[i]=gpu_x_new[i]; gpu_y[i]=gpu_y_new[i]; gpu_vx[i]=gpu_vx_new[i]; gpu_vy[i]=gpu_vy_new[i]; } } int main(){ clock_t start, end; double time_used; char str[MAX_CHAR]; FILE *file; int noOfObjects; int i; file = fopen( DATAFILE , "r"); fscanf(file,"%s",str); noOfObjects = atoi(str); printf("Number of objects: %d\n",noOfObjects); const int ARRAY_BYTES = noOfObjects * sizeof(double); double *x = (double *) malloc(ARRAY_BYTES); double *y = (double *) malloc(ARRAY_BYTES); double *vx = (double *) malloc(ARRAY_BYTES); double *vy = (double *) malloc(ARRAY_BYTES); double *m = (double *) malloc(ARRAY_BYTES); double *x0 = (double *) malloc(ARRAY_BYTES); double *y0 = (double *) malloc(ARRAY_BYTES); double *vx0 = (double *) malloc(ARRAY_BYTES); double *vy0 = (double *) malloc(ARRAY_BYTES); double *x_new = (double *) malloc(ARRAY_BYTES); double *y_new = (double *) malloc(ARRAY_BYTES); double *vx_new = (double *) malloc(ARRAY_BYTES); double *vy_new = (double *) malloc(ARRAY_BYTES); printf("\n"); // declare GPU memory pointers double * gpu_x; double * gpu_y; double * gpu_vx; double * gpu_vy; double * gpu_m; double * gpu_x_new; double * gpu_y_new; double * gpu_vx_new; double * gpu_vy_new; // launch the kernel for (i=0; i < noOfObjects; i++) { fscanf(file,"%s",str); x[i] = atof(str); x0[i] = atof(str); fscanf(file,"%s",str); y[i] = atof(str); y0[i] = atof(str); fscanf(file,"%s",str); vx[i] = atof(str); vx0[i] = atof(str); fscanf(file,"%s",str); vy[i] = atof(str); vy0[i] = atof(str); fscanf(file,"%s",str); m[i] = atof(str); } fclose(file); // allocate GPU memory cudaMalloc((void**) &gpu_x, ARRAY_BYTES); cudaMalloc((void**) &gpu_y, ARRAY_BYTES); cudaMalloc((void**) &gpu_vx, ARRAY_BYTES); cudaMalloc((void**) &gpu_vy, ARRAY_BYTES); cudaMalloc((void**) &gpu_m, ARRAY_BYTES); cudaMalloc((void**) &gpu_x_new, ARRAY_BYTES); cudaMalloc((void**) &gpu_y_new, ARRAY_BYTES); cudaMalloc((void**) &gpu_vx_new, ARRAY_BYTES); cudaMalloc((void**) &gpu_vy_new, ARRAY_BYTES); // transfer the array to the GPU cudaMemcpy(gpu_x, x, ARRAY_BYTES, cudaMemcpyHostToDevice); cudaMemcpy(gpu_y, y, ARRAY_BYTES, cudaMemcpyHostToDevice); cudaMemcpy(gpu_vx, vx, ARRAY_BYTES, cudaMemcpyHostToDevice); cudaMemcpy(gpu_vy, vy, ARRAY_BYTES, cudaMemcpyHostToDevice); cudaMemcpy(gpu_m, m, ARRAY_BYTES, cudaMemcpyHostToDevice); cudaMemcpy(gpu_x_new, x_new, ARRAY_BYTES, cudaMemcpyHostToDevice); cudaMemcpy(gpu_y_new, y_new, ARRAY_BYTES, cudaMemcpyHostToDevice); cudaMemcpy(gpu_vx_new, vx_new, ARRAY_BYTES, cudaMemcpyHostToDevice); cudaMemcpy(gpu_vy_new, vy_new, ARRAY_BYTES, cudaMemcpyHostToDevice); start=clock(); for (int niter=0; niter<NUM_ITER; niter++) { asteroid<<<1, noOfObjects>>>(gpu_x, gpu_y, gpu_vx, gpu_vy, gpu_m, gpu_x_new, gpu_y_new, gpu_vx_new, gpu_vy_new, noOfObjects); //printf("ola k ase \n\n, %d", niter); if (niter%NUM_ITER_SHOW == 0) printf("Iteration %d/%d\n", niter, NUM_ITER); } // nIter end=clock(); // copy back the result array to the CPU cudaMemcpy(x, gpu_x, noOfObjects*sizeof(double), cudaMemcpyDeviceToHost); cudaMemcpy(y, gpu_y, noOfObjects*sizeof(double), cudaMemcpyDeviceToHost); cudaMemcpy(vx, gpu_vx, noOfObjects*sizeof(double), cudaMemcpyDeviceToHost); cudaMemcpy(vy, gpu_vy, noOfObjects*sizeof(double), cudaMemcpyDeviceToHost); cudaMemcpy(m, gpu_m, noOfObjects*sizeof(double), cudaMemcpyDeviceToHost); cudaMemcpy(x_new, gpu_x_new, noOfObjects*sizeof(double), cudaMemcpyDeviceToHost); cudaMemcpy(y_new, gpu_y_new, noOfObjects*sizeof(double), cudaMemcpyDeviceToHost); cudaMemcpy(vx_new, gpu_vx_new, noOfObjects*sizeof(double), cudaMemcpyDeviceToHost); cudaMemcpy(vy_new, gpu_vy_new, noOfObjects*sizeof(double), cudaMemcpyDeviceToHost); file = fopen( RESULTSFILE , "w"); fprintf(file, "Movement of objects\n"); fprintf(file, "-------------------\n"); for (i=0; i<noOfObjects; i++) { double mov = sqrt(pow( (x0[i]-x[i]) ,2.0) + pow( (y0[i]-y[i]) ,2.0)); fprintf(file," Object %i - %f meters\n", i, mov); } int hours = NUM_ITER/3600; int mins = (NUM_ITER - hours*3600)/60; int secs = (NUM_ITER - hours*3600 - mins*60); fprintf(file,"Time elapsed: %i seconds (%i hours, %i minutes, %i seconds)\n",NUM_ITER, hours, mins, secs); time_used = ((double)(end-start)) / CLOCKS_PER_SEC; fprintf(file,"Processing time: %f sec.\n",time_used); fclose(file); // // copy back the result array to the CPU // cudaMemcpy(h_out, d_out, ARRAY_BYTES, cudaMemcpyDeviceToHost); // // print out the resulting array // for (int i =0; i < ARRAY_SIZE; i++) { // printf("%f", h_out[i]); // printf(((i % 4) != 3) ? "\t" : "\n"); // } cudaFree(gpu_x); cudaFree(gpu_y); cudaFree(gpu_vx); cudaFree(gpu_vy); cudaFree(gpu_m); cudaFree(gpu_x_new); cudaFree(gpu_y_new); cudaFree(gpu_vx_new); cudaFree(gpu_vy_new); } // main
.file "tmpxft_0020c7ea_00000000-6_SimulateAsteroidsParallel.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z44__device_stub__Z8asteroidPdS_S_S_S_S_S_S_S_iPdS_S_S_S_S_S_S_S_i .type _Z44__device_stub__Z8asteroidPdS_S_S_S_S_S_S_S_iPdS_S_S_S_S_S_S_S_i, @function _Z44__device_stub__Z8asteroidPdS_S_S_S_S_S_S_S_iPdS_S_S_S_S_S_S_S_i: .LFB2052: .cfi_startproc endbr64 subq $248, %rsp .cfi_def_cfa_offset 256 movq 256(%rsp), %rax movq %rdi, 72(%rsp) leaq 104(%rsp), %rdi movq %rsi, 64(%rsp) leaq 116(%rsp), %rsi movq %rax, 24(%rsp) movq 264(%rsp), %rax movq %rdx, 56(%rsp) leaq 88(%rsp), %rdx movq %rax, 16(%rsp) movq 272(%rsp), %rax movq %rcx, 48(%rsp) leaq 96(%rsp), %rcx movq %r8, 40(%rsp) movq %r9, 32(%rsp) movq %rax, 8(%rsp) movq %fs:40, %rax movq %rax, 232(%rsp) xorl %eax, %eax leaq 72(%rsp), %rax movl $1, 112(%rsp) movq %rax, 152(%rsp) leaq 64(%rsp), %rax movq %rax, 160(%rsp) leaq 56(%rsp), %rax movq %rax, 168(%rsp) leaq 48(%rsp), %rax movq %rax, 176(%rsp) leaq 40(%rsp), %rax movq %rax, 184(%rsp) leaq 32(%rsp), %rax movq %rax, 192(%rsp) leaq 24(%rsp), %rax movq %rax, 200(%rsp) leaq 16(%rsp), %rax movq %rax, 208(%rsp) leaq 8(%rsp), %rax movq %rax, 216(%rsp) leaq 280(%rsp), %rax movq %rax, 224(%rsp) movabsq $4294967297, %rax movq %rax, 104(%rsp) movq %rax, 116(%rsp) movl $1, 124(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 96(%rsp) .cfi_def_cfa_offset 264 leaq _Z8asteroidPdS_S_S_S_S_S_S_S_i(%rip), %rdi pushq 96(%rsp) .cfi_def_cfa_offset 272 movq 132(%rsp), %rcx movl 140(%rsp), %r8d movq 120(%rsp), %rsi movl 128(%rsp), %edx leaq 168(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 264 popq %rdx .cfi_def_cfa_offset 256 .L2: movq 232(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $248, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z44__device_stub__Z8asteroidPdS_S_S_S_S_S_S_S_iPdS_S_S_S_S_S_S_S_i, .-_Z44__device_stub__Z8asteroidPdS_S_S_S_S_S_S_S_iPdS_S_S_S_S_S_S_S_i .globl _Z8asteroidPdS_S_S_S_S_S_S_S_i .type _Z8asteroidPdS_S_S_S_S_S_S_S_i, @function _Z8asteroidPdS_S_S_S_S_S_S_S_i: .LFB2053: .cfi_startproc endbr64 jmp _Z44__device_stub__Z8asteroidPdS_S_S_S_S_S_S_S_iPdS_S_S_S_S_S_S_S_i .cfi_endproc .LFE2053: .size _Z8asteroidPdS_S_S_S_S_S_S_S_i, .-_Z8asteroidPdS_S_S_S_S_S_S_S_i .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "r" .LC1: .string "data.txt" .LC2: .string "%s" .LC3: .string "Number of objects: %d\n" .LC4: .string "\n" .LC5: .string "Iteration %d/%d\n" .LC6: .string "w" .LC7: .string "resultsCudal.txt" .LC8: .string "Movement of objects\n" .LC9: .string "-------------------\n" .LC10: .string " Object %i - %f meters\n" .LC11: .string "Time elapsed: %i seconds (%i hours, %i minutes, %i seconds)\n" .LC13: .string "Processing time: %f sec.\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 leaq .LC0(%rip), %rsi leaq .LC1(%rip), %rdi pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 xorl %ebp, %ebp pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $328, %rsp .cfi_def_cfa_offset 384 movq %fs:40, %rax movq %rax, 312(%rsp) xorl %eax, %eax leaq 212(%rsp), %rbx call fopen@PLT movq %rbx, %rdx leaq .LC2(%rip), %rsi movq %rax, %rdi movq %rax, 24(%rsp) xorl %eax, %eax call __isoc23_fscanf@PLT movq %rbx, %rdi call atoi@PLT leaq .LC3(%rip), %rsi movl $2, %edi movl %eax, %edx movl %eax, %ebx xorl %eax, %eax call __printf_chk@PLT movslq %ebx, %rax movq %rax, 104(%rsp) leal 0(,%rbx,8), %eax cltq movq %rax, %rdi movq %rax, 8(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 32(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 40(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 48(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 56(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 64(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, %r15 call malloc@PLT movq 8(%rsp), %rdi movq %rax, %r13 call malloc@PLT movq 8(%rsp), %rdi movq %rax, %r12 call malloc@PLT movq 8(%rsp), %rdi movq %rax, %r14 call malloc@PLT movq 8(%rsp), %rdi movq %rax, 72(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 80(%rsp) call malloc@PLT movq 8(%rsp), %rdi movq %rax, 88(%rsp) call malloc@PLT leaq .LC4(%rip), %rsi movl $2, %edi movq %rax, 96(%rsp) xorl %eax, %eax call __printf_chk@PLT .L9: cmpl %ebp, %ebx jle .L19 leaq 212(%rsp), %rax movq 24(%rsp), %rdi leaq .LC2(%rip), %rsi movq %rax, %rdx movq %rax, 16(%rsp) xorl %eax, %eax call __isoc23_fscanf@PLT movq 16(%rsp), %rdi call atof@PLT movq 32(%rsp), %rax movq 16(%rsp), %rdi movsd %xmm0, (%rax,%rbp,8) call atof@PLT movq 16(%rsp), %rdx movq 24(%rsp), %rdi xorl %eax, %eax leaq .LC2(%rip), %rsi movsd %xmm0, (%r15,%rbp,8) call __isoc23_fscanf@PLT movq 16(%rsp), %rdi call atof@PLT movq 40(%rsp), %rax movq 16(%rsp), %rdi movsd %xmm0, (%rax,%rbp,8) call atof@PLT movq 16(%rsp), %rdx movq 24(%rsp), %rdi xorl %eax, %eax leaq .LC2(%rip), %rsi movsd %xmm0, 0(%r13,%rbp,8) call __isoc23_fscanf@PLT movq 16(%rsp), %rdi call atof@PLT movq 48(%rsp), %rax movq 16(%rsp), %rdi movsd %xmm0, (%rax,%rbp,8) call atof@PLT movq 16(%rsp), %rdx movq 24(%rsp), %rdi xorl %eax, %eax leaq .LC2(%rip), %rsi movsd %xmm0, (%r12,%rbp,8) call __isoc23_fscanf@PLT movq 16(%rsp), %rdi call atof@PLT movq 56(%rsp), %rax movq 16(%rsp), %rdi movsd %xmm0, (%rax,%rbp,8) call atof@PLT movq 16(%rsp), %rdx movq 24(%rsp), %rdi xorl %eax, %eax movsd %xmm0, (%r14,%rbp,8) leaq .LC2(%rip), %rsi call __isoc23_fscanf@PLT movq 16(%rsp), %rdi call atof@PLT movq 64(%rsp), %rax movsd %xmm0, (%rax,%rbp,8) incq %rbp jmp .L9 .L19: movq 24(%rsp), %rdi xorl %ebp, %ebp movabsq $4294967297, %r12 call fclose@PLT movq 8(%rsp), %rsi leaq 112(%rsp), %rdi call cudaMalloc@PLT movq 8(%rsp), %rsi leaq 120(%rsp), %rdi call cudaMalloc@PLT movq 8(%rsp), %rsi leaq 128(%rsp), %rdi call cudaMalloc@PLT movq 8(%rsp), %rsi leaq 136(%rsp), %rdi call cudaMalloc@PLT movq 8(%rsp), %rsi leaq 144(%rsp), %rdi call cudaMalloc@PLT movq 8(%rsp), %rsi leaq 152(%rsp), %rdi call cudaMalloc@PLT movq 8(%rsp), %rsi leaq 160(%rsp), %rdi call cudaMalloc@PLT movq 8(%rsp), %rsi leaq 168(%rsp), %rdi call cudaMalloc@PLT movq 8(%rsp), %rsi leaq 176(%rsp), %rdi call cudaMalloc@PLT movq 8(%rsp), %rdx movq 32(%rsp), %rsi movl $1, %ecx movq 112(%rsp), %rdi call cudaMemcpy@PLT movq 8(%rsp), %rdx movq 40(%rsp), %rsi movl $1, %ecx movq 120(%rsp), %rdi call cudaMemcpy@PLT movq 8(%rsp), %rdx movq 48(%rsp), %rsi movl $1, %ecx movq 128(%rsp), %rdi call cudaMemcpy@PLT movq 8(%rsp), %rdx movq 56(%rsp), %rsi movl $1, %ecx movq 136(%rsp), %rdi call cudaMemcpy@PLT movq 8(%rsp), %rdx movq 64(%rsp), %rsi movl $1, %ecx movq 144(%rsp), %rdi call cudaMemcpy@PLT movq 8(%rsp), %rdx movq 72(%rsp), %rsi movl $1, %ecx movq 152(%rsp), %rdi call cudaMemcpy@PLT movq 8(%rsp), %rdx movq 80(%rsp), %rsi movl $1, %ecx movq 160(%rsp), %rdi call cudaMemcpy@PLT movq 8(%rsp), %rdx movq 88(%rsp), %rsi movl $1, %ecx movq 168(%rsp), %rdi call cudaMemcpy@PLT movq 8(%rsp), %rdx movq 96(%rsp), %rsi movl $1, %ecx movq 176(%rsp), %rdi call cudaMemcpy@PLT call clock@PLT movq %rax, %r14 .L13: movl %ebx, 200(%rsp) xorl %r9d, %r9d xorl %r8d, %r8d movq %r12, %rdi movq %r12, 204(%rsp) movl 208(%rsp), %ecx movl $1, %esi movq 200(%rsp), %rdx call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L11 pushq %rbx .cfi_def_cfa_offset 392 pushq 184(%rsp) .cfi_def_cfa_offset 400 pushq 184(%rsp) .cfi_def_cfa_offset 408 pushq 184(%rsp) .cfi_def_cfa_offset 416 movq 184(%rsp), %r9 movq 176(%rsp), %r8 movq 168(%rsp), %rcx movq 160(%rsp), %rdx movq 152(%rsp), %rsi movq 144(%rsp), %rdi call _Z44__device_stub__Z8asteroidPdS_S_S_S_S_S_S_S_iPdS_S_S_S_S_S_S_S_i addq $32, %rsp .cfi_def_cfa_offset 384 .L11: movl %ebp, %eax movl $50, %ecx cltd idivl %ecx testl %edx, %edx jne .L12 movl $1000, %ecx movl %ebp, %edx leaq .LC5(%rip), %rsi xorl %eax, %eax movl $2, %edi call __printf_chk@PLT .L12: incl %ebp cmpl $1000, %ebp jne .L13 call clock@PLT movq 104(%rsp), %rbp movq 112(%rsp), %rsi movl $2, %ecx movq 32(%rsp), %rdi movq %rax, %r12 salq $3, %rbp movq %rbp, %rdx call cudaMemcpy@PLT movq 120(%rsp), %rsi movq 40(%rsp), %rdi movq %rbp, %rdx movl $2, %ecx call cudaMemcpy@PLT movq 128(%rsp), %rsi movq 48(%rsp), %rdi movq %rbp, %rdx movl $2, %ecx call cudaMemcpy@PLT movq 136(%rsp), %rsi movq 56(%rsp), %rdi movq %rbp, %rdx movl $2, %ecx call cudaMemcpy@PLT movq 144(%rsp), %rsi movq 64(%rsp), %rdi movq %rbp, %rdx movl $2, %ecx call cudaMemcpy@PLT movq 152(%rsp), %rsi movq 72(%rsp), %rdi movq %rbp, %rdx movl $2, %ecx call cudaMemcpy@PLT movq 160(%rsp), %rsi movq 80(%rsp), %rdi movq %rbp, %rdx movl $2, %ecx call cudaMemcpy@PLT movq 168(%rsp), %rsi movq 88(%rsp), %rdi movq %rbp, %rdx movl $2, %ecx call cudaMemcpy@PLT movq 176(%rsp), %rsi movq 96(%rsp), %rdi movq %rbp, %rdx movl $2, %ecx xorl %ebp, %ebp call cudaMemcpy@PLT leaq .LC6(%rip), %rsi leaq .LC7(%rip), %rdi call fopen@PLT leaq .LC8(%rip), %rdx movl $2, %esi movq %rax, %rdi movq %rax, 8(%rsp) xorl %eax, %eax call __fprintf_chk@PLT movq 8(%rsp), %rdi leaq .LC9(%rip), %rdx xorl %eax, %eax movl $2, %esi call __fprintf_chk@PLT .L14: movl %ebp, %ecx cmpl %ebp, %ebx jle .L20 movq 32(%rsp), %rax movsd (%r15,%rbp,8), %xmm1 movl %ecx, 16(%rsp) movsd 0(%r13,%rbp,8), %xmm0 subsd (%rax,%rbp,8), %xmm1 movq 40(%rsp), %rax subsd (%rax,%rbp,8), %xmm0 incq %rbp mulsd %xmm1, %xmm1 mulsd %xmm0, %xmm0 addsd %xmm1, %xmm0 call sqrt@PLT movl 16(%rsp), %ecx movq 8(%rsp), %rdi movb $1, %al leaq .LC10(%rip), %rdx movl $2, %esi call __fprintf_chk@PLT jmp .L14 .L20: pushq %rax .cfi_def_cfa_offset 392 xorl %r8d, %r8d movl $16, %r9d movl $1000, %ecx pushq $40 .cfi_def_cfa_offset 400 movq 24(%rsp), %rdi leaq .LC11(%rip), %rdx xorl %eax, %eax movl $2, %esi subq %r14, %r12 call __fprintf_chk@PLT popq %rdx .cfi_def_cfa_offset 392 popq %rcx .cfi_def_cfa_offset 384 leaq .LC13(%rip), %rdx movq 8(%rsp), %rdi movl $2, %esi movb $1, %al cvtsi2sdq %r12, %xmm0 divsd .LC12(%rip), %xmm0 call __fprintf_chk@PLT movq 8(%rsp), %rdi call fclose@PLT movq 112(%rsp), %rdi call cudaFree@PLT movq 120(%rsp), %rdi call cudaFree@PLT movq 128(%rsp), %rdi call cudaFree@PLT movq 136(%rsp), %rdi call cudaFree@PLT movq 144(%rsp), %rdi call cudaFree@PLT movq 152(%rsp), %rdi call cudaFree@PLT movq 160(%rsp), %rdi call cudaFree@PLT movq 168(%rsp), %rdi call cudaFree@PLT movq 176(%rsp), %rdi call cudaFree@PLT movq 312(%rsp), %rax subq %fs:40, %rax je .L16 call __stack_chk_fail@PLT .L16: addq $328, %rsp .cfi_def_cfa_offset 56 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC14: .string "_Z8asteroidPdS_S_S_S_S_S_S_S_i" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC14(%rip), %rdx movq %rax, %rdi leaq _Z8asteroidPdS_S_S_S_S_S_S_S_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC12: .long 0 .long 1093567616 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z8asteroidPdS_S_S_S_S_S_S_S_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fc800078e00ff */ /*0010*/ S2R R15, SR_TID.X ; /* 0x00000000000f7919 */ /* 0x000e220000002100 */ /*0020*/ IADD3 R1, R1, -0x18, RZ ; /* 0xffffffe801017810 */ /* 0x000fe20007ffe0ff */ /*0030*/ ULDC.64 UR36, c[0x0][0x118] ; /* 0x0000460000247ab9 */ /* 0x000fe20000000a00 */ /*0040*/ BSSY B0, 0x35a0 ; /* 0x0000355000007945 */ /* 0x000fe40003800000 */ /*0050*/ IADD3 R6, P1, R1, c[0x0][0x20], RZ ; /* 0x0000080001067a10 */ /* 0x000fca0007f3e0ff */ /*0060*/ IMAD.X R7, RZ, RZ, c[0x0][0x24], P1 ; /* 0x00000900ff077624 */ /* 0x000fe200008e06ff */ /*0070*/ ISETP.GE.AND P0, PT, R15, c[0x0][0x1a8], PT ; /* 0x00006a000f007a0c */ /* 0x001fe40003f06270 */ /*0080*/ SHF.R.S32.HI R0, RZ, 0x1f, R15 ; /* 0x0000001fff007819 */ /* 0x000fd6000001140f */ /*0090*/ @P0 BRA 0x3590 ; /* 0x000034f000000947 */ /* 0x000fea0003800000 */ /*00a0*/ IMAD.SHL.U32 R20, R15.reuse, 0x8, RZ ; /* 0x000000080f147824 */ /* 0x040fe200078e00ff */ /*00b0*/ SHF.L.U64.HI R0, R15, 0x3, R0 ; /* 0x000000030f007819 */ /* 0x000fc80000010200 */ /*00c0*/ IADD3 R18, P0, R20, c[0x0][0x160], RZ ; /* 0x0000580014127a10 */ /* 0x000fc80007f1e0ff */ /*00d0*/ IADD3.X R19, R0, c[0x0][0x164], RZ, P0, !PT ; /* 0x0000590000137a10 */ /* 0x000fca00007fe4ff */ /*00e0*/ LDG.E.64 R2, [R18.64] ; /* 0x0000002412027981 */ /* 0x000ea2000c1e1b00 */ /*00f0*/ IADD3 R10, P0, R20.reuse, c[0x0][0x188], RZ ; /* 0x00006200140a7a10 */ /* 0x040fe40007f1e0ff */ /*0100*/ IADD3 R16, P1, R20, c[0x0][0x168], RZ ; /* 0x00005a0014107a10 */ /* 0x000fe40007f3e0ff */ /*0110*/ IADD3.X R11, R0.reuse, c[0x0][0x18c], RZ, P0, !PT ; /* 0x00006300000b7a10 */ /* 0x040fe400007fe4ff */ /*0120*/ IADD3.X R17, R0, c[0x0][0x16c], RZ, P1, !PT ; /* 0x00005b0000117a10 */ /* 0x000fc60000ffe4ff */ /*0130*/ STG.E.64 [R10.64], R2 ; /* 0x000000020a007986 */ /* 0x0041e8000c101b24 */ /*0140*/ LDG.E.64 R4, [R16.64] ; /* 0x0000002410047981 */ /* 0x000ea2000c1e1b00 */ /*0150*/ IADD3 R12, P0, R20.reuse, c[0x0][0x190], RZ ; /* 0x00006400140c7a10 */ /* 0x040fe40007f1e0ff */ /*0160*/ IADD3 R8, P1, R20, c[0x0][0x170], RZ ; /* 0x00005c0014087a10 */ /* 0x000fe40007f3e0ff */ /*0170*/ IADD3.X R13, R0.reuse, c[0x0][0x194], RZ, P0, !PT ; /* 0x00006500000d7a10 */ /* 0x040fe400007fe4ff */ /*0180*/ IADD3.X R9, R0, c[0x0][0x174], RZ, P1, !PT ; /* 0x00005d0000097a10 */ /* 0x000fc60000ffe4ff */ /*0190*/ STG.E.64 [R12.64], R4 ; /* 0x000000040c007986 */ /* 0x0043e8000c101b24 */ /*01a0*/ LDG.E.64 R8, [R8.64] ; /* 0x0000002408087981 */ /* 0x000ea2000c1e1b00 */ /*01b0*/ IADD3 R22, P0, R20.reuse, c[0x0][0x198], RZ ; /* 0x0000660014167a10 */ /* 0x040fe40007f1e0ff */ /*01c0*/ IADD3 R24, P1, R20, c[0x0][0x178], RZ ; /* 0x00005e0014187a10 */ /* 0x000fe40007f3e0ff */ /*01d0*/ IADD3.X R23, R0.reuse, c[0x0][0x19c], RZ, P0, !PT ; /* 0x0000670000177a10 */ /* 0x040fe400007fe4ff */ /*01e0*/ IADD3.X R25, R0, c[0x0][0x17c], RZ, P1, !PT ; /* 0x00005f0000197a10 */ /* 0x000fc60000ffe4ff */ /*01f0*/ STG.E.64 [R22.64], R8 ; /* 0x0000000816007986 */ /* 0x0045e8000c101b24 */ /*0200*/ LDG.E.64 R2, [R24.64] ; /* 0x0000002418027981 */ /* 0x001ee2000c1e1b00 */ /*0210*/ IADD3 R26, P0, R20.reuse, c[0x0][0x1a0], RZ ; /* 0x00006800141a7a10 */ /* 0x040fe20007f1e0ff */ /*0220*/ BSSY B1, 0x1380 ; /* 0x0000115000017945 */ /* 0x000fe20003800000 */ /*0230*/ IADD3 R20, P1, R20, c[0x0][0x180], RZ ; /* 0x0000600014147a10 */ /* 0x000fe20007f3e0ff */ /*0240*/ CS2R R12, SRZ ; /* 0x00000000000c7805 */ /* 0x002fe2000001ff00 */ /*0250*/ IADD3.X R27, R0, c[0x0][0x1a4], RZ, P0, !PT ; /* 0x00006900001b7a10 */ /* 0x000fe200007fe4ff */ /*0260*/ CS2R R10, SRZ ; /* 0x00000000000a7805 */ /* 0x000fe2000001ff00 */ /*0270*/ ISETP.GE.AND P0, PT, R15, 0x1, PT ; /* 0x000000010f00780c */ /* 0x000fc40003f06270 */ /*0280*/ IADD3.X R21, R0, c[0x0][0x184], RZ, P1, !PT ; /* 0x0000610000157a10 */ /* 0x000fe20000ffe4ff */ /*0290*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fe200078e00ff */ /*02a0*/ STG.E.64 [R26.64], R2 ; /* 0x000000021a007986 */ /* 0x0085f2000c101b24 */ /*02b0*/ @!P0 BRA 0x1370 ; /* 0x000010b000008947 */ /* 0x000fea0003800000 */ /*02c0*/ LDG.E.64 R32, [R20.64] ; /* 0x0000002414207981 */ /* 0x000ee8000c1e1b00 */ /*02d0*/ LDG.E.64 R34, [R18.64] ; /* 0x0000002412227981 */ /* 0x000168000c1e1b00 */ /*02e0*/ LDG.E.64 R36, [R16.64] ; /* 0x0000002410247981 */ /* 0x000162000c1e1b00 */ /*02f0*/ IMAD.MOV.U32 R46, RZ, RZ, c[0x0][0x180] ; /* 0x00006000ff2e7624 */ /* 0x000fe200078e00ff */ /*0300*/ CS2R R10, SRZ ; /* 0x00000000000a7805 */ /* 0x000fe2000001ff00 */ /*0310*/ IMAD.MOV.U32 R47, RZ, RZ, c[0x0][0x184] ; /* 0x00006100ff2f7624 */ /* 0x000fe200078e00ff */ /*0320*/ CS2R R12, SRZ ; /* 0x00000000000c7805 */ /* 0x000fe2000001ff00 */ /*0330*/ IMAD.MOV.U32 R48, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff307624 */ /* 0x000fc400078e00ff */ /*0340*/ IMAD.MOV.U32 R49, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff317624 */ /* 0x000fe400078e00ff */ /*0350*/ IMAD.MOV.U32 R50, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff327624 */ /* 0x000fe400078e00ff */ /*0360*/ IMAD.MOV.U32 R51, RZ, RZ, c[0x0][0x164] ; /* 0x00005900ff337624 */ /* 0x000fe400078e00ff */ /*0370*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fe200078e00ff */ /*0380*/ DMUL R38, R32, c[0x2][0x0] ; /* 0x0080000020267a28 */ /* 0x0080480000000000 */ /*0390*/ LDG.E.64 R44, [R50.64] ; /* 0x00000024322c7981 */ /* 0x000ee2000c1e1b00 */ /*03a0*/ BSSY B2, 0x410 ; /* 0x0000006000027945 */ /* 0x000fe20003800000 */ /*03b0*/ MOV R14, 0x400 ; /* 0x00000400000e7802 */ /* 0x000fe20000000f00 */ /*03c0*/ DADD R2, R34, -R44 ; /* 0x0000000022027229 */ /* 0x02ce8c000000082c */ /*03d0*/ DADD R2, -RZ, |R2| ; /* 0x00000000ff027229 */ /* 0x004e940000000502 */ /*03e0*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x005fe400078e0002 */ /*03f0*/ CALL.REL.NOINC 0x4150 ; /* 0x00003d5000007944 */ /* 0x003fea0003c00000 */ /*0400*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0410*/ DADD R4, R34, -R44 ; /* 0x0000000022047229 */ /* 0x000e22000000082c */ /*0420*/ BSSY B2, 0x560 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*0430*/ IMAD.MOV.U32 R42, RZ, RZ, R24 ; /* 0x000000ffff2a7224 */ /* 0x000fe400078e0018 */ /*0440*/ IMAD.MOV.U32 R43, RZ, RZ, R25 ; /* 0x000000ffff2b7224 */ /* 0x000fe400078e0019 */ /*0450*/ DADD R2, R4, 2 ; /* 0x4000000004027429 */ /* 0x001e080000000000 */ /*0460*/ DSETP.NEU.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400722a */ /* 0x000e4c0003f0d000 */ /*0470*/ LOP3.LUT R2, R3, 0x7ff00000, RZ, 0xc0, !PT ; /* 0x7ff0000003027812 */ /* 0x001fc800078ec0ff */ /*0480*/ ISETP.NE.AND P1, PT, R2, 0x7ff00000, PT ; /* 0x7ff000000200780c */ /* 0x000fc80003f25270 */ /*0490*/ @!P0 CS2R R42, SRZ ; /* 0x00000000002a8805 */ /* 0x002fd2000001ff00 */ /*04a0*/ @P1 BRA 0x550 ; /* 0x000000a000001947 */ /* 0x000fea0003800000 */ /*04b0*/ DSETP.GTU.AND P0, PT, |R4|, +INF , PT ; /* 0x7ff000000400742a */ /* 0x000e1c0003f0c200 */ /*04c0*/ @P0 BRA 0x540 ; /* 0x0000007000000947 */ /* 0x001fea0003800000 */ /*04d0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f05270 */ /*04e0*/ LOP3.LUT R4, R5, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff05047812 */ /* 0x000fc800078ec0ff */ /*04f0*/ ISETP.NE.OR P0, PT, R4, 0x7ff00000, P0 ; /* 0x7ff000000400780c */ /* 0x000fda0000705670 */ /*0500*/ @P0 BRA 0x550 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*0510*/ IMAD.MOV.U32 R42, RZ, RZ, 0x0 ; /* 0x00000000ff2a7424 */ /* 0x000fe400078e00ff */ /*0520*/ IMAD.MOV.U32 R43, RZ, RZ, 0x7ff00000 ; /* 0x7ff00000ff2b7424 */ /* 0x000fe200078e00ff */ /*0530*/ BRA 0x550 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0540*/ DADD R42, R4, 2 ; /* 0x40000000042a7429 */ /* 0x00004c0000000000 */ /*0550*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0560*/ LDG.E.64 R40, [R48.64] ; /* 0x0000002430287981 */ /* 0x000ea2000c1e1b00 */ /*0570*/ BSSY B2, 0x5e0 ; /* 0x0000006000027945 */ /* 0x000fe20003800000 */ /*0580*/ MOV R14, 0x5d0 ; /* 0x000005d0000e7802 */ /* 0x000fe20000000f00 */ /*0590*/ DADD R2, R36, -R40 ; /* 0x0000000024027229 */ /* 0x004e8c0000000828 */ /*05a0*/ DADD R2, -RZ, |R2| ; /* 0x00000000ff027229 */ /* 0x004e940000000502 */ /*05b0*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x005fe400078e0002 */ /*05c0*/ CALL.REL.NOINC 0x4150 ; /* 0x00003b8000007944 */ /* 0x002fea0003c00000 */ /*05d0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*05e0*/ DADD R4, R36, -R40 ; /* 0x0000000024047229 */ /* 0x000e220000000828 */ /*05f0*/ BSSY B2, 0x710 ; /* 0x0000011000027945 */ /* 0x000fea0003800000 */ /*0600*/ DADD R2, R4, 2 ; /* 0x4000000004027429 */ /* 0x001e080000000000 */ /*0610*/ DSETP.NEU.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400722a */ /* 0x000e4c0003f0d000 */ /*0620*/ LOP3.LUT R2, R3, 0x7ff00000, RZ, 0xc0, !PT ; /* 0x7ff0000003027812 */ /* 0x001fc800078ec0ff */ /*0630*/ ISETP.NE.AND P1, PT, R2, 0x7ff00000, PT ; /* 0x7ff000000200780c */ /* 0x000fc80003f25270 */ /*0640*/ @!P0 CS2R R24, SRZ ; /* 0x0000000000188805 */ /* 0x002fd2000001ff00 */ /*0650*/ @P1 BRA 0x700 ; /* 0x000000a000001947 */ /* 0x000fea0003800000 */ /*0660*/ DSETP.GTU.AND P0, PT, |R4|, +INF , PT ; /* 0x7ff000000400742a */ /* 0x000e1c0003f0c200 */ /*0670*/ @P0 BRA 0x6f0 ; /* 0x0000007000000947 */ /* 0x001fea0003800000 */ /*0680*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f05270 */ /*0690*/ LOP3.LUT R2, R5, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff05027812 */ /* 0x000fc800078ec0ff */ /*06a0*/ ISETP.NE.OR P0, PT, R2, 0x7ff00000, P0 ; /* 0x7ff000000200780c */ /* 0x000fda0000705670 */ /*06b0*/ @P0 BRA 0x700 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*06c0*/ IMAD.MOV.U32 R24, RZ, RZ, 0x0 ; /* 0x00000000ff187424 */ /* 0x000fe400078e00ff */ /*06d0*/ IMAD.MOV.U32 R25, RZ, RZ, 0x7ff00000 ; /* 0x7ff00000ff197424 */ /* 0x000fe200078e00ff */ /*06e0*/ BRA 0x700 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*06f0*/ DADD R24, R4, 2 ; /* 0x4000000004187429 */ /* 0x00004c0000000000 */ /*0700*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0710*/ DADD R2, R34, -R44 ; /* 0x0000000022027229 */ /* 0x000ea2000000082c */ /*0720*/ IMAD.MOV.U32 R8, RZ, RZ, 0x0 ; /* 0x00000000ff087424 */ /* 0x000fe200078e00ff */ /*0730*/ BSSY B2, 0x940 ; /* 0x0000020000027945 */ /* 0x000fe20003800000 */ /*0740*/ IMAD.MOV.U32 R9, RZ, RZ, 0x3fd80000 ; /* 0x3fd80000ff097424 */ /* 0x000fe200078e00ff */ /*0750*/ DSETP.NEU.AND P1, PT, R4, 1, PT ; /* 0x3ff000000400742a */ /* 0x000ec80003f2d000 */ /*0760*/ DSETP.NEU.AND P0, PT, R2, 1, PT ; /* 0x3ff000000200742a */ /* 0x004ea40003f0d000 */ /*0770*/ FSEL R4, R24, RZ, P1 ; /* 0x000000ff18047208 */ /* 0x00bfe40000800000 */ /*0780*/ FSEL R5, R25, 1.875, P1 ; /* 0x3ff0000019057808 */ /* 0x000fe40000800000 */ /*0790*/ FSEL R2, R42, RZ, P0 ; /* 0x000000ff2a027208 */ /* 0x004fe40000000000 */ /*07a0*/ FSEL R3, R43, 1.875, P0 ; /* 0x3ff000002b037808 */ /* 0x000fcc0000000000 */ /*07b0*/ DADD R22, R2, R4 ; /* 0x0000000002167229 */ /* 0x000e0c0000000004 */ /*07c0*/ MUFU.RSQ64H R3, R23 ; /* 0x0000001700037308 */ /* 0x001e280000001c00 */ /*07d0*/ IADD3 R2, R23, -0x3500000, RZ ; /* 0xfcb0000017027810 */ /* 0x000fc80007ffe0ff */ /*07e0*/ ISETP.GE.U32.AND P0, PT, R2, 0x7ca00000, PT ; /* 0x7ca000000200780c */ /* 0x000fe40003f06070 */ /*07f0*/ DMUL R4, R2, R2 ; /* 0x0000000202047228 */ /* 0x001e0c0000000000 */ /*0800*/ DFMA R4, R22, -R4, 1 ; /* 0x3ff000001604742b */ /* 0x001e0c0000000804 */ /*0810*/ DFMA R8, R4, R8, 0.5 ; /* 0x3fe000000408742b */ /* 0x001fc80000000008 */ /*0820*/ DMUL R4, R2, R4 ; /* 0x0000000402047228 */ /* 0x000e0c0000000000 */ /*0830*/ DFMA R8, R8, R4, R2 ; /* 0x000000040808722b */ /* 0x001e0c0000000002 */ /*0840*/ DMUL R24, R22, R8 ; /* 0x0000000816187228 */ /* 0x001e080000000000 */ /*0850*/ IADD3 R5, R9, -0x100000, RZ ; /* 0xfff0000009057810 */ /* 0x000fe20007ffe0ff */ /*0860*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0008 */ /*0870*/ DFMA R26, R24, -R24, R22 ; /* 0x80000018181a722b */ /* 0x001e0c0000000016 */ /*0880*/ DFMA R42, R26, R4, R24 ; /* 0x000000041a2a722b */ /* 0x0010620000000018 */ /*0890*/ @!P0 BRA 0x930 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*08a0*/ IMAD.MOV.U32 R4, RZ, RZ, R22 ; /* 0x000000ffff047224 */ /* 0x001fe200078e0016 */ /*08b0*/ MOV R14, 0x910 ; /* 0x00000910000e7802 */ /* 0x000fe20000000f00 */ /*08c0*/ IMAD.MOV.U32 R3, RZ, RZ, R23 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0017 */ /*08d0*/ IMAD.MOV.U32 R22, RZ, RZ, R24 ; /* 0x000000ffff167224 */ /* 0x000fe400078e0018 */ /*08e0*/ IMAD.MOV.U32 R23, RZ, RZ, R25 ; /* 0x000000ffff177224 */ /* 0x000fe400078e0019 */ /*08f0*/ IMAD.MOV.U32 R9, RZ, RZ, R5 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0005 */ /*0900*/ CALL.REL.NOINC 0x3e80 ; /* 0x0000357000007944 */ /* 0x002fea0003c00000 */ /*0910*/ IMAD.MOV.U32 R42, RZ, RZ, R4 ; /* 0x000000ffff2a7224 */ /* 0x000fe400078e0004 */ /*0920*/ IMAD.MOV.U32 R43, RZ, RZ, R5 ; /* 0x000000ffff2b7224 */ /* 0x000fc400078e0005 */ /*0930*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0940*/ LDG.E.64 R52, [R46.64] ; /* 0x000000242e347981 */ /* 0x000562000c1e1b00 */ /*0950*/ DADD R2, -RZ, |R42| ; /* 0x00000000ff027229 */ /* 0x002e62000000052a */ /*0960*/ BSSY B2, 0x9b0 ; /* 0x0000004000027945 */ /* 0x000fe20003800000 */ /*0970*/ MOV R14, 0x9a0 ; /* 0x000009a0000e7802 */ /* 0x000fd00000000f00 */ /*0980*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x003fe400078e0002 */ /*0990*/ CALL.REL.NOINC 0x4150 ; /* 0x000037b000007944 */ /* 0x024fea0003c00000 */ /*09a0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*09b0*/ DADD R2, R42.reuse, 2 ; /* 0x400000002a027429 */ /* 0x040e220000000000 */ /*09c0*/ BSSY B2, 0xad0 ; /* 0x0000010000027945 */ /* 0x000fe60003800000 */ /*09d0*/ DSETP.NEU.AND P0, PT, R42, RZ, PT ; /* 0x000000ff2a00722a */ /* 0x000e4c0003f0d000 */ /*09e0*/ LOP3.LUT R2, R3, 0x7ff00000, RZ, 0xc0, !PT ; /* 0x7ff0000003027812 */ /* 0x001fc800078ec0ff */ /*09f0*/ ISETP.NE.AND P1, PT, R2, 0x7ff00000, PT ; /* 0x7ff000000200780c */ /* 0x000fc80003f25270 */ /*0a00*/ @!P0 CS2R R24, SRZ ; /* 0x0000000000188805 */ /* 0x002fd2000001ff00 */ /*0a10*/ @P1 BRA 0xac0 ; /* 0x000000a000001947 */ /* 0x000fea0003800000 */ /*0a20*/ DSETP.GTU.AND P0, PT, |R42|, +INF , PT ; /* 0x7ff000002a00742a */ /* 0x000e1c0003f0c200 */ /*0a30*/ @P0 BRA 0xab0 ; /* 0x0000007000000947 */ /* 0x001fea0003800000 */ /*0a40*/ ISETP.NE.AND P0, PT, R42, RZ, PT ; /* 0x000000ff2a00720c */ /* 0x000fe40003f05270 */ /*0a50*/ LOP3.LUT R2, R43, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff2b027812 */ /* 0x000fc800078ec0ff */ /*0a60*/ ISETP.NE.OR P0, PT, R2, 0x7ff00000, P0 ; /* 0x7ff000000200780c */ /* 0x000fda0000705670 */ /*0a70*/ @P0 BRA 0xac0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*0a80*/ IMAD.MOV.U32 R24, RZ, RZ, 0x0 ; /* 0x00000000ff187424 */ /* 0x000fe400078e00ff */ /*0a90*/ IMAD.MOV.U32 R25, RZ, RZ, 0x7ff00000 ; /* 0x7ff00000ff197424 */ /* 0x000fe200078e00ff */ /*0aa0*/ BRA 0xac0 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0ab0*/ DADD R24, R42, 2 ; /* 0x400000002a187429 */ /* 0x00004c0000000000 */ /*0ac0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0ad0*/ DSETP.NEU.AND P0, PT, R42, 1, PT ; /* 0x3ff000002a00742a */ /* 0x000ea20003f0d000 */ /*0ae0*/ IMAD.MOV.U32 R2, RZ, RZ, 0x1 ; /* 0x00000001ff027424 */ /* 0x000fe200078e00ff */ /*0af0*/ BSSY B2, 0xc90 ; /* 0x0000019000027945 */ /* 0x000fe40003800000 */ /*0b00*/ DMUL R52, R38, R52 ; /* 0x0000003426347228 */ /* 0x000ee40000000000 */ /*0b10*/ FSEL R5, R25, 1.875, P0 ; /* 0x3ff0000019057808 */ /* 0x006fe40000000000 */ /*0b20*/ FSEL R4, R24, RZ, P0 ; /* 0x000000ff18047208 */ /* 0x000fc40000000000 */ /*0b30*/ MUFU.RCP64H R3, R5 ; /* 0x0000000500037308 */ /* 0x000e680000001800 */ /*0b40*/ FSETP.GEU.AND P1, PT, |R53|, 6.5827683646048100446e-37, PT ; /* 0x036000003500780b */ /* 0x008fe20003f2e200 */ /*0b50*/ DFMA R8, -R4, R2, 1 ; /* 0x3ff000000408742b */ /* 0x002e4c0000000102 */ /*0b60*/ DFMA R8, R8, R8, R8 ; /* 0x000000080808722b */ /* 0x002e4c0000000008 */ /*0b70*/ DFMA R8, R2, R8, R2 ; /* 0x000000080208722b */ /* 0x002e4c0000000002 */ /*0b80*/ DFMA R2, -R4, R8, 1 ; /* 0x3ff000000402742b */ /* 0x002e4c0000000108 */ /*0b90*/ DFMA R2, R8, R2, R8 ; /* 0x000000020802722b */ /* 0x002e4c0000000008 */ /*0ba0*/ DMUL R8, R52, R2 ; /* 0x0000000234087228 */ /* 0x002e4c0000000000 */ /*0bb0*/ DFMA R22, -R4, R8, R52 ; /* 0x000000080416722b */ /* 0x002e4c0000000134 */ /*0bc0*/ DFMA R2, R2, R22, R8 ; /* 0x000000160202722b */ /* 0x002e540000000008 */ /*0bd0*/ FFMA R8, RZ, R5, R3 ; /* 0x00000005ff087223 */ /* 0x002fca0000000003 */ /*0be0*/ FSETP.GT.AND P0, PT, |R8|, 1.469367938527859385e-39, PT ; /* 0x001000000800780b */ /* 0x000fda0003f04200 */ /*0bf0*/ @P0 BRA P1, 0xc80 ; /* 0x0000008000000947 */ /* 0x000fea0000800000 */ /*0c00*/ IMAD.MOV.U32 R8, RZ, RZ, R52 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0034 */ /*0c10*/ MOV R14, 0xc60 ; /* 0x00000c60000e7802 */ /* 0x000fe20000000f00 */ /*0c20*/ IMAD.MOV.U32 R9, RZ, RZ, R53 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0035 */ /*0c30*/ IMAD.MOV.U32 R24, RZ, RZ, R4 ; /* 0x000000ffff187224 */ /* 0x000fe400078e0004 */ /*0c40*/ IMAD.MOV.U32 R25, RZ, RZ, R5 ; /* 0x000000ffff197224 */ /* 0x000fe400078e0005 */ /*0c50*/ CALL.REL.NOINC 0x38b0 ; /* 0x00002c5000007944 */ /* 0x001fea0003c00000 */ /*0c60*/ IMAD.MOV.U32 R2, RZ, RZ, R30 ; /* 0x000000ffff027224 */ /* 0x000fe400078e001e */ /*0c70*/ IMAD.MOV.U32 R3, RZ, RZ, R31 ; /* 0x000000ffff037224 */ /* 0x000fe400078e001f */ /*0c80*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0c90*/ MUFU.RCP64H R5, R43 ; /* 0x0000002b00057308 */ /* 0x000e620000001800 */ /*0ca0*/ IMAD.MOV.U32 R4, RZ, RZ, 0x1 ; /* 0x00000001ff047424 */ /* 0x000fe200078e00ff */ /*0cb0*/ DADD R44, -R34, R44 ; /* 0x00000000222c7229 */ /* 0x000ea2000000012c */ /*0cc0*/ BSSY B2, 0xe30 ; /* 0x0000016000027945 */ /* 0x000fea0003800000 */ /*0cd0*/ DMUL R44, R44, R2 ; /* 0x000000022c2c7228 */ /* 0x004e880000000000 */ /*0ce0*/ DFMA R8, R4, -R42, 1 ; /* 0x3ff000000408742b */ /* 0x002e4c000000082a */ /*0cf0*/ FSETP.GEU.AND P1, PT, |R45|, 6.5827683646048100446e-37, PT ; /* 0x036000002d00780b */ /* 0x004fe20003f2e200 */ /*0d00*/ DFMA R8, R8, R8, R8 ; /* 0x000000080808722b */ /* 0x002e4c0000000008 */ /*0d10*/ DFMA R8, R4, R8, R4 ; /* 0x000000080408722b */ /* 0x002e4c0000000004 */ /*0d20*/ DFMA R4, R8, -R42, 1 ; /* 0x3ff000000804742b */ /* 0x002e4c000000082a */ /*0d30*/ DFMA R4, R8, R4, R8 ; /* 0x000000040804722b */ /* 0x002e4c0000000008 */ /*0d40*/ DMUL R8, R44, R4 ; /* 0x000000042c087228 */ /* 0x002e4c0000000000 */ /*0d50*/ DFMA R22, R8, -R42, R44 ; /* 0x8000002a0816722b */ /* 0x002e4c000000002c */ /*0d60*/ DFMA R8, R4, R22, R8 ; /* 0x000000160408722b */ /* 0x002e540000000008 */ /*0d70*/ FFMA R4, RZ, R43, R9 ; /* 0x0000002bff047223 */ /* 0x002fca0000000009 */ /*0d80*/ FSETP.GT.AND P0, PT, |R4|, 1.469367938527859385e-39, PT ; /* 0x001000000400780b */ /* 0x000fda0003f04200 */ /*0d90*/ @P0 BRA P1, 0xe20 ; /* 0x0000008000000947 */ /* 0x000fea0000800000 */ /*0da0*/ IMAD.MOV.U32 R8, RZ, RZ, R44 ; /* 0x000000ffff087224 */ /* 0x000fe200078e002c */ /*0db0*/ MOV R14, 0xe00 ; /* 0x00000e00000e7802 */ /* 0x000fe20000000f00 */ /*0dc0*/ IMAD.MOV.U32 R9, RZ, RZ, R45 ; /* 0x000000ffff097224 */ /* 0x000fe400078e002d */ /*0dd0*/ IMAD.MOV.U32 R24, RZ, RZ, R42 ; /* 0x000000ffff187224 */ /* 0x000fe400078e002a */ /*0de0*/ IMAD.MOV.U32 R25, RZ, RZ, R43 ; /* 0x000000ffff197224 */ /* 0x000fe400078e002b */ /*0df0*/ CALL.REL.NOINC 0x38b0 ; /* 0x00002ab000007944 */ /* 0x001fea0003c00000 */ /*0e00*/ IMAD.MOV.U32 R8, RZ, RZ, R30 ; /* 0x000000ffff087224 */ /* 0x000fe400078e001e */ /*0e10*/ IMAD.MOV.U32 R9, RZ, RZ, R31 ; /* 0x000000ffff097224 */ /* 0x000fe400078e001f */ /*0e20*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0e30*/ MUFU.RCP64H R5, R33 ; /* 0x0000002100057308 */ /* 0x000e620000001800 */ /*0e40*/ IMAD.MOV.U32 R4, RZ, RZ, 0x1 ; /* 0x00000001ff047424 */ /* 0x000fe200078e00ff */ /*0e50*/ FSETP.GEU.AND P1, PT, |R9|, 6.5827683646048100446e-37, PT ; /* 0x036000000900780b */ /* 0x000fe20003f2e200 */ /*0e60*/ BSSY B2, 0xf90 ; /* 0x0000012000027945 */ /* 0x000fe80003800000 */ /*0e70*/ DFMA R22, -R32, R4, 1 ; /* 0x3ff000002016742b */ /* 0x002e4c0000000104 */ /*0e80*/ DFMA R22, R22, R22, R22 ; /* 0x000000161616722b */ /* 0x002e4c0000000016 */ /*0e90*/ DFMA R22, R4, R22, R4 ; /* 0x000000160416722b */ /* 0x002e4c0000000004 */ /*0ea0*/ DFMA R4, -R32, R22, 1 ; /* 0x3ff000002004742b */ /* 0x002e4c0000000116 */ /*0eb0*/ DFMA R4, R22, R4, R22 ; /* 0x000000041604722b */ /* 0x002e4c0000000016 */ /*0ec0*/ DMUL R22, R4, R8 ; /* 0x0000000804167228 */ /* 0x002e4c0000000000 */ /*0ed0*/ DFMA R24, -R32, R22, R8 ; /* 0x000000162018722b */ /* 0x002e4c0000000108 */ /*0ee0*/ DFMA R4, R4, R24, R22 ; /* 0x000000180404722b */ /* 0x002e540000000016 */ /*0ef0*/ FFMA R14, RZ, R33, R5 ; /* 0x00000021ff0e7223 */ /* 0x002fca0000000005 */ /*0f00*/ FSETP.GT.AND P0, PT, |R14|, 1.469367938527859385e-39, PT ; /* 0x001000000e00780b */ /* 0x000fda0003f04200 */ /*0f10*/ @P0 BRA P1, 0xf80 ; /* 0x0000006000000947 */ /* 0x000fea0000800000 */ /*0f20*/ IMAD.MOV.U32 R24, RZ, RZ, R32 ; /* 0x000000ffff187224 */ /* 0x000fe200078e0020 */ /*0f30*/ MOV R14, 0xf60 ; /* 0x00000f60000e7802 */ /* 0x000fe20000000f00 */ /*0f40*/ IMAD.MOV.U32 R25, RZ, RZ, R33 ; /* 0x000000ffff197224 */ /* 0x000fe400078e0021 */ /*0f50*/ CALL.REL.NOINC 0x38b0 ; /* 0x0000295000007944 */ /* 0x001fea0003c00000 */ /*0f60*/ IMAD.MOV.U32 R4, RZ, RZ, R30 ; /* 0x000000ffff047224 */ /* 0x000fe400078e001e */ /*0f70*/ IMAD.MOV.U32 R5, RZ, RZ, R31 ; /* 0x000000ffff057224 */ /* 0x000fe400078e001f */ /*0f80*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0f90*/ MUFU.RCP64H R9, R43 ; /* 0x0000002b00097308 */ /* 0x000e620000001800 */ /*0fa0*/ IMAD.MOV.U32 R8, RZ, RZ, 0x1 ; /* 0x00000001ff087424 */ /* 0x000fe200078e00ff */ /*0fb0*/ DADD R40, -R36, R40 ; /* 0x0000000024287229 */ /* 0x000ea20000000128 */ /*0fc0*/ BSSY B2, 0x1130 ; /* 0x0000016000027945 */ /* 0x000fea0003800000 */ /*0fd0*/ DMUL R40, R40, R2 ; /* 0x0000000228287228 */ /* 0x004e880000000000 */ /*0fe0*/ DFMA R22, R8, -R42, 1 ; /* 0x3ff000000816742b */ /* 0x002e4c000000082a */ /*0ff0*/ FSETP.GEU.AND P1, PT, |R41|, 6.5827683646048100446e-37, PT ; /* 0x036000002900780b */ /* 0x004fe20003f2e200 */ /*1000*/ DFMA R22, R22, R22, R22 ; /* 0x000000161616722b */ /* 0x002e4c0000000016 */ /*1010*/ DFMA R22, R8, R22, R8 ; /* 0x000000160816722b */ /* 0x002e4c0000000008 */ /*1020*/ DFMA R8, R22, -R42, 1 ; /* 0x3ff000001608742b */ /* 0x002e4c000000082a */ /*1030*/ DFMA R22, R22, R8, R22 ; /* 0x000000081616722b */ /* 0x002e4c0000000016 */ /*1040*/ DMUL R2, R22, R40 ; /* 0x0000002816027228 */ /* 0x002e4c0000000000 */ /*1050*/ DFMA R8, R2, -R42, R40 ; /* 0x8000002a0208722b */ /* 0x002e4c0000000028 */ /*1060*/ DFMA R2, R22, R8, R2 ; /* 0x000000081602722b */ /* 0x002e540000000002 */ /*1070*/ FFMA R8, RZ, R43, R3 ; /* 0x0000002bff087223 */ /* 0x002fca0000000003 */ /*1080*/ FSETP.GT.AND P0, PT, |R8|, 1.469367938527859385e-39, PT ; /* 0x001000000800780b */ /* 0x000fda0003f04200 */ /*1090*/ @P0 BRA P1, 0x1120 ; /* 0x0000008000000947 */ /* 0x000fea0000800000 */ /*10a0*/ IMAD.MOV.U32 R8, RZ, RZ, R40 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0028 */ /*10b0*/ MOV R14, 0x1100 ; /* 0x00001100000e7802 */ /* 0x000fe20000000f00 */ /*10c0*/ IMAD.MOV.U32 R9, RZ, RZ, R41 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0029 */ /*10d0*/ IMAD.MOV.U32 R24, RZ, RZ, R42 ; /* 0x000000ffff187224 */ /* 0x000fe400078e002a */ /*10e0*/ IMAD.MOV.U32 R25, RZ, RZ, R43 ; /* 0x000000ffff197224 */ /* 0x000fe400078e002b */ /*10f0*/ CALL.REL.NOINC 0x38b0 ; /* 0x000027b000007944 */ /* 0x001fea0003c00000 */ /*1100*/ IMAD.MOV.U32 R2, RZ, RZ, R30 ; /* 0x000000ffff027224 */ /* 0x000fe400078e001e */ /*1110*/ IMAD.MOV.U32 R3, RZ, RZ, R31 ; /* 0x000000ffff037224 */ /* 0x000fe400078e001f */ /*1120*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1130*/ MUFU.RCP64H R9, R33 ; /* 0x0000002100097308 */ /* 0x000e620000001800 */ /*1140*/ IMAD.MOV.U32 R8, RZ, RZ, 0x1 ; /* 0x00000001ff087424 */ /* 0x000fe200078e00ff */ /*1150*/ FSETP.GEU.AND P1, PT, |R3|, 6.5827683646048100446e-37, PT ; /* 0x036000000300780b */ /* 0x000fe20003f2e200 */ /*1160*/ BSSY B2, 0x12b0 ; /* 0x0000014000027945 */ /* 0x000fe80003800000 */ /*1170*/ DFMA R22, -R32, R8, 1 ; /* 0x3ff000002016742b */ /* 0x002e4c0000000108 */ /*1180*/ DFMA R22, R22, R22, R22 ; /* 0x000000161616722b */ /* 0x002e4c0000000016 */ /*1190*/ DFMA R22, R8, R22, R8 ; /* 0x000000160816722b */ /* 0x002e4c0000000008 */ /*11a0*/ DFMA R8, -R32, R22, 1 ; /* 0x3ff000002008742b */ /* 0x002e4c0000000116 */ /*11b0*/ DFMA R24, R22, R8, R22 ; /* 0x000000081618722b */ /* 0x002e4c0000000016 */ /*11c0*/ DMUL R8, R24, R2 ; /* 0x0000000218087228 */ /* 0x002e4c0000000000 */ /*11d0*/ DFMA R22, -R32, R8, R2 ; /* 0x000000082016722b */ /* 0x002e4c0000000102 */ /*11e0*/ DFMA R8, R24, R22, R8 ; /* 0x000000161808722b */ /* 0x002e540000000008 */ /*11f0*/ FFMA R14, RZ, R33, R9 ; /* 0x00000021ff0e7223 */ /* 0x002fca0000000009 */ /*1200*/ FSETP.GT.AND P0, PT, |R14|, 1.469367938527859385e-39, PT ; /* 0x001000000e00780b */ /* 0x000fda0003f04200 */ /*1210*/ @P0 BRA P1, 0x12a0 ; /* 0x0000008000000947 */ /* 0x000fea0000800000 */ /*1220*/ IMAD.MOV.U32 R8, RZ, RZ, R2 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0002 */ /*1230*/ MOV R14, 0x1280 ; /* 0x00001280000e7802 */ /* 0x000fe20000000f00 */ /*1240*/ IMAD.MOV.U32 R9, RZ, RZ, R3 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0003 */ /*1250*/ IMAD.MOV.U32 R24, RZ, RZ, R32 ; /* 0x000000ffff187224 */ /* 0x000fe400078e0020 */ /*1260*/ IMAD.MOV.U32 R25, RZ, RZ, R33 ; /* 0x000000ffff197224 */ /* 0x000fe400078e0021 */ /*1270*/ CALL.REL.NOINC 0x38b0 ; /* 0x0000263000007944 */ /* 0x001fea0003c00000 */ /*1280*/ IMAD.MOV.U32 R8, RZ, RZ, R30 ; /* 0x000000ffff087224 */ /* 0x000fe400078e001e */ /*1290*/ IMAD.MOV.U32 R9, RZ, RZ, R31 ; /* 0x000000ffff097224 */ /* 0x000fe400078e001f */ /*12a0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*12b0*/ IADD3 R0, R0, 0x1, RZ ; /* 0x0000000100007810 */ /* 0x000fe20007ffe0ff */ /*12c0*/ DADD R12, R4, R12 ; /* 0x00000000040c7229 */ /* 0x0002a2000000000c */ /*12d0*/ IADD3 R46, P1, R46, 0x8, RZ ; /* 0x000000082e2e7810 */ /* 0x000fc40007f3e0ff */ /*12e0*/ ISETP.GE.AND P0, PT, R0, R15, PT ; /* 0x0000000f0000720c */ /* 0x000fe20003f06270 */ /*12f0*/ DADD R10, R8, R10 ; /* 0x00000000080a7229 */ /* 0x0002e2000000000a */ /*1300*/ IADD3 R48, P2, R48, 0x8, RZ ; /* 0x0000000830307810 */ /* 0x000fe20007f5e0ff */ /*1310*/ IMAD.X R47, RZ, RZ, R47, P1 ; /* 0x000000ffff2f7224 */ /* 0x000fe200008e062f */ /*1320*/ IADD3 R50, P3, R50, 0x8, RZ ; /* 0x0000000832327810 */ /* 0x000fc60007f7e0ff */ /*1330*/ IMAD.X R49, RZ, RZ, R49, P2 ; /* 0x000000ffff317224 */ /* 0x000fe400010e0631 */ /*1340*/ IMAD.X R51, RZ, RZ, R51, P3 ; /* 0x000000ffff337224 */ /* 0x000fc800018e0633 */ /*1350*/ @P0 CALL.REL.NOINC 0x1370 ; /* 0x0000001000000944 */ /* 0x00efe20003c00000 */ /*1360*/ BRA 0x390 ; /* 0xfffff02000007947 */ /* 0x000fea000383ffff */ /*1370*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1380*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x1a8], PT ; /* 0x00006a0000007a0c */ /* 0x000fe20003f06270 */ /*1390*/ BSSY B2, 0x3400 ; /* 0x0000206000027945 */ /* 0x000fd80003800000 */ /*13a0*/ @P0 BRA 0x33f0 ; /* 0x0000204000000947 */ /* 0x000fea0003800000 */ /*13b0*/ ISETP.NE.AND P0, PT, R15, R0, PT ; /* 0x000000000f00720c */ /* 0x000fe20003f05270 */ /*13c0*/ BSSY B1, 0x23b0 ; /* 0x00000fe000017945 */ /* 0x000fd80003800000 */ /*13d0*/ @!P0 BRA 0x23a0 ; /* 0x00000fc000008947 */ /* 0x000fea0003800000 */ /*13e0*/ IMAD.MOV.U32 R39, RZ, RZ, 0x8 ; /* 0x00000008ff277424 */ /* 0x000fe200078e00ff */ /*13f0*/ LDG.E.64 R36, [R18.64] ; /* 0x0000002412247981 */ /* 0x000ee6000c1e1b00 */ /*1400*/ IMAD.WIDE R38, R0, R39, c[0x0][0x160] ; /* 0x0000580000267625 */ /* 0x000fcc00078e0227 */ /*1410*/ LDG.E.64 R38, [R38.64] ; /* 0x0000002426267981 */ /* 0x000ee2000c1e1b00 */ /*1420*/ BSSY B3, 0x14a0 ; /* 0x0000007000037945 */ /* 0x000fe20003800000 */ /*1430*/ SHF.R.S32.HI R45, RZ, 0x1f, R0 ; /* 0x0000001fff2d7819 */ /* 0x000fe40000011400 */ /*1440*/ MOV R14, 0x1490 ; /* 0x00001490000e7802 */ /* 0x000fe20000000f00 */ /*1450*/ DADD R40, R36, -R38 ; /* 0x0000000024287229 */ /* 0x008e4c0000000826 */ /*1460*/ DADD R2, -RZ, |R40| ; /* 0x00000000ff027229 */ /* 0x006e540000000528 */ /*1470*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x002fe400078e0002 */ /*1480*/ CALL.REL.NOINC 0x4150 ; /* 0x00002cc000007944 */ /* 0x001fea0003c00000 */ /*1490*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*14a0*/ DADD R2, R40.reuse, 2 ; /* 0x4000000028027429 */ /* 0x040e220000000000 */ /*14b0*/ BSSY B3, 0x15c0 ; /* 0x0000010000037945 */ /* 0x000fe60003800000 */ /*14c0*/ DSETP.NEU.AND P0, PT, R40, RZ, PT ; /* 0x000000ff2800722a */ /* 0x000e4c0003f0d000 */ /*14d0*/ LOP3.LUT R2, R3, 0x7ff00000, RZ, 0xc0, !PT ; /* 0x7ff0000003027812 */ /* 0x001fc800078ec0ff */ /*14e0*/ ISETP.NE.AND P1, PT, R2, 0x7ff00000, PT ; /* 0x7ff000000200780c */ /* 0x000fc80003f25270 */ /*14f0*/ @!P0 CS2R R24, SRZ ; /* 0x0000000000188805 */ /* 0x002fd2000001ff00 */ /*1500*/ @P1 BRA 0x15b0 ; /* 0x000000a000001947 */ /* 0x000fea0003800000 */ /*1510*/ DSETP.GTU.AND P0, PT, |R40|, +INF , PT ; /* 0x7ff000002800742a */ /* 0x000e1c0003f0c200 */ /*1520*/ @P0 BRA 0x15a0 ; /* 0x0000007000000947 */ /* 0x001fea0003800000 */ /*1530*/ ISETP.NE.AND P0, PT, R40, RZ, PT ; /* 0x000000ff2800720c */ /* 0x000fe40003f05270 */ /*1540*/ LOP3.LUT R2, R41, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff29027812 */ /* 0x000fc800078ec0ff */ /*1550*/ ISETP.NE.OR P0, PT, R2, 0x7ff00000, P0 ; /* 0x7ff000000200780c */ /* 0x000fda0000705670 */ /*1560*/ @P0 BRA 0x15b0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*1570*/ IMAD.MOV.U32 R24, RZ, RZ, 0x0 ; /* 0x00000000ff187424 */ /* 0x000fe400078e00ff */ /*1580*/ IMAD.MOV.U32 R25, RZ, RZ, 0x7ff00000 ; /* 0x7ff00000ff197424 */ /* 0x000fe200078e00ff */ /*1590*/ BRA 0x15b0 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*15a0*/ DADD R24, R40, 2 ; /* 0x4000000028187429 */ /* 0x00004c0000000000 */ /*15b0*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*15c0*/ IMAD.SHL.U32 R44, R0.reuse, 0x8, RZ ; /* 0x00000008002c7824 */ /* 0x040fe200078e00ff */ /*15d0*/ SHF.L.U64.HI R45, R0, 0x3, R45 ; /* 0x00000003002d7819 */ /* 0x000fe2000001022d */ /*15e0*/ LDG.E.64 R32, [R16.64] ; /* 0x0000002410207981 */ /* 0x000ea6000c1e1b00 */ /*15f0*/ IADD3 R34, P0, R44, c[0x0][0x168], RZ ; /* 0x00005a002c227a10 */ /* 0x000fc80007f1e0ff */ /*1600*/ IADD3.X R35, R45, c[0x0][0x16c], RZ, P0, !PT ; /* 0x00005b002d237a10 */ /* 0x000fcc00007fe4ff */ /*1610*/ LDG.E.64 R34, [R34.64] ; /* 0x0000002422227981 */ /* 0x000ea2000c1e1b00 */ /*1620*/ DSETP.NEU.AND P0, PT, R40, 1, PT ; /* 0x3ff000002800742a */ /* 0x000ee20003f0d000 */ /*1630*/ BSSY B3, 0x16c0 ; /* 0x0000008000037945 */ /* 0x000fe20003800000 */ /*1640*/ MOV R14, 0x16b0 ; /* 0x000016b0000e7802 */ /* 0x000fc80000000f00 */ /*1650*/ FSEL R40, R24, RZ, P0 ; /* 0x000000ff18287208 */ /* 0x00bfe40000000000 */ /*1660*/ FSEL R41, R25, 1.875, P0 ; /* 0x3ff0000019297808 */ /* 0x000fe20000000000 */ /*1670*/ DADD R42, -R34, R32 ; /* 0x00000000222a7229 */ /* 0x004e0c0000000120 */ /*1680*/ DADD R2, -RZ, |R42| ; /* 0x00000000ff027229 */ /* 0x001e14000000052a */ /*1690*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0002 */ /*16a0*/ CALL.REL.NOINC 0x4150 ; /* 0x00002aa000007944 */ /* 0x000fea0003c00000 */ /*16b0*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*16c0*/ DADD R2, R42.reuse, 2 ; /* 0x400000002a027429 */ /* 0x040e220000000000 */ /*16d0*/ BSSY B3, 0x17e0 ; /* 0x0000010000037945 */ /* 0x000fe60003800000 */ /*16e0*/ DSETP.NEU.AND P0, PT, R42, RZ, PT ; /* 0x000000ff2a00722a */ /* 0x000e4c0003f0d000 */ /*16f0*/ LOP3.LUT R2, R3, 0x7ff00000, RZ, 0xc0, !PT ; /* 0x7ff0000003027812 */ /* 0x001fc800078ec0ff */ /*1700*/ ISETP.NE.AND P1, PT, R2, 0x7ff00000, PT ; /* 0x7ff000000200780c */ /* 0x000fc80003f25270 */ /*1710*/ @!P0 CS2R R24, SRZ ; /* 0x0000000000188805 */ /* 0x002fd2000001ff00 */ /*1720*/ @P1 BRA 0x17d0 ; /* 0x000000a000001947 */ /* 0x000fea0003800000 */ /*1730*/ DSETP.GTU.AND P0, PT, |R42|, +INF , PT ; /* 0x7ff000002a00742a */ /* 0x000e1c0003f0c200 */ /*1740*/ @P0 BRA 0x17c0 ; /* 0x0000007000000947 */ /* 0x001fea0003800000 */ /*1750*/ ISETP.NE.AND P0, PT, R42, RZ, PT ; /* 0x000000ff2a00720c */ /* 0x000fe40003f05270 */ /*1760*/ LOP3.LUT R2, R43, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff2b027812 */ /* 0x000fc800078ec0ff */ /*1770*/ ISETP.NE.OR P0, PT, R2, 0x7ff00000, P0 ; /* 0x7ff000000200780c */ /* 0x000fda0000705670 */ /*1780*/ @P0 BRA 0x17d0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*1790*/ IMAD.MOV.U32 R24, RZ, RZ, 0x0 ; /* 0x00000000ff187424 */ /* 0x000fe400078e00ff */ /*17a0*/ IMAD.MOV.U32 R25, RZ, RZ, 0x7ff00000 ; /* 0x7ff00000ff197424 */ /* 0x000fe200078e00ff */ /*17b0*/ BRA 0x17d0 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*17c0*/ DADD R24, R42, 2 ; /* 0x400000002a187429 */ /* 0x00004c0000000000 */ /*17d0*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*17e0*/ DSETP.NEU.AND P0, PT, R42, 1, PT ; /* 0x3ff000002a00742a */ /* 0x000ea20003f0d000 */ /*17f0*/ IMAD.MOV.U32 R8, RZ, RZ, 0x0 ; /* 0x00000000ff087424 */ /* 0x000fe200078e00ff */ /*1800*/ BSSY B3, 0x19d0 ; /* 0x000001c000037945 */ /* 0x000fe20003800000 */ /*1810*/ IMAD.MOV.U32 R9, RZ, RZ, 0x3fd80000 ; /* 0x3fd80000ff097424 */ /* 0x000fc600078e00ff */ /*1820*/ FSEL R2, R24, RZ, P0 ; /* 0x000000ff18027208 */ /* 0x006fe40000000000 */ /*1830*/ FSEL R3, R25, 1.875, P0 ; /* 0x3ff0000019037808 */ /* 0x000fcc0000000000 */ /*1840*/ DADD R22, R40, R2 ; /* 0x0000000028167229 */ /* 0x000e4c0000000002 */ /*1850*/ MUFU.RSQ64H R3, R23 ; /* 0x0000001700037308 */ /* 0x002e680000001c00 */ /*1860*/ IADD3 R2, R23, -0x3500000, RZ ; /* 0xfcb0000017027810 */ /* 0x000fc80007ffe0ff */ /*1870*/ ISETP.GE.U32.AND P0, PT, R2, 0x7ca00000, PT ; /* 0x7ca000000200780c */ /* 0x000fe40003f06070 */ /*1880*/ DMUL R4, R2, R2 ; /* 0x0000000202047228 */ /* 0x002e4c0000000000 */ /*1890*/ DFMA R4, R22, -R4, 1 ; /* 0x3ff000001604742b */ /* 0x002e4c0000000804 */ /*18a0*/ DFMA R8, R4, R8, 0.5 ; /* 0x3fe000000408742b */ /* 0x002fc80000000008 */ /*18b0*/ DMUL R4, R2, R4 ; /* 0x0000000402047228 */ /* 0x000e4c0000000000 */ /*18c0*/ DFMA R8, R8, R4, R2 ; /* 0x000000040808722b */ /* 0x002e4c0000000002 */ /*18d0*/ DMUL R24, R22, R8 ; /* 0x0000000816187228 */ /* 0x002e480000000000 */ /*18e0*/ IADD3 R5, R9, -0x100000, RZ ; /* 0xfff0000009057810 */ /* 0x000fe20007ffe0ff */ /*18f0*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0008 */ /*1900*/ DFMA R26, R24, -R24, R22 ; /* 0x80000018181a722b */ /* 0x002e4c0000000016 */ /*1910*/ DFMA R40, R26, R4, R24 ; /* 0x000000041a28722b */ /* 0x0022a20000000018 */ /*1920*/ @!P0 BRA 0x19c0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*1930*/ IMAD.MOV.U32 R4, RZ, RZ, R22 ; /* 0x000000ffff047224 */ /* 0x002fe200078e0016 */ /*1940*/ MOV R14, 0x19a0 ; /* 0x000019a0000e7802 */ /* 0x000fe20000000f00 */ /*1950*/ IMAD.MOV.U32 R3, RZ, RZ, R23 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0017 */ /*1960*/ IMAD.MOV.U32 R22, RZ, RZ, R24 ; /* 0x000000ffff167224 */ /* 0x000fe400078e0018 */ /*1970*/ IMAD.MOV.U32 R23, RZ, RZ, R25 ; /* 0x000000ffff177224 */ /* 0x000fe400078e0019 */ /*1980*/ IMAD.MOV.U32 R9, RZ, RZ, R5 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0005 */ /*1990*/ CALL.REL.NOINC 0x3e80 ; /* 0x000024e000007944 */ /* 0x005fea0003c00000 */ /*19a0*/ IMAD.MOV.U32 R40, RZ, RZ, R4 ; /* 0x000000ffff287224 */ /* 0x000fe400078e0004 */ /*19b0*/ IMAD.MOV.U32 R41, RZ, RZ, R5 ; /* 0x000000ffff297224 */ /* 0x000fc400078e0005 */ /*19c0*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*19d0*/ IADD3 R44, P0, R44, c[0x0][0x180], RZ ; /* 0x000060002c2c7a10 */ /* 0x000fe20007f1e0ff */ /*19e0*/ LDG.E.64 R42, [R20.64] ; /* 0x00000024142a7981 */ /* 0x001166000c1e1b00 */ /*19f0*/ IADD3.X R45, R45, c[0x0][0x184], RZ, P0, !PT ; /* 0x000061002d2d7a10 */ /* 0x000fcc00007fe4ff */ /*1a00*/ LDG.E.64 R44, [R44.64] ; /* 0x000000242c2c7981 */ /* 0x000f62000c1e1b00 */ /*1a10*/ DADD R2, -RZ, |R40| ; /* 0x00000000ff027229 */ /* 0x004ea20000000528 */ /*1a20*/ BSSY B3, 0x1a70 ; /* 0x0000004000037945 */ /* 0x000fe20003800000 */ /*1a30*/ MOV R14, 0x1a60 ; /* 0x00001a60000e7802 */ /* 0x000fd00000000f00 */ /*1a40*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x006fe400078e0002 */ /*1a50*/ CALL.REL.NOINC 0x4150 ; /* 0x000026f000007944 */ /* 0x021fea0003c00000 */ /*1a60*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*1a70*/ DADD R2, R40.reuse, 2 ; /* 0x4000000028027429 */ /* 0x040e220000000000 */ /*1a80*/ BSSY B3, 0x1b90 ; /* 0x0000010000037945 */ /* 0x000fe60003800000 */ /*1a90*/ DSETP.NEU.AND P0, PT, R40, RZ, PT ; /* 0x000000ff2800722a */ /* 0x000e4c0003f0d000 */ /*1aa0*/ LOP3.LUT R2, R3, 0x7ff00000, RZ, 0xc0, !PT ; /* 0x7ff0000003027812 */ /* 0x001fc800078ec0ff */ /*1ab0*/ ISETP.NE.AND P1, PT, R2, 0x7ff00000, PT ; /* 0x7ff000000200780c */ /* 0x000fc80003f25270 */ /*1ac0*/ @!P0 CS2R R24, SRZ ; /* 0x0000000000188805 */ /* 0x002fd2000001ff00 */ /*1ad0*/ @P1 BRA 0x1b80 ; /* 0x000000a000001947 */ /* 0x000fea0003800000 */ /*1ae0*/ DSETP.GTU.AND P0, PT, |R40|, +INF , PT ; /* 0x7ff000002800742a */ /* 0x000e1c0003f0c200 */ /*1af0*/ @P0 BRA 0x1b70 ; /* 0x0000007000000947 */ /* 0x001fea0003800000 */ /*1b00*/ ISETP.NE.AND P0, PT, R40, RZ, PT ; /* 0x000000ff2800720c */ /* 0x000fe40003f05270 */ /*1b10*/ LOP3.LUT R2, R41, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff29027812 */ /* 0x000fc800078ec0ff */ /*1b20*/ ISETP.NE.OR P0, PT, R2, 0x7ff00000, P0 ; /* 0x7ff000000200780c */ /* 0x000fda0000705670 */ /*1b30*/ @P0 BRA 0x1b80 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*1b40*/ IMAD.MOV.U32 R24, RZ, RZ, 0x0 ; /* 0x00000000ff187424 */ /* 0x000fe400078e00ff */ /*1b50*/ IMAD.MOV.U32 R25, RZ, RZ, 0x7ff00000 ; /* 0x7ff00000ff197424 */ /* 0x000fe200078e00ff */ /*1b60*/ BRA 0x1b80 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*1b70*/ DADD R24, R40, 2 ; /* 0x4000000028187429 */ /* 0x00004c0000000000 */ /*1b80*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*1b90*/ DSETP.NEU.AND P0, PT, R40, 1, PT ; /* 0x3ff000002800742a */ /* 0x000ea20003f0d000 */ /*1ba0*/ IMAD.MOV.U32 R2, RZ, RZ, 0x1 ; /* 0x00000001ff027424 */ /* 0x000fe200078e00ff */ /*1bb0*/ BSSY B4, 0x1d60 ; /* 0x000001a000047945 */ /* 0x000fe80003800000 */ /*1bc0*/ FSEL R5, R25, 1.875, P0 ; /* 0x3ff0000019057808 */ /* 0x006fe40000000000 */ /*1bd0*/ FSEL R4, R24, RZ, P0 ; /* 0x000000ff18047208 */ /* 0x000fc40000000000 */ /*1be0*/ MUFU.RCP64H R3, R5 ; /* 0x0000000500037308 */ /* 0x000e680000001800 */ /*1bf0*/ DFMA R8, -R4, R2, 1 ; /* 0x3ff000000408742b */ /* 0x002e4c0000000102 */ /*1c00*/ DFMA R8, R8, R8, R8 ; /* 0x000000080808722b */ /* 0x002e4c0000000008 */ /*1c10*/ DFMA R8, R2, R8, R2 ; /* 0x000000080208722b */ /* 0x002e480000000002 */ /*1c20*/ DMUL R2, R42, c[0x2][0x0] ; /* 0x008000002a027a28 */ /* 0x000e880000000000 */ /*1c30*/ DFMA R22, -R4, R8, 1 ; /* 0x3ff000000416742b */ /* 0x002e480000000108 */ /*1c40*/ DMUL R44, R44, R2 ; /* 0x000000022c2c7228 */ /* 0x004fc80000000000 */ /*1c50*/ DFMA R22, R8, R22, R8 ; /* 0x000000160816722b */ /* 0x002e4c0000000008 */ /*1c60*/ DMUL R2, R44, R22 ; /* 0x000000162c027228 */ /* 0x002e620000000000 */ /*1c70*/ FSETP.GEU.AND P1, PT, |R45|, 6.5827683646048100446e-37, PT ; /* 0x036000002d00780b */ /* 0x000fca0003f2e200 */ /*1c80*/ DFMA R8, -R4, R2, R44 ; /* 0x000000020408722b */ /* 0x002e4c000000012c */ /*1c90*/ DFMA R2, R22, R8, R2 ; /* 0x000000081602722b */ /* 0x002e540000000002 */ /*1ca0*/ FFMA R8, RZ, R5, R3 ; /* 0x00000005ff087223 */ /* 0x002fca0000000003 */ /*1cb0*/ FSETP.GT.AND P0, PT, |R8|, 1.469367938527859385e-39, PT ; /* 0x001000000800780b */ /* 0x000fda0003f04200 */ /*1cc0*/ @P0 BRA P1, 0x1d50 ; /* 0x0000008000000947 */ /* 0x000fea0000800000 */ /*1cd0*/ IMAD.MOV.U32 R8, RZ, RZ, R44 ; /* 0x000000ffff087224 */ /* 0x000fe200078e002c */ /*1ce0*/ MOV R14, 0x1d30 ; /* 0x00001d30000e7802 */ /* 0x000fe20000000f00 */ /*1cf0*/ IMAD.MOV.U32 R9, RZ, RZ, R45 ; /* 0x000000ffff097224 */ /* 0x000fe400078e002d */ /*1d00*/ IMAD.MOV.U32 R24, RZ, RZ, R4 ; /* 0x000000ffff187224 */ /* 0x000fe400078e0004 */ /*1d10*/ IMAD.MOV.U32 R25, RZ, RZ, R5 ; /* 0x000000ffff197224 */ /* 0x000fe400078e0005 */ /*1d20*/ CALL.REL.NOINC 0x38b0 ; /* 0x00001b8000007944 */ /* 0x001fea0003c00000 */ /*1d30*/ IMAD.MOV.U32 R2, RZ, RZ, R30 ; /* 0x000000ffff027224 */ /* 0x000fe400078e001e */ /*1d40*/ IMAD.MOV.U32 R3, RZ, RZ, R31 ; /* 0x000000ffff037224 */ /* 0x000fe400078e001f */ /*1d50*/ BSYNC B4 ; /* 0x0000000000047941 */ /* 0x000fea0003800000 */ /*1d60*/ MUFU.RCP64H R5, R41 ; /* 0x0000002900057308 */ /* 0x000e620000001800 */ /*1d70*/ IMAD.MOV.U32 R4, RZ, RZ, 0x1 ; /* 0x00000001ff047424 */ /* 0x000fe200078e00ff */ /*1d80*/ DADD R36, -R36, R38 ; /* 0x0000000024247229 */ /* 0x000ea20000000126 */ /*1d90*/ BSSY B4, 0x1f00 ; /* 0x0000016000047945 */ /* 0x000fea0003800000 */ /*1da0*/ DMUL R36, R36, R2 ; /* 0x0000000224247228 */ /* 0x004e880000000000 */ /*1db0*/ DFMA R8, R4, -R40, 1 ; /* 0x3ff000000408742b */ /* 0x002e4c0000000828 */ /*1dc0*/ FSETP.GEU.AND P1, PT, |R37|, 6.5827683646048100446e-37, PT ; /* 0x036000002500780b */ /* 0x004fe20003f2e200 */ /*1dd0*/ DFMA R8, R8, R8, R8 ; /* 0x000000080808722b */ /* 0x002e4c0000000008 */ /*1de0*/ DFMA R8, R4, R8, R4 ; /* 0x000000080408722b */ /* 0x002e4c0000000004 */ /*1df0*/ DFMA R4, R8, -R40, 1 ; /* 0x3ff000000804742b */ /* 0x002e4c0000000828 */ /*1e00*/ DFMA R4, R8, R4, R8 ; /* 0x000000040804722b */ /* 0x002e4c0000000008 */ /*1e10*/ DMUL R8, R36, R4 ; /* 0x0000000424087228 */ /* 0x002e4c0000000000 */ /*1e20*/ DFMA R22, R8, -R40, R36 ; /* 0x800000280816722b */ /* 0x002e4c0000000024 */ /*1e30*/ DFMA R8, R4, R22, R8 ; /* 0x000000160408722b */ /* 0x002e540000000008 */ /*1e40*/ FFMA R4, RZ, R41, R9 ; /* 0x00000029ff047223 */ /* 0x002fca0000000009 */ /*1e50*/ FSETP.GT.AND P0, PT, |R4|, 1.469367938527859385e-39, PT ; /* 0x001000000400780b */ /* 0x000fda0003f04200 */ /*1e60*/ @P0 BRA P1, 0x1ef0 ; /* 0x0000008000000947 */ /* 0x000fea0000800000 */ /*1e70*/ IMAD.MOV.U32 R8, RZ, RZ, R36 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0024 */ /*1e80*/ MOV R14, 0x1ed0 ; /* 0x00001ed0000e7802 */ /* 0x000fe20000000f00 */ /*1e90*/ IMAD.MOV.U32 R9, RZ, RZ, R37 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0025 */ /*1ea0*/ IMAD.MOV.U32 R24, RZ, RZ, R40 ; /* 0x000000ffff187224 */ /* 0x000fe400078e0028 */ /*1eb0*/ IMAD.MOV.U32 R25, RZ, RZ, R41 ; /* 0x000000ffff197224 */ /* 0x000fe400078e0029 */ /*1ec0*/ CALL.REL.NOINC 0x38b0 ; /* 0x000019e000007944 */ /* 0x001fea0003c00000 */ /*1ed0*/ IMAD.MOV.U32 R8, RZ, RZ, R30 ; /* 0x000000ffff087224 */ /* 0x000fe400078e001e */ /*1ee0*/ IMAD.MOV.U32 R9, RZ, RZ, R31 ; /* 0x000000ffff097224 */ /* 0x000fe400078e001f */ /*1ef0*/ BSYNC B4 ; /* 0x0000000000047941 */ /* 0x000fea0003800000 */ /*1f00*/ MUFU.RCP64H R5, R43 ; /* 0x0000002b00057308 */ /* 0x000e620000001800 */ /*1f10*/ IMAD.MOV.U32 R4, RZ, RZ, 0x1 ; /* 0x00000001ff047424 */ /* 0x000fe200078e00ff */ /*1f20*/ FSETP.GEU.AND P1, PT, |R9|, 6.5827683646048100446e-37, PT ; /* 0x036000000900780b */ /* 0x000fe20003f2e200 */ /*1f30*/ BSSY B4, 0x2060 ; /* 0x0000012000047945 */ /* 0x000fe80003800000 */ /*1f40*/ DFMA R22, -R42, R4, 1 ; /* 0x3ff000002a16742b */ /* 0x002e4c0000000104 */ /*1f50*/ DFMA R22, R22, R22, R22 ; /* 0x000000161616722b */ /* 0x002e4c0000000016 */ /*1f60*/ DFMA R22, R4, R22, R4 ; /* 0x000000160416722b */ /* 0x002e4c0000000004 */ /*1f70*/ DFMA R4, -R42, R22, 1 ; /* 0x3ff000002a04742b */ /* 0x002e4c0000000116 */ /*1f80*/ DFMA R4, R22, R4, R22 ; /* 0x000000041604722b */ /* 0x002e4c0000000016 */ /*1f90*/ DMUL R22, R4, R8 ; /* 0x0000000804167228 */ /* 0x002e4c0000000000 */ /*1fa0*/ DFMA R24, -R42, R22, R8 ; /* 0x000000162a18722b */ /* 0x002e4c0000000108 */ /*1fb0*/ DFMA R4, R4, R24, R22 ; /* 0x000000180404722b */ /* 0x002e540000000016 */ /*1fc0*/ FFMA R14, RZ, R43, R5 ; /* 0x0000002bff0e7223 */ /* 0x002fca0000000005 */ /*1fd0*/ FSETP.GT.AND P0, PT, |R14|, 1.469367938527859385e-39, PT ; /* 0x001000000e00780b */ /* 0x000fda0003f04200 */ /*1fe0*/ @P0 BRA P1, 0x2050 ; /* 0x0000006000000947 */ /* 0x000fea0000800000 */ /*1ff0*/ IMAD.MOV.U32 R24, RZ, RZ, R42 ; /* 0x000000ffff187224 */ /* 0x000fe200078e002a */ /*2000*/ MOV R14, 0x2030 ; /* 0x00002030000e7802 */ /* 0x000fe20000000f00 */ /*2010*/ IMAD.MOV.U32 R25, RZ, RZ, R43 ; /* 0x000000ffff197224 */ /* 0x000fe400078e002b */ /*2020*/ CALL.REL.NOINC 0x38b0 ; /* 0x0000188000007944 */ /* 0x001fea0003c00000 */ /*2030*/ IMAD.MOV.U32 R4, RZ, RZ, R30 ; /* 0x000000ffff047224 */ /* 0x000fe400078e001e */ /*2040*/ IMAD.MOV.U32 R5, RZ, RZ, R31 ; /* 0x000000ffff057224 */ /* 0x000fe400078e001f */ /*2050*/ BSYNC B4 ; /* 0x0000000000047941 */ /* 0x000fea0003800000 */ /*2060*/ MUFU.RCP64H R9, R41 ; /* 0x0000002900097308 */ /* 0x000e620000001800 */ /*2070*/ IMAD.MOV.U32 R8, RZ, RZ, 0x1 ; /* 0x00000001ff087424 */ /* 0x000fe200078e00ff */ /*2080*/ DADD R32, R34, -R32 ; /* 0x0000000022207229 */ /* 0x000ea20000000820 */ /*2090*/ BSSY B4, 0x2200 ; /* 0x0000016000047945 */ /* 0x000fea0003800000 */ /*20a0*/ DMUL R32, R32, R2 ; /* 0x0000000220207228 */ /* 0x004e880000000000 */ /*20b0*/ DFMA R22, R8, -R40, 1 ; /* 0x3ff000000816742b */ /* 0x002e4c0000000828 */ /*20c0*/ FSETP.GEU.AND P1, PT, |R33|, 6.5827683646048100446e-37, PT ; /* 0x036000002100780b */ /* 0x004fe20003f2e200 */ /*20d0*/ DFMA R22, R22, R22, R22 ; /* 0x000000161616722b */ /* 0x002e4c0000000016 */ /*20e0*/ DFMA R22, R8, R22, R8 ; /* 0x000000160816722b */ /* 0x002e4c0000000008 */ /*20f0*/ DFMA R8, R22, -R40, 1 ; /* 0x3ff000001608742b */ /* 0x002e4c0000000828 */ /*2100*/ DFMA R22, R22, R8, R22 ; /* 0x000000081616722b */ /* 0x002e4c0000000016 */ /*2110*/ DMUL R2, R22, R32 ; /* 0x0000002016027228 */ /* 0x002e4c0000000000 */ /*2120*/ DFMA R8, R2, -R40, R32 ; /* 0x800000280208722b */ /* 0x002e4c0000000020 */ /*2130*/ DFMA R2, R22, R8, R2 ; /* 0x000000081602722b */ /* 0x002e540000000002 */ /*2140*/ FFMA R8, RZ, R41, R3 ; /* 0x00000029ff087223 */ /* 0x002fca0000000003 */ /*2150*/ FSETP.GT.AND P0, PT, |R8|, 1.469367938527859385e-39, PT ; /* 0x001000000800780b */ /* 0x000fda0003f04200 */ /*2160*/ @P0 BRA P1, 0x21f0 ; /* 0x0000008000000947 */ /* 0x000fea0000800000 */ /*2170*/ IMAD.MOV.U32 R8, RZ, RZ, R32 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0020 */ /*2180*/ MOV R14, 0x21d0 ; /* 0x000021d0000e7802 */ /* 0x000fe20000000f00 */ /*2190*/ IMAD.MOV.U32 R9, RZ, RZ, R33 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0021 */ /*21a0*/ IMAD.MOV.U32 R24, RZ, RZ, R40 ; /* 0x000000ffff187224 */ /* 0x000fe400078e0028 */ /*21b0*/ IMAD.MOV.U32 R25, RZ, RZ, R41 ; /* 0x000000ffff197224 */ /* 0x000fe400078e0029 */ /*21c0*/ CALL.REL.NOINC 0x38b0 ; /* 0x000016e000007944 */ /* 0x001fea0003c00000 */ /*21d0*/ IMAD.MOV.U32 R2, RZ, RZ, R30 ; /* 0x000000ffff027224 */ /* 0x000fe400078e001e */ /*21e0*/ IMAD.MOV.U32 R3, RZ, RZ, R31 ; /* 0x000000ffff037224 */ /* 0x000fe400078e001f */ /*21f0*/ BSYNC B4 ; /* 0x0000000000047941 */ /* 0x000fea0003800000 */ /*2200*/ MUFU.RCP64H R9, R43 ; /* 0x0000002b00097308 */ /* 0x000e620000001800 */ /*2210*/ IMAD.MOV.U32 R8, RZ, RZ, 0x1 ; /* 0x00000001ff087424 */ /* 0x000fe200078e00ff */ /*2220*/ FSETP.GEU.AND P1, PT, |R3|, 6.5827683646048100446e-37, PT ; /* 0x036000000300780b */ /* 0x000fe20003f2e200 */ /*2230*/ BSSY B4, 0x2380 ; /* 0x0000014000047945 */ /* 0x000fe80003800000 */ /*2240*/ DFMA R22, -R42, R8, 1 ; /* 0x3ff000002a16742b */ /* 0x002e4c0000000108 */ /*2250*/ DFMA R22, R22, R22, R22 ; /* 0x000000161616722b */ /* 0x002e4c0000000016 */ /*2260*/ DFMA R22, R8, R22, R8 ; /* 0x000000160816722b */ /* 0x002e4c0000000008 */ /*2270*/ DFMA R8, -R42, R22, 1 ; /* 0x3ff000002a08742b */ /* 0x002e4c0000000116 */ /*2280*/ DFMA R24, R22, R8, R22 ; /* 0x000000081618722b */ /* 0x002e4c0000000016 */ /*2290*/ DMUL R8, R24, R2 ; /* 0x0000000218087228 */ /* 0x002e4c0000000000 */ /*22a0*/ DFMA R22, -R42, R8, R2 ; /* 0x000000082a16722b */ /* 0x002e4c0000000102 */ /*22b0*/ DFMA R8, R24, R22, R8 ; /* 0x000000161808722b */ /* 0x002e540000000008 */ /*22c0*/ FFMA R14, RZ, R43, R9 ; /* 0x0000002bff0e7223 */ /* 0x002fca0000000009 */ /*22d0*/ FSETP.GT.AND P0, PT, |R14|, 1.469367938527859385e-39, PT ; /* 0x001000000e00780b */ /* 0x000fda0003f04200 */ /*22e0*/ @P0 BRA P1, 0x2370 ; /* 0x0000008000000947 */ /* 0x000fea0000800000 */ /*22f0*/ IMAD.MOV.U32 R8, RZ, RZ, R2 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0002 */ /*2300*/ MOV R14, 0x2350 ; /* 0x00002350000e7802 */ /* 0x000fe20000000f00 */ /*2310*/ IMAD.MOV.U32 R9, RZ, RZ, R3 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0003 */ /*2320*/ IMAD.MOV.U32 R24, RZ, RZ, R42 ; /* 0x000000ffff187224 */ /* 0x000fe400078e002a */ /*2330*/ IMAD.MOV.U32 R25, RZ, RZ, R43 ; /* 0x000000ffff197224 */ /* 0x000fe400078e002b */ /*2340*/ CALL.REL.NOINC 0x38b0 ; /* 0x0000156000007944 */ /* 0x001fea0003c00000 */ /*2350*/ IMAD.MOV.U32 R8, RZ, RZ, R30 ; /* 0x000000ffff087224 */ /* 0x000fe400078e001e */ /*2360*/ IMAD.MOV.U32 R9, RZ, RZ, R31 ; /* 0x000000ffff097224 */ /* 0x000fe400078e001f */ /*2370*/ BSYNC B4 ; /* 0x0000000000047941 */ /* 0x000fea0003800000 */ /*2380*/ DADD R12, R12, R4 ; /* 0x000000000c0c7229 */ /* 0x0002880000000004 */ /*2390*/ DADD R10, R10, R8 ; /* 0x000000000a0a7229 */ /* 0x0002cc0000000008 */ /*23a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x004fea0003800000 */ /*23b0*/ IADD3 R0, R0, 0x1, RZ ; /* 0x0000000100007810 */ /* 0x000fc80007ffe0ff */ /*23c0*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x1a8], PT ; /* 0x00006a0000007a0c */ /* 0x000fda0003f06270 */ /*23d0*/ @P0 BRA 0x33f0 ; /* 0x0000101000000947 */ /* 0x000fea0003800000 */ /*23e0*/ LDG.E.64 R20, [R20.64] ; /* 0x0000002414147981 */ /* 0x000ea8000c1e1b00 */ /*23f0*/ LDG.E.64 R18, [R18.64] ; /* 0x0000002412127981 */ /* 0x000f68000c1e1b00 */ /*2400*/ LDG.E.64 R16, [R16.64] ; /* 0x0000002410107981 */ /* 0x000f62000c1e1b00 */ /*2410*/ IMAD.MOV.U32 R45, RZ, RZ, 0x8 ; /* 0x00000008ff2d7424 */ /* 0x000fc800078e00ff */ /*2420*/ IMAD.WIDE R40, R0, R45, c[0x0][0x180] ; /* 0x0000600000287625 */ /* 0x001fc800078e022d */ /*2430*/ IMAD.WIDE R42, R0, R45, c[0x0][0x168] ; /* 0x00005a00002a7625 */ /* 0x000fc800078e022d */ /*2440*/ IMAD.WIDE R44, R0, R45, c[0x0][0x160] ; /* 0x00005800002c7625 */ /* 0x000fe200078e022d */ /*2450*/ DMUL R32, R20, c[0x2][0x0] ; /* 0x0080000014207a28 */ /* 0x0040880000000000 */ /*2460*/ LDG.E.64 R36, [R44.64] ; /* 0x000000242c247981 */ /* 0x000f22000c1e1b00 */ /*2470*/ BSSY B1, 0x24e0 ; /* 0x0000006000017945 */ /* 0x000fe20003800000 */ /*2480*/ MOV R14, 0x24d0 ; /* 0x000024d0000e7802 */ /* 0x000fe20000000f00 */ /*2490*/ DADD R46, R18, -R36 ; /* 0x00000000122e7229 */ /* 0x030f0c0000000824 */ /*24a0*/ DADD R2, -RZ, |R46| ; /* 0x00000000ff027229 */ /* 0x010f14000000052e */ /*24b0*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x013fe400078e0002 */ /*24c0*/ CALL.REL.NOINC 0x4150 ; /* 0x00001c8000007944 */ /* 0x00dfea0003c00000 */ /*24d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*24e0*/ DADD R2, R46.reuse, 2 ; /* 0x400000002e027429 */ /* 0x040e220000000000 */ /*24f0*/ BSSY B1, 0x2600 ; /* 0x0000010000017945 */ /* 0x000fe60003800000 */ /*2500*/ DSETP.NEU.AND P0, PT, R46, RZ, PT ; /* 0x000000ff2e00722a */ /* 0x000e4c0003f0d000 */ /*2510*/ LOP3.LUT R2, R3, 0x7ff00000, RZ, 0xc0, !PT ; /* 0x7ff0000003027812 */ /* 0x001fc800078ec0ff */ /*2520*/ ISETP.NE.AND P1, PT, R2, 0x7ff00000, PT ; /* 0x7ff000000200780c */ /* 0x000fc80003f25270 */ /*2530*/ @!P0 CS2R R24, SRZ ; /* 0x0000000000188805 */ /* 0x002fd2000001ff00 */ /*2540*/ @P1 BRA 0x25f0 ; /* 0x000000a000001947 */ /* 0x000fea0003800000 */ /*2550*/ DSETP.GTU.AND P0, PT, |R46|, +INF , PT ; /* 0x7ff000002e00742a */ /* 0x000e1c0003f0c200 */ /*2560*/ @P0 BRA 0x25e0 ; /* 0x0000007000000947 */ /* 0x001fea0003800000 */ /*2570*/ ISETP.NE.AND P0, PT, R46, RZ, PT ; /* 0x000000ff2e00720c */ /* 0x000fe40003f05270 */ /*2580*/ LOP3.LUT R2, R47, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff2f027812 */ /* 0x000fc800078ec0ff */ /*2590*/ ISETP.NE.OR P0, PT, R2, 0x7ff00000, P0 ; /* 0x7ff000000200780c */ /* 0x000fda0000705670 */ /*25a0*/ @P0 BRA 0x25f0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*25b0*/ IMAD.MOV.U32 R24, RZ, RZ, 0x0 ; /* 0x00000000ff187424 */ /* 0x000fe400078e00ff */ /*25c0*/ IMAD.MOV.U32 R25, RZ, RZ, 0x7ff00000 ; /* 0x7ff00000ff197424 */ /* 0x000fe200078e00ff */ /*25d0*/ BRA 0x25f0 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*25e0*/ DADD R24, R46, 2 ; /* 0x400000002e187429 */ /* 0x00004c0000000000 */ /*25f0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2600*/ LDG.E.64 R34, [R42.64] ; /* 0x000000242a227981 */ /* 0x000ea2000c1e1b00 */ /*2610*/ DSETP.NEU.AND P0, PT, R46, 1, PT ; /* 0x3ff000002e00742a */ /* 0x000ee20003f0d000 */ /*2620*/ BSSY B1, 0x26b0 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*2630*/ MOV R14, 0x26a0 ; /* 0x000026a0000e7802 */ /* 0x000fc80000000f00 */ /*2640*/ FSEL R46, R24, RZ, P0 ; /* 0x000000ff182e7208 */ /* 0x00bfe40000000000 */ /*2650*/ FSEL R47, R25, 1.875, P0 ; /* 0x3ff00000192f7808 */ /* 0x000fe20000000000 */ /*2660*/ DADD R38, R16, -R34 ; /* 0x0000000010267229 */ /* 0x004e0c0000000822 */ /*2670*/ DADD R2, -RZ, |R38| ; /* 0x00000000ff027229 */ /* 0x001e140000000526 */ /*2680*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x001fe400078e0002 */ /*2690*/ CALL.REL.NOINC 0x4150 ; /* 0x00001ab000007944 */ /* 0x000fea0003c00000 */ /*26a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*26b0*/ DADD R2, R38.reuse, 2 ; /* 0x4000000026027429 */ /* 0x040e220000000000 */ /*26c0*/ BSSY B1, 0x27d0 ; /* 0x0000010000017945 */ /* 0x000fe60003800000 */ /*26d0*/ DSETP.NEU.AND P0, PT, R38, RZ, PT ; /* 0x000000ff2600722a */ /* 0x000e4c0003f0d000 */ /*26e0*/ LOP3.LUT R2, R3, 0x7ff00000, RZ, 0xc0, !PT ; /* 0x7ff0000003027812 */ /* 0x001fc800078ec0ff */ /*26f0*/ ISETP.NE.AND P1, PT, R2, 0x7ff00000, PT ; /* 0x7ff000000200780c */ /* 0x000fc80003f25270 */ /*2700*/ @!P0 CS2R R24, SRZ ; /* 0x0000000000188805 */ /* 0x002fd2000001ff00 */ /*2710*/ @P1 BRA 0x27c0 ; /* 0x000000a000001947 */ /* 0x000fea0003800000 */ /*2720*/ DSETP.GTU.AND P0, PT, |R38|, +INF , PT ; /* 0x7ff000002600742a */ /* 0x000e1c0003f0c200 */ /*2730*/ @P0 BRA 0x27b0 ; /* 0x0000007000000947 */ /* 0x001fea0003800000 */ /*2740*/ ISETP.NE.AND P0, PT, R38, RZ, PT ; /* 0x000000ff2600720c */ /* 0x000fe40003f05270 */ /*2750*/ LOP3.LUT R2, R39, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff27027812 */ /* 0x000fc800078ec0ff */ /*2760*/ ISETP.NE.OR P0, PT, R2, 0x7ff00000, P0 ; /* 0x7ff000000200780c */ /* 0x000fda0000705670 */ /*2770*/ @P0 BRA 0x27c0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*2780*/ IMAD.MOV.U32 R24, RZ, RZ, 0x0 ; /* 0x00000000ff187424 */ /* 0x000fe400078e00ff */ /*2790*/ IMAD.MOV.U32 R25, RZ, RZ, 0x7ff00000 ; /* 0x7ff00000ff197424 */ /* 0x000fe200078e00ff */ /*27a0*/ BRA 0x27c0 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*27b0*/ DADD R24, R38, 2 ; /* 0x4000000026187429 */ /* 0x00004c0000000000 */ /*27c0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*27d0*/ DSETP.NEU.AND P0, PT, R38, 1, PT ; /* 0x3ff000002600742a */ /* 0x000ea20003f0d000 */ /*27e0*/ IMAD.MOV.U32 R8, RZ, RZ, 0x0 ; /* 0x00000000ff087424 */ /* 0x000fe200078e00ff */ /*27f0*/ BSSY B1, 0x29c0 ; /* 0x000001c000017945 */ /* 0x000fe20003800000 */ /*2800*/ IMAD.MOV.U32 R9, RZ, RZ, 0x3fd80000 ; /* 0x3fd80000ff097424 */ /* 0x000fc600078e00ff */ /*2810*/ FSEL R2, R24, RZ, P0 ; /* 0x000000ff18027208 */ /* 0x006fe40000000000 */ /*2820*/ FSEL R3, R25, 1.875, P0 ; /* 0x3ff0000019037808 */ /* 0x000fcc0000000000 */ /*2830*/ DADD R46, R46, R2 ; /* 0x000000002e2e7229 */ /* 0x000e4c0000000002 */ /*2840*/ MUFU.RSQ64H R3, R47 ; /* 0x0000002f00037308 */ /* 0x002e680000001c00 */ /*2850*/ IADD3 R2, R47, -0x3500000, RZ ; /* 0xfcb000002f027810 */ /* 0x000fc80007ffe0ff */ /*2860*/ ISETP.GE.U32.AND P0, PT, R2, 0x7ca00000, PT ; /* 0x7ca000000200780c */ /* 0x000fe40003f06070 */ /*2870*/ DMUL R4, R2, R2 ; /* 0x0000000202047228 */ /* 0x002e4c0000000000 */ /*2880*/ DFMA R4, R46, -R4, 1 ; /* 0x3ff000002e04742b */ /* 0x002e4c0000000804 */ /*2890*/ DFMA R8, R4, R8, 0.5 ; /* 0x3fe000000408742b */ /* 0x002fc80000000008 */ /*28a0*/ DMUL R4, R2, R4 ; /* 0x0000000402047228 */ /* 0x000e4c0000000000 */ /*28b0*/ DFMA R8, R8, R4, R2 ; /* 0x000000040808722b */ /* 0x002e4c0000000002 */ /*28c0*/ DMUL R22, R46, R8 ; /* 0x000000082e167228 */ /* 0x002e480000000000 */ /*28d0*/ IADD3 R5, R9, -0x100000, RZ ; /* 0xfff0000009057810 */ /* 0x000fe20007ffe0ff */ /*28e0*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0008 */ /*28f0*/ DFMA R24, R22, -R22, R46 ; /* 0x800000161618722b */ /* 0x002e4c000000002e */ /*2900*/ DFMA R38, R24, R4, R22 ; /* 0x000000041826722b */ /* 0x0030620000000016 */ /*2910*/ @!P0 BRA 0x29b0 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*2920*/ IMAD.MOV.U32 R4, RZ, RZ, R46 ; /* 0x000000ffff047224 */ /* 0x001fe200078e002e */ /*2930*/ MOV R14, 0x2990 ; /* 0x00002990000e7802 */ /* 0x000fe20000000f00 */ /*2940*/ IMAD.MOV.U32 R3, RZ, RZ, R47 ; /* 0x000000ffff037224 */ /* 0x000fe400078e002f */ /*2950*/ IMAD.MOV.U32 R26, RZ, RZ, R24 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e0018 */ /*2960*/ IMAD.MOV.U32 R27, RZ, RZ, R25 ; /* 0x000000ffff1b7224 */ /* 0x000fe400078e0019 */ /*2970*/ IMAD.MOV.U32 R9, RZ, RZ, R5 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0005 */ /*2980*/ CALL.REL.NOINC 0x3e80 ; /* 0x000014f000007944 */ /* 0x002fea0003c00000 */ /*2990*/ IMAD.MOV.U32 R38, RZ, RZ, R4 ; /* 0x000000ffff267224 */ /* 0x000fe400078e0004 */ /*29a0*/ IMAD.MOV.U32 R39, RZ, RZ, R5 ; /* 0x000000ffff277224 */ /* 0x000fc400078e0005 */ /*29b0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*29c0*/ LDG.E.64 R46, [R40.64] ; /* 0x00000024282e7981 */ /* 0x000562000c1e1b00 */ /*29d0*/ DADD R2, -RZ, |R38| ; /* 0x00000000ff027229 */ /* 0x002e620000000526 */ /*29e0*/ BSSY B1, 0x2a30 ; /* 0x0000004000017945 */ /* 0x000fe20003800000 */ /*29f0*/ MOV R14, 0x2a20 ; /* 0x00002a20000e7802 */ /* 0x000fd00000000f00 */ /*2a00*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x003fe400078e0002 */ /*2a10*/ CALL.REL.NOINC 0x4150 ; /* 0x0000173000007944 */ /* 0x024fea0003c00000 */ /*2a20*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2a30*/ DADD R2, R38.reuse, 2 ; /* 0x4000000026027429 */ /* 0x040e220000000000 */ /*2a40*/ BSSY B1, 0x2b50 ; /* 0x0000010000017945 */ /* 0x000fe60003800000 */ /*2a50*/ DSETP.NEU.AND P0, PT, R38, RZ, PT ; /* 0x000000ff2600722a */ /* 0x000e4c0003f0d000 */ /*2a60*/ LOP3.LUT R2, R3, 0x7ff00000, RZ, 0xc0, !PT ; /* 0x7ff0000003027812 */ /* 0x001fc800078ec0ff */ /*2a70*/ ISETP.NE.AND P1, PT, R2, 0x7ff00000, PT ; /* 0x7ff000000200780c */ /* 0x000fc80003f25270 */ /*2a80*/ @!P0 CS2R R24, SRZ ; /* 0x0000000000188805 */ /* 0x002fd2000001ff00 */ /*2a90*/ @P1 BRA 0x2b40 ; /* 0x000000a000001947 */ /* 0x000fea0003800000 */ /*2aa0*/ DSETP.GTU.AND P0, PT, |R38|, +INF , PT ; /* 0x7ff000002600742a */ /* 0x000e1c0003f0c200 */ /*2ab0*/ @P0 BRA 0x2b30 ; /* 0x0000007000000947 */ /* 0x001fea0003800000 */ /*2ac0*/ ISETP.NE.AND P0, PT, R38, RZ, PT ; /* 0x000000ff2600720c */ /* 0x000fe40003f05270 */ /*2ad0*/ LOP3.LUT R2, R39, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff27027812 */ /* 0x000fc800078ec0ff */ /*2ae0*/ ISETP.NE.OR P0, PT, R2, 0x7ff00000, P0 ; /* 0x7ff000000200780c */ /* 0x000fda0000705670 */ /*2af0*/ @P0 BRA 0x2b40 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*2b00*/ IMAD.MOV.U32 R24, RZ, RZ, 0x0 ; /* 0x00000000ff187424 */ /* 0x000fe400078e00ff */ /*2b10*/ IMAD.MOV.U32 R25, RZ, RZ, 0x7ff00000 ; /* 0x7ff00000ff197424 */ /* 0x000fe200078e00ff */ /*2b20*/ BRA 0x2b40 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*2b30*/ DADD R24, R38, 2 ; /* 0x4000000026187429 */ /* 0x00004c0000000000 */ /*2b40*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2b50*/ DSETP.NEU.AND P0, PT, R38, 1, PT ; /* 0x3ff000002600742a */ /* 0x000ea20003f0d000 */ /*2b60*/ IMAD.MOV.U32 R2, RZ, RZ, 0x1 ; /* 0x00000001ff027424 */ /* 0x000fe200078e00ff */ /*2b70*/ BSSY B1, 0x2d10 ; /* 0x0000019000017945 */ /* 0x000fe40003800000 */ /*2b80*/ DMUL R46, R32, R46 ; /* 0x0000002e202e7228 */ /* 0x000ee40000000000 */ /*2b90*/ FSEL R5, R25, 1.875, P0 ; /* 0x3ff0000019057808 */ /* 0x006fe40000000000 */ /*2ba0*/ FSEL R4, R24, RZ, P0 ; /* 0x000000ff18047208 */ /* 0x000fc40000000000 */ /*2bb0*/ MUFU.RCP64H R3, R5 ; /* 0x0000000500037308 */ /* 0x000e680000001800 */ /*2bc0*/ FSETP.GEU.AND P1, PT, |R47|, 6.5827683646048100446e-37, PT ; /* 0x036000002f00780b */ /* 0x008fe20003f2e200 */ /*2bd0*/ DFMA R8, -R4, R2, 1 ; /* 0x3ff000000408742b */ /* 0x002e4c0000000102 */ /*2be0*/ DFMA R8, R8, R8, R8 ; /* 0x000000080808722b */ /* 0x002e4c0000000008 */ /*2bf0*/ DFMA R8, R2, R8, R2 ; /* 0x000000080208722b */ /* 0x002e4c0000000002 */ /*2c00*/ DFMA R2, -R4, R8, 1 ; /* 0x3ff000000402742b */ /* 0x002e4c0000000108 */ /*2c10*/ DFMA R2, R8, R2, R8 ; /* 0x000000020802722b */ /* 0x002e4c0000000008 */ /*2c20*/ DMUL R8, R46, R2 ; /* 0x000000022e087228 */ /* 0x002e4c0000000000 */ /*2c30*/ DFMA R22, -R4, R8, R46 ; /* 0x000000080416722b */ /* 0x002e4c000000012e */ /*2c40*/ DFMA R2, R2, R22, R8 ; /* 0x000000160202722b */ /* 0x002e540000000008 */ /*2c50*/ FFMA R8, RZ, R5, R3 ; /* 0x00000005ff087223 */ /* 0x002fca0000000003 */ /*2c60*/ FSETP.GT.AND P0, PT, |R8|, 1.469367938527859385e-39, PT ; /* 0x001000000800780b */ /* 0x000fda0003f04200 */ /*2c70*/ @P0 BRA P1, 0x2d00 ; /* 0x0000008000000947 */ /* 0x000fea0000800000 */ /*2c80*/ IMAD.MOV.U32 R8, RZ, RZ, R46 ; /* 0x000000ffff087224 */ /* 0x000fe200078e002e */ /*2c90*/ MOV R14, 0x2ce0 ; /* 0x00002ce0000e7802 */ /* 0x000fe20000000f00 */ /*2ca0*/ IMAD.MOV.U32 R9, RZ, RZ, R47 ; /* 0x000000ffff097224 */ /* 0x000fe400078e002f */ /*2cb0*/ IMAD.MOV.U32 R24, RZ, RZ, R4 ; /* 0x000000ffff187224 */ /* 0x000fe400078e0004 */ /*2cc0*/ IMAD.MOV.U32 R25, RZ, RZ, R5 ; /* 0x000000ffff197224 */ /* 0x000fe400078e0005 */ /*2cd0*/ CALL.REL.NOINC 0x38b0 ; /* 0x00000bd000007944 */ /* 0x001fea0003c00000 */ /*2ce0*/ IMAD.MOV.U32 R2, RZ, RZ, R30 ; /* 0x000000ffff027224 */ /* 0x000fe400078e001e */ /*2cf0*/ IMAD.MOV.U32 R3, RZ, RZ, R31 ; /* 0x000000ffff037224 */ /* 0x000fe400078e001f */ /*2d00*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2d10*/ MUFU.RCP64H R5, R39 ; /* 0x0000002700057308 */ /* 0x000e620000001800 */ /*2d20*/ IMAD.MOV.U32 R4, RZ, RZ, 0x1 ; /* 0x00000001ff047424 */ /* 0x000fe200078e00ff */ /*2d30*/ DADD R36, -R18, R36 ; /* 0x0000000012247229 */ /* 0x000ea20000000124 */ /*2d40*/ BSSY B1, 0x2eb0 ; /* 0x0000016000017945 */ /* 0x000fea0003800000 */ /*2d50*/ DMUL R36, R36, R2 ; /* 0x0000000224247228 */ /* 0x004e880000000000 */ /*2d60*/ DFMA R8, R4, -R38, 1 ; /* 0x3ff000000408742b */ /* 0x002e4c0000000826 */ /*2d70*/ FSETP.GEU.AND P1, PT, |R37|, 6.5827683646048100446e-37, PT ; /* 0x036000002500780b */ /* 0x004fe20003f2e200 */ /*2d80*/ DFMA R8, R8, R8, R8 ; /* 0x000000080808722b */ /* 0x002e4c0000000008 */ /*2d90*/ DFMA R8, R4, R8, R4 ; /* 0x000000080408722b */ /* 0x002e4c0000000004 */ /*2da0*/ DFMA R4, R8, -R38, 1 ; /* 0x3ff000000804742b */ /* 0x002e4c0000000826 */ /*2db0*/ DFMA R4, R8, R4, R8 ; /* 0x000000040804722b */ /* 0x002e4c0000000008 */ /*2dc0*/ DMUL R8, R36, R4 ; /* 0x0000000424087228 */ /* 0x002e4c0000000000 */ /*2dd0*/ DFMA R22, R8, -R38, R36 ; /* 0x800000260816722b */ /* 0x002e4c0000000024 */ /*2de0*/ DFMA R8, R4, R22, R8 ; /* 0x000000160408722b */ /* 0x002e540000000008 */ /*2df0*/ FFMA R4, RZ, R39, R9 ; /* 0x00000027ff047223 */ /* 0x002fca0000000009 */ /*2e00*/ FSETP.GT.AND P0, PT, |R4|, 1.469367938527859385e-39, PT ; /* 0x001000000400780b */ /* 0x000fda0003f04200 */ /*2e10*/ @P0 BRA P1, 0x2ea0 ; /* 0x0000008000000947 */ /* 0x000fea0000800000 */ /*2e20*/ IMAD.MOV.U32 R8, RZ, RZ, R36 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0024 */ /*2e30*/ MOV R14, 0x2e80 ; /* 0x00002e80000e7802 */ /* 0x000fe20000000f00 */ /*2e40*/ IMAD.MOV.U32 R9, RZ, RZ, R37 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0025 */ /*2e50*/ IMAD.MOV.U32 R24, RZ, RZ, R38 ; /* 0x000000ffff187224 */ /* 0x000fe400078e0026 */ /*2e60*/ IMAD.MOV.U32 R25, RZ, RZ, R39 ; /* 0x000000ffff197224 */ /* 0x000fe400078e0027 */ /*2e70*/ CALL.REL.NOINC 0x38b0 ; /* 0x00000a3000007944 */ /* 0x001fea0003c00000 */ /*2e80*/ IMAD.MOV.U32 R8, RZ, RZ, R30 ; /* 0x000000ffff087224 */ /* 0x000fe400078e001e */ /*2e90*/ IMAD.MOV.U32 R9, RZ, RZ, R31 ; /* 0x000000ffff097224 */ /* 0x000fe400078e001f */ /*2ea0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2eb0*/ MUFU.RCP64H R5, R21 ; /* 0x0000001500057308 */ /* 0x000e620000001800 */ /*2ec0*/ IMAD.MOV.U32 R4, RZ, RZ, 0x1 ; /* 0x00000001ff047424 */ /* 0x000fe200078e00ff */ /*2ed0*/ FSETP.GEU.AND P1, PT, |R9|, 6.5827683646048100446e-37, PT ; /* 0x036000000900780b */ /* 0x000fe20003f2e200 */ /*2ee0*/ BSSY B1, 0x3010 ; /* 0x0000012000017945 */ /* 0x000fe80003800000 */ /*2ef0*/ DFMA R22, -R20, R4, 1 ; /* 0x3ff000001416742b */ /* 0x002e4c0000000104 */ /*2f00*/ DFMA R22, R22, R22, R22 ; /* 0x000000161616722b */ /* 0x002e4c0000000016 */ /*2f10*/ DFMA R22, R4, R22, R4 ; /* 0x000000160416722b */ /* 0x002e4c0000000004 */ /*2f20*/ DFMA R4, -R20, R22, 1 ; /* 0x3ff000001404742b */ /* 0x002e4c0000000116 */ /*2f30*/ DFMA R4, R22, R4, R22 ; /* 0x000000041604722b */ /* 0x002e4c0000000016 */ /*2f40*/ DMUL R22, R4, R8 ; /* 0x0000000804167228 */ /* 0x002e4c0000000000 */ /*2f50*/ DFMA R24, -R20, R22, R8 ; /* 0x000000161418722b */ /* 0x002e4c0000000108 */ /*2f60*/ DFMA R4, R4, R24, R22 ; /* 0x000000180404722b */ /* 0x002e540000000016 */ /*2f70*/ FFMA R14, RZ, R21, R5 ; /* 0x00000015ff0e7223 */ /* 0x002fca0000000005 */ /*2f80*/ FSETP.GT.AND P0, PT, |R14|, 1.469367938527859385e-39, PT ; /* 0x001000000e00780b */ /* 0x000fda0003f04200 */ /*2f90*/ @P0 BRA P1, 0x3000 ; /* 0x0000006000000947 */ /* 0x000fea0000800000 */ /*2fa0*/ IMAD.MOV.U32 R24, RZ, RZ, R20 ; /* 0x000000ffff187224 */ /* 0x000fe200078e0014 */ /*2fb0*/ MOV R14, 0x2fe0 ; /* 0x00002fe0000e7802 */ /* 0x000fe20000000f00 */ /*2fc0*/ IMAD.MOV.U32 R25, RZ, RZ, R21 ; /* 0x000000ffff197224 */ /* 0x000fe400078e0015 */ /*2fd0*/ CALL.REL.NOINC 0x38b0 ; /* 0x000008d000007944 */ /* 0x001fea0003c00000 */ /*2fe0*/ IMAD.MOV.U32 R4, RZ, RZ, R30 ; /* 0x000000ffff047224 */ /* 0x000fe400078e001e */ /*2ff0*/ IMAD.MOV.U32 R5, RZ, RZ, R31 ; /* 0x000000ffff057224 */ /* 0x000fe400078e001f */ /*3000*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3010*/ MUFU.RCP64H R9, R39 ; /* 0x0000002700097308 */ /* 0x000e620000001800 */ /*3020*/ IMAD.MOV.U32 R8, RZ, RZ, 0x1 ; /* 0x00000001ff087424 */ /* 0x000fe200078e00ff */ /*3030*/ DADD R34, -R16, R34 ; /* 0x0000000010227229 */ /* 0x000ea20000000122 */ /*3040*/ BSSY B1, 0x31b0 ; /* 0x0000016000017945 */ /* 0x000fea0003800000 */ /*3050*/ DMUL R34, R34, R2 ; /* 0x0000000222227228 */ /* 0x004e880000000000 */ /*3060*/ DFMA R22, R8, -R38, 1 ; /* 0x3ff000000816742b */ /* 0x002e4c0000000826 */ /*3070*/ FSETP.GEU.AND P1, PT, |R35|, 6.5827683646048100446e-37, PT ; /* 0x036000002300780b */ /* 0x004fe20003f2e200 */ /*3080*/ DFMA R22, R22, R22, R22 ; /* 0x000000161616722b */ /* 0x002e4c0000000016 */ /*3090*/ DFMA R22, R8, R22, R8 ; /* 0x000000160816722b */ /* 0x002e4c0000000008 */ /*30a0*/ DFMA R8, R22, -R38, 1 ; /* 0x3ff000001608742b */ /* 0x002e4c0000000826 */ /*30b0*/ DFMA R22, R22, R8, R22 ; /* 0x000000081616722b */ /* 0x002e4c0000000016 */ /*30c0*/ DMUL R2, R22, R34 ; /* 0x0000002216027228 */ /* 0x002e4c0000000000 */ /*30d0*/ DFMA R8, R2, -R38, R34 ; /* 0x800000260208722b */ /* 0x002e4c0000000022 */ /*30e0*/ DFMA R2, R22, R8, R2 ; /* 0x000000081602722b */ /* 0x002e540000000002 */ /*30f0*/ FFMA R8, RZ, R39, R3 ; /* 0x00000027ff087223 */ /* 0x002fca0000000003 */ /*3100*/ FSETP.GT.AND P0, PT, |R8|, 1.469367938527859385e-39, PT ; /* 0x001000000800780b */ /* 0x000fda0003f04200 */ /*3110*/ @P0 BRA P1, 0x31a0 ; /* 0x0000008000000947 */ /* 0x000fea0000800000 */ /*3120*/ IMAD.MOV.U32 R8, RZ, RZ, R34 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0022 */ /*3130*/ MOV R14, 0x3180 ; /* 0x00003180000e7802 */ /* 0x000fe20000000f00 */ /*3140*/ IMAD.MOV.U32 R9, RZ, RZ, R35 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0023 */ /*3150*/ IMAD.MOV.U32 R24, RZ, RZ, R38 ; /* 0x000000ffff187224 */ /* 0x000fe400078e0026 */ /*3160*/ IMAD.MOV.U32 R25, RZ, RZ, R39 ; /* 0x000000ffff197224 */ /* 0x000fe400078e0027 */ /*3170*/ CALL.REL.NOINC 0x38b0 ; /* 0x0000073000007944 */ /* 0x001fea0003c00000 */ /*3180*/ IMAD.MOV.U32 R2, RZ, RZ, R30 ; /* 0x000000ffff027224 */ /* 0x000fe400078e001e */ /*3190*/ IMAD.MOV.U32 R3, RZ, RZ, R31 ; /* 0x000000ffff037224 */ /* 0x000fe400078e001f */ /*31a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*31b0*/ MUFU.RCP64H R9, R21 ; /* 0x0000001500097308 */ /* 0x000e620000001800 */ /*31c0*/ IMAD.MOV.U32 R8, RZ, RZ, 0x1 ; /* 0x00000001ff087424 */ /* 0x000fe200078e00ff */ /*31d0*/ FSETP.GEU.AND P1, PT, |R3|, 6.5827683646048100446e-37, PT ; /* 0x036000000300780b */ /* 0x000fe20003f2e200 */ /*31e0*/ BSSY B1, 0x3330 ; /* 0x0000014000017945 */ /* 0x000fe80003800000 */ /*31f0*/ DFMA R22, -R20, R8, 1 ; /* 0x3ff000001416742b */ /* 0x002e4c0000000108 */ /*3200*/ DFMA R22, R22, R22, R22 ; /* 0x000000161616722b */ /* 0x002e4c0000000016 */ /*3210*/ DFMA R22, R8, R22, R8 ; /* 0x000000160816722b */ /* 0x002e4c0000000008 */ /*3220*/ DFMA R8, -R20, R22, 1 ; /* 0x3ff000001408742b */ /* 0x002e4c0000000116 */ /*3230*/ DFMA R24, R22, R8, R22 ; /* 0x000000081618722b */ /* 0x002e4c0000000016 */ /*3240*/ DMUL R8, R24, R2 ; /* 0x0000000218087228 */ /* 0x002e4c0000000000 */ /*3250*/ DFMA R22, -R20, R8, R2 ; /* 0x000000081416722b */ /* 0x002e4c0000000102 */ /*3260*/ DFMA R8, R24, R22, R8 ; /* 0x000000161808722b */ /* 0x002e540000000008 */ /*3270*/ FFMA R14, RZ, R21, R9 ; /* 0x00000015ff0e7223 */ /* 0x002fca0000000009 */ /*3280*/ FSETP.GT.AND P0, PT, |R14|, 1.469367938527859385e-39, PT ; /* 0x001000000e00780b */ /* 0x000fda0003f04200 */ /*3290*/ @P0 BRA P1, 0x3320 ; /* 0x0000008000000947 */ /* 0x000fea0000800000 */ /*32a0*/ IMAD.MOV.U32 R8, RZ, RZ, R2 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0002 */ /*32b0*/ MOV R14, 0x3300 ; /* 0x00003300000e7802 */ /* 0x000fe20000000f00 */ /*32c0*/ IMAD.MOV.U32 R9, RZ, RZ, R3 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0003 */ /*32d0*/ IMAD.MOV.U32 R24, RZ, RZ, R20 ; /* 0x000000ffff187224 */ /* 0x000fe400078e0014 */ /*32e0*/ IMAD.MOV.U32 R25, RZ, RZ, R21 ; /* 0x000000ffff197224 */ /* 0x000fe400078e0015 */ /*32f0*/ CALL.REL.NOINC 0x38b0 ; /* 0x000005b000007944 */ /* 0x001fea0003c00000 */ /*3300*/ IMAD.MOV.U32 R8, RZ, RZ, R30 ; /* 0x000000ffff087224 */ /* 0x000fe400078e001e */ /*3310*/ IMAD.MOV.U32 R9, RZ, RZ, R31 ; /* 0x000000ffff097224 */ /* 0x000fe400078e001f */ /*3320*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3330*/ IADD3 R0, R0, 0x1, RZ ; /* 0x0000000100007810 */ /* 0x000fe20007ffe0ff */ /*3340*/ DADD R12, R4, R12 ; /* 0x00000000040c7229 */ /* 0x0002a2000000000c */ /*3350*/ IADD3 R40, P1, R40, 0x8, RZ ; /* 0x0000000828287810 */ /* 0x000fc40007f3e0ff */ /*3360*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x1a8], PT ; /* 0x00006a0000007a0c */ /* 0x000fe20003f06270 */ /*3370*/ DADD R10, R8, R10 ; /* 0x00000000080a7229 */ /* 0x0002e2000000000a */ /*3380*/ IADD3 R42, P2, R42, 0x8, RZ ; /* 0x000000082a2a7810 */ /* 0x000fe20007f5e0ff */ /*3390*/ IMAD.X R41, RZ, RZ, R41, P1 ; /* 0x000000ffff297224 */ /* 0x000fe200008e0629 */ /*33a0*/ IADD3 R44, P3, R44, 0x8, RZ ; /* 0x000000082c2c7810 */ /* 0x000fc60007f7e0ff */ /*33b0*/ IMAD.X R43, RZ, RZ, R43, P2 ; /* 0x000000ffff2b7224 */ /* 0x000fe400010e062b */ /*33c0*/ IMAD.X R45, RZ, RZ, R45, P3 ; /* 0x000000ffff2d7224 */ /* 0x000fc800018e062d */ /*33d0*/ @P0 CALL.REL.NOINC 0x33f0 ; /* 0x0000001000000944 */ /* 0x00efe20003c00000 */ /*33e0*/ BRA 0x2460 ; /* 0xfffff07000007947 */ /* 0x000fea000383ffff */ /*33f0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3400*/ IMAD.SHL.U32 R21, R15, 0x8, RZ ; /* 0x000000080f157824 */ /* 0x000fe200078e00ff */ /*3410*/ SHF.R.S32.HI R0, RZ, 0x1f, R15 ; /* 0x0000001fff007819 */ /* 0x000fc8000001140f */ /*3420*/ SHF.L.U64.HI R20, R15, 0x3, R0 ; /* 0x000000030f147819 */ /* 0x000fe40000010200 */ /*3430*/ IADD3 R18, P0, R21, c[0x0][0x198], RZ ; /* 0x0000660015127a10 */ /* 0x000fc80007f1e0ff */ /*3440*/ IADD3.X R19, R20, c[0x0][0x19c], RZ, P0, !PT ; /* 0x0000670014137a10 */ /* 0x000fca00007fe4ff */ /*3450*/ LDG.E.64 R2, [R18.64] ; /* 0x0000002412027981 */ /* 0x004ea2000c1e1b00 */ /*3460*/ IADD3 R16, P0, R21, c[0x0][0x1a0], RZ ; /* 0x0000680015107a10 */ /* 0x000fc80007f1e0ff */ /*3470*/ IADD3.X R17, R20, c[0x0][0x1a4], RZ, P0, !PT ; /* 0x0000690014117a10 */ /* 0x000fe200007fe4ff */ /*3480*/ DADD R2, R2, R12 ; /* 0x0000000002027229 */ /* 0x004e8e000000000c */ /*3490*/ STG.E.64 [R18.64], R2 ; /* 0x0000000212007986 */ /* 0x0045e8000c101b24 */ /*34a0*/ LDG.E.64 R4, [R16.64] ; /* 0x0000002410047981 */ /* 0x002f22000c1e1b00 */ /*34b0*/ IADD3 R14, P0, R21, c[0x0][0x188], RZ ; /* 0x00006200150e7a10 */ /* 0x000fc80007f1e0ff */ /*34c0*/ IADD3.X R15, R20, c[0x0][0x18c], RZ, P0, !PT ; /* 0x00006300140f7a10 */ /* 0x000fe200007fe4ff */ /*34d0*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x018e4e000000000a */ /*34e0*/ STG.E.64 [R16.64], R4 ; /* 0x0000000410007986 */ /* 0x0023e8000c101b24 */ /*34f0*/ LDG.E.64 R10, [R18.64] ; /* 0x00000024120a7981 */ /* 0x000ee8000c1e1b00 */ /*3500*/ LDG.E.64 R8, [R14.64] ; /* 0x000000240e087981 */ /* 0x000ee2000c1e1b00 */ /*3510*/ IADD3 R12, P0, R21, c[0x0][0x190], RZ ; /* 0x00006400150c7a10 */ /* 0x000fc80007f1e0ff */ /*3520*/ IADD3.X R13, R20, c[0x0][0x194], RZ, P0, !PT ; /* 0x00006500140d7a10 */ /* 0x000fe200007fe4ff */ /*3530*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x008ece000000000a */ /*3540*/ STG.E.64 [R14.64], R8 ; /* 0x000000080e007986 */ /* 0x0083e8000c101b24 */ /*3550*/ LDG.E.64 R10, [R16.64] ; /* 0x00000024100a7981 */ /* 0x000ee8000c1e1b00 */ /*3560*/ LDG.E.64 R2, [R12.64] ; /* 0x000000240c027981 */ /* 0x004ee4000c1e1b00 */ /*3570*/ DADD R2, R2, R10 ; /* 0x0000000002027229 */ /* 0x008e8e000000000a */ /*3580*/ STG.E.64 [R12.64], R2 ; /* 0x000000020c007986 */ /* 0x0043e8000c101b24 */ /*3590*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*35a0*/ S2R R16, SR_TID.X ; /* 0x0000000000107919 */ /* 0x002e640000002100 */ /*35b0*/ IMAD.SHL.U32 R24, R16.reuse, 0x8, RZ ; /* 0x0000000810187824 */ /* 0x042fe200078e00ff */ /*35c0*/ SHF.L.U64.HI R17, R16, 0x3, R0 ; /* 0x0000000310117819 */ /* 0x000fc80000010200 */ /*35d0*/ IADD3 R18, P0, R24.reuse, c[0x0][0x160], RZ ; /* 0x0000580018127a10 */ /* 0x040fe40007f1e0ff */ /*35e0*/ IADD3 R22, P1, R24, c[0x0][0x168], RZ ; /* 0x00005a0018167a10 */ /* 0x000fe40007f3e0ff */ /*35f0*/ IADD3.X R19, R17.reuse, c[0x0][0x164], RZ, P0, !PT ; /* 0x0000590011137a10 */ /* 0x040fe400007fe4ff */ /*3600*/ IADD3.X R23, R17, c[0x0][0x16c], RZ, P1, !PT ; /* 0x00005b0011177a10 */ /* 0x000fc60000ffe4ff */ /*3610*/ LDG.E.64 R2, [R18.64] ; /* 0x0000002412027981 */ /* 0x000ea8000c1e1b00 */ /*3620*/ LDG.E.64 R8, [R22.64] ; /* 0x0000002416087981 */ /* 0x000ee2000c1e1b00 */ /*3630*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*3640*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x8] ; /* 0x01000200ff047624 */ /* 0x000fe200078e00ff */ /*3650*/ ISETP.GE.AND P0, PT, R16, c[0x0][0x1a8], PT ; /* 0x00006a0010007a0c */ /* 0x000fe20003f06270 */ /*3660*/ STL [R1], R16 ; /* 0x0000001001007387 */ /* 0x0003e20000100800 */ /*3670*/ LDC.64 R10, c[0x4][R0] ; /* 0x01000000000a7b82 */ /* 0x0008220000000a00 */ /*3680*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0xc] ; /* 0x01000300ff057624 */ /* 0x000fe200078e00ff */ /*3690*/ P2R R0, PR, RZ, 0x1 ; /* 0x00000001ff007803 */ /* 0x010fe20000000000 */ /*36a0*/ STL.64 [R1+0x8], R2 ; /* 0x0000080201007387 */ /* 0x0043e80000100a00 */ /*36b0*/ STL.64 [R1+0x10], R8 ; /* 0x0000100801007387 */ /* 0x0083e80000100a00 */ /*36c0*/ LEPC R2 ; /* 0x000000000002734e */ /* 0x003fe20000000000 */ /*36d0*/ MOV R9, 0x3740 ; /* 0x0000374000097802 */ /* 0x000fc40000000f00 */ /*36e0*/ MOV R20, 0x36c0 ; /* 0x000036c000147802 */ /* 0x000fe40000000f00 */ /*36f0*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*3700*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*3710*/ IADD3 R20, P0, P1, -R20, R9, R2 ; /* 0x0000000914147210 */ /* 0x000fc8000791e102 */ /*3720*/ IADD3.X R21, ~R0, R21, R3, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2503 */ /*3730*/ CALL.ABS.NOINC R10 ; /* 0x000000000a007343 */ /* 0x000fea0003c00000 */ /*3740*/ ISETP.GE.AND P6, PT, R16, c[0x0][0x1a8], PT ; /* 0x00006a0010007a0c */ /* 0x000fda0003fc6270 */ /*3750*/ @P6 EXIT ; /* 0x000000000000694d */ /* 0x000fea0003800000 */ /*3760*/ IADD3 R2, P0, R24, c[0x0][0x188], RZ ; /* 0x0000620018027a10 */ /* 0x000fc80007f1e0ff */ /*3770*/ IADD3.X R3, R17, c[0x0][0x18c], RZ, P0, !PT ; /* 0x0000630011037a10 */ /* 0x000fcc00007fe4ff */ /*3780*/ LDG.E.64 R2, [R2.64] ; /* 0x0000002402027981 */ /* 0x000ea2000c1e1b00 */ /*3790*/ IADD3 R4, P0, R24, c[0x0][0x190], RZ ; /* 0x0000640018047a10 */ /* 0x000fc80007f1e0ff */ /*37a0*/ IADD3.X R5, R17.reuse, c[0x0][0x194], RZ, P0, !PT ; /* 0x0000650011057a10 */ /* 0x040fe400007fe4ff */ /*37b0*/ IADD3 R6, P0, R24.reuse, c[0x0][0x198], RZ ; /* 0x0000660018067a10 */ /* 0x040fe20007f1e0ff */ /*37c0*/ STG.E.64 [R18.64], R2 ; /* 0x0000000212007986 */ /* 0x0041e8000c101b24 */ /*37d0*/ LDG.E.64 R4, [R4.64] ; /* 0x0000002404047981 */ /* 0x000ea2000c1e1b00 */ /*37e0*/ IADD3.X R7, R17, c[0x0][0x19c], RZ, P0, !PT ; /* 0x0000670011077a10 */ /* 0x000fe400007fe4ff */ /*37f0*/ IADD3 R8, P0, R24, c[0x0][0x170], RZ ; /* 0x00005c0018087a10 */ /* 0x000fc40007f1e0ff */ /*3800*/ IADD3 R10, P1, R24.reuse, c[0x0][0x1a0], RZ ; /* 0x00006800180a7a10 */ /* 0x040fe20007f3e0ff */ /*3810*/ STG.E.64 [R22.64], R4 ; /* 0x0000000416007986 */ /* 0x004fe8000c101b24 */ /*3820*/ LDG.E.64 R6, [R6.64] ; /* 0x0000002406067981 */ /* 0x000ea2000c1e1b00 */ /*3830*/ IADD3.X R9, R17.reuse, c[0x0][0x174], RZ, P0, !PT ; /* 0x00005d0011097a10 */ /* 0x040fe400007fe4ff */ /*3840*/ IADD3.X R11, R17.reuse, c[0x0][0x1a4], RZ, P1, !PT ; /* 0x00006900110b7a10 */ /* 0x040fe40000ffe4ff */ /*3850*/ IADD3 R12, P0, R24, c[0x0][0x178], RZ ; /* 0x00005e00180c7a10 */ /* 0x000fe20007f1e0ff */ /*3860*/ STG.E.64 [R8.64], R6 ; /* 0x0000000608007986 */ /* 0x004fe8000c101b24 */ /*3870*/ LDG.E.64 R2, [R10.64] ; /* 0x000000240a027981 */ /* 0x001ea2000c1e1b00 */ /*3880*/ IADD3.X R13, R17, c[0x0][0x17c], RZ, P0, !PT ; /* 0x00005f00110d7a10 */ /* 0x000fca00007fe4ff */ /*3890*/ STG.E.64 [R12.64], R2 ; /* 0x000000020c007986 */ /* 0x004fe2000c101b24 */ /*38a0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*38b0*/ FSETP.GEU.AND P2, PT, |R9|, 1.469367938527859385e-39, PT ; /* 0x001000000900780b */ /* 0x000fe20003f4e200 */ /*38c0*/ IMAD.MOV.U32 R54, RZ, RZ, 0x1ca00000 ; /* 0x1ca00000ff367424 */ /* 0x000fe200078e00ff */ /*38d0*/ FSETP.GEU.AND P0, PT, |R25|.reuse, 1.469367938527859385e-39, PT ; /* 0x001000001900780b */ /* 0x040fe20003f0e200 */ /*38e0*/ IMAD.MOV.U32 R30, RZ, RZ, 0x1 ; /* 0x00000001ff1e7424 */ /* 0x000fe200078e00ff */ /*38f0*/ LOP3.LUT R22, R25, 0x800fffff, RZ, 0xc0, !PT ; /* 0x800fffff19167812 */ /* 0x000fe200078ec0ff */ /*3900*/ BSSY B3, 0x3e50 ; /* 0x0000054000037945 */ /* 0x000fe20003800000 */ /*3910*/ LOP3.LUT R56, R9, 0x7ff00000, RZ, 0xc0, !PT ; /* 0x7ff0000009387812 */ /* 0x000fe400078ec0ff */ /*3920*/ LOP3.LUT R23, R22, 0x3ff00000, RZ, 0xfc, !PT ; /* 0x3ff0000016177812 */ /* 0x000fe200078efcff */ /*3930*/ IMAD.MOV.U32 R22, RZ, RZ, R24 ; /* 0x000000ffff167224 */ /* 0x000fe200078e0018 */ /*3940*/ LOP3.LUT R55, R25, 0x7ff00000, RZ, 0xc0, !PT ; /* 0x7ff0000019377812 */ /* 0x000fc600078ec0ff */ /*3950*/ @!P2 LOP3.LUT R26, R25, 0x7ff00000, RZ, 0xc0, !PT ; /* 0x7ff00000191aa812 */ /* 0x000fe200078ec0ff */ /*3960*/ @!P2 IMAD.MOV.U32 R28, RZ, RZ, RZ ; /* 0x000000ffff1ca224 */ /* 0x000fe200078e00ff */ /*3970*/ @!P0 DMUL R22, R24, 8.98846567431157953865e+307 ; /* 0x7fe0000018168828 */ /* 0x000e220000000000 */ /*3980*/ ISETP.GE.U32.AND P1, PT, R56.reuse, R55, PT ; /* 0x000000373800720c */ /* 0x040fe40003f26070 */ /*3990*/ @!P2 ISETP.GE.U32.AND P3, PT, R56, R26, PT ; /* 0x0000001a3800a20c */ /* 0x000fe20003f66070 */ /*39a0*/ IMAD.MOV.U32 R26, RZ, RZ, R8 ; /* 0x000000ffff1a7224 */ /* 0x000fe200078e0008 */ /*39b0*/ SEL R27, R54.reuse, 0x63400000, !P1 ; /* 0x63400000361b7807 */ /* 0x040fe20004800000 */ /*39c0*/ MUFU.RCP64H R31, R23 ; /* 0x00000017001f7308 */ /* 0x001e220000001800 */ /*39d0*/ @!P2 SEL R29, R54, 0x63400000, !P3 ; /* 0x63400000361da807 */ /* 0x000fe40005800000 */ /*39e0*/ LOP3.LUT R27, R27, 0x800fffff, R9, 0xf8, !PT ; /* 0x800fffff1b1b7812 */ /* 0x000fc400078ef809 */ /*39f0*/ @!P2 LOP3.LUT R29, R29, 0x80000000, R9, 0xf8, !PT ; /* 0x800000001d1da812 */ /* 0x000fc800078ef809 */ /*3a00*/ @!P2 LOP3.LUT R29, R29, 0x100000, RZ, 0xfc, !PT ; /* 0x001000001d1da812 */ /* 0x000fcc00078efcff */ /*3a10*/ @!P2 DFMA R26, R26, 2, -R28 ; /* 0x400000001a1aa82b */ /* 0x000fc8000000081c */ /*3a20*/ DFMA R28, R30, -R22, 1 ; /* 0x3ff000001e1c742b */ /* 0x001e0c0000000816 */ /*3a30*/ DFMA R28, R28, R28, R28 ; /* 0x0000001c1c1c722b */ /* 0x001e0c000000001c */ /*3a40*/ DFMA R28, R30, R28, R30 ; /* 0x0000001c1e1c722b */ /* 0x001e0c000000001e */ /*3a50*/ DFMA R30, R28, -R22, 1 ; /* 0x3ff000001c1e742b */ /* 0x001e0c0000000816 */ /*3a60*/ DFMA R28, R28, R30, R28 ; /* 0x0000001e1c1c722b */ /* 0x001e0c000000001c */ /*3a70*/ DMUL R30, R28, R26 ; /* 0x0000001a1c1e7228 */ /* 0x001e0c0000000000 */ /*3a80*/ DFMA R52, R30, -R22, R26 ; /* 0x800000161e34722b */ /* 0x001e0c000000001a */ /*3a90*/ DFMA R28, R28, R52, R30 ; /* 0x000000341c1c722b */ /* 0x001064000000001e */ /*3aa0*/ IMAD.MOV.U32 R53, RZ, RZ, R56 ; /* 0x000000ffff357224 */ /* 0x001fe200078e0038 */ /*3ab0*/ @!P2 LOP3.LUT R53, R27, 0x7ff00000, RZ, 0xc0, !PT ; /* 0x7ff000001b35a812 */ /* 0x000fe200078ec0ff */ /*3ac0*/ IMAD.MOV.U32 R52, RZ, RZ, R55 ; /* 0x000000ffff347224 */ /* 0x000fe200078e0037 */ /*3ad0*/ @!P0 LOP3.LUT R52, R23, 0x7ff00000, RZ, 0xc0, !PT ; /* 0x7ff0000017348812 */ /* 0x000fe400078ec0ff */ /*3ae0*/ IADD3 R30, R53, -0x1, RZ ; /* 0xffffffff351e7810 */ /* 0x000fc80007ffe0ff */ /*3af0*/ ISETP.GT.U32.AND P0, PT, R30, 0x7feffffe, PT ; /* 0x7feffffe1e00780c */ /* 0x000fe40003f04070 */ /*3b00*/ IADD3 R30, R52, -0x1, RZ ; /* 0xffffffff341e7810 */ /* 0x000fc80007ffe0ff */ /*3b10*/ ISETP.GT.U32.OR P0, PT, R30, 0x7feffffe, P0 ; /* 0x7feffffe1e00780c */ /* 0x000fda0000704470 */ /*3b20*/ @P0 BRA 0x3cf0 ; /* 0x000001c000000947 */ /* 0x000fea0003800000 */ /*3b30*/ LOP3.LUT R9, R25, 0x7ff00000, RZ, 0xc0, !PT ; /* 0x7ff0000019097812 */ /* 0x002fc800078ec0ff */ /*3b40*/ ISETP.GE.U32.AND P0, PT, R56.reuse, R9, PT ; /* 0x000000093800720c */ /* 0x040fe20003f06070 */ /*3b50*/ IMAD.IADD R8, R56, 0x1, -R9 ; /* 0x0000000138087824 */ /* 0x000fc600078e0a09 */ /*3b60*/ SEL R9, R54, 0x63400000, !P0 ; /* 0x6340000036097807 */ /* 0x000fe40004000000 */ /*3b70*/ IMNMX R8, R8, -0x46a00000, !PT ; /* 0xb960000008087817 */ /* 0x000fc80007800200 */ /*3b80*/ IMNMX R8, R8, 0x46a00000, PT ; /* 0x46a0000008087817 */ /* 0x000fca0003800200 */ /*3b90*/ IMAD.IADD R52, R8, 0x1, -R9 ; /* 0x0000000108347824 */ /* 0x000fe400078e0a09 */ /*3ba0*/ IMAD.MOV.U32 R8, RZ, RZ, RZ ; /* 0x000000ffff087224 */ /* 0x000fc600078e00ff */ /*3bb0*/ IADD3 R9, R52, 0x7fe00000, RZ ; /* 0x7fe0000034097810 */ /* 0x000fcc0007ffe0ff */ /*3bc0*/ DMUL R30, R28, R8 ; /* 0x000000081c1e7228 */ /* 0x000e140000000000 */ /*3bd0*/ FSETP.GTU.AND P0, PT, |R31|, 1.469367938527859385e-39, PT ; /* 0x001000001f00780b */ /* 0x001fda0003f0c200 */ /*3be0*/ @P0 BRA 0x3e40 ; /* 0x0000025000000947 */ /* 0x000fea0003800000 */ /*3bf0*/ DFMA R22, R28, -R22, R26 ; /* 0x800000161c16722b */ /* 0x000e22000000001a */ /*3c00*/ IMAD.MOV.U32 R8, RZ, RZ, RZ ; /* 0x000000ffff087224 */ /* 0x000fd200078e00ff */ /*3c10*/ FSETP.NEU.AND P0, PT, R23.reuse, RZ, PT ; /* 0x000000ff1700720b */ /* 0x041fe40003f0d000 */ /*3c20*/ LOP3.LUT R25, R23, 0x80000000, R25, 0x48, !PT ; /* 0x8000000017197812 */ /* 0x000fc800078e4819 */ /*3c30*/ LOP3.LUT R9, R25, R9, RZ, 0xfc, !PT ; /* 0x0000000919097212 */ /* 0x000fce00078efcff */ /*3c40*/ @!P0 BRA 0x3e40 ; /* 0x000001f000008947 */ /* 0x000fea0003800000 */ /*3c50*/ IMAD.MOV R23, RZ, RZ, -R52 ; /* 0x000000ffff177224 */ /* 0x000fe200078e0a34 */ /*3c60*/ DMUL.RP R8, R28, R8 ; /* 0x000000081c087228 */ /* 0x000e220000008000 */ /*3c70*/ IMAD.MOV.U32 R22, RZ, RZ, RZ ; /* 0x000000ffff167224 */ /* 0x000fcc00078e00ff */ /*3c80*/ DFMA R22, R30, -R22, R28 ; /* 0x800000161e16722b */ /* 0x000e46000000001c */ /*3c90*/ LOP3.LUT R25, R9, R25, RZ, 0x3c, !PT ; /* 0x0000001909197212 */ /* 0x001fc600078e3cff */ /*3ca0*/ IADD3 R22, -R52, -0x43300000, RZ ; /* 0xbcd0000034167810 */ /* 0x002fc80007ffe1ff */ /*3cb0*/ FSETP.NEU.AND P0, PT, |R23|, R22, PT ; /* 0x000000161700720b */ /* 0x000fc80003f0d200 */ /*3cc0*/ FSEL R30, R8, R30, !P0 ; /* 0x0000001e081e7208 */ /* 0x000fe40004000000 */ /*3cd0*/ FSEL R31, R25, R31, !P0 ; /* 0x0000001f191f7208 */ /* 0x000fe20004000000 */ /*3ce0*/ BRA 0x3e40 ; /* 0x0000015000007947 */ /* 0x000fea0003800000 */ /*3cf0*/ DSETP.NAN.AND P0, PT, R8, R8, PT ; /* 0x000000080800722a */ /* 0x002e1c0003f08000 */ /*3d00*/ @P0 BRA 0x3e20 ; /* 0x0000011000000947 */ /* 0x001fea0003800000 */ /*3d10*/ DSETP.NAN.AND P0, PT, R24, R24, PT ; /* 0x000000181800722a */ /* 0x000e1c0003f08000 */ /*3d20*/ @P0 BRA 0x3df0 ; /* 0x000000c000000947 */ /* 0x001fea0003800000 */ /*3d30*/ ISETP.NE.AND P0, PT, R53, R52, PT ; /* 0x000000343500720c */ /* 0x000fe20003f05270 */ /*3d40*/ IMAD.MOV.U32 R30, RZ, RZ, 0x0 ; /* 0x00000000ff1e7424 */ /* 0x000fe400078e00ff */ /*3d50*/ IMAD.MOV.U32 R31, RZ, RZ, -0x80000 ; /* 0xfff80000ff1f7424 */ /* 0x000fd400078e00ff */ /*3d60*/ @!P0 BRA 0x3e40 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*3d70*/ ISETP.NE.AND P0, PT, R53, 0x7ff00000, PT ; /* 0x7ff000003500780c */ /* 0x000fe40003f05270 */ /*3d80*/ LOP3.LUT R31, R9, 0x80000000, R25, 0x48, !PT ; /* 0x80000000091f7812 */ /* 0x000fe400078e4819 */ /*3d90*/ ISETP.EQ.OR P0, PT, R52, RZ, !P0 ; /* 0x000000ff3400720c */ /* 0x000fda0004702670 */ /*3da0*/ @P0 LOP3.LUT R8, R31, 0x7ff00000, RZ, 0xfc, !PT ; /* 0x7ff000001f080812 */ /* 0x000fe200078efcff */ /*3db0*/ @!P0 IMAD.MOV.U32 R30, RZ, RZ, RZ ; /* 0x000000ffff1e8224 */ /* 0x000fe400078e00ff */ /*3dc0*/ @P0 IMAD.MOV.U32 R30, RZ, RZ, RZ ; /* 0x000000ffff1e0224 */ /* 0x000fe400078e00ff */ /*3dd0*/ @P0 IMAD.MOV.U32 R31, RZ, RZ, R8 ; /* 0x000000ffff1f0224 */ /* 0x000fe200078e0008 */ /*3de0*/ BRA 0x3e40 ; /* 0x0000005000007947 */ /* 0x000fea0003800000 */ /*3df0*/ LOP3.LUT R31, R25, 0x80000, RZ, 0xfc, !PT ; /* 0x00080000191f7812 */ /* 0x000fe200078efcff */ /*3e00*/ IMAD.MOV.U32 R30, RZ, RZ, R24 ; /* 0x000000ffff1e7224 */ /* 0x000fe200078e0018 */ /*3e10*/ BRA 0x3e40 ; /* 0x0000002000007947 */ /* 0x000fea0003800000 */ /*3e20*/ LOP3.LUT R31, R9, 0x80000, RZ, 0xfc, !PT ; /* 0x00080000091f7812 */ /* 0x000fe200078efcff */ /*3e30*/ IMAD.MOV.U32 R30, RZ, RZ, R8 ; /* 0x000000ffff1e7224 */ /* 0x000fe400078e0008 */ /*3e40*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*3e50*/ IMAD.MOV.U32 R8, RZ, RZ, R14 ; /* 0x000000ffff087224 */ /* 0x000fe400078e000e */ /*3e60*/ IMAD.MOV.U32 R9, RZ, RZ, 0x0 ; /* 0x00000000ff097424 */ /* 0x000fc800078e00ff */ /*3e70*/ RET.REL.NODEC R8 0x0 ; /* 0xffffc18008007950 */ /* 0x000fea0003c3ffff */ /*3e80*/ ISETP.GE.U32.AND P0, PT, R2, -0x3400000, PT ; /* 0xfcc000000200780c */ /* 0x000fe20003f06070 */ /*3e90*/ BSSY B4, 0x4100 ; /* 0x0000026000047945 */ /* 0x000fe20003800000 */ /*3ea0*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0003 */ /*3eb0*/ IMAD.MOV.U32 R2, RZ, RZ, R26 ; /* 0x000000ffff027224 */ /* 0x000fe400078e001a */ /*3ec0*/ IMAD.MOV.U32 R3, RZ, RZ, R27 ; /* 0x000000ffff037224 */ /* 0x000fce00078e001b */ /*3ed0*/ @!P0 BRA 0x3f60 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*3ee0*/ DFMA.RM R2, R2, R8, R22 ; /* 0x000000080202722b */ /* 0x000e140000004016 */ /*3ef0*/ IADD3 R8, P0, R2, 0x1, RZ ; /* 0x0000000102087810 */ /* 0x001fca0007f1e0ff */ /*3f00*/ IMAD.X R9, RZ, RZ, R3, P0 ; /* 0x000000ffff097224 */ /* 0x000fcc00000e0603 */ /*3f10*/ DFMA.RP R4, -R2, R8, R4 ; /* 0x000000080204722b */ /* 0x000e0c0000008104 */ /*3f20*/ DSETP.GT.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400722a */ /* 0x001e0c0003f04000 */ /*3f30*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*3f40*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe20000000000 */ /*3f50*/ BRA 0x40f0 ; /* 0x0000019000007947 */ /* 0x000fea0003800000 */ /*3f60*/ DSETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400722a */ /* 0x000e1c0003f05000 */ /*3f70*/ @!P0 BRA 0x40e0 ; /* 0x0000016000008947 */ /* 0x001fea0003800000 */ /*3f80*/ ISETP.GE.AND P0, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fda0003f06270 */ /*3f90*/ @!P0 IMAD.MOV.U32 R2, RZ, RZ, 0x0 ; /* 0x00000000ff028424 */ /* 0x000fe400078e00ff */ /*3fa0*/ @!P0 IMAD.MOV.U32 R3, RZ, RZ, -0x80000 ; /* 0xfff80000ff038424 */ /* 0x000fe200078e00ff */ /*3fb0*/ @!P0 BRA 0x40f0 ; /* 0x0000013000008947 */ /* 0x000fea0003800000 */ /*3fc0*/ ISETP.GT.AND P0, PT, R5, 0x7fefffff, PT ; /* 0x7fefffff0500780c */ /* 0x000fda0003f04270 */ /*3fd0*/ @P0 BRA 0x40e0 ; /* 0x0000010000000947 */ /* 0x000fea0003800000 */ /*3fe0*/ DMUL R2, R4, 8.11296384146066816958e+31 ; /* 0x4690000004027828 */ /* 0x0000620000000000 */ /*3ff0*/ IMAD.MOV.U32 R22, RZ, RZ, 0x0 ; /* 0x00000000ff167424 */ /* 0x000fe400078e00ff */ /*4000*/ IMAD.MOV.U32 R4, RZ, RZ, RZ ; /* 0x000000ffff047224 */ /* 0x001fe400078e00ff */ /*4010*/ IMAD.MOV.U32 R23, RZ, RZ, 0x3fd80000 ; /* 0x3fd80000ff177424 */ /* 0x000fe200078e00ff */ /*4020*/ MUFU.RSQ64H R5, R3 ; /* 0x0000000300057308 */ /* 0x002e260000001c00 */ /*4030*/ DMUL R8, R4, R4 ; /* 0x0000000404087228 */ /* 0x001e0c0000000000 */ /*4040*/ DFMA R8, R2, -R8, 1 ; /* 0x3ff000000208742b */ /* 0x001e0c0000000808 */ /*4050*/ DFMA R22, R8, R22, 0.5 ; /* 0x3fe000000816742b */ /* 0x001fc80000000016 */ /*4060*/ DMUL R8, R4, R8 ; /* 0x0000000804087228 */ /* 0x000e0c0000000000 */ /*4070*/ DFMA R8, R22, R8, R4 ; /* 0x000000081608722b */ /* 0x001e0c0000000004 */ /*4080*/ DMUL R4, R2, R8 ; /* 0x0000000802047228 */ /* 0x0010480000000000 */ /*4090*/ IADD3 R9, R9, -0x100000, RZ ; /* 0xfff0000009097810 */ /* 0x001fe40007ffe0ff */ /*40a0*/ DFMA R22, R4, -R4, R2 ; /* 0x800000040416722b */ /* 0x002e0c0000000002 */ /*40b0*/ DFMA R2, R8, R22, R4 ; /* 0x000000160802722b */ /* 0x001e140000000004 */ /*40c0*/ IADD3 R3, R3, -0x3500000, RZ ; /* 0xfcb0000003037810 */ /* 0x001fe20007ffe0ff */ /*40d0*/ BRA 0x40f0 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*40e0*/ DADD R2, R4, R4 ; /* 0x0000000004027229 */ /* 0x00004c0000000004 */ /*40f0*/ BSYNC B4 ; /* 0x0000000000047941 */ /* 0x000fea0003800000 */ /*4100*/ IMAD.MOV.U32 R4, RZ, RZ, R2 ; /* 0x000000ffff047224 */ /* 0x003fe400078e0002 */ /*4110*/ IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0003 */ /*4120*/ IMAD.MOV.U32 R2, RZ, RZ, R14 ; /* 0x000000ffff027224 */ /* 0x000fe400078e000e */ /*4130*/ IMAD.MOV.U32 R3, RZ, RZ, 0x0 ; /* 0x00000000ff037424 */ /* 0x000fc800078e00ff */ /*4140*/ RET.REL.NODEC R2 0x0 ; /* 0xffffbeb002007950 */ /* 0x000fea0003c3ffff */ /*4150*/ SHF.R.U32.HI R54, RZ, 0x14, R3 ; /* 0x00000014ff367819 */ /* 0x000fe20000011603 */ /*4160*/ IMAD.MOV.U32 R2, RZ, RZ, R4 ; /* 0x000000ffff027224 */ /* 0x000fc600078e0004 */ /*4170*/ ISETP.NE.AND P0, PT, R54, RZ, PT ; /* 0x000000ff3600720c */ /* 0x000fda0003f05270 */ /*4180*/ @!P0 DMUL R8, R2, 1.80143985094819840000e+16 ; /* 0x4350000002088828 */ /* 0x0000640000000000 */ /*4190*/ IMAD.MOV.U32 R2, RZ, RZ, R3 ; /* 0x000000ffff027224 */ /* 0x001fd000078e0003 */ /*41a0*/ @!P0 IMAD.MOV.U32 R2, RZ, RZ, R9 ; /* 0x000000ffff028224 */ /* 0x002fe200078e0009 */ /*41b0*/ @!P0 LEA.HI R54, R9, 0xffffffca, RZ, 0xc ; /* 0xffffffca09368811 */ /* 0x000fe200078f60ff */ /*41c0*/ @!P0 IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff048224 */ /* 0x000fc600078e0008 */ /*41d0*/ LOP3.LUT R2, R2, 0x800fffff, RZ, 0xc0, !PT ; /* 0x800fffff02027812 */ /* 0x000fc800078ec0ff */ /*41e0*/ LOP3.LUT R5, R2, 0x3ff00000, RZ, 0xfc, !PT ; /* 0x3ff0000002057812 */ /* 0x000fe200078efcff */ /*41f0*/ IMAD.MOV.U32 R2, RZ, RZ, RZ ; /* 0x000000ffff027224 */ /* 0x000fc600078e00ff */ /*4200*/ ISETP.GE.U32.AND P1, PT, R5, 0x3ff6a09f, PT ; /* 0x3ff6a09f0500780c */ /* 0x000fda0003f26070 */ /*4210*/ @P1 IADD3 R3, R5, -0x100000, RZ ; /* 0xfff0000005031810 */ /* 0x000fca0007ffe0ff */ /*4220*/ @P1 IMAD.MOV.U32 R5, RZ, RZ, R3 ; /* 0x000000ffff051224 */ /* 0x000fcc00078e0003 */ /*4230*/ DADD R24, R4, 1 ; /* 0x3ff0000004187429 */ /* 0x000e080000000000 */ /*4240*/ DADD R4, R4, -1 ; /* 0xbff0000004047429 */ /* 0x000fe40000000000 */ /*4250*/ MUFU.RCP64H R3, R25 ; /* 0x0000001900037308 */ /* 0x001e240000001800 */ /*4260*/ DFMA R22, -R24, R2, 1 ; /* 0x3ff000001816742b */ /* 0x001e0c0000000102 */ /*4270*/ DFMA R22, R22, R22, R22 ; /* 0x000000161616722b */ /* 0x001e0c0000000016 */ /*4280*/ DFMA R22, R2, R22, R2 ; /* 0x000000160216722b */ /* 0x001e0c0000000002 */ /*4290*/ DMUL R2, R22, R4 ; /* 0x0000000416027228 */ /* 0x001e0c0000000000 */ /*42a0*/ DFMA R2, R22, R4, R2 ; /* 0x000000041602722b */ /* 0x001e0c0000000002 */ /*42b0*/ DADD R26, R4, -R2 ; /* 0x00000000041a7229 */ /* 0x001e080000000802 */ /*42c0*/ DMUL R24, R2, R2 ; /* 0x0000000202187228 */ /* 0x000fc80000000000 */ /*42d0*/ DADD R26, R26, R26 ; /* 0x000000001a1a7229 */ /* 0x001e0c000000001a */ /*42e0*/ DFMA R4, R4, -R2, R26 ; /* 0x800000020404722b */ /* 0x001e0c000000001a */ /*42f0*/ DMUL R4, R22, R4 ; /* 0x0000000416047228 */ /* 0x0010640000000000 */ /*4300*/ IMAD.MOV.U32 R22, RZ, RZ, 0x7d2cafe2 ; /* 0x7d2cafe2ff167424 */ /* 0x001fe400078e00ff */ /*4310*/ IMAD.MOV.U32 R23, RZ, RZ, 0x3eb0f5ff ; /* 0x3eb0f5ffff177424 */ /* 0x000fcc00078e00ff */ /*4320*/ DFMA R22, R24, R22, c[0x2][0x8] ; /* 0x008002001816762b */ /* 0x000e220000000016 */ /*4330*/ IADD3 R29, R5, 0x100000, RZ ; /* 0x00100000051d7810 */ /* 0x002fe20007ffe0ff */ /*4340*/ IMAD.MOV.U32 R28, RZ, RZ, R4 ; /* 0x000000ffff1c7224 */ /* 0x000fc800078e0004 */ /*4350*/ DFMA R22, R24, R22, c[0x2][0x10] ; /* 0x008004001816762b */ /* 0x001e0c0000000016 */ /*4360*/ DFMA R22, R24, R22, c[0x2][0x18] ; /* 0x008006001816762b */ /* 0x001e0c0000000016 */ /*4370*/ DFMA R22, R24, R22, c[0x2][0x20] ; /* 0x008008001816762b */ /* 0x001e0c0000000016 */ /*4380*/ DFMA R22, R24, R22, c[0x2][0x28] ; /* 0x00800a001816762b */ /* 0x001e0c0000000016 */ /*4390*/ DFMA R26, R24, R22, c[0x2][0x30] ; /* 0x00800c00181a762b */ /* 0x001e0c0000000016 */ /*43a0*/ DFMA R22, R24, R26, c[0x2][0x38] ; /* 0x00800e001816762b */ /* 0x001e0c000000001a */ /*43b0*/ DADD R8, -R22, c[0x2][0x38] ; /* 0x00800e0016087629 */ /* 0x001e0c0000000100 */ /*43c0*/ DFMA R24, R24, R26, R8 ; /* 0x0000001a1818722b */ /* 0x001e080000000008 */ /*43d0*/ DMUL R26, R2, R2 ; /* 0x00000002021a7228 */ /* 0x000e480000000000 */ /*43e0*/ DADD R24, RZ, R24 ; /* 0x00000000ff187229 */ /* 0x001fc80000000018 */ /*43f0*/ DFMA R8, R2, R2, -R26 ; /* 0x000000020208722b */ /* 0x002e0c000000081a */ /*4400*/ DFMA R28, R2, R28, R8 ; /* 0x0000001c021c722b */ /* 0x001fc80000000008 */ /*4410*/ DMUL R8, R2, R26 ; /* 0x0000001a02087228 */ /* 0x000e0c0000000000 */ /*4420*/ DFMA R30, R2, R26, -R8 ; /* 0x0000001a021e722b */ /* 0x001e0c0000000808 */ /*4430*/ DFMA R26, R4, R26, R30 ; /* 0x0000001a041a722b */ /* 0x001e0c000000001e */ /*4440*/ DFMA R26, R2, R28, R26 ; /* 0x0000001c021a722b */ /* 0x001fc8000000001a */ /*4450*/ DADD R28, R24, c[0x2][0x40] ; /* 0x00801000181c7629 */ /* 0x000e0c0000000000 */ /*4460*/ DADD R24, R22, R28 ; /* 0x0000000016187229 */ /* 0x001e0c000000001c */ /*4470*/ DADD R22, R22, -R24 ; /* 0x0000000016167229 */ /* 0x001e0c0000000818 */ /*4480*/ DADD R28, R28, R22 ; /* 0x000000001c1c7229 */ /* 0x001fc80000000016 */ /*4490*/ DMUL R22, R24, R8 ; /* 0x0000000818167228 */ /* 0x000e0c0000000000 */ /*44a0*/ DFMA R30, R24, R8, -R22 ; /* 0x00000008181e722b */ /* 0x001e0c0000000816 */ /*44b0*/ DFMA R26, R24, R26, R30 ; /* 0x0000001a181a722b */ /* 0x001e0c000000001e */ /*44c0*/ DFMA R26, R28, R8, R26 ; /* 0x000000081c1a722b */ /* 0x001e0c000000001a */ /*44d0*/ DADD R24, R22, R26 ; /* 0x0000000016187229 */ /* 0x001e0c000000001a */ /*44e0*/ DADD R8, R2, R24 ; /* 0x0000000002087229 */ /* 0x001e080000000018 */ /*44f0*/ DADD R22, R22, -R24 ; /* 0x0000000016167229 */ /* 0x000e480000000818 */ /*4500*/ DADD R2, R2, -R8 ; /* 0x0000000002027229 */ /* 0x001e080000000808 */ /*4510*/ DADD R22, R26, R22 ; /* 0x000000001a167229 */ /* 0x002fc80000000016 */ /*4520*/ DADD R2, R24, R2 ; /* 0x0000000018027229 */ /* 0x0010640000000002 */ /*4530*/ IADD3 R24, R54.reuse, -0x3ff, RZ ; /* 0xfffffc0136187810 */ /* 0x041fe40007ffe0ff */ /*4540*/ @P1 IADD3 R24, R54, -0x3fe, RZ ; /* 0xfffffc0236181810 */ /* 0x000fe40007ffe0ff */ /*4550*/ DADD R22, R22, R2 ; /* 0x0000000016167229 */ /* 0x002e0c0000000002 */ /*4560*/ DADD R22, R4, R22 ; /* 0x0000000004167229 */ /* 0x0010640000000016 */ /*4570*/ LOP3.LUT R4, R24, 0x80000000, RZ, 0x3c, !PT ; /* 0x8000000018047812 */ /* 0x001fe200078e3cff */ /*4580*/ IMAD.MOV.U32 R5, RZ, RZ, 0x43300000 ; /* 0x43300000ff057424 */ /* 0x000fc600078e00ff */ /*4590*/ DADD R2, R8, R22 ; /* 0x0000000008027229 */ /* 0x002e080000000016 */ /*45a0*/ DADD R4, R4, c[0x2][0x48] ; /* 0x0080120004047629 */ /* 0x000e480000000000 */ /*45b0*/ DADD R24, R8, -R2 ; /* 0x0000000008187229 */ /* 0x001e080000000802 */ /*45c0*/ DFMA R8, R4, c[0x2][0x50], R2 ; /* 0x0080140004087a2b */ /* 0x002e480000000002 */ /*45d0*/ DADD R24, R22, R24 ; /* 0x0000000016187229 */ /* 0x001fc80000000018 */ /*45e0*/ DFMA R22, -R4, c[0x2][0x50], R8 ; /* 0x0080140004167a2b */ /* 0x002e0c0000000108 */ /*45f0*/ DADD R22, -R2, R22 ; /* 0x0000000002167229 */ /* 0x001e0c0000000116 */ /*4600*/ DADD R22, R24, -R22 ; /* 0x0000000018167229 */ /* 0x001e0c0000000816 */ /*4610*/ DFMA R22, R4, c[0x2][0x58], R22 ; /* 0x0080160004167a2b */ /* 0x001e0c0000000016 */ /*4620*/ DADD R4, R8, R22 ; /* 0x0000000008047229 */ /* 0x001e0c0000000016 */ /*4630*/ DADD R8, R8, -R4 ; /* 0x0000000008087229 */ /* 0x001e080000000804 */ /*4640*/ DMUL R2, R4, 2 ; /* 0x4000000004027828 */ /* 0x000e480000000000 */ /*4650*/ DADD R8, R22, R8 ; /* 0x0000000016087229 */ /* 0x0011e40000000008 */ /*4660*/ IMAD.MOV.U32 R22, RZ, RZ, 0x652b82fe ; /* 0x652b82feff167424 */ /* 0x001fe400078e00ff */ /*4670*/ DFMA R4, R4, 2, -R2 ; /* 0x400000000404782b */ /* 0x002e220000000802 */ /*4680*/ IMAD.MOV.U32 R23, RZ, RZ, 0x3ff71547 ; /* 0x3ff71547ff177424 */ /* 0x000fca00078e00ff */ /*4690*/ DFMA R4, R8, 2, R4 ; /* 0x400000000804782b */ /* 0x001e0c0000000004 */ /*46a0*/ DADD R8, R2, R4 ; /* 0x0000000002087229 */ /* 0x001e0c0000000004 */ /*46b0*/ DFMA R22, R8, R22, 6.75539944105574400000e+15 ; /* 0x433800000816742b */ /* 0x001e080000000016 */ /*46c0*/ FSETP.GEU.AND P0, PT, |R9|, 4.1917929649353027344, PT ; /* 0x4086232b0900780b */ /* 0x000fe40003f0e200 */ /*46d0*/ DADD R24, R22, -6.75539944105574400000e+15 ; /* 0xc338000016187429 */ /* 0x001e0c0000000000 */ /*46e0*/ DFMA R26, R24, c[0x2][0x60], R8 ; /* 0x00801800181a7a2b */ /* 0x001e0c0000000008 */ /*46f0*/ DFMA R24, R24, c[0x2][0x68], R26 ; /* 0x00801a0018187a2b */ /* 0x001064000000001a */ /*4700*/ IMAD.MOV.U32 R26, RZ, RZ, 0x69ce2bdf ; /* 0x69ce2bdfff1a7424 */ /* 0x001fe400078e00ff */ /*4710*/ IMAD.MOV.U32 R27, RZ, RZ, 0x3e5ade15 ; /* 0x3e5ade15ff1b7424 */ /* 0x000fcc00078e00ff */ /*4720*/ DFMA R26, R24, R26, c[0x2][0x70] ; /* 0x00801c00181a762b */ /* 0x002e0c000000001a */ /*4730*/ DFMA R26, R24, R26, c[0x2][0x78] ; /* 0x00801e00181a762b */ /* 0x001e0c000000001a */ /*4740*/ DFMA R26, R24, R26, c[0x2][0x80] ; /* 0x00802000181a762b */ /* 0x001e0c000000001a */ /*4750*/ DFMA R26, R24, R26, c[0x2][0x88] ; /* 0x00802200181a762b */ /* 0x001e0c000000001a */ /*4760*/ DFMA R26, R24, R26, c[0x2][0x90] ; /* 0x00802400181a762b */ /* 0x001e0c000000001a */ /*4770*/ DFMA R26, R24, R26, c[0x2][0x98] ; /* 0x00802600181a762b */ /* 0x001e0c000000001a */ /*4780*/ DFMA R26, R24, R26, c[0x2][0xa0] ; /* 0x00802800181a762b */ /* 0x001e0c000000001a */ /*4790*/ DFMA R26, R24, R26, c[0x2][0xa8] ; /* 0x00802a00181a762b */ /* 0x001e0c000000001a */ /*47a0*/ DFMA R26, R24, R26, c[0x2][0xb0] ; /* 0x00802c00181a762b */ /* 0x001e0c000000001a */ /*47b0*/ DFMA R26, R24, R26, 1 ; /* 0x3ff00000181a742b */ /* 0x001e0c000000001a */ /*47c0*/ DFMA R26, R24, R26, 1 ; /* 0x3ff00000181a742b */ /* 0x001e14000000001a */ /*47d0*/ IMAD R25, R22, 0x100000, R27 ; /* 0x0010000016197824 */ /* 0x001fe400078e021b */ /*47e0*/ IMAD.MOV.U32 R24, RZ, RZ, R26 ; /* 0x000000ffff187224 */ /* 0x000fe200078e001a */ /*47f0*/ @!P0 BRA 0x48c0 ; /* 0x000000c000008947 */ /* 0x000fea0003800000 */ /*4800*/ FSETP.GEU.AND P1, PT, |R9|, 4.2275390625, PT ; /* 0x408748000900780b */ /* 0x000fe20003f2e200 */ /*4810*/ DADD R24, R8, +INF ; /* 0x7ff0000008187429 */ /* 0x000fc80000000000 */ /*4820*/ DSETP.GEU.AND P0, PT, R8, RZ, PT ; /* 0x000000ff0800722a */ /* 0x000e0c0003f0e000 */ /*4830*/ FSEL R24, R24, RZ, P0 ; /* 0x000000ff18187208 */ /* 0x001fe40000000000 */ /*4840*/ @!P1 LEA.HI R23, R22, R22, RZ, 0x1 ; /* 0x0000001616179211 */ /* 0x000fe400078f08ff */ /*4850*/ FSEL R25, R25, RZ, P0 ; /* 0x000000ff19197208 */ /* 0x000fe40000000000 */ /*4860*/ @!P1 SHF.R.S32.HI R23, RZ, 0x1, R23 ; /* 0x00000001ff179819 */ /* 0x000fca0000011417 */ /*4870*/ @!P1 IMAD R27, R23, 0x100000, R27 ; /* 0x00100000171b9824 */ /* 0x000fe400078e021b */ /*4880*/ @!P1 IMAD.IADD R23, R22, 0x1, -R23 ; /* 0x0000000116179824 */ /* 0x000fe400078e0a17 */ /*4890*/ @!P1 IMAD.MOV.U32 R22, RZ, RZ, RZ ; /* 0x000000ffff169224 */ /* 0x000fc600078e00ff */ /*48a0*/ @!P1 LEA R23, R23, 0x3ff00000, 0x14 ; /* 0x3ff0000017179811 */ /* 0x000fcc00078ea0ff */ /*48b0*/ @!P1 DMUL R24, R26, R22 ; /* 0x000000161a189228 */ /* 0x0000540000000000 */ /*48c0*/ LOP3.LUT R22, R25, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff19167812 */ /* 0x003fe200078ec0ff */ /*48d0*/ DADD R2, R2, -R8 ; /* 0x0000000002027229 */ /* 0x000e060000000808 */ /*48e0*/ ISETP.NE.AND P0, PT, R22, 0x7ff00000, PT ; /* 0x7ff000001600780c */ /* 0x000fc60003f05270 */ /*48f0*/ DADD R2, R4, R2 ; /* 0x0000000004027229 */ /* 0x001e220000000002 */ /*4900*/ ISETP.EQ.AND P0, PT, R24, RZ, !P0 ; /* 0x000000ff1800720c */ /* 0x000fda0004702270 */ /*4910*/ @!P0 DFMA R24, R2, R24, R24 ; /* 0x000000180218822b */ /* 0x0010640000000018 */ /*4920*/ IMAD.MOV.U32 R2, RZ, RZ, R14 ; /* 0x000000ffff027224 */ /* 0x001fe400078e000e */ /*4930*/ IMAD.MOV.U32 R3, RZ, RZ, 0x0 ; /* 0x00000000ff037424 */ /* 0x000fc800078e00ff */ /*4940*/ RET.REL.NODEC R2 0x0 ; /* 0xffffb6b002007950 */ /* 0x002fea0003c3ffff */ /*4950*/ BRA 0x4950; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*4960*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*4970*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*4980*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*4990*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*49a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*49b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*49c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*49d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*49e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*49f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> #include <string.h> #include <stdlib.h> #include <math.h> #include <time.h> #define MAX_CHAR 100 #define DATAFILE "data.txt" #define RESULTSFILE "resultsCudal.txt" #define G 6.674e-11 #define NUM_ITER 1000 #define NUM_ITER_SHOW 50 __global__ void asteroid(double * gpu_x, double * gpu_y, double * gpu_vx, double * gpu_vy, double * gpu_m, double * gpu_x_new, double * gpu_y_new, double * gpu_vx_new, double * gpu_vy_new, int noOfObjects){ int i = threadIdx.x; // local or register // printf("Object %d: %d, %d\n", i, gpu_x[i], gpu_y[i]); if (i < noOfObjects){ gpu_x_new[i]=gpu_x[i]; gpu_y_new[i]=gpu_y[i]; gpu_vx_new[i]=gpu_vx[i]; gpu_vy_new[i]=gpu_vy[i]; } if (i < noOfObjects){ double ax_total=0; double ay_total=0; for (int j=0; j < noOfObjects; j++) { if (i==j) continue; double d = sqrt(pow( (gpu_x[i]-gpu_x[j]) ,2.0) + pow( (gpu_y[i]-gpu_y[j]) ,2.0)); double f = G*gpu_m[i]*gpu_m[j]/pow(d,2.0); double fx = f*(gpu_x[j]-gpu_x[i])/d; double ax = fx/gpu_m[i]; double fy = f*(gpu_y[j]-gpu_y[i])/d; double ay = fy/gpu_m[i]; ax_total += ax; ay_total += ay; } gpu_vx_new[i] += ax_total; gpu_vy_new[i] += ay_total; gpu_x_new[i] += gpu_vx_new[i]; gpu_y_new[i] += gpu_vy_new[i]; } // noOfObjects printf("Object %d: %d, %d\n", i, gpu_x[i], gpu_y[i]); if (i < noOfObjects){ gpu_x[i]=gpu_x_new[i]; gpu_y[i]=gpu_y_new[i]; gpu_vx[i]=gpu_vx_new[i]; gpu_vy[i]=gpu_vy_new[i]; } } int main(){ clock_t start, end; double time_used; char str[MAX_CHAR]; FILE *file; int noOfObjects; int i; file = fopen( DATAFILE , "r"); fscanf(file,"%s",str); noOfObjects = atoi(str); printf("Number of objects: %d\n",noOfObjects); const int ARRAY_BYTES = noOfObjects * sizeof(double); double *x = (double *) malloc(ARRAY_BYTES); double *y = (double *) malloc(ARRAY_BYTES); double *vx = (double *) malloc(ARRAY_BYTES); double *vy = (double *) malloc(ARRAY_BYTES); double *m = (double *) malloc(ARRAY_BYTES); double *x0 = (double *) malloc(ARRAY_BYTES); double *y0 = (double *) malloc(ARRAY_BYTES); double *vx0 = (double *) malloc(ARRAY_BYTES); double *vy0 = (double *) malloc(ARRAY_BYTES); double *x_new = (double *) malloc(ARRAY_BYTES); double *y_new = (double *) malloc(ARRAY_BYTES); double *vx_new = (double *) malloc(ARRAY_BYTES); double *vy_new = (double *) malloc(ARRAY_BYTES); printf("\n"); // declare GPU memory pointers double * gpu_x; double * gpu_y; double * gpu_vx; double * gpu_vy; double * gpu_m; double * gpu_x_new; double * gpu_y_new; double * gpu_vx_new; double * gpu_vy_new; // launch the kernel for (i=0; i < noOfObjects; i++) { fscanf(file,"%s",str); x[i] = atof(str); x0[i] = atof(str); fscanf(file,"%s",str); y[i] = atof(str); y0[i] = atof(str); fscanf(file,"%s",str); vx[i] = atof(str); vx0[i] = atof(str); fscanf(file,"%s",str); vy[i] = atof(str); vy0[i] = atof(str); fscanf(file,"%s",str); m[i] = atof(str); } fclose(file); // allocate GPU memory hipMalloc((void**) &gpu_x, ARRAY_BYTES); hipMalloc((void**) &gpu_y, ARRAY_BYTES); hipMalloc((void**) &gpu_vx, ARRAY_BYTES); hipMalloc((void**) &gpu_vy, ARRAY_BYTES); hipMalloc((void**) &gpu_m, ARRAY_BYTES); hipMalloc((void**) &gpu_x_new, ARRAY_BYTES); hipMalloc((void**) &gpu_y_new, ARRAY_BYTES); hipMalloc((void**) &gpu_vx_new, ARRAY_BYTES); hipMalloc((void**) &gpu_vy_new, ARRAY_BYTES); // transfer the array to the GPU hipMemcpy(gpu_x, x, ARRAY_BYTES, hipMemcpyHostToDevice); hipMemcpy(gpu_y, y, ARRAY_BYTES, hipMemcpyHostToDevice); hipMemcpy(gpu_vx, vx, ARRAY_BYTES, hipMemcpyHostToDevice); hipMemcpy(gpu_vy, vy, ARRAY_BYTES, hipMemcpyHostToDevice); hipMemcpy(gpu_m, m, ARRAY_BYTES, hipMemcpyHostToDevice); hipMemcpy(gpu_x_new, x_new, ARRAY_BYTES, hipMemcpyHostToDevice); hipMemcpy(gpu_y_new, y_new, ARRAY_BYTES, hipMemcpyHostToDevice); hipMemcpy(gpu_vx_new, vx_new, ARRAY_BYTES, hipMemcpyHostToDevice); hipMemcpy(gpu_vy_new, vy_new, ARRAY_BYTES, hipMemcpyHostToDevice); start=clock(); for (int niter=0; niter<NUM_ITER; niter++) { asteroid<<<1, noOfObjects>>>(gpu_x, gpu_y, gpu_vx, gpu_vy, gpu_m, gpu_x_new, gpu_y_new, gpu_vx_new, gpu_vy_new, noOfObjects); //printf("ola k ase \n\n, %d", niter); if (niter%NUM_ITER_SHOW == 0) printf("Iteration %d/%d\n", niter, NUM_ITER); } // nIter end=clock(); // copy back the result array to the CPU hipMemcpy(x, gpu_x, noOfObjects*sizeof(double), hipMemcpyDeviceToHost); hipMemcpy(y, gpu_y, noOfObjects*sizeof(double), hipMemcpyDeviceToHost); hipMemcpy(vx, gpu_vx, noOfObjects*sizeof(double), hipMemcpyDeviceToHost); hipMemcpy(vy, gpu_vy, noOfObjects*sizeof(double), hipMemcpyDeviceToHost); hipMemcpy(m, gpu_m, noOfObjects*sizeof(double), hipMemcpyDeviceToHost); hipMemcpy(x_new, gpu_x_new, noOfObjects*sizeof(double), hipMemcpyDeviceToHost); hipMemcpy(y_new, gpu_y_new, noOfObjects*sizeof(double), hipMemcpyDeviceToHost); hipMemcpy(vx_new, gpu_vx_new, noOfObjects*sizeof(double), hipMemcpyDeviceToHost); hipMemcpy(vy_new, gpu_vy_new, noOfObjects*sizeof(double), hipMemcpyDeviceToHost); file = fopen( RESULTSFILE , "w"); fprintf(file, "Movement of objects\n"); fprintf(file, "-------------------\n"); for (i=0; i<noOfObjects; i++) { double mov = sqrt(pow( (x0[i]-x[i]) ,2.0) + pow( (y0[i]-y[i]) ,2.0)); fprintf(file," Object %i - %f meters\n", i, mov); } int hours = NUM_ITER/3600; int mins = (NUM_ITER - hours*3600)/60; int secs = (NUM_ITER - hours*3600 - mins*60); fprintf(file,"Time elapsed: %i seconds (%i hours, %i minutes, %i seconds)\n",NUM_ITER, hours, mins, secs); time_used = ((double)(end-start)) / CLOCKS_PER_SEC; fprintf(file,"Processing time: %f sec.\n",time_used); fclose(file); // // copy back the result array to the CPU // cudaMemcpy(h_out, d_out, ARRAY_BYTES, cudaMemcpyDeviceToHost); // // print out the resulting array // for (int i =0; i < ARRAY_SIZE; i++) { // printf("%f", h_out[i]); // printf(((i % 4) != 3) ? "\t" : "\n"); // } hipFree(gpu_x); hipFree(gpu_y); hipFree(gpu_vx); hipFree(gpu_vy); hipFree(gpu_m); hipFree(gpu_x_new); hipFree(gpu_y_new); hipFree(gpu_vx_new); hipFree(gpu_vy_new); } // main
.text .file "SimulateAsteroidsParallel.hip" .globl _Z23__device_stub__asteroidPdS_S_S_S_S_S_S_S_i # -- Begin function _Z23__device_stub__asteroidPdS_S_S_S_S_S_S_S_i .type _Z23__device_stub__asteroidPdS_S_S_S_S_S_S_S_i,@function _Z23__device_stub__asteroidPdS_S_S_S_S_S_S_S_i: # @_Z23__device_stub__asteroidPdS_S_S_S_S_S_S_S_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $176, %rsp .cfi_def_cfa_offset 224 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 56(%rsp), %rax movq %rdi, (%rax) leaq 48(%rsp), %rdi movq %rsi, (%rdi) leaq 40(%rsp), %rsi movq %rdx, (%rsi) leaq 32(%rsp), %rdx movq %rcx, (%rdx) leaq 24(%rsp), %rcx movq %r8, (%rcx) leaq 16(%rsp), %r8 movq %r9, (%r8) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) movq %r8, 40(%rbx) leaq 224(%rsp), %rax movq %rax, 48(%rbx) leaq 232(%rsp), %rax movq %rax, 56(%rbx) leaq 240(%rsp), %rax movq %rax, 64(%rbx) leaq 248(%rsp), %rax movq %rax, 72(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z8asteroidPdS_S_S_S_S_S_S_S_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $192, %rsp .cfi_adjust_cfa_offset -192 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z23__device_stub__asteroidPdS_S_S_S_S_S_S_S_i, .Lfunc_end0-_Z23__device_stub__asteroidPdS_S_S_S_S_S_S_S_i .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function main .LCPI1_0: .quad 0x412e848000000000 # double 1.0E+6 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $296, %rsp # imm = 0x128 .cfi_def_cfa_offset 352 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl $.L.str, %edi movl $.L.str.1, %esi callq fopen movq %rax, %rbx leaq 192(%rsp), %r14 movl $.L.str.2, %esi movq %rax, %rdi movq %r14, %rdx xorl %eax, %eax callq __isoc23_fscanf movq %r14, %rdi callq atoi movl %eax, %ebp movl $.L.str.3, %edi movl %eax, %esi xorl %eax, %eax callq printf movslq %ebp, %r14 movq %r14, %r15 shlq $35, %r15 sarq $32, %r15 movq %r15, %rdi callq malloc movq %rax, 8(%rsp) # 8-byte Spill movq %r15, %rdi callq malloc movq %rax, 72(%rsp) # 8-byte Spill movq %r15, %rdi callq malloc movq %rax, 80(%rsp) # 8-byte Spill movq %r15, %rdi callq malloc movq %rax, 88(%rsp) # 8-byte Spill movq %r15, %rdi callq malloc movq %rax, 96(%rsp) # 8-byte Spill movq %r15, %rdi callq malloc movq %rax, %r12 movq %r15, %rdi callq malloc movq %rax, %r13 movq %r15, %rdi callq malloc movq %rax, 128(%rsp) # 8-byte Spill movq %r15, %rdi callq malloc movq %rax, 136(%rsp) # 8-byte Spill movq %r15, %rdi callq malloc movq %rax, 144(%rsp) # 8-byte Spill movq %r15, 64(%rsp) # 8-byte Spill movq %r15, %rdi callq malloc movq %rax, 152(%rsp) # 8-byte Spill movl $10, %edi callq putchar@PLT movl %r14d, %r15d movq %r14, 160(%rsp) # 8-byte Spill testl %r14d, %r14d jle .LBB1_3 # %bb.1: # %.lr.ph.preheader leaq 192(%rsp), %rbp xorl %r14d, %r14d .LBB1_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 movl $.L.str.2, %esi movq %rbx, %rdi movq %rbp, %rdx xorl %eax, %eax callq __isoc23_fscanf movq %rbp, %rdi callq atof movq 8(%rsp), %rax # 8-byte Reload movsd %xmm0, (%rax,%r14,8) movq %rbp, %rdi callq atof movsd %xmm0, (%r12,%r14,8) movl $.L.str.2, %esi movq %rbx, %rdi movq %rbp, %rdx xorl %eax, %eax callq __isoc23_fscanf movq %rbp, %rdi callq atof movq 72(%rsp), %rax # 8-byte Reload movsd %xmm0, (%rax,%r14,8) movq %rbp, %rdi callq atof movsd %xmm0, (%r13,%r14,8) movl $.L.str.2, %esi movq %rbx, %rdi movq %rbp, %rdx xorl %eax, %eax callq __isoc23_fscanf movq %rbp, %rdi callq atof movq 80(%rsp), %rax # 8-byte Reload movsd %xmm0, (%rax,%r14,8) movl $.L.str.2, %esi movq %rbx, %rdi movq %rbp, %rdx xorl %eax, %eax callq __isoc23_fscanf movq %rbp, %rdi callq atof movq 88(%rsp), %rax # 8-byte Reload movsd %xmm0, (%rax,%r14,8) movl $.L.str.2, %esi movq %rbx, %rdi movq %rbp, %rdx xorl %eax, %eax callq __isoc23_fscanf movq %rbp, %rdi callq atof movq 96(%rsp), %rax # 8-byte Reload movsd %xmm0, (%rax,%r14,8) incq %r14 cmpq %r14, %r15 jne .LBB1_2 .LBB1_3: # %._crit_edge movq %r13, 176(%rsp) # 8-byte Spill movq %r12, 184(%rsp) # 8-byte Spill shlq $3, 160(%rsp) # 8-byte Folded Spill movabsq $4294967296, %rbp # imm = 0x100000000 movq %rbx, %rdi callq fclose leaq 120(%rsp), %rbx movq %rbx, %rdi movq 64(%rsp), %r14 # 8-byte Reload movq %r14, %rsi callq hipMalloc leaq 56(%rsp), %rdi movq %r14, %rsi callq hipMalloc leaq 48(%rsp), %rdi movq %r14, %rsi callq hipMalloc leaq 40(%rsp), %rdi movq %r14, %rsi callq hipMalloc leaq 32(%rsp), %rdi movq %r14, %rsi callq hipMalloc leaq 24(%rsp), %rdi movq %r14, %rsi callq hipMalloc leaq 16(%rsp), %rdi movq %r14, %rsi callq hipMalloc leaq 112(%rsp), %r13 movq %r13, %rdi movq %r14, %rsi callq hipMalloc leaq 104(%rsp), %r12 movq %r12, %rdi movq %r14, %rsi callq hipMalloc movq (%rbx), %rdi movq 8(%rsp), %rsi # 8-byte Reload movq %r14, %rdx movl $1, %ecx callq hipMemcpy leaq 56(%rsp), %rax movq (%rax), %rdi movq 72(%rsp), %rsi # 8-byte Reload movq %r14, %rdx movl $1, %ecx callq hipMemcpy leaq 48(%rsp), %rax movq (%rax), %rdi movq 80(%rsp), %rsi # 8-byte Reload movq %r14, %rdx movl $1, %ecx callq hipMemcpy leaq 40(%rsp), %rax movq (%rax), %rdi movq 88(%rsp), %rsi # 8-byte Reload movq %r14, %rdx movl $1, %ecx callq hipMemcpy leaq 32(%rsp), %rax movq (%rax), %rdi movq 96(%rsp), %rsi # 8-byte Reload movq %r14, %rdx movl $1, %ecx callq hipMemcpy leaq 24(%rsp), %rax movq (%rax), %rdi movq 128(%rsp), %rsi # 8-byte Reload movq %r14, %rdx movl $1, %ecx callq hipMemcpy leaq 16(%rsp), %rax movq (%rax), %rdi movq 136(%rsp), %rsi # 8-byte Reload movq %r14, %rdx movl $1, %ecx callq hipMemcpy movq (%r13), %rdi movq 144(%rsp), %rsi # 8-byte Reload movq %r14, %rdx movl $1, %ecx callq hipMemcpy movq (%r12), %rdi movq 152(%rsp), %rsi # 8-byte Reload movq %r14, %rdx movl $1, %ecx callq hipMemcpy callq clock movq %rax, 64(%rsp) # 8-byte Spill movq %r15, %r12 movq %r15, %rbx btsq $32, %rbx movl $65535, %r14d # imm = 0xFFFF incq %rbp xorl %r13d, %r13d movq 72(%rsp), %r15 # 8-byte Reload .LBB1_4: # =>This Inner Loop Header: Depth=1 movq %rbp, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_6 # %bb.5: # in Loop: Header=BB1_4 Depth=1 movq 120(%rsp), %rdi movq 56(%rsp), %rsi movq 48(%rsp), %rdx movq 40(%rsp), %rcx movq 32(%rsp), %r8 movq 24(%rsp), %r9 pushq %r12 .cfi_adjust_cfa_offset 8 pushq 112(%rsp) .cfi_adjust_cfa_offset 8 pushq 128(%rsp) .cfi_adjust_cfa_offset 8 pushq 40(%rsp) .cfi_adjust_cfa_offset 8 callq _Z23__device_stub__asteroidPdS_S_S_S_S_S_S_S_i addq $32, %rsp .cfi_adjust_cfa_offset -32 .LBB1_6: # in Loop: Header=BB1_4 Depth=1 movl %r13d, %eax andl %r14d, %eax shrl %eax imull $5243, %eax, %eax # imm = 0x147B shrl $17, %eax imull $-50, %eax, %eax andl %r14d, %eax addw %r13w, %ax jne .LBB1_8 # %bb.7: # in Loop: Header=BB1_4 Depth=1 movl $.L.str.5, %edi movl %r13d, %esi movl $1000, %edx # imm = 0x3E8 xorl %eax, %eax callq printf .LBB1_8: # in Loop: Header=BB1_4 Depth=1 incl %r13d cmpl $1000, %r13d # imm = 0x3E8 jne .LBB1_4 # %bb.9: callq clock movq %rax, 168(%rsp) # 8-byte Spill movq 120(%rsp), %rsi movq 8(%rsp), %rdi # 8-byte Reload movq 160(%rsp), %rbx # 8-byte Reload movq %rbx, %rdx movl $2, %ecx callq hipMemcpy movq 56(%rsp), %rsi movq %r15, %rdi movq %rbx, %rdx movl $2, %ecx callq hipMemcpy movq 48(%rsp), %rsi movq 80(%rsp), %rdi # 8-byte Reload movq %rbx, %rdx movl $2, %ecx callq hipMemcpy movq 40(%rsp), %rsi movq 88(%rsp), %rdi # 8-byte Reload movq %rbx, %rdx movl $2, %ecx callq hipMemcpy movq 32(%rsp), %rsi movq 96(%rsp), %rdi # 8-byte Reload movq %rbx, %rdx movl $2, %ecx callq hipMemcpy movq 24(%rsp), %rsi movq 128(%rsp), %rdi # 8-byte Reload movq %rbx, %rdx movl $2, %ecx callq hipMemcpy movq 16(%rsp), %rsi movq 136(%rsp), %rdi # 8-byte Reload movq %rbx, %rdx movl $2, %ecx callq hipMemcpy movq 112(%rsp), %rsi movq 144(%rsp), %rdi # 8-byte Reload movq %rbx, %rdx movl $2, %ecx callq hipMemcpy movq 104(%rsp), %rsi movq 152(%rsp), %rdi # 8-byte Reload movq %rbx, %rdx movl $2, %ecx callq hipMemcpy movl $.L.str.6, %edi movl $.L.str.7, %esi callq fopen movq %rax, %rbp movl $.L.str.8, %edi movl $20, %esi movl $1, %edx movq %rax, %rcx callq fwrite@PLT movl $.L.str.9, %edi movl $20, %esi movl $1, %edx movq %rbp, %rcx callq fwrite@PLT testl %r12d, %r12d movq 184(%rsp), %rbx # 8-byte Reload movq 176(%rsp), %r14 # 8-byte Reload jle .LBB1_12 # %bb.10: # %.lr.ph134.preheader xorl %r13d, %r13d .LBB1_11: # %.lr.ph134 # =>This Inner Loop Header: Depth=1 movsd (%rbx,%r13,8), %xmm0 # xmm0 = mem[0],zero movq 8(%rsp), %rax # 8-byte Reload subsd (%rax,%r13,8), %xmm0 movsd (%r14,%r13,8), %xmm1 # xmm1 = mem[0],zero subsd (%r15,%r13,8), %xmm1 mulsd %xmm0, %xmm0 mulsd %xmm1, %xmm1 addsd %xmm0, %xmm1 xorps %xmm0, %xmm0 sqrtsd %xmm1, %xmm0 movl $.L.str.10, %esi movq %rbp, %rdi movl %r13d, %edx movb $1, %al callq fprintf incq %r13 cmpq %r13, %r12 jne .LBB1_11 .LBB1_12: # %._crit_edge135 movl $.L.str.11, %esi movq %rbp, %rdi movl $1000, %edx # imm = 0x3E8 xorl %ecx, %ecx movl $16, %r8d movl $40, %r9d xorl %eax, %eax callq fprintf movq 168(%rsp), %rax # 8-byte Reload subq 64(%rsp), %rax # 8-byte Folded Reload xorps %xmm0, %xmm0 cvtsi2sd %rax, %xmm0 divsd .LCPI1_0(%rip), %xmm0 movl $.L.str.12, %esi movq %rbp, %rdi movb $1, %al callq fprintf movq %rbp, %rdi callq fclose movq 120(%rsp), %rdi callq hipFree movq 56(%rsp), %rdi callq hipFree movq 48(%rsp), %rdi callq hipFree movq 40(%rsp), %rdi callq hipFree movq 32(%rsp), %rdi callq hipFree movq 24(%rsp), %rdi callq hipFree movq 16(%rsp), %rdi callq hipFree movq 112(%rsp), %rdi callq hipFree movq 104(%rsp), %rdi callq hipFree xorl %eax, %eax addq $296, %rsp # imm = 0x128 .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z8asteroidPdS_S_S_S_S_S_S_S_i, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z8asteroidPdS_S_S_S_S_S_S_S_i,@object # @_Z8asteroidPdS_S_S_S_S_S_S_S_i .section .rodata,"a",@progbits .globl _Z8asteroidPdS_S_S_S_S_S_S_S_i .p2align 3, 0x0 _Z8asteroidPdS_S_S_S_S_S_S_S_i: .quad _Z23__device_stub__asteroidPdS_S_S_S_S_S_S_S_i .size _Z8asteroidPdS_S_S_S_S_S_S_S_i, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "data.txt" .size .L.str, 9 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "r" .size .L.str.1, 2 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "%s" .size .L.str.2, 3 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "Number of objects: %d\n" .size .L.str.3, 23 .type .L.str.5,@object # @.str.5 .L.str.5: .asciz "Iteration %d/%d\n" .size .L.str.5, 17 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz "resultsCudal.txt" .size .L.str.6, 17 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz "w" .size .L.str.7, 2 .type .L.str.8,@object # @.str.8 .L.str.8: .asciz "Movement of objects\n" .size .L.str.8, 21 .type .L.str.9,@object # @.str.9 .L.str.9: .asciz "-------------------\n" .size .L.str.9, 21 .type .L.str.10,@object # @.str.10 .L.str.10: .asciz " Object %i - %f meters\n" .size .L.str.10, 27 .type .L.str.11,@object # @.str.11 .L.str.11: .asciz "Time elapsed: %i seconds (%i hours, %i minutes, %i seconds)\n" .size .L.str.11, 61 .type .L.str.12,@object # @.str.12 .L.str.12: .asciz "Processing time: %f sec.\n" .size .L.str.12, 26 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z8asteroidPdS_S_S_S_S_S_S_S_i" .size .L__unnamed_1, 31 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z23__device_stub__asteroidPdS_S_S_S_S_S_S_S_i .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z8asteroidPdS_S_S_S_S_S_S_S_i .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z8asteroidPdS_S_S_S_S_S_S_S_i ; -- Begin function _Z8asteroidPdS_S_S_S_S_S_S_S_i .globl _Z8asteroidPdS_S_S_S_S_S_S_S_i .p2align 8 .type _Z8asteroidPdS_S_S_S_S_S_S_S_i,@function _Z8asteroidPdS_S_S_S_S_S_S_S_i: ; @_Z8asteroidPdS_S_S_S_S_S_S_S_i ; %bb.0: s_clause 0x2 s_load_b32 s33, s[0:1], 0x48 s_load_b64 s[28:29], s[0:1], 0x40 s_load_b512 s[12:27], s[0:1], 0x0 v_dual_mov_b32 v1, 0 :: v_dual_lshlrev_b32 v42, 3, v0 s_waitcnt lgkmcnt(0) v_cmp_gt_i32_e64 s2, s33, v0 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s11, s2 s_cbranch_execz .LBB0_6 ; %bb.1: ; %.lr.ph global_load_b64 v[2:3], v42, s[12:13] v_add_co_u32 v9, s3, s12, v42 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v10, null, s13, 0, s3 v_mov_b32_e32 v17, 0 v_dual_mov_b32 v18, 0 :: v_dual_mov_b32 v33, v0 s_mov_b32 s30, 0x55555555 s_mov_b32 s34, 0x968915a9 s_mov_b32 s36, 0x4222de17 s_delay_alu instid0(VALU_DEP_1) v_dual_mov_b32 v20, v18 :: v_dual_mov_b32 v19, v17 s_mov_b32 s38, 0x3abe935a s_mov_b32 s40, 0x47e6c9c2 s_mov_b32 s42, 0xcfa74449 s_mov_b32 s44, 0x71bf3c30 s_mov_b32 s46, 0x1c7792ce s_mov_b32 s48, 0x924920da s_mov_b32 s50, 0x9999999c s_mov_b32 s52, 0xfefa39ef s_mov_b32 s54, 0x3b39803f s_mov_b32 s58, 0xd5df274d s_mov_b32 s60, 0x652b82fe s_mov_b32 s64, 0xfca7ab0c s_mov_b32 s66, 0x6a5dcb37 s_mov_b32 s68, 0x623fde64 s_mov_b32 s70, 0x7c89e6b0 s_mov_b32 s72, 0x14761f6e s_mov_b32 s74, 0x1852b7b0 s_mov_b32 s76, 0x11122322 s_mov_b32 s78, 0x555502a1 s_mov_b32 s80, 0x55555511 s_mov_b32 s82, 11 s_mov_b32 s84, 0xf4deae16 s_mov_b32 s31, 0x3fe55555 s_mov_b32 s35, 0x3fba6564 s_mov_b32 s37, 0x3fbdee67 s_mov_b32 s39, 0x3fbe25e4 s_mov_b32 s41, 0x3fc110ef s_mov_b32 s43, 0x3fc3b13b s_mov_b32 s45, 0x3fc745d1 s_mov_b32 s47, 0x3fcc71c7 s_mov_b32 s49, 0x3fd24924 s_mov_b32 s51, 0x3fd99999 s_mov_b32 s53, 0x3fe62e42 s_mov_b32 s55, 0x3c7abc9e s_mov_b32 s57, 0xbfe55555 s_mov_b32 s59, 0x3c8543b0 s_mov_b32 s61, 0x3ff71547 s_mov_b32 s63, 0xbfe62e42 s_mov_b32 s65, 0x3e928af3 s_mov_b32 s67, 0x3e5ade15 s_mov_b32 s69, 0x3ec71dee s_mov_b32 s71, 0x3efa0199 s_mov_b32 s73, 0x3f2a01a0 s_mov_b32 s75, 0x3f56c16c s_mov_b32 s77, 0x3f811111 s_mov_b32 s79, 0x3fa55555 s_mov_b32 s81, 0x3fc55555 s_mov_b32 s83, 0x3fe00000 s_mov_b32 s85, 0x3dd25868 s_mov_b32 s87, 0xbc7abc9e s_mov_b64 s[88:89], s[14:15] s_mov_b64 s[90:91], s[12:13] s_waitcnt vmcnt(0) global_store_b64 v42, v[2:3], s[22:23] global_load_b64 v[2:3], v42, s[14:15] s_waitcnt vmcnt(0) global_store_b64 v42, v[2:3], s[24:25] global_load_b64 v[2:3], v42, s[16:17] s_waitcnt vmcnt(0) global_store_b64 v42, v[2:3], s[26:27] global_load_b64 v[21:22], v42, s[18:19] v_add_co_u32 v3, s3, s22, v42 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_co_ci_u32_e64 v4, null, s23, 0, s3 v_add_co_u32 v13, s3, s14, v42 v_add_co_ci_u32_e64 v14, null, s15, 0, s3 v_add_co_u32 v5, s3, s24, v42 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_co_ci_u32_e64 v6, null, s25, 0, s3 v_add_co_u32 v11, s3, s26, v42 v_add_co_ci_u32_e64 v12, null, s27, 0, s3 v_add_co_u32 v7, s3, s28, v42 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_co_ci_u32_e64 v8, null, s29, 0, s3 v_add_co_u32 v15, s3, s20, v42 v_add_co_ci_u32_e64 v16, null, s21, 0, s3 s_waitcnt vmcnt(0) global_store_b64 v42, v[21:22], s[28:29] .LBB0_2: ; =>This Inner Loop Header: Depth=1 s_mov_b32 s92, exec_lo v_cmpx_ne_u32_e32 0, v33 s_cbranch_execz .LBB0_4 ; %bb.3: ; in Loop: Header=BB0_2 Depth=1 global_load_b64 v[21:22], v[9:10], off global_load_b64 v[23:24], v1, s[90:91] global_load_b64 v[25:26], v[13:14], off global_load_b64 v[27:28], v1, s[88:89] s_mov_b32 s56, s30 s_mov_b32 s62, s52 s_mov_b32 s86, s54 global_load_b64 v[29:30], v1, s[20:21] s_waitcnt vmcnt(3) v_add_f64 v[31:32], v[21:22], -v[23:24] v_add_f64 v[21:22], v[23:24], -v[21:22] s_waitcnt vmcnt(1) v_add_f64 v[36:37], v[25:26], -v[27:28] v_add_f64 v[25:26], v[27:28], -v[25:26] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_3) v_frexp_mant_f64_e64 v[34:35], |v[31:32]| v_frexp_mant_f64_e64 v[40:41], |v[36:37]| s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_f64_e32 vcc_lo, s[30:31], v[34:35] v_cmp_gt_f64_e64 s3, s[30:31], v[40:41] v_cndmask_b32_e64 v2, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_ldexp_f64 v[34:35], v[34:35], v2 v_cndmask_b32_e64 v2, 0, 1, s3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_ldexp_f64 v[40:41], v[40:41], v2 v_frexp_exp_i32_f64_e32 v2, v[31:32] v_add_f64 v[38:39], v[34:35], 1.0 v_add_f64 v[53:54], v[34:35], -1.0 s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_4) | instid1(VALU_DEP_1) v_add_f64 v[47:48], v[40:41], 1.0 v_add_f64 v[59:60], v[40:41], -1.0 v_subrev_co_ci_u32_e32 v2, vcc_lo, 0, v2, vcc_lo v_rcp_f64_e32 v[43:44], v[38:39] v_add_f64 v[55:56], v[38:39], -1.0 v_add_f64 v[34:35], v[34:35], -v[55:56] s_waitcnt_depctr 0xfff v_fma_f64 v[45:46], -v[38:39], v[43:44], 1.0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_fma_f64 v[43:44], v[45:46], v[43:44], v[43:44] v_rcp_f64_e32 v[45:46], v[47:48] v_fma_f64 v[49:50], -v[38:39], v[43:44], 1.0 s_waitcnt_depctr 0xfff v_fma_f64 v[51:52], -v[47:48], v[45:46], 1.0 v_fma_f64 v[43:44], v[49:50], v[43:44], v[43:44] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[45:46], v[51:52], v[45:46], v[45:46] v_mul_f64 v[49:50], v[53:54], v[43:44] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[51:52], -v[47:48], v[45:46], 1.0 v_mul_f64 v[57:58], v[38:39], v[49:50] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[45:46], v[51:52], v[45:46], v[45:46] v_fma_f64 v[38:39], v[49:50], v[38:39], -v[57:58] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_f64 v[51:52], v[59:60], v[45:46] v_fma_f64 v[34:35], v[49:50], v[34:35], v[38:39] v_add_f64 v[38:39], v[47:48], -1.0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_mul_f64 v[55:56], v[47:48], v[51:52] v_add_f64 v[61:62], v[57:58], v[34:35] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[38:39], v[40:41], -v[38:39] v_fma_f64 v[40:41], v[51:52], v[47:48], -v[55:56] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[47:48], v[53:54], -v[61:62] v_fma_f64 v[38:39], v[51:52], v[38:39], v[40:41] v_add_f64 v[40:41], v[61:62], -v[57:58] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[53:54], v[53:54], -v[47:48] v_add_f64 v[57:58], v[55:56], v[38:39] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[34:35], v[40:41], -v[34:35] v_add_f64 v[40:41], v[53:54], -v[61:62] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[53:54], v[59:60], -v[57:58] v_add_f64 v[34:35], v[34:35], v[40:41] v_add_f64 v[40:41], v[57:58], -v[55:56] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[55:56], v[59:60], -v[53:54] v_add_f64 v[34:35], v[47:48], v[34:35] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[38:39], v[40:41], -v[38:39] v_add_f64 v[40:41], v[55:56], -v[57:58] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_f64 v[34:35], v[43:44], v[34:35] v_add_f64 v[38:39], v[38:39], v[40:41] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[40:41], v[49:50], v[34:35] v_add_f64 v[38:39], v[53:54], v[38:39] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[43:44], v[40:41], -v[49:50] v_mul_f64 v[38:39], v[45:46], v[38:39] v_mul_f64 v[45:46], v[40:41], v[40:41] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[34:35], v[34:35], -v[43:44] v_add_f64 v[43:44], v[51:52], v[38:39] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_fma_f64 v[47:48], v[40:41], v[40:41], -v[45:46] v_add_f64 v[49:50], v[34:35], v[34:35] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[51:52], v[43:44], -v[51:52] v_fma_f64 v[47:48], v[40:41], v[49:50], v[47:48] v_mul_f64 v[49:50], v[43:44], v[43:44] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[38:39], v[38:39], -v[51:52] v_add_f64 v[51:52], v[45:46], v[47:48] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_fma_f64 v[53:54], v[43:44], v[43:44], -v[49:50] v_add_f64 v[55:56], v[38:39], v[38:39] s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_2) | instid1(VALU_DEP_4) v_fma_f64 v[57:58], v[51:52], s[36:37], s[34:35] v_add_f64 v[45:46], v[51:52], -v[45:46] v_mul_f64 v[67:68], v[40:41], v[51:52] v_fma_f64 v[53:54], v[43:44], v[55:56], v[53:54] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_fma_f64 v[55:56], v[51:52], v[57:58], s[38:39] v_add_f64 v[45:46], v[47:48], -v[45:46] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[57:58], v[49:50], v[53:54] v_fma_f64 v[55:56], v[51:52], v[55:56], s[40:41] s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_fma_f64 v[59:60], v[57:58], s[36:37], s[34:35] v_add_f64 v[49:50], v[57:58], -v[49:50] v_fma_f64 v[55:56], v[51:52], v[55:56], s[42:43] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_fma_f64 v[59:60], v[57:58], v[59:60], s[38:39] v_add_f64 v[49:50], v[53:54], -v[49:50] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_fma_f64 v[55:56], v[51:52], v[55:56], s[44:45] v_fma_f64 v[59:60], v[57:58], v[59:60], s[40:41] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[55:56], v[51:52], v[55:56], s[46:47] v_fma_f64 v[59:60], v[57:58], v[59:60], s[42:43] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[55:56], v[51:52], v[55:56], s[48:49] v_fma_f64 v[59:60], v[57:58], v[59:60], s[44:45] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[55:56], v[51:52], v[55:56], s[50:51] v_fma_f64 v[59:60], v[57:58], v[59:60], s[46:47] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_f64 v[61:62], v[51:52], v[55:56] v_fma_f64 v[59:60], v[57:58], v[59:60], s[48:49] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[47:48], v[51:52], v[55:56], -v[61:62] v_fma_f64 v[59:60], v[57:58], v[59:60], s[50:51] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[47:48], v[45:46], v[55:56], v[47:48] v_mul_f64 v[55:56], v[57:58], v[59:60] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[63:64], v[61:62], v[47:48] v_fma_f64 v[53:54], v[57:58], v[59:60], -v[55:56] s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_f64 v[65:66], v[63:64], s[30:31] v_add_f64 v[61:62], v[63:64], -v[61:62] v_fma_f64 v[53:54], v[49:50], v[59:60], v[53:54] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[59:60], v[65:66], s[56:57] v_add_f64 v[47:48], v[47:48], -v[61:62] v_fma_f64 v[61:62], v[51:52], v[40:41], -v[67:68] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_f64 v[69:70], v[55:56], v[53:54] v_add_f64 v[59:60], v[63:64], -v[59:60] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_f64 v[47:48], v[47:48], s[58:59] v_fma_f64 v[51:52], v[51:52], v[34:35], v[61:62] s_delay_alu instid0(VALU_DEP_4) v_add_f64 v[61:62], v[69:70], s[30:31] v_add_f64 v[55:56], v[69:70], -v[55:56] v_mul_f64 v[63:64], v[43:44], v[57:58] v_ldexp_f64 v[34:35], v[34:35], 1 v_add_f64 v[47:48], v[47:48], v[59:60] v_fma_f64 v[45:46], v[45:46], v[40:41], v[51:52] v_add_f64 v[51:52], v[61:62], s[56:57] v_add_f64 v[53:54], v[53:54], -v[55:56] v_fma_f64 v[55:56], v[57:58], v[43:44], -v[63:64] v_ldexp_f64 v[40:41], v[40:41], 1 v_add_f64 v[59:60], v[65:66], v[47:48] v_add_f64 v[71:72], v[67:68], v[45:46] v_add_f64 v[51:52], v[69:70], -v[51:52] v_add_f64 v[53:54], v[53:54], s[58:59] v_fma_f64 v[55:56], v[57:58], v[38:39], v[55:56] v_ldexp_f64 v[38:39], v[38:39], 1 v_add_f64 v[57:58], v[65:66], -v[59:60] v_mul_f64 v[65:66], v[71:72], v[59:60] v_add_f64 v[51:52], v[53:54], v[51:52] v_fma_f64 v[49:50], v[49:50], v[43:44], v[55:56] v_add_f64 v[53:54], v[71:72], -v[67:68] v_ldexp_f64 v[43:44], v[43:44], 1 v_add_f64 v[47:48], v[47:48], v[57:58] v_fma_f64 v[55:56], v[71:72], v[59:60], -v[65:66] v_add_f64 v[57:58], v[61:62], v[51:52] v_add_f64 v[67:68], v[63:64], v[49:50] v_add_f64 v[45:46], v[45:46], -v[53:54] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_fma_f64 v[47:48], v[71:72], v[47:48], v[55:56] v_add_f64 v[53:54], v[61:62], -v[57:58] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_3) v_mul_f64 v[55:56], v[67:68], v[57:58] v_fma_f64 v[45:46], v[45:46], v[59:60], v[47:48] v_add_f64 v[47:48], v[67:68], -v[63:64] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_f64 v[51:52], v[51:52], v[53:54] v_fma_f64 v[53:54], v[67:68], v[57:58], -v[55:56] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_f64 v[59:60], v[65:66], v[45:46] v_add_f64 v[47:48], v[49:50], -v[47:48] s_delay_alu instid0(VALU_DEP_3) v_fma_f64 v[49:50], v[67:68], v[51:52], v[53:54] v_cvt_f64_i32_e32 v[51:52], v2 v_frexp_exp_i32_f64_e32 v2, v[36:37] v_add_f64 v[53:54], v[40:41], v[59:60] v_add_f64 v[61:62], v[59:60], -v[65:66] v_fma_f64 v[47:48], v[47:48], v[57:58], v[49:50] v_mul_f64 v[49:50], v[51:52], s[52:53] v_subrev_co_ci_u32_e64 v2, vcc_lo, 0, v2, s3 v_cmp_eq_f64_e32 vcc_lo, 1.0, v[31:32] v_cmp_eq_f64_e64 s3, 1.0, v[36:37] v_add_f64 v[40:41], v[53:54], -v[40:41] v_add_f64 v[45:46], v[45:46], -v[61:62] v_add_f64 v[57:58], v[55:56], v[47:48] v_fma_f64 v[61:62], v[51:52], s[52:53], -v[49:50] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_f64 v[40:41], v[59:60], -v[40:41] v_add_f64 v[34:35], v[34:35], v[45:46] v_cvt_f64_i32_e32 v[45:46], v2 v_add_f64 v[59:60], v[43:44], v[57:58] v_add_f64 v[55:56], v[57:58], -v[55:56] v_fma_f64 v[51:52], v[51:52], s[54:55], v[61:62] v_cndmask_b32_e64 v2, 2.0, 0x3ff00000, vcc_lo v_add_f64 v[34:35], v[34:35], v[40:41] v_mul_f64 v[40:41], v[45:46], s[52:53] v_add_f64 v[43:44], v[59:60], -v[43:44] v_add_f64 v[47:48], v[47:48], -v[55:56] v_add_f64 v[55:56], v[49:50], v[51:52] v_add_f64 v[61:62], v[53:54], v[34:35] v_fma_f64 v[63:64], v[45:46], s[52:53], -v[40:41] v_add_f64 v[43:44], v[57:58], -v[43:44] v_add_f64 v[38:39], v[38:39], v[47:48] v_add_f64 v[49:50], v[55:56], -v[49:50] v_add_f64 v[47:48], v[55:56], v[61:62] v_fma_f64 v[45:46], v[45:46], s[54:55], v[63:64] v_add_f64 v[53:54], v[61:62], -v[53:54] v_add_f64 v[38:39], v[38:39], v[43:44] v_add_f64 v[49:50], v[51:52], -v[49:50] v_add_f64 v[43:44], v[47:48], -v[55:56] v_add_f64 v[57:58], v[40:41], v[45:46] v_add_f64 v[34:35], v[34:35], -v[53:54] v_add_f64 v[63:64], v[59:60], v[38:39] s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_2) | instid1(VALU_DEP_4) v_add_f64 v[65:66], v[47:48], -v[43:44] v_add_f64 v[43:44], v[61:62], -v[43:44] v_add_f64 v[40:41], v[57:58], -v[40:41] v_add_f64 v[67:68], v[57:58], v[63:64] s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_add_f64 v[51:52], v[55:56], -v[65:66] v_add_f64 v[55:56], v[49:50], v[34:35] v_add_f64 v[40:41], v[45:46], -v[40:41] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_f64 v[53:54], v[67:68], -v[57:58] v_add_f64 v[43:44], v[43:44], v[51:52] v_add_f64 v[51:52], v[63:64], -v[59:60] v_add_f64 v[61:62], v[55:56], -v[49:50] s_delay_alu instid0(VALU_DEP_4) v_add_f64 v[59:60], v[67:68], -v[53:54] v_add_f64 v[45:46], v[63:64], -v[53:54] v_add_f64 v[43:44], v[55:56], v[43:44] v_add_f64 v[38:39], v[38:39], -v[51:52] v_add_f64 v[53:54], v[55:56], -v[61:62] v_add_f64 v[51:52], v[57:58], -v[59:60] v_add_f64 v[34:35], v[34:35], -v[61:62] v_add_f64 v[55:56], v[47:48], v[43:44] v_add_f64 v[57:58], v[40:41], v[38:39] v_add_f64 v[49:50], v[49:50], -v[53:54] v_add_f64 v[45:46], v[45:46], v[51:52] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_f64 v[47:48], v[55:56], -v[47:48] v_add_f64 v[51:52], v[57:58], -v[40:41] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_f64 v[34:35], v[34:35], v[49:50] v_add_f64 v[45:46], v[57:58], v[45:46] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_f64 v[43:44], v[43:44], -v[47:48] v_add_f64 v[47:48], v[57:58], -v[51:52] v_add_f64 v[38:39], v[38:39], -v[51:52] s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_3) | instid1(VALU_DEP_4) v_add_f64 v[49:50], v[67:68], v[45:46] v_mul_f64 v[51:52], v[1:2], 0.5 v_add_f64 v[34:35], v[34:35], v[43:44] v_add_f64 v[40:41], v[40:41], -v[47:48] v_add_f64 v[43:44], v[49:50], -v[67:68] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[47:48], v[55:56], v[34:35] v_add_f64 v[38:39], v[38:39], v[40:41] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[40:41], v[45:46], -v[43:44] v_add_f64 v[43:44], v[47:48], -v[55:56] v_mul_f64 v[45:46], v[1:2], v[47:48] s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_add_f64 v[38:39], v[38:39], v[40:41] v_trunc_f64_e32 v[40:41], v[1:2] v_add_f64 v[34:35], v[34:35], -v[43:44] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_fma_f64 v[43:44], v[1:2], v[47:48], -v[45:46] v_add_f64 v[47:48], v[49:50], v[38:39] s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_3) v_cmp_eq_f64_e32 vcc_lo, v[40:41], v[1:2] v_fma_f64 v[34:35], v[1:2], v[34:35], v[43:44] v_cndmask_b32_e64 v2, 2.0, 0x3ff00000, s3 s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_f64 v[40:41], v[47:48], -v[49:50] v_cmp_class_f64_e64 s3, v[45:46], 0x204 v_mul_f64 v[43:44], v[1:2], v[47:48] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[38:39], v[38:39], -v[40:41] v_fma_f64 v[40:41], v[1:2], v[47:48], -v[43:44] v_cmp_class_f64_e64 s4, v[43:44], 0x204 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_fma_f64 v[38:39], v[1:2], v[38:39], v[40:41] v_add_f64 v[40:41], v[45:46], v[34:35] v_add_f64 v[47:48], v[43:44], v[38:39] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_cndmask_b32_e64 v50, v41, v46, s3 v_cndmask_b32_e64 v49, v40, v45, s3 v_add_f64 v[40:41], v[40:41], -v[45:46] s_delay_alu instid0(VALU_DEP_2) v_mul_f64 v[55:56], v[49:50], s[60:61] v_cmp_neq_f64_e64 s3, 0x7ff00000, |v[49:50]| v_cmp_ngt_f64_e64 s5, 0xc090cc00, v[49:50] v_cndmask_b32_e64 v54, v48, v44, s4 v_cndmask_b32_e64 v53, v47, v43, s4 v_add_f64 v[43:44], v[47:48], -v[43:44] v_cmp_nlt_f64_e64 s4, 0x40900000, v[49:50] v_add_f64 v[34:35], v[34:35], -v[40:41] s_delay_alu instid0(VALU_DEP_4) v_mul_f64 v[57:58], v[53:54], s[60:61] v_rndne_f64_e32 v[55:56], v[55:56] v_cmp_nlt_f64_e64 s7, 0x40900000, v[53:54] v_cmp_ngt_f64_e64 s8, 0xc090cc00, v[53:54] v_cmp_neq_f64_e64 s6, 0x7ff00000, |v[53:54]| v_add_f64 v[38:39], v[38:39], -v[43:44] v_cndmask_b32_e64 v35, 0, v35, s3 v_cndmask_b32_e64 v34, 0, v34, s3 v_rndne_f64_e32 v[57:58], v[57:58] v_fma_f64 v[59:60], v[55:56], s[62:63], v[49:50] v_cvt_i32_f64_e32 v67, v[55:56] s_and_b32 s3, s5, s4 v_cndmask_b32_e64 v39, 0, v39, s6 v_cndmask_b32_e64 v38, 0, v38, s6 v_fma_f64 v[61:62], v[57:58], s[62:63], v[53:54] v_fma_f64 v[59:60], v[55:56], s[86:87], v[59:60] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[61:62], v[57:58], s[86:87], v[61:62] v_fma_f64 v[63:64], v[59:60], s[66:67], s[64:65] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[65:66], v[61:62], s[66:67], s[64:65] v_fma_f64 v[63:64], v[59:60], v[63:64], s[68:69] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[65:66], v[61:62], v[65:66], s[68:69] v_fma_f64 v[63:64], v[59:60], v[63:64], s[70:71] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[65:66], v[61:62], v[65:66], s[70:71] v_fma_f64 v[63:64], v[59:60], v[63:64], s[72:73] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[65:66], v[61:62], v[65:66], s[72:73] v_fma_f64 v[63:64], v[59:60], v[63:64], s[74:75] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[65:66], v[61:62], v[65:66], s[74:75] v_fma_f64 v[63:64], v[59:60], v[63:64], s[76:77] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[65:66], v[61:62], v[65:66], s[76:77] v_fma_f64 v[63:64], v[59:60], v[63:64], s[78:79] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[65:66], v[61:62], v[65:66], s[78:79] v_fma_f64 v[63:64], v[59:60], v[63:64], s[80:81] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[65:66], v[61:62], v[65:66], s[80:81] v_fma_f64 v[63:64], v[59:60], v[63:64], s[82:83] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[65:66], v[61:62], v[65:66], s[82:83] v_fma_f64 v[63:64], v[59:60], v[63:64], 1.0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[65:66], v[61:62], v[65:66], 1.0 v_fma_f64 v[55:56], v[59:60], v[63:64], 1.0 v_cvt_i32_f64_e32 v59, v[57:58] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_fma_f64 v[57:58], v[61:62], v[65:66], 1.0 v_ldexp_f64 v[45:46], v[55:56], v67 v_mul_f64 v[55:56], v[1:2], 0.5 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_ldexp_f64 v[47:48], v[57:58], v59 v_trunc_f64_e32 v[59:60], v[1:2] v_trunc_f64_e32 v[40:41], v[55:56] v_trunc_f64_e32 v[57:58], v[51:52] v_cndmask_b32_e64 v43, 0x7ff00000, v46, s4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cndmask_b32_e64 v44, 0, v43, s5 v_cndmask_b32_e64 v43, 0, v45, s3 s_and_b32 s3, s8, s7 v_fma_f64 v[34:35], v[43:44], v[34:35], v[43:44] v_cndmask_b32_e64 v45, 0, v47, s3 v_cmp_eq_f64_e64 s10, v[59:60], v[1:2] v_cmp_class_f64_e64 s3, v[43:44], 0x204 v_cmp_neq_f64_e64 s4, v[40:41], v[55:56] v_cndmask_b32_e64 v46, 0x7ff00000, v48, s7 v_cmp_neq_f64_e64 s9, v[57:58], v[51:52] v_cmp_eq_f64_e64 s7, 0, v[36:37] s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v46, 0, v46, s8 v_cmp_class_f64_e64 s8, v[31:32], 0x204 v_fma_f64 v[38:39], v[45:46], v[38:39], v[45:46] v_cmp_class_f64_e64 s5, v[45:46], 0x204 v_cndmask_b32_e64 v34, v34, v43, s3 v_cndmask_b32_e64 v35, v35, v44, s3 s_and_b32 s3, s10, s4 v_cmp_gt_f64_e64 s4, 0, v[36:37] s_and_b32 s6, vcc_lo, s9 v_cndmask_b32_e64 v40, 0x3ff00000, v37, s3 v_cndmask_b32_e64 v2, 0x3ff00000, v32, s6 v_cmp_class_f64_e64 s9, v[36:37], 0x204 v_cndmask_b32_e64 v47, 0, v37, s3 v_cmp_o_f64_e64 s3, v[31:32], v[31:32] s_delay_alu instid0(VALU_DEP_4) v_bfi_b32 v2, 0x7fffffff, v35, v2 v_cndmask_b32_e64 v39, v39, v46, s5 v_cndmask_b32_e64 v38, v38, v45, s5 v_cmp_eq_f64_e64 s5, 0, v[31:32] v_cndmask_b32_e64 v45, 0, v32, s6 v_cndmask_b32_e64 v46, 0x7ff00000, 0, s7 v_bfi_b32 v35, 0x7fffffff, v39, v40 v_cndmask_b32_e32 v39, 0x7ff80000, v2, vcc_lo v_cndmask_b32_e64 v43, 0, v38, s10 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e64 v41, 0x7ff80000, v35, s10 v_cndmask_b32_e64 v35, v35, v41, s4 v_cndmask_b32_e32 v40, 0, v34, vcc_lo v_cmp_gt_f64_e32 vcc_lo, 0, v[31:32] v_cndmask_b32_e64 v38, v38, v43, s4 v_cndmask_b32_e64 v44, 0x7ff00000, 0, s5 s_delay_alu instid0(VALU_DEP_1) v_bfi_b32 v44, 0x7fffffff, v44, v45 v_cndmask_b32_e32 v34, v34, v40, vcc_lo v_cndmask_b32_e32 v2, v2, v39, vcc_lo v_bfi_b32 v39, 0x7fffffff, v46, v47 s_or_b32 vcc_lo, s5, s8 s_delay_alu instid0(VALU_DEP_3) | instid1(SALU_CYCLE_1) v_cndmask_b32_e64 v34, v34, 0, vcc_lo s_delay_alu instid0(VALU_DEP_3) v_cndmask_b32_e32 v2, v2, v44, vcc_lo s_or_b32 vcc_lo, s7, s9 v_cndmask_b32_e32 v35, v35, v39, vcc_lo v_cndmask_b32_e64 v38, v38, 0, vcc_lo v_cmp_o_f64_e32 vcc_lo, v[36:37], v[36:37] v_cndmask_b32_e64 v31, 0, v34, s3 v_cndmask_b32_e64 v32, 0x7ff80000, v2, s3 s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cndmask_b32_e32 v34, 0, v38, vcc_lo v_cndmask_b32_e32 v35, 0x7ff80000, v35, vcc_lo v_add_f64 v[31:32], v[31:32], v[34:35] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, 0x10000000, v[31:32] v_cndmask_b32_e64 v2, 0, 1, vcc_lo v_lshlrev_b32_e32 v2, 8, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_ldexp_f64 v[31:32], v[31:32], v2 v_cndmask_b32_e64 v2, 0, 0xffffff80, vcc_lo v_rsq_f64_e32 v[34:35], v[31:32] v_cmp_class_f64_e64 vcc_lo, v[31:32], 0x260 s_waitcnt_depctr 0xfff v_mul_f64 v[36:37], v[31:32], v[34:35] v_mul_f64 v[34:35], v[34:35], 0.5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[38:39], -v[34:35], v[36:37], 0.5 v_fma_f64 v[36:37], v[36:37], v[38:39], v[36:37] v_fma_f64 v[34:35], v[34:35], v[38:39], v[34:35] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[38:39], -v[36:37], v[36:37], v[31:32] v_fma_f64 v[36:37], v[38:39], v[34:35], v[36:37] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[38:39], -v[36:37], v[36:37], v[31:32] v_fma_f64 v[34:35], v[38:39], v[34:35], v[36:37] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ldexp_f64 v[34:35], v[34:35], v2 v_dual_cndmask_b32 v32, v35, v32 :: v_dual_cndmask_b32 v31, v34, v31 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_frexp_mant_f64_e64 v[34:35], |v[31:32]| v_cmp_eq_f64_e64 s5, 0, v[31:32] v_cmp_class_f64_e64 s6, v[31:32], 0x204 v_cmp_gt_f64_e32 vcc_lo, s[30:31], v[34:35] v_cndmask_b32_e64 v2, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_ldexp_f64 v[34:35], v[34:35], v2 v_frexp_exp_i32_f64_e32 v2, v[31:32] v_add_f64 v[36:37], v[34:35], 1.0 v_add_f64 v[43:44], v[34:35], -1.0 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_subrev_co_ci_u32_e32 v2, vcc_lo, 0, v2, vcc_lo v_cmp_eq_f64_e32 vcc_lo, 1.0, v[31:32] v_rcp_f64_e32 v[38:39], v[36:37] v_add_f64 v[45:46], v[36:37], -1.0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_f64 v[34:35], v[34:35], -v[45:46] s_waitcnt_depctr 0xfff v_fma_f64 v[40:41], -v[36:37], v[38:39], 1.0 v_fma_f64 v[38:39], v[40:41], v[38:39], v[38:39] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[40:41], -v[36:37], v[38:39], 1.0 v_fma_f64 v[38:39], v[40:41], v[38:39], v[38:39] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f64 v[40:41], v[43:44], v[38:39] v_mul_f64 v[47:48], v[36:37], v[40:41] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[36:37], v[40:41], v[36:37], -v[47:48] v_fma_f64 v[34:35], v[40:41], v[34:35], v[36:37] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[36:37], v[47:48], v[34:35] v_add_f64 v[45:46], v[43:44], -v[36:37] v_add_f64 v[47:48], v[36:37], -v[47:48] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[43:44], v[43:44], -v[45:46] v_add_f64 v[34:35], v[47:48], -v[34:35] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[36:37], v[43:44], -v[36:37] v_add_f64 v[34:35], v[34:35], v[36:37] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[34:35], v[45:46], v[34:35] v_mul_f64 v[34:35], v[38:39], v[34:35] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[36:37], v[40:41], v[34:35] v_add_f64 v[38:39], v[36:37], -v[40:41] v_mul_f64 v[40:41], v[36:37], v[36:37] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[34:35], v[34:35], -v[38:39] v_fma_f64 v[38:39], v[36:37], v[36:37], -v[40:41] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[43:44], v[34:35], v[34:35] v_fma_f64 v[38:39], v[36:37], v[43:44], v[38:39] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[43:44], v[40:41], v[38:39] v_fma_f64 v[45:46], v[43:44], s[36:37], s[34:35] v_add_f64 v[40:41], v[43:44], -v[40:41] v_mul_f64 v[51:52], v[36:37], v[43:44] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_fma_f64 v[45:46], v[43:44], v[45:46], s[38:39] v_add_f64 v[38:39], v[38:39], -v[40:41] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[45:46], v[43:44], v[45:46], s[40:41] v_fma_f64 v[45:46], v[43:44], v[45:46], s[42:43] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[45:46], v[43:44], v[45:46], s[44:45] v_fma_f64 v[45:46], v[43:44], v[45:46], s[46:47] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[45:46], v[43:44], v[45:46], s[48:49] v_fma_f64 v[45:46], v[43:44], v[45:46], s[50:51] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f64 v[47:48], v[43:44], v[45:46] v_fma_f64 v[40:41], v[43:44], v[45:46], -v[47:48] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[40:41], v[38:39], v[45:46], v[40:41] v_add_f64 v[45:46], v[47:48], v[40:41] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f64 v[49:50], v[45:46], s[30:31] v_add_f64 v[47:48], v[45:46], -v[47:48] v_add_f64 v[53:54], v[49:50], s[56:57] s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_f64 v[40:41], v[40:41], -v[47:48] v_fma_f64 v[47:48], v[43:44], v[36:37], -v[51:52] v_add_f64 v[45:46], v[45:46], -v[53:54] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[40:41], v[40:41], s[58:59] v_fma_f64 v[43:44], v[43:44], v[34:35], v[47:48] v_ldexp_f64 v[34:35], v[34:35], 1 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[40:41], v[40:41], v[45:46] v_fma_f64 v[38:39], v[38:39], v[36:37], v[43:44] v_ldexp_f64 v[36:37], v[36:37], 1 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[43:44], v[49:50], v[40:41] v_add_f64 v[45:46], v[51:52], v[38:39] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[47:48], v[49:50], -v[43:44] v_mul_f64 v[49:50], v[45:46], v[43:44] v_add_f64 v[51:52], v[45:46], -v[51:52] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[40:41], v[40:41], v[47:48] v_fma_f64 v[47:48], v[45:46], v[43:44], -v[49:50] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[38:39], v[38:39], -v[51:52] v_fma_f64 v[40:41], v[45:46], v[40:41], v[47:48] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_fma_f64 v[38:39], v[38:39], v[43:44], v[40:41] v_cvt_f64_i32_e32 v[43:44], v2 v_cndmask_b32_e64 v2, 2.0, 0x3ff00000, vcc_lo v_add_f64 v[40:41], v[49:50], v[38:39] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_add_f64 v[45:46], v[36:37], v[40:41] v_add_f64 v[47:48], v[40:41], -v[49:50] v_mul_f64 v[49:50], v[43:44], s[52:53] v_add_f64 v[36:37], v[45:46], -v[36:37] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[38:39], v[38:39], -v[47:48] v_fma_f64 v[47:48], v[43:44], s[52:53], -v[49:50] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[36:37], v[40:41], -v[36:37] v_add_f64 v[34:35], v[34:35], v[38:39] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[38:39], v[43:44], s[54:55], v[47:48] v_add_f64 v[34:35], v[34:35], v[36:37] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[36:37], v[49:50], v[38:39] v_add_f64 v[40:41], v[45:46], v[34:35] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[49:50], v[36:37], -v[49:50] v_add_f64 v[43:44], v[36:37], v[40:41] v_add_f64 v[45:46], v[40:41], -v[45:46] s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_3) | instid1(VALU_DEP_2) v_add_f64 v[38:39], v[38:39], -v[49:50] global_load_b64 v[49:50], v[15:16], off v_add_f64 v[47:48], v[43:44], -v[36:37] v_add_f64 v[34:35], v[34:35], -v[45:46] v_add_f64 v[51:52], v[43:44], -v[47:48] v_add_f64 v[40:41], v[40:41], -v[47:48] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[45:46], v[38:39], v[34:35] v_add_f64 v[36:37], v[36:37], -v[51:52] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[36:37], v[40:41], v[36:37] v_add_f64 v[40:41], v[45:46], -v[38:39] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[36:37], v[45:46], v[36:37] v_add_f64 v[45:46], v[45:46], -v[40:41] v_add_f64 v[34:35], v[34:35], -v[40:41] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_f64 v[47:48], v[43:44], v[36:37] v_add_f64 v[38:39], v[38:39], -v[45:46] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[40:41], v[47:48], -v[43:44] v_add_f64 v[34:35], v[34:35], v[38:39] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[36:37], v[36:37], -v[40:41] v_add_f64 v[34:35], v[34:35], v[36:37] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[36:37], v[47:48], v[34:35] v_add_f64 v[38:39], v[36:37], -v[47:48] v_mul_f64 v[40:41], v[1:2], v[36:37] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[34:35], v[34:35], -v[38:39] v_fma_f64 v[36:37], v[1:2], v[36:37], -v[40:41] v_cmp_class_f64_e64 vcc_lo, v[40:41], 0x204 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[34:35], v[1:2], v[34:35], v[36:37] v_add_f64 v[36:37], v[40:41], v[34:35] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_dual_cndmask_b32 v39, v37, v41 :: v_dual_cndmask_b32 v38, v36, v40 v_add_f64 v[36:37], v[36:37], -v[40:41] v_mul_f64 v[43:44], v[38:39], s[60:61] v_cmp_nlt_f64_e64 s3, 0x40900000, v[38:39] v_cmp_neq_f64_e64 vcc_lo, 0x7ff00000, |v[38:39]| v_cmp_ngt_f64_e64 s4, 0xc090cc00, v[38:39] v_add_f64 v[34:35], v[34:35], -v[36:37] v_trunc_f64_e32 v[36:37], v[1:2] v_rndne_f64_e32 v[43:44], v[43:44] s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_dual_cndmask_b32 v35, 0, v35 :: v_dual_cndmask_b32 v34, 0, v34 s_and_b32 vcc_lo, s4, s3 v_fma_f64 v[45:46], v[43:44], s[62:63], v[38:39] v_cvt_i32_f64_e32 v51, v[43:44] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[45:46], v[43:44], s[86:87], v[45:46] v_fma_f64 v[47:48], v[45:46], s[66:67], s[64:65] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[47:48], v[45:46], v[47:48], s[68:69] v_fma_f64 v[47:48], v[45:46], v[47:48], s[70:71] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[47:48], v[45:46], v[47:48], s[72:73] v_fma_f64 v[47:48], v[45:46], v[47:48], s[74:75] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[47:48], v[45:46], v[47:48], s[76:77] v_fma_f64 v[47:48], v[45:46], v[47:48], s[78:79] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[47:48], v[45:46], v[47:48], s[80:81] v_fma_f64 v[47:48], v[45:46], v[47:48], s[82:83] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[47:48], v[45:46], v[47:48], 1.0 v_fma_f64 v[43:44], v[45:46], v[47:48], 1.0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_ldexp_f64 v[40:41], v[43:44], v51 v_mul_f64 v[43:44], v[1:2], 0.5 v_cndmask_b32_e64 v41, 0x7ff00000, v41, s3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_4) v_trunc_f64_e32 v[38:39], v[43:44] v_cndmask_b32_e32 v40, 0, v40, vcc_lo v_cmp_eq_f64_e32 vcc_lo, v[36:37], v[1:2] s_waitcnt vmcnt(0) v_mul_f64 v[36:37], v[49:50], s[84:85] v_cndmask_b32_e64 v41, 0, v41, s4 v_cndmask_b32_e64 v2, 0x7ff00000, 0, s5 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_3) | instid1(VALU_DEP_3) v_fma_f64 v[34:35], v[40:41], v[34:35], v[40:41] v_cmp_class_f64_e64 s4, v[40:41], 0x204 v_cmp_neq_f64_e64 s3, v[38:39], v[43:44] v_mul_f64 v[29:30], v[36:37], v[29:30] v_cndmask_b32_e64 v35, v35, v41, s4 v_cndmask_b32_e64 v34, v34, v40, s4 s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) s_and_b32 vcc_lo, vcc_lo, s3 v_cndmask_b32_e32 v38, 0x3ff00000, v32, vcc_lo v_cndmask_b32_e32 v39, 0, v32, vcc_lo s_or_b32 vcc_lo, s5, s6 v_cndmask_b32_e64 v34, v34, 0, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_bfi_b32 v35, 0x7fffffff, v35, v38 v_bfi_b32 v2, 0x7fffffff, v2, v39 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_cndmask_b32_e32 v2, v35, v2, vcc_lo v_cmp_o_f64_e32 vcc_lo, v[31:32], v[31:32] v_cndmask_b32_e32 v34, 0, v34, vcc_lo v_cndmask_b32_e32 v35, 0x7ff80000, v2, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_div_scale_f64 v[36:37], null, v[34:35], v[34:35], v[29:30] v_div_scale_f64 v[43:44], vcc_lo, v[29:30], v[34:35], v[29:30] v_rcp_f64_e32 v[38:39], v[36:37] s_waitcnt_depctr 0xfff v_fma_f64 v[40:41], -v[36:37], v[38:39], 1.0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[38:39], v[38:39], v[40:41], v[38:39] v_fma_f64 v[40:41], -v[36:37], v[38:39], 1.0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[38:39], v[38:39], v[40:41], v[38:39] v_mul_f64 v[40:41], v[43:44], v[38:39] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[36:37], -v[36:37], v[40:41], v[43:44] v_div_fmas_f64 v[36:37], v[36:37], v[38:39], v[40:41] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_div_fixup_f64 v[23:24], v[36:37], v[34:35], v[29:30] v_mul_f64 v[21:22], v[21:22], v[23:24] v_mul_f64 v[23:24], v[25:26], v[23:24] s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_div_scale_f64 v[29:30], null, v[31:32], v[31:32], v[21:22] v_div_scale_f64 v[38:39], vcc_lo, v[21:22], v[31:32], v[21:22] v_div_scale_f64 v[27:28], null, v[31:32], v[31:32], v[23:24] s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_rcp_f64_e32 v[34:35], v[29:30] s_waitcnt_depctr 0xfff v_fma_f64 v[36:37], -v[29:30], v[34:35], 1.0 v_fma_f64 v[34:35], v[34:35], v[36:37], v[34:35] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[36:37], -v[29:30], v[34:35], 1.0 v_fma_f64 v[34:35], v[34:35], v[36:37], v[34:35] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f64 v[36:37], v[38:39], v[34:35] v_fma_f64 v[29:30], -v[29:30], v[36:37], v[38:39] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_div_fmas_f64 v[29:30], v[29:30], v[34:35], v[36:37] v_rcp_f64_e32 v[34:35], v[27:28] v_div_fixup_f64 v[21:22], v[29:30], v[31:32], v[21:22] s_waitcnt_depctr 0xfff v_fma_f64 v[38:39], -v[27:28], v[34:35], 1.0 v_div_scale_f64 v[25:26], null, v[49:50], v[49:50], v[21:22] v_div_scale_f64 v[40:41], vcc_lo, v[21:22], v[49:50], v[21:22] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_fma_f64 v[34:35], v[34:35], v[38:39], v[34:35] v_rcp_f64_e32 v[29:30], v[25:26] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_2) v_fma_f64 v[38:39], -v[27:28], v[34:35], 1.0 s_waitcnt_depctr 0xfff v_fma_f64 v[36:37], -v[25:26], v[29:30], 1.0 v_fma_f64 v[34:35], v[34:35], v[38:39], v[34:35] v_fma_f64 v[29:30], v[29:30], v[36:37], v[29:30] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[36:37], -v[25:26], v[29:30], 1.0 v_fma_f64 v[29:30], v[29:30], v[36:37], v[29:30] v_div_scale_f64 v[36:37], s3, v[23:24], v[31:32], v[23:24] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_f64 v[38:39], v[40:41], v[29:30] v_mul_f64 v[43:44], v[36:37], v[34:35] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f64 v[25:26], -v[25:26], v[38:39], v[40:41] v_fma_f64 v[27:28], -v[27:28], v[43:44], v[36:37] s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_div_fmas_f64 v[25:26], v[25:26], v[29:30], v[38:39] s_mov_b32 vcc_lo, s3 v_div_fmas_f64 v[27:28], v[27:28], v[34:35], v[43:44] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_div_fixup_f64 v[21:22], v[25:26], v[49:50], v[21:22] v_div_fixup_f64 v[23:24], v[27:28], v[31:32], v[23:24] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f64 v[17:18], v[17:18], v[21:22] v_div_scale_f64 v[27:28], null, v[49:50], v[49:50], v[23:24] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_rcp_f64_e32 v[29:30], v[27:28] s_waitcnt_depctr 0xfff v_fma_f64 v[31:32], -v[27:28], v[29:30], 1.0 v_fma_f64 v[29:30], v[29:30], v[31:32], v[29:30] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f64 v[31:32], -v[27:28], v[29:30], 1.0 v_fma_f64 v[29:30], v[29:30], v[31:32], v[29:30] v_div_scale_f64 v[31:32], vcc_lo, v[23:24], v[49:50], v[23:24] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f64 v[34:35], v[31:32], v[29:30] v_fma_f64 v[27:28], -v[27:28], v[34:35], v[31:32] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_div_fmas_f64 v[27:28], v[27:28], v[29:30], v[34:35] v_div_fixup_f64 v[23:24], v[27:28], v[49:50], v[23:24] s_delay_alu instid0(VALU_DEP_1) v_add_f64 v[19:20], v[19:20], v[23:24] .LBB0_4: ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s92 s_add_i32 s33, s33, -1 s_add_u32 s90, s90, 8 s_addc_u32 s91, s91, 0 s_add_u32 s88, s88, 8 v_add_nc_u32_e32 v33, -1, v33 s_addc_u32 s89, s89, 0 s_add_u32 s20, s20, 8 s_addc_u32 s21, s21, 0 s_cmp_eq_u32 s33, 0 s_cbranch_scc0 .LBB0_2 ; %bb.5: ; %._crit_edge global_load_b64 v[1:2], v[11:12], off s_waitcnt vmcnt(0) v_add_f64 v[1:2], v[17:18], v[1:2] global_store_b64 v[11:12], v[1:2], off global_load_b64 v[1:2], v[7:8], off s_waitcnt vmcnt(0) v_add_f64 v[1:2], v[19:20], v[1:2] global_store_b64 v[7:8], v[1:2], off global_load_b64 v[1:2], v[11:12], off global_load_b64 v[9:10], v[3:4], off s_waitcnt vmcnt(0) v_add_f64 v[1:2], v[1:2], v[9:10] global_store_b64 v[3:4], v[1:2], off global_load_b64 v[1:2], v[7:8], off global_load_b64 v[3:4], v[5:6], off s_waitcnt vmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] global_store_b64 v[5:6], v[1:2], off .LBB0_6: ; %Flow568 s_or_b32 exec_lo, exec_lo, s11 s_clause 0x1 global_load_b64 v[6:7], v42, s[12:13] global_load_b64 v[2:3], v42, s[14:15] s_load_b64 s[4:5], s[0:1], 0xa0 v_mbcnt_lo_u32_b32 v40, -1, 0 v_mov_b32_e32 v4, 0 v_mov_b32_e32 v5, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_dual_mov_b32 v1, 0 :: v_dual_mov_b32 v8, v40 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v8 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_12 ; %bb.7: s_waitcnt lgkmcnt(0) global_load_b64 v[11:12], v1, s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v1, s[4:5] offset:40 global_load_b64 v[9:10], v1, s[4:5] s_mov_b32 s3, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v5, v5, v12 v_and_b32_e32 v4, v4, v11 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v5, v5, 24 v_mul_hi_u32 v13, v4, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v13, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v9, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v10, v5, vcc_lo global_load_b64 v[9:10], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v1, v[9:12], s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[11:12] s_cbranch_execz .LBB0_11 ; %bb.8: ; %.preheader3.i.i.i.preheader v_mov_b32_e32 v9, 0 s_mov_b32 s6, 0 .LBB0_9: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[10:11], v9, s[4:5] offset:40 global_load_b64 v[14:15], v9, s[4:5] v_dual_mov_b32 v13, v5 :: v_dual_mov_b32 v12, v4 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v10, v10, v12 s_waitcnt vmcnt(0) v_mad_u64_u32 v[4:5], null, v10, 24, v[14:15] v_and_b32_e32 v14, v11, v13 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[10:11], null, v14, 24, v[5:6] v_mov_b32_e32 v5, v10 global_load_b64 v[10:11], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v9, v[10:13], s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[12:13] s_or_b32 s6, vcc_lo, s6 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s6 s_cbranch_execnz .LBB0_9 ; %bb.10: ; %Flow564 s_or_b32 exec_lo, exec_lo, s6 .LBB0_11: ; %Flow566 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB0_12: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[9:10], v1, s[4:5] offset:40 global_load_b128 v[12:15], v1, s[4:5] v_readfirstlane_b32 s6, v4 v_readfirstlane_b32 s7, v5 s_mov_b32 s11, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s8, v9 v_readfirstlane_b32 s9, v10 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[6:7], s[8:9] s_mul_i32 s1, s9, 24 s_mul_hi_u32 s3, s8, 24 s_mul_i32 s10, s8, 24 s_and_saveexec_b32 s20, s0 s_cbranch_execz .LBB0_14 ; %bb.13: v_dual_mov_b32 v16, s11 :: v_dual_mov_b32 v17, 0 s_add_i32 s11, s3, s1 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v12, s10 v_add_co_ci_u32_e32 v5, vcc_lo, s11, v13, vcc_lo v_dual_mov_b32 v18, 2 :: v_dual_mov_b32 v19, 1 global_store_b128 v[4:5], v[16:19], off offset:8 .LBB0_14: s_or_b32 exec_lo, exec_lo, s20 v_mov_b32_e32 v9, 0 s_lshl_b64 s[8:9], s[8:9], 12 s_mov_b32 s36, 0 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v14, s8 v_lshlrev_b64 v[4:5], 6, v[8:9] v_mov_b32_e32 v8, 33 v_add_co_ci_u32_e32 v10, vcc_lo, s9, v15, vcc_lo v_add_co_u32 v36, s8, s12, v42 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v37, null, s13, 0, s8 v_add_co_u32 v4, vcc_lo, v1, v4 v_add_co_u32 v38, s8, s14, v42 s_mov_b32 s37, s36 s_mov_b32 s38, s36 s_mov_b32 s39, s36 v_add_co_ci_u32_e32 v5, vcc_lo, v10, v5, vcc_lo v_mov_b32_e32 v10, v9 v_dual_mov_b32 v11, v9 :: v_dual_mov_b32 v14, s36 v_add_co_ci_u32_e64 v39, null, s15, 0, s8 v_dual_mov_b32 v15, s37 :: v_dual_mov_b32 v16, s38 v_mov_b32_e32 v17, s39 s_clause 0x3 global_store_b128 v[4:5], v[8:11], off global_store_b128 v[4:5], v[14:17], off offset:16 global_store_b128 v[4:5], v[14:17], off offset:32 global_store_b128 v[4:5], v[14:17], off offset:48 s_and_saveexec_b32 s8, s0 s_cbranch_execz .LBB0_22 ; %bb.15: s_clause 0x1 global_load_b64 v[18:19], v9, s[4:5] offset:32 glc global_load_b64 v[10:11], v9, s[4:5] offset:40 s_mov_b32 s9, exec_lo v_dual_mov_b32 v16, s6 :: v_dual_mov_b32 v17, s7 s_waitcnt vmcnt(0) v_and_b32_e32 v1, s7, v11 v_and_b32_e32 v8, s6, v10 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v1, v1, 24 v_mul_hi_u32 v10, v8, 24 v_mul_lo_u32 v8, v8, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v10, v1 v_add_co_u32 v14, vcc_lo, v12, v8 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v15, vcc_lo, v13, v1, vcc_lo global_store_b64 v[14:15], v[18:19], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v9, v[16:19], s[4:5] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[10:11], v[18:19] s_cbranch_execz .LBB0_18 ; %bb.16: ; %.preheader1.i.i.i.preheader v_mov_b32_e32 v1, 0 s_mov_b32 s11, 0 .LBB0_17: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v8, s6 :: v_dual_mov_b32 v9, s7 s_sleep 1 global_store_b64 v[14:15], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v1, v[8:11], s[4:5] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[10:11] v_dual_mov_b32 v11, v9 :: v_dual_mov_b32 v10, v8 s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_17 .LBB0_18: ; %Flow562 s_or_b32 exec_lo, exec_lo, s9 v_mov_b32_e32 v11, 0 s_mov_b32 s11, exec_lo s_mov_b32 s9, exec_lo v_mbcnt_lo_u32_b32 v1, s11, 0 global_load_b64 v[8:9], v11, s[4:5] offset:16 v_cmpx_eq_u32_e32 0, v1 s_cbranch_execz .LBB0_20 ; %bb.19: s_bcnt1_i32_b32 s11, s11 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v10, s11 s_waitcnt vmcnt(0) global_atomic_add_u64 v[8:9], v[10:11], off offset:8 .LBB0_20: s_or_b32 exec_lo, exec_lo, s9 s_waitcnt vmcnt(0) global_load_b64 v[10:11], v[8:9], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[10:11] s_cbranch_vccnz .LBB0_22 ; %bb.21: global_load_b32 v8, v[8:9], off offset:24 v_mov_b32_e32 v9, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s9, v8 s_waitcnt_vscnt null, 0x0 global_store_b64 v[10:11], v[8:9], off s_and_b32 m0, s9, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_22: ; %Flow563 s_or_b32 exec_lo, exec_lo, s8 s_add_i32 s3, s3, s1 v_add_co_u32 v1, vcc_lo, v12, s10 v_add_co_ci_u32_e32 v9, vcc_lo, s3, v13, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v1, 20 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v9, vcc_lo .LBB0_23: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v1, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_25 ; %bb.24: ; in Loop: Header=BB0_23 Depth=1 global_load_b32 v1, v[8:9], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v1, 1, v1 .LBB0_25: ; in Loop: Header=BB0_23 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v1 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_27 ; %bb.26: ; in Loop: Header=BB0_23 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_28 .LBB0_27: ; in Loop: Header=BB0_23 Depth=1 s_mov_b32 s1, -1 .LBB0_28: ; %Flow557 ; in Loop: Header=BB0_23 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_23 ; %bb.29: global_load_b64 v[8:9], v[4:5], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_33 ; %bb.30: v_mov_b32_e32 v1, 0 s_clause 0x2 global_load_b64 v[4:5], v1, s[4:5] offset:40 global_load_b64 v[14:15], v1, s[4:5] offset:24 glc global_load_b64 v[12:13], v1, s[4:5] s_waitcnt vmcnt(2) v_add_co_u32 v16, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v17, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v10, vcc_lo, v16, s6 v_add_co_ci_u32_e32 v11, vcc_lo, s7, v17, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[10:11] v_dual_cndmask_b32 v10, v10, v16 :: v_dual_cndmask_b32 v11, v11, v17 v_and_b32_e32 v4, v10, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v5, v11, v5 v_mul_hi_u32 v16, v4, 24 v_mul_lo_u32 v4, v4, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v4, vcc_lo, v12, v4 v_mov_b32_e32 v12, v14 v_mul_lo_u32 v5, v5, 24 v_add_nc_u32_e32 v5, v16, v5 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v5, vcc_lo, v13, v5, vcc_lo v_mov_b32_e32 v13, v15 global_store_b64 v[4:5], v[14:15], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[12:13], v1, v[10:13], s[4:5] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[12:13], v[14:15] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_33 ; %bb.31: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB0_32: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[12:13], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[14:15], v1, v[10:13], s[4:5] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[14:15], v[12:13] v_dual_mov_b32 v12, v14 :: v_dual_mov_b32 v13, v15 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_32 .LBB0_33: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[6:7] s_add_u32 s6, s6, .str@rel32@lo+4 s_addc_u32 s7, s7, .str@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_lg_u64 s[6:7], 0 s_cbranch_scc0 .LBB0_119 ; %bb.34: s_waitcnt vmcnt(0) v_dual_mov_b32 v14, 2 :: v_dual_and_b32 v1, 2, v8 v_dual_mov_b32 v5, 0 :: v_dual_and_b32 v10, -3, v8 v_mov_b32_e32 v11, v9 v_mov_b32_e32 v15, 1 s_mov_b64 s[8:9], 19 .LBB0_35: ; =>This Loop Header: Depth=1 ; Child Loop BB0_38 Depth 2 ; Child Loop BB0_45 Depth 2 ; Child Loop BB0_53 Depth 2 ; Child Loop BB0_61 Depth 2 ; Child Loop BB0_69 Depth 2 ; Child Loop BB0_77 Depth 2 ; Child Loop BB0_85 Depth 2 ; Child Loop BB0_93 Depth 2 ; Child Loop BB0_101 Depth 2 ; Child Loop BB0_107 Depth 2 ; Child Loop BB0_116 Depth 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u64_e64 s0, s[8:9], 56 ; implicit-def: $vgpr18_vgpr19 ; implicit-def: $sgpr20 s_and_b32 s0, s0, exec_lo s_cselect_b32 s10, s8, 56 s_cselect_b32 s11, s9, 0 s_cmp_gt_u32 s10, 7 s_mov_b32 s0, -1 s_cbranch_scc1 .LBB0_40 ; %bb.36: ; in Loop: Header=BB0_35 Depth=1 v_mov_b32_e32 v18, 0 v_mov_b32_e32 v19, 0 s_cmp_eq_u32 s10, 0 s_cbranch_scc1 .LBB0_39 ; %bb.37: ; %.preheader31.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_lshl_b64 s[0:1], s[10:11], 3 s_mov_b64 s[12:13], 0 s_mov_b64 s[14:15], s[6:7] .LBB0_38: ; %.preheader31.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v4, v5, s[14:15] s_waitcnt vmcnt(0) v_and_b32_e32 v4, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[12:13], s12, v[4:5] s_add_u32 s12, s12, 8 s_addc_u32 s13, s13, 0 s_add_u32 s14, s14, 1 s_addc_u32 s15, s15, 0 s_cmp_lg_u32 s0, s12 v_or_b32_e32 v18, v12, v18 v_or_b32_e32 v19, v13, v19 s_cbranch_scc1 .LBB0_38 .LBB0_39: ; %Flow533 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s0, 0 s_mov_b32 s20, 0 .LBB0_40: ; %Flow535 ; in Loop: Header=BB0_35 Depth=1 s_and_not1_b32 vcc_lo, exec_lo, s0 s_mov_b64 s[0:1], s[6:7] s_cbranch_vccnz .LBB0_42 ; %bb.41: ; in Loop: Header=BB0_35 Depth=1 global_load_b64 v[18:19], v5, s[6:7] s_add_i32 s20, s10, -8 s_add_u32 s0, s6, 8 s_addc_u32 s1, s7, 0 .LBB0_42: ; %.loopexit32.i ; in Loop: Header=BB0_35 Depth=1 s_cmp_gt_u32 s20, 7 s_cbranch_scc1 .LBB0_47 ; %bb.43: ; in Loop: Header=BB0_35 Depth=1 v_mov_b32_e32 v20, 0 v_mov_b32_e32 v21, 0 s_cmp_eq_u32 s20, 0 s_cbranch_scc1 .LBB0_46 ; %bb.44: ; %.preheader29.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b64 s[12:13], 0 s_mov_b64 s[14:15], 0 .LBB0_45: ; %.preheader29.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s30, s0, s14 s_addc_u32 s31, s1, s15 s_add_u32 s14, s14, 1 global_load_u8 v4, v5, s[30:31] s_addc_u32 s15, s15, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v4, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[12:13], s12, v[4:5] s_add_u32 s12, s12, 8 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s20, s14 v_or_b32_e32 v20, v12, v20 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v21, v13, v21 s_cbranch_scc1 .LBB0_45 .LBB0_46: ; %Flow528 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s12, 0 s_mov_b32 s3, 0 s_branch .LBB0_48 .LBB0_47: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s12, -1 ; implicit-def: $vgpr20_vgpr21 ; implicit-def: $sgpr3 .LBB0_48: ; %Flow530 ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s12 s_cbranch_vccnz .LBB0_50 ; %bb.49: ; in Loop: Header=BB0_35 Depth=1 global_load_b64 v[20:21], v5, s[0:1] s_add_i32 s3, s20, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_50: ; %.loopexit30.i ; in Loop: Header=BB0_35 Depth=1 s_cmp_gt_u32 s3, 7 s_cbranch_scc1 .LBB0_55 ; %bb.51: ; in Loop: Header=BB0_35 Depth=1 v_mov_b32_e32 v22, 0 v_mov_b32_e32 v23, 0 s_cmp_eq_u32 s3, 0 s_cbranch_scc1 .LBB0_54 ; %bb.52: ; %.preheader27.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b64 s[12:13], 0 s_mov_b64 s[14:15], 0 .LBB0_53: ; %.preheader27.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s20, s0, s14 s_addc_u32 s21, s1, s15 s_add_u32 s14, s14, 1 global_load_u8 v4, v5, s[20:21] s_addc_u32 s15, s15, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v4, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[12:13], s12, v[4:5] s_add_u32 s12, s12, 8 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s3, s14 v_or_b32_e32 v22, v12, v22 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v23, v13, v23 s_cbranch_scc1 .LBB0_53 .LBB0_54: ; %Flow523 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s12, 0 s_mov_b32 s20, 0 s_branch .LBB0_56 .LBB0_55: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s12, -1 ; implicit-def: $sgpr20 .LBB0_56: ; %Flow525 ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s12 s_cbranch_vccnz .LBB0_58 ; %bb.57: ; in Loop: Header=BB0_35 Depth=1 global_load_b64 v[22:23], v5, s[0:1] s_add_i32 s20, s3, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_58: ; %.loopexit28.i ; in Loop: Header=BB0_35 Depth=1 s_cmp_gt_u32 s20, 7 s_cbranch_scc1 .LBB0_63 ; %bb.59: ; in Loop: Header=BB0_35 Depth=1 v_mov_b32_e32 v24, 0 v_mov_b32_e32 v25, 0 s_cmp_eq_u32 s20, 0 s_cbranch_scc1 .LBB0_62 ; %bb.60: ; %.preheader25.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b64 s[12:13], 0 s_mov_b64 s[14:15], 0 .LBB0_61: ; %.preheader25.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s30, s0, s14 s_addc_u32 s31, s1, s15 s_add_u32 s14, s14, 1 global_load_u8 v4, v5, s[30:31] s_addc_u32 s15, s15, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v4, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[12:13], s12, v[4:5] s_add_u32 s12, s12, 8 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s20, s14 v_or_b32_e32 v24, v12, v24 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v25, v13, v25 s_cbranch_scc1 .LBB0_61 .LBB0_62: ; %Flow518 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s12, 0 s_mov_b32 s3, 0 s_branch .LBB0_64 .LBB0_63: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s12, -1 ; implicit-def: $vgpr24_vgpr25 ; implicit-def: $sgpr3 .LBB0_64: ; %Flow520 ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s12 s_cbranch_vccnz .LBB0_66 ; %bb.65: ; in Loop: Header=BB0_35 Depth=1 global_load_b64 v[24:25], v5, s[0:1] s_add_i32 s3, s20, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_66: ; %.loopexit26.i ; in Loop: Header=BB0_35 Depth=1 s_cmp_gt_u32 s3, 7 s_cbranch_scc1 .LBB0_71 ; %bb.67: ; in Loop: Header=BB0_35 Depth=1 v_mov_b32_e32 v26, 0 v_mov_b32_e32 v27, 0 s_cmp_eq_u32 s3, 0 s_cbranch_scc1 .LBB0_70 ; %bb.68: ; %.preheader23.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b64 s[12:13], 0 s_mov_b64 s[14:15], 0 .LBB0_69: ; %.preheader23.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s20, s0, s14 s_addc_u32 s21, s1, s15 s_add_u32 s14, s14, 1 global_load_u8 v4, v5, s[20:21] s_addc_u32 s15, s15, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v4, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[12:13], s12, v[4:5] s_add_u32 s12, s12, 8 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s3, s14 v_or_b32_e32 v26, v12, v26 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v27, v13, v27 s_cbranch_scc1 .LBB0_69 .LBB0_70: ; %Flow513 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s12, 0 s_mov_b32 s20, 0 s_branch .LBB0_72 .LBB0_71: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s12, -1 ; implicit-def: $sgpr20 .LBB0_72: ; %Flow515 ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s12 s_cbranch_vccnz .LBB0_74 ; %bb.73: ; in Loop: Header=BB0_35 Depth=1 global_load_b64 v[26:27], v5, s[0:1] s_add_i32 s20, s3, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_74: ; %.loopexit24.i ; in Loop: Header=BB0_35 Depth=1 s_cmp_gt_u32 s20, 7 s_cbranch_scc1 .LBB0_79 ; %bb.75: ; in Loop: Header=BB0_35 Depth=1 v_mov_b32_e32 v28, 0 v_mov_b32_e32 v29, 0 s_cmp_eq_u32 s20, 0 s_cbranch_scc1 .LBB0_78 ; %bb.76: ; %.preheader21.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b64 s[12:13], 0 s_mov_b64 s[14:15], 0 .LBB0_77: ; %.preheader21.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s30, s0, s14 s_addc_u32 s31, s1, s15 s_add_u32 s14, s14, 1 global_load_u8 v4, v5, s[30:31] s_addc_u32 s15, s15, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v4, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[12:13], s12, v[4:5] s_add_u32 s12, s12, 8 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s20, s14 v_or_b32_e32 v28, v12, v28 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v29, v13, v29 s_cbranch_scc1 .LBB0_77 .LBB0_78: ; %Flow508 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s12, 0 s_mov_b32 s3, 0 s_branch .LBB0_80 .LBB0_79: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s12, -1 ; implicit-def: $vgpr28_vgpr29 ; implicit-def: $sgpr3 .LBB0_80: ; %Flow510 ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s12 s_cbranch_vccnz .LBB0_82 ; %bb.81: ; in Loop: Header=BB0_35 Depth=1 global_load_b64 v[28:29], v5, s[0:1] s_add_i32 s3, s20, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_82: ; %.loopexit22.i ; in Loop: Header=BB0_35 Depth=1 s_cmp_gt_u32 s3, 7 s_cbranch_scc1 .LBB0_87 ; %bb.83: ; in Loop: Header=BB0_35 Depth=1 v_mov_b32_e32 v30, 0 v_mov_b32_e32 v31, 0 s_cmp_eq_u32 s3, 0 s_cbranch_scc1 .LBB0_86 ; %bb.84: ; %.preheader.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b64 s[12:13], 0 s_mov_b64 s[14:15], s[0:1] .LBB0_85: ; %.preheader.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v4, v5, s[14:15] s_add_i32 s3, s3, -1 s_waitcnt vmcnt(0) v_and_b32_e32 v4, 0xffff, v4 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[12:13], s12, v[4:5] s_add_u32 s12, s12, 8 s_addc_u32 s13, s13, 0 s_add_u32 s14, s14, 1 s_addc_u32 s15, s15, 0 s_cmp_lg_u32 s3, 0 v_or_b32_e32 v30, v12, v30 v_or_b32_e32 v31, v13, v31 s_cbranch_scc1 .LBB0_85 .LBB0_86: ; %Flow503 ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s3, 0 s_branch .LBB0_88 .LBB0_87: ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s3, -1 .LBB0_88: ; %Flow505 ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s3 s_cbranch_vccnz .LBB0_90 ; %bb.89: ; in Loop: Header=BB0_35 Depth=1 global_load_b64 v[30:31], v5, s[0:1] .LBB0_90: ; %.loopexit.i ; in Loop: Header=BB0_35 Depth=1 v_mov_b32_e32 v4, v40 s_waitcnt vmcnt(0) v_mov_b32_e32 v12, 0 v_mov_b32_e32 v13, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_96 ; %bb.91: ; in Loop: Header=BB0_35 Depth=1 global_load_b64 v[34:35], v5, s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[12:13], v5, s[4:5] offset:40 global_load_b64 v[16:17], v5, s[4:5] s_mov_b32 s3, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v13, v13, v35 v_and_b32_e32 v12, v12, v34 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v13, v13, 24 v_mul_hi_u32 v32, v12, 24 v_mul_lo_u32 v12, v12, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v13, v32, v13 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v16, v12 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v13, vcc_lo, v17, v13, vcc_lo global_load_b64 v[32:33], v[12:13], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[12:13], v5, v[32:35], s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[12:13], v[34:35] s_cbranch_execz .LBB0_95 ; %bb.92: ; %.preheader3.i.i19.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s12, 0 .LBB0_93: ; %.preheader3.i.i19.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 s_clause 0x1 global_load_b64 v[16:17], v5, s[4:5] offset:40 global_load_b64 v[32:33], v5, s[4:5] v_dual_mov_b32 v35, v13 :: v_dual_mov_b32 v34, v12 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v16, v16, v34 s_waitcnt vmcnt(0) v_mad_u64_u32 v[12:13], null, v16, 24, v[32:33] v_and_b32_e32 v32, v17, v35 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[16:17], null, v32, 24, v[13:14] v_mov_b32_e32 v13, v16 global_load_b64 v[32:33], v[12:13], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[12:13], v5, v[32:35], s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[12:13], v[34:35] s_or_b32 s12, vcc_lo, s12 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s12 s_cbranch_execnz .LBB0_93 ; %bb.94: ; %Flow498 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s12 .LBB0_95: ; %Flow500 ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB0_96: ; %.loopexit4.i.i14.i ; in Loop: Header=BB0_35 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_clause 0x1 global_load_b64 v[16:17], v5, s[4:5] offset:40 global_load_b128 v[32:35], v5, s[4:5] v_readfirstlane_b32 s12, v12 v_readfirstlane_b32 s13, v13 s_mov_b32 s21, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s14, v16 v_readfirstlane_b32 s15, v17 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[14:15], s[12:13], s[14:15] s_mul_i32 s1, s15, 24 s_mul_hi_u32 s3, s14, 24 s_mul_i32 s20, s14, 24 s_and_saveexec_b32 s30, s0 s_cbranch_execz .LBB0_98 ; %bb.97: ; in Loop: Header=BB0_35 Depth=1 v_dual_mov_b32 v12, s21 :: v_dual_mov_b32 v13, v5 s_add_i32 s21, s3, s1 s_waitcnt vmcnt(0) v_add_co_u32 v16, vcc_lo, v32, s20 v_add_co_ci_u32_e32 v17, vcc_lo, s21, v33, vcc_lo global_store_b128 v[16:17], v[12:15], off offset:8 .LBB0_98: ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s30 v_cmp_gt_u64_e64 vcc_lo, s[8:9], 56 v_or_b32_e32 v12, 0, v11 v_or_b32_e32 v13, v10, v1 s_lshl_b64 s[14:15], s[14:15], 12 s_lshl_b32 s21, s10, 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_add_i32 s21, s21, 28 v_dual_cndmask_b32 v17, v12, v11 :: v_dual_cndmask_b32 v12, v13, v10 v_lshlrev_b64 v[10:11], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v34, s14 v_add_co_ci_u32_e32 v13, vcc_lo, s15, v35, vcc_lo s_and_b32 s21, s21, 0x1e0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v34, vcc_lo, v4, v10 v_and_or_b32 v16, 0xffffff1f, v12, s21 v_add_co_ci_u32_e32 v35, vcc_lo, v13, v11, vcc_lo s_clause 0x3 global_store_b128 v[34:35], v[16:19], off global_store_b128 v[34:35], v[20:23], off offset:16 global_store_b128 v[34:35], v[24:27], off offset:32 global_store_b128 v[34:35], v[28:31], off offset:48 s_and_saveexec_b32 s14, s0 s_cbranch_execz .LBB0_106 ; %bb.99: ; in Loop: Header=BB0_35 Depth=1 s_clause 0x1 global_load_b64 v[20:21], v5, s[4:5] offset:32 glc global_load_b64 v[10:11], v5, s[4:5] offset:40 v_dual_mov_b32 v18, s12 :: v_dual_mov_b32 v19, s13 s_waitcnt vmcnt(0) v_readfirstlane_b32 s30, v10 v_readfirstlane_b32 s31, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[30:31], s[30:31], s[12:13] s_mul_i32 s15, s31, 24 s_mul_hi_u32 s21, s30, 24 s_mul_i32 s30, s30, 24 s_add_i32 s21, s21, s15 v_add_co_u32 v16, vcc_lo, v32, s30 v_add_co_ci_u32_e32 v17, vcc_lo, s21, v33, vcc_lo s_mov_b32 s15, exec_lo global_store_b64 v[16:17], v[20:21], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[12:13], v5, v[18:21], s[4:5] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[12:13], v[20:21] s_cbranch_execz .LBB0_102 ; %bb.100: ; %.preheader1.i.i17.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s21, 0 .LBB0_101: ; %.preheader1.i.i17.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 v_dual_mov_b32 v10, s12 :: v_dual_mov_b32 v11, s13 s_sleep 1 global_store_b64 v[16:17], v[12:13], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v5, v[10:13], s[4:5] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[10:11], v[12:13] v_dual_mov_b32 v13, v11 :: v_dual_mov_b32 v12, v10 s_or_b32 s21, vcc_lo, s21 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s21 s_cbranch_execnz .LBB0_101 .LBB0_102: ; %Flow496 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s15 global_load_b64 v[10:11], v5, s[4:5] offset:16 s_mov_b32 s21, exec_lo s_mov_b32 s15, exec_lo v_mbcnt_lo_u32_b32 v4, s21, 0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB0_104 ; %bb.103: ; in Loop: Header=BB0_35 Depth=1 s_bcnt1_i32_b32 s21, s21 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s21 s_waitcnt vmcnt(0) global_atomic_add_u64 v[10:11], v[4:5], off offset:8 .LBB0_104: ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s15 s_waitcnt vmcnt(0) global_load_b64 v[12:13], v[10:11], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[12:13] s_cbranch_vccnz .LBB0_106 ; %bb.105: ; in Loop: Header=BB0_35 Depth=1 global_load_b32 v4, v[10:11], off offset:24 s_waitcnt vmcnt(0) v_readfirstlane_b32 s15, v4 s_waitcnt_vscnt null, 0x0 global_store_b64 v[12:13], v[4:5], off s_and_b32 m0, s15, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_106: ; %Flow497 ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s14 s_add_i32 s3, s3, s1 v_add_co_u32 v4, vcc_lo, v32, s20 v_add_co_ci_u32_e32 v11, vcc_lo, s3, v33, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v10, vcc_lo, v4, 20 v_add_co_ci_u32_e32 v11, vcc_lo, 0, v11, vcc_lo .LBB0_107: ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 v_mov_b32_e32 v4, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_109 ; %bb.108: ; in Loop: Header=BB0_107 Depth=2 global_load_b32 v4, v[10:11], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v4, 1, v4 .LBB0_109: ; in Loop: Header=BB0_107 Depth=2 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v4 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_111 ; %bb.110: ; in Loop: Header=BB0_107 Depth=2 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_112 .LBB0_111: ; in Loop: Header=BB0_107 Depth=2 s_mov_b32 s1, -1 .LBB0_112: ; %Flow491 ; in Loop: Header=BB0_107 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_107 ; %bb.113: ; in Loop: Header=BB0_35 Depth=1 global_load_b128 v[10:13], v[34:35], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_117 ; %bb.114: ; in Loop: Header=BB0_35 Depth=1 s_clause 0x2 global_load_b64 v[12:13], v5, s[4:5] offset:40 global_load_b64 v[20:21], v5, s[4:5] offset:24 glc global_load_b64 v[18:19], v5, s[4:5] s_waitcnt vmcnt(2) v_add_co_u32 v4, vcc_lo, v12, 1 v_add_co_ci_u32_e32 v22, vcc_lo, 0, v13, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v16, vcc_lo, v4, s12 v_add_co_ci_u32_e32 v17, vcc_lo, s13, v22, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[16:17] v_dual_cndmask_b32 v17, v17, v22 :: v_dual_cndmask_b32 v16, v16, v4 v_and_b32_e32 v4, v17, v13 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v12, v16, v12 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v13, v12, 24 v_mul_lo_u32 v12, v12, 24 v_add_nc_u32_e32 v4, v13, v4 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v12, vcc_lo, v18, v12 v_mov_b32_e32 v18, v20 v_add_co_ci_u32_e32 v13, vcc_lo, v19, v4, vcc_lo v_mov_b32_e32 v19, v21 global_store_b64 v[12:13], v[20:21], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[18:19], v5, v[16:19], s[4:5] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[18:19], v[20:21] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_117 ; %bb.115: ; %.preheader.i.i16.i.preheader ; in Loop: Header=BB0_35 Depth=1 s_mov_b32 s0, 0 .LBB0_116: ; %.preheader.i.i16.i ; Parent Loop BB0_35 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_store_b64 v[12:13], v[18:19], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[20:21], v5, v[16:19], s[4:5] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[20:21], v[18:19] v_dual_mov_b32 v18, v20 :: v_dual_mov_b32 v19, v21 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_116 .LBB0_117: ; %__ockl_hostcall_preview.exit20.i ; in Loop: Header=BB0_35 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_sub_u32 s8, s8, s10 s_subb_u32 s9, s9, s11 s_add_u32 s6, s6, s10 s_addc_u32 s7, s7, s11 s_cmp_lg_u64 s[8:9], 0 s_cbranch_scc1 .LBB0_35 ; %bb.118: ; %Flow536 s_mov_b32 s0, 0 s_branch .LBB0_120 .LBB0_119: s_mov_b32 s0, -1 ; implicit-def: $vgpr10_vgpr11 .LBB0_120: ; %Flow551 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s0 s_cbranch_vccz .LBB0_149 ; %bb.121: s_waitcnt vmcnt(0) v_mov_b32_e32 v10, v40 v_mov_b32_e32 v4, 0 v_mov_b32_e32 v5, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v10 v_cmp_eq_u32_e64 s0, s0, v10 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_127 ; %bb.122: v_mov_b32_e32 v1, 0 s_mov_b32 s3, exec_lo global_load_b64 v[13:14], v1, s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v1, s[4:5] offset:40 global_load_b64 v[11:12], v1, s[4:5] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v13 v_and_b32_e32 v5, v5, v14 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v15, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v15, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v11, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v12, v5, vcc_lo global_load_b64 v[11:12], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v1, v[11:14], s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB0_126 ; %bb.123: ; %.preheader3.i.i.i116.preheader s_mov_b32 s6, 0 .LBB0_124: ; %.preheader3.i.i.i116 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[11:12], v1, s[4:5] offset:40 global_load_b64 v[15:16], v1, s[4:5] v_dual_mov_b32 v14, v5 :: v_dual_mov_b32 v13, v4 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v11, v11, v13 s_waitcnt vmcnt(0) v_mad_u64_u32 v[4:5], null, v11, 24, v[15:16] v_and_b32_e32 v15, v12, v14 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[11:12], null, v15, 24, v[5:6] v_mov_b32_e32 v5, v11 global_load_b64 v[11:12], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v1, v[11:14], s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[13:14] s_or_b32 s6, vcc_lo, s6 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s6 s_cbranch_execnz .LBB0_124 ; %bb.125: ; %Flow548 s_or_b32 exec_lo, exec_lo, s6 .LBB0_126: ; %Flow550 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB0_127: ; %.loopexit4.i.i.i111 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v11, 0 v_readfirstlane_b32 s6, v4 v_readfirstlane_b32 s7, v5 s_mov_b32 s11, exec_lo s_clause 0x1 global_load_b64 v[16:17], v11, s[4:5] offset:40 global_load_b128 v[12:15], v11, s[4:5] s_waitcnt vmcnt(1) v_readfirstlane_b32 s8, v16 v_readfirstlane_b32 s9, v17 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[6:7], s[8:9] s_mul_i32 s1, s9, 24 s_mul_hi_u32 s3, s8, 24 s_mul_i32 s10, s8, 24 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_129 ; %bb.128: v_dual_mov_b32 v16, s11 :: v_dual_mov_b32 v17, v11 s_add_i32 s11, s3, s1 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v12, s10 v_add_co_ci_u32_e32 v5, vcc_lo, s11, v13, vcc_lo v_dual_mov_b32 v18, 2 :: v_dual_mov_b32 v19, 1 global_store_b128 v[4:5], v[16:19], off offset:8 .LBB0_129: s_or_b32 exec_lo, exec_lo, s12 s_lshl_b64 s[8:9], s[8:9], 12 v_lshlrev_b64 v[4:5], 6, v[10:11] s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v14, s8 v_add_co_ci_u32_e32 v10, vcc_lo, s9, v15, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v4, vcc_lo, v1, v4 s_mov_b32 s15, s12 s_mov_b32 s13, s12 s_mov_b32 s14, s12 v_and_or_b32 v8, 0xffffff1f, v8, 32 v_add_co_ci_u32_e32 v5, vcc_lo, v10, v5, vcc_lo v_dual_mov_b32 v10, v11 :: v_dual_mov_b32 v17, s15 v_dual_mov_b32 v16, s14 :: v_dual_mov_b32 v15, s13 v_mov_b32_e32 v14, s12 s_clause 0x3 global_store_b128 v[4:5], v[8:11], off global_store_b128 v[4:5], v[14:17], off offset:16 global_store_b128 v[4:5], v[14:17], off offset:32 global_store_b128 v[4:5], v[14:17], off offset:48 s_and_saveexec_b32 s8, s0 s_cbranch_execz .LBB0_137 ; %bb.130: v_dual_mov_b32 v1, 0 :: v_dual_mov_b32 v16, s6 v_mov_b32_e32 v17, s7 s_clause 0x1 global_load_b64 v[18:19], v1, s[4:5] offset:32 glc global_load_b64 v[8:9], v1, s[4:5] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s12, v8 v_readfirstlane_b32 s13, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[12:13], s[12:13], s[6:7] s_mul_i32 s9, s13, 24 s_mul_hi_u32 s11, s12, 24 s_mul_i32 s12, s12, 24 s_add_i32 s11, s11, s9 v_add_co_u32 v14, vcc_lo, v12, s12 v_add_co_ci_u32_e32 v15, vcc_lo, s11, v13, vcc_lo s_mov_b32 s9, exec_lo global_store_b64 v[14:15], v[18:19], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v1, v[16:19], s[4:5] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[10:11], v[18:19] s_cbranch_execz .LBB0_133 ; %bb.131: ; %.preheader1.i.i.i114.preheader s_mov_b32 s11, 0 .LBB0_132: ; %.preheader1.i.i.i114 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v8, s6 :: v_dual_mov_b32 v9, s7 s_sleep 1 global_store_b64 v[14:15], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v1, v[8:11], s[4:5] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[10:11] v_dual_mov_b32 v11, v9 :: v_dual_mov_b32 v10, v8 s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_132 .LBB0_133: ; %Flow546 s_or_b32 exec_lo, exec_lo, s9 v_mov_b32_e32 v11, 0 s_mov_b32 s11, exec_lo s_mov_b32 s9, exec_lo v_mbcnt_lo_u32_b32 v1, s11, 0 global_load_b64 v[8:9], v11, s[4:5] offset:16 v_cmpx_eq_u32_e32 0, v1 s_cbranch_execz .LBB0_135 ; %bb.134: s_bcnt1_i32_b32 s11, s11 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v10, s11 s_waitcnt vmcnt(0) global_atomic_add_u64 v[8:9], v[10:11], off offset:8 .LBB0_135: s_or_b32 exec_lo, exec_lo, s9 s_waitcnt vmcnt(0) global_load_b64 v[10:11], v[8:9], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[10:11] s_cbranch_vccnz .LBB0_137 ; %bb.136: global_load_b32 v8, v[8:9], off offset:24 v_mov_b32_e32 v9, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s9, v8 s_waitcnt_vscnt null, 0x0 global_store_b64 v[10:11], v[8:9], off s_and_b32 m0, s9, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_137: ; %Flow547 s_or_b32 exec_lo, exec_lo, s8 s_add_i32 s3, s3, s1 v_add_co_u32 v1, vcc_lo, v12, s10 v_add_co_ci_u32_e32 v9, vcc_lo, s3, v13, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v1, 20 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v9, vcc_lo .LBB0_138: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v1, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_140 ; %bb.139: ; in Loop: Header=BB0_138 Depth=1 global_load_b32 v1, v[8:9], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v1, 1, v1 .LBB0_140: ; in Loop: Header=BB0_138 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v1 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_142 ; %bb.141: ; in Loop: Header=BB0_138 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_143 .LBB0_142: ; in Loop: Header=BB0_138 Depth=1 s_mov_b32 s1, -1 .LBB0_143: ; %Flow541 ; in Loop: Header=BB0_138 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_138 ; %bb.144: global_load_b128 v[10:13], v[4:5], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_148 ; %bb.145: v_mov_b32_e32 v1, 0 s_clause 0x2 global_load_b64 v[4:5], v1, s[4:5] offset:40 global_load_b64 v[8:9], v1, s[4:5] offset:24 glc global_load_b64 v[14:15], v1, s[4:5] s_waitcnt vmcnt(2) v_add_co_u32 v16, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v17, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v12, vcc_lo, v16, s6 v_add_co_ci_u32_e32 v13, vcc_lo, s7, v17, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[12:13] v_dual_cndmask_b32 v12, v12, v16 :: v_dual_cndmask_b32 v13, v13, v17 v_and_b32_e32 v4, v12, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v5, v13, v5 v_mul_hi_u32 v16, v4, 24 v_mul_lo_u32 v4, v4, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v4, vcc_lo, v14, v4 v_mov_b32_e32 v14, v8 v_mul_lo_u32 v5, v5, 24 v_add_nc_u32_e32 v5, v16, v5 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v5, vcc_lo, v15, v5, vcc_lo v_mov_b32_e32 v15, v9 global_store_b64 v[4:5], v[8:9], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[14:15], v1, v[12:15], s[4:5] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[14:15], v[8:9] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_148 ; %bb.146: ; %.preheader.i.i.i113.preheader s_mov_b32 s0, 0 .LBB0_147: ; %.preheader.i.i.i113 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[14:15], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v1, v[12:15], s[4:5] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[14:15] v_dual_mov_b32 v15, v9 :: v_dual_mov_b32 v14, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_147 .LBB0_148: ; %__ockl_hostcall_preview.exit.i s_or_b32 exec_lo, exec_lo, s1 .LBB0_149: ; %__ockl_printf_append_string_n.exit s_waitcnt vmcnt(0) v_mov_b32_e32 v12, v40 v_mov_b32_e32 v4, 0 v_mov_b32_e32 v5, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v12 v_cmp_eq_u32_e64 s0, s0, v12 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_155 ; %bb.150: v_mov_b32_e32 v1, 0 s_mov_b32 s3, exec_lo global_load_b64 v[15:16], v1, s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v1, s[4:5] offset:40 global_load_b64 v[8:9], v1, s[4:5] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v15 v_and_b32_e32 v5, v5, v16 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v13, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v13, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[13:14], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v1, v[13:16], s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[15:16] s_cbranch_execz .LBB0_154 ; %bb.151: ; %.preheader3.i.i.i123.preheader s_mov_b32 s6, 0 .LBB0_152: ; %.preheader3.i.i.i123 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[8:9], v1, s[4:5] offset:40 global_load_b64 v[13:14], v1, s[4:5] v_dual_mov_b32 v16, v5 :: v_dual_mov_b32 v15, v4 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v8, v8, v15 s_waitcnt vmcnt(0) v_mad_u64_u32 v[4:5], null, v8, 24, v[13:14] v_and_b32_e32 v13, v9, v16 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v13, 24, v[5:6] v_mov_b32_e32 v5, v8 global_load_b64 v[13:14], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v1, v[13:16], s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[15:16] s_or_b32 s6, vcc_lo, s6 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s6 s_cbranch_execnz .LBB0_152 ; %bb.153: ; %Flow484 s_or_b32 exec_lo, exec_lo, s6 .LBB0_154: ; %Flow486 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB0_155: ; %.loopexit4.i.i.i117 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v13, 0 v_readfirstlane_b32 s6, v4 v_readfirstlane_b32 s7, v5 s_mov_b32 s11, exec_lo s_clause 0x1 global_load_b64 v[8:9], v13, s[4:5] offset:40 global_load_b128 v[14:17], v13, s[4:5] s_waitcnt vmcnt(1) v_readfirstlane_b32 s8, v8 v_readfirstlane_b32 s9, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[6:7], s[8:9] s_mul_i32 s1, s9, 24 s_mul_hi_u32 s3, s8, 24 s_mul_i32 s10, s8, 24 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_157 ; %bb.156: v_dual_mov_b32 v18, s11 :: v_dual_mov_b32 v19, v13 s_add_i32 s11, s3, s1 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v14, s10 v_add_co_ci_u32_e32 v5, vcc_lo, s11, v15, vcc_lo v_dual_mov_b32 v20, 2 :: v_dual_mov_b32 v21, 1 global_store_b128 v[4:5], v[18:21], off offset:8 .LBB0_157: s_or_b32 exec_lo, exec_lo, s12 s_lshl_b64 s[8:9], s[8:9], 12 v_lshlrev_b64 v[4:5], 6, v[12:13] s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v16, s8 v_add_co_ci_u32_e32 v8, vcc_lo, s9, v17, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v4, vcc_lo, v1, v4 s_mov_b32 s15, s12 s_mov_b32 s13, s12 s_mov_b32 s14, s12 v_and_or_b32 v10, 0xffffff1f, v10, 32 v_add_co_ci_u32_e32 v5, vcc_lo, v8, v5, vcc_lo v_dual_mov_b32 v12, v0 :: v_dual_mov_b32 v19, s15 v_dual_mov_b32 v18, s14 :: v_dual_mov_b32 v17, s13 v_mov_b32_e32 v16, s12 s_clause 0x3 global_store_b128 v[4:5], v[10:13], off global_store_b128 v[4:5], v[16:19], off offset:16 global_store_b128 v[4:5], v[16:19], off offset:32 global_store_b128 v[4:5], v[16:19], off offset:48 s_and_saveexec_b32 s8, s0 s_cbranch_execz .LBB0_165 ; %bb.158: v_dual_mov_b32 v12, 0 :: v_dual_mov_b32 v17, s7 v_mov_b32_e32 v16, s6 s_clause 0x1 global_load_b64 v[18:19], v12, s[4:5] offset:32 glc global_load_b64 v[0:1], v12, s[4:5] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s12, v0 v_readfirstlane_b32 s13, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[12:13], s[12:13], s[6:7] s_mul_i32 s9, s13, 24 s_mul_hi_u32 s11, s12, 24 s_mul_i32 s12, s12, 24 s_add_i32 s11, s11, s9 v_add_co_u32 v0, vcc_lo, v14, s12 v_add_co_ci_u32_e32 v1, vcc_lo, s11, v15, vcc_lo s_mov_b32 s9, exec_lo global_store_b64 v[0:1], v[18:19], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v12, v[16:19], s[4:5] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[10:11], v[18:19] s_cbranch_execz .LBB0_161 ; %bb.159: ; %.preheader1.i.i.i121.preheader s_mov_b32 s11, 0 .LBB0_160: ; %.preheader1.i.i.i121 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v8, s6 :: v_dual_mov_b32 v9, s7 s_sleep 1 global_store_b64 v[0:1], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v12, v[8:11], s[4:5] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[10:11] v_dual_mov_b32 v11, v9 :: v_dual_mov_b32 v10, v8 s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_160 .LBB0_161: ; %Flow482 s_or_b32 exec_lo, exec_lo, s9 v_mov_b32_e32 v9, 0 s_mov_b32 s11, exec_lo s_mov_b32 s9, exec_lo v_mbcnt_lo_u32_b32 v8, s11, 0 global_load_b64 v[0:1], v9, s[4:5] offset:16 v_cmpx_eq_u32_e32 0, v8 s_cbranch_execz .LBB0_163 ; %bb.162: s_bcnt1_i32_b32 s11, s11 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v8, s11 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[8:9], off offset:8 .LBB0_163: s_or_b32 exec_lo, exec_lo, s9 s_waitcnt vmcnt(0) global_load_b64 v[8:9], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[8:9] s_cbranch_vccnz .LBB0_165 ; %bb.164: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s9, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[8:9], v[0:1], off s_and_b32 m0, s9, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_165: ; %Flow483 s_or_b32 exec_lo, exec_lo, s8 s_add_i32 s3, s3, s1 v_add_co_u32 v0, vcc_lo, v14, s10 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v15, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_166: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v8, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_168 ; %bb.167: ; in Loop: Header=BB0_166 Depth=1 global_load_b32 v8, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v8, 1, v8 .LBB0_168: ; in Loop: Header=BB0_166 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v8 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_170 ; %bb.169: ; in Loop: Header=BB0_166 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_171 .LBB0_170: ; in Loop: Header=BB0_166 Depth=1 s_mov_b32 s1, -1 .LBB0_171: ; %Flow477 ; in Loop: Header=BB0_166 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_166 ; %bb.172: global_load_b64 v[4:5], v[4:5], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_176 ; %bb.173: v_mov_b32_e32 v12, 0 s_clause 0x2 global_load_b64 v[0:1], v12, s[4:5] offset:40 global_load_b64 v[13:14], v12, s[4:5] offset:24 glc global_load_b64 v[10:11], v12, s[4:5] s_waitcnt vmcnt(2) v_add_co_u32 v15, vcc_lo, v0, 1 v_add_co_ci_u32_e32 v16, vcc_lo, 0, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v15, s6 v_add_co_ci_u32_e32 v9, vcc_lo, s7, v16, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[8:9] v_dual_cndmask_b32 v9, v9, v16 :: v_dual_cndmask_b32 v8, v8, v15 v_and_b32_e32 v1, v9, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v0, v8, v0 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v15, v0, 24 v_mul_lo_u32 v0, v0, 24 v_add_nc_u32_e32 v1, v15, v1 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v0, vcc_lo, v10, v0 v_mov_b32_e32 v10, v13 v_add_co_ci_u32_e32 v1, vcc_lo, v11, v1, vcc_lo v_mov_b32_e32 v11, v14 global_store_b64 v[0:1], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v12, v[8:11], s[4:5] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[10:11], v[13:14] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_176 ; %bb.174: ; %.preheader.i.i.i120.preheader s_mov_b32 s0, 0 .LBB0_175: ; %.preheader.i.i.i120 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[0:1], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[13:14], v12, v[8:11], s[4:5] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[13:14], v[10:11] v_dual_mov_b32 v10, v13 :: v_dual_mov_b32 v11, v14 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_175 .LBB0_176: ; %__ockl_printf_append_args.exit s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v0, v40 v_mov_b32_e32 v12, 0 v_mov_b32_e32 v13, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v0 v_cmp_eq_u32_e64 s0, s0, v0 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_182 ; %bb.177: v_mov_b32_e32 v1, 0 s_mov_b32 s3, exec_lo global_load_b64 v[10:11], v1, s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[8:9], v1, s[4:5] offset:40 global_load_b64 v[12:13], v1, s[4:5] s_waitcnt vmcnt(1) v_and_b32_e32 v8, v8, v10 v_and_b32_e32 v9, v9, v11 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v14, v8, 24 v_mul_lo_u32 v9, v9, 24 v_mul_lo_u32 v8, v8, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v9, v14, v9 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v12, v8 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v9, vcc_lo, v13, v9, vcc_lo global_load_b64 v[8:9], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[12:13], v1, v[8:11], s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[12:13], v[10:11] s_cbranch_execz .LBB0_181 ; %bb.178: ; %.preheader3.i.i.i130.preheader s_mov_b32 s6, 0 .LBB0_179: ; %.preheader3.i.i.i130 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[8:9], v1, s[4:5] offset:40 global_load_b64 v[14:15], v1, s[4:5] v_dual_mov_b32 v10, v12 :: v_dual_mov_b32 v11, v13 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v8, v8, v10 v_and_b32_e32 v9, v9, v11 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[12:13], null, v8, 24, v[14:15] v_mov_b32_e32 v8, v13 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[13:14], null, v9, 24, v[8:9] global_load_b64 v[8:9], v[12:13], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[12:13], v1, v[8:11], s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[12:13], v[10:11] s_or_b32 s6, vcc_lo, s6 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s6 s_cbranch_execnz .LBB0_179 ; %bb.180: ; %Flow470 s_or_b32 exec_lo, exec_lo, s6 .LBB0_181: ; %Flow472 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB0_182: ; %.loopexit4.i.i.i124 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v1, 0 v_readfirstlane_b32 s6, v12 v_readfirstlane_b32 s7, v13 s_mov_b32 s11, exec_lo s_clause 0x1 global_load_b64 v[14:15], v1, s[4:5] offset:40 global_load_b128 v[8:11], v1, s[4:5] s_waitcnt vmcnt(1) v_readfirstlane_b32 s8, v14 v_readfirstlane_b32 s9, v15 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[6:7], s[8:9] s_mul_i32 s1, s9, 24 s_mul_hi_u32 s3, s8, 24 s_mul_i32 s10, s8, 24 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_184 ; %bb.183: v_dual_mov_b32 v12, s11 :: v_dual_mov_b32 v13, v1 s_add_i32 s11, s3, s1 s_waitcnt vmcnt(0) v_add_co_u32 v16, vcc_lo, v8, s10 v_add_co_ci_u32_e32 v17, vcc_lo, s11, v9, vcc_lo v_dual_mov_b32 v14, 2 :: v_dual_mov_b32 v15, 1 global_store_b128 v[16:17], v[12:15], off offset:8 .LBB0_184: s_or_b32 exec_lo, exec_lo, s12 s_lshl_b64 s[8:9], s[8:9], 12 v_lshlrev_b64 v[0:1], 6, v[0:1] s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v10, s8 v_add_co_ci_u32_e32 v11, vcc_lo, s9, v11, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v10, v0 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v4, 0xffffff1f, v4, 32 v_add_co_ci_u32_e32 v1, vcc_lo, v11, v1, vcc_lo v_dual_mov_b32 v10, s12 :: v_dual_mov_b32 v11, s13 v_dual_mov_b32 v12, s14 :: v_dual_mov_b32 v13, s15 s_clause 0x3 global_store_b128 v[0:1], v[4:7], off global_store_b128 v[0:1], v[10:13], off offset:16 global_store_b128 v[0:1], v[10:13], off offset:32 global_store_b128 v[0:1], v[10:13], off offset:48 s_and_saveexec_b32 s8, s0 s_cbranch_execz .LBB0_192 ; %bb.185: v_dual_mov_b32 v12, 0 :: v_dual_mov_b32 v13, s6 v_mov_b32_e32 v14, s7 s_clause 0x1 global_load_b64 v[15:16], v12, s[4:5] offset:32 glc global_load_b64 v[4:5], v12, s[4:5] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s12, v4 v_readfirstlane_b32 s13, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[12:13], s[12:13], s[6:7] s_mul_i32 s9, s13, 24 s_mul_hi_u32 s11, s12, 24 s_mul_i32 s12, s12, 24 s_add_i32 s11, s11, s9 v_add_co_u32 v10, vcc_lo, v8, s12 v_add_co_ci_u32_e32 v11, vcc_lo, s11, v9, vcc_lo s_mov_b32 s9, exec_lo global_store_b64 v[10:11], v[15:16], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[6:7], v12, v[13:16], s[4:5] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[6:7], v[15:16] s_cbranch_execz .LBB0_188 ; %bb.186: ; %.preheader1.i.i.i128.preheader s_mov_b32 s11, 0 .LBB0_187: ; %.preheader1.i.i.i128 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v4, s6 :: v_dual_mov_b32 v5, s7 s_sleep 1 global_store_b64 v[10:11], v[6:7], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v12, v[4:7], s[4:5] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[6:7] v_dual_mov_b32 v7, v5 :: v_dual_mov_b32 v6, v4 s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_187 .LBB0_188: ; %Flow468 s_or_b32 exec_lo, exec_lo, s9 v_mov_b32_e32 v7, 0 s_mov_b32 s11, exec_lo s_mov_b32 s9, exec_lo v_mbcnt_lo_u32_b32 v6, s11, 0 global_load_b64 v[4:5], v7, s[4:5] offset:16 v_cmpx_eq_u32_e32 0, v6 s_cbranch_execz .LBB0_190 ; %bb.189: s_bcnt1_i32_b32 s11, s11 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v6, s11 s_waitcnt vmcnt(0) global_atomic_add_u64 v[4:5], v[6:7], off offset:8 .LBB0_190: s_or_b32 exec_lo, exec_lo, s9 s_waitcnt vmcnt(0) global_load_b64 v[6:7], v[4:5], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[6:7] s_cbranch_vccnz .LBB0_192 ; %bb.191: global_load_b32 v4, v[4:5], off offset:24 v_mov_b32_e32 v5, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s9, v4 s_waitcnt_vscnt null, 0x0 global_store_b64 v[6:7], v[4:5], off s_and_b32 m0, s9, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_192: ; %Flow469 s_or_b32 exec_lo, exec_lo, s8 s_add_i32 s3, s3, s1 v_add_co_u32 v4, vcc_lo, v8, s10 v_add_co_ci_u32_e32 v5, vcc_lo, s3, v9, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v4, vcc_lo, v4, 20 v_add_co_ci_u32_e32 v5, vcc_lo, 0, v5, vcc_lo .LBB0_193: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v6, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_195 ; %bb.194: ; in Loop: Header=BB0_193 Depth=1 global_load_b32 v6, v[4:5], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v6, 1, v6 .LBB0_195: ; in Loop: Header=BB0_193 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v6 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_197 ; %bb.196: ; in Loop: Header=BB0_193 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_198 .LBB0_197: ; in Loop: Header=BB0_193 Depth=1 s_mov_b32 s1, -1 .LBB0_198: ; %Flow463 ; in Loop: Header=BB0_193 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_193 ; %bb.199: global_load_b64 v[0:1], v[0:1], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_203 ; %bb.200: v_mov_b32_e32 v10, 0 s_clause 0x2 global_load_b64 v[6:7], v10, s[4:5] offset:40 global_load_b64 v[11:12], v10, s[4:5] offset:24 glc global_load_b64 v[8:9], v10, s[4:5] s_waitcnt vmcnt(2) v_add_co_u32 v13, vcc_lo, v6, 1 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v7, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v4, vcc_lo, v13, s6 v_add_co_ci_u32_e32 v5, vcc_lo, s7, v14, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] v_dual_cndmask_b32 v5, v5, v14 :: v_dual_cndmask_b32 v4, v4, v13 v_and_b32_e32 v7, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v6, v4, v6 v_mul_lo_u32 v7, v7, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v13, v6, 24 v_mul_lo_u32 v6, v6, 24 v_add_nc_u32_e32 v7, v13, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v8, vcc_lo, v8, v6 v_mov_b32_e32 v6, v11 v_add_co_ci_u32_e32 v9, vcc_lo, v9, v7, vcc_lo v_mov_b32_e32 v7, v12 global_store_b64 v[8:9], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[6:7], v10, v[4:7], s[4:5] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[6:7], v[11:12] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_203 ; %bb.201: ; %.preheader.i.i.i127.preheader s_mov_b32 s0, 0 .LBB0_202: ; %.preheader.i.i.i127 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[8:9], v[6:7], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[11:12], v10, v[4:7], s[4:5] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[11:12], v[6:7] v_dual_mov_b32 v6, v11 :: v_dual_mov_b32 v7, v12 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_202 .LBB0_203: ; %__ockl_printf_append_args.exit131 s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v40 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v40 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_209 ; %bb.204: v_mov_b32_e32 v4, 0 s_mov_b32 s3, exec_lo global_load_b64 v[10:11], v4, s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[5:6], v4, s[4:5] offset:40 global_load_b64 v[7:8], v4, s[4:5] s_waitcnt vmcnt(1) v_and_b32_e32 v5, v5, v10 v_and_b32_e32 v6, v6, v11 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v5, 24 v_mul_lo_u32 v6, v6, 24 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v6, v9, v6 s_waitcnt vmcnt(0) v_add_co_u32 v5, vcc_lo, v7, v5 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v6, vcc_lo, v8, v6, vcc_lo global_load_b64 v[8:9], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v4, v[8:11], s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[10:11] s_cbranch_execz .LBB0_208 ; %bb.205: ; %.preheader3.i.i.i138.preheader s_mov_b32 s6, 0 .LBB0_206: ; %.preheader3.i.i.i138 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[5:6], v4, s[4:5] offset:40 global_load_b64 v[12:13], v4, s[4:5] v_dual_mov_b32 v11, v9 :: v_dual_mov_b32 v10, v8 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v5, v5, v10 s_waitcnt vmcnt(0) v_mad_u64_u32 v[7:8], null, v5, 24, v[12:13] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v5, v8 :: v_dual_and_b32 v6, v6, v11 v_mad_u64_u32 v[8:9], null, v6, 24, v[5:6] global_load_b64 v[8:9], v[7:8], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v4, v[8:11], s[4:5] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[10:11] s_or_b32 s6, vcc_lo, s6 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s6 s_cbranch_execnz .LBB0_206 ; %bb.207: ; %Flow456 s_or_b32 exec_lo, exec_lo, s6 .LBB0_208: ; %Flow458 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB0_209: ; %.loopexit4.i.i.i132 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v41, 0 v_readfirstlane_b32 s6, v8 v_readfirstlane_b32 s7, v9 s_mov_b32 s11, exec_lo s_clause 0x1 global_load_b64 v[10:11], v41, s[4:5] offset:40 global_load_b128 v[4:7], v41, s[4:5] s_waitcnt vmcnt(1) v_readfirstlane_b32 s8, v10 v_readfirstlane_b32 s9, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[6:7], s[8:9] s_mul_i32 s1, s9, 24 s_mul_hi_u32 s3, s8, 24 s_mul_i32 s10, s8, 24 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_211 ; %bb.210: v_dual_mov_b32 v8, s11 :: v_dual_mov_b32 v9, v41 s_add_i32 s11, s3, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v13, vcc_lo, s11, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB0_211: s_or_b32 exec_lo, exec_lo, s12 s_lshl_b64 s[8:9], s[8:9], 12 s_mov_b32 s12, 0 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v6, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v7, vcc_lo v_lshlrev_b64 v[6:7], 6, v[40:41] s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v0, 0xffffff1d, v0, 34 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v10, vcc_lo, v8, v6 v_add_co_ci_u32_e32 v11, vcc_lo, v9, v7, vcc_lo v_dual_mov_b32 v6, s12 :: v_dual_mov_b32 v7, s13 v_dual_mov_b32 v8, s14 :: v_dual_mov_b32 v9, s15 s_clause 0x3 global_store_b128 v[10:11], v[0:3], off global_store_b128 v[10:11], v[6:9], off offset:16 global_store_b128 v[10:11], v[6:9], off offset:32 global_store_b128 v[10:11], v[6:9], off offset:48 s_and_saveexec_b32 s8, s0 s_cbranch_execz .LBB0_219 ; %bb.212: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s6 v_mov_b32_e32 v10, s7 s_clause 0x1 global_load_b64 v[11:12], v8, s[4:5] offset:32 glc global_load_b64 v[0:1], v8, s[4:5] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s12, v0 v_readfirstlane_b32 s13, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[12:13], s[12:13], s[6:7] s_mul_i32 s9, s13, 24 s_mul_hi_u32 s11, s12, 24 s_mul_i32 s12, s12, 24 s_add_i32 s11, s11, s9 v_add_co_u32 v6, vcc_lo, v4, s12 v_add_co_ci_u32_e32 v7, vcc_lo, s11, v5, vcc_lo s_mov_b32 s9, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[9:12], s[4:5] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[11:12] s_cbranch_execz .LBB0_215 ; %bb.213: ; %.preheader1.i.i.i136.preheader s_mov_b32 s11, 0 .LBB0_214: ; %.preheader1.i.i.i136 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s6 :: v_dual_mov_b32 v1, s7 s_sleep 1 global_store_b64 v[6:7], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v8, v[0:3], s[4:5] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_214 .LBB0_215: ; %Flow454 s_or_b32 exec_lo, exec_lo, s9 v_mov_b32_e32 v3, 0 s_mov_b32 s11, exec_lo s_mov_b32 s9, exec_lo v_mbcnt_lo_u32_b32 v2, s11, 0 global_load_b64 v[0:1], v3, s[4:5] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_217 ; %bb.216: s_bcnt1_i32_b32 s11, s11 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s11 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB0_217: s_or_b32 exec_lo, exec_lo, s9 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_219 ; %bb.218: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s9, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s9, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_219: ; %Flow455 s_or_b32 exec_lo, exec_lo, s8 s_add_i32 s3, s3, s1 v_add_co_u32 v0, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_220: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_222 ; %bb.221: ; in Loop: Header=BB0_220 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_222: ; in Loop: Header=BB0_220 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_224 ; %bb.223: ; in Loop: Header=BB0_220 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_225 .LBB0_224: ; in Loop: Header=BB0_220 Depth=1 s_mov_b32 s1, -1 .LBB0_225: ; %Flow449 ; in Loop: Header=BB0_220 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_220 ; %bb.226: s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_230 ; %bb.227: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[4:5] offset:40 global_load_b64 v[7:8], v6, s[4:5] offset:24 glc global_load_b64 v[4:5], v6, s[4:5] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s6 v_add_co_ci_u32_e32 v1, vcc_lo, s7, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[4:5] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_230 ; %bb.228: ; %.preheader.i.i.i135.preheader s_mov_b32 s0, 0 .LBB0_229: ; %.preheader.i.i.i135 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[4:5] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_229 .LBB0_230: ; %__ockl_printf_append_args.exit139 s_or_b32 exec_lo, exec_lo, s1 s_and_saveexec_b32 s0, s2 s_cbranch_execz .LBB0_232 ; %bb.231: global_load_b64 v[0:1], v42, s[22:23] s_waitcnt vmcnt(0) global_store_b64 v[36:37], v[0:1], off global_load_b64 v[0:1], v42, s[24:25] s_waitcnt vmcnt(0) global_store_b64 v[38:39], v[0:1], off global_load_b64 v[0:1], v42, s[26:27] s_waitcnt vmcnt(0) global_store_b64 v42, v[0:1], s[16:17] global_load_b64 v[0:1], v42, s[28:29] s_waitcnt vmcnt(0) global_store_b64 v42, v[0:1], s[18:19] .LBB0_232: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z8asteroidPdS_S_S_S_S_S_S_S_i .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 336 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 73 .amdhsa_next_free_sgpr 93 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z8asteroidPdS_S_S_S_S_S_S_S_i, .Lfunc_end0-_Z8asteroidPdS_S_S_S_S_S_S_S_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 16008 ; NumSgprs: 95 ; NumVgprs: 73 ; ScratchSize: 0 ; MemoryBound: 1 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 11 ; VGPRBlocks: 9 ; NumSGPRsForWavesPerEU: 95 ; NumVGPRsForWavesPerEU: 73 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type .str,@object ; @.str .section .rodata.str1.1,"aMS",@progbits,1 .str: .asciz "Object %d: %d, %d\n" .size .str, 19 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 24 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 32 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 40 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 48 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 56 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 64 .size: 8 .value_kind: global_buffer - .offset: 72 .size: 4 .value_kind: by_value - .offset: 80 .size: 4 .value_kind: hidden_block_count_x - .offset: 84 .size: 4 .value_kind: hidden_block_count_y - .offset: 88 .size: 4 .value_kind: hidden_block_count_z - .offset: 92 .size: 2 .value_kind: hidden_group_size_x - .offset: 94 .size: 2 .value_kind: hidden_group_size_y - .offset: 96 .size: 2 .value_kind: hidden_group_size_z - .offset: 98 .size: 2 .value_kind: hidden_remainder_x - .offset: 100 .size: 2 .value_kind: hidden_remainder_y - .offset: 102 .size: 2 .value_kind: hidden_remainder_z - .offset: 120 .size: 8 .value_kind: hidden_global_offset_x - .offset: 128 .size: 8 .value_kind: hidden_global_offset_y - .offset: 136 .size: 8 .value_kind: hidden_global_offset_z - .offset: 144 .size: 2 .value_kind: hidden_grid_dims - .offset: 160 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 336 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z8asteroidPdS_S_S_S_S_S_S_S_i .private_segment_fixed_size: 0 .sgpr_count: 95 .sgpr_spill_count: 0 .symbol: _Z8asteroidPdS_S_S_S_S_S_S_S_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 73 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
45375765e3bde30631e0e36f0d28ec45018362c1
#include <stdio.h> unsigned int N = 1 << 12; unsigned int N_p = N/4; __global__ void mul(int n, int *x, int *y) { int i = blockIdx.x*blockDim.x + threadIdx.x; if (i < n) y[i] = x[i] * y[i]; } int main(void) { int *d_x, *d_y; int *x, *y; x = (int*)malloc(N*sizeof(int)); y = (int*)malloc(N*sizeof(int)); cudaMalloc(&d_x, N*sizeof(int)); cudaMalloc(&d_y, N*sizeof(int)); for (int i = 0; i < N; i++) { x[i] = i%16; y[i] = i%16; } cudaMemcpy(d_x, x, N*sizeof(int), cudaMemcpyHostToDevice); cudaMemcpy(d_y, y, N*sizeof(int), cudaMemcpyHostToDevice); cudaDeviceSynchronize(); // Perform SAXPY on 1M elements mul<<<(N+255)/256, 256>>>(N, d_x, d_y); cudaDeviceSynchronize(); cudaMemcpy(y, d_y, N*sizeof(int), cudaMemcpyDeviceToHost); cudaDeviceSynchronize(); int maxError = 0.0; for (int i = 0; i < N; i++) { //maxError = max(maxError, y[i]-(i+i)); if (y[i] != ((i%16)*(i%16))) printf("Elements at pos %d not matching: y[i]=%x, expected = %x, i*i=%x\n", i,(int8_t)y[i], (int8_t)(x[i]*x[i]), ((i%16)*(i%16))); } printf("Max error: %d\n", maxError); }
.file "tmpxft_00316d25_00000000-6_mul.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z25__device_stub__Z3muliPiS_iPiS_ .type _Z25__device_stub__Z3muliPiS_iPiS_, @function _Z25__device_stub__Z3muliPiS_iPiS_: .LFB2052: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movl %edi, 28(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rdx, 8(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 28(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 8(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z3muliPiS_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L2: movq 120(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z25__device_stub__Z3muliPiS_iPiS_, .-_Z25__device_stub__Z3muliPiS_iPiS_ .globl _Z3muliPiS_ .type _Z3muliPiS_, @function _Z3muliPiS_: .LFB2053: .cfi_startproc endbr64 jmp _Z25__device_stub__Z3muliPiS_iPiS_ .cfi_endproc .LFE2053: .size _Z3muliPiS_, .-_Z3muliPiS_ .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "Elements at pos %d not matching: y[i]=%x, expected = %x, i*i=%x\n" .LC1: .string "Max error: %d\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 subq $56, %rsp .cfi_def_cfa_offset 96 movl N(%rip), %ebx movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax salq $2, %rbx movq %rbx, %rdi call malloc@PLT movq %rbx, %rdi movq %rax, %r12 call malloc@PLT movq %rsp, %rdi movq %rbx, %rsi movq %rax, %rbp call cudaMalloc@PLT movl N(%rip), %esi leaq 8(%rsp), %rdi salq $2, %rsi call cudaMalloc@PLT movl N(%rip), %edx xorl %eax, %eax .L9: cmpl %edx, %eax jnb .L17 movl %eax, %ecx andl $15, %ecx movl %ecx, (%r12,%rax,4) movl %ecx, 0(%rbp,%rax,4) incq %rax jmp .L9 .L17: movq (%rsp), %rdi salq $2, %rdx movl $1, %ecx movq %r12, %rsi call cudaMemcpy@PLT movl N(%rip), %edx movq 8(%rsp), %rdi movq %rbp, %rsi movl $1, %ecx salq $2, %rdx call cudaMemcpy@PLT call cudaDeviceSynchronize@PLT movl $16777217, %edx xorl %r9d, %r9d xorl %r8d, %r8d movl N(%rip), %eax salq $8, %rdx movl $1, %ecx addl $255, %eax shrl $8, %eax movl %eax, 16(%rsp) movabsq $4294967297, %rax movq %rax, 20(%rsp) movq 16(%rsp), %rdi movl 24(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L11 movq 8(%rsp), %rdx movq (%rsp), %rsi movl N(%rip), %edi call _Z25__device_stub__Z3muliPiS_iPiS_ .L11: call cudaDeviceSynchronize@PLT movl N(%rip), %edx movq %rbp, %rdi xorl %ebx, %ebx movq 8(%rsp), %rsi movl $2, %ecx leaq .LC0(%rip), %r13 salq $2, %rdx call cudaMemcpy@PLT call cudaDeviceSynchronize@PLT .L12: cmpl N(%rip), %ebx movl %ebx, %edx jnb .L18 movl %ebx, %r9d movl 0(%rbp,%rbx,4), %ecx andl $15, %r9d imull %r9d, %r9d cmpl %r9d, %ecx je .L13 movl (%r12,%rbx,4), %eax movsbl %cl, %ecx movq %r13, %rsi movl $2, %edi imull %eax, %eax movsbl %al, %r8d xorl %eax, %eax call __printf_chk@PLT .L13: incq %rbx jmp .L12 .L18: xorl %edx, %edx xorl %eax, %eax leaq .LC1(%rip), %rsi movl $2, %edi call __printf_chk@PLT movq 40(%rsp), %rax subq %fs:40, %rax je .L15 call __stack_chk_fail@PLT .L15: addq $56, %rsp .cfi_def_cfa_offset 40 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC2: .string "_Z3muliPiS_" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC2(%rip), %rdx movq %rax, %rdi leaq _Z3muliPiS_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .text.startup .type _GLOBAL__sub_I_N, @function _GLOBAL__sub_I_N: .LFB2173: .cfi_startproc endbr64 movl N(%rip), %eax shrl $2, %eax movl %eax, N_p(%rip) ret .cfi_endproc .LFE2173: .size _GLOBAL__sub_I_N, .-_GLOBAL__sub_I_N .section .init_array .align 8 .quad _GLOBAL__sub_I_N .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .globl N_p .bss .align 4 .type N_p, @object .size N_p, 4 N_p: .zero 4 .globl N .data .align 4 .type N, @object .size N, 4 N: .long 4096 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z3muliPiS_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R4, SR_CTAID.X ; /* 0x0000000000047919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0030*/ IMAD R4, R4, c[0x0][0x0], R3 ; /* 0x0000000004047a24 */ /* 0x001fca00078e0203 */ /*0040*/ ISETP.GE.AND P0, PT, R4, c[0x0][0x160], PT ; /* 0x0000580004007a0c */ /* 0x000fda0003f06270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ MOV R5, 0x4 ; /* 0x0000000400057802 */ /* 0x000fe20000000f00 */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0080*/ IMAD.WIDE R2, R4, R5, c[0x0][0x168] ; /* 0x00005a0004027625 */ /* 0x000fc800078e0205 */ /*0090*/ IMAD.WIDE R4, R4, R5, c[0x0][0x170] ; /* 0x00005c0004047625 */ /* 0x000fe400078e0205 */ /*00a0*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea8000c1e1900 */ /*00b0*/ LDG.E R0, [R4.64] ; /* 0x0000000404007981 */ /* 0x000ea4000c1e1900 */ /*00c0*/ IMAD R7, R0, R3, RZ ; /* 0x0000000300077224 */ /* 0x004fca00078e02ff */ /*00d0*/ STG.E [R4.64], R7 ; /* 0x0000000704007986 */ /* 0x000fe2000c101904 */ /*00e0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00f0*/ BRA 0xf0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> unsigned int N = 1 << 12; unsigned int N_p = N/4; __global__ void mul(int n, int *x, int *y) { int i = blockIdx.x*blockDim.x + threadIdx.x; if (i < n) y[i] = x[i] * y[i]; } int main(void) { int *d_x, *d_y; int *x, *y; x = (int*)malloc(N*sizeof(int)); y = (int*)malloc(N*sizeof(int)); hipMalloc(&d_x, N*sizeof(int)); hipMalloc(&d_y, N*sizeof(int)); for (int i = 0; i < N; i++) { x[i] = i%16; y[i] = i%16; } hipMemcpy(d_x, x, N*sizeof(int), hipMemcpyHostToDevice); hipMemcpy(d_y, y, N*sizeof(int), hipMemcpyHostToDevice); hipDeviceSynchronize(); // Perform SAXPY on 1M elements mul<<<(N+255)/256, 256>>>(N, d_x, d_y); hipDeviceSynchronize(); hipMemcpy(y, d_y, N*sizeof(int), hipMemcpyDeviceToHost); hipDeviceSynchronize(); int maxError = 0.0; for (int i = 0; i < N; i++) { //maxError = max(maxError, y[i]-(i+i)); if (y[i] != ((i%16)*(i%16))) printf("Elements at pos %d not matching: y[i]=%x, expected = %x, i*i=%x\n", i,(int8_t)y[i], (int8_t)(x[i]*x[i]), ((i%16)*(i%16))); } printf("Max error: %d\n", maxError); }
.text .file "mul.hip" .globl _Z18__device_stub__muliPiS_ # -- Begin function _Z18__device_stub__muliPiS_ .type _Z18__device_stub__muliPiS_,@function _Z18__device_stub__muliPiS_: # @_Z18__device_stub__muliPiS_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 12(%rsp), %rax movl %edi, (%rax) leaq 40(%rsp), %rcx movq %rsi, (%rcx) leaq 32(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z3muliPiS_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z18__device_stub__muliPiS_, .Lfunc_end0-_Z18__device_stub__muliPiS_ .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 subq $16, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movl N(%rip), %r15d shlq $2, %r15 movq %r15, %rdi callq malloc movq %rax, %rbx movq %r15, %rdi callq malloc movq %rax, %r14 leaq 8(%rsp), %rdi movq %r15, %rsi callq hipMalloc movl N(%rip), %esi shlq $2, %rsi movq %rsp, %rdi callq hipMalloc movl N(%rip), %edx testq %rdx, %rdx je .LBB1_1 # %bb.11: # %.lr.ph.preheader xorl %eax, %eax .LBB1_12: # %.lr.ph # =>This Inner Loop Header: Depth=1 movl %eax, %ecx andl $15, %ecx movl %ecx, (%rbx,%rax,4) movl %ecx, (%r14,%rax,4) incq %rax cmpq %rax, %rdx jne .LBB1_12 # %bb.2: # %._crit_edge.loopexit shlq $2, %rdx jmp .LBB1_3 .LBB1_1: xorl %edx, %edx .LBB1_3: # %._crit_edge movq 8(%rsp), %rdi movq %rbx, %rsi movl $1, %ecx callq hipMemcpy movq (%rsp), %rdi movl N(%rip), %edx shlq $2, %rdx movq %r14, %rsi movl $1, %ecx callq hipMemcpy callq hipDeviceSynchronize movl $255, %edi addl N(%rip), %edi shrl $8, %edi btsq $32, %rdi movabsq $4294967296, %rdx # imm = 0x100000000 orq $256, %rdx # imm = 0x100 movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_5 # %bb.4: movl N(%rip), %edi movq 8(%rsp), %rsi movq (%rsp), %rdx callq _Z18__device_stub__muliPiS_ .LBB1_5: callq hipDeviceSynchronize movq (%rsp), %rsi movl N(%rip), %edx shlq $2, %rdx movq %r14, %rdi movl $2, %ecx callq hipMemcpy callq hipDeviceSynchronize movl N(%rip), %eax testl %eax, %eax je .LBB1_10 # %bb.6: # %.lr.ph41.preheader xorl %r15d, %r15d .LBB1_7: # %.lr.ph41 # =>This Inner Loop Header: Depth=1 movl (%r14,%r15,4), %ecx movl %r15d, %r8d andl $15, %r8d imull %r8d, %r8d cmpl %r8d, %ecx je .LBB1_9 # %bb.8: # in Loop: Header=BB1_7 Depth=1 movsbl %cl, %edx movl (%rbx,%r15,4), %eax imull %eax, %eax movsbl %al, %ecx movl $.L.str, %edi movl %r15d, %esi xorl %eax, %eax callq printf movl N(%rip), %eax .LBB1_9: # in Loop: Header=BB1_7 Depth=1 incq %r15 movl %eax, %ecx cmpq %rcx, %r15 jb .LBB1_7 .LBB1_10: # %._crit_edge42 movl $.L.str.1, %edi xorl %esi, %esi xorl %eax, %eax callq printf xorl %eax, %eax addq $16, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z3muliPiS_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type N,@object # @N .data .globl N .p2align 2, 0x0 N: .long 4096 # 0x1000 .size N, 4 .type N_p,@object # @N_p .globl N_p .p2align 2, 0x0 N_p: .long 1024 # 0x400 .size N_p, 4 .type _Z3muliPiS_,@object # @_Z3muliPiS_ .section .rodata,"a",@progbits .globl _Z3muliPiS_ .p2align 3, 0x0 _Z3muliPiS_: .quad _Z18__device_stub__muliPiS_ .size _Z3muliPiS_, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "Elements at pos %d not matching: y[i]=%x, expected = %x, i*i=%x\n" .size .L.str, 65 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "Max error: %d\n" .size .L.str.1, 15 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z3muliPiS_" .size .L__unnamed_1, 12 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z18__device_stub__muliPiS_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z3muliPiS_ .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z3muliPiS_ ; -- Begin function _Z3muliPiS_ .globl _Z3muliPiS_ .p2align 8 .type _Z3muliPiS_,@function _Z3muliPiS_: ; @_Z3muliPiS_ ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x24 s_load_b32 s3, s[0:1], 0x0 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] s_mov_b32 s2, exec_lo v_cmpx_gt_i32_e64 s3, v1 s_cbranch_execz .LBB0_2 ; %bb.1: s_load_b128 s[0:3], s[0:1], 0x8 v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[1:2] s_waitcnt lgkmcnt(0) v_add_co_u32 v2, vcc_lo, s0, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s1, v1, vcc_lo v_add_co_u32 v0, vcc_lo, s2, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v1, vcc_lo global_load_b32 v2, v[2:3], off global_load_b32 v3, v[0:1], off s_waitcnt vmcnt(0) v_mul_lo_u32 v2, v3, v2 global_store_b32 v[0:1], v2, off .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z3muliPiS_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 4 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z3muliPiS_, .Lfunc_end0-_Z3muliPiS_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 164 ; NumSgprs: 18 ; NumVgprs: 4 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 4 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 4 .value_kind: by_value - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z3muliPiS_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z3muliPiS_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 4 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
eafb9794b8143e606a21aa11145e767eda7d88a2
#include <iostream> #include <cstdlib> __global__ void setVec (int* array) { int i=blockIdx.x*blockDim.x+threadIdx.x; array[i] = 42; } int main() { int* array; //Creates a pointer of int. This will be used on host int* array_d; //Creates a pointer of int. This will be used on device int N = 8; //Sets the array size as 8 int buffer_size = sizeof(int)*N; //array size, in bytes array = new int[N]; //Allocates array on host cudaMalloc((void**) &array_d, buffer_size); //Allocates buffer_size bytes on GPU's global memory for (int i=0; i<N; i++) { array[i] = N - i;//Initializes array } std::cout << "Array before kernel" << std::endl; for (int i=0; i<N; i++) { //Writes array on screen std::cout << "array[" << i << "]: " << array[i] << std::endl; } cudaMemcpy( array_d, array, buffer_size, cudaMemcpyHostToDevice ); //This will copy buffer_size bytes to device int Block = 1; //How many blocks we will use int Threads = N; //How many threads per block we will use setVec<<<Block,Threads>>> (array_d); //Launches the kernel, with Blocks blocks and Threads threads per block. cudaMemcpy( array, array_d, buffer_size, cudaMemcpyDeviceToHost ); //Copies array back to the host std::cout << std::endl << "Array after kernel" << std::endl; for (int i=0; i<N; i++) { //Writes array on screen std::cout << "array[" << i << "]: " << array[i] << std::endl; } cudaFree(array_d); delete[] array; return 0; }
.file "tmpxft_002a7611_00000000-6_1_SetVetor.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB3638: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE3638: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z25__device_stub__Z6setVecPiPi .type _Z25__device_stub__Z6setVecPiPi, @function _Z25__device_stub__Z6setVecPiPi: .LFB3660: .cfi_startproc endbr64 subq $104, %rsp .cfi_def_cfa_offset 112 movq %rdi, 8(%rsp) leaq 24(%rsp), %rcx leaq 16(%rsp), %rdx leaq 44(%rsp), %rsi leaq 32(%rsp), %rdi movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 40(%rsp) movq %rax, 80(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 24(%rsp) .cfi_def_cfa_offset 120 leaq _Z6setVecPi(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 128 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 96(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 120 popq %rdx .cfi_def_cfa_offset 112 .L2: movq 88(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $104, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3660: .size _Z25__device_stub__Z6setVecPiPi, .-_Z25__device_stub__Z6setVecPiPi .globl _Z6setVecPi .type _Z6setVecPi, @function _Z6setVecPi: .LFB3661: .cfi_startproc endbr64 jmp _Z25__device_stub__Z6setVecPiPi .cfi_endproc .LFE3661: .size _Z6setVecPi, .-_Z6setVecPi .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "Array before kernel" .LC1: .string "array[" .LC2: .string "]: " .LC3: .string "Array after kernel" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB3635: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movl $32, %edi pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 subq $48, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax call _Znam@PLT leaq 8(%rsp), %rdi movl $32, %esi movq %rax, %rbx call cudaMalloc@PLT xorl %eax, %eax movl $8, %ecx .L9: movl %ecx, %edx subl %eax, %edx movl %edx, (%rbx,%rax,4) incq %rax cmpq $8, %rax jne .L9 leaq _ZSt4cout(%rip), %r12 leaq .LC0(%rip), %rsi xorl %ebp, %ebp movq %r12, %rdi leaq .LC1(%rip), %r14 call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E@PLT .L10: movq %r14, %rsi movq %r12, %rdi leaq .LC2(%rip), %r13 call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl %ebp, %esi movq %rax, %rdi call _ZNSolsEi@PLT movq %r13, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl (%rbx,%rbp,4), %esi incq %rbp movq %rax, %rdi call _ZNSolsEi@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E@PLT cmpq $8, %rbp jne .L10 movq 8(%rsp), %rdi movl $1, %ecx movl $32, %edx movq %rbx, %rsi call cudaMemcpy@PLT movl $536870913, %edx xorl %r9d, %r9d xorl %r8d, %r8d salq $3, %rdx movl $1, %ecx movl $1, %esi movabsq $4294967297, %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L11 movq 8(%rsp), %rdi call _Z25__device_stub__Z6setVecPiPi .L11: movq 8(%rsp), %rsi movl $2, %ecx movq %rbx, %rdi xorl %ebp, %ebp movl $32, %edx call cudaMemcpy@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %r12, %rdi call _ZNSolsEPFRSoS_E@PLT leaq .LC3(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E@PLT .L12: movq %r14, %rsi movq %r12, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl %ebp, %esi movq %rax, %rdi call _ZNSolsEi@PLT movq %r13, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl (%rbx,%rbp,4), %esi incq %rbp movq %rax, %rdi call _ZNSolsEi@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E@PLT cmpq $8, %rbp jne .L12 movq 8(%rsp), %rdi call cudaFree@PLT movq %rbx, %rdi call _ZdaPv@PLT movq 40(%rsp), %rax subq %fs:40, %rax je .L13 call __stack_chk_fail@PLT .L13: addq $48, %rsp .cfi_def_cfa_offset 48 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3635: .size main, .-main .section .rodata.str1.1 .LC4: .string "_Z6setVecPi" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB3663: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC4(%rip), %rdx movq %rax, %rdi leaq _Z6setVecPi(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE3663: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z6setVecPi .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */ /* 0x000e220000002500 */ /*0020*/ MOV R5, 0x4 ; /* 0x0000000400057802 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0040*/ MOV R7, 0x2a ; /* 0x0000002a00077802 */ /* 0x000fe20000000f00 */ /*0050*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0060*/ IMAD R2, R2, c[0x0][0x0], R3 ; /* 0x0000000002027a24 */ /* 0x001fc800078e0203 */ /*0070*/ IMAD.WIDE R2, R2, R5, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fca00078e0205 */ /*0080*/ STG.E [R2.64], R7 ; /* 0x0000000702007986 */ /* 0x000fe2000c101904 */ /*0090*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00a0*/ BRA 0xa0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <iostream> #include <cstdlib> __global__ void setVec (int* array) { int i=blockIdx.x*blockDim.x+threadIdx.x; array[i] = 42; } int main() { int* array; //Creates a pointer of int. This will be used on host int* array_d; //Creates a pointer of int. This will be used on device int N = 8; //Sets the array size as 8 int buffer_size = sizeof(int)*N; //array size, in bytes array = new int[N]; //Allocates array on host hipMalloc((void**) &array_d, buffer_size); //Allocates buffer_size bytes on GPU's global memory for (int i=0; i<N; i++) { array[i] = N - i;//Initializes array } std::cout << "Array before kernel" << std::endl; for (int i=0; i<N; i++) { //Writes array on screen std::cout << "array[" << i << "]: " << array[i] << std::endl; } hipMemcpy( array_d, array, buffer_size, hipMemcpyHostToDevice ); //This will copy buffer_size bytes to device int Block = 1; //How many blocks we will use int Threads = N; //How many threads per block we will use setVec<<<Block,Threads>>> (array_d); //Launches the kernel, with Blocks blocks and Threads threads per block. hipMemcpy( array, array_d, buffer_size, hipMemcpyDeviceToHost ); //Copies array back to the host std::cout << std::endl << "Array after kernel" << std::endl; for (int i=0; i<N; i++) { //Writes array on screen std::cout << "array[" << i << "]: " << array[i] << std::endl; } hipFree(array_d); delete[] array; return 0; }
.text .file "1_SetVetor.hip" # Start of file scope inline assembly .globl _ZSt21ios_base_library_initv # End of file scope inline assembly .globl _Z21__device_stub__setVecPi # -- Begin function _Z21__device_stub__setVecPi .type _Z21__device_stub__setVecPi,@function _Z21__device_stub__setVecPi: # @_Z21__device_stub__setVecPi .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $64, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) movq %rsp, %rbx movq %rax, (%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z6setVecPi, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $80, %rsp .cfi_adjust_cfa_offset -80 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z21__device_stub__setVecPi, .Lfunc_end0-_Z21__device_stub__setVecPi .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 subq $16, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movl $32, %edi callq _Znam movq %rax, %rbx leaq 8(%rsp), %rdi movl $32, %esi callq hipMalloc movl $8, %eax movq %rbx, %rcx .LBB1_1: # =>This Inner Loop Header: Depth=1 movl %eax, (%rcx) addq $4, %rcx decq %rax jne .LBB1_1 # %bb.2: movl $_ZSt4cout, %r14d movl $_ZSt4cout, %edi movl $.L.str, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq _ZSt4cout(%rip), %rax movq -24(%rax), %rdi addq %r14, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movl $_ZSt4cout, %edi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv xorl %r14d, %r14d .LBB1_3: # =>This Inner Loop Header: Depth=1 movl $_ZSt4cout, %edi movl $.L.str.1, %esi movl $6, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl %r14d, %esi callq _ZNSolsEi movq %rax, %r15 movl $.L.str.2, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl (%rbx,%r14,4), %esi movq %r15, %rdi callq _ZNSolsEi movq %rax, %r15 movq (%rax), %rax movq -24(%rax), %rdi addq %r15, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %r15, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv incq %r14 cmpq $8, %r14 jne .LBB1_3 # %bb.4: movq 8(%rsp), %rdi movl $32, %edx movq %rbx, %rsi movl $1, %ecx callq hipMemcpy movabsq $4294967297, %rdi # imm = 0x100000001 leaq 7(%rdi), %rdx movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_6 # %bb.5: movq 8(%rsp), %rdi callq _Z21__device_stub__setVecPi .LBB1_6: movq 8(%rsp), %rsi movl $32, %edx movq %rbx, %rdi movl $2, %ecx callq hipMemcpy movl $_ZSt4cout, %eax movq _ZSt4cout(%rip), %rcx movq -24(%rcx), %rdi addq %rax, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movl $_ZSt4cout, %edi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv movq %rax, %r14 movl $.L.str.3, %esi movl $18, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq (%r14), %rax movq -24(%rax), %rdi addq %r14, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %r14, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv xorl %r14d, %r14d .LBB1_7: # =>This Inner Loop Header: Depth=1 movl $_ZSt4cout, %edi movl $.L.str.1, %esi movl $6, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl %r14d, %esi callq _ZNSolsEi movq %rax, %r15 movl $.L.str.2, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl (%rbx,%r14,4), %esi movq %r15, %rdi callq _ZNSolsEi movq %rax, %r15 movq (%rax), %rax movq -24(%rax), %rdi addq %r15, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %r15, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv incq %r14 cmpq $8, %r14 jne .LBB1_7 # %bb.8: movq 8(%rsp), %rdi callq hipFree movq %rbx, %rdi callq _ZdaPv xorl %eax, %eax addq $16, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z6setVecPi, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z6setVecPi,@object # @_Z6setVecPi .section .rodata,"a",@progbits .globl _Z6setVecPi .p2align 3, 0x0 _Z6setVecPi: .quad _Z21__device_stub__setVecPi .size _Z6setVecPi, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "Array before kernel" .size .L.str, 20 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "array[" .size .L.str.1, 7 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "]: " .size .L.str.2, 4 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "Array after kernel" .size .L.str.3, 19 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z6setVecPi" .size .L__unnamed_1, 12 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z21__device_stub__setVecPi .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z6setVecPi .addrsig_sym _ZSt4cout .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z6setVecPi ; -- Begin function _Z6setVecPi .globl _Z6setVecPi .p2align 8 .type _Z6setVecPi,@function _Z6setVecPi: ; @_Z6setVecPi ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x14 s_load_b64 s[0:1], s[0:1], 0x0 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_lshlrev_b64 v[0:1], 2, v[1:2] v_mov_b32_e32 v2, 42 v_add_co_u32 v0, vcc_lo, s0, v0 s_delay_alu instid0(VALU_DEP_3) v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo global_store_b32 v[0:1], v2, off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z6setVecPi .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 264 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 3 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z6setVecPi, .Lfunc_end0-_Z6setVecPi ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 100 ; NumSgprs: 18 ; NumVgprs: 3 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 3 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: hidden_block_count_x - .offset: 12 .size: 4 .value_kind: hidden_block_count_y - .offset: 16 .size: 4 .value_kind: hidden_block_count_z - .offset: 20 .size: 2 .value_kind: hidden_group_size_x - .offset: 22 .size: 2 .value_kind: hidden_group_size_y - .offset: 24 .size: 2 .value_kind: hidden_group_size_z - .offset: 26 .size: 2 .value_kind: hidden_remainder_x - .offset: 28 .size: 2 .value_kind: hidden_remainder_y - .offset: 30 .size: 2 .value_kind: hidden_remainder_z - .offset: 48 .size: 8 .value_kind: hidden_global_offset_x - .offset: 56 .size: 8 .value_kind: hidden_global_offset_y - .offset: 64 .size: 8 .value_kind: hidden_global_offset_z - .offset: 72 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 264 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z6setVecPi .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z6setVecPi.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 3 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
2726bafbd9e12aebc469f5d98eea443a65b45e20
#include <stdio.h> #include <stdlib.h> #define BLOCKSIZE 128 #define gpuErrchk(error) __checkCuda(error, __FILE__, __LINE__) #define iDivUp(x,y) (((x)+(y)-1)/(y)) // define No. of blocks/warps /*********************************************/ /* A method for checking error in CUDA calls */ /*********************************************/ inline void __checkCuda(cudaError_t error, const char *file, const int line) { //#if defined(DEBUG) || defined(_DEBUG) if (error != cudaSuccess) { printf("checkCuda error at %s:%i: %s\n", file, line, cudaGetErrorString(cudaGetLastError())); exit(-1); } //#endif return; } /*******************/ /* KERNEL FUNCTION */ /*******************/ __global__ void kernelFunction(double * __restrict__ d_data, const unsigned int NperGPU) { const int tid = threadIdx.x + blockIdx.x * blockDim.x; if (tid < NperGPU) { for (int k = 0; k < 1000; k++) d_data[tid] = d_data[tid] * d_data[tid]; } } /******************/ /* PLAN STRUCTURE */ /******************/ typedef struct { int width; int height; double *elements; } Matrix; /*****************/ /* DATA CREATION */ /*****************/ // void matrix_init(device *plan, int thisSize) { // // initialize size and capacity // plan->size = thisSize; // // allocate memory for plan->d_data // plan->d_data = (double *)malloc(plan->size*sizeof(double)); // // initialize first 10 elements // for (int i = 0; i < 10; i++) plan->d_data[i] = i; // } // void data_print(device *plan, int thisSize) { // // print first 10 elements // printf("data : \n"); // for (int i = 0; i < 10; i++) printf("%1.1f ",plan->d_data[i]); // printf("\n"); // } // void data_free(device *plan) { // free(plan->d_data); // } /********/ /* MAIN */ /********/ int main() { const int numGPUs = 2; const int rows = 500; const int cols = 1000; const int NperGPU = rows*cols; const int N = NperGPU*numGPUs; Matrix plan[numGPUs]; //device plan[2]; // for (int i = 0; i < 2; ++i) // { // data_init(&plan[i],NperGPU); // data_print(&plan[i],NperGPU); // data_free(&plan[i]); // } // initialize arrays in gpus for (int k = 0; k < numGPUs; k++){ gpuErrchk(cudaSetDevice(k)); gpuErrchk(cudaMalloc(&(plan[k].elements), NperGPU*sizeof(double))); } // initialize input matrix in host double *inputMatrix = (double *)malloc(N*sizeof(double)); // --- "Breadth-first" approach - no async for (int k = 0; k < numGPUs; k++) { gpuErrchk(cudaSetDevice(k)); gpuErrchk(cudaMemcpy(plan[k].elements, inputMatrix+k*NperGPU, NperGPU*sizeof(double), cudaMemcpyHostToDevice)); } for (int k = 0; k < numGPUs; k++) { gpuErrchk(cudaSetDevice(k)); kernelFunction<<<iDivUp(NperGPU, BLOCKSIZE), BLOCKSIZE>>>(plan[k].elements, NperGPU); } for (int k = 0; k < numGPUs; k++) { gpuErrchk(cudaSetDevice(k)); gpuErrchk(cudaMemcpy(inputMatrix+k*NperGPU, plan[k].elements, NperGPU*sizeof(double), cudaMemcpyDeviceToHost)); } gpuErrchk(cudaDeviceReset()); }
.file "tmpxft_002ca225_00000000-6_example3.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2031: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2031: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .section .rodata._Z11__checkCuda9cudaErrorPKci.str1.1,"aMS",@progbits,1 .LC0: .string "checkCuda error at %s:%i: %s\n" .section .text._Z11__checkCuda9cudaErrorPKci,"axG",@progbits,_Z11__checkCuda9cudaErrorPKci,comdat .weak _Z11__checkCuda9cudaErrorPKci .type _Z11__checkCuda9cudaErrorPKci, @function _Z11__checkCuda9cudaErrorPKci: .LFB2027: .cfi_startproc endbr64 testl %edi, %edi je .L2 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movl %edx, %ebp pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 movq %rsi, %rbx pushq %rax .cfi_def_cfa_offset 32 call cudaGetLastError@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $2, %edi movl %ebp, %ecx movq %rbx, %rdx movq %rax, %r8 leaq .LC0(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT orl $-1, %edi call exit@PLT .L2: .cfi_def_cfa_offset 8 .cfi_restore 3 .cfi_restore 6 ret .cfi_endproc .LFE2027: .size _Z11__checkCuda9cudaErrorPKci, .-_Z11__checkCuda9cudaErrorPKci .text .globl _Z35__device_stub__Z14kernelFunctionPdjPdj .type _Z35__device_stub__Z14kernelFunctionPdjPdj, @function _Z35__device_stub__Z14kernelFunctionPdjPdj: .LFB2053: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movl %esi, 12(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 16(%rsp), %rax movq %rdi, 16(%rsp) leaq 40(%rsp), %rdi movq %rax, 88(%rsp) leaq 12(%rsp), %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movl $1, 48(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L8 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z14kernelFunctionPdj(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L8: movq 104(%rsp), %rax subq %fs:40, %rax je .L10 call __stack_chk_fail@PLT .L10: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2053: .size _Z35__device_stub__Z14kernelFunctionPdjPdj, .-_Z35__device_stub__Z14kernelFunctionPdjPdj .globl _Z14kernelFunctionPdj .type _Z14kernelFunctionPdj, @function _Z14kernelFunctionPdj: .LFB2054: .cfi_startproc endbr64 jmp _Z35__device_stub__Z14kernelFunctionPdjPdj .cfi_endproc .LFE2054: .size _Z14kernelFunctionPdj, .-_Z14kernelFunctionPdj .section .rodata.str1.1,"aMS",@progbits,1 .LC1: .string "/home/ubuntu/Datasets/stackv2/train-structured/Cxb1993/Matlab2CPP/master/multiGPU-MPI/cudaAware/cudaStreams/example3.cu" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2028: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 xorl %edi, %edi movabsq $4294967424, %r15 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 xorl %r14d, %r14d pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 leaq .LC1(%rip), %rbx subq $88, %rsp .cfi_def_cfa_offset 144 movq %fs:40, %rax movq %rax, 72(%rsp) xorl %eax, %eax leaq 32(%rsp), %r13 call cudaSetDevice@PLT movl $92, %edx movq %rbx, %rsi movl %eax, %edi call _Z11__checkCuda9cudaErrorPKci leaq 40(%rsp), %rdi movl $4000000, %esi call cudaMalloc@PLT movl $93, %edx movq %rbx, %rsi movl %eax, %edi call _Z11__checkCuda9cudaErrorPKci movl $1, %edi call cudaSetDevice@PLT movl $92, %edx movq %rbx, %rsi movl %eax, %edi call _Z11__checkCuda9cudaErrorPKci leaq 56(%rsp), %rdi movl $4000000, %esi call cudaMalloc@PLT movl $93, %edx movq %rbx, %rsi movl %eax, %edi call _Z11__checkCuda9cudaErrorPKci movl $8000000, %edi call malloc@PLT xorl %edi, %edi movq %rax, %rbp call cudaSetDevice@PLT movl $101, %edx movq %rbx, %rsi leaq 4000000(%rbp), %r12 movl %eax, %edi call _Z11__checkCuda9cudaErrorPKci movq 40(%rsp), %rdi movl $1, %ecx movq %rbp, %rsi movl $4000000, %edx call cudaMemcpy@PLT movl $102, %edx movq %rbx, %rsi movl %eax, %edi call _Z11__checkCuda9cudaErrorPKci movl $1, %edi call cudaSetDevice@PLT movl $101, %edx movq %rbx, %rsi movl %eax, %edi call _Z11__checkCuda9cudaErrorPKci movq 56(%rsp), %rdi movl $1, %ecx movq %r12, %rsi movl $4000000, %edx call cudaMemcpy@PLT movl $102, %edx movq %rbx, %rsi movl %eax, %edi call _Z11__checkCuda9cudaErrorPKci .L15: movl %r14d, %edi call cudaSetDevice@PLT movl $106, %edx movq %rbx, %rsi movl %eax, %edi call _Z11__checkCuda9cudaErrorPKci xorl %r9d, %r9d xorl %r8d, %r8d movq %r15, %rdx movl $1, %ecx movl $1, %esi movabsq $4294971203, %rdi movq %r15, 20(%rsp) movl $1, 28(%rsp) movq %rdi, 8(%rsp) movl $1, 16(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L14 movq 8(%r13), %rdi movl $500000, %esi call _Z35__device_stub__Z14kernelFunctionPdjPdj .L14: addq $16, %r13 testl %r14d, %r14d jne .L19 movl $1, %r14d jmp .L15 .L19: xorl %edi, %edi call cudaSetDevice@PLT movl $111, %edx movq %rbx, %rsi movl %eax, %edi call _Z11__checkCuda9cudaErrorPKci movq 40(%rsp), %rsi movl $2, %ecx movq %rbp, %rdi movl $4000000, %edx call cudaMemcpy@PLT movl $112, %edx movq %rbx, %rsi movl %eax, %edi call _Z11__checkCuda9cudaErrorPKci movl $1, %edi call cudaSetDevice@PLT movl $111, %edx movq %rbx, %rsi movl %eax, %edi call _Z11__checkCuda9cudaErrorPKci movq 56(%rsp), %rsi movl $2, %ecx movq %r12, %rdi movl $4000000, %edx call cudaMemcpy@PLT movl $112, %edx movq %rbx, %rsi movl %eax, %edi call _Z11__checkCuda9cudaErrorPKci call cudaDeviceReset@PLT movl $115, %edx movq %rbx, %rsi movl %eax, %edi call _Z11__checkCuda9cudaErrorPKci movq 72(%rsp), %rax subq %fs:40, %rax je .L16 call __stack_chk_fail@PLT .L16: addq $88, %rsp .cfi_def_cfa_offset 56 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2028: .size main, .-main .section .rodata.str1.1 .LC2: .string "_Z14kernelFunctionPdj" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2056: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC2(%rip), %rdx movq %rax, %rdi leaq _Z14kernelFunctionPdj(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2056: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z14kernelFunctionPdj .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */ /* 0x000e280000002100 */ /*0020*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x000e240000002500 */ /*0030*/ IMAD R2, R3, c[0x0][0x0], R2 ; /* 0x0000000003027a24 */ /* 0x001fca00078e0202 */ /*0040*/ ISETP.GE.U32.AND P0, PT, R2, c[0x0][0x168], PT ; /* 0x00005a0002007a0c */ /* 0x000fda0003f06070 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ MOV R3, 0x8 ; /* 0x0000000800037802 */ /* 0x000fe20000000f00 */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0080*/ IMAD.WIDE R2, R2, R3, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fca00078e0203 */ /*0090*/ LDG.E.64 R4, [R2.64] ; /* 0x0000000402047981 */ /* 0x000ea4000c1e1b00 */ /*00a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x004e0c0000000000 */ /*00b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*00c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*00d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*00e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*00f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0100*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0110*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0120*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0130*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0140*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0150*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0160*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0170*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0180*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0190*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*01a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*01b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*01c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*01d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*01e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*01f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0200*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0210*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0220*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0230*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0240*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0250*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0260*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0270*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0280*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0290*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*02a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*02b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*02c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*02d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*02e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*02f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0300*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0310*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0320*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0330*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0340*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0350*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0360*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0370*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0380*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0390*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*03a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*03b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*03c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*03d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*03e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*03f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0400*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0410*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0420*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0430*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0440*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0450*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0460*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0470*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0480*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0490*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*04a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*04b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*04c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*04d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*04e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*04f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0500*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0510*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0520*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0530*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0540*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0550*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0560*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0570*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0580*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0590*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*05a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*05b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*05c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*05d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*05e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*05f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0600*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0610*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0620*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0630*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0640*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0650*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0660*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0670*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0680*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0690*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*06a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*06b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*06c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*06d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*06e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*06f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0700*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0710*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0720*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0730*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0740*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0750*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0760*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0770*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0780*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0790*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*07a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*07b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*07c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*07d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*07e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*07f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0800*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0810*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0820*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0830*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0840*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0850*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0860*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0870*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0880*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0890*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*08a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*08b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*08c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*08d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*08e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*08f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0900*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0910*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0920*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0930*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0940*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0950*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0960*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0970*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0980*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0990*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*09a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*09b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*09c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*09d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*09e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*09f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0a00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0a10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0a20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0a30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0a40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0a50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0a60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0a70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0a80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0a90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0aa0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0ab0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0ac0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0ad0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0ae0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0af0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0b00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0b10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0b20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0b30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0b40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0b50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0b60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0b70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0b80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0b90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0ba0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0bb0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0bc0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0bd0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0be0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0bf0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0c00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0c10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0c20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0c30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0c40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0c50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0c60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0c70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0c80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0c90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0ca0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0cb0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0cc0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0cd0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0ce0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0cf0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0d00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0d10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0d20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0d30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0d40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0d50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0d60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0d70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0d80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0d90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0da0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0db0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0dc0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0dd0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0de0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0df0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0e00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0e10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0e20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0e30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0e40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0e50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0e60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0e70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0e80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0e90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0ea0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0eb0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0ec0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0ed0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0ee0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0ef0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0f00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0f10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0f20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0f30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0f40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0f50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0f60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0f70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0f80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0f90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0fa0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0fb0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0fc0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0fd0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0fe0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*0ff0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1000*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1010*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1020*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1030*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1040*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1050*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1060*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1070*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1080*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1090*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*10a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*10b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*10c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*10d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*10e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*10f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1100*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1110*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1120*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1130*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1140*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1150*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1160*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1170*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1180*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1190*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*11a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*11b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*11c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*11d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*11e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*11f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1200*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1210*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1220*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1230*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1240*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1250*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1260*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1270*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1280*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1290*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*12a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*12b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*12c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*12d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*12e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*12f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1300*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1310*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1320*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1330*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1340*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1350*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1360*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1370*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1380*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1390*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*13a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*13b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*13c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*13d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*13e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*13f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1400*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1410*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1420*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1430*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1440*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1450*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1460*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1470*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1480*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1490*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*14a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*14b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*14c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*14d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*14e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*14f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1500*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1510*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1520*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1530*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1540*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1550*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1560*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1570*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1580*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1590*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*15a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*15b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*15c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*15d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*15e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*15f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1600*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1610*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1620*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1630*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1640*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1650*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1660*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1670*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1680*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1690*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*16a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*16b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*16c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*16d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*16e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*16f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1700*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1710*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1720*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1730*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1740*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1750*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1760*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1770*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1780*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1790*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*17a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*17b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*17c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*17d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*17e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*17f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1800*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1810*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1820*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1830*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1840*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1850*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1860*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1870*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1880*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1890*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*18a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*18b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*18c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*18d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*18e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*18f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1900*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1910*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1920*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1930*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1940*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1950*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1960*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1970*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1980*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1990*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*19a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*19b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*19c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*19d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*19e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*19f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1a00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1a10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1a20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1a30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1a40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1a50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1a60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1a70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1a80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1a90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1aa0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1ab0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1ac0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1ad0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1ae0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1af0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1b00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1b10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1b20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1b30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1b40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1b50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1b60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1b70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1b80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1b90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1ba0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1bb0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1bc0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1bd0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1be0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1bf0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1c00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1c10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1c20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1c30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1c40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1c50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1c60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1c70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1c80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1c90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1ca0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1cb0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1cc0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1cd0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1ce0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1cf0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1d00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1d10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1d20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1d30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1d40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1d50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1d60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1d70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1d80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1d90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1da0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1db0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1dc0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1dd0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1de0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1df0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1e00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1e10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1e20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1e30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1e40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1e50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1e60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1e70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1e80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1e90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1ea0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1eb0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1ec0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1ed0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1ee0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1ef0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1f00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1f10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1f20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1f30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1f40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1f50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1f60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1f70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1f80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1f90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1fa0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1fb0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1fc0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1fd0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1fe0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*1ff0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2000*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2010*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2020*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2030*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2040*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2050*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2060*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2070*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2080*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2090*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*20a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*20b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*20c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*20d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*20e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*20f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2100*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2110*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2120*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2130*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2140*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2150*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2160*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2170*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2180*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2190*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*21a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*21b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*21c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*21d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*21e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*21f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2200*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2210*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2220*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2230*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2240*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2250*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2260*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2270*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2280*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2290*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*22a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*22b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*22c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*22d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*22e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*22f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2300*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2310*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2320*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2330*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2340*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2350*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2360*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2370*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2380*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2390*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*23a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*23b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*23c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*23d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*23e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*23f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2400*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2410*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2420*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2430*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2440*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2450*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2460*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2470*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2480*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2490*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*24a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*24b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*24c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*24d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*24e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*24f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2500*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2510*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2520*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2530*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2540*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2550*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2560*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2570*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2580*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2590*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*25a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*25b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*25c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*25d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*25e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*25f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2600*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2610*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2620*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2630*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2640*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2650*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2660*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2670*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2680*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2690*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*26a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*26b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*26c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*26d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*26e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*26f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2700*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2710*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2720*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2730*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2740*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2750*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2760*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2770*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2780*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2790*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*27a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*27b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*27c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*27d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*27e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*27f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2800*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2810*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2820*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2830*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2840*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2850*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2860*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2870*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2880*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2890*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*28a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*28b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*28c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*28d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*28e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*28f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2900*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2910*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2920*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2930*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2940*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2950*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2960*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2970*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2980*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2990*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*29a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*29b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*29c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*29d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*29e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*29f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2a00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2a10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2a20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2a30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2a40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2a50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2a60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2a70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2a80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2a90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2aa0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2ab0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2ac0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2ad0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2ae0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2af0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2b00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2b10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2b20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2b30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2b40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2b50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2b60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2b70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2b80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2b90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2ba0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2bb0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2bc0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2bd0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2be0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2bf0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2c00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2c10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2c20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2c30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2c40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2c50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2c60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2c70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2c80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2c90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2ca0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2cb0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2cc0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2cd0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2ce0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2cf0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2d00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2d10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2d20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2d30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2d40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2d50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2d60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2d70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2d80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2d90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2da0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2db0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2dc0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2dd0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2de0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2df0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2e00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2e10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2e20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2e30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2e40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2e50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2e60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2e70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2e80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2e90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2ea0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2eb0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2ec0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2ed0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2ee0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2ef0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2f00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2f10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2f20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2f30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2f40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2f50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2f60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2f70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2f80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2f90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2fa0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2fb0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2fc0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2fd0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2fe0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*2ff0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3000*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3010*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3020*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3030*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3040*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3050*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3060*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3070*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3080*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3090*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*30a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*30b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*30c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*30d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*30e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*30f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3100*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3110*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3120*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3130*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3140*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3150*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3160*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3170*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3180*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3190*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*31a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*31b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*31c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*31d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*31e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*31f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3200*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3210*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3220*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3230*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3240*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3250*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3260*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3270*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3280*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3290*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*32a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*32b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*32c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*32d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*32e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*32f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3300*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3310*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3320*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3330*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3340*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3350*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3360*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3370*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3380*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3390*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*33a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*33b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*33c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*33d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*33e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*33f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3400*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3410*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3420*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3430*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3440*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3450*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3460*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3470*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3480*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3490*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*34a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*34b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*34c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*34d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*34e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*34f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3500*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3510*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3520*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3530*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3540*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3550*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3560*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3570*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3580*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3590*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*35a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*35b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*35c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*35d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*35e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*35f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3600*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3610*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3620*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3630*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3640*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3650*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3660*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3670*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3680*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3690*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*36a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*36b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*36c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*36d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*36e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*36f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3700*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3710*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3720*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3730*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3740*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3750*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3760*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3770*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3780*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3790*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*37a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*37b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*37c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*37d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*37e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*37f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3800*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3810*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3820*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3830*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3840*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3850*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3860*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3870*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3880*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3890*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*38a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*38b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*38c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*38d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*38e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*38f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3900*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3910*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3920*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3930*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3940*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3950*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3960*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3970*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3980*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3990*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*39a0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*39b0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*39c0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*39d0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*39e0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*39f0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3a00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3a10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3a20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3a30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3a40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3a50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3a60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3a70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3a80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3a90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3aa0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3ab0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3ac0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3ad0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3ae0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3af0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3b00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3b10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3b20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3b30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3b40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3b50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3b60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3b70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3b80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3b90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3ba0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3bb0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3bc0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3bd0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3be0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3bf0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3c00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3c10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3c20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3c30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3c40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3c50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3c60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3c70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3c80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3c90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3ca0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3cb0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3cc0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3cd0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3ce0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3cf0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3d00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3d10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3d20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3d30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3d40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3d50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3d60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3d70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3d80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3d90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3da0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3db0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3dc0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3dd0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3de0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3df0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3e00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3e10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3e20*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3e30*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3e40*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3e50*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3e60*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3e70*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3e80*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3e90*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3ea0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3eb0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3ec0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3ed0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3ee0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3ef0*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3f00*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0c0000000000 */ /*3f10*/ DMUL R4, R4, R4 ; /* 0x0000000404047228 */ /* 0x001e0e0000000000 */ /*3f20*/ STG.E.64 [R2.64], R4 ; /* 0x0000000402007986 */ /* 0x001fe2000c101b04 */ /*3f30*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*3f40*/ BRA 0x3f40; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*3f50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3f60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3f70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3f80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3f90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3fa0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3fb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3fc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3fd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3fe0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3ff0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> #include <stdlib.h> #define BLOCKSIZE 128 #define gpuErrchk(error) __checkCuda(error, __FILE__, __LINE__) #define iDivUp(x,y) (((x)+(y)-1)/(y)) // define No. of blocks/warps /*********************************************/ /* A method for checking error in CUDA calls */ /*********************************************/ inline void __checkCuda(hipError_t error, const char *file, const int line) { //#if defined(DEBUG) || defined(_DEBUG) if (error != hipSuccess) { printf("checkCuda error at %s:%i: %s\n", file, line, hipGetErrorString(hipGetLastError())); exit(-1); } //#endif return; } /*******************/ /* KERNEL FUNCTION */ /*******************/ __global__ void kernelFunction(double * __restrict__ d_data, const unsigned int NperGPU) { const int tid = threadIdx.x + blockIdx.x * blockDim.x; if (tid < NperGPU) { for (int k = 0; k < 1000; k++) d_data[tid] = d_data[tid] * d_data[tid]; } } /******************/ /* PLAN STRUCTURE */ /******************/ typedef struct { int width; int height; double *elements; } Matrix; /*****************/ /* DATA CREATION */ /*****************/ // void matrix_init(device *plan, int thisSize) { // // initialize size and capacity // plan->size = thisSize; // // allocate memory for plan->d_data // plan->d_data = (double *)malloc(plan->size*sizeof(double)); // // initialize first 10 elements // for (int i = 0; i < 10; i++) plan->d_data[i] = i; // } // void data_print(device *plan, int thisSize) { // // print first 10 elements // printf("data : \n"); // for (int i = 0; i < 10; i++) printf("%1.1f ",plan->d_data[i]); // printf("\n"); // } // void data_free(device *plan) { // free(plan->d_data); // } /********/ /* MAIN */ /********/ int main() { const int numGPUs = 2; const int rows = 500; const int cols = 1000; const int NperGPU = rows*cols; const int N = NperGPU*numGPUs; Matrix plan[numGPUs]; //device plan[2]; // for (int i = 0; i < 2; ++i) // { // data_init(&plan[i],NperGPU); // data_print(&plan[i],NperGPU); // data_free(&plan[i]); // } // initialize arrays in gpus for (int k = 0; k < numGPUs; k++){ gpuErrchk(hipSetDevice(k)); gpuErrchk(hipMalloc(&(plan[k].elements), NperGPU*sizeof(double))); } // initialize input matrix in host double *inputMatrix = (double *)malloc(N*sizeof(double)); // --- "Breadth-first" approach - no async for (int k = 0; k < numGPUs; k++) { gpuErrchk(hipSetDevice(k)); gpuErrchk(hipMemcpy(plan[k].elements, inputMatrix+k*NperGPU, NperGPU*sizeof(double), hipMemcpyHostToDevice)); } for (int k = 0; k < numGPUs; k++) { gpuErrchk(hipSetDevice(k)); kernelFunction<<<iDivUp(NperGPU, BLOCKSIZE), BLOCKSIZE>>>(plan[k].elements, NperGPU); } for (int k = 0; k < numGPUs; k++) { gpuErrchk(hipSetDevice(k)); gpuErrchk(hipMemcpy(inputMatrix+k*NperGPU, plan[k].elements, NperGPU*sizeof(double), hipMemcpyDeviceToHost)); } gpuErrchk(hipDeviceReset()); }
.text .file "example3.hip" .globl _Z29__device_stub__kernelFunctionPdj # -- Begin function _Z29__device_stub__kernelFunctionPdj .type _Z29__device_stub__kernelFunctionPdj,@function _Z29__device_stub__kernelFunctionPdj: # @_Z29__device_stub__kernelFunctionPdj .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 4(%rsp), %rcx movl %esi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z14kernelFunctionPdj, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z29__device_stub__kernelFunctionPdj, .Lfunc_end0-_Z29__device_stub__kernelFunctionPdj .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $32, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movb $1, %bpl xorl %ebx, %ebx .LBB1_1: # =>This Inner Loop Header: Depth=1 movl %ebx, %edi callq hipSetDevice testl %eax, %eax jne .LBB1_2 # %bb.8: # %_Z11__checkCuda10hipError_tPKci.exit # in Loop: Header=BB1_1 Depth=1 shlq $4, %rbx leaq (%rsp,%rbx), %rdi addq $8, %rdi movl $4000000, %esi # imm = 0x3D0900 callq hipMalloc testl %eax, %eax jne .LBB1_9 # %bb.4: # in Loop: Header=BB1_1 Depth=1 movl $1, %ebx testb $1, %bpl movl $0, %ebp jne .LBB1_1 # %bb.5: movl $8000000, %edi # imm = 0x7A1200 callq malloc movq %rax, %rbx movb $1, %bpl xorl %r14d, %r14d .LBB1_6: # =>This Inner Loop Header: Depth=1 movl %r14d, %edi callq hipSetDevice testl %eax, %eax jne .LBB1_7 # %bb.14: # %_Z11__checkCuda10hipError_tPKci.exit28 # in Loop: Header=BB1_6 Depth=1 imulq $4000000, %r14, %rsi # imm = 0x3D0900 shlq $4, %r14 movq 8(%rsp,%r14), %rdi addq %rbx, %rsi movl $4000000, %edx # imm = 0x3D0900 movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB1_15 # %bb.10: # in Loop: Header=BB1_6 Depth=1 movl $1, %r14d testb $1, %bpl movl $0, %ebp jne .LBB1_6 # %bb.11: # %.preheader42.preheader movb $1, %bpl movabsq $4294967424, %r14 # imm = 0x100000080 xorl %r12d, %r12d leaq 3779(%r14), %r15 .LBB1_12: # %.preheader42 # =>This Inner Loop Header: Depth=1 movl %r12d, %edi callq hipSetDevice testl %eax, %eax jne .LBB1_13 # %bb.16: # %_Z11__checkCuda10hipError_tPKci.exit32 # in Loop: Header=BB1_12 Depth=1 movq %r15, %rdi movl $1, %esi movq %r14, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_18 # %bb.17: # in Loop: Header=BB1_12 Depth=1 shlq $4, %r12 movq 8(%rsp,%r12), %rdi movl $500000, %esi # imm = 0x7A120 callq _Z29__device_stub__kernelFunctionPdj .LBB1_18: # in Loop: Header=BB1_12 Depth=1 movl $1, %r12d testb $1, %bpl movl $0, %ebp jne .LBB1_12 # %bb.19: # %.preheader.preheader movb $1, %bpl xorl %r14d, %r14d .LBB1_20: # %.preheader # =>This Inner Loop Header: Depth=1 movl %r14d, %edi callq hipSetDevice testl %eax, %eax jne .LBB1_21 # %bb.26: # %_Z11__checkCuda10hipError_tPKci.exit36 # in Loop: Header=BB1_20 Depth=1 imulq $4000000, %r14, %rdi # imm = 0x3D0900 addq %rbx, %rdi shlq $4, %r14 movq 8(%rsp,%r14), %rsi movl $4000000, %edx # imm = 0x3D0900 movl $2, %ecx callq hipMemcpy testl %eax, %eax jne .LBB1_27 # %bb.22: # in Loop: Header=BB1_20 Depth=1 movl $1, %r14d testb $1, %bpl movl $0, %ebp jne .LBB1_20 # %bb.23: callq hipDeviceReset testl %eax, %eax jne .LBB1_24 # %bb.25: # %_Z11__checkCuda10hipError_tPKci.exit34 xorl %eax, %eax addq $32, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB1_9: .cfi_def_cfa_offset 80 callq hipGetLastError movl %eax, %edi callq hipGetErrorString movl $.L.str.1, %edi movl $.L.str, %esi movl $95, %edx jmp .LBB1_3 .LBB1_2: callq hipGetLastError movl %eax, %edi callq hipGetErrorString movl $.L.str.1, %edi movl $.L.str, %esi movl $94, %edx jmp .LBB1_3 .LBB1_15: callq hipGetLastError movl %eax, %edi callq hipGetErrorString movl $.L.str.1, %edi movl $.L.str, %esi movl $104, %edx jmp .LBB1_3 .LBB1_7: callq hipGetLastError movl %eax, %edi callq hipGetErrorString movl $.L.str.1, %edi movl $.L.str, %esi movl $103, %edx jmp .LBB1_3 .LBB1_13: callq hipGetLastError movl %eax, %edi callq hipGetErrorString movl $.L.str.1, %edi movl $.L.str, %esi movl $108, %edx jmp .LBB1_3 .LBB1_27: callq hipGetLastError movl %eax, %edi callq hipGetErrorString movl $.L.str.1, %edi movl $.L.str, %esi movl $114, %edx jmp .LBB1_3 .LBB1_21: callq hipGetLastError movl %eax, %edi callq hipGetErrorString movl $.L.str.1, %edi movl $.L.str, %esi movl $113, %edx .LBB1_3: movq %rax, %rcx xorl %eax, %eax callq printf movl $-1, %edi callq exit .LBB1_24: callq hipGetLastError movl %eax, %edi callq hipGetErrorString movl $.L.str.1, %edi movl $.L.str, %esi movl $117, %edx jmp .LBB1_3 .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z14kernelFunctionPdj, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z14kernelFunctionPdj,@object # @_Z14kernelFunctionPdj .section .rodata,"a",@progbits .globl _Z14kernelFunctionPdj .p2align 3, 0x0 _Z14kernelFunctionPdj: .quad _Z29__device_stub__kernelFunctionPdj .size _Z14kernelFunctionPdj, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "/home/ubuntu/Datasets/stackv2/train-structured-repos-hip-sm89/Cxb1993/Matlab2CPP/master/multiGPU-MPI/cudaAware/cudaStreams/example3.hip" .size .L.str, 136 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "checkCuda error at %s:%i: %s\n" .size .L.str.1, 30 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z14kernelFunctionPdj" .size .L__unnamed_1, 22 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z29__device_stub__kernelFunctionPdj .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z14kernelFunctionPdj .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z14kernelFunctionPdj ; -- Begin function _Z14kernelFunctionPdj .globl _Z14kernelFunctionPdj .p2align 8 .type _Z14kernelFunctionPdj,@function _Z14kernelFunctionPdj: ; @_Z14kernelFunctionPdj ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x1c s_load_b32 s3, s[0:1], 0x8 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] s_mov_b32 s2, exec_lo v_cmpx_gt_u32_e64 s3, v1 s_cbranch_execz .LBB0_4 ; %bb.1: ; %.preheader s_load_b64 s[0:1], s[0:1], 0x0 v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 3, v[1:2] s_waitcnt lgkmcnt(0) v_add_co_u32 v0, vcc_lo, s0, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo s_movk_i32 s0, 0x3e8 global_load_b64 v[2:3], v[0:1], off .LBB0_2: ; =>This Inner Loop Header: Depth=1 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) v_mul_f64 v[2:3], v[2:3], v[2:3] s_add_i32 s0, s0, -1 s_cmp_lg_u32 s0, 0 s_cbranch_scc1 .LBB0_2 ; %bb.3: ; %.loopexit global_store_b64 v[0:1], v[2:3], off .LBB0_4: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z14kernelFunctionPdj .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 4 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z14kernelFunctionPdj, .Lfunc_end0-_Z14kernelFunctionPdj ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 164 ; NumSgprs: 18 ; NumVgprs: 4 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 4 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z14kernelFunctionPdj .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z14kernelFunctionPdj.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 4 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
75c0e18ad1f2e293ea48e6238fc1e032613a36d4
/* * Program to show the COMPUTE CAPABILITY of the current device * * Version: Jul 2021 */ #include <stdio.h> //#define CURRENT_DEVICE 1 #define EXIT_SUCCESSFULLY 0 #define EXIT_ERROR -1 int main(int argc, char** argv) { cudaError_t result; int device, coresPerSM; //cudaSetDevice(CURRENT_DEVICE); cudaGetDevice(&device); result = cudaDeviceGetAttribute(&coresPerSM, cudaDevAttrWarpSize, device); if (result != cudaSuccess) return EXIT_ERROR; printf("%d\n", coresPerSM); return EXIT_SUCCESSFULLY; }
.file "tmpxft_0038795b_00000000-6_cores_per_sm.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "%d\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax movq %rsp, %rdi call cudaGetDevice@PLT movl (%rsp), %edx leaq 4(%rsp), %rdi movl $10, %esi call cudaDeviceGetAttribute@PLT movl %eax, %edx orl $-1, %eax testl %edx, %edx jne .L2 movl 4(%rsp), %edx leaq .LC0(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT xorl %eax, %eax .L2: movq 8(%rsp), %rdx subq %fs:40, %rdx je .L4 call __stack_chk_fail@PLT .L4: addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2053: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT movq %rax, %rdi movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2053: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89
/* * Program to show the COMPUTE CAPABILITY of the current device * * Version: Jul 2021 */ #include <hip/hip_runtime.h> #include <stdio.h> //#define CURRENT_DEVICE 1 #define EXIT_SUCCESSFULLY 0 #define EXIT_ERROR -1 int main(int argc, char** argv) { hipError_t result; int device, coresPerSM; //cudaSetDevice(CURRENT_DEVICE); hipGetDevice(&device); result = hipDeviceGetAttribute(&coresPerSM, hipDeviceAttributeWarpSize, device); if (result != hipSuccess) return EXIT_ERROR; printf("%d\n", coresPerSM); return EXIT_SUCCESSFULLY; }
.text .file "cores_per_sm.hip" .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $16, %rsp .cfi_def_cfa_offset 32 .cfi_offset %rbx, -16 leaq 12(%rsp), %rbx movq %rbx, %rdi callq hipGetDevice movl (%rbx), %edx leaq 8(%rsp), %rdi movl $87, %esi callq hipDeviceGetAttribute movl $-1, %ebx testl %eax, %eax jne .LBB0_2 # %bb.1: movl 8(%rsp), %esi xorl %ebx, %ebx movl $.L.str, %edi xorl %eax, %eax callq printf .LBB0_2: movl %ebx, %eax addq $16, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size main, .Lfunc_end0-main .cfi_endproc # -- End function .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "%d\n" .size .L.str, 4 .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_
.text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .amdgpu_metadata --- amdhsa.kernels: [] amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
cfd8fe8224fc013876addc1a4f9a4935cdfe084b
/****************************************************************************************** Source Code : SOAvsAOS.cu Objective : Example code to demonstrate the advantage of having Stucture of arrays rather than array of structures in the application while representing data the corresponding advantages in terms of the bandwidth of the global memory that is achievable Description : This example takes "Triangle" as structure with three arrays of three floating points each representing the three vertices of a triangle the same information is also is stored using a structure "Triangles" which has arrays for each field of each vertex both the representations are intialised generating typical access patterns that will be present while accessing those structures Input : none Output : The different bandwidths that are achieved while accessing data from different data representations Modified : Aug 2011 Author : RarchK ****************************************************************************************/ #include <stdio.h> #include <cuda.h> #include <float.h> #define NO_OF_TRIANGLES 1000000 #define BLOCK_SIZE 128 #define NO_OF_PATTERNS 2 #define NTIMES 10 #define MIN(x,y) ((x)<(y)?(x):(y)) #define MAX(x,y) ((x)>(y)?(x):(y)) void printResults(void); // Triangle structure -- which is the structure in "Array of Structures" struct Triangle { float A[3]; float B[3]; float C[3]; }; // Triangles structure -- which is the structure in "Structure of Arrays" struct Triangles { float *Ax, *Ay, *Az; float *Bx, *By, *Bz; float *Cx, *Cy, *Cz; }; ///////////////////////////////////////////////////////////////////////////////////// // // initializing the array of Triangle types. // each element is intialized to -- (0,0,0),(1,1,1),(2,2,2) // //////////////////////////////////////////////////////////////////////////////////// __global__ void setTriangles(Triangle *myArrayOfTriangles) { int idx = threadIdx.x + blockIdx.x*blockDim.x; if(idx < NO_OF_TRIANGLES) { myArrayOfTriangles[idx].A[0] = 0; myArrayOfTriangles[idx].A[1] = 0; myArrayOfTriangles[idx].A[2] = 0; myArrayOfTriangles[idx].B[0] = 1; myArrayOfTriangles[idx].B[1] = 1; myArrayOfTriangles[idx].B[2] = 1; myArrayOfTriangles[idx].C[0] = 2; myArrayOfTriangles[idx].C[1] = 2; myArrayOfTriangles[idx].C[2] = 2; } } ///////////////////////////////////////////////////////////////////////////////////// ///////////////////////////////////////////////////////////////////////////////////// // // initializing the Triangles structure // each triangle's vertices are initialized to -- (0,0,0),(1,1,1),(2,2,2) // //////////////////////////////////////////////////////////////////////////////////// __global__ void setTriangles2(Triangles myTrianglesStructure) { int idx = threadIdx.x + blockIdx.x*blockDim.x; if(idx < NO_OF_TRIANGLES) { myTrianglesStructure.Ax[idx] = 0; myTrianglesStructure.Ay[idx] = 0; myTrianglesStructure.Az[idx] = 0; myTrianglesStructure.Bx[idx] = 1; myTrianglesStructure.By[idx] = 1; myTrianglesStructure.Bz[idx] = 1; myTrianglesStructure.Cx[idx] = 2; myTrianglesStructure.Cy[idx] = 2; myTrianglesStructure.Cz[idx] = 2; } } //////////////////////////////////////////////////////////////////////////////////// /////////////////////////////////////////////////////////////////////////////////////////////////////// // // checking for the equivalence of both the initialising kernals // ////////////////////////////////////////////////////////////////////////////////////////////////////// __global__ void Test(Triangle *myArrayOfTriangles, Triangles myTrianglesStructure, int* dCorrectBool) { int idx = threadIdx.x + blockIdx.x*blockDim.x; if(idx < NO_OF_TRIANGLES) if(myTrianglesStructure.Ax[idx] != myArrayOfTriangles[idx].A[0] || myTrianglesStructure.Ay[idx] != myArrayOfTriangles[idx].A[1] || myTrianglesStructure.Az[idx] != myArrayOfTriangles[idx].A[2] || myTrianglesStructure.Bx[idx] != myArrayOfTriangles[idx].B[0] || myTrianglesStructure.By[idx] != myArrayOfTriangles[idx].B[1] || myTrianglesStructure.Bz[idx] != myArrayOfTriangles[idx].B[2] || myTrianglesStructure.Cx[idx] != myArrayOfTriangles[idx].C[0] || myTrianglesStructure.Cy[idx] != myArrayOfTriangles[idx].C[1] || myTrianglesStructure.Cz[idx] != myArrayOfTriangles[idx].C[2] ) *dCorrectBool = 0; } //////////////////////////////////////////////////////////////////////////////////////////////////////////// static double avgtime[NO_OF_PATTERNS] = {0}, maxtime[NO_OF_PATTERNS] = {0}, mintime[NO_OF_PATTERNS]; static float bandWidths[NO_OF_PATTERNS] = {0}; static double bytes = sizeof(float) * NO_OF_TRIANGLES * 9; //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////// // // the main routene // for timing the different kernals which are accessing array of structures and structure of arrays // finding the bandwidths // //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////// int main(int argc, char* argv[]) { Triangle *myArrayOfTriangles; // Array of Structures -- array of struct Triangle type Triangles myTrianglesStructure; // Structure of Arrays int* dCorrectBool; // on the device variable int hCorrectBool = 1; float elapsedTimes[NO_OF_PATTERNS][NTIMES]; cudaEvent_t start,stop; cudaError_t err = cudaSuccess; // event creation, which will be used for timing the code cudaEventCreate(&start); cudaEventCreate(&stop); // memory allocation on the device err = cudaMalloc((void **)&myArrayOfTriangles,sizeof(Triangle)*NO_OF_TRIANGLES); if(err == cudaErrorMemoryAllocation) { printf("error in device memory allocation for - myArrayOfTriangles\n exiting out of the program.....\n"); exit(-1); } err = cudaMalloc((void **)&myTrianglesStructure.Ax,sizeof(float)*NO_OF_TRIANGLES); if(err == cudaErrorMemoryAllocation) { printf("error in device memory allocation for - myTrianglesStructure.Ax\n exiting out of the program.....\n"); exit(-1); } err = cudaMalloc((void **)&myTrianglesStructure.Ay,sizeof(float)*NO_OF_TRIANGLES); if(err == cudaErrorMemoryAllocation) { printf("error in device memory allocation for - myTrianglesStructure.Ay\n exiting out of the program.....\n"); exit(-1); } err = cudaMalloc((void **)&myTrianglesStructure.Az,sizeof(float)*NO_OF_TRIANGLES); if(err == cudaErrorMemoryAllocation) { printf("error in device memory allocation for - myTrianglesStructure.Az\n exiting out of the program.....\n"); exit(-1); } err = cudaMalloc((void **)&myTrianglesStructure.Bx,sizeof(float)*NO_OF_TRIANGLES); if(err == cudaErrorMemoryAllocation) { printf("error in device memory allocation for - myTrianglesStructure.Bx\n exiting out of the program.....\n"); exit(-1); } err = cudaMalloc((void **)&myTrianglesStructure.By,sizeof(float)*NO_OF_TRIANGLES); if(err == cudaErrorMemoryAllocation) { printf("error in device memory allocation for - myTrianglesStructure.By\n exiting out of the program.....\n"); exit(-1); } err = cudaMalloc((void **)&myTrianglesStructure.Bz,sizeof(float)*NO_OF_TRIANGLES); if(err == cudaErrorMemoryAllocation) { printf("error in device memory allocation for - myTrianglesStructure.Bz\n exiting out of the program.....\n"); exit(-1); } err = cudaMalloc((void **)&myTrianglesStructure.Cx,sizeof(float)*NO_OF_TRIANGLES); if(err == cudaErrorMemoryAllocation) { printf("error in device memory allocation for - myTrianglesStructure.Cx\n exiting out of the program.....\n"); exit(-1); } err = cudaMalloc((void **)&myTrianglesStructure.Cy,sizeof(float)*NO_OF_TRIANGLES); if(err == cudaErrorMemoryAllocation) { printf("error in device memory allocation for - myTrianglesStructure.Cy\n exiting out of the program.....\n"); exit(-1); } err = cudaMalloc((void **)&myTrianglesStructure.Cz,sizeof(float)*NO_OF_TRIANGLES); if(err == cudaErrorMemoryAllocation) { printf("error in device memory allocation for - myTrianglesStructure.Cz\n exiting out of the program.....\n"); exit(-1); } err = cudaMalloc((void**)&dCorrectBool, sizeof(int)); if(err == cudaErrorMemoryAllocation) { printf("error in device memory allocation for dCorrectBool\n exiting out of the program.....\n"); exit(-1); } // copying hCorrectBool into dCorrectBool cudaMemcpy(dCorrectBool,&hCorrectBool,sizeof(int),cudaMemcpyHostToDevice); //finding the 1D grid size int gridSize = NO_OF_TRIANGLES/BLOCK_SIZE; if( NO_OF_TRIANGLES % BLOCK_SIZE != 0 ) gridSize += 1; // running each pattern NTIMES for(int k=0; k < NTIMES; k++) { // timing the kernels corresponding to different access patterns // PATTERN 1 cudaEventRecord(start,0); setTriangles <<< gridSize , BLOCK_SIZE >>> (myArrayOfTriangles); cudaEventRecord(stop,0); cudaEventSynchronize(stop); cudaEventElapsedTime(&elapsedTimes[0][k],start,stop); // PATTERN 2 cudaEventRecord(start,0); setTriangles2 <<< gridSize , BLOCK_SIZE >>> (myTrianglesStructure); cudaEventRecord(stop,0); cudaEventSynchronize(stop); cudaEventElapsedTime(&elapsedTimes[1][k],start,stop); } // end of the for loop involving NTIMES Test <<< gridSize, BLOCK_SIZE >>> (myArrayOfTriangles,myTrianglesStructure,dCorrectBool); // testing the equivalence of both the intializing kernals // copying back the value of dCorrectBool into hCorrectBool cudaMemcpy(&hCorrectBool,dCorrectBool,sizeof(int),cudaMemcpyDeviceToHost); if(hCorrectBool != 1) // if the kernels are not equivalent { printf("the kernel executions are not equivalent\n"); printf("exiting out of the program\n"); } else // if kernals are equivalent { // intializing the mintime array for(int i=0; i < NO_OF_PATTERNS;i++) mintime[i] = FLT_MAX; for (int k=1; k < NTIMES; k++) // skiping the first iteration { for (int i=0; i < NO_OF_PATTERNS; i++) { avgtime[i] = avgtime[i] + elapsedTimes[i][k]; mintime[i] = MIN(mintime[i],elapsedTimes[i][k]); maxtime[i] = MAX(maxtime[i], elapsedTimes[i][k]); } } // calculation of the different band widths that are achieved by different access patterns for(int i=0; i < NO_OF_PATTERNS; i++) { avgtime[i] = avgtime[i]/(double)(NTIMES-1); // finding the average time bandWidths[i] = bytes/mintime[i]; } printResults(); printf("\n\n**** successful termination of the program ****\n\n"); } //destroying the events cudaEventDestroy(start); cudaEventDestroy(stop); //freeing the allocated memory on the device cudaFree(myArrayOfTriangles); cudaFree(myTrianglesStructure.Ax); cudaFree(myTrianglesStructure.Ay); cudaFree(myTrianglesStructure.Az); cudaFree(myTrianglesStructure.Bx); cudaFree(myTrianglesStructure.By); cudaFree(myTrianglesStructure.Bz); cudaFree(myTrianglesStructure.Cx); cudaFree(myTrianglesStructure.Cy); cudaFree(myTrianglesStructure.Cz); return 0; } ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////// //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////// // // prints the results containig the minimum, maximum, average times taken by the two initializing kernels // the associated maximum bandwidth of global memory achieved by the kernels // /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////// void printResults() { printf("Demonstrating the advantages of Structure of arrays over Array of structures in data representation\n"); printf("The transfered data size (Bytes): %ld\n",NO_OF_TRIANGLES*sizeof(float)*9); printf("\n-------------------------------------------------------------------------------------------------------------------------------\n"); printf("Pattern \t\t Bandwidth (GB/sec) \t Avg time (ms) \t Min time (ms) \t Max time (ms)\n"); printf("-------------------------------------------------------------------------------------------------------------------------------\n"); // printing the results for different access patterns for(int i=0; i < NO_OF_PATTERNS; i++) { switch(i) { case 0: printf("Array of Structures"); break; case 1: printf("Structure of Arrays"); break; } printf("\t %.6f \t\t %f \t\t %f \t\t %f\n",bandWidths[i]/1000000,avgtime[i],mintime[i],maxtime[i]); } printf("\n ------------------------------------------------------------------------------------------------------------------------------\n"); } /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
.file "tmpxft_0029a5ad_00000000-6_SOAvsAOS.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2031: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2031: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "Demonstrating the advantages of Structure of arrays over Array of structures in data representation\n" .LC1: .string "The transfered data size (Bytes): %ld\n" .LC2: .string "\n-------------------------------------------------------------------------------------------------------------------------------\n" .LC3: .string "Pattern \t\t Bandwidth (GB/sec) \t Avg time (ms) \t Min time (ms) \t Max time (ms)\n" .LC4: .string "-------------------------------------------------------------------------------------------------------------------------------\n" .LC5: .string "Array of Structures" .LC7: .string "\t %.6f \t\t %f \t\t %f \t\t %f\n" .LC8: .string "Structure of Arrays" .LC9: .string "\n ------------------------------------------------------------------------------------------------------------------------------\n" .text .globl _Z12printResultsv .type _Z12printResultsv, @function _Z12printResultsv: .LFB2028: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq .LC0(%rip), %rsi movl $2, %edi xorl %eax, %eax leaq .LC7(%rip), %rbx call __printf_chk@PLT movl $36000000, %edx leaq .LC1(%rip), %rsi xorl %eax, %eax movl $2, %edi call __printf_chk@PLT leaq .LC2(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT leaq .LC4(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT leaq .LC5(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movq %rbx, %rsi movl $2, %edi movb $4, %al movsd _ZL7maxtime(%rip), %xmm3 movsd _ZL7mintime(%rip), %xmm2 movsd _ZL7avgtime(%rip), %xmm1 movss _ZL10bandWidths(%rip), %xmm0 divss .LC6(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT leaq .LC8(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movq %rbx, %rsi movl $2, %edi movb $4, %al movsd 8+_ZL7maxtime(%rip), %xmm3 movsd 8+_ZL7mintime(%rip), %xmm2 movsd 8+_ZL7avgtime(%rip), %xmm1 movss 4+_ZL10bandWidths(%rip), %xmm0 divss .LC6(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT leaq .LC9(%rip), %rsi xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 8 movl $2, %edi jmp __printf_chk@PLT .cfi_endproc .LFE2028: .size _Z12printResultsv, .-_Z12printResultsv .globl _Z40__device_stub__Z12setTrianglesP8TriangleP8Triangle .type _Z40__device_stub__Z12setTrianglesP8TriangleP8Triangle, @function _Z40__device_stub__Z12setTrianglesP8TriangleP8Triangle: .LFB2053: .cfi_startproc endbr64 subq $104, %rsp .cfi_def_cfa_offset 112 movq %rdi, 8(%rsp) leaq 24(%rsp), %rcx leaq 16(%rsp), %rdx leaq 44(%rsp), %rsi leaq 32(%rsp), %rdi movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 40(%rsp) movq %rax, 80(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L4 pushq 24(%rsp) .cfi_def_cfa_offset 120 leaq _Z12setTrianglesP8Triangle(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 128 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 96(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 120 popq %rdx .cfi_def_cfa_offset 112 .L4: movq 88(%rsp), %rax subq %fs:40, %rax je .L6 call __stack_chk_fail@PLT .L6: addq $104, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2053: .size _Z40__device_stub__Z12setTrianglesP8TriangleP8Triangle, .-_Z40__device_stub__Z12setTrianglesP8TriangleP8Triangle .globl _Z12setTrianglesP8Triangle .type _Z12setTrianglesP8Triangle, @function _Z12setTrianglesP8Triangle: .LFB2054: .cfi_startproc endbr64 jmp _Z40__device_stub__Z12setTrianglesP8TriangleP8Triangle .cfi_endproc .LFE2054: .size _Z12setTrianglesP8Triangle, .-_Z12setTrianglesP8Triangle .globl _Z41__device_stub__Z13setTriangles29TrianglesR9Triangles .type _Z41__device_stub__Z13setTriangles29TrianglesR9Triangles, @function _Z41__device_stub__Z13setTriangles29TrianglesR9Triangles: .LFB2055: .cfi_startproc endbr64 subq $88, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 72(%rsp) xorl %eax, %eax leaq 8(%rsp), %rcx movq %rdi, 64(%rsp) movq %rsp, %rdx movabsq $4294967297, %rax leaq 28(%rsp), %rsi leaq 16(%rsp), %rdi movl $1, 24(%rsp) movq %rax, 16(%rsp) movq %rax, 28(%rsp) movl $1, 36(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L10 pushq 8(%rsp) .cfi_def_cfa_offset 104 leaq _Z13setTriangles29Triangles(%rip), %rdi pushq 8(%rsp) .cfi_def_cfa_offset 112 movq 44(%rsp), %rcx movl 52(%rsp), %r8d movq 32(%rsp), %rsi movl 40(%rsp), %edx leaq 80(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 104 popq %rdx .cfi_def_cfa_offset 96 .L10: movq 72(%rsp), %rax subq %fs:40, %rax je .L12 call __stack_chk_fail@PLT .L12: addq $88, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2055: .size _Z41__device_stub__Z13setTriangles29TrianglesR9Triangles, .-_Z41__device_stub__Z13setTriangles29TrianglesR9Triangles .globl _Z13setTriangles29Triangles .type _Z13setTriangles29Triangles, @function _Z13setTriangles29Triangles: .LFB2056: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq 16(%rsp), %rdi call _Z41__device_stub__Z13setTriangles29TrianglesR9Triangles popq %rdx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2056: .size _Z13setTriangles29Triangles, .-_Z13setTriangles29Triangles .globl _Z43__device_stub__Z4TestP8Triangle9TrianglesPiP8TriangleR9TrianglesPi .type _Z43__device_stub__Z4TestP8Triangle9TrianglesPiP8TriangleR9TrianglesPi, @function _Z43__device_stub__Z4TestP8Triangle9TrianglesPiP8TriangleR9TrianglesPi: .LFB2057: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 24(%rsp), %rcx leaq 32(%rsp), %rdi movq %rdx, (%rsp) leaq 16(%rsp), %rdx movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 88(%rsp) leaq 44(%rsp), %rsi movq %rax, 80(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movl $1, 40(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L16 pushq 24(%rsp) .cfi_def_cfa_offset 136 leaq _Z4TestP8Triangle9TrianglesPi(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 144 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 96(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L16: movq 104(%rsp), %rax subq %fs:40, %rax je .L18 call __stack_chk_fail@PLT .L18: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2057: .size _Z43__device_stub__Z4TestP8Triangle9TrianglesPiP8TriangleR9TrianglesPi, .-_Z43__device_stub__Z4TestP8Triangle9TrianglesPiP8TriangleR9TrianglesPi .globl _Z4TestP8Triangle9TrianglesPi .type _Z4TestP8Triangle9TrianglesPi, @function _Z4TestP8Triangle9TrianglesPi: .LFB2058: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 movq %rsi, %rdx leaq 16(%rsp), %rsi call _Z43__device_stub__Z4TestP8Triangle9TrianglesPiP8TriangleR9TrianglesPi popq %rdx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2058: .size _Z4TestP8Triangle9TrianglesPi, .-_Z4TestP8Triangle9TrianglesPi .section .rodata.str1.1 .LC11: .string "error in device memory allocation for - myArrayOfTriangles\n exiting out of the program.....\n" .LC12: .string "error in device memory allocation for - myTrianglesStructure.Ax\n exiting out of the program.....\n" .LC13: .string "error in device memory allocation for - myTrianglesStructure.Ay\n exiting out of the program.....\n" .LC14: .string "error in device memory allocation for - myTrianglesStructure.Az\n exiting out of the program.....\n" .LC15: .string "error in device memory allocation for - myTrianglesStructure.Bx\n exiting out of the program.....\n" .LC16: .string "error in device memory allocation for - myTrianglesStructure.By\n exiting out of the program.....\n" .LC17: .string "error in device memory allocation for - myTrianglesStructure.Bz\n exiting out of the program.....\n" .LC18: .string "error in device memory allocation for - myTrianglesStructure.Cx\n exiting out of the program.....\n" .LC19: .string "error in device memory allocation for - myTrianglesStructure.Cy\n exiting out of the program.....\n" .LC20: .string "error in device memory allocation for - myTrianglesStructure.Cz\n exiting out of the program.....\n" .LC21: .string "error in device memory allocation for dCorrectBool\n exiting out of the program.....\n" .LC22: .string "the kernel executions are not equivalent\n" .LC23: .string "exiting out of the program\n" .LC26: .string "\n\n**** successful termination of the program ****\n\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $328, %rsp .cfi_def_cfa_offset 384 movq %fs:40, %rax movq %rax, 312(%rsp) xorl %eax, %eax leaq 48(%rsp), %rdi movl $1, 28(%rsp) call cudaEventCreate@PLT leaq 56(%rsp), %rdi call cudaEventCreate@PLT movl $36000000, %esi leaq 32(%rsp), %rdi call cudaMalloc@PLT leaq .LC11(%rip), %rsi cmpl $2, %eax je .L53 leaq 88(%rsp), %rbp movl $4000000, %esi movq %rbp, %rdi call cudaMalloc@PLT cmpl $2, %eax jne .L24 leaq .LC12(%rip), %rsi .L53: movl $2, %edi xorl %eax, %eax call __printf_chk@PLT orl $-1, %edi call exit@PLT .L24: movl $4000000, %esi leaq 96(%rsp), %rdi call cudaMalloc@PLT leaq .LC13(%rip), %rsi cmpl $2, %eax je .L53 movl $4000000, %esi leaq 104(%rsp), %rdi call cudaMalloc@PLT leaq .LC14(%rip), %rsi cmpl $2, %eax je .L53 movl $4000000, %esi leaq 112(%rsp), %rdi call cudaMalloc@PLT leaq .LC15(%rip), %rsi cmpl $2, %eax je .L53 movl $4000000, %esi leaq 120(%rsp), %rdi call cudaMalloc@PLT leaq .LC16(%rip), %rsi cmpl $2, %eax je .L53 movl $4000000, %esi leaq 128(%rsp), %rdi call cudaMalloc@PLT leaq .LC17(%rip), %rsi cmpl $2, %eax je .L53 movl $4000000, %esi leaq 136(%rsp), %rdi call cudaMalloc@PLT leaq .LC18(%rip), %rsi cmpl $2, %eax je .L53 movl $4000000, %esi leaq 144(%rsp), %rdi call cudaMalloc@PLT leaq .LC19(%rip), %rsi cmpl $2, %eax je .L53 movl $4000000, %esi leaq 152(%rsp), %rdi call cudaMalloc@PLT leaq .LC20(%rip), %rsi cmpl $2, %eax je .L53 movl $4, %esi leaq 40(%rsp), %rdi call cudaMalloc@PLT leaq .LC21(%rip), %rsi cmpl $2, %eax je .L53 leaq 28(%rsp), %rax movq 40(%rsp), %rdi movl $1, %ecx movl $4, %edx movq %rax, %rsi leaq 232(%rsp), %rbx movq %rax, 8(%rsp) leaq 272(%rsp), %r15 call cudaMemcpy@PLT movq %rbx, %r12 movabsq $4294967424, %r13 movabsq $4294975109, %r14 .L36: movq 48(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT xorl %r9d, %r9d xorl %r8d, %r8d movq %r13, %rdx movl $1, %ecx movq %r14, %rdi movl $1, %esi movq %r13, 160(%rsp) movl $1, 168(%rsp) movq %r14, 76(%rsp) movl $1, 84(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L34 movq 32(%rsp), %rdi call _Z40__device_stub__Z12setTrianglesP8TriangleP8Triangle .L34: movq 56(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movq 56(%rsp), %rdi call cudaEventSynchronize@PLT movq 56(%rsp), %rdx movq 48(%rsp), %rsi movq %r12, %rdi call cudaEventElapsedTime@PLT movq 48(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT xorl %r9d, %r9d xorl %r8d, %r8d movq %r13, %rdx movl $1, %ecx movq %r14, %rdi movl $1, %esi movq %r13, 76(%rsp) movl $1, 84(%rsp) movq %r14, 64(%rsp) movl $1, 72(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L35 leaq 160(%rsp), %rdi movl $18, %ecx movq %rbp, %rsi rep movsl leaq 160(%rsp), %rdi call _Z41__device_stub__Z13setTriangles29TrianglesR9Triangles .L35: movq 56(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movq 56(%rsp), %rdi call cudaEventSynchronize@PLT movq 56(%rsp), %rdx movq 48(%rsp), %rsi leaq 40(%r12), %rdi addq $4, %r12 call cudaEventElapsedTime@PLT cmpq %r15, %r12 jne .L36 movl $33554433, %edx xorl %r9d, %r9d xorl %r8d, %r8d movl $1, %ecx salq $7, %rdx movl $1, %esi movabsq $4294975109, %rdi movl $1, 84(%rsp) movq %rdx, 76(%rsp) movq %rdi, 64(%rsp) movl $1, 72(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L37 leaq 160(%rsp), %rdi movl $18, %ecx movq %rbp, %rsi movq 40(%rsp), %rdx rep movsl movq 32(%rsp), %rdi leaq 160(%rsp), %rsi call _Z43__device_stub__Z4TestP8Triangle9TrianglesPiP8TriangleR9TrianglesPi .L37: movq 40(%rsp), %rsi movq 8(%rsp), %rdi movl $2, %ecx movl $4, %edx call cudaMemcpy@PLT cmpl $1, 28(%rsp) jne .L38 movsd .LC10(%rip), %xmm2 movsd _ZL7avgtime(%rip), %xmm0 leaq 36(%rbx), %rax movsd _ZL7maxtime(%rip), %xmm5 movsd 8+_ZL7avgtime(%rip), %xmm1 movsd 8+_ZL7maxtime(%rip), %xmm4 movaps %xmm2, %xmm3 jmp .L39 .L38: leaq .LC22(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT leaq .LC23(%rip), %rsi jmp .L52 .L39: cvtss2sd 4(%rbx), %xmm6 addq $4, %rbx addsd %xmm6, %xmm0 minsd %xmm6, %xmm2 maxsd %xmm6, %xmm5 cvtss2sd 40(%rbx), %xmm6 addsd %xmm6, %xmm1 minsd %xmm6, %xmm3 maxsd %xmm6, %xmm4 cmpq %rax, %rbx jne .L39 movsd %xmm5, _ZL7maxtime(%rip) movsd .LC24(%rip), %xmm5 movsd %xmm4, 8+_ZL7maxtime(%rip) divsd %xmm5, %xmm0 movsd %xmm2, _ZL7mintime(%rip) movsd %xmm3, 8+_ZL7mintime(%rip) divsd %xmm5, %xmm1 movsd %xmm0, _ZL7avgtime(%rip) movsd .LC25(%rip), %xmm0 movaps %xmm0, %xmm4 divsd %xmm2, %xmm4 movsd %xmm1, 8+_ZL7avgtime(%rip) divsd %xmm3, %xmm0 cvtsd2ss %xmm4, %xmm4 movss %xmm4, _ZL10bandWidths(%rip) cvtsd2ss %xmm0, %xmm0 movss %xmm0, 4+_ZL10bandWidths(%rip) call _Z12printResultsv leaq .LC26(%rip), %rsi .L52: movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movq 48(%rsp), %rdi call cudaEventDestroy@PLT movq 56(%rsp), %rdi call cudaEventDestroy@PLT movq 32(%rsp), %rdi call cudaFree@PLT movq 88(%rsp), %rdi call cudaFree@PLT movq 96(%rsp), %rdi call cudaFree@PLT movq 104(%rsp), %rdi call cudaFree@PLT movq 112(%rsp), %rdi call cudaFree@PLT movq 120(%rsp), %rdi call cudaFree@PLT movq 128(%rsp), %rdi call cudaFree@PLT movq 136(%rsp), %rdi call cudaFree@PLT movq 144(%rsp), %rdi call cudaFree@PLT movq 152(%rsp), %rdi call cudaFree@PLT movq 312(%rsp), %rax subq %fs:40, %rax je .L48 call __stack_chk_fail@PLT .L48: addq $328, %rsp .cfi_def_cfa_offset 56 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC27: .string "_Z4TestP8Triangle9TrianglesPi" .LC28: .string "_Z13setTriangles29Triangles" .LC29: .string "_Z12setTrianglesP8Triangle" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2060: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC27(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z4TestP8Triangle9TrianglesPi(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC28(%rip), %rdx orl $-1, %r8d leaq _Z13setTriangles29Triangles(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC29(%rip), %rdx orl $-1, %r8d leaq _Z12setTrianglesP8Triangle(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2060: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .local _ZL10bandWidths .comm _ZL10bandWidths,8,8 .local _ZL7mintime .comm _ZL7mintime,16,16 .local _ZL7maxtime .comm _ZL7maxtime,16,16 .local _ZL7avgtime .comm _ZL7avgtime,16,16 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC6: .long 1232348160 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC10: .long -536870912 .long 1206910975 .align 8 .LC24: .long 0 .long 1075970048 .align 8 .LC25: .long 0 .long 1098984072 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z4TestP8Triangle9TrianglesPi .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0030*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x001fca00078e0203 */ /*0040*/ ISETP.GT.AND P0, PT, R0, 0xf423f, PT ; /* 0x000f423f0000780c */ /* 0x000fda0003f04270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ IMAD.MOV.U32 R5, RZ, RZ, 0x4 ; /* 0x00000004ff057424 */ /* 0x000fe200078e00ff */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0080*/ IMAD.MOV.U32 R3, RZ, RZ, 0x24 ; /* 0x00000024ff037424 */ /* 0x000fe400078e00ff */ /*0090*/ IMAD.WIDE R4, R0, R5, c[0x0][0x168] ; /* 0x00005a0000047625 */ /* 0x000fc800078e0205 */ /*00a0*/ IMAD.WIDE R2, R0, R3, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fe400078e0203 */ /*00b0*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea8000c1e1900 */ /*00c0*/ LDG.E R6, [R2.64] ; /* 0x0000000402067981 */ /* 0x000ea2000c1e1900 */ /*00d0*/ BSSY B0, 0x440 ; /* 0x0000036000007945 */ /* 0x000fe20003800000 */ /*00e0*/ FSETP.NEU.AND P0, PT, R5, R6, PT ; /* 0x000000060500720b */ /* 0x004fda0003f0d000 */ /*00f0*/ @P0 BRA 0x430 ; /* 0x0000033000000947 */ /* 0x000fea0003800000 */ /*0100*/ IMAD.SHL.U32 R6, R0, 0x4, RZ ; /* 0x0000000400067824 */ /* 0x000fe200078e00ff */ /*0110*/ SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff057819 */ /* 0x000fc80000011400 */ /*0120*/ SHF.L.U64.HI R7, R0, 0x2, R5 ; /* 0x0000000200077819 */ /* 0x000fe40000010205 */ /*0130*/ IADD3 R4, P0, R6, c[0x0][0x170], RZ ; /* 0x00005c0006047a10 */ /* 0x000fe20007f1e0ff */ /*0140*/ LDG.E R0, [R2.64+0x4] ; /* 0x0000040402007981 */ /* 0x000ea6000c1e1900 */ /*0150*/ IADD3.X R5, R7, c[0x0][0x174], RZ, P0, !PT ; /* 0x00005d0007057a10 */ /* 0x000fcc00007fe4ff */ /*0160*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea4000c1e1900 */ /*0170*/ FSETP.NEU.AND P0, PT, R5, R0, PT ; /* 0x000000000500720b */ /* 0x004fda0003f0d000 */ /*0180*/ @P0 BRA 0x430 ; /* 0x000002a000000947 */ /* 0x000fea0003800000 */ /*0190*/ IADD3 R4, P0, R6, c[0x0][0x178], RZ ; /* 0x00005e0006047a10 */ /* 0x000fe20007f1e0ff */ /*01a0*/ LDG.E R0, [R2.64+0x8] ; /* 0x0000080402007981 */ /* 0x000ea6000c1e1900 */ /*01b0*/ IADD3.X R5, R7, c[0x0][0x17c], RZ, P0, !PT ; /* 0x00005f0007057a10 */ /* 0x000fcc00007fe4ff */ /*01c0*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea4000c1e1900 */ /*01d0*/ FSETP.NEU.AND P0, PT, R5, R0, PT ; /* 0x000000000500720b */ /* 0x004fda0003f0d000 */ /*01e0*/ @P0 BRA 0x430 ; /* 0x0000024000000947 */ /* 0x000fea0003800000 */ /*01f0*/ IADD3 R4, P0, R6, c[0x0][0x180], RZ ; /* 0x0000600006047a10 */ /* 0x000fe20007f1e0ff */ /*0200*/ LDG.E R0, [R2.64+0xc] ; /* 0x00000c0402007981 */ /* 0x000ea6000c1e1900 */ /*0210*/ IADD3.X R5, R7, c[0x0][0x184], RZ, P0, !PT ; /* 0x0000610007057a10 */ /* 0x000fcc00007fe4ff */ /*0220*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea4000c1e1900 */ /*0230*/ FSETP.NEU.AND P0, PT, R5, R0, PT ; /* 0x000000000500720b */ /* 0x004fda0003f0d000 */ /*0240*/ @P0 BRA 0x430 ; /* 0x000001e000000947 */ /* 0x000fea0003800000 */ /*0250*/ IADD3 R4, P0, R6, c[0x0][0x188], RZ ; /* 0x0000620006047a10 */ /* 0x000fe20007f1e0ff */ /*0260*/ LDG.E R0, [R2.64+0x10] ; /* 0x0000100402007981 */ /* 0x000ea6000c1e1900 */ /*0270*/ IADD3.X R5, R7, c[0x0][0x18c], RZ, P0, !PT ; /* 0x0000630007057a10 */ /* 0x000fcc00007fe4ff */ /*0280*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea4000c1e1900 */ /*0290*/ FSETP.NEU.AND P0, PT, R5, R0, PT ; /* 0x000000000500720b */ /* 0x004fda0003f0d000 */ /*02a0*/ @P0 BRA 0x430 ; /* 0x0000018000000947 */ /* 0x000fea0003800000 */ /*02b0*/ IADD3 R4, P0, R6, c[0x0][0x190], RZ ; /* 0x0000640006047a10 */ /* 0x000fe20007f1e0ff */ /*02c0*/ LDG.E R0, [R2.64+0x14] ; /* 0x0000140402007981 */ /* 0x000ea6000c1e1900 */ /*02d0*/ IADD3.X R5, R7, c[0x0][0x194], RZ, P0, !PT ; /* 0x0000650007057a10 */ /* 0x000fcc00007fe4ff */ /*02e0*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea4000c1e1900 */ /*02f0*/ FSETP.NEU.AND P0, PT, R5, R0, PT ; /* 0x000000000500720b */ /* 0x004fda0003f0d000 */ /*0300*/ @P0 BRA 0x430 ; /* 0x0000012000000947 */ /* 0x000fea0003800000 */ /*0310*/ IADD3 R4, P0, R6, c[0x0][0x198], RZ ; /* 0x0000660006047a10 */ /* 0x000fe20007f1e0ff */ /*0320*/ LDG.E R0, [R2.64+0x18] ; /* 0x0000180402007981 */ /* 0x000ea6000c1e1900 */ /*0330*/ IADD3.X R5, R7, c[0x0][0x19c], RZ, P0, !PT ; /* 0x0000670007057a10 */ /* 0x000fcc00007fe4ff */ /*0340*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea4000c1e1900 */ /*0350*/ FSETP.NEU.AND P0, PT, R5, R0, PT ; /* 0x000000000500720b */ /* 0x004fda0003f0d000 */ /*0360*/ @P0 BRA 0x430 ; /* 0x000000c000000947 */ /* 0x000fea0003800000 */ /*0370*/ IADD3 R4, P0, R6, c[0x0][0x1a0], RZ ; /* 0x0000680006047a10 */ /* 0x000fe20007f1e0ff */ /*0380*/ LDG.E R0, [R2.64+0x1c] ; /* 0x00001c0402007981 */ /* 0x000ea6000c1e1900 */ /*0390*/ IADD3.X R5, R7, c[0x0][0x1a4], RZ, P0, !PT ; /* 0x0000690007057a10 */ /* 0x000fcc00007fe4ff */ /*03a0*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea4000c1e1900 */ /*03b0*/ FSETP.NEU.AND P0, PT, R5, R0, PT ; /* 0x000000000500720b */ /* 0x004fda0003f0d000 */ /*03c0*/ @P0 BRA 0x430 ; /* 0x0000006000000947 */ /* 0x000fea0003800000 */ /*03d0*/ IADD3 R4, P0, R6, c[0x0][0x1a8], RZ ; /* 0x00006a0006047a10 */ /* 0x000fe20007f1e0ff */ /*03e0*/ LDG.E R2, [R2.64+0x20] ; /* 0x0000200402027981 */ /* 0x000ea6000c1e1900 */ /*03f0*/ IADD3.X R5, R7, c[0x0][0x1ac], RZ, P0, !PT ; /* 0x00006b0007057a10 */ /* 0x000fcc00007fe4ff */ /*0400*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea4000c1e1900 */ /*0410*/ FSETP.NEU.AND P0, PT, R5, R2, PT ; /* 0x000000020500720b */ /* 0x004fda0003f0d000 */ /*0420*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*0430*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0440*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x1b0] ; /* 0x00006c00ff027624 */ /* 0x000fe400078e00ff */ /*0450*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x1b4] ; /* 0x00006d00ff037624 */ /* 0x000fca00078e00ff */ /*0460*/ STG.E [R2.64], RZ ; /* 0x000000ff02007986 */ /* 0x000fe2000c101904 */ /*0470*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0480*/ BRA 0x480; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0490*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0500*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0510*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0520*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0530*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0540*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0550*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0560*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0570*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z13setTriangles29Triangles .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e280000002100 */ /*0020*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x000e240000002500 */ /*0030*/ IMAD R0, R3, c[0x0][0x0], R0 ; /* 0x0000000003007a24 */ /* 0x001fca00078e0200 */ /*0040*/ ISETP.GT.AND P0, PT, R0, 0xf423f, PT ; /* 0x000f423f0000780c */ /* 0x000fda0003f04270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ MOV R19, 0x4 ; /* 0x0000000400137802 */ /* 0x000fe20000000f00 */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0080*/ MOV R21, 0x3f800000 ; /* 0x3f80000000157802 */ /* 0x000fe40000000f00 */ /*0090*/ MOV R23, 0x40000000 ; /* 0x4000000000177802 */ /* 0x000fe20000000f00 */ /*00a0*/ IMAD.WIDE R2, R0, R19, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fc800078e0213 */ /*00b0*/ IMAD.WIDE R4, R0.reuse, R19.reuse, c[0x0][0x168] ; /* 0x00005a0000047625 */ /* 0x0c0fe200078e0213 */ /*00c0*/ STG.E [R2.64], RZ ; /* 0x000000ff02007986 */ /* 0x0001e6000c101904 */ /*00d0*/ IMAD.WIDE R6, R0.reuse, R19.reuse, c[0x0][0x170] ; /* 0x00005c0000067625 */ /* 0x0c0fe200078e0213 */ /*00e0*/ STG.E [R4.64], RZ ; /* 0x000000ff04007986 */ /* 0x000fe6000c101904 */ /*00f0*/ IMAD.WIDE R8, R0.reuse, R19.reuse, c[0x0][0x178] ; /* 0x00005e0000087625 */ /* 0x0c0fe200078e0213 */ /*0100*/ STG.E [R6.64], RZ ; /* 0x000000ff06007986 */ /* 0x000fe6000c101904 */ /*0110*/ IMAD.WIDE R10, R0.reuse, R19.reuse, c[0x0][0x180] ; /* 0x00006000000a7625 */ /* 0x0c0fe200078e0213 */ /*0120*/ STG.E [R8.64], R21 ; /* 0x0000001508007986 */ /* 0x000fe6000c101904 */ /*0130*/ IMAD.WIDE R12, R0.reuse, R19.reuse, c[0x0][0x188] ; /* 0x00006200000c7625 */ /* 0x0c0fe200078e0213 */ /*0140*/ STG.E [R10.64], R21 ; /* 0x000000150a007986 */ /* 0x000fe6000c101904 */ /*0150*/ IMAD.WIDE R14, R0.reuse, R19.reuse, c[0x0][0x190] ; /* 0x00006400000e7625 */ /* 0x0c0fe200078e0213 */ /*0160*/ STG.E [R12.64], R21 ; /* 0x000000150c007986 */ /* 0x000fe6000c101904 */ /*0170*/ IMAD.WIDE R16, R0.reuse, R19.reuse, c[0x0][0x198] ; /* 0x0000660000107625 */ /* 0x0c0fe200078e0213 */ /*0180*/ STG.E [R14.64], R23 ; /* 0x000000170e007986 */ /* 0x000fe6000c101904 */ /*0190*/ IMAD.WIDE R2, R0, R19, c[0x0][0x1a0] ; /* 0x0000680000027625 */ /* 0x001fe200078e0213 */ /*01a0*/ STG.E [R16.64], R23 ; /* 0x0000001710007986 */ /* 0x000fe8000c101904 */ /*01b0*/ STG.E [R2.64], R23 ; /* 0x0000001702007986 */ /* 0x000fe2000c101904 */ /*01c0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*01d0*/ BRA 0x1d0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0200*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0210*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0220*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0230*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z12setTrianglesP8Triangle .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0030*/ IMAD R2, R2, c[0x0][0x0], R3 ; /* 0x0000000002027a24 */ /* 0x001fca00078e0203 */ /*0040*/ ISETP.GT.AND P0, PT, R2, 0xf423f, PT ; /* 0x000f423f0200780c */ /* 0x000fda0003f04270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ MOV R3, 0x24 ; /* 0x0000002400037802 */ /* 0x000fe20000000f00 */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0080*/ MOV R5, 0x3f800000 ; /* 0x3f80000000057802 */ /* 0x000fe40000000f00 */ /*0090*/ MOV R7, 0x40000000 ; /* 0x4000000000077802 */ /* 0x000fe20000000f00 */ /*00a0*/ IMAD.WIDE R2, R2, R3, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fca00078e0203 */ /*00b0*/ STG.E [R2.64+0xc], R5 ; /* 0x00000c0502007986 */ /* 0x000fe8000c101904 */ /*00c0*/ STG.E [R2.64+0x10], R5 ; /* 0x0000100502007986 */ /* 0x000fe8000c101904 */ /*00d0*/ STG.E [R2.64+0x14], R5 ; /* 0x0000140502007986 */ /* 0x000fe8000c101904 */ /*00e0*/ STG.E [R2.64+0x18], R7 ; /* 0x0000180702007986 */ /* 0x000fe8000c101904 */ /*00f0*/ STG.E [R2.64+0x1c], R7 ; /* 0x00001c0702007986 */ /* 0x000fe8000c101904 */ /*0100*/ STG.E [R2.64+0x20], R7 ; /* 0x0000200702007986 */ /* 0x000fe8000c101904 */ /*0110*/ STG.E [R2.64], RZ ; /* 0x000000ff02007986 */ /* 0x000fe8000c101904 */ /*0120*/ STG.E [R2.64+0x4], RZ ; /* 0x000004ff02007986 */ /* 0x000fe8000c101904 */ /*0130*/ STG.E [R2.64+0x8], RZ ; /* 0x000008ff02007986 */ /* 0x000fe2000c101904 */ /*0140*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0150*/ BRA 0x150; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
/****************************************************************************************** Source Code : SOAvsAOS.cu Objective : Example code to demonstrate the advantage of having Stucture of arrays rather than array of structures in the application while representing data the corresponding advantages in terms of the bandwidth of the global memory that is achievable Description : This example takes "Triangle" as structure with three arrays of three floating points each representing the three vertices of a triangle the same information is also is stored using a structure "Triangles" which has arrays for each field of each vertex both the representations are intialised generating typical access patterns that will be present while accessing those structures Input : none Output : The different bandwidths that are achieved while accessing data from different data representations Modified : Aug 2011 Author : RarchK ****************************************************************************************/ #include <stdio.h> #include <hip/hip_runtime.h> #include <float.h> #define NO_OF_TRIANGLES 1000000 #define BLOCK_SIZE 128 #define NO_OF_PATTERNS 2 #define NTIMES 10 #define MIN(x,y) ((x)<(y)?(x):(y)) #define MAX(x,y) ((x)>(y)?(x):(y)) void printResults(void); // Triangle structure -- which is the structure in "Array of Structures" struct Triangle { float A[3]; float B[3]; float C[3]; }; // Triangles structure -- which is the structure in "Structure of Arrays" struct Triangles { float *Ax, *Ay, *Az; float *Bx, *By, *Bz; float *Cx, *Cy, *Cz; }; ///////////////////////////////////////////////////////////////////////////////////// // // initializing the array of Triangle types. // each element is intialized to -- (0,0,0),(1,1,1),(2,2,2) // //////////////////////////////////////////////////////////////////////////////////// __global__ void setTriangles(Triangle *myArrayOfTriangles) { int idx = threadIdx.x + blockIdx.x*blockDim.x; if(idx < NO_OF_TRIANGLES) { myArrayOfTriangles[idx].A[0] = 0; myArrayOfTriangles[idx].A[1] = 0; myArrayOfTriangles[idx].A[2] = 0; myArrayOfTriangles[idx].B[0] = 1; myArrayOfTriangles[idx].B[1] = 1; myArrayOfTriangles[idx].B[2] = 1; myArrayOfTriangles[idx].C[0] = 2; myArrayOfTriangles[idx].C[1] = 2; myArrayOfTriangles[idx].C[2] = 2; } } ///////////////////////////////////////////////////////////////////////////////////// ///////////////////////////////////////////////////////////////////////////////////// // // initializing the Triangles structure // each triangle's vertices are initialized to -- (0,0,0),(1,1,1),(2,2,2) // //////////////////////////////////////////////////////////////////////////////////// __global__ void setTriangles2(Triangles myTrianglesStructure) { int idx = threadIdx.x + blockIdx.x*blockDim.x; if(idx < NO_OF_TRIANGLES) { myTrianglesStructure.Ax[idx] = 0; myTrianglesStructure.Ay[idx] = 0; myTrianglesStructure.Az[idx] = 0; myTrianglesStructure.Bx[idx] = 1; myTrianglesStructure.By[idx] = 1; myTrianglesStructure.Bz[idx] = 1; myTrianglesStructure.Cx[idx] = 2; myTrianglesStructure.Cy[idx] = 2; myTrianglesStructure.Cz[idx] = 2; } } //////////////////////////////////////////////////////////////////////////////////// /////////////////////////////////////////////////////////////////////////////////////////////////////// // // checking for the equivalence of both the initialising kernals // ////////////////////////////////////////////////////////////////////////////////////////////////////// __global__ void Test(Triangle *myArrayOfTriangles, Triangles myTrianglesStructure, int* dCorrectBool) { int idx = threadIdx.x + blockIdx.x*blockDim.x; if(idx < NO_OF_TRIANGLES) if(myTrianglesStructure.Ax[idx] != myArrayOfTriangles[idx].A[0] || myTrianglesStructure.Ay[idx] != myArrayOfTriangles[idx].A[1] || myTrianglesStructure.Az[idx] != myArrayOfTriangles[idx].A[2] || myTrianglesStructure.Bx[idx] != myArrayOfTriangles[idx].B[0] || myTrianglesStructure.By[idx] != myArrayOfTriangles[idx].B[1] || myTrianglesStructure.Bz[idx] != myArrayOfTriangles[idx].B[2] || myTrianglesStructure.Cx[idx] != myArrayOfTriangles[idx].C[0] || myTrianglesStructure.Cy[idx] != myArrayOfTriangles[idx].C[1] || myTrianglesStructure.Cz[idx] != myArrayOfTriangles[idx].C[2] ) *dCorrectBool = 0; } //////////////////////////////////////////////////////////////////////////////////////////////////////////// static double avgtime[NO_OF_PATTERNS] = {0}, maxtime[NO_OF_PATTERNS] = {0}, mintime[NO_OF_PATTERNS]; static float bandWidths[NO_OF_PATTERNS] = {0}; static double bytes = sizeof(float) * NO_OF_TRIANGLES * 9; //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////// // // the main routene // for timing the different kernals which are accessing array of structures and structure of arrays // finding the bandwidths // //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////// int main(int argc, char* argv[]) { Triangle *myArrayOfTriangles; // Array of Structures -- array of struct Triangle type Triangles myTrianglesStructure; // Structure of Arrays int* dCorrectBool; // on the device variable int hCorrectBool = 1; float elapsedTimes[NO_OF_PATTERNS][NTIMES]; hipEvent_t start,stop; hipError_t err = hipSuccess; // event creation, which will be used for timing the code hipEventCreate(&start); hipEventCreate(&stop); // memory allocation on the device err = hipMalloc((void **)&myArrayOfTriangles,sizeof(Triangle)*NO_OF_TRIANGLES); if(err == hipErrorOutOfMemory) { printf("error in device memory allocation for - myArrayOfTriangles\n exiting out of the program.....\n"); exit(-1); } err = hipMalloc((void **)&myTrianglesStructure.Ax,sizeof(float)*NO_OF_TRIANGLES); if(err == hipErrorOutOfMemory) { printf("error in device memory allocation for - myTrianglesStructure.Ax\n exiting out of the program.....\n"); exit(-1); } err = hipMalloc((void **)&myTrianglesStructure.Ay,sizeof(float)*NO_OF_TRIANGLES); if(err == hipErrorOutOfMemory) { printf("error in device memory allocation for - myTrianglesStructure.Ay\n exiting out of the program.....\n"); exit(-1); } err = hipMalloc((void **)&myTrianglesStructure.Az,sizeof(float)*NO_OF_TRIANGLES); if(err == hipErrorOutOfMemory) { printf("error in device memory allocation for - myTrianglesStructure.Az\n exiting out of the program.....\n"); exit(-1); } err = hipMalloc((void **)&myTrianglesStructure.Bx,sizeof(float)*NO_OF_TRIANGLES); if(err == hipErrorOutOfMemory) { printf("error in device memory allocation for - myTrianglesStructure.Bx\n exiting out of the program.....\n"); exit(-1); } err = hipMalloc((void **)&myTrianglesStructure.By,sizeof(float)*NO_OF_TRIANGLES); if(err == hipErrorOutOfMemory) { printf("error in device memory allocation for - myTrianglesStructure.By\n exiting out of the program.....\n"); exit(-1); } err = hipMalloc((void **)&myTrianglesStructure.Bz,sizeof(float)*NO_OF_TRIANGLES); if(err == hipErrorOutOfMemory) { printf("error in device memory allocation for - myTrianglesStructure.Bz\n exiting out of the program.....\n"); exit(-1); } err = hipMalloc((void **)&myTrianglesStructure.Cx,sizeof(float)*NO_OF_TRIANGLES); if(err == hipErrorOutOfMemory) { printf("error in device memory allocation for - myTrianglesStructure.Cx\n exiting out of the program.....\n"); exit(-1); } err = hipMalloc((void **)&myTrianglesStructure.Cy,sizeof(float)*NO_OF_TRIANGLES); if(err == hipErrorOutOfMemory) { printf("error in device memory allocation for - myTrianglesStructure.Cy\n exiting out of the program.....\n"); exit(-1); } err = hipMalloc((void **)&myTrianglesStructure.Cz,sizeof(float)*NO_OF_TRIANGLES); if(err == hipErrorOutOfMemory) { printf("error in device memory allocation for - myTrianglesStructure.Cz\n exiting out of the program.....\n"); exit(-1); } err = hipMalloc((void**)&dCorrectBool, sizeof(int)); if(err == hipErrorOutOfMemory) { printf("error in device memory allocation for dCorrectBool\n exiting out of the program.....\n"); exit(-1); } // copying hCorrectBool into dCorrectBool hipMemcpy(dCorrectBool,&hCorrectBool,sizeof(int),hipMemcpyHostToDevice); //finding the 1D grid size int gridSize = NO_OF_TRIANGLES/BLOCK_SIZE; if( NO_OF_TRIANGLES % BLOCK_SIZE != 0 ) gridSize += 1; // running each pattern NTIMES for(int k=0; k < NTIMES; k++) { // timing the kernels corresponding to different access patterns // PATTERN 1 hipEventRecord(start,0); setTriangles <<< gridSize , BLOCK_SIZE >>> (myArrayOfTriangles); hipEventRecord(stop,0); hipEventSynchronize(stop); hipEventElapsedTime(&elapsedTimes[0][k],start,stop); // PATTERN 2 hipEventRecord(start,0); setTriangles2 <<< gridSize , BLOCK_SIZE >>> (myTrianglesStructure); hipEventRecord(stop,0); hipEventSynchronize(stop); hipEventElapsedTime(&elapsedTimes[1][k],start,stop); } // end of the for loop involving NTIMES Test <<< gridSize, BLOCK_SIZE >>> (myArrayOfTriangles,myTrianglesStructure,dCorrectBool); // testing the equivalence of both the intializing kernals // copying back the value of dCorrectBool into hCorrectBool hipMemcpy(&hCorrectBool,dCorrectBool,sizeof(int),hipMemcpyDeviceToHost); if(hCorrectBool != 1) // if the kernels are not equivalent { printf("the kernel executions are not equivalent\n"); printf("exiting out of the program\n"); } else // if kernals are equivalent { // intializing the mintime array for(int i=0; i < NO_OF_PATTERNS;i++) mintime[i] = FLT_MAX; for (int k=1; k < NTIMES; k++) // skiping the first iteration { for (int i=0; i < NO_OF_PATTERNS; i++) { avgtime[i] = avgtime[i] + elapsedTimes[i][k]; mintime[i] = MIN(mintime[i],elapsedTimes[i][k]); maxtime[i] = MAX(maxtime[i], elapsedTimes[i][k]); } } // calculation of the different band widths that are achieved by different access patterns for(int i=0; i < NO_OF_PATTERNS; i++) { avgtime[i] = avgtime[i]/(double)(NTIMES-1); // finding the average time bandWidths[i] = bytes/mintime[i]; } printResults(); printf("\n\n**** successful termination of the program ****\n\n"); } //destroying the events hipEventDestroy(start); hipEventDestroy(stop); //freeing the allocated memory on the device hipFree(myArrayOfTriangles); hipFree(myTrianglesStructure.Ax); hipFree(myTrianglesStructure.Ay); hipFree(myTrianglesStructure.Az); hipFree(myTrianglesStructure.Bx); hipFree(myTrianglesStructure.By); hipFree(myTrianglesStructure.Bz); hipFree(myTrianglesStructure.Cx); hipFree(myTrianglesStructure.Cy); hipFree(myTrianglesStructure.Cz); return 0; } ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////// //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////// // // prints the results containig the minimum, maximum, average times taken by the two initializing kernels // the associated maximum bandwidth of global memory achieved by the kernels // /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////// void printResults() { printf("Demonstrating the advantages of Structure of arrays over Array of structures in data representation\n"); printf("The transfered data size (Bytes): %ld\n",NO_OF_TRIANGLES*sizeof(float)*9); printf("\n-------------------------------------------------------------------------------------------------------------------------------\n"); printf("Pattern \t\t Bandwidth (GB/sec) \t Avg time (ms) \t Min time (ms) \t Max time (ms)\n"); printf("-------------------------------------------------------------------------------------------------------------------------------\n"); // printing the results for different access patterns for(int i=0; i < NO_OF_PATTERNS; i++) { switch(i) { case 0: printf("Array of Structures"); break; case 1: printf("Structure of Arrays"); break; } printf("\t %.6f \t\t %f \t\t %f \t\t %f\n",bandWidths[i]/1000000,avgtime[i],mintime[i],maxtime[i]); } printf("\n ------------------------------------------------------------------------------------------------------------------------------\n"); } /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
.text .file "SOAvsAOS.hip" .globl _Z27__device_stub__setTrianglesP8Triangle # -- Begin function _Z27__device_stub__setTrianglesP8Triangle .type _Z27__device_stub__setTrianglesP8Triangle,@function _Z27__device_stub__setTrianglesP8Triangle: # @_Z27__device_stub__setTrianglesP8Triangle .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $64, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) movq %rsp, %rbx movq %rax, (%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z12setTrianglesP8Triangle, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $80, %rsp .cfi_adjust_cfa_offset -80 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z27__device_stub__setTrianglesP8Triangle, .Lfunc_end0-_Z27__device_stub__setTrianglesP8Triangle .cfi_endproc # -- End function .globl _Z28__device_stub__setTriangles29Triangles # -- Begin function _Z28__device_stub__setTriangles29Triangles .type _Z28__device_stub__setTriangles29Triangles,@function _Z28__device_stub__setTriangles29Triangles: # @_Z28__device_stub__setTriangles29Triangles .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $64, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 112(%rsp), %rax movq %rsp, %rbx movq %rax, (%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z13setTriangles29Triangles, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $80, %rsp .cfi_adjust_cfa_offset -80 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z28__device_stub__setTriangles29Triangles, .Lfunc_end1-_Z28__device_stub__setTriangles29Triangles .cfi_endproc # -- End function .globl _Z19__device_stub__TestP8Triangle9TrianglesPi # -- Begin function _Z19__device_stub__TestP8Triangle9TrianglesPi .type _Z19__device_stub__TestP8Triangle9TrianglesPi,@function _Z19__device_stub__TestP8Triangle9TrianglesPi: # @_Z19__device_stub__TestP8Triangle9TrianglesPi .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $96, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) leaq 144(%rsp), %rax movq %rax, 8(%rbx) movq %rcx, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z4TestP8Triangle9TrianglesPi, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $112, %rsp .cfi_adjust_cfa_offset -112 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size _Z19__device_stub__TestP8Triangle9TrianglesPi, .Lfunc_end2-_Z19__device_stub__TestP8Triangle9TrianglesPi .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function main .LCPI3_0: .quad 0x4022000000000000 # double 9 .LCPI3_1: .quad 0x41812a8800000000 # double 3.6E+7 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $408, %rsp # imm = 0x198 .cfi_def_cfa_offset 464 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl $1, 100(%rsp) leaq 88(%rsp), %rdi callq hipEventCreate leaq 80(%rsp), %rdi callq hipEventCreate leaq 112(%rsp), %rdi movl $36000000, %esi # imm = 0x2255100 callq hipMalloc cmpl $2, %eax je .LBB3_1 # %bb.3: leaq 120(%rsp), %rdi movl $4000000, %esi # imm = 0x3D0900 callq hipMalloc cmpl $2, %eax je .LBB3_4 # %bb.5: leaq 128(%rsp), %rdi movl $4000000, %esi # imm = 0x3D0900 callq hipMalloc cmpl $2, %eax je .LBB3_6 # %bb.7: leaq 136(%rsp), %rdi movl $4000000, %esi # imm = 0x3D0900 callq hipMalloc cmpl $2, %eax je .LBB3_8 # %bb.9: leaq 144(%rsp), %rdi movl $4000000, %esi # imm = 0x3D0900 callq hipMalloc cmpl $2, %eax je .LBB3_10 # %bb.11: leaq 152(%rsp), %rdi movl $4000000, %esi # imm = 0x3D0900 callq hipMalloc cmpl $2, %eax je .LBB3_12 # %bb.13: leaq 160(%rsp), %rdi movl $4000000, %esi # imm = 0x3D0900 callq hipMalloc cmpl $2, %eax je .LBB3_14 # %bb.15: leaq 168(%rsp), %rdi movl $4000000, %esi # imm = 0x3D0900 callq hipMalloc cmpl $2, %eax je .LBB3_16 # %bb.17: leaq 176(%rsp), %rdi movl $4000000, %esi # imm = 0x3D0900 callq hipMalloc cmpl $2, %eax je .LBB3_18 # %bb.19: leaq 184(%rsp), %rdi movl $4000000, %esi # imm = 0x3D0900 callq hipMalloc cmpl $2, %eax je .LBB3_20 # %bb.21: leaq 104(%rsp), %rdi movl $4, %esi callq hipMalloc cmpl $2, %eax je .LBB3_22 # %bb.23: movabsq $4294967424, %rbx # imm = 0x100000080 movq 104(%rsp), %rdi leaq 100(%rsp), %rsi movl $4, %edx movl $1, %ecx callq hipMemcpy leaq 256(%rsp), %r15 movl $10, %r13d leaq 7685(%rbx), %r14 leaq 336(%rsp), %r12 leaq 192(%rsp), %rbp .LBB3_24: # =>This Inner Loop Header: Depth=1 movq 88(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movq %r14, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB3_26 # %bb.25: # in Loop: Header=BB3_24 Depth=1 movq 112(%rsp), %rdi callq _Z27__device_stub__setTrianglesP8Triangle .LBB3_26: # in Loop: Header=BB3_24 Depth=1 movq 80(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movq 80(%rsp), %rdi callq hipEventSynchronize movq 88(%rsp), %rsi movq 80(%rsp), %rdx movq %r15, %rdi callq hipEventElapsedTime movq 88(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movq %r14, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB3_28 # %bb.27: # in Loop: Header=BB3_24 Depth=1 movl $9, %ecx movq %r12, %rdi leaq 120(%rsp), %rsi rep;movsq (%rsi), %es:(%rdi) movq %r12, 192(%rsp) leaq 240(%rsp), %rdi leaq 224(%rsp), %rsi leaq 216(%rsp), %rdx leaq 208(%rsp), %rcx callq __hipPopCallConfiguration movq 216(%rsp), %rax movq 208(%rsp), %rdi movq 240(%rsp), %rsi movl 248(%rsp), %edx movq 224(%rsp), %rcx movl 232(%rsp), %r8d movq %rdi, 8(%rsp) movq %rax, (%rsp) movl $_Z13setTriangles29Triangles, %edi movq %rbp, %r9 callq hipLaunchKernel .LBB3_28: # in Loop: Header=BB3_24 Depth=1 movq 80(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movq 80(%rsp), %rdi callq hipEventSynchronize leaq 40(%r15), %rdi movq 88(%rsp), %rsi movq 80(%rsp), %rdx callq hipEventElapsedTime addq $4, %r15 decq %r13 jne .LBB3_24 # %bb.29: movq %r14, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB3_31 # %bb.30: movq 112(%rsp), %rax movq 104(%rsp), %rdx leaq 120(%rsp), %rsi movl $9, %ecx movq %rsp, %rdi rep;movsq (%rsi), %es:(%rdi) movq %rax, %rdi movq %rdx, %rsi callq _Z19__device_stub__TestP8Triangle9TrianglesPi .LBB3_31: movq 104(%rsp), %rsi leaq 100(%rsp), %rbx movl $4, %edx movq %rbx, %rdi movl $2, %ecx callq hipMemcpy cmpl $1, (%rbx) jne .LBB3_38 # %bb.32: # %.preheader102.preheader movabsq $5183643170566569984, %rax # imm = 0x47EFFFFFE0000000 movq %rax, _ZL7mintime(%rip) movq %rax, _ZL7mintime+8(%rip) movl $1, %eax .LBB3_33: # %.preheader100 # =>This Loop Header: Depth=1 # Child Loop BB3_34 Depth 2 movb $1, %cl xorl %edx, %edx .LBB3_34: # Parent Loop BB3_33 Depth=1 # => This Inner Loop Header: Depth=2 leaq (%rdx,%rdx,4), %rsi leaq (%rsp,%rsi,8), %rsi addq $256, %rsi # imm = 0x100 xorps %xmm0, %xmm0 cvtss2sd (%rsi,%rax,4), %xmm0 movsd _ZL7avgtime(,%rdx,8), %xmm1 # xmm1 = mem[0],zero addsd %xmm0, %xmm1 movsd %xmm1, _ZL7avgtime(,%rdx,8) movsd _ZL7mintime(,%rdx,8), %xmm1 # xmm1 = mem[0],zero minsd %xmm0, %xmm1 movsd %xmm1, _ZL7mintime(,%rdx,8) movsd _ZL7maxtime(,%rdx,8), %xmm1 # xmm1 = mem[0],zero maxsd %xmm0, %xmm1 movsd %xmm1, _ZL7maxtime(,%rdx,8) movl $1, %edx testb $1, %cl movl $0, %ecx jne .LBB3_34 # %bb.35: # in Loop: Header=BB3_33 Depth=1 incq %rax cmpq $10, %rax jne .LBB3_33 # %bb.36: # %.preheader movsd _ZL7avgtime(%rip), %xmm0 # xmm0 = mem[0],zero movsd .LCPI3_0(%rip), %xmm1 # xmm1 = mem[0],zero divsd %xmm1, %xmm0 movsd .LCPI3_1(%rip), %xmm2 # xmm2 = mem[0],zero movapd %xmm2, %xmm3 divsd _ZL7mintime(%rip), %xmm3 movsd %xmm0, _ZL7avgtime(%rip) xorps %xmm0, %xmm0 cvtsd2ss %xmm3, %xmm0 movss %xmm0, _ZL10bandWidths(%rip) movsd _ZL7avgtime+8(%rip), %xmm0 # xmm0 = mem[0],zero divsd %xmm1, %xmm0 divsd _ZL7mintime+8(%rip), %xmm2 movsd %xmm0, _ZL7avgtime+8(%rip) xorps %xmm0, %xmm0 cvtsd2ss %xmm2, %xmm0 movss %xmm0, _ZL10bandWidths+4(%rip) callq _Z12printResultsv movl $.Lstr, %edi jmp .LBB3_37 .LBB3_38: movl $.Lstr.1, %edi callq puts@PLT movl $.Lstr.2, %edi .LBB3_37: callq puts@PLT movq 88(%rsp), %rdi callq hipEventDestroy movq 80(%rsp), %rdi callq hipEventDestroy movq 112(%rsp), %rdi callq hipFree movq 120(%rsp), %rdi callq hipFree movq 128(%rsp), %rdi callq hipFree movq 136(%rsp), %rdi callq hipFree movq 144(%rsp), %rdi callq hipFree movq 152(%rsp), %rdi callq hipFree movq 160(%rsp), %rdi callq hipFree movq 168(%rsp), %rdi callq hipFree movq 176(%rsp), %rdi callq hipFree movq 184(%rsp), %rdi callq hipFree xorl %eax, %eax addq $408, %rsp # imm = 0x198 .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB3_1: .cfi_def_cfa_offset 464 movl $.Lstr.13, %edi jmp .LBB3_2 .LBB3_4: movl $.Lstr.12, %edi jmp .LBB3_2 .LBB3_6: movl $.Lstr.11, %edi jmp .LBB3_2 .LBB3_8: movl $.Lstr.10, %edi jmp .LBB3_2 .LBB3_10: movl $.Lstr.9, %edi jmp .LBB3_2 .LBB3_12: movl $.Lstr.8, %edi jmp .LBB3_2 .LBB3_14: movl $.Lstr.7, %edi jmp .LBB3_2 .LBB3_16: movl $.Lstr.6, %edi jmp .LBB3_2 .LBB3_18: movl $.Lstr.5, %edi jmp .LBB3_2 .LBB3_20: movl $.Lstr.4, %edi jmp .LBB3_2 .LBB3_22: movl $.Lstr.3, %edi .LBB3_2: callq puts@PLT movl $-1, %edi callq exit .Lfunc_end3: .size main, .Lfunc_end3-main .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function _Z12printResultsv .LCPI4_0: .long 0x49742400 # float 1.0E+6 .text .globl _Z12printResultsv .type _Z12printResultsv,@function _Z12printResultsv: # @_Z12printResultsv .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movl $.Lstr.14, %edi callq puts@PLT xorl %ebx, %ebx movl $.L.str.15, %edi movl $36000000, %esi # imm = 0x2255100 xorl %eax, %eax callq printf movl $.Lstr.15, %edi callq puts@PLT movl $.Lstr.16, %edi callq puts@PLT movl $.Lstr.17, %edi callq puts@PLT movb $1, %bpl movl $.L.str.19, %r14d .LBB4_1: # =>This Inner Loop Header: Depth=1 testb $1, %bpl movl $.L.str.20, %edi cmovneq %r14, %rdi xorl %eax, %eax callq printf movss _ZL10bandWidths(,%rbx,4), %xmm0 # xmm0 = mem[0],zero,zero,zero divss .LCPI4_0(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 movsd _ZL7avgtime(,%rbx,8), %xmm1 # xmm1 = mem[0],zero movsd _ZL7mintime(,%rbx,8), %xmm2 # xmm2 = mem[0],zero movsd _ZL7maxtime(,%rbx,8), %xmm3 # xmm3 = mem[0],zero movl $.L.str.21, %edi movb $4, %al callq printf movl $1, %ebx testb $1, %bpl movl $0, %ebp jne .LBB4_1 # %bb.2: movl $.Lstr.18, %edi popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 jmp puts@PLT # TAILCALL .Lfunc_end4: .size _Z12printResultsv, .Lfunc_end4-_Z12printResultsv .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB5_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB5_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z12setTrianglesP8Triangle, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z13setTriangles29Triangles, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z4TestP8Triangle9TrianglesPi, %esi movl $.L__unnamed_3, %edx movl $.L__unnamed_3, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end5: .size __hip_module_ctor, .Lfunc_end5-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB6_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB6_2: retq .Lfunc_end6: .size __hip_module_dtor, .Lfunc_end6-__hip_module_dtor .cfi_endproc # -- End function .type _Z12setTrianglesP8Triangle,@object # @_Z12setTrianglesP8Triangle .section .rodata,"a",@progbits .globl _Z12setTrianglesP8Triangle .p2align 3, 0x0 _Z12setTrianglesP8Triangle: .quad _Z27__device_stub__setTrianglesP8Triangle .size _Z12setTrianglesP8Triangle, 8 .type _Z13setTriangles29Triangles,@object # @_Z13setTriangles29Triangles .globl _Z13setTriangles29Triangles .p2align 3, 0x0 _Z13setTriangles29Triangles: .quad _Z28__device_stub__setTriangles29Triangles .size _Z13setTriangles29Triangles, 8 .type _Z4TestP8Triangle9TrianglesPi,@object # @_Z4TestP8Triangle9TrianglesPi .globl _Z4TestP8Triangle9TrianglesPi .p2align 3, 0x0 _Z4TestP8Triangle9TrianglesPi: .quad _Z19__device_stub__TestP8Triangle9TrianglesPi .size _Z4TestP8Triangle9TrianglesPi, 8 .type _ZL7mintime,@object # @_ZL7mintime .local _ZL7mintime .comm _ZL7mintime,16,16 .type _ZL7avgtime,@object # @_ZL7avgtime .local _ZL7avgtime .comm _ZL7avgtime,16,16 .type _ZL7maxtime,@object # @_ZL7maxtime .local _ZL7maxtime .comm _ZL7maxtime,16,16 .type _ZL10bandWidths,@object # @_ZL10bandWidths .local _ZL10bandWidths .comm _ZL10bandWidths,8,4 .type .L.str.15,@object # @.str.15 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.15: .asciz "The transfered data size (Bytes): %ld\n" .size .L.str.15, 39 .type .L.str.19,@object # @.str.19 .L.str.19: .asciz "Array of Structures" .size .L.str.19, 20 .type .L.str.20,@object # @.str.20 .L.str.20: .asciz "Structure of Arrays" .size .L.str.20, 20 .type .L.str.21,@object # @.str.21 .L.str.21: .asciz "\t %.6f \t\t %f \t\t %f \t\t %f\n" .size .L.str.21, 28 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z12setTrianglesP8Triangle" .size .L__unnamed_1, 27 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_Z13setTriangles29Triangles" .size .L__unnamed_2, 28 .type .L__unnamed_3,@object # @2 .L__unnamed_3: .asciz "_Z4TestP8Triangle9TrianglesPi" .size .L__unnamed_3, 30 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "\n\n**** successful termination of the program ****\n" .size .Lstr, 52 .type .Lstr.1,@object # @str.1 .Lstr.1: .asciz "the kernel executions are not equivalent" .size .Lstr.1, 41 .type .Lstr.2,@object # @str.2 .Lstr.2: .asciz "exiting out of the program" .size .Lstr.2, 27 .type .Lstr.3,@object # @str.3 .Lstr.3: .asciz "error in device memory allocation for dCorrectBool\n exiting out of the program....." .size .Lstr.3, 84 .type .Lstr.4,@object # @str.4 .Lstr.4: .asciz "error in device memory allocation for - myTrianglesStructure.Cz\n exiting out of the program....." .size .Lstr.4, 97 .type .Lstr.5,@object # @str.5 .Lstr.5: .asciz "error in device memory allocation for - myTrianglesStructure.Cy\n exiting out of the program....." .size .Lstr.5, 97 .type .Lstr.6,@object # @str.6 .Lstr.6: .asciz "error in device memory allocation for - myTrianglesStructure.Cx\n exiting out of the program....." .size .Lstr.6, 97 .type .Lstr.7,@object # @str.7 .Lstr.7: .asciz "error in device memory allocation for - myTrianglesStructure.Bz\n exiting out of the program....." .size .Lstr.7, 97 .type .Lstr.8,@object # @str.8 .Lstr.8: .asciz "error in device memory allocation for - myTrianglesStructure.By\n exiting out of the program....." .size .Lstr.8, 97 .type .Lstr.9,@object # @str.9 .Lstr.9: .asciz "error in device memory allocation for - myTrianglesStructure.Bx\n exiting out of the program....." .size .Lstr.9, 97 .type .Lstr.10,@object # @str.10 .Lstr.10: .asciz "error in device memory allocation for - myTrianglesStructure.Az\n exiting out of the program....." .size .Lstr.10, 97 .type .Lstr.11,@object # @str.11 .Lstr.11: .asciz "error in device memory allocation for - myTrianglesStructure.Ay\n exiting out of the program....." .size .Lstr.11, 97 .type .Lstr.12,@object # @str.12 .Lstr.12: .asciz "error in device memory allocation for - myTrianglesStructure.Ax\n exiting out of the program....." .size .Lstr.12, 97 .type .Lstr.13,@object # @str.13 .Lstr.13: .asciz "error in device memory allocation for - myArrayOfTriangles\n exiting out of the program....." .size .Lstr.13, 92 .type .Lstr.14,@object # @str.14 .Lstr.14: .asciz "Demonstrating the advantages of Structure of arrays over Array of structures in data representation" .size .Lstr.14, 100 .type .Lstr.15,@object # @str.15 .Lstr.15: .asciz "\n-------------------------------------------------------------------------------------------------------------------------------" .size .Lstr.15, 129 .type .Lstr.16,@object # @str.16 .Lstr.16: .asciz "Pattern \t\t Bandwidth (GB/sec) \t Avg time (ms) \t Min time (ms) \t Max time (ms)" .size .Lstr.16, 80 .type .Lstr.17,@object # @str.17 .Lstr.17: .asciz "-------------------------------------------------------------------------------------------------------------------------------" .size .Lstr.17, 128 .type .Lstr.18,@object # @str.18 .Lstr.18: .asciz "\n ------------------------------------------------------------------------------------------------------------------------------" .size .Lstr.18, 129 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z27__device_stub__setTrianglesP8Triangle .addrsig_sym _Z28__device_stub__setTriangles29Triangles .addrsig_sym _Z19__device_stub__TestP8Triangle9TrianglesPi .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z12setTrianglesP8Triangle .addrsig_sym _Z13setTriangles29Triangles .addrsig_sym _Z4TestP8Triangle9TrianglesPi .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z12setTrianglesP8Triangle ; -- Begin function _Z12setTrianglesP8Triangle .globl _Z12setTrianglesP8Triangle .p2align 8 .type _Z12setTrianglesP8Triangle,@function _Z12setTrianglesP8Triangle: ; @_Z12setTrianglesP8Triangle ; %bb.0: s_load_b32 s2, s[0:1], 0x14 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] s_mov_b32 s2, exec_lo v_cmpx_gt_i32_e32 0xf4240, v1 s_cbranch_execz .LBB0_2 ; %bb.1: s_load_b64 s[0:1], s[0:1], 0x0 v_dual_mov_b32 v2, 0 :: v_dual_mov_b32 v5, 1.0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_dual_mov_b32 v8, 2.0 :: v_dual_mov_b32 v3, v2 v_dual_mov_b32 v4, v2 :: v_dual_mov_b32 v7, v5 s_delay_alu instid0(VALU_DEP_2) v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v9, v8 s_waitcnt lgkmcnt(0) v_mad_i64_i32 v[10:11], null, v1, 36, s[0:1] s_clause 0x2 global_store_b128 v[10:11], v[2:5], off global_store_b128 v[10:11], v[6:9], off offset:16 global_store_b32 v[10:11], v8, off offset:32 .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z12setTrianglesP8Triangle .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 264 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 12 .amdhsa_next_free_sgpr 16 .amdhsa_reserve_vcc 0 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z12setTrianglesP8Triangle, .Lfunc_end0-_Z12setTrianglesP8Triangle ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 148 ; NumSgprs: 16 ; NumVgprs: 12 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 1 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 16 ; NumVGPRsForWavesPerEU: 12 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z13setTriangles29Triangles ; -- Begin function _Z13setTriangles29Triangles .globl _Z13setTriangles29Triangles .p2align 8 .type _Z13setTriangles29Triangles,@function _Z13setTriangles29Triangles: ; @_Z13setTriangles29Triangles ; %bb.0: s_load_b32 s2, s[0:1], 0x54 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] s_mov_b32 s2, exec_lo v_cmpx_gt_i32_e32 0xf4240, v1 s_cbranch_execz .LBB1_2 ; %bb.1: s_load_b512 s[4:19], s[0:1], 0x0 v_ashrrev_i32_e32 v2, 31, v1 s_load_b64 s[0:1], s[0:1], 0x40 v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, 1.0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[1:2] s_waitcnt lgkmcnt(0) v_add_co_u32 v2, vcc_lo, s4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s5, v1, vcc_lo v_add_co_u32 v4, vcc_lo, s6, v0 v_add_co_ci_u32_e32 v5, vcc_lo, s7, v1, vcc_lo v_add_co_u32 v6, vcc_lo, s8, v0 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo v_add_co_u32 v8, vcc_lo, s10, v0 v_add_co_ci_u32_e32 v9, vcc_lo, s11, v1, vcc_lo global_store_b32 v[2:3], v10, off global_store_b32 v[4:5], v10, off global_store_b32 v[6:7], v10, off global_store_b32 v[8:9], v11, off v_add_co_u32 v2, vcc_lo, s12, v0 v_add_co_ci_u32_e32 v3, vcc_lo, s13, v1, vcc_lo v_add_co_u32 v4, vcc_lo, s14, v0 v_add_co_ci_u32_e32 v5, vcc_lo, s15, v1, vcc_lo v_add_co_u32 v6, vcc_lo, s16, v0 v_add_co_ci_u32_e32 v7, vcc_lo, s17, v1, vcc_lo v_add_co_u32 v8, vcc_lo, s18, v0 v_add_co_ci_u32_e32 v9, vcc_lo, s19, v1, vcc_lo v_mov_b32_e32 v10, 2.0 v_add_co_u32 v0, vcc_lo, s0, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo global_store_b32 v[2:3], v11, off global_store_b32 v[4:5], v11, off global_store_b32 v[6:7], v10, off global_store_b32 v[8:9], v10, off global_store_b32 v[0:1], v10, off .LBB1_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z13setTriangles29Triangles .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 328 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 12 .amdhsa_next_free_sgpr 20 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end1: .size _Z13setTriangles29Triangles, .Lfunc_end1-_Z13setTriangles29Triangles ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 292 ; NumSgprs: 22 ; NumVgprs: 12 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 22 ; NumVGPRsForWavesPerEU: 12 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z4TestP8Triangle9TrianglesPi ; -- Begin function _Z4TestP8Triangle9TrianglesPi .globl _Z4TestP8Triangle9TrianglesPi .p2align 8 .type _Z4TestP8Triangle9TrianglesPi,@function _Z4TestP8Triangle9TrianglesPi: ; @_Z4TestP8Triangle9TrianglesPi ; %bb.0: s_load_b32 s2, s[0:1], 0x64 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[4:5], null, s15, s2, v[0:1] s_mov_b32 s2, exec_lo v_cmpx_gt_i32_e32 0xf4240, v4 s_cbranch_execz .LBB2_19 ; %bb.1: s_load_b128 s[20:23], s[0:1], 0x0 v_ashrrev_i32_e32 v5, 31, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_lshlrev_b64 v[0:1], 2, v[4:5] s_waitcnt lgkmcnt(0) v_mad_i64_i32 v[2:3], null, v4, 36, s[20:21] v_add_co_u32 v5, vcc_lo, s22, v0 s_delay_alu instid0(VALU_DEP_3) v_add_co_ci_u32_e32 v6, vcc_lo, s23, v1, vcc_lo s_mov_b32 s23, exec_lo global_load_b32 v5, v[5:6], off global_load_b32 v6, v[2:3], off s_waitcnt vmcnt(0) v_cmp_neq_f32_e64 s22, v5, v6 v_cmpx_eq_f32_e32 v5, v6 s_cbranch_execz .LBB2_17 ; %bb.2: s_load_b512 s[4:19], s[0:1], 0x10 s_mov_b32 s24, exec_lo s_waitcnt lgkmcnt(0) v_add_co_u32 v5, vcc_lo, s4, v0 v_add_co_ci_u32_e32 v6, vcc_lo, s5, v1, vcc_lo global_load_b32 v7, v[2:3], off offset:4 global_load_b32 v5, v[5:6], off s_waitcnt vmcnt(0) v_cmp_neq_f32_e32 vcc_lo, v5, v7 v_cmpx_eq_f32_e32 v5, v7 s_cbranch_execz .LBB2_16 ; %bb.3: v_add_co_u32 v5, s2, s6, v0 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v6, s2, s7, v1, s2 s_mov_b32 s7, exec_lo global_load_b32 v2, v[2:3], off offset:8 global_load_b32 v3, v[5:6], off s_waitcnt vmcnt(0) v_cmp_neq_f32_e64 s2, v3, v2 v_cmpx_eq_f32_e32 v3, v2 s_cbranch_execz .LBB2_15 ; %bb.4: v_mad_i64_i32 v[2:3], null, v4, 36, s[20:21] v_add_co_u32 v4, s3, s8, v0 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v5, s3, s9, v1, s3 global_load_b32 v4, v[4:5], off global_load_b32 v5, v[2:3], off offset:12 s_waitcnt vmcnt(0) v_cmp_neq_f32_e64 s3, v4, v5 v_cmp_eq_f32_e64 s4, v4, v5 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s8, s4 s_cbranch_execz .LBB2_14 ; %bb.5: v_add_co_u32 v6, s4, s10, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_co_ci_u32_e64 v7, s4, s11, v1, s4 v_add_co_u32 v4, s4, v2, 12 v_add_co_ci_u32_e64 v5, s4, 0, v3, s4 global_load_b32 v6, v[6:7], off global_load_b32 v7, v[4:5], off offset:4 s_waitcnt vmcnt(0) v_cmp_neq_f32_e64 s4, v6, v7 v_cmp_eq_f32_e64 s5, v6, v7 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s9, s5 s_cbranch_execz .LBB2_13 ; %bb.6: v_add_co_u32 v6, s5, s12, v0 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v7, s5, s13, v1, s5 global_load_b32 v4, v[4:5], off offset:8 global_load_b32 v5, v[6:7], off s_waitcnt vmcnt(0) v_cmp_neq_f32_e64 s5, v5, v4 v_cmp_eq_f32_e64 s6, v5, v4 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s10, s6 s_cbranch_execz .LBB2_12 ; %bb.7: v_add_co_u32 v4, s6, s14, v0 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v5, s6, s15, v1, s6 s_mov_b32 s12, exec_lo global_load_b32 v6, v[2:3], off offset:24 global_load_b32 v4, v[4:5], off s_waitcnt vmcnt(0) v_cmp_neq_f32_e64 s11, v4, v6 v_cmpx_eq_f32_e32 v4, v6 s_cbranch_execz .LBB2_11 ; %bb.8: v_add_co_u32 v4, s6, s16, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_co_ci_u32_e64 v5, s6, s17, v1, s6 v_add_co_u32 v2, s6, v2, 24 v_add_co_ci_u32_e64 v3, s6, 0, v3, s6 s_mov_b32 s14, exec_lo global_load_b32 v4, v[4:5], off global_load_b32 v5, v[2:3], off offset:4 s_waitcnt vmcnt(0) v_cmp_neq_f32_e64 s13, v4, v5 v_cmpx_eq_f32_e32 v4, v5 s_cbranch_execz .LBB2_10 ; %bb.9: v_add_co_u32 v0, s6, s18, v0 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v1, s6, s19, v1, s6 s_and_not1_b32 s13, s13, exec_lo global_load_b32 v0, v[0:1], off global_load_b32 v1, v[2:3], off offset:8 s_waitcnt vmcnt(0) v_cmp_neq_f32_e64 s6, v0, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s6, s6, exec_lo s_or_b32 s13, s13, s6 .LBB2_10: ; %Flow54 s_or_b32 exec_lo, exec_lo, s14 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) s_and_not1_b32 s6, s11, exec_lo s_and_b32 s11, s13, exec_lo s_or_b32 s11, s6, s11 .LBB2_11: ; %Flow53 s_or_b32 exec_lo, exec_lo, s12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) s_and_not1_b32 s5, s5, exec_lo s_and_b32 s6, s11, exec_lo s_or_b32 s5, s5, s6 .LBB2_12: ; %Flow52 s_or_b32 exec_lo, exec_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) s_and_not1_b32 s4, s4, exec_lo s_and_b32 s5, s5, exec_lo s_or_b32 s4, s4, s5 .LBB2_13: ; %Flow51 s_or_b32 exec_lo, exec_lo, s9 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) s_and_not1_b32 s3, s3, exec_lo s_and_b32 s4, s4, exec_lo s_or_b32 s3, s3, s4 .LBB2_14: ; %Flow50 s_or_b32 exec_lo, exec_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) s_and_not1_b32 s2, s2, exec_lo s_and_b32 s3, s3, exec_lo s_or_b32 s2, s2, s3 .LBB2_15: ; %Flow49 s_or_b32 exec_lo, exec_lo, s7 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) s_and_not1_b32 s3, vcc_lo, exec_lo s_and_b32 s2, s2, exec_lo s_or_b32 vcc_lo, s3, s2 .LBB2_16: ; %Flow48 s_or_b32 exec_lo, exec_lo, s24 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) s_and_not1_b32 s2, s22, exec_lo s_and_b32 s3, vcc_lo, exec_lo s_or_b32 s22, s2, s3 .LBB2_17: ; %Flow s_or_b32 exec_lo, exec_lo, s23 s_delay_alu instid0(VALU_DEP_2) | instid1(SALU_CYCLE_1) s_and_b32 exec_lo, exec_lo, s22 s_cbranch_execz .LBB2_19 ; %bb.18: s_load_b64 s[0:1], s[0:1], 0x50 v_mov_b32_e32 v0, 0 s_waitcnt lgkmcnt(0) global_store_b32 v0, v0, s[0:1] .LBB2_19: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z4TestP8Triangle9TrianglesPi .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 344 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 8 .amdhsa_next_free_sgpr 25 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end2: .size _Z4TestP8Triangle9TrianglesPi, .Lfunc_end2-_Z4TestP8Triangle9TrianglesPi ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 880 ; NumSgprs: 27 ; NumVgprs: 8 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 3 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 27 ; NumVGPRsForWavesPerEU: 8 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: hidden_block_count_x - .offset: 12 .size: 4 .value_kind: hidden_block_count_y - .offset: 16 .size: 4 .value_kind: hidden_block_count_z - .offset: 20 .size: 2 .value_kind: hidden_group_size_x - .offset: 22 .size: 2 .value_kind: hidden_group_size_y - .offset: 24 .size: 2 .value_kind: hidden_group_size_z - .offset: 26 .size: 2 .value_kind: hidden_remainder_x - .offset: 28 .size: 2 .value_kind: hidden_remainder_y - .offset: 30 .size: 2 .value_kind: hidden_remainder_z - .offset: 48 .size: 8 .value_kind: hidden_global_offset_x - .offset: 56 .size: 8 .value_kind: hidden_global_offset_y - .offset: 64 .size: 8 .value_kind: hidden_global_offset_z - .offset: 72 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 264 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z12setTrianglesP8Triangle .private_segment_fixed_size: 0 .sgpr_count: 16 .sgpr_spill_count: 0 .symbol: _Z12setTrianglesP8Triangle.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 12 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .offset: 0 .size: 72 .value_kind: by_value - .offset: 72 .size: 4 .value_kind: hidden_block_count_x - .offset: 76 .size: 4 .value_kind: hidden_block_count_y - .offset: 80 .size: 4 .value_kind: hidden_block_count_z - .offset: 84 .size: 2 .value_kind: hidden_group_size_x - .offset: 86 .size: 2 .value_kind: hidden_group_size_y - .offset: 88 .size: 2 .value_kind: hidden_group_size_z - .offset: 90 .size: 2 .value_kind: hidden_remainder_x - .offset: 92 .size: 2 .value_kind: hidden_remainder_y - .offset: 94 .size: 2 .value_kind: hidden_remainder_z - .offset: 112 .size: 8 .value_kind: hidden_global_offset_x - .offset: 120 .size: 8 .value_kind: hidden_global_offset_y - .offset: 128 .size: 8 .value_kind: hidden_global_offset_z - .offset: 136 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 328 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z13setTriangles29Triangles .private_segment_fixed_size: 0 .sgpr_count: 22 .sgpr_spill_count: 0 .symbol: _Z13setTriangles29Triangles.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 12 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 72 .value_kind: by_value - .address_space: global .offset: 80 .size: 8 .value_kind: global_buffer - .offset: 88 .size: 4 .value_kind: hidden_block_count_x - .offset: 92 .size: 4 .value_kind: hidden_block_count_y - .offset: 96 .size: 4 .value_kind: hidden_block_count_z - .offset: 100 .size: 2 .value_kind: hidden_group_size_x - .offset: 102 .size: 2 .value_kind: hidden_group_size_y - .offset: 104 .size: 2 .value_kind: hidden_group_size_z - .offset: 106 .size: 2 .value_kind: hidden_remainder_x - .offset: 108 .size: 2 .value_kind: hidden_remainder_y - .offset: 110 .size: 2 .value_kind: hidden_remainder_z - .offset: 128 .size: 8 .value_kind: hidden_global_offset_x - .offset: 136 .size: 8 .value_kind: hidden_global_offset_y - .offset: 144 .size: 8 .value_kind: hidden_global_offset_z - .offset: 152 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 344 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z4TestP8Triangle9TrianglesPi .private_segment_fixed_size: 0 .sgpr_count: 27 .sgpr_spill_count: 0 .symbol: _Z4TestP8Triangle9TrianglesPi.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 8 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
7dcbe9f0b34fa01ddc976e7ea72d7b1703fe933c
#include<stdio.h> __global__ void helloWorld() { printf("Hello World! My threadId is %d\n", threadIdx.x); } int main() { helloWorld<<<1, 256>>>(); cudaDeviceSynchronize(); return 0; }
.file "tmpxft_002f1f61_00000000-6_exercise_1.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z29__device_stub__Z10helloWorldvv .type _Z29__device_stub__Z10helloWorldvv, @function _Z29__device_stub__Z10helloWorldvv: .LFB2052: .cfi_startproc endbr64 subq $88, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 72(%rsp) movabsq $4294967297, %rax leaq 8(%rsp), %rcx movq %rsp, %rdx leaq 28(%rsp), %rsi leaq 16(%rsp), %rdi movl $1, 24(%rsp) movl $1, 36(%rsp) movq %rax, 16(%rsp) movq %rax, 28(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 8(%rsp) .cfi_def_cfa_offset 104 leaq _Z10helloWorldv(%rip), %rdi pushq 8(%rsp) .cfi_def_cfa_offset 112 movq 44(%rsp), %rcx movl 52(%rsp), %r8d movq 32(%rsp), %rsi movl 40(%rsp), %edx leaq 80(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 104 popq %rdx .cfi_def_cfa_offset 96 .L2: movq 72(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $88, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z29__device_stub__Z10helloWorldvv, .-_Z29__device_stub__Z10helloWorldvv .globl _Z10helloWorldv .type _Z10helloWorldv, @function _Z10helloWorldv: .LFB2053: .cfi_startproc endbr64 jmp _Z29__device_stub__Z10helloWorldvv .cfi_endproc .LFE2053: .size _Z10helloWorldv, .-_Z10helloWorldv .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 movl $16777217, %edx subq $40, %rsp .cfi_def_cfa_offset 48 xorl %r9d, %r9d xorl %r8d, %r8d salq $8, %rdx movl $1, %ecx movl $1, %esi movabsq $4294967297, %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L9 call _Z29__device_stub__Z10helloWorldvv .L9: call cudaDeviceSynchronize@PLT xorl %eax, %eax addq $40, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z10helloWorldv" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z10helloWorldv(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z10helloWorldv .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fc800078e00ff */ /*0010*/ S2R R8, SR_TID.X ; /* 0x0000000000087919 */ /* 0x000e220000002100 */ /*0020*/ IADD3 R1, R1, -0x8, RZ ; /* 0xfffffff801017810 */ /* 0x000fe20007ffe0ff */ /*0030*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x8] ; /* 0x01000200ff047624 */ /* 0x000fe200078e00ff */ /*0040*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*0050*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0xc] ; /* 0x01000300ff057624 */ /* 0x000fe200078e00ff */ /*0060*/ IADD3 R6, P0, R1, c[0x0][0x20], RZ ; /* 0x0000080001067a10 */ /* 0x000fe40007f1e0ff */ /*0070*/ LDC.64 R2, c[0x4][R0] ; /* 0x0100000000027b82 */ /* 0x0002a60000000a00 */ /*0080*/ IMAD.X R7, RZ, RZ, c[0x0][0x24], P0 ; /* 0x00000900ff077624 */ /* 0x000fe200000e06ff */ /*0090*/ STL [R1], R8 ; /* 0x0000000801007387 */ /* 0x0013e80000100800 */ /*00a0*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x002fc60000000000 */ /*00b0*/ MOV R11, 0x120 ; /* 0x00000120000b7802 */ /* 0x000fe40000000f00 */ /*00c0*/ MOV R20, 0xa0 ; /* 0x000000a000147802 */ /* 0x000fc40000000f00 */ /*00d0*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*00e0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*00f0*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*0100*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*0110*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x004fea0003c00000 */ /*0120*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0130*/ BRA 0x130; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include<stdio.h> __global__ void helloWorld() { printf("Hello World! My threadId is %d\n", threadIdx.x); } int main() { helloWorld<<<1, 256>>>(); hipDeviceSynchronize(); return 0; }
.text .file "exercise_1.hip" .globl _Z25__device_stub__helloWorldv # -- Begin function _Z25__device_stub__helloWorldv .type _Z25__device_stub__helloWorldv,@function _Z25__device_stub__helloWorldv: # @_Z25__device_stub__helloWorldv .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $56, %rsp .cfi_def_cfa_offset 96 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rbx leaq 24(%rsp), %r14 leaq 16(%rsp), %r15 leaq 8(%rsp), %r12 movq %rbx, %rdi movq %r14, %rsi movq %r15, %rdx movq %r12, %rcx callq __hipPopCallConfiguration movq (%rbx), %rsi movl 8(%rbx), %edx movq (%r14), %rcx movl 8(%r14), %r8d movq %rsp, %r9 movl $_Z10helloWorldv, %edi pushq (%r12) .cfi_adjust_cfa_offset 8 pushq (%r15) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $72, %rsp .cfi_adjust_cfa_offset -72 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z25__device_stub__helloWorldv, .Lfunc_end0-_Z25__device_stub__helloWorldv .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rax .cfi_def_cfa_offset 16 movabsq $4294967297, %rdi # imm = 0x100000001 leaq 255(%rdi), %rdx movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_2 # %bb.1: callq _Z25__device_stub__helloWorldv .LBB1_2: callq hipDeviceSynchronize xorl %eax, %eax popq %rcx .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z10helloWorldv, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z10helloWorldv,@object # @_Z10helloWorldv .section .rodata,"a",@progbits .globl _Z10helloWorldv .p2align 3, 0x0 _Z10helloWorldv: .quad _Z25__device_stub__helloWorldv .size _Z10helloWorldv, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z10helloWorldv" .size .L__unnamed_1, 16 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z25__device_stub__helloWorldv .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z10helloWorldv .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z10helloWorldv ; -- Begin function _Z10helloWorldv .globl _Z10helloWorldv .p2align 8 .type _Z10helloWorldv,@function _Z10helloWorldv: ; @_Z10helloWorldv ; %bb.0: s_load_b64 s[2:3], s[0:1], 0x50 v_mbcnt_lo_u32_b32 v31, -1, 0 v_mov_b32_e32 v7, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v5, v31 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v5 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_6 ; %bb.1: v_mov_b32_e32 v1, 0 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[9:10], v1, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[2:3], v1, s[2:3] offset:40 global_load_b64 v[6:7], v1, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v2, v2, v9 v_and_b32_e32 v3, v3, v10 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v3, v3, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, v7, v3, vcc_lo global_load_b64 v[7:8], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[7:8], v1, v[7:10], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[7:8], v[9:10] s_cbranch_execz .LBB0_5 ; %bb.2: ; %.preheader3.i.i.i.preheader s_mov_b32 s5, 0 .LBB0_3: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[2:3], v1, s[2:3] offset:40 global_load_b64 v[11:12], v1, s[2:3] v_dual_mov_b32 v10, v8 :: v_dual_mov_b32 v9, v7 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v2, v9 v_and_b32_e32 v8, v3, v10 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[6:7], null, v2, 24, v[11:12] v_mov_b32_e32 v2, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[3:4], null, v8, 24, v[2:3] v_mov_b32_e32 v7, v3 global_load_b64 v[7:8], v[6:7], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[7:8], v1, v[7:10], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[9:10] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_3 ; %bb.4: ; %Flow315 s_or_b32 exec_lo, exec_lo, s5 .LBB0_5: ; %Flow317 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_6: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v6, 0 v_readfirstlane_b32 s4, v7 v_readfirstlane_b32 s5, v8 s_mov_b32 s10, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[9:10], v6, s[2:3] offset:40 global_load_b128 v[1:4], v6, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v9 v_readfirstlane_b32 s7, v10 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_8 ; %bb.7: v_dual_mov_b32 v7, s10 :: v_dual_mov_b32 v8, v6 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v11, vcc_lo, v1, s9 v_add_co_ci_u32_e32 v12, vcc_lo, s10, v2, vcc_lo v_dual_mov_b32 v9, 2 :: v_dual_mov_b32 v10, 1 global_store_b128 v[11:12], v[7:10], off offset:8 .LBB0_8: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[7:8], 6, v[5:6] s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v3, s6 v_add_co_ci_u32_e32 v4, vcc_lo, s7, v4, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v9, vcc_lo, v3, v7 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_add_co_ci_u32_e32 v10, vcc_lo, v4, v8, vcc_lo v_dual_mov_b32 v5, 33 :: v_dual_mov_b32 v8, v6 v_mov_b32_e32 v7, v6 v_dual_mov_b32 v11, s12 :: v_dual_mov_b32 v14, s15 v_dual_mov_b32 v12, s13 :: v_dual_mov_b32 v13, s14 s_clause 0x3 global_store_b128 v[9:10], v[5:8], off global_store_b128 v[9:10], v[11:14], off offset:16 global_store_b128 v[9:10], v[11:14], off offset:32 global_store_b128 v[9:10], v[11:14], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_16 ; %bb.9: v_mov_b32_e32 v11, 0 s_mov_b32 s7, exec_lo s_clause 0x1 global_load_b64 v[14:15], v11, s[2:3] offset:32 glc global_load_b64 v[3:4], v11, s[2:3] offset:40 v_dual_mov_b32 v12, s4 :: v_dual_mov_b32 v13, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v4, s5, v4 v_and_b32_e32 v3, s4, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v4, v4, 24 v_mul_hi_u32 v5, v3, 24 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v4, v5, v4 v_add_co_u32 v7, vcc_lo, v1, v3 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v8, vcc_lo, v2, v4, vcc_lo global_store_b64 v[7:8], v[14:15], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v11, v[12:15], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[5:6], v[14:15] s_cbranch_execz .LBB0_12 ; %bb.10: ; %.preheader1.i.i.i.preheader s_mov_b32 s10, 0 .LBB0_11: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v3, s4 :: v_dual_mov_b32 v4, s5 s_sleep 1 global_store_b64 v[7:8], v[5:6], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[3:4], v11, v[3:6], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[3:4], v[5:6] v_dual_mov_b32 v6, v4 :: v_dual_mov_b32 v5, v3 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_11 .LBB0_12: ; %Flow313 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v6, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v5, s10, 0 global_load_b64 v[3:4], v6, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v5 s_cbranch_execz .LBB0_14 ; %bb.13: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v5, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[3:4], v[5:6], off offset:8 .LBB0_14: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[5:6], v[3:4], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[5:6] s_cbranch_vccnz .LBB0_16 ; %bb.15: global_load_b32 v3, v[3:4], off offset:24 v_mov_b32_e32 v4, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v3 s_waitcnt_vscnt null, 0x0 global_store_b64 v[5:6], v[3:4], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_16: ; %Flow314 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v1, vcc_lo, v1, s9 v_add_co_ci_u32_e32 v2, vcc_lo, s8, v2, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, v1, 20 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v2, vcc_lo .LBB0_17: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v3, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_19 ; %bb.18: ; in Loop: Header=BB0_17 Depth=1 global_load_b32 v3, v[1:2], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v3, 1, v3 .LBB0_19: ; in Loop: Header=BB0_17 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v3 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_21 ; %bb.20: ; in Loop: Header=BB0_17 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_22 .LBB0_21: ; in Loop: Header=BB0_17 Depth=1 s_mov_b32 s1, -1 .LBB0_22: ; %Flow308 ; in Loop: Header=BB0_17 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_17 ; %bb.23: global_load_b64 v[1:2], v[9:10], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_27 ; %bb.24: v_mov_b32_e32 v9, 0 s_clause 0x2 global_load_b64 v[5:6], v9, s[2:3] offset:40 global_load_b64 v[10:11], v9, s[2:3] offset:24 glc global_load_b64 v[7:8], v9, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v12, vcc_lo, v5, 1 v_add_co_ci_u32_e32 v13, vcc_lo, 0, v6, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v12, s4 v_add_co_ci_u32_e32 v4, vcc_lo, s5, v13, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[3:4] v_dual_cndmask_b32 v4, v4, v13 :: v_dual_cndmask_b32 v3, v3, v12 v_and_b32_e32 v6, v4, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v5, v3, v5 v_mul_lo_u32 v6, v6, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v12, v5, 24 v_mul_lo_u32 v5, v5, 24 v_add_nc_u32_e32 v6, v12, v6 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v7, vcc_lo, v7, v5 v_mov_b32_e32 v5, v10 v_add_co_ci_u32_e32 v8, vcc_lo, v8, v6, vcc_lo v_mov_b32_e32 v6, v11 global_store_b64 v[7:8], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v9, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[5:6], v[10:11] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_27 ; %bb.25: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB0_26: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[7:8], v[5:6], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v9, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[10:11], v[5:6] v_dual_mov_b32 v5, v10 :: v_dual_mov_b32 v6, v11 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_26 .LBB0_27: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[4:5] s_add_u32 s4, s4, .str@rel32@lo+4 s_addc_u32 s5, s5, .str@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_lg_u64 s[4:5], 0 s_cbranch_scc0 .LBB0_113 ; %bb.28: s_waitcnt vmcnt(0) v_dual_mov_b32 v7, 2 :: v_dual_and_b32 v32, 2, v1 v_dual_mov_b32 v30, 0 :: v_dual_and_b32 v3, -3, v1 v_mov_b32_e32 v4, v2 v_mov_b32_e32 v8, 1 s_mov_b64 s[6:7], 32 .LBB0_29: ; =>This Loop Header: Depth=1 ; Child Loop BB0_32 Depth 2 ; Child Loop BB0_39 Depth 2 ; Child Loop BB0_47 Depth 2 ; Child Loop BB0_55 Depth 2 ; Child Loop BB0_63 Depth 2 ; Child Loop BB0_71 Depth 2 ; Child Loop BB0_79 Depth 2 ; Child Loop BB0_87 Depth 2 ; Child Loop BB0_95 Depth 2 ; Child Loop BB0_101 Depth 2 ; Child Loop BB0_110 Depth 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u64_e64 s0, s[6:7], 56 ; implicit-def: $vgpr11_vgpr12 ; implicit-def: $sgpr15 s_and_b32 s0, s0, exec_lo s_cselect_b32 s8, s6, 56 s_cselect_b32 s9, s7, 0 s_cmp_gt_u32 s8, 7 s_mov_b32 s0, -1 s_cbranch_scc1 .LBB0_34 ; %bb.30: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v11, 0 v_mov_b32_e32 v12, 0 s_cmp_eq_u32 s8, 0 s_cbranch_scc1 .LBB0_33 ; %bb.31: ; %.preheader31.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_lshl_b64 s[0:1], s[8:9], 3 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], s[4:5] .LBB0_32: ; %.preheader31.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v5, v30, s[12:13] s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v5 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[5:6], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_add_u32 s12, s12, 1 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s0, s10 v_or_b32_e32 v11, v5, v11 v_or_b32_e32 v12, v6, v12 s_cbranch_scc1 .LBB0_32 .LBB0_33: ; %Flow284 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s0, 0 s_mov_b32 s15, 0 .LBB0_34: ; %Flow286 ; in Loop: Header=BB0_29 Depth=1 s_and_not1_b32 vcc_lo, exec_lo, s0 s_mov_b64 s[0:1], s[4:5] s_cbranch_vccnz .LBB0_36 ; %bb.35: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[11:12], v30, s[4:5] s_add_i32 s15, s8, -8 s_add_u32 s0, s4, 8 s_addc_u32 s1, s5, 0 .LBB0_36: ; %.loopexit32.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_41 ; %bb.37: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v13, 0 v_mov_b32_e32 v14, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_40 ; %bb.38: ; %.preheader29.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_39: ; %.preheader29.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v5, v30, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[5:6], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v13, v5, v13 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v14, v6, v14 s_cbranch_scc1 .LBB0_39 .LBB0_40: ; %Flow279 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_42 .LBB0_41: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr13_vgpr14 ; implicit-def: $sgpr14 .LBB0_42: ; %Flow281 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_44 ; %bb.43: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[13:14], v30, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_44: ; %.loopexit30.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_49 ; %bb.45: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v15, 0 v_mov_b32_e32 v16, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_48 ; %bb.46: ; %.preheader27.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_47: ; %.preheader27.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v5, v30, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[5:6], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s14, s12 v_or_b32_e32 v15, v5, v15 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v16, v6, v16 s_cbranch_scc1 .LBB0_47 .LBB0_48: ; %Flow274 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s15, 0 s_branch .LBB0_50 .LBB0_49: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $sgpr15 .LBB0_50: ; %Flow276 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_52 ; %bb.51: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[15:16], v30, s[0:1] s_add_i32 s15, s14, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_52: ; %.loopexit28.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_57 ; %bb.53: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v17, 0 v_mov_b32_e32 v18, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_56 ; %bb.54: ; %.preheader25.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_55: ; %.preheader25.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v5, v30, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[5:6], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v17, v5, v17 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v18, v6, v18 s_cbranch_scc1 .LBB0_55 .LBB0_56: ; %Flow269 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_58 .LBB0_57: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr17_vgpr18 ; implicit-def: $sgpr14 .LBB0_58: ; %Flow271 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_60 ; %bb.59: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[17:18], v30, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_60: ; %.loopexit26.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_65 ; %bb.61: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v19, 0 v_mov_b32_e32 v20, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_64 ; %bb.62: ; %.preheader23.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_63: ; %.preheader23.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v5, v30, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[5:6], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s14, s12 v_or_b32_e32 v19, v5, v19 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v20, v6, v20 s_cbranch_scc1 .LBB0_63 .LBB0_64: ; %Flow264 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s15, 0 s_branch .LBB0_66 .LBB0_65: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $sgpr15 .LBB0_66: ; %Flow266 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_68 ; %bb.67: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[19:20], v30, s[0:1] s_add_i32 s15, s14, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_68: ; %.loopexit24.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_73 ; %bb.69: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v21, 0 v_mov_b32_e32 v22, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_72 ; %bb.70: ; %.preheader21.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_71: ; %.preheader21.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v5, v30, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[5:6], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v21, v5, v21 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v22, v6, v22 s_cbranch_scc1 .LBB0_71 .LBB0_72: ; %Flow259 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_74 .LBB0_73: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr21_vgpr22 ; implicit-def: $sgpr14 .LBB0_74: ; %Flow261 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_76 ; %bb.75: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[21:22], v30, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_76: ; %.loopexit22.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_81 ; %bb.77: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v23, 0 v_mov_b32_e32 v24, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_80 ; %bb.78: ; %.preheader.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], s[0:1] .LBB0_79: ; %.preheader.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v5, v30, s[12:13] s_add_i32 s14, s14, -1 s_waitcnt vmcnt(0) v_and_b32_e32 v29, 0xffff, v5 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[5:6], s10, v[29:30] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_add_u32 s12, s12, 1 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s14, 0 v_or_b32_e32 v23, v5, v23 v_or_b32_e32 v24, v6, v24 s_cbranch_scc1 .LBB0_79 .LBB0_80: ; %Flow254 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_branch .LBB0_82 .LBB0_81: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 .LBB0_82: ; %Flow256 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_84 ; %bb.83: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[23:24], v30, s[0:1] .LBB0_84: ; %.loopexit.i ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v29, v31 s_waitcnt vmcnt(0) v_mov_b32_e32 v5, 0 v_mov_b32_e32 v6, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v29 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v29 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_90 ; %bb.85: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[27:28], v30, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[5:6], v30, s[2:3] offset:40 global_load_b64 v[9:10], v30, s[2:3] s_mov_b32 s10, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v6, v6, v28 v_and_b32_e32 v5, v5, v27 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v6, v6, 24 v_mul_hi_u32 v25, v5, 24 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v6, v25, v6 s_waitcnt vmcnt(0) v_add_co_u32 v5, vcc_lo, v9, v5 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v6, vcc_lo, v10, v6, vcc_lo global_load_b64 v[25:26], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[5:6], v30, v[25:28], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[5:6], v[27:28] s_cbranch_execz .LBB0_89 ; %bb.86: ; %.preheader3.i.i19.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s11, 0 .LBB0_87: ; %.preheader3.i.i19.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 s_clause 0x1 global_load_b64 v[9:10], v30, s[2:3] offset:40 global_load_b64 v[25:26], v30, s[2:3] v_dual_mov_b32 v28, v6 :: v_dual_mov_b32 v27, v5 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v9, v9, v27 s_waitcnt vmcnt(0) v_mad_u64_u32 v[5:6], null, v9, 24, v[25:26] v_and_b32_e32 v25, v10, v28 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v25, 24, v[6:7] v_mov_b32_e32 v6, v9 global_load_b64 v[25:26], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[5:6], v30, v[25:28], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[5:6], v[27:28] s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_87 ; %bb.88: ; %Flow249 ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s11 .LBB0_89: ; %Flow251 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s10 .LBB0_90: ; %.loopexit4.i.i14.i ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_clause 0x1 global_load_b64 v[9:10], v30, s[2:3] offset:40 global_load_b128 v[25:28], v30, s[2:3] v_readfirstlane_b32 s10, v5 v_readfirstlane_b32 s11, v6 s_mov_b32 s16, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s12, v9 v_readfirstlane_b32 s13, v10 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[12:13], s[10:11], s[12:13] s_mul_i32 s1, s13, 24 s_mul_hi_u32 s14, s12, 24 s_mul_i32 s15, s12, 24 s_and_saveexec_b32 s17, s0 s_cbranch_execz .LBB0_92 ; %bb.91: ; in Loop: Header=BB0_29 Depth=1 v_dual_mov_b32 v5, s16 :: v_dual_mov_b32 v6, v30 s_add_i32 s16, s14, s1 s_waitcnt vmcnt(0) v_add_co_u32 v9, vcc_lo, v25, s15 v_add_co_ci_u32_e32 v10, vcc_lo, s16, v26, vcc_lo global_store_b128 v[9:10], v[5:8], off offset:8 .LBB0_92: ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s17 v_cmp_gt_u64_e64 vcc_lo, s[6:7], 56 v_or_b32_e32 v5, 0, v4 v_or_b32_e32 v6, v3, v32 s_lshl_b64 s[12:13], s[12:13], 12 s_lshl_b32 s16, s8, 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_add_i32 s16, s16, 28 v_dual_cndmask_b32 v10, v5, v4 :: v_dual_cndmask_b32 v5, v6, v3 v_lshlrev_b64 v[3:4], 6, v[29:30] s_waitcnt vmcnt(0) v_add_co_u32 v6, vcc_lo, v27, s12 v_add_co_ci_u32_e32 v28, vcc_lo, s13, v28, vcc_lo s_and_b32 s16, s16, 0x1e0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v27, vcc_lo, v6, v3 v_and_or_b32 v9, 0xffffff1f, v5, s16 v_add_co_ci_u32_e32 v28, vcc_lo, v28, v4, vcc_lo s_clause 0x3 global_store_b128 v[27:28], v[9:12], off global_store_b128 v[27:28], v[13:16], off offset:16 global_store_b128 v[27:28], v[17:20], off offset:32 global_store_b128 v[27:28], v[21:24], off offset:48 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_100 ; %bb.93: ; in Loop: Header=BB0_29 Depth=1 s_clause 0x1 global_load_b64 v[13:14], v30, s[2:3] offset:32 glc global_load_b64 v[3:4], v30, s[2:3] offset:40 v_dual_mov_b32 v11, s10 :: v_dual_mov_b32 v12, s11 s_waitcnt vmcnt(0) v_readfirstlane_b32 s16, v3 v_readfirstlane_b32 s17, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[16:17], s[16:17], s[10:11] s_mul_i32 s13, s17, 24 s_mul_hi_u32 s17, s16, 24 s_mul_i32 s16, s16, 24 s_add_i32 s17, s17, s13 v_add_co_u32 v9, vcc_lo, v25, s16 v_add_co_ci_u32_e32 v10, vcc_lo, s17, v26, vcc_lo s_mov_b32 s13, exec_lo global_store_b64 v[9:10], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v30, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[5:6], v[13:14] s_cbranch_execz .LBB0_96 ; %bb.94: ; %.preheader1.i.i17.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s16, 0 .LBB0_95: ; %.preheader1.i.i17.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 v_dual_mov_b32 v3, s10 :: v_dual_mov_b32 v4, s11 s_sleep 1 global_store_b64 v[9:10], v[5:6], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[3:4], v30, v[3:6], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[3:4], v[5:6] v_dual_mov_b32 v6, v4 :: v_dual_mov_b32 v5, v3 s_or_b32 s16, vcc_lo, s16 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s16 s_cbranch_execnz .LBB0_95 .LBB0_96: ; %Flow247 ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s13 global_load_b64 v[3:4], v30, s[2:3] offset:16 s_mov_b32 s16, exec_lo s_mov_b32 s13, exec_lo v_mbcnt_lo_u32_b32 v5, s16, 0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v5 s_cbranch_execz .LBB0_98 ; %bb.97: ; in Loop: Header=BB0_29 Depth=1 s_bcnt1_i32_b32 s16, s16 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v29, s16 s_waitcnt vmcnt(0) global_atomic_add_u64 v[3:4], v[29:30], off offset:8 .LBB0_98: ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s13 s_waitcnt vmcnt(0) global_load_b64 v[5:6], v[3:4], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[5:6] s_cbranch_vccnz .LBB0_100 ; %bb.99: ; in Loop: Header=BB0_29 Depth=1 global_load_b32 v29, v[3:4], off offset:24 s_waitcnt vmcnt(0) v_readfirstlane_b32 s13, v29 s_waitcnt_vscnt null, 0x0 global_store_b64 v[5:6], v[29:30], off s_and_b32 m0, s13, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_100: ; %Flow248 ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s12 s_add_i32 s14, s14, s1 v_add_co_u32 v3, vcc_lo, v25, s15 v_add_co_ci_u32_e32 v4, vcc_lo, s14, v26, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v3, 20 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v4, vcc_lo .LBB0_101: ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 v_mov_b32_e32 v5, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_103 ; %bb.102: ; in Loop: Header=BB0_101 Depth=2 global_load_b32 v5, v[3:4], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v5, 1, v5 .LBB0_103: ; in Loop: Header=BB0_101 Depth=2 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v5 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_105 ; %bb.104: ; in Loop: Header=BB0_101 Depth=2 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_106 .LBB0_105: ; in Loop: Header=BB0_101 Depth=2 s_mov_b32 s1, -1 .LBB0_106: ; %Flow242 ; in Loop: Header=BB0_101 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_101 ; %bb.107: ; in Loop: Header=BB0_29 Depth=1 global_load_b128 v[3:6], v[27:28], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_111 ; %bb.108: ; in Loop: Header=BB0_29 Depth=1 s_clause 0x2 global_load_b64 v[5:6], v30, s[2:3] offset:40 global_load_b64 v[13:14], v30, s[2:3] offset:24 glc global_load_b64 v[11:12], v30, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v15, vcc_lo, v5, 1 v_add_co_ci_u32_e32 v16, vcc_lo, 0, v6, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v9, vcc_lo, v15, s10 v_add_co_ci_u32_e32 v10, vcc_lo, s11, v16, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[9:10] v_dual_cndmask_b32 v10, v10, v16 :: v_dual_cndmask_b32 v9, v9, v15 v_and_b32_e32 v6, v10, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_and_b32_e32 v5, v9, v5 v_mul_hi_u32 v15, v5, 24 v_mul_lo_u32 v5, v5, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v5, vcc_lo, v11, v5 v_mov_b32_e32 v11, v13 v_mul_lo_u32 v6, v6, 24 v_add_nc_u32_e32 v6, v15, v6 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v6, vcc_lo, v12, v6, vcc_lo v_mov_b32_e32 v12, v14 global_store_b64 v[5:6], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[11:12], v30, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[11:12], v[13:14] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_111 ; %bb.109: ; %.preheader.i.i16.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s0, 0 .LBB0_110: ; %.preheader.i.i16.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_store_b64 v[5:6], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[13:14], v30, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[13:14], v[11:12] v_dual_mov_b32 v11, v13 :: v_dual_mov_b32 v12, v14 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_110 .LBB0_111: ; %__ockl_hostcall_preview.exit20.i ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_sub_u32 s6, s6, s8 s_subb_u32 s7, s7, s9 s_add_u32 s4, s4, s8 s_addc_u32 s5, s5, s9 s_cmp_lg_u64 s[6:7], 0 s_cbranch_scc1 .LBB0_29 ; %bb.112: ; %Flow287 s_mov_b32 s0, 0 s_branch .LBB0_114 .LBB0_113: s_mov_b32 s0, -1 ; implicit-def: $vgpr3_vgpr4 .LBB0_114: ; %Flow302 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s0 s_cbranch_vccz .LBB0_143 ; %bb.115: s_waitcnt vmcnt(0) v_mov_b32_e32 v3, v31 v_mov_b32_e32 v9, 0 v_mov_b32_e32 v10, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v3 v_cmp_eq_u32_e64 s0, s0, v3 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_121 ; %bb.116: v_mov_b32_e32 v4, 0 s_mov_b32 s4, exec_lo global_load_b64 v[7:8], v4, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[5:6], v4, s[2:3] offset:40 global_load_b64 v[9:10], v4, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v5, v5, v7 v_and_b32_e32 v6, v6, v8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v5, 24 v_mul_lo_u32 v6, v6, 24 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v6, v11, v6 s_waitcnt vmcnt(0) v_add_co_u32 v5, vcc_lo, v9, v5 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v6, vcc_lo, v10, v6, vcc_lo global_load_b64 v[5:6], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[9:10], v4, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[9:10], v[7:8] s_cbranch_execz .LBB0_120 ; %bb.117: ; %.preheader3.i.i.i6.preheader s_mov_b32 s5, 0 .LBB0_118: ; %.preheader3.i.i.i6 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[5:6], v4, s[2:3] offset:40 global_load_b64 v[11:12], v4, s[2:3] v_dual_mov_b32 v7, v9 :: v_dual_mov_b32 v8, v10 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v5, v5, v7 v_and_b32_e32 v6, v6, v8 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[11:12] v_mov_b32_e32 v5, v10 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[10:11], null, v6, 24, v[5:6] global_load_b64 v[5:6], v[9:10], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[9:10], v4, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[7:8] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_118 ; %bb.119: ; %Flow299 s_or_b32 exec_lo, exec_lo, s5 .LBB0_120: ; %Flow301 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_121: ; %.loopexit4.i.i.i1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v4, 0 v_readfirstlane_b32 s4, v9 v_readfirstlane_b32 s5, v10 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[11:12], v4, s[2:3] offset:40 global_load_b128 v[5:8], v4, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v11 v_readfirstlane_b32 s7, v12 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_123 ; %bb.122: v_dual_mov_b32 v9, s10 :: v_dual_mov_b32 v10, v4 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v13, vcc_lo, v5, s9 v_add_co_ci_u32_e32 v14, vcc_lo, s10, v6, vcc_lo v_dual_mov_b32 v11, 2 :: v_dual_mov_b32 v12, 1 global_store_b128 v[13:14], v[9:12], off offset:8 .LBB0_123: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[9:10], 6, v[3:4] s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v7, s6 v_add_co_ci_u32_e32 v8, vcc_lo, s7, v8, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v7, vcc_lo, v3, v9 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v1, 0xffffff1f, v1, 32 v_add_co_ci_u32_e32 v8, vcc_lo, v8, v10, vcc_lo v_mov_b32_e32 v3, v4 v_dual_mov_b32 v9, s12 :: v_dual_mov_b32 v12, s15 v_dual_mov_b32 v10, s13 :: v_dual_mov_b32 v11, s14 s_clause 0x3 global_store_b128 v[7:8], v[1:4], off global_store_b128 v[7:8], v[9:12], off offset:16 global_store_b128 v[7:8], v[9:12], off offset:32 global_store_b128 v[7:8], v[9:12], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_131 ; %bb.124: v_dual_mov_b32 v11, 0 :: v_dual_mov_b32 v12, s4 v_mov_b32_e32 v13, s5 s_clause 0x1 global_load_b64 v[14:15], v11, s[2:3] offset:32 glc global_load_b64 v[1:2], v11, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v1 v_readfirstlane_b32 s11, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v9, vcc_lo, v5, s10 v_add_co_ci_u32_e32 v10, vcc_lo, s11, v6, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[9:10], v[14:15], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[3:4], v11, v[12:15], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[3:4], v[14:15] s_cbranch_execz .LBB0_127 ; %bb.125: ; %.preheader1.i.i.i4.preheader s_mov_b32 s10, 0 .LBB0_126: ; %.preheader1.i.i.i4 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v1, s4 :: v_dual_mov_b32 v2, s5 s_sleep 1 global_store_b64 v[9:10], v[3:4], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[1:2], v11, v[1:4], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[1:2], v[3:4] v_dual_mov_b32 v4, v2 :: v_dual_mov_b32 v3, v1 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_126 .LBB0_127: ; %Flow297 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v4, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v3, s10, 0 global_load_b64 v[1:2], v4, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v3 s_cbranch_execz .LBB0_129 ; %bb.128: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v3, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[1:2], v[3:4], off offset:8 .LBB0_129: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[3:4], v[1:2], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[3:4] s_cbranch_vccnz .LBB0_131 ; %bb.130: global_load_b32 v1, v[1:2], off offset:24 v_mov_b32_e32 v2, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v1 s_waitcnt_vscnt null, 0x0 global_store_b64 v[3:4], v[1:2], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_131: ; %Flow298 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v1, vcc_lo, v5, s9 v_add_co_ci_u32_e32 v2, vcc_lo, s8, v6, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, v1, 20 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v2, vcc_lo .LBB0_132: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v3, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_134 ; %bb.133: ; in Loop: Header=BB0_132 Depth=1 global_load_b32 v3, v[1:2], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v3, 1, v3 .LBB0_134: ; in Loop: Header=BB0_132 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v3 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_136 ; %bb.135: ; in Loop: Header=BB0_132 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_137 .LBB0_136: ; in Loop: Header=BB0_132 Depth=1 s_mov_b32 s1, -1 .LBB0_137: ; %Flow292 ; in Loop: Header=BB0_132 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_132 ; %bb.138: global_load_b128 v[3:6], v[7:8], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_142 ; %bb.139: v_mov_b32_e32 v9, 0 s_clause 0x2 global_load_b64 v[1:2], v9, s[2:3] offset:40 global_load_b64 v[10:11], v9, s[2:3] offset:24 glc global_load_b64 v[7:8], v9, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v12, vcc_lo, v1, 1 v_add_co_ci_u32_e32 v13, vcc_lo, 0, v2, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v5, vcc_lo, v12, s4 v_add_co_ci_u32_e32 v6, vcc_lo, s5, v13, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[5:6] v_dual_cndmask_b32 v6, v6, v13 :: v_dual_cndmask_b32 v5, v5, v12 v_and_b32_e32 v2, v6, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v5, v1 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v12, v1, 24 v_mul_lo_u32 v1, v1, 24 v_add_nc_u32_e32 v2, v12, v2 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v1, vcc_lo, v7, v1 v_mov_b32_e32 v7, v10 v_add_co_ci_u32_e32 v2, vcc_lo, v8, v2, vcc_lo v_mov_b32_e32 v8, v11 global_store_b64 v[1:2], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v9, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[7:8], v[10:11] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_142 ; %bb.140: ; %.preheader.i.i.i3.preheader s_mov_b32 s0, 0 .LBB0_141: ; %.preheader.i.i.i3 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[1:2], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v9, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[10:11], v[7:8] v_dual_mov_b32 v7, v10 :: v_dual_mov_b32 v8, v11 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_141 .LBB0_142: ; %__ockl_hostcall_preview.exit.i s_or_b32 exec_lo, exec_lo, s1 .LBB0_143: ; %__ockl_printf_append_string_n.exit s_waitcnt vmcnt(0) v_mov_b32_e32 v5, v31 v_mov_b32_e32 v1, 0 v_mov_b32_e32 v2, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v5 v_cmp_eq_u32_e64 s0, s0, v5 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_149 ; %bb.144: v_mov_b32_e32 v6, 0 s_mov_b32 s4, exec_lo global_load_b64 v[9:10], v6, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v6, s[2:3] offset:40 global_load_b64 v[7:8], v6, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v9 v_and_b32_e32 v2, v2, v10 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v11, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v7, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v8, v2, vcc_lo global_load_b64 v[7:8], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[1:2], v6, v[7:10], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[1:2], v[9:10] s_cbranch_execz .LBB0_148 ; %bb.145: ; %.preheader3.i.i.i13.preheader s_mov_b32 s5, 0 .LBB0_146: ; %.preheader3.i.i.i13 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[7:8], v6, s[2:3] offset:40 global_load_b64 v[11:12], v6, s[2:3] v_dual_mov_b32 v10, v2 :: v_dual_mov_b32 v9, v1 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v7, v7, v9 s_waitcnt vmcnt(0) v_mad_u64_u32 v[1:2], null, v7, 24, v[11:12] v_and_b32_e32 v11, v8, v10 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[7:8], null, v11, 24, v[2:3] v_mov_b32_e32 v2, v7 global_load_b64 v[7:8], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[1:2], v6, v[7:10], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[1:2], v[9:10] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_146 ; %bb.147: ; %Flow235 s_or_b32 exec_lo, exec_lo, s5 .LBB0_148: ; %Flow237 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_149: ; %.loopexit4.i.i.i7 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v6, 0 v_readfirstlane_b32 s4, v1 v_readfirstlane_b32 s5, v2 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[11:12], v6, s[2:3] offset:40 global_load_b128 v[7:10], v6, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v11 v_readfirstlane_b32 s7, v12 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_151 ; %bb.150: v_dual_mov_b32 v11, s10 :: v_dual_mov_b32 v12, v6 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v7, s9 v_add_co_ci_u32_e32 v2, vcc_lo, s10, v8, vcc_lo v_dual_mov_b32 v13, 2 :: v_dual_mov_b32 v14, 1 global_store_b128 v[1:2], v[11:14], off offset:8 .LBB0_151: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[1:2], 6, v[5:6] s_waitcnt vmcnt(0) v_add_co_u32 v5, vcc_lo, v9, s6 v_add_co_ci_u32_e32 v9, vcc_lo, s7, v10, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, v5, v1 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v3, 0xffffff1d, v3, 34 v_add_co_ci_u32_e32 v2, vcc_lo, v9, v2, vcc_lo v_mov_b32_e32 v5, v0 v_dual_mov_b32 v9, s12 :: v_dual_mov_b32 v12, s15 v_dual_mov_b32 v10, s13 :: v_dual_mov_b32 v11, s14 s_clause 0x3 global_store_b128 v[1:2], v[3:6], off global_store_b128 v[1:2], v[9:12], off offset:16 global_store_b128 v[1:2], v[9:12], off offset:32 global_store_b128 v[1:2], v[9:12], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_159 ; %bb.152: v_dual_mov_b32 v6, 0 :: v_dual_mov_b32 v9, s4 v_mov_b32_e32 v10, s5 s_clause 0x1 global_load_b64 v[11:12], v6, s[2:3] offset:32 glc global_load_b64 v[0:1], v6, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v0 v_readfirstlane_b32 s11, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v4, vcc_lo, v7, s10 v_add_co_ci_u32_e32 v5, vcc_lo, s11, v8, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[4:5], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[9:12], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[11:12] s_cbranch_execz .LBB0_155 ; %bb.153: ; %.preheader1.i.i.i11.preheader s_mov_b32 s10, 0 .LBB0_154: ; %.preheader1.i.i.i11 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v6, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_154 .LBB0_155: ; %Flow233 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v3, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v2, s10, 0 global_load_b64 v[0:1], v3, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_157 ; %bb.156: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB0_157: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_159 ; %bb.158: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_159: ; %Flow234 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v7, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v8, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_160: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_162 ; %bb.161: ; in Loop: Header=BB0_160 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_162: ; in Loop: Header=BB0_160 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_164 ; %bb.163: ; in Loop: Header=BB0_160 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_165 .LBB0_164: ; in Loop: Header=BB0_160 Depth=1 s_mov_b32 s1, -1 .LBB0_165: ; %Flow228 ; in Loop: Header=BB0_160 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_160 ; %bb.166: s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_170 ; %bb.167: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[2:3] offset:40 global_load_b64 v[7:8], v6, s[2:3] offset:24 glc global_load_b64 v[4:5], v6, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s4 v_add_co_ci_u32_e32 v1, vcc_lo, s5, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_170 ; %bb.168: ; %.preheader.i.i.i10.preheader s_mov_b32 s0, 0 .LBB0_169: ; %.preheader.i.i.i10 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_169 .LBB0_170: ; %__ockl_printf_append_args.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z10helloWorldv .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 256 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 33 .amdhsa_next_free_sgpr 18 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z10helloWorldv, .Lfunc_end0-_Z10helloWorldv ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 6672 ; NumSgprs: 20 ; NumVgprs: 33 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 4 ; NumSGPRsForWavesPerEU: 20 ; NumVGPRsForWavesPerEU: 33 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type .str,@object ; @.str .section .rodata.str1.1,"aMS",@progbits,1 .str: .asciz "Hello World! My threadId is %d\n" .size .str, 32 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 4 .value_kind: hidden_block_count_x - .offset: 4 .size: 4 .value_kind: hidden_block_count_y - .offset: 8 .size: 4 .value_kind: hidden_block_count_z - .offset: 12 .size: 2 .value_kind: hidden_group_size_x - .offset: 14 .size: 2 .value_kind: hidden_group_size_y - .offset: 16 .size: 2 .value_kind: hidden_group_size_z - .offset: 18 .size: 2 .value_kind: hidden_remainder_x - .offset: 20 .size: 2 .value_kind: hidden_remainder_y - .offset: 22 .size: 2 .value_kind: hidden_remainder_z - .offset: 40 .size: 8 .value_kind: hidden_global_offset_x - .offset: 48 .size: 8 .value_kind: hidden_global_offset_y - .offset: 56 .size: 8 .value_kind: hidden_global_offset_z - .offset: 64 .size: 2 .value_kind: hidden_grid_dims - .offset: 80 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 256 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z10helloWorldv .private_segment_fixed_size: 0 .sgpr_count: 20 .sgpr_spill_count: 0 .symbol: _Z10helloWorldv.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 33 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
145b8220cd729c501c88839fb317838b974706a4
#include <stdio.h> #include <cuda_runtime.h> #include <stdlib.h> #include <iostream> #include <time.h> #include <thread> #include <vector> using namespace std; #define DSIZE 20000000 #define BSIZE 512 void initData(int data[]){ for(int i=0; i<DSIZE; i++){ data[i] = rand()%10; } } /* use shared memory to do reduciton multiple threads access shared mem no dymamic thread number */ /* __global__ void sumGPU(int dataGPU[], int* result){ //tid: current id of a thread int tid = blockIdx.x * blockDim.x + threadIdx.x; __shared__ int res[BSIZE]; //shared memory inside a block res[threadIdx.x] = 0; for(int i= tid ; i < DSIZE; i+= gridDim.x*blockDim.x) { res[threadIdx.x] += dataGPU[i]*dataGPU[i]; } __syncthreads(); //for loop unroll __shared__ int res1[32]; //shared memory inside a block if(threadIdx.x < 32){ res1[threadIdx.x]=0; //shared memory inside a block for(int i=threadIdx.x; i<BSIZE; i += 32){ res1[threadIdx.x] += res[i]; } //__syncthreads(); } if(threadIdx.x ==0){ //one thread only for(int i=0; i<32; i++){ result[blockIdx.x] += res1[i]; } } } */ /* use dynamic num of threads to do reduction */ __global__ void sumGPU(int dataGPU[], int* result){ //tid: current id of a thread int tid = blockIdx.x * blockDim.x + threadIdx.x; __shared__ int res[BSIZE]; //shared memory inside a block res[threadIdx.x] = 0; for(int i= tid ; i < DSIZE; i+= gridDim.x*blockDim.x) { res[threadIdx.x] += dataGPU[i]*dataGPU[i]; } __syncthreads(); int thread_num = BSIZE/2; while(threadIdx.x<thread_num){ res[threadIdx.x] += res[threadIdx.x+thread_num]; __syncthreads(); thread_num = thread_num/2; } result[blockIdx.x] = res[0]; } //one thread int sumCPU(int data[]){ clock_t start, end; start= clock(); int sum=0; for(int i=0; i<DSIZE; i++){ sum += data[i]*data[i]; } end=clock(); cout<<"CPU running time(ms):"<<(double)(end-start)*1000.0f/CLOCKS_PER_SEC<<endl; cout<<"CPU one-thread result:"<<sum<<endl; return sum; } /////////////////////// main program //////////////// int main(){ //cuda_init(); int* data = new int[DSIZE]; initData(data); cout<<"\n******** CPU ***********"<<endl; sumCPU(data); /////// GPU job ////////// cout<<"\n******** GPU ***********"<<endl; dim3 blocksize(512); dim3 gridsize(16); cout<<"block size:"<<blocksize.x<<endl; cout<<"grid size:"<<gridsize.x<<endl; clock_t start, end; start= clock(); //int dataGPU[DSIZE]; //this is wrong, cpu will allocate memory from stack int* dataGPU; int result_size = gridsize.x; int* result; cudaMalloc((void**)&dataGPU,sizeof(int)*DSIZE); cudaMalloc((void**)&result, sizeof(int)*result_size); cudaMemcpy(dataGPU,data,sizeof(int)*DSIZE,cudaMemcpyHostToDevice); sumGPU<<<gridsize, blocksize>>>(dataGPU,result); int psum [result_size]; for(int i=0; i<result_size; i++){psum[i]=0;} cudaMemcpy(psum,result,sizeof(int)*result_size,cudaMemcpyDeviceToHost); int sum=0; for(int i=0; i<result_size; i++){ sum += psum[i]; } cout<<"GPU result:"<<sum<<endl; end=clock(); cout<<"GPU running time(ms):"<<(double)(end-start)*1000.0f/CLOCKS_PER_SEC<<endl; }
.file "tmpxft_00371aed_00000000-6_sum3.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB4213: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE4213: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .align 2 .type _ZNSolsEPFRSoS_E.isra.0, @function _ZNSolsEPFRSoS_E.isra.0: .LFB4917: .cfi_startproc jmp *%rsi .cfi_endproc .LFE4917: .size _ZNSolsEPFRSoS_E.isra.0, .-_ZNSolsEPFRSoS_E.isra.0 .globl _Z8initDataPi .type _Z8initDataPi, @function _Z8initDataPi: .LFB4208: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 movl $10, %r12d pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 movq %rdi, %rbp pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 xorl %ebx, %ebx .L4: call rand@PLT cltd idivl %r12d movl %edx, 0(%rbp,%rbx,4) incq %rbx cmpq $20000000, %rbx jne .L4 popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE4208: .size _Z8initDataPi, .-_Z8initDataPi .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "CPU running time(ms):" .LC3: .string "CPU one-thread result:" .text .globl _Z6sumCPUPi .type _Z6sumCPUPi, @function _Z6sumCPUPi: .LFB4209: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 xorl %ebp, %ebp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movq %rdi, %rbx pushq %rcx .cfi_def_cfa_offset 48 call clock@PLT movq %rax, %r13 xorl %eax, %eax .L9: movl (%rbx,%rax,4), %edx incq %rax imull %edx, %edx addl %edx, %ebp cmpq $20000000, %rax jne .L9 call clock@PLT leaq _ZSt4cout(%rip), %r12 leaq .LC0(%rip), %rsi movq %r12, %rdi movq %rax, %rbx call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT subq %r13, %rbx cvtsi2sdq %rbx, %xmm0 mulsd .LC1(%rip), %xmm0 movq %rax, %rdi divsd .LC2(%rip), %xmm0 call _ZNSo9_M_insertIdEERSoT_@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E.isra.0 movq %r12, %rdi leaq .LC3(%rip), %rsi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl %ebp, %esi movq %rax, %rdi call _ZNSolsEi@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E.isra.0 popq %rdx .cfi_def_cfa_offset 40 movl %ebp, %eax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE4209: .size _Z6sumCPUPi, .-_Z6sumCPUPi .globl _Z27__device_stub__Z6sumGPUPiS_PiS_ .type _Z27__device_stub__Z6sumGPUPiS_PiS_, @function _Z27__device_stub__Z6sumGPUPiS_PiS_: .LFB4235: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movq %rsi, (%rsp) leaq 40(%rsp), %rdi leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L12 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z6sumGPUPiS_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L12: movq 104(%rsp), %rax subq %fs:40, %rax je .L14 call __stack_chk_fail@PLT .L14: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE4235: .size _Z27__device_stub__Z6sumGPUPiS_PiS_, .-_Z27__device_stub__Z6sumGPUPiS_PiS_ .globl _Z6sumGPUPiS_ .type _Z6sumGPUPiS_, @function _Z6sumGPUPiS_: .LFB4236: .cfi_startproc endbr64 jmp _Z27__device_stub__Z6sumGPUPiS_PiS_ .cfi_endproc .LFE4236: .size _Z6sumGPUPiS_, .-_Z6sumGPUPiS_ .section .rodata.str1.1 .LC4: .string "\n******** CPU ***********" .LC5: .string "\n******** GPU ***********" .LC6: .string "block size:" .LC7: .string "grid size:" .LC8: .string "GPU result:" .LC9: .string "GPU running time(ms):" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB4210: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 movl $80000000, %edi pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 leaq _ZSt4cout(%rip), %rbx subq $120, %rsp .cfi_def_cfa_offset 160 movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax call _Znam@PLT movq %rax, %rdi movq %rax, %rbp call _Z8initDataPi leaq .LC4(%rip), %rsi movq %rbx, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E.isra.0 movq %rbp, %rdi call _Z6sumCPUPi leaq .LC5(%rip), %rsi movq %rbx, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E.isra.0 leaq .LC6(%rip), %rsi movq %rbx, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl $512, %esi movq %rax, %rdi call _ZNSo9_M_insertImEERSoT_@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E.isra.0 leaq .LC7(%rip), %rsi movq %rbx, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl $16, %esi movq %rax, %rdi call _ZNSo9_M_insertImEERSoT_@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E.isra.0 call clock@PLT movq %rsp, %rdi movl $80000000, %esi movq %rax, %r12 call cudaMalloc@PLT leaq 8(%rsp), %rdi movl $64, %esi call cudaMalloc@PLT movq (%rsp), %rdi movl $1, %ecx movq %rbp, %rsi movl $80000000, %edx call cudaMemcpy@PLT movl $268435457, %edi xorl %r9d, %r9d xorl %r8d, %r8d movl $8388609, %edx salq $4, %rdi movl $1, %ecx movl $1, %esi salq $9, %rdx movq %rdi, 28(%rsp) movl $1, 36(%rsp) movq %rdx, 16(%rsp) movl $1, 24(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L18 movq 8(%rsp), %rsi movq (%rsp), %rdi call _Z27__device_stub__Z6sumGPUPiS_PiS_ .L18: leaq 40(%rsp), %rbp xorl %eax, %eax movq 8(%rsp), %rsi xorl %r13d, %r13d movl $16, %ecx movq %rbp, %rdi movl $64, %edx rep stosl movl $2, %ecx movq %rbp, %rdi call cudaMemcpy@PLT xorl %eax, %eax .L19: addl 0(%rbp,%rax,4), %r13d incq %rax cmpq $16, %rax jne .L19 leaq .LC8(%rip), %rsi movq %rbx, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl %r13d, %esi movq %rax, %rdi call _ZNSolsEi@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E.isra.0 call clock@PLT leaq .LC9(%rip), %rsi movq %rbx, %rdi movq %rax, %rbp call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT subq %r12, %rbp movq %rax, %rdi cvtsi2sdq %rbp, %xmm0 mulsd .LC1(%rip), %xmm0 divsd .LC2(%rip), %xmm0 call _ZNSo9_M_insertIdEERSoT_@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E.isra.0 movq 104(%rsp), %rax subq %fs:40, %rax je .L20 call __stack_chk_fail@PLT .L20: addq $120, %rsp .cfi_def_cfa_offset 40 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE4210: .size main, .-main .section .rodata.str1.1 .LC10: .string "_Z6sumGPUPiS_" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB4238: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC10(%rip), %rdx movq %rax, %rdi leaq _Z6sumGPUPiS_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE4238: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC1: .long 0 .long 1083129856 .align 8 .LC2: .long 0 .long 1093567616 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z6sumGPUPiS_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R7, SR_TID.X ; /* 0x0000000000077919 */ /* 0x000e220000002100 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0030*/ BSSY B0, 0x170 ; /* 0x0000013000007945 */ /* 0x000fe40003800000 */ /*0040*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */ /* 0x000e680000002500 */ /*0050*/ STS [R7.X4], RZ ; /* 0x000000ff07007388 */ /* 0x0011e20000004800 */ /*0060*/ SHF.L.U32 R4, R7, 0x2, RZ ; /* 0x0000000207047819 */ /* 0x000fe200000006ff */ /*0070*/ IMAD R0, R6, c[0x0][0x0], R7 ; /* 0x0000000006007a24 */ /* 0x002fca00078e0207 */ /*0080*/ ISETP.GT.AND P0, PT, R0, 0x1312cff, PT ; /* 0x01312cff0000780c */ /* 0x000fda0003f04270 */ /*0090*/ @P0 BRA 0x160 ; /* 0x000000c000000947 */ /* 0x000fea0003800000 */ /*00a0*/ BSSY B1, 0x150 ; /* 0x000000a000017945 */ /* 0x001fe20003800000 */ /*00b0*/ IMAD.MOV.U32 R5, RZ, RZ, RZ ; /* 0x000000ffff057224 */ /* 0x000fe400078e00ff */ /*00c0*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fca0000000f00 */ /*00d0*/ IMAD.WIDE R2, R0, R3, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fcc00078e0203 */ /*00e0*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea2000c1e1900 */ /*00f0*/ IMAD.MOV.U32 R9, RZ, RZ, c[0x0][0xc] ; /* 0x00000300ff097624 */ /* 0x000fc800078e00ff */ /*0100*/ IMAD R0, R9, c[0x0][0x0], R0 ; /* 0x0000000009007a24 */ /* 0x000fca00078e0200 */ /*0110*/ ISETP.GE.AND P0, PT, R0, 0x1312d00, PT ; /* 0x01312d000000780c */ /* 0x000fe20003f06270 */ /*0120*/ IMAD R5, R2, R2, R5 ; /* 0x0000000202057224 */ /* 0x004fd800078e0205 */ /*0130*/ @!P0 BRA 0xc0 ; /* 0xffffff8000008947 */ /* 0x000fea000383ffff */ /*0140*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0150*/ STS [R7.X4], R5 ; /* 0x0000000507007388 */ /* 0x0001e40000004800 */ /*0160*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x001fea0003800000 */ /*0170*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0180*/ ISETP.GT.U32.AND P0, PT, R7, 0xff, PT ; /* 0x000000ff0700780c */ /* 0x000fda0003f04070 */ /*0190*/ @P0 BRA 0x260 ; /* 0x000000c000000947 */ /* 0x000fea0003800000 */ /*01a0*/ MOV R3, 0x100 ; /* 0x0000010000037802 */ /* 0x000fca0000000f00 */ /*01b0*/ IMAD R2, R3.reuse, 0x4, R4 ; /* 0x0000000403027824 */ /* 0x040fe200078e0204 */ /*01c0*/ LDS R0, [R7.X4] ; /* 0x0000000007007984 */ /* 0x000fe20000004800 */ /*01d0*/ LEA.HI R3, R3, R3, RZ, 0x1 ; /* 0x0000000303037211 */ /* 0x000fe200078f08ff */ /*01e0*/ WARPSYNC 0xffffffff ; /* 0xffffffff00007948 */ /* 0x000fe40003800000 */ /*01f0*/ LDS R5, [R2] ; /* 0x0000000002057984 */ /* 0x000e220000000800 */ /*0200*/ SHF.R.S32.HI R3, RZ, 0x1, R3 ; /* 0x00000001ff037819 */ /* 0x000fc80000011403 */ /*0210*/ ISETP.GE.U32.AND P0, PT, R7, R3, PT ; /* 0x000000030700720c */ /* 0x000fe40003f06070 */ /*0220*/ IADD3 R0, R0, R5, RZ ; /* 0x0000000500007210 */ /* 0x001fca0007ffe0ff */ /*0230*/ STS [R7.X4], R0 ; /* 0x0000000007007388 */ /* 0x0001e80000004800 */ /*0240*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0250*/ @!P0 BRA 0x1b0 ; /* 0xffffff5000008947 */ /* 0x001fea000383ffff */ /*0260*/ LDS R5, [RZ] ; /* 0x00000000ff057984 */ /* 0x000e220000000800 */ /*0270*/ IMAD.MOV.U32 R3, RZ, RZ, 0x4 ; /* 0x00000004ff037424 */ /* 0x000fc800078e00ff */ /*0280*/ IMAD.WIDE.U32 R2, R6, R3, c[0x0][0x168] ; /* 0x00005a0006027625 */ /* 0x000fca00078e0003 */ /*0290*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*02a0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*02b0*/ BRA 0x2b0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0300*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0310*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0320*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0330*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0340*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0350*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0360*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0370*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <stdio.h> #include <hip/hip_runtime.h> #include <stdlib.h> #include <iostream> #include <time.h> #include <thread> #include <vector> using namespace std; #define DSIZE 20000000 #define BSIZE 512 void initData(int data[]){ for(int i=0; i<DSIZE; i++){ data[i] = rand()%10; } } /* use shared memory to do reduciton multiple threads access shared mem no dymamic thread number */ /* __global__ void sumGPU(int dataGPU[], int* result){ //tid: current id of a thread int tid = blockIdx.x * blockDim.x + threadIdx.x; __shared__ int res[BSIZE]; //shared memory inside a block res[threadIdx.x] = 0; for(int i= tid ; i < DSIZE; i+= gridDim.x*blockDim.x) { res[threadIdx.x] += dataGPU[i]*dataGPU[i]; } __syncthreads(); //for loop unroll __shared__ int res1[32]; //shared memory inside a block if(threadIdx.x < 32){ res1[threadIdx.x]=0; //shared memory inside a block for(int i=threadIdx.x; i<BSIZE; i += 32){ res1[threadIdx.x] += res[i]; } //__syncthreads(); } if(threadIdx.x ==0){ //one thread only for(int i=0; i<32; i++){ result[blockIdx.x] += res1[i]; } } } */ /* use dynamic num of threads to do reduction */ __global__ void sumGPU(int dataGPU[], int* result){ //tid: current id of a thread int tid = blockIdx.x * blockDim.x + threadIdx.x; __shared__ int res[BSIZE]; //shared memory inside a block res[threadIdx.x] = 0; for(int i= tid ; i < DSIZE; i+= gridDim.x*blockDim.x) { res[threadIdx.x] += dataGPU[i]*dataGPU[i]; } __syncthreads(); int thread_num = BSIZE/2; while(threadIdx.x<thread_num){ res[threadIdx.x] += res[threadIdx.x+thread_num]; __syncthreads(); thread_num = thread_num/2; } result[blockIdx.x] = res[0]; } //one thread int sumCPU(int data[]){ clock_t start, end; start= clock(); int sum=0; for(int i=0; i<DSIZE; i++){ sum += data[i]*data[i]; } end=clock(); cout<<"CPU running time(ms):"<<(double)(end-start)*1000.0f/CLOCKS_PER_SEC<<endl; cout<<"CPU one-thread result:"<<sum<<endl; return sum; } /////////////////////// main program //////////////// int main(){ //cuda_init(); int* data = new int[DSIZE]; initData(data); cout<<"\n******** CPU ***********"<<endl; sumCPU(data); /////// GPU job ////////// cout<<"\n******** GPU ***********"<<endl; dim3 blocksize(512); dim3 gridsize(16); cout<<"block size:"<<blocksize.x<<endl; cout<<"grid size:"<<gridsize.x<<endl; clock_t start, end; start= clock(); //int dataGPU[DSIZE]; //this is wrong, cpu will allocate memory from stack int* dataGPU; int result_size = gridsize.x; int* result; hipMalloc((void**)&dataGPU,sizeof(int)*DSIZE); hipMalloc((void**)&result, sizeof(int)*result_size); hipMemcpy(dataGPU,data,sizeof(int)*DSIZE,hipMemcpyHostToDevice); sumGPU<<<gridsize, blocksize>>>(dataGPU,result); int psum [result_size]; for(int i=0; i<result_size; i++){psum[i]=0;} hipMemcpy(psum,result,sizeof(int)*result_size,hipMemcpyDeviceToHost); int sum=0; for(int i=0; i<result_size; i++){ sum += psum[i]; } cout<<"GPU result:"<<sum<<endl; end=clock(); cout<<"GPU running time(ms):"<<(double)(end-start)*1000.0f/CLOCKS_PER_SEC<<endl; }
.text .file "sum3.hip" # Start of file scope inline assembly .globl _ZSt21ios_base_library_initv # End of file scope inline assembly .globl _Z8initDataPi # -- Begin function _Z8initDataPi .type _Z8initDataPi,@function _Z8initDataPi: # @_Z8initDataPi .cfi_startproc # %bb.0: pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 pushq %rax .cfi_def_cfa_offset 32 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 movq %rdi, %rbx xorl %r14d, %r14d .LBB0_1: # =>This Inner Loop Header: Depth=1 callq rand cltq imulq $1717986919, %rax, %rcx # imm = 0x66666667 movq %rcx, %rdx shrq $63, %rdx sarq $34, %rcx addl %edx, %ecx addl %ecx, %ecx leal (%rcx,%rcx,4), %ecx subl %ecx, %eax movl %eax, (%rbx,%r14,4) incq %r14 cmpq $20000000, %r14 # imm = 0x1312D00 jne .LBB0_1 # %bb.2: addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z8initDataPi, .Lfunc_end0-_Z8initDataPi .cfi_endproc # -- End function .globl _Z21__device_stub__sumGPUPiS_ # -- Begin function _Z21__device_stub__sumGPUPiS_ .type _Z21__device_stub__sumGPUPiS_,@function _Z21__device_stub__sumGPUPiS_: # @_Z21__device_stub__sumGPUPiS_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z6sumGPUPiS_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z21__device_stub__sumGPUPiS_, .Lfunc_end1-_Z21__device_stub__sumGPUPiS_ .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _Z6sumCPUPi .LCPI2_0: .quad 0x408f400000000000 # double 1000 .LCPI2_1: .quad 0x412e848000000000 # double 1.0E+6 .text .globl _Z6sumCPUPi .type _Z6sumCPUPi,@function _Z6sumCPUPi: # @_Z6sumCPUPi .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rdi, %r15 xorl %r12d, %r12d callq clock movq %rax, %r14 xorl %ebx, %ebx .LBB2_1: # =>This Inner Loop Header: Depth=1 movl (%r15,%r12,4), %eax imull %eax, %eax addl %eax, %ebx incq %r12 cmpq $20000000, %r12 # imm = 0x1312D00 jne .LBB2_1 # %bb.2: callq clock movq %rax, %r15 movl $_ZSt4cout, %edi movl $.L.str, %esi movl $21, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l subq %r14, %r15 cvtsi2sd %r15, %xmm0 mulsd .LCPI2_0(%rip), %xmm0 divsd .LCPI2_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %r14 movq (%rax), %rax movq -24(%rax), %rdi addq %r14, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %r14, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv movl $_ZSt4cout, %edi movl $.L.str.1, %esi movl $22, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl %ebx, %esi callq _ZNSolsEi movq %rax, %r14 movq (%rax), %rax movq -24(%rax), %rdi addq %r14, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %r14, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv movl %ebx, %eax addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size _Z6sumCPUPi, .Lfunc_end2-_Z6sumCPUPi .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function main .LCPI3_0: .quad 0x408f400000000000 # double 1000 .LCPI3_1: .quad 0x412e848000000000 # double 1.0E+6 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset %rbp, -16 movq %rsp, %rbp .cfi_def_cfa_register %rbp pushq %r15 pushq %r14 pushq %r12 pushq %rbx subq $16, %rsp .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 movl $80000000, %edi # imm = 0x4C4B400 callq _Znam movq %rax, %rbx xorl %r14d, %r14d .LBB3_1: # =>This Inner Loop Header: Depth=1 callq rand cltq imulq $1717986919, %rax, %rcx # imm = 0x66666667 movq %rcx, %rdx shrq $63, %rdx sarq $34, %rcx addl %edx, %ecx addl %ecx, %ecx leal (%rcx,%rcx,4), %ecx subl %ecx, %eax movl %eax, (%rbx,%r14,4) incq %r14 cmpq $20000000, %r14 # imm = 0x1312D00 jne .LBB3_1 # %bb.2: # %_Z8initDataPi.exit movl $_ZSt4cout, %r14d movl $_ZSt4cout, %edi movl $.L.str.2, %esi movl $25, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq _ZSt4cout(%rip), %rax movq -24(%rax), %rdi addq %r14, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movl $_ZSt4cout, %edi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv movq %rbx, %rdi callq _Z6sumCPUPi movl $_ZSt4cout, %edi movl $.L.str.3, %esi movl $25, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq _ZSt4cout(%rip), %rax movq -24(%rax), %rdi addq %r14, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movl $_ZSt4cout, %edi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv movl $_ZSt4cout, %edi movl $.L.str.4, %esi movl $11, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $512, %esi # imm = 0x200 callq _ZNSo9_M_insertImEERSoT_ movq %rax, %r14 movq (%rax), %rax movq -24(%rax), %rdi addq %r14, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %r14, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv movl $_ZSt4cout, %edi movl $.L.str.5, %esi movl $10, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $16, %esi callq _ZNSo9_M_insertImEERSoT_ movq %rax, %r14 movq (%rax), %rax movq -24(%rax), %rdi addq %r14, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %r14, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv callq clock movq %rax, %r14 leaq -48(%rbp), %r15 movl $80000000, %esi # imm = 0x4C4B400 movq %r15, %rdi callq hipMalloc leaq -40(%rbp), %rdi movl $64, %esi callq hipMalloc movq (%r15), %rdi movl $80000000, %edx # imm = 0x4C4B400 movq %rbx, %rsi movl $1, %ecx callq hipMemcpy movabsq $4294967312, %rdi # imm = 0x100000010 leaq 496(%rdi), %rdx xorl %ebx, %ebx movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB3_4 # %bb.3: movq -48(%rbp), %rdi movq -40(%rbp), %rsi callq _Z21__device_stub__sumGPUPiS_ .LBB3_4: movq %rsp, %r12 movq %rsp, %rax leaq -64(%rax), %r15 movq %r15, %rsp xorps %xmm0, %xmm0 movaps %xmm0, -16(%rax) movaps %xmm0, -32(%rax) movaps %xmm0, -48(%rax) movaps %xmm0, -64(%rax) movq -40(%rbp), %rsi movl $64, %edx movq %r15, %rdi movl $2, %ecx callq hipMemcpy xorl %eax, %eax .LBB3_5: # =>This Inner Loop Header: Depth=1 addl (%r15,%rax,4), %ebx incq %rax cmpq $16, %rax jne .LBB3_5 # %bb.6: movl $_ZSt4cout, %edi movl $.L.str.6, %esi movl $11, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl %ebx, %esi callq _ZNSolsEi movq %rax, %rbx movq (%rax), %rax movq -24(%rax), %rdi addq %rbx, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %rbx, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv callq clock movq %rax, %rbx movl $_ZSt4cout, %edi movl $.L.str.7, %esi movl $21, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l subq %r14, %rbx xorps %xmm0, %xmm0 cvtsi2sd %rbx, %xmm0 mulsd .LCPI3_0(%rip), %xmm0 divsd .LCPI3_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %rbx movq (%rax), %rax movq -24(%rax), %rdi addq %rbx, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %rbx, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv movq %r12, %rsp xorl %eax, %eax leaq -32(%rbp), %rsp popq %rbx popq %r12 popq %r14 popq %r15 popq %rbp .cfi_def_cfa %rsp, 8 retq .Lfunc_end3: .size main, .Lfunc_end3-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB4_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB4_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z6sumGPUPiS_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end4: .size __hip_module_ctor, .Lfunc_end4-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB5_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB5_2: retq .Lfunc_end5: .size __hip_module_dtor, .Lfunc_end5-__hip_module_dtor .cfi_endproc # -- End function .type _Z6sumGPUPiS_,@object # @_Z6sumGPUPiS_ .section .rodata,"a",@progbits .globl _Z6sumGPUPiS_ .p2align 3, 0x0 _Z6sumGPUPiS_: .quad _Z21__device_stub__sumGPUPiS_ .size _Z6sumGPUPiS_, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "CPU running time(ms):" .size .L.str, 22 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "CPU one-thread result:" .size .L.str.1, 23 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "\n******** CPU ***********" .size .L.str.2, 26 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "\n******** GPU ***********" .size .L.str.3, 26 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz "block size:" .size .L.str.4, 12 .type .L.str.5,@object # @.str.5 .L.str.5: .asciz "grid size:" .size .L.str.5, 11 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz "GPU result:" .size .L.str.6, 12 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz "GPU running time(ms):" .size .L.str.7, 22 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z6sumGPUPiS_" .size .L__unnamed_1, 14 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z21__device_stub__sumGPUPiS_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z6sumGPUPiS_ .addrsig_sym _ZSt4cout .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z6sumGPUPiS_ ; -- Begin function _Z6sumGPUPiS_ .globl _Z6sumGPUPiS_ .p2align 8 .type _Z6sumGPUPiS_,@function _Z6sumGPUPiS_: ; @_Z6sumGPUPiS_ ; %bb.0: s_clause 0x1 s_load_b32 s3, s[0:1], 0x1c s_load_b128 s[4:7], s[0:1], 0x0 s_add_u32 s0, s0, 16 s_mov_b32 s2, s15 s_addc_u32 s1, s1, 0 v_dual_mov_b32 v3, 0 :: v_dual_lshlrev_b32 v6, 2, v0 ds_store_b32 v6, v3 s_waitcnt lgkmcnt(0) s_and_b32 s8, s3, 0xffff s_mov_b32 s3, exec_lo v_mad_u64_u32 v[1:2], null, s2, s8, v[0:1] s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_i32_e32 0x1312d00, v1 s_cbranch_execz .LBB0_4 ; %bb.1: ; %.lr.ph s_load_b32 s1, s[0:1], 0x0 s_mov_b32 s0, 0 s_waitcnt lgkmcnt(0) s_mul_i32 s1, s1, s8 .LBB0_2: ; =>This Inner Loop Header: Depth=1 v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_lshlrev_b64 v[4:5], 2, v[1:2] v_add_nc_u32_e32 v1, s1, v1 v_add_co_u32 v4, vcc_lo, s4, v4 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_ci_u32_e32 v5, vcc_lo, s5, v5, vcc_lo v_cmp_lt_i32_e32 vcc_lo, 0x1312cff, v1 global_load_b32 v2, v[4:5], off s_or_b32 s0, vcc_lo, s0 s_waitcnt vmcnt(0) v_mad_u64_u32 v[4:5], null, v2, v2, v[3:4] s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v3, v4 s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_2 ; %bb.3: ; %._crit_edge s_or_b32 exec_lo, exec_lo, s0 ds_store_b32 v6, v4 .LBB0_4: ; %Flow24 s_or_b32 exec_lo, exec_lo, s3 s_movk_i32 s1, 0x100 s_mov_b32 s0, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 0x100, v0 s_cbranch_execz .LBB0_7 ; %bb.5: ; %.lr.ph16.preheader s_mov_b32 s3, 0 .LBB0_6: ; %.lr.ph16 ; =>This Inner Loop Header: Depth=1 v_lshl_add_u32 v1, s1, 2, v6 s_lshr_b32 s4, s1, 31 ds_load_b32 v1, v1 ds_load_b32 v2, v6 s_add_i32 s1, s1, s4 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_ashr_i32 s1, s1, 1 v_cmp_le_u32_e32 vcc_lo, s1, v0 s_or_b32 s3, vcc_lo, s3 s_waitcnt lgkmcnt(0) v_add_nc_u32_e32 v1, v2, v1 ds_store_b32 v6, v1 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB0_6 .LBB0_7: ; %Flow23 s_or_b32 exec_lo, exec_lo, s0 v_mov_b32_e32 v0, 0 s_mov_b32 s3, 0 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_lshl_b64 s[0:1], s[2:3], 2 s_add_u32 s0, s6, s0 ds_load_b32 v1, v0 s_addc_u32 s1, s7, s1 s_waitcnt lgkmcnt(0) global_store_b32 v0, v1, s[0:1] s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z6sumGPUPiS_ .amdhsa_group_segment_fixed_size 2048 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 7 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z6sumGPUPiS_, .Lfunc_end0-_Z6sumGPUPiS_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 396 ; NumSgprs: 18 ; NumVgprs: 7 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 2048 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 7 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 2048 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z6sumGPUPiS_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z6sumGPUPiS_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 7 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
5cae230be69976d4e7bd843d33d741fb81a4b057
#include<stdio.h> #include<stdio.h> #include<string.h> #include <stdlib.h> #include <stdarg.h> #include<time.h> #include <math.h> #define CHECK(call) \ { \ const cudaError_t error = call; \ if (error != cudaSuccess) \ { \ printf("Error: %s:%d, ", __FILE__, __LINE__); \ printf("code:%d, reason: %s\n", error, cudaGetErrorString(error)); \ exit(1); \ } \ } #define ITERATION_COUNT 300 #define BATCH_SIZE 32 #define BLOCK_X 32 #define BLOCK_Y 32 float learning_rate = 1.0e-4; #define INPUT_NODE_COUNT 32754 #define HIDDEN_LAYER_NODE_COUNT 128 #define OUTPUT_NODE_COUNT 32 // All vectors/matrices are stored as this structure in the memory... struct Vector2D { // Whole vector/matrix data is stored in one dimensional array... // All numbers are floating point numbers.... //This pointer points where the vector/matrix data lyies.... float * data; // Row number of the vector/matrix... int height; // Column number of the vector/matrix... int width; int size; }; // We are defining a type from this structure definition... typedef struct Vector2D Vector2D; float * device_matrix_location; Vector2D * CreateVector2D(float * data, int height, int width, bool fill = true, bool store = false) { // A new structure is allocated in GPU memory for matrix/vector... Vector2D * temp ; CHECK(cudaMalloc(&temp, sizeof(Vector2D))); float * temp2; CHECK(cudaMalloc(&temp2, sizeof(float)*height*width)); if(fill == true) CHECK(cudaMemcpy(temp2, data, sizeof(float)*height*width, cudaMemcpyHostToDevice)); CHECK(cudaMemcpy(&temp->data, &temp2, sizeof(float *), cudaMemcpyHostToDevice)); CHECK(cudaMemcpy(&temp->height, (void *)(&height), sizeof(int), cudaMemcpyHostToDevice)); CHECK(cudaMemcpy(&temp->width, (void *)(&width), sizeof(int), cudaMemcpyHostToDevice)); //temp->height = height; //temp->width = width; if(store == true) device_matrix_location = temp2; cudaDeviceSynchronize(); return temp; } __global__ void MatrixSubtract(Vector2D * __restrict__ result, Vector2D * __restrict__ vec1, Vector2D * __restrict__ vec2) { if((vec1->width != vec2->width) || (vec1->height != vec2->height)) { printf("\n\n**********Matrix Subtract diff dimension...."); return; } int tx = blockIdx.x*blockDim.x*4+ threadIdx.x; int ty = blockIdx.y*blockDim.y + threadIdx.y; int tid = ty*vec1->width+tx; if(tid ==0) { //printf("\nMatrixSubtractvec->width : %d vec->height : %d - x dim %d y dim %d\n", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if((blockDim.y*gridDim.y < vec1->height) || (blockDim.x*gridDim.x<vec1->width/4)) { printf("\nMatrixSubtract\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } if(tid +3*blockDim.x< vec1->width*vec1->height) { result->data[tid] = vec1->data[tid] - vec2->data[tid]; result->data[tid+blockDim.x] = vec1->data[tid+blockDim.x] - vec2->data[tid+blockDim.x]; result->data[tid+2*blockDim.x] = vec1->data[tid+2*blockDim.x] - vec2->data[tid+2*blockDim.x]; result->data[tid+3*blockDim.x] = vec1->data[tid+3*blockDim.x] - vec2->data[tid+3*blockDim.x]; } } #define TILE_WIDTH BLOCK_X #define TILE_HEIGHT BLOCK_Y __global__ void MatrixProductShared( Vector2D * __restrict__ result, Vector2D * __restrict__ m1, Vector2D * __restrict__ m2 )//float *A, float *B, float *C ) { { __shared__ float A_tile[TILE_HEIGHT][TILE_WIDTH]; __shared__ float B_tile[TILE_HEIGHT][TILE_WIDTH+1]; int numARows = m1->height, numAColumns= m1->width, numBRows = m2->height, numBColumns = m2->width, numCRows = result->height, numCColumns = m2->width; float * A = m1->data, * B = m2->data, * C = result->data; float sum = 0.0; // where am I? // tx for thread_x or tile_x int tx = threadIdx.x; int ty = threadIdx.y; // cx for top left corner of tile in C int cx = blockIdx.x * blockDim.x; int cy = blockIdx.y * blockDim.y; // Cx for cell coordinates in C int Cx = cx + tx; int Cy = cy + ty; int total_tiles = (numAColumns + TILE_WIDTH - 1) / TILE_WIDTH; for (int tile_idx = 0; tile_idx < total_tiles; tile_idx++) { // the corresponding tiles' top left corners are: // for A: row = blockIdx.y * blockDim.y, col = tile_idx * TILE_WIDTH // for B: row = tile_idx * TILE_WIDTH, col = blockIdx.x * blockDim.x // loading tiles int Ax = tile_idx * TILE_WIDTH + tx; int Ay = cy + ty; int Bx = cx + tx; int By = tile_idx * TILE_WIDTH + ty; if (Ax < numAColumns && Ay < numARows) { A_tile[ty][tx] = A[Ay * numAColumns + Ax]; } else { A_tile[ty][tx] = 0.0; } if (Bx < numBColumns && By < numBRows) { B_tile[ty][tx] = B[By * numBColumns + Bx]; } else { B_tile[ty][tx] = 0.0; } __syncthreads(); // multiplying tiles #pragma unroll 4 for (int i = 0; i < TILE_WIDTH; i++) { sum += A_tile[ty][i] * B_tile[i][tx]; } __syncthreads(); } // saving result (discarded if we're in the wrong thread) if (Cx < numCColumns && Cy < numCRows) { C[Cy * numCColumns + Cx] = sum; } } __global__ void TransposeVector2DShared(Vector2D * __restrict__ res, Vector2D * __restrict__ m1) { int thx = blockIdx.x*blockDim.x+ threadIdx.x; int thy = blockIdx.y*blockDim.y+threadIdx.y; int tid = thx + thy*m1->width; __shared__ float ordered_data[BLOCK_Y][BLOCK_X+1]; __shared__ float transposed_data[BLOCK_Y][BLOCK_X+1]; int j = threadIdx.x+blockDim.x*blockIdx.y; int k = threadIdx.y + blockDim.y*blockIdx.x; int target = j + res->width*k; if(tid < m1->width*m1->height) { //padded ordered_data[threadIdx.y][threadIdx.x] = m1->data[tid] ; } __syncthreads(); //transposed_data[thy+thx*m1->height] = ordered_data[tid] ; if(thx < m1->width && thy< m1->height) { transposed_data[threadIdx.x][threadIdx.y] = ordered_data[threadIdx.y][threadIdx.x]; } __syncthreads(); if(thx < m1->width && thy< m1->height) { res->data [target] = transposed_data[threadIdx.y][threadIdx.x] ; //printf("idy : %d - idx : %d - blockdim x : %d - blockDim y : %d - gridDim.x - %d - gridDim.y : %d\n", thy, thx, blockDim.x, blockDim.y, gridDim.x, gridDim.y); } if(tid ==0) { //printf("\nTransposeVector2Dvec->width : %d vec->height : %d - x dim %d y dim %d\n", m1->width, m1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if((blockDim.y*gridDim.y < m1->height) || (blockDim.x*gridDim.x<m1->width)) { printf("\nTransposeVector2D\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", m1->width, m1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } } __global__ void DisplayVector2D(Vector2D * vector) { printf("["); for(int h = 0; h < vector->height; h++) { printf("["); for( int w = 0; w < vector->width-1; w++) { printf("%f, ", vector->data[h*vector->width+w]); } printf("%f], \n", vector->data[h*vector->width+vector->width-1]); } printf("]\n"); printf("Row : %d - Width : %d \n\n", vector->height, vector->width); } __device__ float error_sum[BATCH_SIZE]; __global__ void Sum2D(Vector2D * __restrict__ vec) { int tid = threadIdx.y; int val = 0; int width = vec->width; #pragma unroll 4 for(int a = 0; a < width; a++) { val += vec->data[a+tid*width]; } error_sum[tid] = val; } __device__ int arg_max_result[BATCH_SIZE]; __global__ void ArgMax2D(Vector2D * __restrict__ vec1) { int tid = blockIdx.y*blockDim.y + threadIdx.y; if(tid ==0) { //printf("\nArgMax2Dvec->width : %d vec->height : %d - x dim %d y dim %d\n", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if(blockDim.y*gridDim.y < vec1->height) { printf("\nArgMax2D\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } if(tid < vec1->height) { float max = -100000; int max_index = 0; #pragma unroll 4 for(int a = 0; a < vec1->width;a++) { if(vec1->data[tid*vec1->width+a]>max) { max = vec1->data[tid*vec1->width+a]; max_index = a; } } arg_max_result[tid] = max_index; } } __global__ void Softmax(Vector2D * __restrict__ result, Vector2D * __restrict__ vec1) { int tid = blockIdx.y*blockDim.y + threadIdx.y; if(tid ==0) { //printf("\nSoftmaxvec->width : %d vec->height : %d - x dim %d y dim %d\n", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if(blockDim.y*gridDim.y < vec1->height) { printf("\nSoftmax\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } if(tid < vec1->height) { float toplam = 0; #pragma unroll 4 for(int a = 0; a < vec1->width;a++) { toplam += vec1->data[a+tid*vec1->width]; } for(int a = 0; a < vec1->width;a++) { result->data[a+tid*vec1->width] = vec1->data[a+tid*vec1->width]/toplam; } } } __global__ void PointerSet(Vector2D * f1, Vector2D * f2, int shift, int batch_size) { f1->width = f2->width; f1->height = batch_size; f1->data = f2->data + f2->width*shift; } float generate_uniform(float a, float b) { return rand() / (RAND_MAX + 1.0) * (b - a) + a; } Vector2D * CreateWeightMatrix(int input_count, int output_count) { float init_range = 0; Vector2D * temp = (Vector2D *)malloc(sizeof(Vector2D)); Vector2D * device_temp; CHECK(cudaMalloc(&device_temp, sizeof(Vector2D))); temp->height = input_count; //For bias... temp->width = output_count; temp->data = (float * )malloc(sizeof(float)*(input_count)*output_count); init_range = sqrt(2.0 / input_count); for(int a=0; a<(input_count)*output_count; a++) { temp->data[a] = generate_uniform(-init_range, init_range); } float * temp2; CHECK(cudaMalloc(&temp2, sizeof(float)*temp->height*temp->width)); CHECK(cudaMemcpy(temp2, temp->data, sizeof(float)*temp->height*temp->width, cudaMemcpyHostToDevice)); CHECK(cudaMemcpy(&device_temp->data, &temp2, sizeof(float *), cudaMemcpyHostToDevice)); CHECK(cudaMemcpy(&device_temp->height, &(temp->height), sizeof(int), cudaMemcpyHostToDevice)); CHECK(cudaMemcpy(&device_temp->width, &(temp->width), sizeof(int), cudaMemcpyHostToDevice)); return device_temp; } Vector2D * CreateVector2DCPU(float * data, int height, int width) { // A new structure is allocated in memory for matrix/vector... Vector2D * temp = (Vector2D *)malloc(sizeof(struct Vector2D)); temp->data = data; temp->height = height; temp->width = width; return temp; }; Vector2D * CreateOneHot(Vector2D * indexes, int vector_length) { Vector2D * one_hot_vector = (Vector2D*)malloc(sizeof(Vector2D)); one_hot_vector->height = indexes->height; one_hot_vector->width = vector_length; one_hot_vector->size = one_hot_vector->height; one_hot_vector->data = (float *)malloc(sizeof(float)*indexes->height*vector_length); memset(one_hot_vector->data, 0, sizeof(float)*indexes->height*vector_length); for(int i=0; i<one_hot_vector->height;i++) { one_hot_vector->data[i*vector_length+(int)indexes->data[i*indexes->width]] = 1.0; } return one_hot_vector; } void DisplayVector2DCPU(Vector2D * vector) { printf("["); for(int h = 0; h < vector->height; h++) { printf("["); for( int w = 0; w < vector->width-1; w++) { printf("%f, ", vector->data[h*vector->width+w]); } printf("%f], \n", vector->data[h*vector->width+vector->width-1]); } printf("\b\b\b]"); } __global__ void AddandSigmoid(Vector2D * __restrict__ result, Vector2D * __restrict__ vec1, Vector2D * __restrict__ vec2) { if((vec1->width != vec2->width) || (vec1->height != vec2->height)) { printf("\n\n**********Matrix add diff dimension...."); return; } int tx = blockIdx.x*blockDim.x*4+ threadIdx.x; int ty = blockIdx.y*blockDim.y + threadIdx.y; int tid = ty*vec1->width+tx; if(tid ==0) {//printf("\nMatrixAddvec->width : %d vec->height : %d - x dim %d y dim %d\n", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if((blockDim.y*gridDim.y < vec1->height) || (blockDim.x*gridDim.x<vec1->width/4)) { printf("\AddandSigmoid\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } if(tid + blockDim.x*3 < vec1->width*vec1->height) { result->data[tid] = 1.0/(1+exp(-(vec1->data[tid] + vec2->data[tid]))); result->data[tid+blockDim.x] = 1.0/(1+exp(-(vec1->data[tid+blockDim.x] + vec2->data[tid+blockDim.x]))); result->data[tid+2*blockDim.x] = 1.0/(1+exp(-(vec1->data[tid+2*blockDim.x] + vec2->data[tid+2*blockDim.x]))); result->data[tid+3*blockDim.x] = 1.0/(1+exp(-(vec1->data[tid+3*blockDim.x] + vec2->data[tid+3*blockDim.x]))); } } __global__ void AddandExponential(Vector2D * __restrict__ result, Vector2D * __restrict__ vec1, Vector2D * __restrict__ vec2) { if((vec1->width != vec2->width) || (vec1->height != vec2->height)) { printf("\n\n**********Matrix add diff dimension...."); return; } int tx = blockIdx.x*blockDim.x+ threadIdx.x; int ty = blockIdx.y*blockDim.y + threadIdx.y; int tid = ty*vec1->width+tx; if(tid ==0) {//printf("\nMatrixAddvec->width : %d vec->height : %d - x dim %d y dim %d\n", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if((blockDim.y*gridDim.y < vec1->height) || (blockDim.x*gridDim.x<vec1->width)) { printf("\AddandExponential\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } if(tid < vec1->width*vec1->height) { result->data[tid] = exp(vec1->data[tid] + vec2->data[tid]); } } //Combination of matrixpairwise-Scalarminus-matrixpairwise in backpropagte.... __global__ void LayerErrorCalculate(Vector2D * __restrict__ result, Vector2D * __restrict__ vec1, Vector2D * __restrict__ vec2) { if((vec1->width != vec2->width) || (vec1->height != vec2->height)) { printf("\n\n**********MatrixPairwiseProduct dimension...."); return; } int tx = blockIdx.x*blockDim.x*4+ threadIdx.x; int ty = blockIdx.y*blockDim.y + threadIdx.y; int tid = ty*vec1->width+tx; if(tid ==0) { //printf("\nMatrixPairwiseProductvec->width : %d vec->height : %d - x dim %d y dim %d\n", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if((blockDim.y*gridDim.y < vec1->height) || (blockDim.x*gridDim.x<vec1->width/4)) { printf("\nMatrixPairwiseProduct\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", vec1->width, vec2->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } if(tid + 3*blockDim.x< vec1->width*vec1->height) { result->data[tid] = vec1->data[tid] * vec2->data[tid]*(1-vec2->data[tid]) ; result->data[tid+blockDim.x] = vec1->data[tid+blockDim.x] * vec2->data[tid+blockDim.x]*(1-vec2->data[tid+blockDim.x]) ; result->data[tid+2*blockDim.x] = vec1->data[tid+2*blockDim.x] * vec2->data[tid+2*blockDim.x]*(1-vec2->data[tid+2*blockDim.x]) ; result->data[tid+3*blockDim.x] = vec1->data[tid+3*blockDim.x] * vec2->data[tid+3*blockDim.x]*(1-vec2->data[tid+3*blockDim.x]) ; } } __global__ void ApplyWeightChange(Vector2D * __restrict__ result, float learning_rate, Vector2D * __restrict__ source) { if((result->width != source->width) || (result->height != source->height)) { printf("\n\n**********ScalarMatrixProduct dimensionç...."); return; } int tx = blockIdx.x*blockDim.x*4+ threadIdx.x; int ty = blockIdx.y*blockDim.y + threadIdx.y; int tid = ty*source->width+tx; if(tid ==0) { //printf("\nScalarMatrixProductvec->width : %d vec->height : %d - x dim %d y dim %d\n", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if((blockDim.y*gridDim.y < source->height) || (blockDim.x*gridDim.x<source->width/4)) { printf("\nScalarMatrixProduct\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", source->width, source->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } if(tid +3*blockDim.x< source->width*source->height) { result->data[tid] += learning_rate*source->data[tid]; result->data[tid+blockDim.x] += learning_rate*source->data[tid+blockDim.x]; result->data[tid+2*blockDim.x] += learning_rate*source->data[tid+2*blockDim.x]; result->data[tid+3*blockDim.x] += learning_rate*source->data[tid+3*blockDim.x]; } } __global__ void Vector2DInfo(Vector2D * vec) { printf("\n\nWidth : %d - height : %d\n\n", vec->width, vec->height); } __global__ void calculateCrossEntropyLoss(Vector2D * __restrict__ result, Vector2D * __restrict__ vec1, Vector2D * __restrict__ vec2) { if((vec1->width != vec2->width) || (vec1->height != vec2->height)) { printf("\n\n**********MatrixPairwiseProduct dimension...."); return; } int tx = blockIdx.x*blockDim.x*4+ threadIdx.x; int ty = blockIdx.y*blockDim.y + threadIdx.y; int tid = ty*vec1->width+tx; if(tid ==0) { //printf("\nMatrixPairwiseProductvec->width : %d vec->height : %d - x dim %d y dim %d\n", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if((blockDim.y*gridDim.y < vec1->height) || (blockDim.x*gridDim.x<vec1->width/4)) { printf("\nMatrixPairwiseProduct\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", vec1->width, vec2->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } if(tid +3*blockDim.x< vec1->width*vec1->height) { result->data[tid] = vec1->data[tid] * log(vec2->data[tid]); result->data[tid+blockDim.x] = vec1->data[tid+blockDim.x] * log(vec2->data[tid+blockDim.x]); result->data[tid+2*blockDim.x] = vec1->data[tid+2*blockDim.x] * log(vec2->data[tid+2*blockDim.x]); result->data[tid+3*blockDim.x] = vec1->data[tid+3*blockDim.x] * log(vec2->data[tid+3*blockDim.x]); } } #define EMPTY printf("\n\n"); Vector2D * w1, * w2, * b1, * b2; Vector2D * output_1, * output_2; Vector2D * bias_result_1, * bias_result_2; Vector2D * ones, * ones_transpose; void FeedForward(Vector2D * device_input, int batch_size) { //input * w1 dim3 block(BLOCK_X, BLOCK_Y); dim3 grid((HIDDEN_LAYER_NODE_COUNT+block.x-1)/block.x, (batch_size+block.y-1)/block.y); MatrixProductShared<<<grid, block>>>(output_1, device_input, w1); cudaDeviceSynchronize(); //transpose ones * b1 MatrixProductShared<<<grid, block>>>(bias_result_1, ones_transpose, b1); cudaDeviceSynchronize(); int temp = grid.x ; grid.x /=4; if(grid.x == 0)grid.x = 1; AddandSigmoid<<<grid, block>>>(output_1, output_1, bias_result_1); cudaDeviceSynchronize(); grid.x =temp; /* //bias1 + input*w1 MatrixAdd<<<grid, block>>>(output_1, output_1, bias_result_1); cudaDeviceSynchronize(); // output of hidden layer... Sigmoid<<<grid, block>>>(output_1, output_1); cudaDeviceSynchronize(); */ //output of hidden layer * w2 grid.x = (OUTPUT_NODE_COUNT+block.x-1)/block.x; grid.y = (batch_size+block.y-1)/block.y; MatrixProductShared<<<grid, block>>>(output_2, output_1, w2); cudaDeviceSynchronize(); //transpose ones * b2 MatrixProductShared<<<grid, block>>>(bias_result_2, ones_transpose, b2); cudaDeviceSynchronize(); AddandExponential<<<grid, block>>>(output_2, output_2, bias_result_2); cudaDeviceSynchronize(); /* //bias2 + output of hidden layer * w2 - final output.... MatrixAdd<<<grid, block>>>(output_2, output_2, bias_result_2); cudaDeviceSynchronize(); Exponential<<<grid, block>>>(output_2, output_2); cudaDeviceSynchronize(); */ grid.x = 1; block.x = 1; Softmax<<<grid, block>>>(output_2, output_2); cudaDeviceSynchronize(); } Vector2D * layer_2_error, * layer_1_error; Vector2D * w1_update, * w2_update, * b1_update, * b2_update; Vector2D * output_1_transpose, * input_transpose; Vector2D * label_data; Vector2D * device_whole_label; Vector2D * device_whole_data; Vector2D * device_input; Vector2D * w2_transpose; Vector2D * scalar_minus; Vector2D * batch_data; Vector2D * batch_label; void BackPropagate(Vector2D * data, Vector2D * label, int batch_size) { FeedForward(data, batch_size); int temp; //Output error calculation dim3 block(BLOCK_X, BLOCK_Y); dim3 grid((OUTPUT_NODE_COUNT+block.x-1)/block.x, (batch_size+block.y-1)/block.y); temp = grid.x ; grid.x /= 4; if(grid.x ==0 )grid.x = 1; MatrixSubtract<<<grid, block>>>(layer_2_error, label, output_2); grid.x = temp; //output1 transpose dim3 grid2((HIDDEN_LAYER_NODE_COUNT+block.x-1)/block.x, (batch_size+block.y-1)/block.y); TransposeVector2DShared<<<grid2, block>>>(output_1_transpose, output_1); cudaDeviceSynchronize(); //W2 update... dim3 grid3((OUTPUT_NODE_COUNT+block.x-1)/block.x, (HIDDEN_LAYER_NODE_COUNT+block.y-1)/block.y); MatrixProductShared<<<grid3, block>>>(w2_update, output_1_transpose, layer_2_error); //b2 update dim3 grid4((OUTPUT_NODE_COUNT+block.x-1)/block.x, (1+block.y-1)/block.y); MatrixProductShared<<<grid4, block>>>(b2_update, ones, layer_2_error); //W2 transpose dim3 grid5((OUTPUT_NODE_COUNT+block.x-1)/block.x, (HIDDEN_LAYER_NODE_COUNT+block.y-1)/block.y); TransposeVector2DShared<<<grid5, block>>>(w2_transpose, w2); cudaDeviceSynchronize(); //Layer 1 error dim3 grid6((HIDDEN_LAYER_NODE_COUNT+block.x-1)/block.x, (batch_size+block.y-1)/block.y); MatrixProductShared<<<grid6, block>>>(layer_1_error, layer_2_error, w2_transpose); cudaDeviceSynchronize(); temp = grid.x; grid.x /=4; if(grid.x == 0)grid.x = 1; LayerErrorCalculate<<<grid6, block>>>(layer_1_error, layer_1_error, output_1); grid.x =temp; /* MatrixPairwiseProduct<<<grid6, block>>>(layer_1_error, layer_1_error, output_1); cudaDeviceSynchronize(); ScalarMinusVector2D<<<grid6, block>>>(scalar_minus, 1.0, output_1); cudaDeviceSynchronize(); MatrixPairwiseProduct<<<grid6, block>>>(layer_1_error, layer_1_error, scalar_minus); cudaDeviceSynchronize(); */ //Input transpose dim3 grid7((INPUT_NODE_COUNT+block.x-1)/block.x, (batch_size+block.y-1)/block.y); TransposeVector2DShared<<<grid7, block>>>(input_transpose, data); cudaDeviceSynchronize(); //w1 update.... dim3 grid8((HIDDEN_LAYER_NODE_COUNT+block.x-1)/block.x, (INPUT_NODE_COUNT+block.y-1)/block.y); MatrixProductShared<<<grid8, block>>>(w1_update, input_transpose, layer_1_error); //b1 update dim3 grid9((HIDDEN_LAYER_NODE_COUNT+block.x-1)/block.x, (1+block.y-1)/block.y); MatrixProductShared<<<grid9, block>>>(b1_update, ones, layer_1_error); cudaDeviceSynchronize(); //Burası //w2_update * learning rate dim3 grid10((OUTPUT_NODE_COUNT+block.x-1)/block.x, (HIDDEN_LAYER_NODE_COUNT+block.y-1)/block.y); temp = grid10.x ; grid10.x /= 4; if(grid10.x ==0)grid10.x = 1; ApplyWeightChange<<<grid10, block>>>(w2, learning_rate, w2_update); grid10.x = temp; /*ScalarMatrixProduct<<<grid10, block>>>(w2_update, learning_rate, w2_update); cudaDeviceSynchronize(); //Apply w2 update MatrixAdd<<<grid10, block>>>(w2, w2, w2_update); cudaDeviceSynchronize(); */ //b2_update * learning_rate dim3 grid11((OUTPUT_NODE_COUNT+block.x-1)/block.x, (1+block.y-1)/block.y); temp = grid11.x ; grid11.x /= 4; if(grid11.x == 0) grid11.x = 1; ApplyWeightChange<<<grid11, block>>>(b2, learning_rate, b2_update); grid11.x = temp; /*ScalarMatrixProduct<<<grid11, block>>>(b2_update, learning_rate, b2_update); cudaDeviceSynchronize(); //Apply b2 update MatrixAdd<<<grid11, block>>>(b2, b2, b2_update); cudaDeviceSynchronize(); */ //w1_update * leraning_rate dim3 grid12((HIDDEN_LAYER_NODE_COUNT+block.x-1)/block.x, (INPUT_NODE_COUNT+block.y-1)/block.y); temp = grid12.x; grid12.x /= 4; if(grid12.x == 0)grid12.x = 1; ApplyWeightChange<<<grid12, block>>>(w1, learning_rate, w1_update); /* ScalarMatrixProduct<<<grid12, block>>>(w1_update, learning_rate, w1_update); cudaDeviceSynchronize(); //Apply w1 update MatrixAdd<<<grid12, block>>>(w1, w1, w1_update); cudaDeviceSynchronize(); */ dim3 grid13((HIDDEN_LAYER_NODE_COUNT+block.x-1)/block.x, (1+block.y-1)/block.y); temp = grid13.x; grid13.x /= 4; if(grid13.x == 0)grid13.x = 1; ApplyWeightChange<<<grid13, block>>>(b1, learning_rate, b1_update); /* ScalarMatrixProduct<<<grid13, block>>>(b1_update, learning_rate, b1_update); cudaDeviceSynchronize(); //Apply b1 update MatrixAdd<<<grid13, block>>>(b1, b1, b1_update); cudaDeviceSynchronize(); */ cudaDeviceSynchronize(); } Vector2D * load_text_data() { FILE * dosya = fopen("text_data.dat", "rb"); int width, height; fread(&width, sizeof(int), 1, dosya); fread(&height, sizeof(int), 1, dosya); float * loaded_data = (float *)malloc(width*height*sizeof(float)); for(int a =0; a< width*height; a++) fread(&loaded_data[a], sizeof(float), 1, dosya); fclose(dosya); printf("Width : %d - Height : %d\n", width, height); Vector2D * vec = CreateVector2DCPU(loaded_data, height, width); return vec; } Vector2D * load_label_data() { FILE * dosya = fopen("label_data.dat", "rb"); int width, height; fread(&width, sizeof(int), 1, dosya); fread(&height, sizeof(int), 1, dosya); float * loaded_data = (float *)malloc(width*height*sizeof(float)); int value; for(int a =0; a< width*height; a++) { fread(&value, sizeof(int), 1, dosya); loaded_data[a] = value; } fclose(dosya); printf("Width : %d - Height : %d\n", width, height); Vector2D * vec = CreateVector2DCPU(loaded_data, height, width); return vec; } Vector2D * load_test_text_data() { FILE * dosya = fopen("test_text_data.dat", "rb"); int width, height; fread(&width, sizeof(int), 1, dosya); fread(&height, sizeof(int), 1, dosya); float * loaded_data = (float*)malloc(width*height*sizeof(float)); for(int a =0; a< width*height; a++) fread(&loaded_data[a], sizeof(float), 1, dosya); fclose(dosya); printf("Width : %d - Height : %d\n", width, height); Vector2D * vec = CreateVector2DCPU(loaded_data, height, width); return vec; } Vector2D * load_test_label_data() { FILE * dosya = fopen("test_label_data.dat", "rb"); int width, height; fread(&width, sizeof(int), 1, dosya); fread(&height, sizeof(int), 1, dosya); float * loaded_data = (float *)malloc(width*height*sizeof(float)); int value; for(int a =0; a< width*height; a++) { fread(&value, sizeof(int), 1, dosya); loaded_data[a] = value; } fclose(dosya); printf("Width : %d - Height : %d\n", width, height); Vector2D * vec = CreateVector2DCPU(loaded_data, height, width); return vec; } Vector2D * device_whole_test_data, * device_whole_test_label_data; int new_iteration_count ; int main() { /* float * del = (float *)malloc(sizeof(float)*64*32); for(int a=0; a < 64*32 ; a++)del[a] = a+1; Vector2D * s = CreateVector2D(del, 32, 64, true); Vector2D * transposed = CreateVector2D(NULL, 64, 32, false); dim3 bl(32, 32); dim3 gri((64+bl.x-1)/bl.x, (32+bl.y-1)/bl.y); TransposeVector2DShared<<<gri, bl>>>(transposed, s); cudaDeviceSynchronize(); printf("\nOriginal matrix : \n"); DisplayVector2D<<<1, 1>>>(s); cudaDeviceSynchronize(); printf("\nTransposed matrix \n"); DisplayVector2D<<<1, 1>>>(transposed); cudaDeviceSynchronize(); exit(0); */ int count = 0; cudaGetDeviceCount(&count); clock_t train_start, train_end; clock_t execution_start, execution_end; clock_t program_start, program_end ; program_start = clock(); execution_start = clock(); srand(time(0)); int blockx = 32, blocky = 32; dim3 block(blockx, blocky); int batch_size = BATCH_SIZE; float * ones_ = (float *)malloc(sizeof(float)*batch_size); for(int a = 0; a< batch_size;a++)ones_[a] = 1.0; ones = CreateVector2D(ones_, 1, batch_size, true); ones_transpose = CreateVector2D(ones_, batch_size, 1, true); //first hidden layer 160 input 784 w1 = CreateWeightMatrix(INPUT_NODE_COUNT, HIDDEN_LAYER_NODE_COUNT); b1 = CreateWeightMatrix(1, HIDDEN_LAYER_NODE_COUNT); bias_result_1 = CreateVector2D(NULL, batch_size, HIDDEN_LAYER_NODE_COUNT, false); output_1 = CreateVector2D(NULL, batch_size, HIDDEN_LAYER_NODE_COUNT, false); output_1_transpose = CreateVector2D(NULL, HIDDEN_LAYER_NODE_COUNT, batch_size, false); w1_update = CreateVector2D(NULL, INPUT_NODE_COUNT, HIDDEN_LAYER_NODE_COUNT, false); b1_update = CreateVector2D(NULL, 1, HIDDEN_LAYER_NODE_COUNT, false); //output 10 nodes.... w2 = CreateWeightMatrix(HIDDEN_LAYER_NODE_COUNT, OUTPUT_NODE_COUNT); w2_transpose = CreateVector2D(NULL, OUTPUT_NODE_COUNT, HIDDEN_LAYER_NODE_COUNT, false); b2 = CreateWeightMatrix(1, OUTPUT_NODE_COUNT); bias_result_2 = CreateVector2D(NULL, batch_size, OUTPUT_NODE_COUNT, false); output_2 = CreateVector2D(NULL, batch_size, OUTPUT_NODE_COUNT, false); w2_update = CreateVector2D(NULL, HIDDEN_LAYER_NODE_COUNT, OUTPUT_NODE_COUNT, false); b2_update = CreateVector2D(NULL, 1, OUTPUT_NODE_COUNT, false); layer_2_error = CreateVector2D(NULL, batch_size, OUTPUT_NODE_COUNT, false); layer_1_error = CreateVector2D(NULL , batch_size, HIDDEN_LAYER_NODE_COUNT, false); scalar_minus = CreateVector2D(NULL, batch_size, HIDDEN_LAYER_NODE_COUNT, false); input_transpose = CreateVector2D(NULL, INPUT_NODE_COUNT, batch_size, false); Vector2D * data_set = load_text_data(); Vector2D * labels_ = load_label_data(); printf("\nData loaded...\n"); Vector2D * one_hot_labels = CreateOneHot(labels_, OUTPUT_NODE_COUNT); Vector2D * test_data = load_test_text_data(); Vector2D * lab = load_test_label_data(); Vector2D *one_hot_test = CreateOneHot(lab, OUTPUT_NODE_COUNT); train_start = clock(); device_whole_data = CreateVector2D(data_set->data, data_set->height, 32754); device_whole_label = CreateVector2D(one_hot_labels->data, data_set->height, OUTPUT_NODE_COUNT); batch_data = CreateVector2D(NULL, batch_size, INPUT_NODE_COUNT, false); batch_label = CreateVector2D(NULL, batch_size, OUTPUT_NODE_COUNT, false); device_whole_test_data = CreateVector2D(test_data->data, test_data->height, 32754); device_whole_test_label_data = CreateVector2D(one_hot_test->data, one_hot_test->height, OUTPUT_NODE_COUNT); float error_val[BATCH_SIZE]; float batch_error; double toplam = 0; double previous_error = 100000000000; new_iteration_count = ITERATION_COUNT; repeat_iteration: for(int iteration = 0 ; iteration < new_iteration_count;iteration++) { toplam = 0; int temp; for(int batch_index = 1; batch_index < 51;batch_index++)//data_set->height/batch_size; batch_index++)//10;batch_index++ );//data_set->height/batch_size; batch_index++) { PointerSet<<<1 ,1>>>(batch_data, device_whole_data, (batch_index -1)*batch_size, batch_size); cudaDeviceSynchronize(); PointerSet<<<1 ,1>>>(batch_label, device_whole_label, (batch_index-1)*batch_size, batch_size); cudaDeviceSynchronize(); BackPropagate(batch_data, batch_label, batch_size); dim3 gridd((OUTPUT_NODE_COUNT+block.x-1)/block.x, (batch_size+block.y-1)/block.y); temp = gridd.x ; gridd.x /= 4; if(gridd.x == 0)gridd.x = 1; calculateCrossEntropyLoss<<<gridd, block>>>(layer_2_error, batch_label, output_2); gridd.x = temp; cudaDeviceSynchronize(); dim3 k(1, BATCH_SIZE); Sum2D<<<1, k>>>(layer_2_error); cudaDeviceSynchronize(); cudaMemcpyFromSymbol( &error_val, error_sum, sizeof(float)*BATCH_SIZE); //printf("\n\nIteration %d - Error : %f\n", iteration, error_val); cudaDeviceSynchronize(); for(int a=0;a<BATCH_SIZE;a++) toplam += -error_val[a]; } printf("\nITeration %d error %f \n", iteration, toplam); /* if(toplam < previous_error) learning_rate += 2.0e-10; else learning_rate -= 2.0e-10; previous_error = toplam; */ if(previous_error > 1000000) previous_error = toplam; learning_rate = learning_rate + 0.00000001*(previous_error - toplam); previous_error = toplam; train_end = clock(); printf("\nIteration %d - Whole data train time : %f\n\n", iteration, (double)(train_end - train_start) / CLOCKS_PER_SEC); } printf("\nNew iteration count : \n"); scanf("%d", &new_iteration_count); if(new_iteration_count == 0); else goto repeat_iteration; if(abs(previous_error - toplam) < 0.00001) { learning_rate -= learning_rate/10.0*2; } printf("\nTraining has finished...\n"); execution_end = clock(); printf("\nWhole data train time : %f\n\n", (double)(execution_end - execution_start) / CLOCKS_PER_SEC); Vector2D * batch_test_data, * batch_label_data; batch_test_data = CreateVector2D(NULL, batch_size, test_data->width, false); batch_label_data = CreateVector2D(NULL, batch_size, one_hot_test->width, false); int predicted_labels[BATCH_SIZE]; int correct_number = 0, false_number = 0; for(int batch_index = 0; batch_index < one_hot_test->height/batch_size; batch_index++)//10;batch_index++)//one_hot_test->height/batch_size; batch_index++) { PointerSet<<<1 ,1>>>(batch_test_data, device_whole_test_data, (batch_index)*batch_size, batch_size); cudaDeviceSynchronize(); PointerSet<<<1 ,1>>>(batch_label_data, device_whole_test_label_data, (batch_index)*batch_size, batch_size); cudaDeviceSynchronize(); //printf("\nFeed forward...\n"); FeedForward(batch_test_data, batch_size); //printf("\nArgmax2d\n"); dim3 block(1 , BATCH_SIZE); ArgMax2D<<<1, block>>>(output_2); cudaDeviceSynchronize(); cudaMemcpyFromSymbol( &predicted_labels, arg_max_result, sizeof(int)*BATCH_SIZE); cudaDeviceSynchronize(); for(int i = 0; i < BATCH_SIZE;i++) { if( abs(predicted_labels[i] - lab->data[i + BATCH_SIZE*batch_index*lab->width]) < 0.1) { correct_number ++; } else false_number ++; } /*printf("\nCorrect output : \n"); DisplayVector2D<<<1, 1>>>(batch_label_data); cudaDeviceSynchronize(); */ } printf("\n\nAccuracy : %f", (float(correct_number)/(correct_number+false_number)*100.0)); printf("\nTamam\n"); cudaDeviceReset(); program_end = clock(); printf("\Program execution time : %f\n\n", (double)(program_end- program_start) / CLOCKS_PER_SEC); }
.file "tmpxft_0037fa1b_00000000-6_OptimizedOneHiddenClassification32Batch.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2042: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2042: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .type _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0, @function _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0: .LFB2213: .cfi_startproc jmp cudaLaunchKernel@PLT .cfi_endproc .LFE2213: .size _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0, .-_Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "/home/ubuntu/Datasets/stackv2/train-structured/SaimSUNEL/MLPForRegressionandClassification/master/GPUCodes/Optimized/OptimizedOneHiddenClassification32Batch.cu" .LC1: .string "Error: %s:%d, " .LC2: .string "code:%d, reason: %s\n" .text .globl _Z14CreateVector2DPfiibb .type _Z14CreateVector2DPfiibb, @function _Z14CreateVector2DPfiibb: .LFB2027: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movl %ecx, %r14d pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movl %r8d, %ebp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %rdi, %rbx subq $48, %rsp .cfi_def_cfa_offset 96 movl %esi, 12(%rsp) leaq 24(%rsp), %rdi movl $24, %esi movl %edx, 8(%rsp) movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax call cudaMalloc@PLT testl %eax, %eax je .L4 movl %eax, %r12d movl $59, %ecx xorl %eax, %eax movl $2, %edi leaq .LC0(%rip), %rdx leaq .LC1(%rip), %rsi call __printf_chk@PLT movl %r12d, %edi call cudaGetErrorString@PLT movl %r12d, %edx movq %rax, %rcx jmp .L16 .L4: movslq 12(%rsp), %rsi movslq 8(%rsp), %rax leaq 32(%rsp), %r12 movq %r12, %rdi imulq %rax, %rsi salq $2, %rsi call cudaMalloc@PLT movl %eax, %r13d testl %eax, %eax je .L5 movl $61, %ecx leaq .LC0(%rip), %rdx leaq .LC1(%rip), %rsi xorl %eax, %eax movl $2, %edi call __printf_chk@PLT movl %r13d, %edi call cudaGetErrorString@PLT movl %r13d, %edx movq %rax, %rcx .L16: movl $2, %edi leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT movl $1, %edi call exit@PLT .L5: testb %r14b, %r14b je .L6 movslq 12(%rsp), %rdx movslq 8(%rsp), %rax movl $1, %ecx movq %rbx, %rsi movq 32(%rsp), %rdi imulq %rax, %rdx salq $2, %rdx call cudaMemcpy@PLT movl $63, %ecx movl %eax, %ebx testl %eax, %eax jne .L17 .L6: movq 24(%rsp), %rdi movl $1, %ecx movl $8, %edx movq %r12, %rsi call cudaMemcpy@PLT movl $65, %ecx movl %eax, %ebx testl %eax, %eax jne .L17 movq 24(%rsp), %rax movl $1, %ecx leaq 12(%rsp), %rsi movl $4, %edx leaq 8(%rax), %rdi call cudaMemcpy@PLT movl $66, %ecx movl %eax, %ebx testl %eax, %eax jne .L17 movq 24(%rsp), %rax leaq 8(%rsp), %rsi movl $1, %ecx movl $4, %edx leaq 12(%rax), %rdi call cudaMemcpy@PLT movl %eax, %ebx testl %eax, %eax je .L9 movl $67, %ecx .L17: leaq .LC0(%rip), %rdx leaq .LC1(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movl %ebx, %edi call cudaGetErrorString@PLT movl %ebx, %edx movq %rax, %rcx jmp .L16 .L9: testb %bpl, %bpl je .L10 movq 32(%rsp), %rax movq %rax, device_matrix_location(%rip) .L10: call cudaDeviceSynchronize@PLT movq 24(%rsp), %rax movq 40(%rsp), %rdx subq %fs:40, %rdx je .L11 call __stack_chk_fail@PLT .L11: addq $48, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size _Z14CreateVector2DPfiibb, .-_Z14CreateVector2DPfiibb .globl _Z16generate_uniformff .type _Z16generate_uniformff, @function _Z16generate_uniformff: .LFB2028: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movss %xmm0, 12(%rsp) movss %xmm1, 8(%rsp) call rand@PLT movss 12(%rsp), %xmm0 movss 8(%rsp), %xmm1 cvtsi2sdl %eax, %xmm2 mulsd .LC3(%rip), %xmm2 addq $24, %rsp .cfi_def_cfa_offset 8 subss %xmm0, %xmm1 cvtss2sd %xmm0, %xmm0 cvtss2sd %xmm1, %xmm1 mulsd %xmm2, %xmm1 addsd %xmm1, %xmm0 cvtsd2ss %xmm0, %xmm0 ret .cfi_endproc .LFE2028: .size _Z16generate_uniformff, .-_Z16generate_uniformff .globl _Z18CreateWeightMatrixii .type _Z18CreateWeightMatrixii, @function _Z18CreateWeightMatrixii: .LFB2029: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movl %edi, %r12d movl $24, %edi pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movl %esi, %ebp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 subq $56, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax call malloc@PLT leaq 24(%rsp), %rdi movl $24, %esi movq %rax, %rbx call cudaMalloc@PLT testl %eax, %eax je .L22 movl %eax, %r13d movl $421, %ecx xorl %eax, %eax movl $2, %edi leaq .LC0(%rip), %rdx leaq .LC1(%rip), %rsi call __printf_chk@PLT movl %r13d, %edi call cudaGetErrorString@PLT movl %r13d, %edx movq %rax, %rcx jmp .L32 .L22: movslq %ebp, %rax movslq %r12d, %rdi movl %r12d, 8(%rbx) imulq %rax, %rdi movl %ebp, 12(%rbx) imull %r12d, %ebp salq $2, %rdi call malloc@PLT cvtsi2sdl %r12d, %xmm1 xorl %r12d, %r12d movsd .LC4(%rip), %xmm0 movq %rax, (%rbx) divsd %xmm1, %xmm0 call sqrt@PLT cvtsd2ss %xmm0, %xmm1 .L23: cmpl %r12d, %ebp jle .L34 movaps %xmm1, %xmm0 movq (%rbx), %rax xorps .LC5(%rip), %xmm0 movss %xmm1, 12(%rsp) leaq (%rax,%r12,4), %r13 incq %r12 call _Z16generate_uniformff movss 12(%rsp), %xmm1 movss %xmm0, 0(%r13) jmp .L23 .L34: movslq 8(%rbx), %rsi movslq 12(%rbx), %rax leaq 32(%rsp), %r12 movq %r12, %rdi imulq %rax, %rsi salq $2, %rsi call cudaMalloc@PLT movl %eax, %ebp testl %eax, %eax je .L25 movl $439, %ecx .L33: leaq .LC0(%rip), %rdx leaq .LC1(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movl %ebp, %edi call cudaGetErrorString@PLT movl %ebp, %edx movq %rax, %rcx .L32: movl $2, %edi leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT movl $1, %edi call exit@PLT .L25: movslq 8(%rbx), %rdx movslq 12(%rbx), %rax movl $1, %ecx movq (%rbx), %rsi movq 32(%rsp), %rdi imulq %rax, %rdx salq $2, %rdx call cudaMemcpy@PLT movl $441, %ecx movl %eax, %ebp testl %eax, %eax jne .L33 movq 24(%rsp), %rdi movl $1, %ecx movl $8, %edx movq %r12, %rsi call cudaMemcpy@PLT movl $444, %ecx movl %eax, %ebp testl %eax, %eax jne .L33 movq 24(%rsp), %rax movl $1, %ecx leaq 8(%rbx), %rsi movl $4, %edx leaq 8(%rax), %rdi call cudaMemcpy@PLT movl $446, %ecx movl %eax, %ebp testl %eax, %eax jne .L33 movq 24(%rsp), %rax leaq 12(%rbx), %rsi movl $1, %ecx movl $4, %edx leaq 12(%rax), %rdi call cudaMemcpy@PLT movl %eax, %ebx testl %eax, %eax je .L29 movl $447, %ecx leaq .LC0(%rip), %rdx leaq .LC1(%rip), %rsi xorl %eax, %eax movl $2, %edi call __printf_chk@PLT movl %ebx, %edi call cudaGetErrorString@PLT movl %ebx, %edx movq %rax, %rcx jmp .L32 .L29: movq 24(%rsp), %rax movq 40(%rsp), %rdx subq %fs:40, %rdx je .L30 call __stack_chk_fail@PLT .L30: addq $56, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2029: .size _Z18CreateWeightMatrixii, .-_Z18CreateWeightMatrixii .globl _Z17CreateVector2DCPUPfii .type _Z17CreateVector2DCPUPfii, @function _Z17CreateVector2DCPUPfii: .LFB2030: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 movq %rdi, %r12 movl $24, %edi pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 movl %esi, %ebp pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 movl %edx, %ebx call malloc@PLT movq %r12, (%rax) movl %ebp, 8(%rax) movl %ebx, 12(%rax) popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2030: .size _Z17CreateVector2DCPUPfii, .-_Z17CreateVector2DCPUPfii .globl _Z12CreateOneHotP8Vector2Di .type _Z12CreateOneHotP8Vector2Di, @function _Z12CreateOneHotP8Vector2Di: .LFB2031: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %rdi, %r13 movl $24, %edi pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movl %esi, %r12d pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 call malloc@PLT movslq 8(%r13), %rbp movl %r12d, 12(%rax) movq %rax, %rbx movl %ebp, 8(%rax) movq %rbp, %r14 movl %ebp, 16(%rax) movslq %r12d, %rax imulq %rax, %rbp salq $2, %rbp movq %rbp, %rdi call malloc@PLT movq %rbp, %rcx movq %rbp, %rdx xorl %esi, %esi movq %rax, (%rbx) movq %rax, %rdi call __memset_chk@PLT movss .LC6(%rip), %xmm0 xorl %ecx, %ecx xorl %edx, %edx movq %rax, %rdi .L38: cmpl %edx, %r14d jle .L41 movl 12(%r13), %eax movq 0(%r13), %rsi imull %edx, %eax incl %edx cltq cvttss2sil (%rsi,%rax,4), %eax addl %ecx, %eax addl %r12d, %ecx cltq movss %xmm0, (%rdi,%rax,4) jmp .L38 .L41: movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2031: .size _Z12CreateOneHotP8Vector2Di, .-_Z12CreateOneHotP8Vector2Di .section .rodata.str1.1 .LC7: .string "[" .LC8: .string "%f, " .LC9: .string "%f], \n" .LC10: .string "\b\b\b]" .text .globl _Z18DisplayVector2DCPUP8Vector2D .type _Z18DisplayVector2DCPUP8Vector2D, @function _Z18DisplayVector2DCPUP8Vector2D: .LFB2032: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 xorl %eax, %eax pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 leaq .LC8(%rip), %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 leaq .LC7(%rip), %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %r12, %rsi movq %rdi, %rbp movl $2, %edi pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 xorl %ebx, %ebx call __printf_chk@PLT .L43: cmpl %ebx, 8(%rbp) jle .L48 movq %r12, %rsi movl $2, %edi xorl %eax, %eax xorl %r14d, %r14d call __printf_chk@PLT .L44: movl 12(%rbp), %eax movq 0(%rbp), %rdx leal -1(%rax), %ecx cmpl %r14d, %ecx jle .L49 imull %ebx, %eax movq %r13, %rsi movl $2, %edi addl %r14d, %eax incl %r14d cltq cvtss2sd (%rdx,%rax,4), %xmm0 movb $1, %al call __printf_chk@PLT jmp .L44 .L49: incl %ebx leaq .LC9(%rip), %rsi movl $2, %edi imull %ebx, %eax cltq cvtss2sd -4(%rdx,%rax,4), %xmm0 movb $1, %al call __printf_chk@PLT jmp .L43 .L48: popq %rbx .cfi_def_cfa_offset 40 leaq .LC10(%rip), %rsi popq %rbp .cfi_def_cfa_offset 32 movl $2, %edi popq %r12 .cfi_def_cfa_offset 24 xorl %eax, %eax popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp __printf_chk@PLT .cfi_endproc .LFE2032: .size _Z18DisplayVector2DCPUP8Vector2D, .-_Z18DisplayVector2DCPUP8Vector2D .section .rodata.str1.1 .LC11: .string "rb" .LC12: .string "text_data.dat" .LC13: .string "Width : %d - Height : %d\n" .text .globl _Z14load_text_datav .type _Z14load_text_datav, @function _Z14load_text_datav: .LFB2035: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 leaq .LC11(%rip), %rsi leaq .LC12(%rip), %rdi pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 xorl %r13d, %r13d pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 subq $16, %rsp .cfi_def_cfa_offset 64 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax call fopen@PLT movq %rsp, %rdi movl $1, %ecx movl $4, %edx movq %rax, %rbp movq %rax, %r8 movl $4, %esi call __fread_chk@PLT leaq 4(%rsp), %rdi movq %rbp, %r8 movl $1, %ecx movl $4, %edx movl $4, %esi call __fread_chk@PLT movl (%rsp), %ebx imull 4(%rsp), %ebx movslq %ebx, %rbx salq $2, %rbx movq %rbx, %rdi call malloc@PLT movq %rax, %r12 movq %rax, %r14 .L51: movl (%rsp), %eax imull 4(%rsp), %eax cmpl %r13d, %eax jle .L56 movq %r14, %rdi movq %rbp, %r8 movl $1, %ecx movl $4, %edx leaq 0(,%r13,4), %rax cmpq %rax, %rbx movq %rax, %rsi cmovnb %rbx, %rsi incq %r13 addq $4, %r14 subq %rax, %rsi call __fread_chk@PLT jmp .L51 .L56: movq %rbp, %rdi call fclose@PLT movl 4(%rsp), %ecx movl (%rsp), %edx xorl %eax, %eax leaq .LC13(%rip), %rsi movl $2, %edi call __printf_chk@PLT movq 8(%rsp), %rax subq %fs:40, %rax je .L53 call __stack_chk_fail@PLT .L53: movl (%rsp), %edx movl 4(%rsp), %esi addq $16, %rsp .cfi_def_cfa_offset 48 movq %r12, %rdi popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp _Z17CreateVector2DCPUPfii .cfi_endproc .LFE2035: .size _Z14load_text_datav, .-_Z14load_text_datav .section .rodata.str1.1 .LC14: .string "label_data.dat" .text .globl _Z15load_label_datav .type _Z15load_label_datav, @function _Z15load_label_datav: .LFB2036: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 leaq .LC11(%rip), %rsi leaq .LC14(%rip), %rdi pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 xorl %r12d, %r12d pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 subq $40, %rsp .cfi_def_cfa_offset 80 movq %fs:40, %rax movq %rax, 24(%rsp) xorl %eax, %eax leaq 20(%rsp), %r13 call fopen@PLT leaq 12(%rsp), %rdi movl $1, %ecx movl $4, %edx movq %rax, %rbx movq %rax, %r8 movl $4, %esi call __fread_chk@PLT leaq 16(%rsp), %rdi movq %rbx, %r8 movl $1, %ecx movl $4, %edx movl $4, %esi call __fread_chk@PLT movl 12(%rsp), %edi imull 16(%rsp), %edi movslq %edi, %rdi salq $2, %rdi call malloc@PLT movq %rax, %rbp .L58: movl 12(%rsp), %eax imull 16(%rsp), %eax cmpl %r12d, %eax jle .L63 movq %rbx, %r8 movl $1, %ecx movl $4, %edx movq %r13, %rdi movl $4, %esi call __fread_chk@PLT cvtsi2ssl 20(%rsp), %xmm0 movss %xmm0, 0(%rbp,%r12,4) incq %r12 jmp .L58 .L63: movq %rbx, %rdi call fclose@PLT movl 16(%rsp), %ecx movl 12(%rsp), %edx xorl %eax, %eax leaq .LC13(%rip), %rsi movl $2, %edi call __printf_chk@PLT movq 24(%rsp), %rax subq %fs:40, %rax je .L60 call __stack_chk_fail@PLT .L60: movl 12(%rsp), %edx movl 16(%rsp), %esi addq $40, %rsp .cfi_def_cfa_offset 40 movq %rbp, %rdi popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 jmp _Z17CreateVector2DCPUPfii .cfi_endproc .LFE2036: .size _Z15load_label_datav, .-_Z15load_label_datav .section .rodata.str1.1 .LC15: .string "test_text_data.dat" .text .globl _Z19load_test_text_datav .type _Z19load_test_text_datav, @function _Z19load_test_text_datav: .LFB2037: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 leaq .LC11(%rip), %rsi leaq .LC15(%rip), %rdi pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 xorl %r13d, %r13d pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 subq $16, %rsp .cfi_def_cfa_offset 64 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax call fopen@PLT movq %rsp, %rdi movl $1, %ecx movl $4, %edx movq %rax, %rbp movq %rax, %r8 movl $4, %esi call __fread_chk@PLT leaq 4(%rsp), %rdi movq %rbp, %r8 movl $1, %ecx movl $4, %edx movl $4, %esi call __fread_chk@PLT movl (%rsp), %ebx imull 4(%rsp), %ebx movslq %ebx, %rbx salq $2, %rbx movq %rbx, %rdi call malloc@PLT movq %rax, %r12 movq %rax, %r14 .L65: movl (%rsp), %eax imull 4(%rsp), %eax cmpl %r13d, %eax jle .L70 movq %r14, %rdi movq %rbp, %r8 movl $1, %ecx movl $4, %edx leaq 0(,%r13,4), %rax cmpq %rax, %rbx movq %rax, %rsi cmovnb %rbx, %rsi incq %r13 addq $4, %r14 subq %rax, %rsi call __fread_chk@PLT jmp .L65 .L70: movq %rbp, %rdi call fclose@PLT movl 4(%rsp), %ecx movl (%rsp), %edx xorl %eax, %eax leaq .LC13(%rip), %rsi movl $2, %edi call __printf_chk@PLT movq 8(%rsp), %rax subq %fs:40, %rax je .L67 call __stack_chk_fail@PLT .L67: movl (%rsp), %edx movl 4(%rsp), %esi addq $16, %rsp .cfi_def_cfa_offset 48 movq %r12, %rdi popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp _Z17CreateVector2DCPUPfii .cfi_endproc .LFE2037: .size _Z19load_test_text_datav, .-_Z19load_test_text_datav .section .rodata.str1.1 .LC16: .string "test_label_data.dat" .text .globl _Z20load_test_label_datav .type _Z20load_test_label_datav, @function _Z20load_test_label_datav: .LFB2038: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 leaq .LC11(%rip), %rsi leaq .LC16(%rip), %rdi pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 xorl %r12d, %r12d pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 subq $40, %rsp .cfi_def_cfa_offset 80 movq %fs:40, %rax movq %rax, 24(%rsp) xorl %eax, %eax leaq 20(%rsp), %r13 call fopen@PLT leaq 12(%rsp), %rdi movl $1, %ecx movl $4, %edx movq %rax, %rbx movq %rax, %r8 movl $4, %esi call __fread_chk@PLT leaq 16(%rsp), %rdi movq %rbx, %r8 movl $1, %ecx movl $4, %edx movl $4, %esi call __fread_chk@PLT movl 12(%rsp), %edi imull 16(%rsp), %edi movslq %edi, %rdi salq $2, %rdi call malloc@PLT movq %rax, %rbp .L72: movl 12(%rsp), %eax imull 16(%rsp), %eax cmpl %r12d, %eax jle .L77 movq %rbx, %r8 movl $1, %ecx movl $4, %edx movq %r13, %rdi movl $4, %esi call __fread_chk@PLT cvtsi2ssl 20(%rsp), %xmm0 movss %xmm0, 0(%rbp,%r12,4) incq %r12 jmp .L72 .L77: movq %rbx, %rdi call fclose@PLT movl 16(%rsp), %ecx movl 12(%rsp), %edx xorl %eax, %eax leaq .LC13(%rip), %rsi movl $2, %edi call __printf_chk@PLT movq 24(%rsp), %rax subq %fs:40, %rax je .L74 call __stack_chk_fail@PLT .L74: movl 12(%rsp), %edx movl 16(%rsp), %esi addq $40, %rsp .cfi_def_cfa_offset 40 movq %rbp, %rdi popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 jmp _Z17CreateVector2DCPUPfii .cfi_endproc .LFE2038: .size _Z20load_test_label_datav, .-_Z20load_test_label_datav .globl _Z48__device_stub__Z14MatrixSubtractP8Vector2DS0_S0_P8Vector2DS0_S0_ .type _Z48__device_stub__Z14MatrixSubtractP8Vector2DS0_S0_P8Vector2DS0_S0_, @function _Z48__device_stub__Z14MatrixSubtractP8Vector2DS0_S0_P8Vector2DS0_S0_: .LFB2064: .cfi_startproc endbr64 subq $104, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax movq %rsp, %rax movq %rdi, (%rsp) leaq 32(%rsp), %rcx movq %rax, 64(%rsp) leaq 8(%rsp), %rax leaq 40(%rsp), %rdi movq %rax, 72(%rsp) leaq 16(%rsp), %rax movq %rsi, 8(%rsp) leaq 52(%rsp), %rsi movq %rdx, 16(%rsp) leaq 24(%rsp), %rdx movq %rax, 80(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movl $1, 48(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L78 pushq 32(%rsp) .cfi_def_cfa_offset 120 leaq _Z14MatrixSubtractP8Vector2DS0_S0_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 128 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 80(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 120 popq %rdx .cfi_def_cfa_offset 112 .L78: movq 88(%rsp), %rax subq %fs:40, %rax je .L80 call __stack_chk_fail@PLT .L80: addq $104, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2064: .size _Z48__device_stub__Z14MatrixSubtractP8Vector2DS0_S0_P8Vector2DS0_S0_, .-_Z48__device_stub__Z14MatrixSubtractP8Vector2DS0_S0_P8Vector2DS0_S0_ .globl _Z14MatrixSubtractP8Vector2DS0_S0_ .type _Z14MatrixSubtractP8Vector2DS0_S0_, @function _Z14MatrixSubtractP8Vector2DS0_S0_: .LFB2065: .cfi_startproc endbr64 jmp _Z48__device_stub__Z14MatrixSubtractP8Vector2DS0_S0_P8Vector2DS0_S0_ .cfi_endproc .LFE2065: .size _Z14MatrixSubtractP8Vector2DS0_S0_, .-_Z14MatrixSubtractP8Vector2DS0_S0_ .globl _Z53__device_stub__Z19MatrixProductSharedP8Vector2DS0_S0_P8Vector2DS0_S0_ .type _Z53__device_stub__Z19MatrixProductSharedP8Vector2DS0_S0_P8Vector2DS0_S0_, @function _Z53__device_stub__Z19MatrixProductSharedP8Vector2DS0_S0_P8Vector2DS0_S0_: .LFB2066: .cfi_startproc endbr64 subq $104, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax movq %rsp, %rax movq %rdi, (%rsp) leaq 32(%rsp), %rcx movq %rax, 64(%rsp) leaq 8(%rsp), %rax leaq 40(%rsp), %rdi movq %rax, 72(%rsp) leaq 16(%rsp), %rax movq %rsi, 8(%rsp) leaq 52(%rsp), %rsi movq %rdx, 16(%rsp) leaq 24(%rsp), %rdx movq %rax, 80(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movl $1, 48(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L83 pushq 32(%rsp) .cfi_def_cfa_offset 120 leaq _Z19MatrixProductSharedP8Vector2DS0_S0_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 128 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 80(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 120 popq %rdx .cfi_def_cfa_offset 112 .L83: movq 88(%rsp), %rax subq %fs:40, %rax je .L85 call __stack_chk_fail@PLT .L85: addq $104, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2066: .size _Z53__device_stub__Z19MatrixProductSharedP8Vector2DS0_S0_P8Vector2DS0_S0_, .-_Z53__device_stub__Z19MatrixProductSharedP8Vector2DS0_S0_P8Vector2DS0_S0_ .globl _Z19MatrixProductSharedP8Vector2DS0_S0_ .type _Z19MatrixProductSharedP8Vector2DS0_S0_, @function _Z19MatrixProductSharedP8Vector2DS0_S0_: .LFB2067: .cfi_startproc endbr64 jmp _Z53__device_stub__Z19MatrixProductSharedP8Vector2DS0_S0_P8Vector2DS0_S0_ .cfi_endproc .LFE2067: .size _Z19MatrixProductSharedP8Vector2DS0_S0_, .-_Z19MatrixProductSharedP8Vector2DS0_S0_ .globl _Z54__device_stub__Z23TransposeVector2DSharedP8Vector2DS0_P8Vector2DS0_ .type _Z54__device_stub__Z23TransposeVector2DSharedP8Vector2DS0_P8Vector2DS0_, @function _Z54__device_stub__Z23TransposeVector2DSharedP8Vector2DS0_P8Vector2DS0_: .LFB2068: .cfi_startproc endbr64 subq $88, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 72(%rsp) xorl %eax, %eax movq %rsp, %rax movq %rdi, (%rsp) leaq 24(%rsp), %rcx movq %rax, 56(%rsp) leaq 8(%rsp), %rax leaq 16(%rsp), %rdx movq %rsi, 8(%rsp) leaq 32(%rsp), %rdi leaq 44(%rsp), %rsi movq %rax, 64(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movl $1, 40(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L88 pushq 24(%rsp) .cfi_def_cfa_offset 104 leaq _Z23TransposeVector2DSharedP8Vector2DS0_(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 112 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 72(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 104 popq %rdx .cfi_def_cfa_offset 96 .L88: movq 72(%rsp), %rax subq %fs:40, %rax je .L90 call __stack_chk_fail@PLT .L90: addq $88, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2068: .size _Z54__device_stub__Z23TransposeVector2DSharedP8Vector2DS0_P8Vector2DS0_, .-_Z54__device_stub__Z23TransposeVector2DSharedP8Vector2DS0_P8Vector2DS0_ .globl _Z23TransposeVector2DSharedP8Vector2DS0_ .type _Z23TransposeVector2DSharedP8Vector2DS0_, @function _Z23TransposeVector2DSharedP8Vector2DS0_: .LFB2069: .cfi_startproc endbr64 jmp _Z54__device_stub__Z23TransposeVector2DSharedP8Vector2DS0_P8Vector2DS0_ .cfi_endproc .LFE2069: .size _Z23TransposeVector2DSharedP8Vector2DS0_, .-_Z23TransposeVector2DSharedP8Vector2DS0_ .globl _Z43__device_stub__Z15DisplayVector2DP8Vector2DP8Vector2D .type _Z43__device_stub__Z15DisplayVector2DP8Vector2DP8Vector2D, @function _Z43__device_stub__Z15DisplayVector2DP8Vector2DP8Vector2D: .LFB2070: .cfi_startproc endbr64 subq $88, %rsp .cfi_def_cfa_offset 96 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx leaq 52(%rsp), %rsi leaq 40(%rsp), %rdi movq %fs:40, %rax movq %rax, 72(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 64(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L93 pushq 32(%rsp) .cfi_def_cfa_offset 104 leaq _Z15DisplayVector2DP8Vector2D(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 112 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 80(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 104 popq %rdx .cfi_def_cfa_offset 96 .L93: movq 72(%rsp), %rax subq %fs:40, %rax je .L95 call __stack_chk_fail@PLT .L95: addq $88, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2070: .size _Z43__device_stub__Z15DisplayVector2DP8Vector2DP8Vector2D, .-_Z43__device_stub__Z15DisplayVector2DP8Vector2DP8Vector2D .globl _Z15DisplayVector2DP8Vector2D .type _Z15DisplayVector2DP8Vector2D, @function _Z15DisplayVector2DP8Vector2D: .LFB2071: .cfi_startproc endbr64 jmp _Z43__device_stub__Z15DisplayVector2DP8Vector2DP8Vector2D .cfi_endproc .LFE2071: .size _Z15DisplayVector2DP8Vector2D, .-_Z15DisplayVector2DP8Vector2D .globl _Z32__device_stub__Z5Sum2DP8Vector2DP8Vector2D .type _Z32__device_stub__Z5Sum2DP8Vector2DP8Vector2D, @function _Z32__device_stub__Z5Sum2DP8Vector2DP8Vector2D: .LFB2072: .cfi_startproc endbr64 subq $72, %rsp .cfi_def_cfa_offset 80 movq %fs:40, %rax movq %rax, 56(%rsp) xorl %eax, %eax movq %rsp, %rax movq %rdi, (%rsp) leaq 16(%rsp), %rcx movq %rax, 48(%rsp) leaq 8(%rsp), %rdx leaq 36(%rsp), %rsi movabsq $4294967297, %rax leaq 24(%rsp), %rdi movq %rax, 24(%rsp) movl $1, 32(%rsp) movq %rax, 36(%rsp) movl $1, 44(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L98 pushq 16(%rsp) .cfi_def_cfa_offset 88 leaq _Z5Sum2DP8Vector2D(%rip), %rdi pushq 16(%rsp) .cfi_def_cfa_offset 96 movq 52(%rsp), %rcx movl 60(%rsp), %r8d movq 40(%rsp), %rsi movl 48(%rsp), %edx leaq 64(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 88 popq %rdx .cfi_def_cfa_offset 80 .L98: movq 56(%rsp), %rax subq %fs:40, %rax je .L100 call __stack_chk_fail@PLT .L100: addq $72, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2072: .size _Z32__device_stub__Z5Sum2DP8Vector2DP8Vector2D, .-_Z32__device_stub__Z5Sum2DP8Vector2DP8Vector2D .globl _Z5Sum2DP8Vector2D .type _Z5Sum2DP8Vector2D, @function _Z5Sum2DP8Vector2D: .LFB2073: .cfi_startproc endbr64 jmp _Z32__device_stub__Z5Sum2DP8Vector2DP8Vector2D .cfi_endproc .LFE2073: .size _Z5Sum2DP8Vector2D, .-_Z5Sum2DP8Vector2D .globl _Z35__device_stub__Z8ArgMax2DP8Vector2DP8Vector2D .type _Z35__device_stub__Z8ArgMax2DP8Vector2DP8Vector2D, @function _Z35__device_stub__Z8ArgMax2DP8Vector2DP8Vector2D: .LFB2074: .cfi_startproc endbr64 subq $72, %rsp .cfi_def_cfa_offset 80 movq %fs:40, %rax movq %rax, 56(%rsp) xorl %eax, %eax movq %rsp, %rax movq %rdi, (%rsp) leaq 16(%rsp), %rcx movq %rax, 48(%rsp) leaq 8(%rsp), %rdx leaq 36(%rsp), %rsi movabsq $4294967297, %rax leaq 24(%rsp), %rdi movq %rax, 24(%rsp) movl $1, 32(%rsp) movq %rax, 36(%rsp) movl $1, 44(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L103 pushq 16(%rsp) .cfi_def_cfa_offset 88 leaq _Z8ArgMax2DP8Vector2D(%rip), %rdi pushq 16(%rsp) .cfi_def_cfa_offset 96 movq 52(%rsp), %rcx movl 60(%rsp), %r8d movq 40(%rsp), %rsi movl 48(%rsp), %edx leaq 64(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 88 popq %rdx .cfi_def_cfa_offset 80 .L103: movq 56(%rsp), %rax subq %fs:40, %rax je .L105 call __stack_chk_fail@PLT .L105: addq $72, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2074: .size _Z35__device_stub__Z8ArgMax2DP8Vector2DP8Vector2D, .-_Z35__device_stub__Z8ArgMax2DP8Vector2DP8Vector2D .globl _Z8ArgMax2DP8Vector2D .type _Z8ArgMax2DP8Vector2D, @function _Z8ArgMax2DP8Vector2D: .LFB2075: .cfi_startproc endbr64 jmp _Z35__device_stub__Z8ArgMax2DP8Vector2DP8Vector2D .cfi_endproc .LFE2075: .size _Z8ArgMax2DP8Vector2D, .-_Z8ArgMax2DP8Vector2D .globl _Z37__device_stub__Z7SoftmaxP8Vector2DS0_P8Vector2DS0_ .type _Z37__device_stub__Z7SoftmaxP8Vector2DS0_P8Vector2DS0_, @function _Z37__device_stub__Z7SoftmaxP8Vector2DS0_P8Vector2DS0_: .LFB2076: .cfi_startproc endbr64 subq $88, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 72(%rsp) xorl %eax, %eax movq %rsp, %rax movq %rdi, (%rsp) leaq 24(%rsp), %rcx movq %rax, 56(%rsp) leaq 8(%rsp), %rax leaq 16(%rsp), %rdx movq %rsi, 8(%rsp) leaq 32(%rsp), %rdi leaq 44(%rsp), %rsi movq %rax, 64(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movl $1, 40(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L108 pushq 24(%rsp) .cfi_def_cfa_offset 104 leaq _Z7SoftmaxP8Vector2DS0_(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 112 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 72(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 104 popq %rdx .cfi_def_cfa_offset 96 .L108: movq 72(%rsp), %rax subq %fs:40, %rax je .L110 call __stack_chk_fail@PLT .L110: addq $88, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2076: .size _Z37__device_stub__Z7SoftmaxP8Vector2DS0_P8Vector2DS0_, .-_Z37__device_stub__Z7SoftmaxP8Vector2DS0_P8Vector2DS0_ .globl _Z7SoftmaxP8Vector2DS0_ .type _Z7SoftmaxP8Vector2DS0_, @function _Z7SoftmaxP8Vector2DS0_: .LFB2077: .cfi_startproc endbr64 jmp _Z37__device_stub__Z7SoftmaxP8Vector2DS0_P8Vector2DS0_ .cfi_endproc .LFE2077: .size _Z7SoftmaxP8Vector2DS0_, .-_Z7SoftmaxP8Vector2DS0_ .globl _Z43__device_stub__Z10PointerSetP8Vector2DS0_iiP8Vector2DS0_ii .type _Z43__device_stub__Z10PointerSetP8Vector2DS0_iiP8Vector2DS0_ii, @function _Z43__device_stub__Z10PointerSetP8Vector2DS0_iiP8Vector2DS0_ii: .LFB2078: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 24(%rsp) leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movl %edx, 12(%rsp) leaq 32(%rsp), %rdx movl %ecx, 8(%rsp) leaq 40(%rsp), %rcx movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 72(%rsp) leaq 16(%rsp), %rax movq %rax, 80(%rsp) leaq 12(%rsp), %rax movq %rax, 88(%rsp) leaq 8(%rsp), %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L113 pushq 40(%rsp) .cfi_def_cfa_offset 136 leaq _Z10PointerSetP8Vector2DS0_ii(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 144 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 88(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L113: movq 104(%rsp), %rax subq %fs:40, %rax je .L115 call __stack_chk_fail@PLT .L115: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2078: .size _Z43__device_stub__Z10PointerSetP8Vector2DS0_iiP8Vector2DS0_ii, .-_Z43__device_stub__Z10PointerSetP8Vector2DS0_iiP8Vector2DS0_ii .globl _Z10PointerSetP8Vector2DS0_ii .type _Z10PointerSetP8Vector2DS0_ii, @function _Z10PointerSetP8Vector2DS0_ii: .LFB2079: .cfi_startproc endbr64 jmp _Z43__device_stub__Z10PointerSetP8Vector2DS0_iiP8Vector2DS0_ii .cfi_endproc .LFE2079: .size _Z10PointerSetP8Vector2DS0_ii, .-_Z10PointerSetP8Vector2DS0_ii .globl _Z47__device_stub__Z13AddandSigmoidP8Vector2DS0_S0_P8Vector2DS0_S0_ .type _Z47__device_stub__Z13AddandSigmoidP8Vector2DS0_S0_P8Vector2DS0_S0_, @function _Z47__device_stub__Z13AddandSigmoidP8Vector2DS0_S0_P8Vector2DS0_S0_: .LFB2080: .cfi_startproc endbr64 subq $104, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax movq %rsp, %rax movq %rdi, (%rsp) leaq 32(%rsp), %rcx movq %rax, 64(%rsp) leaq 8(%rsp), %rax leaq 40(%rsp), %rdi movq %rax, 72(%rsp) leaq 16(%rsp), %rax movq %rsi, 8(%rsp) leaq 52(%rsp), %rsi movq %rdx, 16(%rsp) leaq 24(%rsp), %rdx movq %rax, 80(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movl $1, 48(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L118 pushq 32(%rsp) .cfi_def_cfa_offset 120 leaq _Z13AddandSigmoidP8Vector2DS0_S0_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 128 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 80(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 120 popq %rdx .cfi_def_cfa_offset 112 .L118: movq 88(%rsp), %rax subq %fs:40, %rax je .L120 call __stack_chk_fail@PLT .L120: addq $104, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2080: .size _Z47__device_stub__Z13AddandSigmoidP8Vector2DS0_S0_P8Vector2DS0_S0_, .-_Z47__device_stub__Z13AddandSigmoidP8Vector2DS0_S0_P8Vector2DS0_S0_ .globl _Z13AddandSigmoidP8Vector2DS0_S0_ .type _Z13AddandSigmoidP8Vector2DS0_S0_, @function _Z13AddandSigmoidP8Vector2DS0_S0_: .LFB2081: .cfi_startproc endbr64 jmp _Z47__device_stub__Z13AddandSigmoidP8Vector2DS0_S0_P8Vector2DS0_S0_ .cfi_endproc .LFE2081: .size _Z13AddandSigmoidP8Vector2DS0_S0_, .-_Z13AddandSigmoidP8Vector2DS0_S0_ .globl _Z51__device_stub__Z17AddandExponentialP8Vector2DS0_S0_P8Vector2DS0_S0_ .type _Z51__device_stub__Z17AddandExponentialP8Vector2DS0_S0_P8Vector2DS0_S0_, @function _Z51__device_stub__Z17AddandExponentialP8Vector2DS0_S0_P8Vector2DS0_S0_: .LFB2082: .cfi_startproc endbr64 subq $104, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax movq %rsp, %rax movq %rdi, (%rsp) leaq 32(%rsp), %rcx movq %rax, 64(%rsp) leaq 8(%rsp), %rax leaq 40(%rsp), %rdi movq %rax, 72(%rsp) leaq 16(%rsp), %rax movq %rsi, 8(%rsp) leaq 52(%rsp), %rsi movq %rdx, 16(%rsp) leaq 24(%rsp), %rdx movq %rax, 80(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movl $1, 48(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L123 pushq 32(%rsp) .cfi_def_cfa_offset 120 leaq _Z17AddandExponentialP8Vector2DS0_S0_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 128 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 80(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 120 popq %rdx .cfi_def_cfa_offset 112 .L123: movq 88(%rsp), %rax subq %fs:40, %rax je .L125 call __stack_chk_fail@PLT .L125: addq $104, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2082: .size _Z51__device_stub__Z17AddandExponentialP8Vector2DS0_S0_P8Vector2DS0_S0_, .-_Z51__device_stub__Z17AddandExponentialP8Vector2DS0_S0_P8Vector2DS0_S0_ .globl _Z17AddandExponentialP8Vector2DS0_S0_ .type _Z17AddandExponentialP8Vector2DS0_S0_, @function _Z17AddandExponentialP8Vector2DS0_S0_: .LFB2083: .cfi_startproc endbr64 jmp _Z51__device_stub__Z17AddandExponentialP8Vector2DS0_S0_P8Vector2DS0_S0_ .cfi_endproc .LFE2083: .size _Z17AddandExponentialP8Vector2DS0_S0_, .-_Z17AddandExponentialP8Vector2DS0_S0_ .globl _Z11FeedForwardP8Vector2Di .type _Z11FeedForwardP8Vector2Di, @function _Z11FeedForwardP8Vector2Di: .LFB2033: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 addl $31, %esi movq %rdi, %rbx xorl %r9d, %r9d shrl $5, %esi xorl %r8d, %r8d movl $1, %ecx movabsq $137438953504, %rdx subq $32, %rsp .cfi_def_cfa_offset 48 movl %esi, 24(%rsp) movl $1, %esi movl $4, 20(%rsp) movq 20(%rsp), %rdi movl $1, 28(%rsp) movq %rdx, 8(%rsp) movl $1, 16(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L129 movq w1(%rip), %rdx movq output_1(%rip), %rdi movq %rbx, %rsi call _Z53__device_stub__Z19MatrixProductSharedP8Vector2DS0_S0_P8Vector2DS0_S0_ .L129: call cudaDeviceSynchronize@PLT movl 16(%rsp), %ecx movl 28(%rsp), %esi xorl %r9d, %r9d movq 8(%rsp), %rdx movq 20(%rsp), %rdi xorl %r8d, %r8d call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L130 movq b1(%rip), %rdx movq ones_transpose(%rip), %rsi movq bias_result_1(%rip), %rdi call _Z53__device_stub__Z19MatrixProductSharedP8Vector2DS0_S0_P8Vector2DS0_S0_ .L130: call cudaDeviceSynchronize@PLT movl 16(%rsp), %ecx movl 28(%rsp), %esi xorl %r9d, %r9d movl $1, 20(%rsp) movq 8(%rsp), %rdx xorl %r8d, %r8d movq 20(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L131 movq output_1(%rip), %rdi movq bias_result_1(%rip), %rdx movq %rdi, %rsi call _Z47__device_stub__Z13AddandSigmoidP8Vector2DS0_S0_P8Vector2DS0_S0_ .L131: call cudaDeviceSynchronize@PLT movl 16(%rsp), %ecx movl 28(%rsp), %esi xorl %r9d, %r9d movq 8(%rsp), %rdx movq 20(%rsp), %rdi xorl %r8d, %r8d call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L132 movq w2(%rip), %rdx movq output_1(%rip), %rsi movq output_2(%rip), %rdi call _Z53__device_stub__Z19MatrixProductSharedP8Vector2DS0_S0_P8Vector2DS0_S0_ .L132: call cudaDeviceSynchronize@PLT movl 16(%rsp), %ecx movl 28(%rsp), %esi xorl %r9d, %r9d movq 8(%rsp), %rdx movq 20(%rsp), %rdi xorl %r8d, %r8d call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L133 movq b2(%rip), %rdx movq ones_transpose(%rip), %rsi movq bias_result_2(%rip), %rdi call _Z53__device_stub__Z19MatrixProductSharedP8Vector2DS0_S0_P8Vector2DS0_S0_ .L133: call cudaDeviceSynchronize@PLT movl 16(%rsp), %ecx movl 28(%rsp), %esi xorl %r9d, %r9d movq 8(%rsp), %rdx movq 20(%rsp), %rdi xorl %r8d, %r8d call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L134 movq output_2(%rip), %rdi movq bias_result_2(%rip), %rdx movq %rdi, %rsi call _Z51__device_stub__Z17AddandExponentialP8Vector2DS0_S0_P8Vector2DS0_S0_ .L134: call cudaDeviceSynchronize@PLT movl 16(%rsp), %ecx movl 28(%rsp), %esi xorl %r9d, %r9d movl $1, 8(%rsp) movq 20(%rsp), %rdi xorl %r8d, %r8d movq 8(%rsp), %rdx call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L135 movq output_2(%rip), %rdi movq %rdi, %rsi call _Z37__device_stub__Z7SoftmaxP8Vector2DS0_P8Vector2DS0_ .L135: addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp cudaDeviceSynchronize@PLT .cfi_endproc .LFE2033: .size _Z11FeedForwardP8Vector2Di, .-_Z11FeedForwardP8Vector2Di .globl _Z53__device_stub__Z19LayerErrorCalculateP8Vector2DS0_S0_P8Vector2DS0_S0_ .type _Z53__device_stub__Z19LayerErrorCalculateP8Vector2DS0_S0_P8Vector2DS0_S0_, @function _Z53__device_stub__Z19LayerErrorCalculateP8Vector2DS0_S0_P8Vector2DS0_S0_: .LFB2084: .cfi_startproc endbr64 subq $104, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax movq %rsp, %rax movq %rdi, (%rsp) leaq 32(%rsp), %rcx movq %rax, 64(%rsp) leaq 8(%rsp), %rax leaq 40(%rsp), %rdi movq %rax, 72(%rsp) leaq 16(%rsp), %rax movq %rsi, 8(%rsp) leaq 52(%rsp), %rsi movq %rdx, 16(%rsp) leaq 24(%rsp), %rdx movq %rax, 80(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movl $1, 48(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L137 pushq 32(%rsp) .cfi_def_cfa_offset 120 leaq _Z19LayerErrorCalculateP8Vector2DS0_S0_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 128 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 80(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 120 popq %rdx .cfi_def_cfa_offset 112 .L137: movq 88(%rsp), %rax subq %fs:40, %rax je .L139 call __stack_chk_fail@PLT .L139: addq $104, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2084: .size _Z53__device_stub__Z19LayerErrorCalculateP8Vector2DS0_S0_P8Vector2DS0_S0_, .-_Z53__device_stub__Z19LayerErrorCalculateP8Vector2DS0_S0_P8Vector2DS0_S0_ .globl _Z19LayerErrorCalculateP8Vector2DS0_S0_ .type _Z19LayerErrorCalculateP8Vector2DS0_S0_, @function _Z19LayerErrorCalculateP8Vector2DS0_S0_: .LFB2085: .cfi_startproc endbr64 jmp _Z53__device_stub__Z19LayerErrorCalculateP8Vector2DS0_S0_P8Vector2DS0_S0_ .cfi_endproc .LFE2085: .size _Z19LayerErrorCalculateP8Vector2DS0_S0_, .-_Z19LayerErrorCalculateP8Vector2DS0_S0_ .globl _Z49__device_stub__Z17ApplyWeightChangeP8Vector2DfS0_P8Vector2DfS0_ .type _Z49__device_stub__Z17ApplyWeightChangeP8Vector2DfS0_P8Vector2DfS0_, @function _Z49__device_stub__Z17ApplyWeightChangeP8Vector2DfS0_P8Vector2DfS0_: .LFB2086: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movss %xmm0, 12(%rsp) leaq 48(%rsp), %rcx leaq 40(%rsp), %rdx movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rax, 80(%rsp) leaq 12(%rsp), %rax movq %rax, 88(%rsp) leaq 32(%rsp), %rax movq %rsi, 32(%rsp) leaq 68(%rsp), %rsi movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movl $1, 64(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L142 pushq 48(%rsp) .cfi_def_cfa_offset 136 leaq _Z17ApplyWeightChangeP8Vector2DfS0_(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 144 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 96(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L142: movq 104(%rsp), %rax subq %fs:40, %rax je .L144 call __stack_chk_fail@PLT .L144: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2086: .size _Z49__device_stub__Z17ApplyWeightChangeP8Vector2DfS0_P8Vector2DfS0_, .-_Z49__device_stub__Z17ApplyWeightChangeP8Vector2DfS0_P8Vector2DfS0_ .globl _Z17ApplyWeightChangeP8Vector2DfS0_ .type _Z17ApplyWeightChangeP8Vector2DfS0_, @function _Z17ApplyWeightChangeP8Vector2DfS0_: .LFB2087: .cfi_startproc endbr64 jmp _Z49__device_stub__Z17ApplyWeightChangeP8Vector2DfS0_P8Vector2DfS0_ .cfi_endproc .LFE2087: .size _Z17ApplyWeightChangeP8Vector2DfS0_, .-_Z17ApplyWeightChangeP8Vector2DfS0_ .globl _Z13BackPropagateP8Vector2DS0_i .type _Z13BackPropagateP8Vector2DS0_i, @function _Z13BackPropagateP8Vector2DS0_i: .LFB2034: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 movq %rsi, %r12 movl %edx, %esi pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 movq %rdi, %rbp pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 movl %edx, %ebx addl $31, %ebx shrl $5, %ebx subq $176, %rsp .cfi_def_cfa_offset 208 call _Z11FeedForwardP8Vector2Di movl %ebx, 24(%rsp) xorl %r9d, %r9d xorl %r8d, %r8d movl $1, 20(%rsp) movq 20(%rsp), %rdi movl $1, %ecx movabsq $137438953504, %rdx movl $1, %esi movq %rdx, 8(%rsp) movl $1, 16(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L148 movq output_2(%rip), %rdx movq layer_2_error(%rip), %rdi movq %r12, %rsi call _Z48__device_stub__Z14MatrixSubtractP8Vector2DS0_S0_P8Vector2DS0_S0_ .L148: movl %ebx, 36(%rsp) movl 16(%rsp), %ecx xorl %r9d, %r9d xorl %r8d, %r8d movl $4, 32(%rsp) movq 8(%rsp), %rdx movl $1, %esi movq 32(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L149 movq output_1(%rip), %rsi movq output_1_transpose(%rip), %rdi call _Z54__device_stub__Z23TransposeVector2DSharedP8Vector2DS0_P8Vector2DS0_ .L149: call cudaDeviceSynchronize@PLT movl 16(%rsp), %ecx xorl %r9d, %r9d xorl %r8d, %r8d movq 8(%rsp), %rdx movl $1, %esi movabsq $17179869185, %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L150 movq layer_2_error(%rip), %rdx movq output_1_transpose(%rip), %rsi movq w2_update(%rip), %rdi call _Z53__device_stub__Z19MatrixProductSharedP8Vector2DS0_S0_P8Vector2DS0_S0_ .L150: movl 16(%rsp), %ecx movq 8(%rsp), %rdx xorl %r9d, %r9d xorl %r8d, %r8d movabsq $4294967297, %rdi movl $1, %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L151 movq layer_2_error(%rip), %rdx movq ones(%rip), %rsi movq b2_update(%rip), %rdi call _Z53__device_stub__Z19MatrixProductSharedP8Vector2DS0_S0_P8Vector2DS0_S0_ .L151: movl 16(%rsp), %ecx movq 8(%rsp), %rdx xorl %r9d, %r9d xorl %r8d, %r8d movabsq $17179869185, %rdi movl $1, %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L152 movq w2(%rip), %rsi movq w2_transpose(%rip), %rdi call _Z54__device_stub__Z23TransposeVector2DSharedP8Vector2DS0_P8Vector2DS0_ .L152: call cudaDeviceSynchronize@PLT movl %ebx, 84(%rsp) movl 16(%rsp), %ecx xorl %r9d, %r9d movl $4, 80(%rsp) movq 8(%rsp), %rdx xorl %r8d, %r8d movl $1, %esi movq 80(%rsp), %rdi movl $1, 88(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L153 movq w2_transpose(%rip), %rdx movq layer_2_error(%rip), %rsi movq layer_1_error(%rip), %rdi call _Z53__device_stub__Z19MatrixProductSharedP8Vector2DS0_S0_P8Vector2DS0_S0_ .L153: call cudaDeviceSynchronize@PLT movl 16(%rsp), %ecx movl 88(%rsp), %esi xorl %r9d, %r9d movq 8(%rsp), %rdx movq 80(%rsp), %rdi xorl %r8d, %r8d call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L154 movq layer_1_error(%rip), %rdi movq output_1(%rip), %rdx movq %rdi, %rsi call _Z53__device_stub__Z19LayerErrorCalculateP8Vector2DS0_S0_P8Vector2DS0_S0_ .L154: movl %ebx, 96(%rsp) movl 16(%rsp), %ecx xorl %r9d, %r9d xorl %r8d, %r8d movl $1024, 92(%rsp) movq 8(%rsp), %rdx movl $1, %esi movq 92(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L155 movq input_transpose(%rip), %rdi movq %rbp, %rsi call _Z54__device_stub__Z23TransposeVector2DSharedP8Vector2DS0_P8Vector2DS0_ .L155: call cudaDeviceSynchronize@PLT movl 16(%rsp), %ecx xorl %r9d, %r9d xorl %r8d, %r8d movq 8(%rsp), %rdx movl $1, %esi movabsq $4398046511108, %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L156 movq layer_1_error(%rip), %rdx movq input_transpose(%rip), %rsi movq w1_update(%rip), %rdi call _Z53__device_stub__Z19MatrixProductSharedP8Vector2DS0_S0_P8Vector2DS0_S0_ .L156: movl $1073741825, %edi movl 16(%rsp), %ecx xorl %r9d, %r9d xorl %r8d, %r8d movq 8(%rsp), %rdx salq $2, %rdi movl $1, %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L157 movq layer_1_error(%rip), %rdx movq ones(%rip), %rsi movq b1_update(%rip), %rdi call _Z53__device_stub__Z19MatrixProductSharedP8Vector2DS0_S0_P8Vector2DS0_S0_ .L157: call cudaDeviceSynchronize@PLT movl 16(%rsp), %ecx xorl %r9d, %r9d xorl %r8d, %r8d movq 8(%rsp), %rdx movl $1, %esi movabsq $17179869185, %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L158 movq w2_update(%rip), %rsi movss learning_rate(%rip), %xmm0 movq w2(%rip), %rdi call _Z49__device_stub__Z17ApplyWeightChangeP8Vector2DfS0_P8Vector2DfS0_ .L158: movl 16(%rsp), %ecx movq 8(%rsp), %rdx xorl %r9d, %r9d xorl %r8d, %r8d movabsq $4294967297, %rdi movl $1, %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L159 movq b2_update(%rip), %rsi movss learning_rate(%rip), %xmm0 movq b2(%rip), %rdi call _Z49__device_stub__Z17ApplyWeightChangeP8Vector2DfS0_P8Vector2DfS0_ .L159: movl 16(%rsp), %ecx movq 8(%rsp), %rdx xorl %r9d, %r9d xorl %r8d, %r8d movabsq $4398046511105, %rdi movl $1, %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L160 movq w1_update(%rip), %rsi movss learning_rate(%rip), %xmm0 movq w1(%rip), %rdi call _Z49__device_stub__Z17ApplyWeightChangeP8Vector2DfS0_P8Vector2DfS0_ .L160: movl 16(%rsp), %ecx movq 8(%rsp), %rdx xorl %r9d, %r9d xorl %r8d, %r8d movabsq $4294967297, %rdi movl $1, %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L161 movq b1_update(%rip), %rsi movss learning_rate(%rip), %xmm0 movq b1(%rip), %rdi call _Z49__device_stub__Z17ApplyWeightChangeP8Vector2DfS0_P8Vector2DfS0_ .L161: addq $176, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 jmp cudaDeviceSynchronize@PLT .cfi_endproc .LFE2034: .size _Z13BackPropagateP8Vector2DS0_i, .-_Z13BackPropagateP8Vector2DS0_i .globl _Z40__device_stub__Z12Vector2DInfoP8Vector2DP8Vector2D .type _Z40__device_stub__Z12Vector2DInfoP8Vector2DP8Vector2D, @function _Z40__device_stub__Z12Vector2DInfoP8Vector2DP8Vector2D: .LFB2088: .cfi_startproc endbr64 subq $88, %rsp .cfi_def_cfa_offset 96 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx leaq 52(%rsp), %rsi leaq 40(%rsp), %rdi movq %fs:40, %rax movq %rax, 72(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 64(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L163 pushq 32(%rsp) .cfi_def_cfa_offset 104 leaq _Z12Vector2DInfoP8Vector2D(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 112 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 80(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 104 popq %rdx .cfi_def_cfa_offset 96 .L163: movq 72(%rsp), %rax subq %fs:40, %rax je .L165 call __stack_chk_fail@PLT .L165: addq $88, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2088: .size _Z40__device_stub__Z12Vector2DInfoP8Vector2DP8Vector2D, .-_Z40__device_stub__Z12Vector2DInfoP8Vector2DP8Vector2D .globl _Z12Vector2DInfoP8Vector2D .type _Z12Vector2DInfoP8Vector2D, @function _Z12Vector2DInfoP8Vector2D: .LFB2089: .cfi_startproc endbr64 jmp _Z40__device_stub__Z12Vector2DInfoP8Vector2DP8Vector2D .cfi_endproc .LFE2089: .size _Z12Vector2DInfoP8Vector2D, .-_Z12Vector2DInfoP8Vector2D .globl _Z59__device_stub__Z25calculateCrossEntropyLossP8Vector2DS0_S0_P8Vector2DS0_S0_ .type _Z59__device_stub__Z25calculateCrossEntropyLossP8Vector2DS0_S0_P8Vector2DS0_S0_, @function _Z59__device_stub__Z25calculateCrossEntropyLossP8Vector2DS0_S0_P8Vector2DS0_S0_: .LFB2090: .cfi_startproc endbr64 subq $104, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax movq %rsp, %rax movq %rdi, (%rsp) leaq 32(%rsp), %rcx movq %rax, 64(%rsp) leaq 8(%rsp), %rax leaq 40(%rsp), %rdi movq %rax, 72(%rsp) leaq 16(%rsp), %rax movq %rsi, 8(%rsp) leaq 52(%rsp), %rsi movq %rdx, 16(%rsp) leaq 24(%rsp), %rdx movq %rax, 80(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movl $1, 48(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L168 pushq 32(%rsp) .cfi_def_cfa_offset 120 leaq _Z25calculateCrossEntropyLossP8Vector2DS0_S0_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 128 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 80(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 120 popq %rdx .cfi_def_cfa_offset 112 .L168: movq 88(%rsp), %rax subq %fs:40, %rax je .L170 call __stack_chk_fail@PLT .L170: addq $104, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2090: .size _Z59__device_stub__Z25calculateCrossEntropyLossP8Vector2DS0_S0_P8Vector2DS0_S0_, .-_Z59__device_stub__Z25calculateCrossEntropyLossP8Vector2DS0_S0_P8Vector2DS0_S0_ .globl _Z25calculateCrossEntropyLossP8Vector2DS0_S0_ .type _Z25calculateCrossEntropyLossP8Vector2DS0_S0_, @function _Z25calculateCrossEntropyLossP8Vector2DS0_S0_: .LFB2091: .cfi_startproc endbr64 jmp _Z59__device_stub__Z25calculateCrossEntropyLossP8Vector2DS0_S0_P8Vector2DS0_S0_ .cfi_endproc .LFE2091: .size _Z25calculateCrossEntropyLossP8Vector2DS0_S0_, .-_Z25calculateCrossEntropyLossP8Vector2DS0_S0_ .section .rodata.str1.1 .LC19: .string "\nData loaded...\n" .LC20: .string "\nITeration %d error %f \n" .LC23: .string "\nIteration %d - Whole data train time : %f\n\n" .LC24: .string "\nNew iteration count : \n" .LC25: .string "%d" .LC29: .string "\nTraining has finished...\n" .LC30: .string "\nWhole data train time : %f\n\n" .LC34: .string "\n\nAccuracy : %f" .LC35: .string "\nTamam\n" .LC36: .string "Program execution time : %f\n\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2039: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $392, %rsp .cfi_def_cfa_offset 448 movq %fs:40, %rax movq %rax, 376(%rsp) xorl %eax, %eax leaq 68(%rsp), %rdi xorl %eax, %eax movl %eax, 68(%rsp) call cudaGetDeviceCount@PLT call clock@PLT movq %rax, 32(%rsp) call clock@PLT xorl %edi, %edi movq %rax, 40(%rsp) call time@PLT movl %eax, %edi call srand@PLT movl $128, %edi movl $1, 80(%rsp) call malloc@PLT movss .LC6(%rip), %xmm0 movq %rax, %rbx xorl %eax, %eax .L174: movss %xmm0, (%rbx,%rax,4) incq %rax cmpq $32, %rax jne .L174 xorl %r8d, %r8d movq %rbx, %rdi movl $1, %ecx movl $32, %edx movl $1, %esi call _Z14CreateVector2DPfiibb xorl %r8d, %r8d movl $1, %ecx movq %rbx, %rdi movl $1, %edx movl $32, %esi movq %rax, ones(%rip) call _Z14CreateVector2DPfiibb movl $128, %esi movl $32754, %edi movq %rax, ones_transpose(%rip) call _Z18CreateWeightMatrixii movl $128, %esi movl $1, %edi movq %rax, w1(%rip) call _Z18CreateWeightMatrixii xorl %r8d, %r8d xorl %ecx, %ecx xorl %edi, %edi movl $128, %edx movl $32, %esi movq %rax, b1(%rip) call _Z14CreateVector2DPfiibb xorl %r8d, %r8d xorl %ecx, %ecx xorl %edi, %edi movl $128, %edx movl $32, %esi movq %rax, bias_result_1(%rip) call _Z14CreateVector2DPfiibb xorl %r8d, %r8d xorl %ecx, %ecx xorl %edi, %edi movl $32, %edx movl $128, %esi movq %rax, output_1(%rip) call _Z14CreateVector2DPfiibb xorl %r8d, %r8d xorl %ecx, %ecx xorl %edi, %edi movl $128, %edx movl $32754, %esi movq %rax, output_1_transpose(%rip) call _Z14CreateVector2DPfiibb xorl %r8d, %r8d xorl %ecx, %ecx movl $128, %edx xorl %edi, %edi movl $1, %esi movq %rax, w1_update(%rip) call _Z14CreateVector2DPfiibb movl $32, %esi movl $128, %edi movq %rax, b1_update(%rip) call _Z18CreateWeightMatrixii xorl %ecx, %ecx xorl %r8d, %r8d movl $128, %edx xorl %edi, %edi movl $32, %esi movq %rax, w2(%rip) call _Z14CreateVector2DPfiibb movl $32, %esi movl $1, %edi movq %rax, w2_transpose(%rip) call _Z18CreateWeightMatrixii xorl %r8d, %r8d xorl %ecx, %ecx xorl %edi, %edi movl $32, %edx movl $32, %esi movq %rax, b2(%rip) call _Z14CreateVector2DPfiibb xorl %r8d, %r8d xorl %ecx, %ecx xorl %edi, %edi movl $32, %edx movl $32, %esi movq %rax, bias_result_2(%rip) call _Z14CreateVector2DPfiibb xorl %r8d, %r8d xorl %ecx, %ecx xorl %edi, %edi movl $32, %edx movl $128, %esi movq %rax, output_2(%rip) call _Z14CreateVector2DPfiibb xorl %r8d, %r8d xorl %ecx, %ecx xorl %edi, %edi movl $32, %edx movl $1, %esi movq %rax, w2_update(%rip) call _Z14CreateVector2DPfiibb xorl %r8d, %r8d xorl %ecx, %ecx xorl %edi, %edi movl $32, %edx movl $32, %esi movq %rax, b2_update(%rip) call _Z14CreateVector2DPfiibb xorl %r8d, %r8d xorl %ecx, %ecx xorl %edi, %edi movl $128, %edx movl $32, %esi movq %rax, layer_2_error(%rip) call _Z14CreateVector2DPfiibb xorl %r8d, %r8d xorl %ecx, %ecx xorl %edi, %edi movl $128, %edx movl $32, %esi movq %rax, layer_1_error(%rip) call _Z14CreateVector2DPfiibb xorl %r8d, %r8d xorl %ecx, %ecx movl $32, %edx movl $32754, %esi xorl %edi, %edi movq %rax, scalar_minus(%rip) call _Z14CreateVector2DPfiibb movq %rax, input_transpose(%rip) call _Z14load_text_datav movq %rax, %rbx call _Z15load_label_datav leaq .LC19(%rip), %rsi movl $2, %edi movq %rax, %rbp xorl %eax, %eax call __printf_chk@PLT movq %rbp, %rdi movl $32, %esi call _Z12CreateOneHotP8Vector2Di movq %rax, %r13 call _Z19load_test_text_datav movq %rax, %rbp call _Z20load_test_label_datav movl $32, %esi movq %rax, %rdi movq %rax, 24(%rsp) call _Z12CreateOneHotP8Vector2Di movq %rax, %r12 call clock@PLT movl 8(%rbx), %esi movq (%rbx), %rdi xorl %r8d, %r8d movl $1, %ecx movl $32754, %edx movq %rax, 48(%rsp) call _Z14CreateVector2DPfiibb movl 8(%rbx), %esi movq 0(%r13), %rdi xorl %r8d, %r8d movl $1, %ecx movl $32, %edx movq %rax, device_whole_data(%rip) call _Z14CreateVector2DPfiibb xorl %r8d, %r8d xorl %ecx, %ecx movl $32754, %edx movl $32, %esi xorl %edi, %edi movq %rax, device_whole_label(%rip) call _Z14CreateVector2DPfiibb xorl %r8d, %r8d xorl %ecx, %ecx movl $32, %edx movl $32, %esi xorl %edi, %edi movq %rax, batch_data(%rip) call _Z14CreateVector2DPfiibb movl 8(%rbp), %esi movq 0(%rbp), %rdi xorl %r8d, %r8d movl $1, %ecx movl $32754, %edx movq %rax, batch_label(%rip) call _Z14CreateVector2DPfiibb movl 8(%r12), %esi movq (%r12), %rdi xorl %r8d, %r8d movl $1, %ecx movl $32, %edx movq %rax, device_whole_test_data(%rip) call _Z14CreateVector2DPfiibb movsd .LC17(%rip), %xmm2 movl $300, new_iteration_count(%rip) movq %rax, device_whole_test_label_data(%rip) movq $0x000000000, 8(%rsp) movsd %xmm2, 16(%rsp) .L175: xorl %r13d, %r13d .L176: cmpl %r13d, new_iteration_count(%rip) jle .L207 movq $0x000000000, 8(%rsp) xorl %r14d, %r14d movabsq $4294967297, %rbx movabsq $137438953473, %r15 .L182: xorl %r9d, %r9d xorl %r8d, %r8d movq %rbx, %rdx movl $1, %ecx movq %rbx, %rdi movl $1, %esi movq %rbx, 108(%rsp) movl $1, 116(%rsp) movq %rbx, 96(%rsp) movl $1, 104(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L177 movq device_whole_data(%rip), %rsi movq batch_data(%rip), %rdi movl $32, %ecx movl %r14d, %edx call _Z43__device_stub__Z10PointerSetP8Vector2DS0_iiP8Vector2DS0_ii .L177: call cudaDeviceSynchronize@PLT xorl %r9d, %r9d xorl %r8d, %r8d movq %rbx, %rdx movl $1, %ecx movq %rbx, %rdi movl $1, %esi movq %rbx, 108(%rsp) movl $1, 116(%rsp) movq %rbx, 96(%rsp) movl $1, 104(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L178 movq device_whole_label(%rip), %rsi movq batch_label(%rip), %rdi movl $32, %ecx movl %r14d, %edx call _Z43__device_stub__Z10PointerSetP8Vector2DS0_iiP8Vector2DS0_ii .L178: call cudaDeviceSynchronize@PLT movq batch_label(%rip), %rsi movl $32, %edx movq batch_data(%rip), %rdi call _Z13BackPropagateP8Vector2DS0_i movl 80(%rsp), %ecx xorl %r9d, %r9d xorl %r8d, %r8d movq %rbx, %rdi movl $1, %esi movabsq $137438953504, %rax movq %rbx, 84(%rsp) movq %rax, %rdx movl $1, 92(%rsp) movq %rax, 72(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L179 movq output_2(%rip), %rdx movq batch_label(%rip), %rsi movq layer_2_error(%rip), %rdi call _Z59__device_stub__Z25calculateCrossEntropyLossP8Vector2DS0_S0_P8Vector2DS0_S0_ .L179: call cudaDeviceSynchronize@PLT xorl %r9d, %r9d xorl %r8d, %r8d movq %r15, %rdx movl $1, %ecx movq %rbx, %rdi movl $1, %esi movq %r15, 96(%rsp) movl $1, 104(%rsp) movq %rbx, 108(%rsp) movl $1, 116(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L180 movq layer_2_error(%rip), %rdi call _Z32__device_stub__Z5Sum2DP8Vector2DP8Vector2D .L180: call cudaDeviceSynchronize@PLT leaq 120(%rsp), %rdi movl $2, %r8d xorl %ecx, %ecx movl $128, %edx leaq _ZL9error_sum(%rip), %rsi movq %rdi, 56(%rsp) call cudaMemcpyFromSymbol@PLT call cudaDeviceSynchronize@PLT movq 56(%rsp), %rdi xorl %eax, %eax .L181: movss (%rdi,%rax,4), %xmm0 xorps .LC5(%rip), %xmm0 incq %rax cvtss2sd %xmm0, %xmm0 addsd 8(%rsp), %xmm0 movsd %xmm0, 8(%rsp) cmpq $32, %rax jne .L181 addl $32, %r14d cmpl $1600, %r14d jne .L182 movl %r13d, %edx leaq .LC20(%rip), %rsi movl $2, %edi movb $1, %al call __printf_chk@PLT movsd 16(%rsp), %xmm4 comisd .LC21(%rip), %xmm4 jbe .L183 movsd 8(%rsp), %xmm5 movsd %xmm5, 16(%rsp) .L183: movsd 16(%rsp), %xmm0 subsd 8(%rsp), %xmm0 cvtss2sd learning_rate(%rip), %xmm1 mulsd .LC22(%rip), %xmm0 addsd %xmm1, %xmm0 cvtsd2ss %xmm0, %xmm0 movss %xmm0, learning_rate(%rip) call clock@PLT movq 48(%rsp), %rbx movl %r13d, %edx leaq .LC23(%rip), %rsi movl $2, %edi incl %r13d subq %rbx, %rax cvtsi2sdq %rax, %xmm0 movb $1, %al divsd .LC21(%rip), %xmm0 call __printf_chk@PLT movsd 8(%rsp), %xmm7 movsd %xmm7, 16(%rsp) jmp .L176 .L207: leaq .LC24(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT leaq new_iteration_count(%rip), %rsi leaq .LC25(%rip), %rdi xorl %eax, %eax call __isoc23_scanf@PLT movl new_iteration_count(%rip), %ebx testl %ebx, %ebx jne .L175 movsd 16(%rsp), %xmm0 movsd .LC27(%rip), %xmm1 subsd 8(%rsp), %xmm0 andps .LC26(%rip), %xmm0 comisd %xmm0, %xmm1 jbe .L184 cvtss2sd learning_rate(%rip), %xmm0 movaps %xmm0, %xmm1 divsd .LC28(%rip), %xmm1 addsd %xmm1, %xmm1 subsd %xmm1, %xmm0 cvtsd2ss %xmm0, %xmm0 movss %xmm0, learning_rate(%rip) .L184: leaq .LC29(%rip), %rsi movl $2, %edi xorl %eax, %eax xorl %r14d, %r14d call __printf_chk@PLT call clock@PLT movq 40(%rsp), %rcx movl $2, %edi leaq .LC30(%rip), %rsi subq %rcx, %rax cvtsi2sdq %rax, %xmm0 movb $1, %al divsd .LC21(%rip), %xmm0 call __printf_chk@PLT movl 12(%rbp), %edx xorl %r8d, %r8d xorl %ecx, %ecx movl $32, %esi xorl %edi, %edi xorl %ebp, %ebp call _Z14CreateVector2DPfiibb movl 12(%r12), %edx xorl %r8d, %r8d xorl %ecx, %ecx movl $32, %esi xorl %edi, %edi movq %rax, 8(%rsp) call _Z14CreateVector2DPfiibb movq %rax, %r15 .L186: movl 8(%r12), %eax movl $32, %ecx cltd idivl %ecx cmpl %ebp, %eax jle .L208 xorl %r9d, %r9d xorl %r8d, %r8d movl $1, %ecx movl $1, %esi movabsq $4294967297, %rdi movl $1, 116(%rsp) movq %rdi, %rdx movq %rdi, 108(%rsp) movq %rdi, 96(%rsp) movl $1, 104(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L187 movl %ebp, %edx movq 8(%rsp), %rdi movl $32, %ecx movq device_whole_test_data(%rip), %rsi sall $5, %edx call _Z43__device_stub__Z10PointerSetP8Vector2DS0_iiP8Vector2DS0_ii .L187: call cudaDeviceSynchronize@PLT xorl %r9d, %r9d xorl %r8d, %r8d movl $1, %ecx movabsq $4294967297, %rdi movl $1, %esi movl $1, 116(%rsp) movq %rdi, %rdx movq %rdi, 108(%rsp) movq %rdi, 96(%rsp) movl $1, 104(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L188 movl %ebp, %edx movq device_whole_test_label_data(%rip), %rsi movl $32, %ecx movq %r15, %rdi sall $5, %edx call _Z43__device_stub__Z10PointerSetP8Vector2DS0_iiP8Vector2DS0_ii .L188: call cudaDeviceSynchronize@PLT movq 8(%rsp), %rdi movl $32, %esi call _Z11FeedForwardP8Vector2Di xorl %r9d, %r9d xorl %r8d, %r8d movl $1, %ecx movabsq $137438953473, %rdx movl $1, %esi movabsq $4294967297, %rdi movl $1, 104(%rsp) movq %rdx, 96(%rsp) movq %rdi, 108(%rsp) movl $1, 116(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L189 movq output_2(%rip), %rdi call _Z35__device_stub__Z8ArgMax2DP8Vector2DP8Vector2D .L189: call cudaDeviceSynchronize@PLT leaq 248(%rsp), %r13 xorl %ecx, %ecx movl $128, %edx movl $2, %r8d leaq _ZL14arg_max_result(%rip), %rsi movq %r13, %rdi call cudaMemcpyFromSymbol@PLT call cudaDeviceSynchronize@PLT movq 24(%rsp), %rcx movsd .LC32(%rip), %xmm1 xorl %edx, %edx movl 12(%rcx), %eax imull %ebp, %eax cltq salq $7, %rax addq (%rcx), %rax .L193: cvtsi2ssl 0(%r13,%rdx), %xmm0 subss (%rax,%rdx), %xmm0 andps .LC31(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 comisd %xmm0, %xmm1 jbe .L205 incl %ebx jmp .L192 .L205: incl %r14d .L192: addq $4, %rdx cmpq $128, %rdx jne .L193 incl %ebp jmp .L186 .L208: cvtsi2ssl %ebx, %xmm0 addl %r14d, %ebx leaq .LC34(%rip), %rsi movb $1, %al cvtsi2ssl %ebx, %xmm1 movl $2, %edi divss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 mulsd .LC33(%rip), %xmm0 call __printf_chk@PLT leaq .LC35(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT call cudaDeviceReset@PLT call clock@PLT movq 32(%rsp), %rbx movl $2, %edi leaq .LC36(%rip), %rsi subq %rbx, %rax cvtsi2sdq %rax, %xmm0 movb $1, %al divsd .LC21(%rip), %xmm0 call __printf_chk@PLT movq 376(%rsp), %rax subq %fs:40, %rax je .L195 call __stack_chk_fail@PLT .L195: addq $392, %rsp .cfi_def_cfa_offset 56 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2039: .size main, .-main .section .rodata.str1.1 .LC37: .string "_Z25calculateCrossEntropyLossP8Vector2DS0_S0_" .LC38: .string "_Z12Vector2DInfoP8Vector2D" .LC39: .string "_Z17ApplyWeightChangeP8Vector2DfS0_" .LC40: .string "_Z19LayerErrorCalculateP8Vector2DS0_S0_" .LC41: .string "_Z17AddandExponentialP8Vector2DS0_S0_" .LC42: .string "_Z13AddandSigmoidP8Vector2DS0_S0_" .LC43: .string "_Z10PointerSetP8Vector2DS0_ii" .LC44: .string "_Z7SoftmaxP8Vector2DS0_" .LC45: .string "_Z8ArgMax2DP8Vector2D" .LC46: .string "_Z5Sum2DP8Vector2D" .LC47: .string "_Z15DisplayVector2DP8Vector2D" .LC48: .string "_Z23TransposeVector2DSharedP8Vector2DS0_" .LC49: .string "_Z19MatrixProductSharedP8Vector2DS0_S0_" .LC50: .string "_Z14MatrixSubtractP8Vector2DS0_S0_" .LC51: .string "error_sum" .LC52: .string "arg_max_result" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2093: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC37(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z25calculateCrossEntropyLossP8Vector2DS0_S0_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC38(%rip), %rdx movq %rbx, %rdi leaq _Z12Vector2DInfoP8Vector2D(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC39(%rip), %rdx movq %rbx, %rdi leaq _Z17ApplyWeightChangeP8Vector2DfS0_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC40(%rip), %rdx movq %rbx, %rdi leaq _Z19LayerErrorCalculateP8Vector2DS0_S0_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC41(%rip), %rdx movq %rbx, %rdi leaq _Z17AddandExponentialP8Vector2DS0_S0_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC42(%rip), %rdx movq %rbx, %rdi leaq _Z13AddandSigmoidP8Vector2DS0_S0_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC43(%rip), %rdx movq %rbx, %rdi leaq _Z10PointerSetP8Vector2DS0_ii(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC44(%rip), %rdx movq %rbx, %rdi leaq _Z7SoftmaxP8Vector2DS0_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi leaq .LC45(%rip), %rdx pushq $0 .cfi_def_cfa_offset 24 movq %rdx, %rcx xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq _Z8ArgMax2DP8Vector2D(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC46(%rip), %rdx orl $-1, %r8d leaq _Z5Sum2DP8Vector2D(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC47(%rip), %rdx orl $-1, %r8d leaq _Z15DisplayVector2DP8Vector2D(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC48(%rip), %rdx orl $-1, %r8d leaq _Z23TransposeVector2DSharedP8Vector2DS0_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC49(%rip), %rdx orl $-1, %r8d leaq _Z19MatrixProductSharedP8Vector2DS0_S0_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC50(%rip), %rdx orl $-1, %r8d leaq _Z14MatrixSubtractP8Vector2DS0_S0_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r8d, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC51(%rip), %rdx movl $128, %r9d leaq _ZL9error_sum(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC52(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $128, %r9d leaq _ZL14arg_max_result(%rip), %rsi call __cudaRegisterVar@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2093: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .globl new_iteration_count .bss .align 4 .type new_iteration_count, @object .size new_iteration_count, 4 new_iteration_count: .zero 4 .globl device_whole_test_label_data .align 8 .type device_whole_test_label_data, @object .size device_whole_test_label_data, 8 device_whole_test_label_data: .zero 8 .globl device_whole_test_data .align 8 .type device_whole_test_data, @object .size device_whole_test_data, 8 device_whole_test_data: .zero 8 .globl batch_label .align 8 .type batch_label, @object .size batch_label, 8 batch_label: .zero 8 .globl batch_data .align 8 .type batch_data, @object .size batch_data, 8 batch_data: .zero 8 .globl scalar_minus .align 8 .type scalar_minus, @object .size scalar_minus, 8 scalar_minus: .zero 8 .globl w2_transpose .align 8 .type w2_transpose, @object .size w2_transpose, 8 w2_transpose: .zero 8 .globl device_input .align 8 .type device_input, @object .size device_input, 8 device_input: .zero 8 .globl device_whole_data .align 8 .type device_whole_data, @object .size device_whole_data, 8 device_whole_data: .zero 8 .globl device_whole_label .align 8 .type device_whole_label, @object .size device_whole_label, 8 device_whole_label: .zero 8 .globl label_data .align 8 .type label_data, @object .size label_data, 8 label_data: .zero 8 .globl input_transpose .align 8 .type input_transpose, @object .size input_transpose, 8 input_transpose: .zero 8 .globl output_1_transpose .align 8 .type output_1_transpose, @object .size output_1_transpose, 8 output_1_transpose: .zero 8 .globl b2_update .align 8 .type b2_update, @object .size b2_update, 8 b2_update: .zero 8 .globl b1_update .align 8 .type b1_update, @object .size b1_update, 8 b1_update: .zero 8 .globl w2_update .align 8 .type w2_update, @object .size w2_update, 8 w2_update: .zero 8 .globl w1_update .align 8 .type w1_update, @object .size w1_update, 8 w1_update: .zero 8 .globl layer_1_error .align 8 .type layer_1_error, @object .size layer_1_error, 8 layer_1_error: .zero 8 .globl layer_2_error .align 8 .type layer_2_error, @object .size layer_2_error, 8 layer_2_error: .zero 8 .globl ones_transpose .align 8 .type ones_transpose, @object .size ones_transpose, 8 ones_transpose: .zero 8 .globl ones .align 8 .type ones, @object .size ones, 8 ones: .zero 8 .globl bias_result_2 .align 8 .type bias_result_2, @object .size bias_result_2, 8 bias_result_2: .zero 8 .globl bias_result_1 .align 8 .type bias_result_1, @object .size bias_result_1, 8 bias_result_1: .zero 8 .globl output_2 .align 8 .type output_2, @object .size output_2, 8 output_2: .zero 8 .globl output_1 .align 8 .type output_1, @object .size output_1, 8 output_1: .zero 8 .globl b2 .align 8 .type b2, @object .size b2, 8 b2: .zero 8 .globl b1 .align 8 .type b1, @object .size b1, 8 b1: .zero 8 .globl w2 .align 8 .type w2, @object .size w2, 8 w2: .zero 8 .globl w1 .align 8 .type w1, @object .size w1, 8 w1: .zero 8 .local _ZL14arg_max_result .comm _ZL14arg_max_result,128,32 .local _ZL9error_sum .comm _ZL9error_sum,128,32 .globl device_matrix_location .align 8 .type device_matrix_location, @object .size device_matrix_location, 8 device_matrix_location: .zero 8 .globl learning_rate .data .align 4 .type learning_rate, @object .size learning_rate, 4 learning_rate: .long 953267991 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC3: .long 0 .long 1040187392 .align 8 .LC4: .long 0 .long 1073741824 .section .rodata.cst16,"aM",@progbits,16 .align 16 .LC5: .long -2147483648 .long 0 .long 0 .long 0 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC6: .long 1065353216 .section .rodata.cst8 .align 8 .LC17: .long -402653184 .long 1110919286 .align 8 .LC21: .long 0 .long 1093567616 .align 8 .LC22: .long -500134854 .long 1044740494 .section .rodata.cst16 .align 16 .LC26: .long -1 .long 2147483647 .long 0 .long 0 .section .rodata.cst8 .align 8 .LC27: .long -1998362383 .long 1055193269 .align 8 .LC28: .long 0 .long 1076101120 .section .rodata.cst16 .align 16 .LC31: .long 2147483647 .long 0 .long 0 .long 0 .section .rodata.cst8 .align 8 .LC32: .long -1717986918 .long 1069128089 .align 8 .LC33: .long 0 .long 1079574528 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z25calculateCrossEntropyLossP8Vector2DS0_S0_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ MOV R3, c[0x0][0x174] ; /* 0x00005d0000037a02 */ /* 0x000fe20000000f00 */ /*0020*/ IMAD.MOV.U32 R24, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff187624 */ /* 0x000fe200078e00ff */ /*0030*/ MOV R25, c[0x0][0x16c] ; /* 0x00005b0000197a02 */ /* 0x000fe20000000f00 */ /*0040*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff027624 */ /* 0x000fe200078e00ff */ /*0050*/ ULDC.64 UR36, c[0x0][0x118] ; /* 0x0000460000247ab9 */ /* 0x000fe20000000a00 */ /*0060*/ IADD3 R1, R1, -0x10, RZ ; /* 0xfffffff001017810 */ /* 0x000fe20007ffe0ff */ /*0070*/ UMOV UR6, 0xc ; /* 0x0000000c00067882 */ /* 0x000fe20000000000 */ /*0080*/ LDG.E.CONSTANT R24, [R24.64+0xc] ; /* 0x00000c2418187981 */ /* 0x000ea2000c1e9900 */ /*0090*/ ULDC.64 UR4, c[0x0][0x168] ; /* 0x00005a0000047ab9 */ /* 0x000fe40000000a00 */ /*00a0*/ ULDC.64 UR8, c[0x0][0x170] ; /* 0x00005c0000087ab9 */ /* 0x000fe20000000a00 */ /*00b0*/ LDG.E.CONSTANT R3, [R2.64+0xc] ; /* 0x00000c2402037981 */ /* 0x000ea2000c1e9900 */ /*00c0*/ UIADD3 UR4, UP0, UR6, UR4, URZ ; /* 0x0000000406047290 */ /* 0x000fc4000ff1e03f */ /*00d0*/ UIADD3 UR6, UP1, UR6, UR8, URZ ; /* 0x0000000806067290 */ /* 0x000fe4000ff3e03f */ /*00e0*/ UIADD3.X UR5, URZ, UR5, URZ, UP0, !UPT ; /* 0x000000053f057290 */ /* 0x000fe400087fe43f */ /*00f0*/ UIADD3.X UR7, URZ, UR9, URZ, UP1, !UPT ; /* 0x000000093f077290 */ /* 0x000fe20008ffe43f */ /*0100*/ IMAD.U32 R18, RZ, RZ, UR4 ; /* 0x00000004ff127e24 */ /* 0x000fe2000f8e00ff */ /*0110*/ MOV R16, UR6 ; /* 0x0000000600107c02 */ /* 0x000fe40008000f00 */ /*0120*/ IMAD.U32 R19, RZ, RZ, UR5 ; /* 0x00000005ff137e24 */ /* 0x000fe4000f8e00ff */ /*0130*/ MOV R17, UR7 ; /* 0x0000000700117c02 */ /* 0x000fc40008000f00 */ /*0140*/ ISETP.NE.AND P0, PT, R24, R3, PT ; /* 0x000000031800720c */ /* 0x004fda0003f05270 */ /*0150*/ @P0 BRA 0x1a0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*0160*/ LDG.E.CONSTANT R0, [R16.64+-0x4] ; /* 0xfffffc2410007981 */ /* 0x000ea8000c1e9900 */ /*0170*/ LDG.E.CONSTANT R25, [R18.64+-0x4] ; /* 0xfffffc2412197981 */ /* 0x000ea4000c1e9900 */ /*0180*/ ISETP.NE.AND P0, PT, R25, R0, PT ; /* 0x000000001900720c */ /* 0x004fda0003f05270 */ /*0190*/ @!P0 BRA 0x280 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*01a0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*01b0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x88] ; /* 0x01002200ff047624 */ /* 0x000fe200078e00ff */ /*01c0*/ MOV R5, c[0x4][0x8c] ; /* 0x0100230000057a02 */ /* 0x000fe20000000f00 */ /*01d0*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*01e0*/ LDC.64 R2, c[0x4][R0] ; /* 0x0100000000027b82 */ /* 0x00006c0000000a00 */ /*01f0*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fe40000000000 */ /*0200*/ MOV R11, 0x270 ; /* 0x00000270000b7802 */ /* 0x000fe40000000f00 */ /*0210*/ MOV R20, 0x1f0 ; /* 0x000001f000147802 */ /* 0x000fe40000000f00 */ /*0220*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0230*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x001fc40000000f00 */ /*0240*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*0250*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*0260*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x002fea0003c00000 */ /*0270*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0280*/ S2UR UR4, SR_CTAID.X ; /* 0x00000000000479c3 */ /* 0x000e220000002500 */ /*0290*/ S2R R30, SR_CTAID.Y ; /* 0x00000000001e7919 */ /* 0x000e620000002600 */ /*02a0*/ IMAD.MOV.U32 R26, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff1a7624 */ /* 0x000fe200078e00ff */ /*02b0*/ BSSY B6, 0x5b0 ; /* 0x000002f000067945 */ /* 0x000fe40003800000 */ /*02c0*/ S2R R5, SR_TID.Y ; /* 0x0000000000057919 */ /* 0x000e640000002200 */ /*02d0*/ SHF.L.U32 R0, R26, 0x2, RZ ; /* 0x000000021a007819 */ /* 0x000fe400000006ff */ /*02e0*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e220000002100 */ /*02f0*/ IMAD R30, R30, c[0x0][0x4], R5 ; /* 0x000001001e1e7a24 */ /* 0x002fc400078e0205 */ /*0300*/ IMAD R3, R0, UR4, R3 ; /* 0x0000000400037c24 */ /* 0x001fc8000f8e0203 */ /*0310*/ IMAD R30, R24, R30, R3 ; /* 0x0000001e181e7224 */ /* 0x000fca00078e0203 */ /*0320*/ ISETP.NE.AND P0, PT, R30, RZ, PT ; /* 0x000000ff1e00720c */ /* 0x000fda0003f05270 */ /*0330*/ @P0 BRA 0x5a0 ; /* 0x0000026000000947 */ /* 0x000fea0003800000 */ /*0340*/ SHF.R.S32.HI R3, RZ, 0x1f, R24 ; /* 0x0000001fff037819 */ /* 0x000fe20000011418 */ /*0350*/ IMAD.MOV.U32 R27, RZ, RZ, c[0x0][0x4] ; /* 0x00000100ff1b7624 */ /* 0x000fe400078e00ff */ /*0360*/ IMAD R26, R26, c[0x0][0xc], RZ ; /* 0x000003001a1a7a24 */ /* 0x000fe200078e02ff */ /*0370*/ LEA.HI R3, R3, R24, RZ, 0x2 ; /* 0x0000001803037211 */ /* 0x000fe200078f10ff */ /*0380*/ IMAD R27, R27, c[0x0][0x10], RZ ; /* 0x000004001b1b7a24 */ /* 0x000fc600078e02ff */ /*0390*/ SHF.R.S32.HI R3, RZ, 0x2, R3 ; /* 0x00000002ff037819 */ /* 0x000fe40000011403 */ /*03a0*/ ISETP.GE.U32.AND P1, PT, R27, R25, PT ; /* 0x000000191b00720c */ /* 0x000fe40003f26070 */ /*03b0*/ ISETP.GE.U32.AND P0, PT, R26, R3, PT ; /* 0x000000031a00720c */ /* 0x000fda0003f06070 */ /*03c0*/ @P0 BRA P1, 0x5a0 ; /* 0x000001d000000947 */ /* 0x000fea0000800000 */ /*03d0*/ MOV R28, 0x0 ; /* 0x00000000001c7802 */ /* 0x000fe20000000f00 */ /*03e0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x94] ; /* 0x01002500ff057624 */ /* 0x000fe200078e00ff */ /*03f0*/ IADD3 R23, P0, R1, c[0x0][0x20], RZ ; /* 0x0000080001177a10 */ /* 0x000fe20007f1e0ff */ /*0400*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*0410*/ LDC.64 R2, c[0x4][R28] ; /* 0x010000001c027b82 */ /* 0x0000620000000a00 */ /*0420*/ MOV R4, c[0x4][0x90] ; /* 0x0100240000047a02 */ /* 0x000fe40000000f00 */ /*0430*/ IADD3.X R22, RZ, c[0x0][0x24], RZ, P0, !PT ; /* 0x00000900ff167a10 */ /* 0x000fca00007fe4ff */ /*0440*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fc60000000000 */ /*0450*/ MOV R11, 0x4c0 ; /* 0x000004c0000b7802 */ /* 0x000fe40000000f00 */ /*0460*/ MOV R20, 0x440 ; /* 0x0000044000147802 */ /* 0x000fe40000000f00 */ /*0470*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fc40000000f00 */ /*0480*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0490*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*04a0*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*04b0*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x003fea0003c00000 */ /*04c0*/ STL.128 [R1], R24 ; /* 0x0000001801007387 */ /* 0x0001e20000100c00 */ /*04d0*/ LDC.64 R28, c[0x4][R28] ; /* 0x010000001c1c7b82 */ /* 0x000e620000000a00 */ /*04e0*/ IMAD.MOV.U32 R6, RZ, RZ, R23 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0017 */ /*04f0*/ MOV R7, R22 ; /* 0x0000001600077202 */ /* 0x000fe20000000f00 */ /*0500*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x28] ; /* 0x01000a00ff047624 */ /* 0x000fe200078e00ff */ /*0510*/ MOV R5, c[0x4][0x2c] ; /* 0x01000b0000057a02 */ /* 0x000fc80000000f00 */ /*0520*/ LEPC R2 ; /* 0x000000000002734e */ /* 0x000fc60000000000 */ /*0530*/ MOV R9, 0x5a0 ; /* 0x000005a000097802 */ /* 0x000fe40000000f00 */ /*0540*/ MOV R20, 0x520 ; /* 0x0000052000147802 */ /* 0x000fe40000000f00 */ /*0550*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0560*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fc40000000f00 */ /*0570*/ IADD3 R20, P0, P1, -R20, R9, R2 ; /* 0x0000000914147210 */ /* 0x000fc8000791e102 */ /*0580*/ IADD3.X R21, ~R0, R21, R3, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2503 */ /*0590*/ CALL.ABS.NOINC R28 ; /* 0x000000001c007343 */ /* 0x003fea0003c00000 */ /*05a0*/ BSYNC B6 ; /* 0x0000000000067941 */ /* 0x000fea0003800000 */ /*05b0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff037624 */ /* 0x000fe400078e00ff */ /*05c0*/ IMAD R24, R24, R25, RZ ; /* 0x0000001918187224 */ /* 0x000fe400078e02ff */ /*05d0*/ IMAD R3, R3, 0x3, R30 ; /* 0x0000000303037824 */ /* 0x000fca00078e021e */ /*05e0*/ ISETP.GE.U32.AND P0, PT, R3, R24, PT ; /* 0x000000180300720c */ /* 0x000fda0003f06070 */ /*05f0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0600*/ LDG.E.64.CONSTANT R16, [R16.64+-0xc] ; /* 0xfffff42410107981 */ /* 0x000ea8000c1e9b00 */ /*0610*/ LDG.E.64.CONSTANT R18, [R18.64+-0xc] ; /* 0xfffff42412127981 */ /* 0x000ee2000c1e9b00 */ /*0620*/ MOV R4, c[0x0][0x160] ; /* 0x0000580000047a02 */ /* 0x000fe40000000f00 */ /*0630*/ MOV R5, c[0x0][0x164] ; /* 0x0000590000057a02 */ /* 0x000fcc0000000f00 */ /*0640*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000002404047981 */ /* 0x000f22000c1e9b00 */ /*0650*/ IMAD.WIDE R8, R30, 0x4, R16 ; /* 0x000000041e087825 */ /* 0x004fca00078e0210 */ /*0660*/ LD.E R2, [R8.64] ; /* 0x0000002408027980 */ /* 0x000ea2000c101900 */ /*0670*/ IMAD.WIDE R6, R30, 0x4, R18 ; /* 0x000000041e067825 */ /* 0x008fcc00078e0212 */ /*0680*/ LD.E R6, [R6.64] ; /* 0x0000002406067980 */ /* 0x0000e2000c101900 */ /*0690*/ FSETP.GEU.AND P0, PT, R2, 1.175494350822287508e-38, PT ; /* 0x008000000200780b */ /* 0x004fda0003f0e000 */ /*06a0*/ @!P0 FMUL R2, R2, 8388608 ; /* 0x4b00000002028820 */ /* 0x000fca0000400000 */ /*06b0*/ IADD3 R0, R2, -0x3f2aaaab, RZ ; /* 0xc0d5555502007810 */ /* 0x000fc80007ffe0ff */ /*06c0*/ LOP3.LUT R11, R0, 0xff800000, RZ, 0xc0, !PT ; /* 0xff800000000b7812 */ /* 0x000fe400078ec0ff */ /*06d0*/ MOV R0, 0x3e055027 ; /* 0x3e05502700007802 */ /* 0x000fc60000000f00 */ /*06e0*/ IMAD.IADD R10, R2, 0x1, -R11 ; /* 0x00000001020a7824 */ /* 0x000fc800078e0a0b */ /*06f0*/ FADD R9, R10, -1 ; /* 0xbf8000000a097421 */ /* 0x000fc80000000000 */ /*0700*/ FFMA R8, R9, -R0, 0.14084610342979431152 ; /* 0x3e1039f609087423 */ /* 0x000fc80000000800 */ /*0710*/ FFMA R8, R9, R8, -0.12148627638816833496 ; /* 0xbdf8cdcc09087423 */ /* 0x000fc80000000008 */ /*0720*/ FFMA R8, R9, R8, 0.13980610668659210205 ; /* 0x3e0f295509087423 */ /* 0x000fc80000000008 */ /*0730*/ FFMA R8, R9, R8, -0.16684235632419586182 ; /* 0xbe2ad8b909087423 */ /* 0x000fc80000000008 */ /*0740*/ FFMA R8, R9, R8, 0.20012299716472625732 ; /* 0x3e4ced0b09087423 */ /* 0x000fc80000000008 */ /*0750*/ FFMA R8, R9, R8, -0.24999669194221496582 ; /* 0xbe7fff2209087423 */ /* 0x000fe20000000008 */ /*0760*/ ISETP.GE.U32.AND P1, PT, R2, 0x7f800000, PT ; /* 0x7f8000000200780c */ /* 0x000fc60003f26070 */ /*0770*/ FFMA R8, R9, R8, 0.33333182334899902344 ; /* 0x3eaaaa7809087423 */ /* 0x000fc80000000008 */ /*0780*/ FFMA R10, R9.reuse, R8, -0.5 ; /* 0xbf000000090a7423 */ /* 0x040fe20000000008 */ /*0790*/ FSEL R7, RZ, -23, P0 ; /* 0xc1b80000ff077808 */ /* 0x001fe40000000000 */ /*07a0*/ I2FP.F32.S32 R8, R11 ; /* 0x0000000b00087245 */ /* 0x000fe20000201400 */ /*07b0*/ FMUL R10, R9, R10 ; /* 0x0000000a090a7220 */ /* 0x000fc80000400000 */ /*07c0*/ FFMA R10, R9, R10, R9 ; /* 0x0000000a090a7223 */ /* 0x000fe20000000009 */ /*07d0*/ FFMA R7, R8, 1.1920928955078125e-07, R7 ; /* 0x3400000008077823 */ /* 0x000fe20000000007 */ /*07e0*/ @P1 MOV R9, 0x7f800000 ; /* 0x7f80000000091802 */ /* 0x000fc60000000f00 */ /*07f0*/ FFMA R7, R7, 0.69314718246459960938, R10 ; /* 0x3f31721807077823 */ /* 0x000fe2000000000a */ /*0800*/ FSETP.NEU.AND P0, PT, R2.reuse, RZ, PT ; /* 0x000000ff0200720b */ /* 0x040fe20003f0d000 */ /*0810*/ @P1 FFMA R7, R2, R9, +INF ; /* 0x7f80000002071423 */ /* 0x000fe20000000009 */ /*0820*/ SHF.R.S32.HI R11, RZ, 0x1f, R30 ; /* 0x0000001fff0b7819 */ /* 0x000fe4000001141e */ /*0830*/ LEA R12, P1, R30.reuse, R4, 0x2 ; /* 0x000000041e0c7211 */ /* 0x050fe400078210ff */ /*0840*/ FSEL R9, R7, -INF , P0 ; /* 0xff80000007097808 */ /* 0x000fe40000000000 */ /*0850*/ IADD3 R7, R30.reuse, c[0x0][0x0], RZ ; /* 0x000000001e077a10 */ /* 0x040fe40007ffe0ff */ /*0860*/ LEA.HI.X R13, R30, R5, R11, 0x2, P1 ; /* 0x000000051e0d7211 */ /* 0x000fe200008f140b */ /*0870*/ FMUL R15, R6, R9 ; /* 0x00000009060f7220 */ /* 0x008fc40000400000 */ /*0880*/ IMAD.WIDE.U32 R10, R7, 0x4, R16 ; /* 0x00000004070a7825 */ /* 0x000fc600078e0010 */ /*0890*/ ST.E [R12.64], R15 ; /* 0x0000000f0c007985 */ /* 0x0001e8000c101924 */ /*08a0*/ LD.E R2, [R10.64] ; /* 0x000000240a027980 */ /* 0x000ea2000c101900 */ /*08b0*/ IMAD.WIDE.U32 R8, R7, 0x4, R18 ; /* 0x0000000407087825 */ /* 0x000fcc00078e0012 */ /*08c0*/ LD.E R8, [R8.64] ; /* 0x0000002408087980 */ /* 0x0002e2000c101900 */ /*08d0*/ FSETP.GEU.AND P0, PT, R2, 1.175494350822287508e-38, PT ; /* 0x008000000200780b */ /* 0x004fda0003f0e000 */ /*08e0*/ @!P0 FMUL R2, R2, 8388608 ; /* 0x4b00000002028820 */ /* 0x000fca0000400000 */ /*08f0*/ IADD3 R6, R2, -0x3f2aaaab, RZ ; /* 0xc0d5555502067810 */ /* 0x000fc80007ffe0ff */ /*0900*/ LOP3.LUT R21, R6, 0xff800000, RZ, 0xc0, !PT ; /* 0xff80000006157812 */ /* 0x000fca00078ec0ff */ /*0910*/ IMAD.IADD R6, R2, 0x1, -R21 ; /* 0x0000000102067824 */ /* 0x000fc800078e0a15 */ /*0920*/ FADD R23, R6, -1 ; /* 0xbf80000006177421 */ /* 0x000fc80000000000 */ /*0930*/ FFMA R6, R23, -R0, 0.14084610342979431152 ; /* 0x3e1039f617067423 */ /* 0x000fc80000000800 */ /*0940*/ FFMA R6, R23, R6, -0.12148627638816833496 ; /* 0xbdf8cdcc17067423 */ /* 0x000fc80000000006 */ /*0950*/ FFMA R6, R23, R6, 0.13980610668659210205 ; /* 0x3e0f295517067423 */ /* 0x000fc80000000006 */ /*0960*/ FFMA R6, R23, R6, -0.16684235632419586182 ; /* 0xbe2ad8b917067423 */ /* 0x000fc80000000006 */ /*0970*/ FFMA R6, R23, R6, 0.20012299716472625732 ; /* 0x3e4ced0b17067423 */ /* 0x000fe20000000006 */ /*0980*/ ISETP.GE.U32.AND P1, PT, R2, 0x7f800000, PT ; /* 0x7f8000000200780c */ /* 0x000fc60003f26070 */ /*0990*/ FFMA R6, R23, R6, -0.24999669194221496582 ; /* 0xbe7fff2217067423 */ /* 0x000fc80000000006 */ /*09a0*/ FFMA R6, R23, R6, 0.33333182334899902344 ; /* 0x3eaaaa7817067423 */ /* 0x000fe20000000006 */ /*09b0*/ I2FP.F32.S32 R21, R21 ; /* 0x0000001500157245 */ /* 0x000fc60000201400 */ /*09c0*/ FFMA R10, R23, R6, -0.5 ; /* 0xbf000000170a7423 */ /* 0x000fe20000000006 */ /*09d0*/ FSEL R6, RZ, -23, P0 ; /* 0xc1b80000ff067808 */ /* 0x000fc60000000000 */ /*09e0*/ FMUL R10, R23, R10 ; /* 0x0000000a170a7220 */ /* 0x000fe20000400000 */ /*09f0*/ @P1 MOV R9, 0x7f800000 ; /* 0x7f80000000091802 */ /* 0x002fe20000000f00 */ /*0a00*/ FFMA R6, R21, 1.1920928955078125e-07, R6 ; /* 0x3400000015067823 */ /* 0x000fe40000000006 */ /*0a10*/ FFMA R23, R23, R10, R23 ; /* 0x0000000a17177223 */ /* 0x000fe20000000017 */ /*0a20*/ FSETP.NEU.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720b */ /* 0x000fc60003f0d000 */ /*0a30*/ FFMA R6, R6, 0.69314718246459960938, R23 ; /* 0x3f31721806067823 */ /* 0x000fe20000000017 */ /*0a40*/ @P1 FFMA R6, R2, R9, +INF ; /* 0x7f80000002061423 */ /* 0x000fe20000000009 */ /*0a50*/ LEA R12, P1, R7.reuse, R4, 0x2 ; /* 0x00000004070c7211 */ /* 0x041fe400078210ff */ /*0a60*/ IADD3 R9, R7.reuse, c[0x0][0x0], RZ ; /* 0x0000000007097a10 */ /* 0x040fe40007ffe0ff */ /*0a70*/ FSEL R11, R6, -INF , P0 ; /* 0xff800000060b7808 */ /* 0x000fe40000000000 */ /*0a80*/ LEA.HI.X R13, R7, R5, RZ, 0x2, P1 ; /* 0x00000005070d7211 */ /* 0x000fc600008f14ff */ /*0a90*/ FMUL R15, R8, R11 ; /* 0x0000000b080f7220 */ /* 0x008fe20000400000 */ /*0aa0*/ IMAD.WIDE.U32 R10, R9, 0x4, R16 ; /* 0x00000004090a7825 */ /* 0x000fc800078e0010 */ /*0ab0*/ ST.E [R12.64], R15 ; /* 0x0000000f0c007985 */ /* 0x000fe8000c101924 */ /*0ac0*/ LD.E R8, [R10.64] ; /* 0x000000240a087980 */ /* 0x000ea2000c101900 */ /*0ad0*/ IMAD.WIDE.U32 R6, R9, 0x4, R18 ; /* 0x0000000409067825 */ /* 0x000fca00078e0012 */ /*0ae0*/ LD.E R2, [R6.64] ; /* 0x0000002406027980 */ /* 0x0000e2000c101900 */ /*0af0*/ IMAD.WIDE.U32 R16, R3, 0x4, R16 ; /* 0x0000000403107825 */ /* 0x000fc800078e0010 */ /*0b00*/ IMAD.WIDE.U32 R18, R3, 0x4, R18 ; /* 0x0000000403127825 */ /* 0x000fe200078e0012 */ /*0b10*/ FSETP.GEU.AND P0, PT, R8, 1.175494350822287508e-38, PT ; /* 0x008000000800780b */ /* 0x004fda0003f0e000 */ /*0b20*/ @!P0 FMUL R8, R8, 8388608 ; /* 0x4b00000008088820 */ /* 0x000fca0000400000 */ /*0b30*/ IADD3 R14, R8, -0x3f2aaaab, RZ ; /* 0xc0d55555080e7810 */ /* 0x000fc80007ffe0ff */ /*0b40*/ LOP3.LUT R21, R14, 0xff800000, RZ, 0xc0, !PT ; /* 0xff8000000e157812 */ /* 0x000fc800078ec0ff */ /*0b50*/ IADD3 R14, R8, -R21, RZ ; /* 0x80000015080e7210 */ /* 0x000fca0007ffe0ff */ /*0b60*/ FADD R23, R14, -1 ; /* 0xbf8000000e177421 */ /* 0x000fc80000000000 */ /*0b70*/ FFMA R14, R23, -R0, 0.14084610342979431152 ; /* 0x3e1039f6170e7423 */ /* 0x000fc80000000800 */ /*0b80*/ FFMA R14, R23, R14, -0.12148627638816833496 ; /* 0xbdf8cdcc170e7423 */ /* 0x000fc8000000000e */ /*0b90*/ FFMA R14, R23, R14, 0.13980610668659210205 ; /* 0x3e0f2955170e7423 */ /* 0x000fc8000000000e */ /*0ba0*/ FFMA R14, R23, R14, -0.16684235632419586182 ; /* 0xbe2ad8b9170e7423 */ /* 0x000fc8000000000e */ /*0bb0*/ FFMA R14, R23, R14, 0.20012299716472625732 ; /* 0x3e4ced0b170e7423 */ /* 0x000fc8000000000e */ /*0bc0*/ FFMA R14, R23, R14, -0.24999669194221496582 ; /* 0xbe7fff22170e7423 */ /* 0x000fe2000000000e */ /*0bd0*/ ISETP.GE.U32.AND P1, PT, R8, 0x7f800000, PT ; /* 0x7f8000000800780c */ /* 0x000fc60003f26070 */ /*0be0*/ FFMA R14, R23, R14, 0.33333182334899902344 ; /* 0x3eaaaa78170e7423 */ /* 0x000fe2000000000e */ /*0bf0*/ FSEL R6, RZ, -23, P0 ; /* 0xc1b80000ff067808 */ /* 0x001fc60000000000 */ /*0c00*/ FFMA R14, R23, R14, -0.5 ; /* 0xbf000000170e7423 */ /* 0x000fe2000000000e */ /*0c10*/ I2FP.F32.S32 R21, R21 ; /* 0x0000001500157245 */ /* 0x000fc60000201400 */ /*0c20*/ FMUL R14, R23, R14 ; /* 0x0000000e170e7220 */ /* 0x000fe40000400000 */ /*0c30*/ FFMA R6, R21, 1.1920928955078125e-07, R6 ; /* 0x3400000015067823 */ /* 0x000fe20000000006 */ /*0c40*/ @P1 IMAD.MOV.U32 R7, RZ, RZ, 0x7f800000 ; /* 0x7f800000ff071424 */ /* 0x000fe200078e00ff */ /*0c50*/ FFMA R23, R23, R14, R23 ; /* 0x0000000e17177223 */ /* 0x000fe20000000017 */ /*0c60*/ FSETP.NEU.AND P0, PT, R8, RZ, PT ; /* 0x000000ff0800720b */ /* 0x000fc60003f0d000 */ /*0c70*/ FFMA R23, R6, 0.69314718246459960938, R23 ; /* 0x3f31721806177823 */ /* 0x000fe20000000017 */ /*0c80*/ @P1 FFMA R23, R8, R7, +INF ; /* 0x7f80000008171423 */ /* 0x000fe20000000007 */ /*0c90*/ LEA R6, P1, R9, R4, 0x2 ; /* 0x0000000409067211 */ /* 0x000fc800078210ff */ /*0ca0*/ FSEL R23, R23, -INF , P0 ; /* 0xff80000017177808 */ /* 0x000fe40000000000 */ /*0cb0*/ LEA.HI.X R7, R9, R5, RZ, 0x2, P1 ; /* 0x0000000509077211 */ /* 0x000fc600008f14ff */ /*0cc0*/ FMUL R23, R2, R23 ; /* 0x0000001702177220 */ /* 0x008fca0000400000 */ /*0cd0*/ ST.E [R6.64], R23 ; /* 0x0000001706007985 */ /* 0x0001e8000c101924 */ /*0ce0*/ LD.E R2, [R16.64] ; /* 0x0000002410027980 */ /* 0x000ea8000c101900 */ /*0cf0*/ LD.E R18, [R18.64] ; /* 0x0000002412127980 */ /* 0x000ee2000c101900 */ /*0d00*/ FSETP.GEU.AND P0, PT, R2, 1.175494350822287508e-38, PT ; /* 0x008000000200780b */ /* 0x004fda0003f0e000 */ /*0d10*/ @!P0 FMUL R2, R2, 8388608 ; /* 0x4b00000002028820 */ /* 0x000fca0000400000 */ /*0d20*/ IADD3 R8, R2, -0x3f2aaaab, RZ ; /* 0xc0d5555502087810 */ /* 0x000fc80007ffe0ff */ /*0d30*/ LOP3.LUT R9, R8, 0xff800000, RZ, 0xc0, !PT ; /* 0xff80000008097812 */ /* 0x000fc800078ec0ff */ /*0d40*/ IADD3 R8, R2, -R9, RZ ; /* 0x8000000902087210 */ /* 0x000fca0007ffe0ff */ /*0d50*/ FADD R11, R8, -1 ; /* 0xbf800000080b7421 */ /* 0x000fc80000000000 */ /*0d60*/ FFMA R0, R11, -R0, 0.14084610342979431152 ; /* 0x3e1039f60b007423 */ /* 0x000fc80000000800 */ /*0d70*/ FFMA R0, R11, R0, -0.12148627638816833496 ; /* 0xbdf8cdcc0b007423 */ /* 0x000fc80000000000 */ /*0d80*/ FFMA R0, R11, R0, 0.13980610668659210205 ; /* 0x3e0f29550b007423 */ /* 0x000fc80000000000 */ /*0d90*/ FFMA R0, R11, R0, -0.16684235632419586182 ; /* 0xbe2ad8b90b007423 */ /* 0x000fc80000000000 */ /*0da0*/ FFMA R0, R11, R0, 0.20012299716472625732 ; /* 0x3e4ced0b0b007423 */ /* 0x000fe20000000000 */ /*0db0*/ ISETP.GE.U32.AND P1, PT, R2, 0x7f800000, PT ; /* 0x7f8000000200780c */ /* 0x000fc60003f26070 */ /*0dc0*/ FFMA R0, R11, R0, -0.24999669194221496582 ; /* 0xbe7fff220b007423 */ /* 0x000fc80000000000 */ /*0dd0*/ FFMA R0, R11, R0, 0.33333182334899902344 ; /* 0x3eaaaa780b007423 */ /* 0x000fe20000000000 */ /*0de0*/ I2FP.F32.S32 R9, R9 ; /* 0x0000000900097245 */ /* 0x000fc60000201400 */ /*0df0*/ FFMA R6, R11, R0, -0.5 ; /* 0xbf0000000b067423 */ /* 0x001fe20000000000 */ /*0e00*/ FSEL R0, RZ, -23, P0 ; /* 0xc1b80000ff007808 */ /* 0x000fc60000000000 */ /*0e10*/ FMUL R6, R11, R6 ; /* 0x000000060b067220 */ /* 0x000fe20000400000 */ /*0e20*/ @P1 MOV R7, 0x7f800000 ; /* 0x7f80000000071802 */ /* 0x000fe20000000f00 */ /*0e30*/ FFMA R0, R9, 1.1920928955078125e-07, R0 ; /* 0x3400000009007823 */ /* 0x000fe40000000000 */ /*0e40*/ FFMA R11, R11, R6, R11 ; /* 0x000000060b0b7223 */ /* 0x000fe2000000000b */ /*0e50*/ FSETP.NEU.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720b */ /* 0x000fc60003f0d000 */ /*0e60*/ FFMA R0, R0, 0.69314718246459960938, R11 ; /* 0x3f31721800007823 */ /* 0x000fe2000000000b */ /*0e70*/ @P1 FFMA R0, R2, R7, +INF ; /* 0x7f80000002001423 */ /* 0x000fe20000000007 */ /*0e80*/ LEA R2, P1, R3, R4, 0x2 ; /* 0x0000000403027211 */ /* 0x000fc800078210ff */ /*0e90*/ FSEL R7, R0, -INF , P0 ; /* 0xff80000000077808 */ /* 0x000fe40000000000 */ /*0ea0*/ LEA.HI.X R3, R3, R5, RZ, 0x2, P1 ; /* 0x0000000503037211 */ /* 0x000fc600008f14ff */ /*0eb0*/ FMUL R7, R18, R7 ; /* 0x0000000712077220 */ /* 0x008fca0000400000 */ /*0ec0*/ ST.E [R2.64], R7 ; /* 0x0000000702007985 */ /* 0x000fe2000c101924 */ /*0ed0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0ee0*/ BRA 0xee0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0ef0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0f00*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0f10*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0f20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0f30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0f40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0f50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0f60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0f70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z12Vector2DInfoP8Vector2D .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R8, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff087624 */ /* 0x000fe200078e00ff */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0030*/ IMAD.MOV.U32 R9, RZ, RZ, c[0x0][0x164] ; /* 0x00005900ff097624 */ /* 0x000fe200078e00ff */ /*0040*/ IADD3 R1, R1, -0x8, RZ ; /* 0xfffffff801017810 */ /* 0x000fca0007ffe0ff */ /*0050*/ LDG.E.64 R8, [R8.64+0x8] ; /* 0x0000080408087981 */ /* 0x000ea2000c1e1b00 */ /*0060*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*0070*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0xa8] ; /* 0x01002a00ff047624 */ /* 0x000fe200078e00ff */ /*0080*/ IADD3 R6, P0, R1, c[0x0][0x20], RZ ; /* 0x0000080001067a10 */ /* 0x000fe20007f1e0ff */ /*0090*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0xac] ; /* 0x01002b00ff057624 */ /* 0x000fe200078e00ff */ /*00a0*/ LDC.64 R2, c[0x4][R0] ; /* 0x0100000000027b82 */ /* 0x0000660000000a00 */ /*00b0*/ IMAD.X R7, RZ, RZ, c[0x0][0x24], P0 ; /* 0x00000900ff077624 */ /* 0x000fe400000e06ff */ /*00c0*/ IMAD.MOV.U32 R10, RZ, RZ, R9 ; /* 0x000000ffff0a7224 */ /* 0x004fc400078e0009 */ /*00d0*/ IMAD.MOV.U32 R11, RZ, RZ, R8 ; /* 0x000000ffff0b7224 */ /* 0x000fca00078e0008 */ /*00e0*/ STL.64 [R1], R10 ; /* 0x0000000a01007387 */ /* 0x0001e40000100a00 */ /*00f0*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x002fe40000000000 */ /*0100*/ MOV R11, 0x170 ; /* 0x00000170000b7802 */ /* 0x001fe40000000f00 */ /*0110*/ MOV R20, 0xf0 ; /* 0x000000f000147802 */ /* 0x000fe40000000f00 */ /*0120*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0130*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0140*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*0150*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*0160*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x000fea0003c00000 */ /*0170*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0180*/ BRA 0x180; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0200*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0210*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0220*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0230*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z17ApplyWeightChangeP8Vector2DfS0_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x174] ; /* 0x00005d00ff037624 */ /* 0x000fe200078e00ff */ /*0020*/ MOV R25, c[0x0][0x164] ; /* 0x0000590000197a02 */ /* 0x000fe20000000f00 */ /*0030*/ IMAD.MOV.U32 R24, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff187624 */ /* 0x000fe200078e00ff */ /*0040*/ ULDC.64 UR36, c[0x0][0x118] ; /* 0x0000460000247ab9 */ /* 0x000fe20000000a00 */ /*0050*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff027624 */ /* 0x000fe200078e00ff */ /*0060*/ UMOV UR6, 0xc ; /* 0x0000000c00067882 */ /* 0x000fe20000000000 */ /*0070*/ IADD3 R1, R1, -0x10, RZ ; /* 0xfffffff001017810 */ /* 0x000fe20007ffe0ff */ /*0080*/ ULDC.64 UR4, c[0x0][0x160] ; /* 0x0000580000047ab9 */ /* 0x000fe20000000a00 */ /*0090*/ LDG.E.CONSTANT R24, [R24.64+0xc] ; /* 0x00000c2418187981 */ /* 0x000ea2000c1e9900 */ /*00a0*/ ULDC.64 UR8, c[0x0][0x170] ; /* 0x00005c0000087ab9 */ /* 0x000fc60000000a00 */ /*00b0*/ LDG.E.CONSTANT R3, [R2.64+0xc] ; /* 0x00000c2402037981 */ /* 0x000ea2000c1e9900 */ /*00c0*/ UIADD3 UR4, UP0, UR6, UR4, URZ ; /* 0x0000000406047290 */ /* 0x000fe4000ff1e03f */ /*00d0*/ UIADD3 UR6, UP1, UR6, UR8, URZ ; /* 0x0000000806067290 */ /* 0x000fe4000ff3e03f */ /*00e0*/ UIADD3.X UR5, URZ, UR5, URZ, UP0, !UPT ; /* 0x000000053f057290 */ /* 0x000fe400087fe43f */ /*00f0*/ UIADD3.X UR7, URZ, UR9, URZ, UP1, !UPT ; /* 0x000000093f077290 */ /* 0x000fe20008ffe43f */ /*0100*/ IMAD.U32 R18, RZ, RZ, UR4 ; /* 0x00000004ff127e24 */ /* 0x000fe4000f8e00ff */ /*0110*/ IMAD.U32 R16, RZ, RZ, UR6 ; /* 0x00000006ff107e24 */ /* 0x000fc4000f8e00ff */ /*0120*/ IMAD.U32 R19, RZ, RZ, UR5 ; /* 0x00000005ff137e24 */ /* 0x000fe2000f8e00ff */ /*0130*/ MOV R17, UR7 ; /* 0x0000000700117c02 */ /* 0x000fe40008000f00 */ /*0140*/ ISETP.NE.AND P0, PT, R24, R3, PT ; /* 0x000000031800720c */ /* 0x004fda0003f05270 */ /*0150*/ @P0 BRA 0x1a0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*0160*/ LDG.E.CONSTANT R0, [R16.64+-0x4] ; /* 0xfffffc2410007981 */ /* 0x000ea8000c1e9900 */ /*0170*/ LDG.E.CONSTANT R25, [R18.64+-0x4] ; /* 0xfffffc2412197981 */ /* 0x000ea4000c1e9900 */ /*0180*/ ISETP.NE.AND P0, PT, R25, R0, PT ; /* 0x000000001900720c */ /* 0x004fda0003f05270 */ /*0190*/ @!P0 BRA 0x280 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*01a0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*01b0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x98] ; /* 0x01002600ff047624 */ /* 0x000fe200078e00ff */ /*01c0*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*01d0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x9c] ; /* 0x01002700ff057624 */ /* 0x000fe200078e00ff */ /*01e0*/ LDC.64 R2, c[0x4][R0] ; /* 0x0100000000027b82 */ /* 0x00006c0000000a00 */ /*01f0*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fe40000000000 */ /*0200*/ MOV R11, 0x270 ; /* 0x00000270000b7802 */ /* 0x000fe40000000f00 */ /*0210*/ MOV R20, 0x1f0 ; /* 0x000001f000147802 */ /* 0x000fe40000000f00 */ /*0220*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0230*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x001fc40000000f00 */ /*0240*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*0250*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*0260*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x002fea0003c00000 */ /*0270*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0280*/ S2UR UR4, SR_CTAID.X ; /* 0x00000000000479c3 */ /* 0x000e220000002500 */ /*0290*/ S2R R30, SR_CTAID.Y ; /* 0x00000000001e7919 */ /* 0x000e620000002600 */ /*02a0*/ IMAD.MOV.U32 R26, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff1a7624 */ /* 0x000fe200078e00ff */ /*02b0*/ BSSY B6, 0x5b0 ; /* 0x000002f000067945 */ /* 0x000fe40003800000 */ /*02c0*/ S2R R5, SR_TID.Y ; /* 0x0000000000057919 */ /* 0x000e640000002200 */ /*02d0*/ SHF.L.U32 R0, R26, 0x2, RZ ; /* 0x000000021a007819 */ /* 0x000fe400000006ff */ /*02e0*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e220000002100 */ /*02f0*/ IMAD R30, R30, c[0x0][0x4], R5 ; /* 0x000001001e1e7a24 */ /* 0x002fc400078e0205 */ /*0300*/ IMAD R3, R0, UR4, R3 ; /* 0x0000000400037c24 */ /* 0x001fc8000f8e0203 */ /*0310*/ IMAD R30, R24, R30, R3 ; /* 0x0000001e181e7224 */ /* 0x000fca00078e0203 */ /*0320*/ ISETP.NE.AND P0, PT, R30, RZ, PT ; /* 0x000000ff1e00720c */ /* 0x000fda0003f05270 */ /*0330*/ @P0 BRA 0x5a0 ; /* 0x0000026000000947 */ /* 0x000fea0003800000 */ /*0340*/ SHF.R.S32.HI R3, RZ, 0x1f, R24 ; /* 0x0000001fff037819 */ /* 0x000fe20000011418 */ /*0350*/ IMAD.MOV.U32 R27, RZ, RZ, c[0x0][0x4] ; /* 0x00000100ff1b7624 */ /* 0x000fe400078e00ff */ /*0360*/ IMAD R26, R26, c[0x0][0xc], RZ ; /* 0x000003001a1a7a24 */ /* 0x000fe200078e02ff */ /*0370*/ LEA.HI R3, R3, R24, RZ, 0x2 ; /* 0x0000001803037211 */ /* 0x000fe200078f10ff */ /*0380*/ IMAD R27, R27, c[0x0][0x10], RZ ; /* 0x000004001b1b7a24 */ /* 0x000fc600078e02ff */ /*0390*/ SHF.R.S32.HI R3, RZ, 0x2, R3 ; /* 0x00000002ff037819 */ /* 0x000fe40000011403 */ /*03a0*/ ISETP.GE.U32.AND P1, PT, R27, R25, PT ; /* 0x000000191b00720c */ /* 0x000fe40003f26070 */ /*03b0*/ ISETP.GE.U32.AND P0, PT, R26, R3, PT ; /* 0x000000031a00720c */ /* 0x000fda0003f06070 */ /*03c0*/ @P0 BRA P1, 0x5a0 ; /* 0x000001d000000947 */ /* 0x000fea0000800000 */ /*03d0*/ MOV R28, 0x0 ; /* 0x00000000001c7802 */ /* 0x000fe20000000f00 */ /*03e0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0xa0] ; /* 0x01002800ff047624 */ /* 0x000fe200078e00ff */ /*03f0*/ IADD3 R23, P0, R1, c[0x0][0x20], RZ ; /* 0x0000080001177a10 */ /* 0x000fe20007f1e0ff */ /*0400*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0xa4] ; /* 0x01002900ff057624 */ /* 0x000fe200078e00ff */ /*0410*/ LDC.64 R2, c[0x4][R28] ; /* 0x010000001c027b82 */ /* 0x0000620000000a00 */ /*0420*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*0430*/ IADD3.X R22, RZ, c[0x0][0x24], RZ, P0, !PT ; /* 0x00000900ff167a10 */ /* 0x000fcc00007fe4ff */ /*0440*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fc60000000000 */ /*0450*/ MOV R11, 0x4c0 ; /* 0x000004c0000b7802 */ /* 0x000fe40000000f00 */ /*0460*/ MOV R20, 0x440 ; /* 0x0000044000147802 */ /* 0x000fe40000000f00 */ /*0470*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fc40000000f00 */ /*0480*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0490*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*04a0*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*04b0*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x003fea0003c00000 */ /*04c0*/ STL.128 [R1], R24 ; /* 0x0000001801007387 */ /* 0x0001e20000100c00 */ /*04d0*/ LDC.64 R28, c[0x4][R28] ; /* 0x010000001c1c7b82 */ /* 0x000e620000000a00 */ /*04e0*/ IMAD.MOV.U32 R6, RZ, RZ, R23 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0017 */ /*04f0*/ MOV R5, c[0x4][0x2c] ; /* 0x01000b0000057a02 */ /* 0x000fe20000000f00 */ /*0500*/ IMAD.MOV.U32 R7, RZ, RZ, R22 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0016 */ /*0510*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x28] ; /* 0x01000a00ff047624 */ /* 0x000fc600078e00ff */ /*0520*/ LEPC R2 ; /* 0x000000000002734e */ /* 0x000fc80000000000 */ /*0530*/ MOV R9, 0x5a0 ; /* 0x000005a000097802 */ /* 0x000fe40000000f00 */ /*0540*/ MOV R20, 0x520 ; /* 0x0000052000147802 */ /* 0x000fe40000000f00 */ /*0550*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fc40000000f00 */ /*0560*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0570*/ IADD3 R20, P0, P1, -R20, R9, R2 ; /* 0x0000000914147210 */ /* 0x000fc8000791e102 */ /*0580*/ IADD3.X R21, ~R0, R21, R3, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2503 */ /*0590*/ CALL.ABS.NOINC R28 ; /* 0x000000001c007343 */ /* 0x003fea0003c00000 */ /*05a0*/ BSYNC B6 ; /* 0x0000000000067941 */ /* 0x000fea0003800000 */ /*05b0*/ IMAD.MOV.U32 R13, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff0d7624 */ /* 0x000fe400078e00ff */ /*05c0*/ IMAD R24, R24, R25, RZ ; /* 0x0000001918187224 */ /* 0x000fe400078e02ff */ /*05d0*/ IMAD R13, R13, 0x3, R30 ; /* 0x000000030d0d7824 */ /* 0x000fca00078e021e */ /*05e0*/ ISETP.GE.U32.AND P0, PT, R13, R24, PT ; /* 0x000000180d00720c */ /* 0x000fda0003f06070 */ /*05f0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0600*/ LDG.E.64.CONSTANT R16, [R16.64+-0xc] ; /* 0xfffff42410107981 */ /* 0x000ea8000c1e9b00 */ /*0610*/ LDG.E.64.CONSTANT R18, [R18.64+-0xc] ; /* 0xfffff42412127981 */ /* 0x000ee2000c1e9b00 */ /*0620*/ IMAD.WIDE R2, R30, 0x4, R16 ; /* 0x000000041e027825 */ /* 0x004fc800078e0210 */ /*0630*/ IMAD.WIDE R4, R30.reuse, 0x4, R18 ; /* 0x000000041e047825 */ /* 0x048fe400078e0212 */ /*0640*/ LD.E R2, [R2.64] ; /* 0x0000002402027980 */ /* 0x000ea8000c101900 */ /*0650*/ LD.E R7, [R4.64] ; /* 0x0000002404077980 */ /* 0x000ea2000c101900 */ /*0660*/ IADD3 R11, R30, c[0x0][0x0], RZ ; /* 0x000000001e0b7a10 */ /* 0x000fca0007ffe0ff */ /*0670*/ IMAD.WIDE.U32 R8, R11, 0x4, R18 ; /* 0x000000040b087825 */ /* 0x000fe200078e0012 */ /*0680*/ FFMA R15, R2, c[0x0][0x168], R7 ; /* 0x00005a00020f7a23 */ /* 0x004fc60000000007 */ /*0690*/ IMAD.WIDE.U32 R6, R11.reuse, 0x4, R16 ; /* 0x000000040b067825 */ /* 0x040fe400078e0010 */ /*06a0*/ ST.E [R4.64], R15 ; /* 0x0000000f04007985 */ /* 0x0001e8000c101924 */ /*06b0*/ LD.E R6, [R6.64] ; /* 0x0000002406067980 */ /* 0x000ea8000c101900 */ /*06c0*/ LD.E R21, [R8.64] ; /* 0x0000002408157980 */ /* 0x000ea2000c101900 */ /*06d0*/ IADD3 R11, R11, c[0x0][0x0], RZ ; /* 0x000000000b0b7a10 */ /* 0x000fca0007ffe0ff */ /*06e0*/ IMAD.WIDE.U32 R2, R11, 0x4, R16 ; /* 0x000000040b027825 */ /* 0x000fc800078e0010 */ /*06f0*/ IMAD.WIDE.U32 R10, R11, 0x4, R18 ; /* 0x000000040b0a7825 */ /* 0x000fe200078e0012 */ /*0700*/ FFMA R21, R6, c[0x0][0x168], R21 ; /* 0x00005a0006157a23 */ /* 0x004fca0000000015 */ /*0710*/ ST.E [R8.64], R21 ; /* 0x0000001508007985 */ /* 0x000fe8000c101924 */ /*0720*/ LD.E R2, [R2.64] ; /* 0x0000002402027980 */ /* 0x000ea8000c101900 */ /*0730*/ LD.E R23, [R10.64] ; /* 0x000000240a177980 */ /* 0x000ea2000c101900 */ /*0740*/ IMAD.WIDE.U32 R16, R13, 0x4, R16 ; /* 0x000000040d107825 */ /* 0x000fc800078e0010 */ /*0750*/ IMAD.WIDE.U32 R18, R13, 0x4, R18 ; /* 0x000000040d127825 */ /* 0x000fe200078e0012 */ /*0760*/ FFMA R23, R2, c[0x0][0x168], R23 ; /* 0x00005a0002177a23 */ /* 0x004fca0000000017 */ /*0770*/ ST.E [R10.64], R23 ; /* 0x000000170a007985 */ /* 0x000fe8000c101924 */ /*0780*/ LD.E R16, [R16.64] ; /* 0x0000002410107980 */ /* 0x000ea8000c101900 */ /*0790*/ LD.E R5, [R18.64] ; /* 0x0000002412057980 */ /* 0x001ea4000c101900 */ /*07a0*/ FFMA R5, R16, c[0x0][0x168], R5 ; /* 0x00005a0010057a23 */ /* 0x004fca0000000005 */ /*07b0*/ ST.E [R18.64], R5 ; /* 0x0000000512007985 */ /* 0x000fe2000c101924 */ /*07c0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*07d0*/ BRA 0x7d0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*07e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*07f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0800*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0810*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0820*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0830*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0840*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0850*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0860*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0870*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z19LayerErrorCalculateP8Vector2DS0_S0_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ MOV R3, c[0x0][0x174] ; /* 0x00005d0000037a02 */ /* 0x000fe20000000f00 */ /*0020*/ IMAD.MOV.U32 R24, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff187624 */ /* 0x000fe200078e00ff */ /*0030*/ MOV R25, c[0x0][0x16c] ; /* 0x00005b0000197a02 */ /* 0x000fe20000000f00 */ /*0040*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff027624 */ /* 0x000fe200078e00ff */ /*0050*/ ULDC.64 UR36, c[0x0][0x118] ; /* 0x0000460000247ab9 */ /* 0x000fe20000000a00 */ /*0060*/ IADD3 R1, R1, -0x10, RZ ; /* 0xfffffff001017810 */ /* 0x000fe20007ffe0ff */ /*0070*/ UMOV UR6, 0xc ; /* 0x0000000c00067882 */ /* 0x000fe20000000000 */ /*0080*/ LDG.E.CONSTANT R24, [R24.64+0xc] ; /* 0x00000c2418187981 */ /* 0x000ea2000c1e9900 */ /*0090*/ ULDC.64 UR4, c[0x0][0x168] ; /* 0x00005a0000047ab9 */ /* 0x000fe40000000a00 */ /*00a0*/ ULDC.64 UR8, c[0x0][0x170] ; /* 0x00005c0000087ab9 */ /* 0x000fe20000000a00 */ /*00b0*/ LDG.E.CONSTANT R3, [R2.64+0xc] ; /* 0x00000c2402037981 */ /* 0x000ea2000c1e9900 */ /*00c0*/ UIADD3 UR4, UP0, UR6, UR4, URZ ; /* 0x0000000406047290 */ /* 0x000fc4000ff1e03f */ /*00d0*/ UIADD3 UR6, UP1, UR6, UR8, URZ ; /* 0x0000000806067290 */ /* 0x000fe4000ff3e03f */ /*00e0*/ UIADD3.X UR5, URZ, UR5, URZ, UP0, !UPT ; /* 0x000000053f057290 */ /* 0x000fe400087fe43f */ /*00f0*/ UIADD3.X UR7, URZ, UR9, URZ, UP1, !UPT ; /* 0x000000093f077290 */ /* 0x000fe20008ffe43f */ /*0100*/ IMAD.U32 R18, RZ, RZ, UR4 ; /* 0x00000004ff127e24 */ /* 0x000fe2000f8e00ff */ /*0110*/ MOV R16, UR6 ; /* 0x0000000600107c02 */ /* 0x000fe40008000f00 */ /*0120*/ IMAD.U32 R19, RZ, RZ, UR5 ; /* 0x00000005ff137e24 */ /* 0x000fe4000f8e00ff */ /*0130*/ MOV R17, UR7 ; /* 0x0000000700117c02 */ /* 0x000fc40008000f00 */ /*0140*/ ISETP.NE.AND P0, PT, R24, R3, PT ; /* 0x000000031800720c */ /* 0x004fda0003f05270 */ /*0150*/ @P0 BRA 0x1a0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*0160*/ LDG.E.CONSTANT R0, [R16.64+-0x4] ; /* 0xfffffc2410007981 */ /* 0x000ea8000c1e9900 */ /*0170*/ LDG.E.CONSTANT R25, [R18.64+-0x4] ; /* 0xfffffc2412197981 */ /* 0x000ea4000c1e9900 */ /*0180*/ ISETP.NE.AND P0, PT, R25, R0, PT ; /* 0x000000001900720c */ /* 0x004fda0003f05270 */ /*0190*/ @!P0 BRA 0x280 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*01a0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*01b0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x88] ; /* 0x01002200ff047624 */ /* 0x000fe200078e00ff */ /*01c0*/ MOV R5, c[0x4][0x8c] ; /* 0x0100230000057a02 */ /* 0x000fe20000000f00 */ /*01d0*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*01e0*/ LDC.64 R2, c[0x4][R0] ; /* 0x0100000000027b82 */ /* 0x00006c0000000a00 */ /*01f0*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fe40000000000 */ /*0200*/ MOV R11, 0x270 ; /* 0x00000270000b7802 */ /* 0x000fe40000000f00 */ /*0210*/ MOV R20, 0x1f0 ; /* 0x000001f000147802 */ /* 0x000fe40000000f00 */ /*0220*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0230*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x001fc40000000f00 */ /*0240*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*0250*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*0260*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x002fea0003c00000 */ /*0270*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0280*/ S2UR UR4, SR_CTAID.X ; /* 0x00000000000479c3 */ /* 0x000e220000002500 */ /*0290*/ S2R R30, SR_CTAID.Y ; /* 0x00000000001e7919 */ /* 0x000e620000002600 */ /*02a0*/ IMAD.MOV.U32 R26, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff1a7624 */ /* 0x000fe200078e00ff */ /*02b0*/ BSSY B6, 0x5b0 ; /* 0x000002f000067945 */ /* 0x000fe40003800000 */ /*02c0*/ S2R R5, SR_TID.Y ; /* 0x0000000000057919 */ /* 0x000e640000002200 */ /*02d0*/ SHF.L.U32 R0, R26, 0x2, RZ ; /* 0x000000021a007819 */ /* 0x000fe400000006ff */ /*02e0*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e220000002100 */ /*02f0*/ IMAD R30, R30, c[0x0][0x4], R5 ; /* 0x000001001e1e7a24 */ /* 0x002fc400078e0205 */ /*0300*/ IMAD R3, R0, UR4, R3 ; /* 0x0000000400037c24 */ /* 0x001fc8000f8e0203 */ /*0310*/ IMAD R30, R24, R30, R3 ; /* 0x0000001e181e7224 */ /* 0x000fca00078e0203 */ /*0320*/ ISETP.NE.AND P0, PT, R30, RZ, PT ; /* 0x000000ff1e00720c */ /* 0x000fda0003f05270 */ /*0330*/ @P0 BRA 0x5a0 ; /* 0x0000026000000947 */ /* 0x000fea0003800000 */ /*0340*/ SHF.R.S32.HI R3, RZ, 0x1f, R24 ; /* 0x0000001fff037819 */ /* 0x000fe20000011418 */ /*0350*/ IMAD.MOV.U32 R27, RZ, RZ, c[0x0][0x4] ; /* 0x00000100ff1b7624 */ /* 0x000fe400078e00ff */ /*0360*/ IMAD R26, R26, c[0x0][0xc], RZ ; /* 0x000003001a1a7a24 */ /* 0x000fe200078e02ff */ /*0370*/ LEA.HI R3, R3, R24, RZ, 0x2 ; /* 0x0000001803037211 */ /* 0x000fe200078f10ff */ /*0380*/ IMAD R27, R27, c[0x0][0x10], RZ ; /* 0x000004001b1b7a24 */ /* 0x000fc600078e02ff */ /*0390*/ SHF.R.S32.HI R3, RZ, 0x2, R3 ; /* 0x00000002ff037819 */ /* 0x000fe40000011403 */ /*03a0*/ ISETP.GE.U32.AND P1, PT, R27, R25, PT ; /* 0x000000191b00720c */ /* 0x000fe40003f26070 */ /*03b0*/ ISETP.GE.U32.AND P0, PT, R26, R3, PT ; /* 0x000000031a00720c */ /* 0x000fda0003f06070 */ /*03c0*/ @P0 BRA P1, 0x5a0 ; /* 0x000001d000000947 */ /* 0x000fea0000800000 */ /*03d0*/ MOV R28, 0x0 ; /* 0x00000000001c7802 */ /* 0x000fe20000000f00 */ /*03e0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x94] ; /* 0x01002500ff057624 */ /* 0x000fe200078e00ff */ /*03f0*/ IADD3 R23, P0, R1, c[0x0][0x20], RZ ; /* 0x0000080001177a10 */ /* 0x000fe20007f1e0ff */ /*0400*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*0410*/ LDC.64 R2, c[0x4][R28] ; /* 0x010000001c027b82 */ /* 0x0000620000000a00 */ /*0420*/ MOV R4, c[0x4][0x90] ; /* 0x0100240000047a02 */ /* 0x000fe40000000f00 */ /*0430*/ IADD3.X R22, RZ, c[0x0][0x24], RZ, P0, !PT ; /* 0x00000900ff167a10 */ /* 0x000fca00007fe4ff */ /*0440*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fc60000000000 */ /*0450*/ MOV R11, 0x4c0 ; /* 0x000004c0000b7802 */ /* 0x000fe40000000f00 */ /*0460*/ MOV R20, 0x440 ; /* 0x0000044000147802 */ /* 0x000fe40000000f00 */ /*0470*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fc40000000f00 */ /*0480*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0490*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*04a0*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*04b0*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x003fea0003c00000 */ /*04c0*/ STL.128 [R1], R24 ; /* 0x0000001801007387 */ /* 0x0001e20000100c00 */ /*04d0*/ LDC.64 R28, c[0x4][R28] ; /* 0x010000001c1c7b82 */ /* 0x000e620000000a00 */ /*04e0*/ IMAD.MOV.U32 R6, RZ, RZ, R23 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0017 */ /*04f0*/ MOV R7, R22 ; /* 0x0000001600077202 */ /* 0x000fe20000000f00 */ /*0500*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x28] ; /* 0x01000a00ff047624 */ /* 0x000fe200078e00ff */ /*0510*/ MOV R5, c[0x4][0x2c] ; /* 0x01000b0000057a02 */ /* 0x000fc80000000f00 */ /*0520*/ LEPC R2 ; /* 0x000000000002734e */ /* 0x000fc60000000000 */ /*0530*/ MOV R9, 0x5a0 ; /* 0x000005a000097802 */ /* 0x000fe40000000f00 */ /*0540*/ MOV R20, 0x520 ; /* 0x0000052000147802 */ /* 0x000fe40000000f00 */ /*0550*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0560*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fc40000000f00 */ /*0570*/ IADD3 R20, P0, P1, -R20, R9, R2 ; /* 0x0000000914147210 */ /* 0x000fc8000791e102 */ /*0580*/ IADD3.X R21, ~R0, R21, R3, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2503 */ /*0590*/ CALL.ABS.NOINC R28 ; /* 0x000000001c007343 */ /* 0x003fea0003c00000 */ /*05a0*/ BSYNC B6 ; /* 0x0000000000067941 */ /* 0x000fea0003800000 */ /*05b0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff037624 */ /* 0x000fe400078e00ff */ /*05c0*/ IMAD R25, R24, R25, RZ ; /* 0x0000001918197224 */ /* 0x000fe400078e02ff */ /*05d0*/ IMAD R0, R3, 0x3, R30 ; /* 0x0000000303007824 */ /* 0x000fca00078e021e */ /*05e0*/ ISETP.GE.U32.AND P0, PT, R0, R25, PT ; /* 0x000000190000720c */ /* 0x000fda0003f06070 */ /*05f0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0600*/ LDG.E.64.CONSTANT R18, [R18.64+-0xc] ; /* 0xfffff42412127981 */ /* 0x000ea8000c1e9b00 */ /*0610*/ LDG.E.64.CONSTANT R16, [R16.64+-0xc] ; /* 0xfffff42410107981 */ /* 0x000ee2000c1e9b00 */ /*0620*/ MOV R2, c[0x0][0x160] ; /* 0x0000580000027a02 */ /* 0x000fe20000000f00 */ /*0630*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x164] ; /* 0x00005900ff037624 */ /* 0x000fcc00078e00ff */ /*0640*/ LDG.E.64.CONSTANT R2, [R2.64] ; /* 0x0000002402027981 */ /* 0x000f22000c1e9b00 */ /*0650*/ IMAD.WIDE R4, R30, 0x4, R18 ; /* 0x000000041e047825 */ /* 0x004fc800078e0212 */ /*0660*/ IMAD.WIDE R6, R30.reuse, 0x4, R16 ; /* 0x000000041e067825 */ /* 0x048fe400078e0210 */ /*0670*/ LD.E R5, [R4.64] ; /* 0x0000002404057980 */ /* 0x000ea8000c101900 */ /*0680*/ LD.E R6, [R6.64] ; /* 0x0000002406067980 */ /* 0x000ea2000c101900 */ /*0690*/ IADD3 R13, R30.reuse, c[0x0][0x0], RZ ; /* 0x000000001e0d7a10 */ /* 0x040fe20007ffe0ff */ /*06a0*/ IMAD.WIDE R30, R30, 0x4, R2 ; /* 0x000000041e1e7825 */ /* 0x010fc800078e0202 */ /*06b0*/ IMAD.WIDE.U32 R10, R13, 0x4, R16 ; /* 0x000000040d0a7825 */ /* 0x000fe200078e0010 */ /*06c0*/ FMUL R8, R6.reuse, R5 ; /* 0x0000000506087220 */ /* 0x044fe20000400000 */ /*06d0*/ FADD R9, -R6, 1 ; /* 0x3f80000006097421 */ /* 0x000fc80000000100 */ /*06e0*/ FMUL R15, R8, R9 ; /* 0x00000009080f7220 */ /* 0x000fe20000400000 */ /*06f0*/ IMAD.WIDE.U32 R8, R13, 0x4, R18 ; /* 0x000000040d087825 */ /* 0x000fc800078e0012 */ /*0700*/ ST.E [R30.64], R15 ; /* 0x0000000f1e007985 */ /* 0x000fe8000c101924 */ /*0710*/ LD.E R10, [R10.64] ; /* 0x000000240a0a7980 */ /* 0x000ea8000c101900 */ /*0720*/ LD.E R9, [R8.64] ; /* 0x0000002408097980 */ /* 0x000ee2000c101900 */ /*0730*/ IADD3 R23, R13.reuse, c[0x0][0x0], RZ ; /* 0x000000000d177a10 */ /* 0x040fe20007ffe0ff */ /*0740*/ IMAD.WIDE.U32 R4, R13, 0x4, R2 ; /* 0x000000040d047825 */ /* 0x000fc800078e0002 */ /*0750*/ IMAD.WIDE.U32 R12, R23, 0x4, R16 ; /* 0x00000004170c7825 */ /* 0x000fe200078e0010 */ /*0760*/ FADD R7, -R10.reuse, 1 ; /* 0x3f8000000a077421 */ /* 0x044fe20000000100 */ /*0770*/ FMUL R6, R10, R9 ; /* 0x000000090a067220 */ /* 0x008fc80000400000 */ /*0780*/ FMUL R21, R6, R7 ; /* 0x0000000706157220 */ /* 0x000fe20000400000 */ /*0790*/ IMAD.WIDE.U32 R6, R23, 0x4, R18 ; /* 0x0000000417067825 */ /* 0x000fc800078e0012 */ /*07a0*/ ST.E [R4.64], R21 ; /* 0x0000001504007985 */ /* 0x0001e8000c101924 */ /*07b0*/ LD.E R12, [R12.64] ; /* 0x000000240c0c7980 */ /* 0x000ea8000c101900 */ /*07c0*/ LD.E R7, [R6.64] ; /* 0x0000002406077980 */ /* 0x000ee2000c101900 */ /*07d0*/ IMAD.WIDE.U32 R8, R23, 0x4, R2 ; /* 0x0000000417087825 */ /* 0x000fc800078e0002 */ /*07e0*/ IMAD.WIDE.U32 R16, R0, 0x4, R16 ; /* 0x0000000400107825 */ /* 0x000fc800078e0010 */ /*07f0*/ IMAD.WIDE.U32 R18, R0, 0x4, R18 ; /* 0x0000000400127825 */ /* 0x000fe200078e0012 */ /*0800*/ FADD R11, -R12.reuse, 1 ; /* 0x3f8000000c0b7421 */ /* 0x044fe20000000100 */ /*0810*/ FMUL R10, R12, R7 ; /* 0x000000070c0a7220 */ /* 0x008fc80000400000 */ /*0820*/ FMUL R11, R10, R11 ; /* 0x0000000b0a0b7220 */ /* 0x000fca0000400000 */ /*0830*/ ST.E [R8.64], R11 ; /* 0x0000000b08007985 */ /* 0x000fe8000c101924 */ /*0840*/ LD.E R16, [R16.64] ; /* 0x0000002410107980 */ /* 0x000e28000c101900 */ /*0850*/ LD.E R19, [R18.64] ; /* 0x0000002412137980 */ /* 0x000ea2000c101900 */ /*0860*/ IMAD.WIDE.U32 R2, R0, 0x4, R2 ; /* 0x0000000400027825 */ /* 0x000fe200078e0002 */ /*0870*/ FADD R5, -R16.reuse, 1 ; /* 0x3f80000010057421 */ /* 0x041fe20000000100 */ /*0880*/ FMUL R4, R16, R19 ; /* 0x0000001310047220 */ /* 0x004fc80000400000 */ /*0890*/ FMUL R5, R4, R5 ; /* 0x0000000504057220 */ /* 0x000fca0000400000 */ /*08a0*/ ST.E [R2.64], R5 ; /* 0x0000000502007985 */ /* 0x000fe2000c101924 */ /*08b0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*08c0*/ BRA 0x8c0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*08d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0900*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0910*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0920*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0930*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0940*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0950*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0960*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0970*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z17AddandExponentialP8Vector2DS0_S0_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x174] ; /* 0x00005d00ff037624 */ /* 0x000fe200078e00ff */ /*0020*/ MOV R24, c[0x0][0x168] ; /* 0x00005a0000187a02 */ /* 0x000fe20000000f00 */ /*0030*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff027624 */ /* 0x000fe200078e00ff */ /*0040*/ ULDC.64 UR36, c[0x0][0x118] ; /* 0x0000460000247ab9 */ /* 0x000fe20000000a00 */ /*0050*/ IMAD.MOV.U32 R25, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff197624 */ /* 0x000fe200078e00ff */ /*0060*/ UMOV UR6, 0xc ; /* 0x0000000c00067882 */ /* 0x000fe20000000000 */ /*0070*/ IADD3 R1, R1, -0x10, RZ ; /* 0xfffffff001017810 */ /* 0x000fe20007ffe0ff */ /*0080*/ LDG.E.CONSTANT R3, [R2.64+0xc] ; /* 0x00000c2402037981 */ /* 0x000ea2000c1e9900 */ /*0090*/ ULDC.64 UR4, c[0x0][0x168] ; /* 0x00005a0000047ab9 */ /* 0x000fe40000000a00 */ /*00a0*/ ULDC.64 UR8, c[0x0][0x170] ; /* 0x00005c0000087ab9 */ /* 0x000fe20000000a00 */ /*00b0*/ LDG.E.CONSTANT R24, [R24.64+0xc] ; /* 0x00000c2418187981 */ /* 0x000ea2000c1e9900 */ /*00c0*/ UIADD3 UR4, UP0, UR6, UR4, URZ ; /* 0x0000000406047290 */ /* 0x000fc4000ff1e03f */ /*00d0*/ UIADD3 UR6, UP1, UR6, UR8, URZ ; /* 0x0000000806067290 */ /* 0x000fe4000ff3e03f */ /*00e0*/ UIADD3.X UR5, URZ, UR5, URZ, UP0, !UPT ; /* 0x000000053f057290 */ /* 0x000fe400087fe43f */ /*00f0*/ UIADD3.X UR7, URZ, UR9, URZ, UP1, !UPT ; /* 0x000000093f077290 */ /* 0x000fe20008ffe43f */ /*0100*/ IMAD.U32 R18, RZ, RZ, UR4 ; /* 0x00000004ff127e24 */ /* 0x000fe2000f8e00ff */ /*0110*/ MOV R16, UR6 ; /* 0x0000000600107c02 */ /* 0x000fe40008000f00 */ /*0120*/ IMAD.U32 R19, RZ, RZ, UR5 ; /* 0x00000005ff137e24 */ /* 0x000fe4000f8e00ff */ /*0130*/ IMAD.U32 R17, RZ, RZ, UR7 ; /* 0x00000007ff117e24 */ /* 0x000fe2000f8e00ff */ /*0140*/ ISETP.NE.AND P0, PT, R24, R3, PT ; /* 0x000000031800720c */ /* 0x004fda0003f05270 */ /*0150*/ @P0 BRA 0x1a0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*0160*/ LDG.E.CONSTANT R0, [R16.64+-0x4] ; /* 0xfffffc2410007981 */ /* 0x000ea8000c1e9900 */ /*0170*/ LDG.E.CONSTANT R25, [R18.64+-0x4] ; /* 0xfffffc2412197981 */ /* 0x000ea4000c1e9900 */ /*0180*/ ISETP.NE.AND P0, PT, R25, R0, PT ; /* 0x000000001900720c */ /* 0x004fda0003f05270 */ /*0190*/ @!P0 BRA 0x280 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*01a0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*01b0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x74] ; /* 0x01001d00ff057624 */ /* 0x000fe200078e00ff */ /*01c0*/ MOV R4, c[0x4][0x70] ; /* 0x01001c0000047a02 */ /* 0x000fe20000000f00 */ /*01d0*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*01e0*/ LDC.64 R2, c[0x4][R0] ; /* 0x0100000000027b82 */ /* 0x00006c0000000a00 */ /*01f0*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fe40000000000 */ /*0200*/ MOV R11, 0x270 ; /* 0x00000270000b7802 */ /* 0x000fe40000000f00 */ /*0210*/ MOV R20, 0x1f0 ; /* 0x000001f000147802 */ /* 0x000fe40000000f00 */ /*0220*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0230*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x001fc40000000f00 */ /*0240*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*0250*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*0260*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x002fea0003c00000 */ /*0270*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0280*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x000e220000002500 */ /*0290*/ BSSY B6, 0x570 ; /* 0x000002d000067945 */ /* 0x000fe60003800000 */ /*02a0*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e280000002100 */ /*02b0*/ S2R R30, SR_CTAID.Y ; /* 0x00000000001e7919 */ /* 0x000e680000002600 */ /*02c0*/ S2R R5, SR_TID.Y ; /* 0x0000000000057919 */ /* 0x000e620000002200 */ /*02d0*/ IMAD R3, R3, c[0x0][0x0], R0 ; /* 0x0000000003037a24 */ /* 0x001fc400078e0200 */ /*02e0*/ IMAD R30, R30, c[0x0][0x4], R5 ; /* 0x000001001e1e7a24 */ /* 0x002fc800078e0205 */ /*02f0*/ IMAD R30, R24, R30, R3 ; /* 0x0000001e181e7224 */ /* 0x000fca00078e0203 */ /*0300*/ ISETP.NE.AND P0, PT, R30, RZ, PT ; /* 0x000000ff1e00720c */ /* 0x000fda0003f05270 */ /*0310*/ @P0 BRA 0x560 ; /* 0x0000024000000947 */ /* 0x000fea0003800000 */ /*0320*/ MOV R27, c[0x0][0x4] ; /* 0x00000100001b7a02 */ /* 0x000fe20000000f00 */ /*0330*/ IMAD.MOV.U32 R26, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff1a7624 */ /* 0x000fc800078e00ff */ /*0340*/ IMAD R26, R26, c[0x0][0xc], RZ ; /* 0x000003001a1a7a24 */ /* 0x000fe400078e02ff */ /*0350*/ IMAD R27, R27, c[0x0][0x10], RZ ; /* 0x000004001b1b7a24 */ /* 0x000fc600078e02ff */ /*0360*/ ISETP.GE.U32.AND P0, PT, R26, R24, PT ; /* 0x000000181a00720c */ /* 0x000fe40003f06070 */ /*0370*/ ISETP.GE.U32.AND P1, PT, R27, R25, PT ; /* 0x000000191b00720c */ /* 0x000fda0003f26070 */ /*0380*/ @P0 BRA P1, 0x560 ; /* 0x000001d000000947 */ /* 0x000fea0000800000 */ /*0390*/ MOV R28, 0x0 ; /* 0x00000000001c7802 */ /* 0x000fe20000000f00 */ /*03a0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x80] ; /* 0x01002000ff047624 */ /* 0x000fe200078e00ff */ /*03b0*/ IADD3 R23, P0, R1, c[0x0][0x20], RZ ; /* 0x0000080001177a10 */ /* 0x000fe20007f1e0ff */ /*03c0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x84] ; /* 0x01002100ff057624 */ /* 0x000fe200078e00ff */ /*03d0*/ LDC.64 R2, c[0x4][R28] ; /* 0x010000001c027b82 */ /* 0x0000620000000a00 */ /*03e0*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*03f0*/ IADD3.X R22, RZ, c[0x0][0x24], RZ, P0, !PT ; /* 0x00000900ff167a10 */ /* 0x000fcc00007fe4ff */ /*0400*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fc60000000000 */ /*0410*/ MOV R11, 0x480 ; /* 0x00000480000b7802 */ /* 0x000fe40000000f00 */ /*0420*/ MOV R20, 0x400 ; /* 0x0000040000147802 */ /* 0x000fe40000000f00 */ /*0430*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fc40000000f00 */ /*0440*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0450*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*0460*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*0470*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x003fea0003c00000 */ /*0480*/ STL.128 [R1], R24 ; /* 0x0000001801007387 */ /* 0x0001e20000100c00 */ /*0490*/ LDC.64 R28, c[0x4][R28] ; /* 0x010000001c1c7b82 */ /* 0x000e620000000a00 */ /*04a0*/ IMAD.MOV.U32 R6, RZ, RZ, R23 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0017 */ /*04b0*/ MOV R4, c[0x4][0x28] ; /* 0x01000a0000047a02 */ /* 0x000fe20000000f00 */ /*04c0*/ IMAD.MOV.U32 R7, RZ, RZ, R22 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0016 */ /*04d0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x2c] ; /* 0x01000b00ff057624 */ /* 0x000fc600078e00ff */ /*04e0*/ LEPC R2 ; /* 0x000000000002734e */ /* 0x000fc80000000000 */ /*04f0*/ MOV R9, 0x560 ; /* 0x0000056000097802 */ /* 0x000fe40000000f00 */ /*0500*/ MOV R20, 0x4e0 ; /* 0x000004e000147802 */ /* 0x000fe40000000f00 */ /*0510*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fc40000000f00 */ /*0520*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0530*/ IADD3 R20, P0, P1, -R20, R9, R2 ; /* 0x0000000914147210 */ /* 0x000fc8000791e102 */ /*0540*/ IADD3.X R21, ~R0, R21, R3, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2503 */ /*0550*/ CALL.ABS.NOINC R28 ; /* 0x000000001c007343 */ /* 0x003fea0003c00000 */ /*0560*/ BSYNC B6 ; /* 0x0000000000067941 */ /* 0x000fea0003800000 */ /*0570*/ IMAD R25, R24, R25, RZ ; /* 0x0000001918197224 */ /* 0x000fca00078e02ff */ /*0580*/ ISETP.GE.AND P0, PT, R30, R25, PT ; /* 0x000000191e00720c */ /* 0x000fda0003f06270 */ /*0590*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*05a0*/ LDG.E.64.CONSTANT R18, [R18.64+-0xc] ; /* 0xfffff42412127981 */ /* 0x000ea8000c1e9b00 */ /*05b0*/ LDG.E.64.CONSTANT R16, [R16.64+-0xc] ; /* 0xfffff42410107981 */ /* 0x000ee2000c1e9b00 */ /*05c0*/ IMAD.MOV.U32 R6, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff067624 */ /* 0x000fe200078e00ff */ /*05d0*/ MOV R7, c[0x0][0x164] ; /* 0x0000590000077a02 */ /* 0x000fcc0000000f00 */ /*05e0*/ LDG.E.64.CONSTANT R6, [R6.64] ; /* 0x0000002406067981 */ /* 0x000f22000c1e9b00 */ /*05f0*/ IMAD.WIDE R2, R30, 0x4, R18 ; /* 0x000000041e027825 */ /* 0x004fc800078e0212 */ /*0600*/ IMAD.WIDE R4, R30.reuse, 0x4, R16 ; /* 0x000000041e047825 */ /* 0x048fe400078e0210 */ /*0610*/ LD.E R3, [R2.64] ; /* 0x0000002402037980 */ /* 0x000ea8000c101900 */ /*0620*/ LD.E R4, [R4.64] ; /* 0x0000002404047980 */ /* 0x000ea2000c101900 */ /*0630*/ IMAD.MOV.U32 R9, RZ, RZ, 0x3bbb989d ; /* 0x3bbb989dff097424 */ /* 0x000fe400078e00ff */ /*0640*/ IMAD.MOV.U32 R11, RZ, RZ, 0x437c0000 ; /* 0x437c0000ff0b7424 */ /* 0x000fe400078e00ff */ /*0650*/ IMAD.WIDE R6, R30, 0x4, R6 ; /* 0x000000041e067825 */ /* 0x010fe200078e0206 */ /*0660*/ FADD R0, R4, R3 ; /* 0x0000000304007221 */ /* 0x004fc80000000000 */ /*0670*/ FFMA.SAT R8, R0, R9, 0.5 ; /* 0x3f00000000087423 */ /* 0x000fc80000002009 */ /*0680*/ FFMA.RM R8, R8, R11, 12582913 ; /* 0x4b40000108087423 */ /* 0x000fc8000000400b */ /*0690*/ FADD R9, R8, -12583039 ; /* 0xcb40007f08097421 */ /* 0x000fc80000000000 */ /*06a0*/ FFMA R9, R0, 1.4426950216293334961, -R9 ; /* 0x3fb8aa3b00097823 */ /* 0x000fc80000000809 */ /*06b0*/ FFMA R9, R0, 1.925963033500011079e-08, R9 ; /* 0x32a5706000097823 */ /* 0x000fcc0000000009 */ /*06c0*/ MUFU.EX2 R9, R9 ; /* 0x0000000900097308 */ /* 0x000e220000000800 */ /*06d0*/ SHF.L.U32 R8, R8, 0x17, RZ ; /* 0x0000001708087819 */ /* 0x000fca00000006ff */ /*06e0*/ FMUL R3, R8, R9 ; /* 0x0000000908037220 */ /* 0x001fca0000400000 */ /*06f0*/ ST.E [R6.64], R3 ; /* 0x0000000306007985 */ /* 0x000fe2000c101924 */ /*0700*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0710*/ BRA 0x710; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0720*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0730*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0740*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0750*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0760*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0770*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0780*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0790*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*07a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*07b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*07c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*07d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*07e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*07f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z13AddandSigmoidP8Vector2DS0_S0_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ MOV R3, c[0x0][0x174] ; /* 0x00005d0000037a02 */ /* 0x000fe20000000f00 */ /*0020*/ IMAD.MOV.U32 R24, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff187624 */ /* 0x000fe200078e00ff */ /*0030*/ ULDC.64 UR36, c[0x0][0x118] ; /* 0x0000460000247ab9 */ /* 0x000fe20000000a00 */ /*0040*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff027624 */ /* 0x000fe200078e00ff */ /*0050*/ IADD3 R1, R1, -0x10, RZ ; /* 0xfffffff001017810 */ /* 0x000fe20007ffe0ff */ /*0060*/ IMAD.MOV.U32 R25, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff197624 */ /* 0x000fe200078e00ff */ /*0070*/ UMOV UR6, 0xc ; /* 0x0000000c00067882 */ /* 0x000fe40000000000 */ /*0080*/ LDG.E.CONSTANT R3, [R2.64+0xc] ; /* 0x00000c2402037981 */ /* 0x000ea2000c1e9900 */ /*0090*/ ULDC.64 UR4, c[0x0][0x168] ; /* 0x00005a0000047ab9 */ /* 0x000fe40000000a00 */ /*00a0*/ ULDC.64 UR8, c[0x0][0x170] ; /* 0x00005c0000087ab9 */ /* 0x000fe20000000a00 */ /*00b0*/ LDG.E.CONSTANT R24, [R24.64+0xc] ; /* 0x00000c2418187981 */ /* 0x000ea2000c1e9900 */ /*00c0*/ UIADD3 UR4, UP0, UR6, UR4, URZ ; /* 0x0000000406047290 */ /* 0x000fc4000ff1e03f */ /*00d0*/ UIADD3 UR6, UP1, UR6, UR8, URZ ; /* 0x0000000806067290 */ /* 0x000fe4000ff3e03f */ /*00e0*/ UIADD3.X UR5, URZ, UR5, URZ, UP0, !UPT ; /* 0x000000053f057290 */ /* 0x000fe400087fe43f */ /*00f0*/ UIADD3.X UR7, URZ, UR9, URZ, UP1, !UPT ; /* 0x000000093f077290 */ /* 0x000fe20008ffe43f */ /*0100*/ MOV R18, UR4 ; /* 0x0000000400127c02 */ /* 0x000fe20008000f00 */ /*0110*/ IMAD.U32 R16, RZ, RZ, UR6 ; /* 0x00000006ff107e24 */ /* 0x000fe4000f8e00ff */ /*0120*/ IMAD.U32 R19, RZ, RZ, UR5 ; /* 0x00000005ff137e24 */ /* 0x000fe4000f8e00ff */ /*0130*/ MOV R17, UR7 ; /* 0x0000000700117c02 */ /* 0x000fc40008000f00 */ /*0140*/ ISETP.NE.AND P0, PT, R24, R3, PT ; /* 0x000000031800720c */ /* 0x004fda0003f05270 */ /*0150*/ @P0 BRA 0x1a0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*0160*/ LDG.E.CONSTANT R0, [R16.64+-0x4] ; /* 0xfffffc2410007981 */ /* 0x000ea8000c1e9900 */ /*0170*/ LDG.E.CONSTANT R25, [R18.64+-0x4] ; /* 0xfffffc2412197981 */ /* 0x000ea4000c1e9900 */ /*0180*/ ISETP.NE.AND P0, PT, R25, R0, PT ; /* 0x000000001900720c */ /* 0x004fda0003f05270 */ /*0190*/ @!P0 BRA 0x280 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*01a0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*01b0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x70] ; /* 0x01001c00ff047624 */ /* 0x000fe200078e00ff */ /*01c0*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*01d0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x74] ; /* 0x01001d00ff057624 */ /* 0x000fe200078e00ff */ /*01e0*/ LDC.64 R2, c[0x4][R0] ; /* 0x0100000000027b82 */ /* 0x00006c0000000a00 */ /*01f0*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fe20000000000 */ /*0200*/ MOV R11, 0x270 ; /* 0x00000270000b7802 */ /* 0x000fe40000000f00 */ /*0210*/ MOV R20, 0x1f0 ; /* 0x000001f000147802 */ /* 0x000fe40000000f00 */ /*0220*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0230*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x001fc40000000f00 */ /*0240*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*0250*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*0260*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x002fea0003c00000 */ /*0270*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0280*/ S2UR UR4, SR_CTAID.X ; /* 0x00000000000479c3 */ /* 0x000e220000002500 */ /*0290*/ S2R R30, SR_CTAID.Y ; /* 0x00000000001e7919 */ /* 0x000e620000002600 */ /*02a0*/ MOV R26, c[0x0][0x0] ; /* 0x00000000001a7a02 */ /* 0x000fe20000000f00 */ /*02b0*/ BSSY B6, 0x5b0 ; /* 0x000002f000067945 */ /* 0x000fe40003800000 */ /*02c0*/ S2R R5, SR_TID.Y ; /* 0x0000000000057919 */ /* 0x000e640000002200 */ /*02d0*/ IMAD.SHL.U32 R0, R26, 0x4, RZ ; /* 0x000000041a007824 */ /* 0x000fe400078e00ff */ /*02e0*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e220000002100 */ /*02f0*/ IMAD R30, R30, c[0x0][0x4], R5 ; /* 0x000001001e1e7a24 */ /* 0x002fc400078e0205 */ /*0300*/ IMAD R3, R0, UR4, R3 ; /* 0x0000000400037c24 */ /* 0x001fc8000f8e0203 */ /*0310*/ IMAD R30, R24, R30, R3 ; /* 0x0000001e181e7224 */ /* 0x000fca00078e0203 */ /*0320*/ ISETP.NE.AND P0, PT, R30, RZ, PT ; /* 0x000000ff1e00720c */ /* 0x000fda0003f05270 */ /*0330*/ @P0 BRA 0x5a0 ; /* 0x0000026000000947 */ /* 0x000fea0003800000 */ /*0340*/ SHF.R.S32.HI R3, RZ, 0x1f, R24 ; /* 0x0000001fff037819 */ /* 0x000fe20000011418 */ /*0350*/ IMAD R26, R26, c[0x0][0xc], RZ ; /* 0x000003001a1a7a24 */ /* 0x000fe200078e02ff */ /*0360*/ MOV R27, c[0x0][0x4] ; /* 0x00000100001b7a02 */ /* 0x000fe40000000f00 */ /*0370*/ LEA.HI R3, R3, R24, RZ, 0x2 ; /* 0x0000001803037211 */ /* 0x000fc600078f10ff */ /*0380*/ IMAD R27, R27, c[0x0][0x10], RZ ; /* 0x000004001b1b7a24 */ /* 0x000fe200078e02ff */ /*0390*/ SHF.R.S32.HI R3, RZ, 0x2, R3 ; /* 0x00000002ff037819 */ /* 0x000fc80000011403 */ /*03a0*/ ISETP.GE.U32.AND P1, PT, R27, R25, PT ; /* 0x000000191b00720c */ /* 0x000fe40003f26070 */ /*03b0*/ ISETP.GE.U32.AND P0, PT, R26, R3, PT ; /* 0x000000031a00720c */ /* 0x000fda0003f06070 */ /*03c0*/ @P0 BRA P1, 0x5a0 ; /* 0x000001d000000947 */ /* 0x000fea0000800000 */ /*03d0*/ MOV R28, 0x0 ; /* 0x00000000001c7802 */ /* 0x000fe20000000f00 */ /*03e0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x78] ; /* 0x01001e00ff047624 */ /* 0x000fe200078e00ff */ /*03f0*/ IADD3 R23, P0, R1, c[0x0][0x20], RZ ; /* 0x0000080001177a10 */ /* 0x000fe20007f1e0ff */ /*0400*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*0410*/ LDC.64 R2, c[0x4][R28] ; /* 0x010000001c027b82 */ /* 0x0000620000000a00 */ /*0420*/ MOV R5, c[0x4][0x7c] ; /* 0x01001f0000057a02 */ /* 0x000fe40000000f00 */ /*0430*/ IMAD.X R22, RZ, RZ, c[0x0][0x24], P0 ; /* 0x00000900ff167624 */ /* 0x000fca00000e06ff */ /*0440*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fe20000000000 */ /*0450*/ MOV R11, 0x4c0 ; /* 0x000004c0000b7802 */ /* 0x000fe40000000f00 */ /*0460*/ MOV R20, 0x440 ; /* 0x0000044000147802 */ /* 0x000fc40000000f00 */ /*0470*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0480*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0490*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*04a0*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*04b0*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x003fea0003c00000 */ /*04c0*/ STL.128 [R1], R24 ; /* 0x0000001801007387 */ /* 0x0001e20000100c00 */ /*04d0*/ LDC.64 R28, c[0x4][R28] ; /* 0x010000001c1c7b82 */ /* 0x000e620000000a00 */ /*04e0*/ MOV R6, R23 ; /* 0x0000001700067202 */ /* 0x000fe20000000f00 */ /*04f0*/ IMAD.MOV.U32 R7, RZ, RZ, R22 ; /* 0x000000ffff077224 */ /* 0x000fe200078e0016 */ /*0500*/ MOV R4, c[0x4][0x28] ; /* 0x01000a0000047a02 */ /* 0x000fe20000000f00 */ /*0510*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x2c] ; /* 0x01000b00ff057624 */ /* 0x000fc800078e00ff */ /*0520*/ LEPC R2 ; /* 0x000000000002734e */ /* 0x000fe20000000000 */ /*0530*/ MOV R9, 0x5a0 ; /* 0x000005a000097802 */ /* 0x000fe40000000f00 */ /*0540*/ MOV R20, 0x520 ; /* 0x0000052000147802 */ /* 0x000fe40000000f00 */ /*0550*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fc40000000f00 */ /*0560*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0570*/ IADD3 R20, P0, P1, -R20, R9, R2 ; /* 0x0000000914147210 */ /* 0x000fc8000791e102 */ /*0580*/ IADD3.X R21, ~R0, R21, R3, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2503 */ /*0590*/ CALL.ABS.NOINC R28 ; /* 0x000000001c007343 */ /* 0x003fea0003c00000 */ /*05a0*/ BSYNC B6 ; /* 0x0000000000067941 */ /* 0x000fea0003800000 */ /*05b0*/ MOV R3, c[0x0][0x0] ; /* 0x0000000000037a02 */ /* 0x000fe20000000f00 */ /*05c0*/ IMAD R24, R24, R25, RZ ; /* 0x0000001918187224 */ /* 0x000fc800078e02ff */ /*05d0*/ IMAD R3, R3, 0x3, R30 ; /* 0x0000000303037824 */ /* 0x000fca00078e021e */ /*05e0*/ ISETP.GE.U32.AND P0, PT, R3, R24, PT ; /* 0x000000180300720c */ /* 0x000fda0003f06070 */ /*05f0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0600*/ LDG.E.64.CONSTANT R18, [R18.64+-0xc] ; /* 0xfffff42412127981 */ /* 0x000ea8000c1e9b00 */ /*0610*/ LDG.E.64.CONSTANT R16, [R16.64+-0xc] ; /* 0xfffff42410107981 */ /* 0x000ee2000c1e9b00 */ /*0620*/ IMAD.WIDE R4, R30, 0x4, R18 ; /* 0x000000041e047825 */ /* 0x004fc800078e0212 */ /*0630*/ IMAD.WIDE R6, R30, 0x4, R16 ; /* 0x000000041e067825 */ /* 0x008fe400078e0210 */ /*0640*/ LD.E R5, [R4.64] ; /* 0x0000002404057980 */ /* 0x000ea8000c101900 */ /*0650*/ LD.E R6, [R6.64] ; /* 0x0000002406067980 */ /* 0x000ea2000c101900 */ /*0660*/ IMAD.MOV.U32 R9, RZ, RZ, 0x3bbb989d ; /* 0x3bbb989dff097424 */ /* 0x000fe200078e00ff */ /*0670*/ MOV R11, 0x437c0000 ; /* 0x437c0000000b7802 */ /* 0x000fe20000000f00 */ /*0680*/ BSSY B0, 0x7f0 ; /* 0x0000016000007945 */ /* 0x000fe20003800000 */ /*0690*/ FADD R0, R6, R5 ; /* 0x0000000506007221 */ /* 0x004fc80000000000 */ /*06a0*/ FFMA.SAT R2, -R0, R9, 0.5 ; /* 0x3f00000000027423 */ /* 0x000fc80000002109 */ /*06b0*/ FFMA.RM R2, R2, R11, 12582913 ; /* 0x4b40000102027423 */ /* 0x000fc8000000400b */ /*06c0*/ FADD R9, R2.reuse, -12583039 ; /* 0xcb40007f02097421 */ /* 0x040fe20000000000 */ /*06d0*/ IMAD.SHL.U32 R2, R2, 0x800000, RZ ; /* 0x0080000002027824 */ /* 0x000fc600078e00ff */ /*06e0*/ FFMA R9, -R0, 1.4426950216293334961, -R9 ; /* 0x3fb8aa3b00097823 */ /* 0x000fc80000000909 */ /*06f0*/ FFMA R9, -R0, 1.925963033500011079e-08, R9 ; /* 0x32a5706000097823 */ /* 0x000fcc0000000109 */ /*0700*/ MUFU.EX2 R9, R9 ; /* 0x0000000900097308 */ /* 0x000e240000000800 */ /*0710*/ FFMA R2, R2, R9, 1 ; /* 0x3f80000002027423 */ /* 0x001fca0000000009 */ /*0720*/ IADD3 R0, R2, 0x1800000, RZ ; /* 0x0180000002007810 */ /* 0x000fc80007ffe0ff */ /*0730*/ LOP3.LUT R0, R0, 0x7f800000, RZ, 0xc0, !PT ; /* 0x7f80000000007812 */ /* 0x000fc800078ec0ff */ /*0740*/ ISETP.GT.U32.AND P0, PT, R0, 0x1ffffff, PT ; /* 0x01ffffff0000780c */ /* 0x000fda0003f04070 */ /*0750*/ @P0 BRA 0x7a0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*0760*/ MOV R6, 0x780 ; /* 0x0000078000067802 */ /* 0x000fe40000000f00 */ /*0770*/ CALL.REL.NOINC 0xe40 ; /* 0x000006c000007944 */ /* 0x000fea0003c00000 */ /*0780*/ MOV R13, R8 ; /* 0x00000008000d7202 */ /* 0x002fe20000000f00 */ /*0790*/ BRA 0x7e0 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*07a0*/ MUFU.RCP R13, R2 ; /* 0x00000002000d7308 */ /* 0x000e240000001000 */ /*07b0*/ FFMA R0, R2, R13, -1 ; /* 0xbf80000002007423 */ /* 0x001fc8000000000d */ /*07c0*/ FADD.FTZ R0, -R0, -RZ ; /* 0x800000ff00007221 */ /* 0x000fc80000010100 */ /*07d0*/ FFMA R13, R13, R0, R13 ; /* 0x000000000d0d7223 */ /* 0x000fe4000000000d */ /*07e0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*07f0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff047624 */ /* 0x000fe200078e00ff */ /*0800*/ MOV R5, c[0x0][0x164] ; /* 0x0000590000057a02 */ /* 0x000fcc0000000f00 */ /*0810*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000002404047981 */ /* 0x000ea2000c1e9b00 */ /*0820*/ IADD3 R7, R30, c[0x0][0x0], RZ ; /* 0x000000001e077a10 */ /* 0x000fca0007ffe0ff */ /*0830*/ IMAD.WIDE.U32 R10, R7, 0x4, R16 ; /* 0x00000004070a7825 */ /* 0x000fc800078e0010 */ /*0840*/ IMAD.WIDE.U32 R8, R7, 0x4, R18 ; /* 0x0000000407087825 */ /* 0x000fc800078e0012 */ /*0850*/ IMAD.WIDE R30, R30, 0x4, R4 ; /* 0x000000041e1e7825 */ /* 0x004fca00078e0204 */ /*0860*/ ST.E [R30.64], R13 ; /* 0x0000000d1e007985 */ /* 0x0003e8000c101924 */ /*0870*/ LD.E R10, [R10.64] ; /* 0x000000240a0a7980 */ /* 0x000ea8000c101900 */ /*0880*/ LD.E R9, [R8.64] ; /* 0x0000002408097980 */ /* 0x000ea2000c101900 */ /*0890*/ IMAD.MOV.U32 R15, RZ, RZ, 0x3bbb989d ; /* 0x3bbb989dff0f7424 */ /* 0x000fe200078e00ff */ /*08a0*/ MOV R21, 0x437c0000 ; /* 0x437c000000157802 */ /* 0x000fe20000000f00 */ /*08b0*/ BSSY B0, 0xa20 ; /* 0x0000016000007945 */ /* 0x000fe20003800000 */ /*08c0*/ FADD R0, R10, R9 ; /* 0x000000090a007221 */ /* 0x004fc80000000000 */ /*08d0*/ FFMA.SAT R2, -R0, R15, 0.5 ; /* 0x3f00000000027423 */ /* 0x001fc8000000210f */ /*08e0*/ FFMA.RM R2, R2, R21, 12582913 ; /* 0x4b40000102027423 */ /* 0x000fc80000004015 */ /*08f0*/ FADD R15, R2.reuse, -12583039 ; /* 0xcb40007f020f7421 */ /* 0x040fe20000000000 */ /*0900*/ IMAD.SHL.U32 R2, R2, 0x800000, RZ ; /* 0x0080000002027824 */ /* 0x000fc600078e00ff */ /*0910*/ FFMA R15, -R0, 1.4426950216293334961, -R15 ; /* 0x3fb8aa3b000f7823 */ /* 0x000fc8000000090f */ /*0920*/ FFMA R15, -R0, 1.925963033500011079e-08, R15 ; /* 0x32a57060000f7823 */ /* 0x000fcc000000010f */ /*0930*/ MUFU.EX2 R15, R15 ; /* 0x0000000f000f7308 */ /* 0x000e240000000800 */ /*0940*/ FFMA R2, R2, R15, 1 ; /* 0x3f80000002027423 */ /* 0x001fca000000000f */ /*0950*/ IADD3 R0, R2, 0x1800000, RZ ; /* 0x0180000002007810 */ /* 0x000fc80007ffe0ff */ /*0960*/ LOP3.LUT R0, R0, 0x7f800000, RZ, 0xc0, !PT ; /* 0x7f80000000007812 */ /* 0x000fc800078ec0ff */ /*0970*/ ISETP.GT.U32.AND P0, PT, R0, 0x1ffffff, PT ; /* 0x01ffffff0000780c */ /* 0x000fda0003f04070 */ /*0980*/ @P0 BRA 0x9d0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*0990*/ MOV R6, 0x9b0 ; /* 0x000009b000067802 */ /* 0x002fe40000000f00 */ /*09a0*/ CALL.REL.NOINC 0xe40 ; /* 0x0000049000007944 */ /* 0x000fea0003c00000 */ /*09b0*/ MOV R15, R8 ; /* 0x00000008000f7202 */ /* 0x002fe20000000f00 */ /*09c0*/ BRA 0xa10 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*09d0*/ MUFU.RCP R15, R2 ; /* 0x00000002000f7308 */ /* 0x002e240000001000 */ /*09e0*/ FFMA R0, R2, R15, -1 ; /* 0xbf80000002007423 */ /* 0x001fc8000000000f */ /*09f0*/ FADD.FTZ R0, -R0, -RZ ; /* 0x800000ff00007221 */ /* 0x000fc80000010100 */ /*0a00*/ FFMA R15, R15, R0, R15 ; /* 0x000000000f0f7223 */ /* 0x000fe4000000000f */ /*0a10*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0a20*/ IADD3 R9, R7.reuse, c[0x0][0x0], RZ ; /* 0x0000000007097a10 */ /* 0x040fe20007ffe0ff */ /*0a30*/ IMAD.WIDE.U32 R6, R7, 0x4, R4 ; /* 0x0000000407067825 */ /* 0x000fc800078e0004 */ /*0a40*/ IMAD.WIDE.U32 R12, R9.reuse, 0x4, R16 ; /* 0x00000004090c7825 */ /* 0x040fe200078e0010 */ /*0a50*/ ST.E [R6.64], R15 ; /* 0x0000000f06007985 */ /* 0x0003e6000c101924 */ /*0a60*/ IMAD.WIDE.U32 R10, R9, 0x4, R18 ; /* 0x00000004090a7825 */ /* 0x000fe400078e0012 */ /*0a70*/ LD.E R12, [R12.64] ; /* 0x000000240c0c7980 */ /* 0x000ea8000c101900 */ /*0a80*/ LD.E R11, [R10.64] ; /* 0x000000240a0b7980 */ /* 0x000ea2000c101900 */ /*0a90*/ IMAD.MOV.U32 R21, RZ, RZ, 0x3bbb989d ; /* 0x3bbb989dff157424 */ /* 0x000fe200078e00ff */ /*0aa0*/ MOV R23, 0x437c0000 ; /* 0x437c000000177802 */ /* 0x000fe20000000f00 */ /*0ab0*/ BSSY B0, 0xc20 ; /* 0x0000016000007945 */ /* 0x000fe20003800000 */ /*0ac0*/ FADD R0, R12, R11 ; /* 0x0000000b0c007221 */ /* 0x004fc80000000000 */ /*0ad0*/ FFMA.SAT R2, -R0, R21, 0.5 ; /* 0x3f00000000027423 */ /* 0x001fc80000002115 */ /*0ae0*/ FFMA.RM R2, R2, R23, 12582913 ; /* 0x4b40000102027423 */ /* 0x000fc80000004017 */ /*0af0*/ FADD R21, R2.reuse, -12583039 ; /* 0xcb40007f02157421 */ /* 0x040fe20000000000 */ /*0b00*/ IMAD.SHL.U32 R2, R2, 0x800000, RZ ; /* 0x0080000002027824 */ /* 0x000fc600078e00ff */ /*0b10*/ FFMA R21, -R0, 1.4426950216293334961, -R21 ; /* 0x3fb8aa3b00157823 */ /* 0x000fc80000000915 */ /*0b20*/ FFMA R21, -R0, 1.925963033500011079e-08, R21 ; /* 0x32a5706000157823 */ /* 0x000fcc0000000115 */ /*0b30*/ MUFU.EX2 R21, R21 ; /* 0x0000001500157308 */ /* 0x000e240000000800 */ /*0b40*/ FFMA R2, R2, R21, 1 ; /* 0x3f80000002027423 */ /* 0x001fca0000000015 */ /*0b50*/ IADD3 R0, R2, 0x1800000, RZ ; /* 0x0180000002007810 */ /* 0x000fc80007ffe0ff */ /*0b60*/ LOP3.LUT R0, R0, 0x7f800000, RZ, 0xc0, !PT ; /* 0x7f80000000007812 */ /* 0x000fc800078ec0ff */ /*0b70*/ ISETP.GT.U32.AND P0, PT, R0, 0x1ffffff, PT ; /* 0x01ffffff0000780c */ /* 0x000fda0003f04070 */ /*0b80*/ @P0 BRA 0xbd0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*0b90*/ MOV R6, 0xbb0 ; /* 0x00000bb000067802 */ /* 0x002fe40000000f00 */ /*0ba0*/ CALL.REL.NOINC 0xe40 ; /* 0x0000029000007944 */ /* 0x000fea0003c00000 */ /*0bb0*/ MOV R11, R8 ; /* 0x00000008000b7202 */ /* 0x002fe20000000f00 */ /*0bc0*/ BRA 0xc10 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0bd0*/ MUFU.RCP R11, R2 ; /* 0x00000002000b7308 */ /* 0x002e240000001000 */ /*0be0*/ FFMA R0, R2, R11, -1 ; /* 0xbf80000002007423 */ /* 0x001fc8000000000b */ /*0bf0*/ FADD.FTZ R0, -R0, -RZ ; /* 0x800000ff00007221 */ /* 0x000fc80000010100 */ /*0c00*/ FFMA R11, R11, R0, R11 ; /* 0x000000000b0b7223 */ /* 0x000fe4000000000b */ /*0c10*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0c20*/ IMAD.WIDE.U32 R6, R9, 0x4, R4 ; /* 0x0000000409067825 */ /* 0x000fc800078e0004 */ /*0c30*/ IMAD.WIDE.U32 R16, R3.reuse, 0x4, R16 ; /* 0x0000000403107825 */ /* 0x040fe200078e0010 */ /*0c40*/ ST.E [R6.64], R11 ; /* 0x0000000b06007985 */ /* 0x0003e6000c101924 */ /*0c50*/ IMAD.WIDE.U32 R18, R3, 0x4, R18 ; /* 0x0000000403127825 */ /* 0x000fe400078e0012 */ /*0c60*/ LD.E R16, [R16.64] ; /* 0x0000002410107980 */ /* 0x000ea8000c101900 */ /*0c70*/ LD.E R19, [R18.64] ; /* 0x0000002412137980 */ /* 0x000ea2000c101900 */ /*0c80*/ IMAD.MOV.U32 R9, RZ, RZ, 0x3bbb989d ; /* 0x3bbb989dff097424 */ /* 0x000fe200078e00ff */ /*0c90*/ MOV R13, 0x437c0000 ; /* 0x437c0000000d7802 */ /* 0x000fe20000000f00 */ /*0ca0*/ BSSY B0, 0xe10 ; /* 0x0000016000007945 */ /* 0x000fe20003800000 */ /*0cb0*/ FADD R0, R16, R19 ; /* 0x0000001310007221 */ /* 0x004fc80000000000 */ /*0cc0*/ FFMA.SAT R2, -R0, R9, 0.5 ; /* 0x3f00000000027423 */ /* 0x001fc80000002109 */ /*0cd0*/ FFMA.RM R2, R2, R13, 12582913 ; /* 0x4b40000102027423 */ /* 0x000fc8000000400d */ /*0ce0*/ FADD R9, R2.reuse, -12583039 ; /* 0xcb40007f02097421 */ /* 0x040fe20000000000 */ /*0cf0*/ IMAD.SHL.U32 R2, R2, 0x800000, RZ ; /* 0x0080000002027824 */ /* 0x000fc600078e00ff */ /*0d00*/ FFMA R9, -R0, 1.4426950216293334961, -R9 ; /* 0x3fb8aa3b00097823 */ /* 0x000fc80000000909 */ /*0d10*/ FFMA R9, -R0, 1.925963033500011079e-08, R9 ; /* 0x32a5706000097823 */ /* 0x000fcc0000000109 */ /*0d20*/ MUFU.EX2 R9, R9 ; /* 0x0000000900097308 */ /* 0x000e240000000800 */ /*0d30*/ FFMA R2, R2, R9, 1 ; /* 0x3f80000002027423 */ /* 0x001fca0000000009 */ /*0d40*/ IADD3 R0, R2, 0x1800000, RZ ; /* 0x0180000002007810 */ /* 0x000fc80007ffe0ff */ /*0d50*/ LOP3.LUT R0, R0, 0x7f800000, RZ, 0xc0, !PT ; /* 0x7f80000000007812 */ /* 0x000fc800078ec0ff */ /*0d60*/ ISETP.GT.U32.AND P0, PT, R0, 0x1ffffff, PT ; /* 0x01ffffff0000780c */ /* 0x000fda0003f04070 */ /*0d70*/ @P0 BRA 0xdc0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*0d80*/ MOV R6, 0xda0 ; /* 0x00000da000067802 */ /* 0x002fe40000000f00 */ /*0d90*/ CALL.REL.NOINC 0xe40 ; /* 0x000000a000007944 */ /* 0x000fea0003c00000 */ /*0da0*/ MOV R7, R8 ; /* 0x0000000800077202 */ /* 0x002fe20000000f00 */ /*0db0*/ BRA 0xe00 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0dc0*/ MUFU.RCP R7, R2 ; /* 0x0000000200077308 */ /* 0x002e240000001000 */ /*0dd0*/ FFMA R0, R2, R7, -1 ; /* 0xbf80000002007423 */ /* 0x001fc80000000007 */ /*0de0*/ FADD.FTZ R0, -R0, -RZ ; /* 0x800000ff00007221 */ /* 0x000fc80000010100 */ /*0df0*/ FFMA R7, R7, R0, R7 ; /* 0x0000000007077223 */ /* 0x000fe40000000007 */ /*0e00*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0e10*/ IMAD.WIDE.U32 R4, R3, 0x4, R4 ; /* 0x0000000403047825 */ /* 0x000fca00078e0004 */ /*0e20*/ ST.E [R4.64], R7 ; /* 0x0000000704007985 */ /* 0x000fe2000c101924 */ /*0e30*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0e40*/ IMAD.SHL.U32 R0, R2, 0x2, RZ ; /* 0x0000000202007824 */ /* 0x000fe200078e00ff */ /*0e50*/ BSSY B1, 0x1160 ; /* 0x0000030000017945 */ /* 0x000fe80003800000 */ /*0e60*/ SHF.R.U32.HI R12, RZ, 0x18, R0 ; /* 0x00000018ff0c7819 */ /* 0x000fc80000011600 */ /*0e70*/ ISETP.NE.U32.AND P0, PT, R12, RZ, PT ; /* 0x000000ff0c00720c */ /* 0x000fda0003f05070 */ /*0e80*/ @P0 BRA 0xf30 ; /* 0x000000a000000947 */ /* 0x000fea0003800000 */ /*0e90*/ SHF.L.U32 R0, R2, 0x1, RZ ; /* 0x0000000102007819 */ /* 0x000fc800000006ff */ /*0ea0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fda0003f05270 */ /*0eb0*/ @P0 FFMA R10, R2, 1.84467440737095516160e+19, RZ ; /* 0x5f800000020a0823 */ /* 0x000fe200000000ff */ /*0ec0*/ @!P0 MUFU.RCP R8, R2 ; /* 0x0000000200088308 */ /* 0x000ff00000001000 */ /*0ed0*/ @P0 MUFU.RCP R11, R10 ; /* 0x0000000a000b0308 */ /* 0x000e240000001000 */ /*0ee0*/ @P0 FFMA R0, R10, R11, -1 ; /* 0xbf8000000a000423 */ /* 0x001fc8000000000b */ /*0ef0*/ @P0 FADD.FTZ R0, -R0, -RZ ; /* 0x800000ff00000221 */ /* 0x000fc80000010100 */ /*0f00*/ @P0 FFMA R0, R11, R0, R11 ; /* 0x000000000b000223 */ /* 0x000fc8000000000b */ /*0f10*/ @P0 FFMA R8, R0, 1.84467440737095516160e+19, RZ ; /* 0x5f80000000080823 */ /* 0x000fe200000000ff */ /*0f20*/ BRA 0x1150 ; /* 0x0000022000007947 */ /* 0x000fea0003800000 */ /*0f30*/ IADD3 R14, R12, -0xfd, RZ ; /* 0xffffff030c0e7810 */ /* 0x000fc80007ffe0ff */ /*0f40*/ ISETP.GT.U32.AND P0, PT, R14, 0x1, PT ; /* 0x000000010e00780c */ /* 0x000fda0003f04070 */ /*0f50*/ @P0 BRA 0x1140 ; /* 0x000001e000000947 */ /* 0x000fea0003800000 */ /*0f60*/ LOP3.LUT R0, R2, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff02007812 */ /* 0x000fe200078ec0ff */ /*0f70*/ IMAD.MOV.U32 R13, RZ, RZ, 0x3 ; /* 0x00000003ff0d7424 */ /* 0x000fc600078e00ff */ /*0f80*/ LOP3.LUT R0, R0, 0x3f800000, RZ, 0xfc, !PT ; /* 0x3f80000000007812 */ /* 0x000fe400078efcff */ /*0f90*/ SHF.L.U32 R13, R13, R14, RZ ; /* 0x0000000e0d0d7219 */ /* 0x000fe400000006ff */ /*0fa0*/ MUFU.RCP R11, R0 ; /* 0x00000000000b7308 */ /* 0x000e240000001000 */ /*0fb0*/ FFMA R8, R0, R11, -1 ; /* 0xbf80000000087423 */ /* 0x001fc8000000000b */ /*0fc0*/ FADD.FTZ R8, -R8, -RZ ; /* 0x800000ff08087221 */ /* 0x000fc80000010100 */ /*0fd0*/ FFMA.RM R10, R11.reuse, R8.reuse, R11.reuse ; /* 0x000000080b0a7223 */ /* 0x1c0fe2000000400b */ /*0fe0*/ FFMA.RP R11, R11, R8, R11 ; /* 0x000000080b0b7223 */ /* 0x000fc8000000800b */ /*0ff0*/ LOP3.LUT R8, R10.reuse, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff0a087812 */ /* 0x040fe400078ec0ff */ /*1000*/ FSETP.NEU.FTZ.AND P0, PT, R10, R11, PT ; /* 0x0000000b0a00720b */ /* 0x000fe40003f1d000 */ /*1010*/ LOP3.LUT R8, R8, 0x800000, RZ, 0xfc, !PT ; /* 0x0080000008087812 */ /* 0x000fe400078efcff */ /*1020*/ SEL R10, RZ, 0xffffffff, !P0 ; /* 0xffffffffff0a7807 */ /* 0x000fe40004000000 */ /*1030*/ LOP3.LUT R13, R13, R8, RZ, 0xc0, !PT ; /* 0x000000080d0d7212 */ /* 0x000fe400078ec0ff */ /*1040*/ IADD3 R11, -R10, RZ, RZ ; /* 0x000000ff0a0b7210 */ /* 0x000fc40007ffe1ff */ /*1050*/ SHF.R.U32.HI R13, RZ, R14.reuse, R13 ; /* 0x0000000eff0d7219 */ /* 0x080fe4000001160d */ /*1060*/ LOP3.LUT P1, RZ, R11, R14, R8, 0xf8, !PT ; /* 0x0000000e0bff7212 */ /* 0x000fe4000782f808 */ /*1070*/ LOP3.LUT P0, RZ, R13.reuse, 0x1, RZ, 0xc0, !PT ; /* 0x000000010dff7812 */ /* 0x040fe4000780c0ff */ /*1080*/ LOP3.LUT P2, RZ, R13, 0x2, RZ, 0xc0, !PT ; /* 0x000000020dff7812 */ /* 0x000fe4000784c0ff */ /*1090*/ IADD3 R11, R12, -0xfc, RZ ; /* 0xffffff040c0b7810 */ /* 0x000fe40007ffe0ff */ /*10a0*/ PLOP3.LUT P0, PT, P0, P1, P2, 0xe0, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40000703c20 */ /*10b0*/ LOP3.LUT P1, RZ, R2, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff02ff7812 */ /* 0x000fe4000782c0ff */ /*10c0*/ SEL R0, RZ, 0x1, !P0 ; /* 0x00000001ff007807 */ /* 0x000fe40004000000 */ /*10d0*/ SHF.R.U32.HI R11, RZ, R11, R8 ; /* 0x0000000bff0b7219 */ /* 0x000fc60000011608 */ /*10e0*/ IMAD.MOV R0, RZ, RZ, -R0 ; /* 0x000000ffff007224 */ /* 0x000fca00078e0a00 */ /*10f0*/ ISETP.GE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fda0003f06270 */ /*1100*/ @!P0 IADD3 R11, R11, 0x1, RZ ; /* 0x000000010b0b8810 */ /* 0x000fc80007ffe0ff */ /*1110*/ @!P1 SHF.L.U32 R11, R11, 0x1, RZ ; /* 0x000000010b0b9819 */ /* 0x000fc800000006ff */ /*1120*/ LOP3.LUT R8, R11, 0x80000000, R2, 0xf8, !PT ; /* 0x800000000b087812 */ /* 0x000fe200078ef802 */ /*1130*/ BRA 0x1150 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*1140*/ MUFU.RCP R8, R2 ; /* 0x0000000200087308 */ /* 0x0000640000001000 */ /*1150*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1160*/ IMAD.MOV.U32 R10, RZ, RZ, R6 ; /* 0x000000ffff0a7224 */ /* 0x000fe200078e0006 */ /*1170*/ MOV R11, 0x0 ; /* 0x00000000000b7802 */ /* 0x000fc80000000f00 */ /*1180*/ RET.REL.NODEC R10 0x0 ; /* 0xffffee700a007950 */ /* 0x000fea0003c3ffff */ /*1190*/ BRA 0x1190; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*11a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*11b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*11c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*11d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*11e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*11f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1200*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1210*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1220*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1230*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z10PointerSetP8Vector2DS0_ii .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ MOV R4, c[0x0][0x168] ; /* 0x00005a0000047a02 */ /* 0x000fe20000000f00 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0030*/ MOV R5, c[0x0][0x16c] ; /* 0x00005b0000057a02 */ /* 0x000fca0000000f00 */ /*0040*/ LDG.E R11, [R4.64+0xc] ; /* 0x00000c04040b7981 */ /* 0x000ea2000c1e1900 */ /*0050*/ IMAD.MOV.U32 R6, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff067624 */ /* 0x000fe200078e00ff */ /*0060*/ MOV R7, c[0x0][0x164] ; /* 0x0000590000077a02 */ /* 0x000fe20000000f00 */ /*0070*/ IMAD.MOV.U32 R10, RZ, RZ, c[0x0][0x174] ; /* 0x00005d00ff0a7624 */ /* 0x000fca00078e00ff */ /*0080*/ STG.E.64 [R6.64+0x8], R10 ; /* 0x0000080a06007986 */ /* 0x004fe8000c101b04 */ /*0090*/ LDG.E R0, [R4.64+0xc] ; /* 0x00000c0404007981 */ /* 0x000ea8000c1e1900 */ /*00a0*/ LDG.E.64 R2, [R4.64] ; /* 0x0000000404027981 */ /* 0x000ee2000c1e1b00 */ /*00b0*/ IMAD R9, R0, c[0x0][0x170], RZ ; /* 0x00005c0000097a24 */ /* 0x004fc800078e02ff */ /*00c0*/ IMAD.WIDE R2, R9, 0x4, R2 ; /* 0x0000000409027825 */ /* 0x008fca00078e0202 */ /*00d0*/ STG.E.64 [R6.64], R2 ; /* 0x0000000206007986 */ /* 0x000fe2000c101b04 */ /*00e0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00f0*/ BRA 0xf0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z7SoftmaxP8Vector2DS0_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R28, SR_CTAID.Y ; /* 0x00000000001c7919 */ /* 0x000e220000002600 */ /*0020*/ UMOV UR6, 0x1 ; /* 0x0000000100067882 */ /* 0x000fe20000000000 */ /*0030*/ BSSY B6, 0x3a0 ; /* 0x0000036000067945 */ /* 0x000fe20003800000 */ /*0040*/ ULDC.64 UR4, c[0x2][0x0] ; /* 0x0080000000047ab9 */ /* 0x000fe20000000a00 */ /*0050*/ S2R R3, SR_TID.Y ; /* 0x0000000000037919 */ /* 0x000e220000002200 */ /*0060*/ ULDC.64 UR8, c[0x0][0x168] ; /* 0x00005a0000087ab9 */ /* 0x000fe20000000a00 */ /*0070*/ IADD3 R1, R1, -0x10, RZ ; /* 0xfffffff001017810 */ /* 0x000fe20007ffe0ff */ /*0080*/ UIMAD.WIDE.U32 UR4, UR6, UR8, UR4 ; /* 0x00000008060472a5 */ /* 0x000fe4000f8e0004 */ /*0090*/ UIMAD UR6, UR6, UR9, URZ ; /* 0x00000009060672a4 */ /* 0x000fe4000f8e023f */ /*00a0*/ ULDC.64 UR36, c[0x0][0x118] ; /* 0x0000460000247ab9 */ /* 0x000fc40000000a00 */ /*00b0*/ UIADD3 UR6, UR5, UR6, URZ ; /* 0x0000000605067290 */ /* 0x000fe2000fffe03f */ /*00c0*/ IMAD.U32 R17, RZ, RZ, UR5 ; /* 0x00000005ff117e24 */ /* 0x000fe4000f8e00ff */ /*00d0*/ IMAD.U32 R16, RZ, RZ, UR4 ; /* 0x00000004ff107e24 */ /* 0x000fc6000f8e00ff */ /*00e0*/ IMAD.U32 R17, RZ, RZ, UR6 ; /* 0x00000006ff117e24 */ /* 0x000fe4000f8e00ff */ /*00f0*/ IMAD R28, R28, c[0x0][0x4], R3 ; /* 0x000001001c1c7a24 */ /* 0x001fca00078e0203 */ /*0100*/ ISETP.NE.AND P0, PT, R28, RZ, PT ; /* 0x000000ff1c00720c */ /* 0x000fda0003f05270 */ /*0110*/ @!P0 BRA 0x140 ; /* 0x0000002000008947 */ /* 0x000fea0003800000 */ /*0120*/ LDG.E.CONSTANT R25, [R16.64] ; /* 0x0000002410197981 */ /* 0x000162000c1e9900 */ /*0130*/ BRA 0x390 ; /* 0x0000025000007947 */ /* 0x000fea0003800000 */ /*0140*/ LDG.E.CONSTANT R25, [R16.64] ; /* 0x0000002410197981 */ /* 0x000ea2000c1e9900 */ /*0150*/ IMAD.MOV.U32 R27, RZ, RZ, c[0x0][0x4] ; /* 0x00000100ff1b7624 */ /* 0x000fc800078e00ff */ /*0160*/ IMAD R27, R27, c[0x0][0x10], RZ ; /* 0x000004001b1b7a24 */ /* 0x000fca00078e02ff */ /*0170*/ ISETP.GE.U32.AND P0, PT, R27, R25, PT ; /* 0x000000191b00720c */ /* 0x004fda0003f06070 */ /*0180*/ @P0 BRA 0x390 ; /* 0x0000020000000947 */ /* 0x000fea0003800000 */ /*0190*/ MOV R18, 0x0 ; /* 0x0000000000127802 */ /* 0x000fe20000000f00 */ /*01a0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x68] ; /* 0x01001a00ff047624 */ /* 0x000fe200078e00ff */ /*01b0*/ IADD3 R19, P0, R1, c[0x0][0x20], RZ ; /* 0x0000080001137a10 */ /* 0x000fe20007f1e0ff */ /*01c0*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*01d0*/ LDC.64 R2, c[0x4][R18] ; /* 0x0100000012027b82 */ /* 0x0000620000000a00 */ /*01e0*/ MOV R5, c[0x4][0x6c] ; /* 0x01001b0000057a02 */ /* 0x000fe40000000f00 */ /*01f0*/ IMAD.X R22, RZ, RZ, c[0x0][0x24], P0 ; /* 0x00000900ff167624 */ /* 0x000fca00000e06ff */ /*0200*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fe20000000000 */ /*0210*/ MOV R11, 0x280 ; /* 0x00000280000b7802 */ /* 0x000fe40000000f00 */ /*0220*/ MOV R20, 0x200 ; /* 0x0000020000147802 */ /* 0x000fc40000000f00 */ /*0230*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0240*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0250*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*0260*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*0270*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x003fea0003c00000 */ /*0280*/ LDG.E.CONSTANT R24, [R16.64+0x4] ; /* 0x0000042410187981 */ /* 0x000ea2000c1e9900 */ /*0290*/ IMAD.MOV.U32 R26, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff1a7624 */ /* 0x000fe200078e00ff */ /*02a0*/ LDC.64 R2, c[0x4][R18] ; /* 0x0100000012027b82 */ /* 0x0000620000000a00 */ /*02b0*/ IMAD.MOV.U32 R6, RZ, RZ, R19 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0013 */ /*02c0*/ MOV R5, c[0x4][0x2c] ; /* 0x01000b0000057a02 */ /* 0x000fe20000000f00 */ /*02d0*/ IMAD R26, R26, c[0x0][0xc], RZ ; /* 0x000003001a1a7a24 */ /* 0x000fe400078e02ff */ /*02e0*/ IMAD.MOV.U32 R7, RZ, RZ, R22 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0016 */ /*02f0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x28] ; /* 0x01000a00ff047624 */ /* 0x000fe200078e00ff */ /*0300*/ STL.128 [R1], R24 ; /* 0x0000001801007387 */ /* 0x0041e80000100c00 */ /*0310*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x002fe20000000000 */ /*0320*/ MOV R11, 0x390 ; /* 0x00000390000b7802 */ /* 0x000fc40000000f00 */ /*0330*/ MOV R20, 0x310 ; /* 0x0000031000147802 */ /* 0x000fe40000000f00 */ /*0340*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0350*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0360*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*0370*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*0380*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x001fea0003c00000 */ /*0390*/ BSYNC B6 ; /* 0x0000000000067941 */ /* 0x000fea0003800000 */ /*03a0*/ ISETP.GE.AND P0, PT, R28, R25, PT ; /* 0x000000191c00720c */ /* 0x020fda0003f06270 */ /*03b0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*03c0*/ LDG.E.CONSTANT R13, [R16.64+0x4] ; /* 0x00000424100d7981 */ /* 0x000ea2000c1e9900 */ /*03d0*/ IMAD.MOV.U32 R3, RZ, RZ, RZ ; /* 0x000000ffff037224 */ /* 0x000fe200078e00ff */ /*03e0*/ ISETP.GE.AND P0, PT, R13, 0x1, PT ; /* 0x000000010d00780c */ /* 0x004fda0003f06270 */ /*03f0*/ @!P0 BRA 0x6d0 ; /* 0x000002d000008947 */ /* 0x000fea0003800000 */ /*0400*/ LDG.E.64.CONSTANT R4, [R16.64+-0x8] ; /* 0xfffff82410047981 */ /* 0x000362000c1e9b00 */ /*0410*/ IADD3 R0, R13.reuse, -0x1, RZ ; /* 0xffffffff0d007810 */ /* 0x040fe20007ffe0ff */ /*0420*/ IMAD.MOV.U32 R3, RZ, RZ, RZ ; /* 0x000000ffff037224 */ /* 0x000fe200078e00ff */ /*0430*/ LOP3.LUT R8, R13, 0x3, RZ, 0xc0, !PT ; /* 0x000000030d087812 */ /* 0x000fe400078ec0ff */ /*0440*/ ISETP.GE.U32.AND P2, PT, R0, 0x3, PT ; /* 0x000000030000780c */ /* 0x000fe20003f46070 */ /*0450*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fe200078e00ff */ /*0460*/ ISETP.NE.AND P1, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fd60003f25270 */ /*0470*/ @!P2 BRA 0x610 ; /* 0x000001900000a947 */ /* 0x000fea0003800000 */ /*0480*/ IMAD R3, R28, R13, RZ ; /* 0x0000000d1c037224 */ /* 0x002fe200078e02ff */ /*0490*/ BSSY B0, 0x610 ; /* 0x0000017000007945 */ /* 0x000fe20003800000 */ /*04a0*/ IMAD.IADD R9, R13, 0x1, -R8 ; /* 0x000000010d097824 */ /* 0x000fe400078e0a08 */ /*04b0*/ IMAD.WIDE R2, R3, 0x4, R4 ; /* 0x0000000403027825 */ /* 0x020fc800078e0204 */ /*04c0*/ IMAD.MOV.U32 R10, RZ, RZ, R2 ; /* 0x000000ffff0a7224 */ /* 0x000fe200078e0002 */ /*04d0*/ MOV R11, R3 ; /* 0x00000003000b7202 */ /* 0x000fe20000000f00 */ /*04e0*/ IMAD.MOV.U32 R3, RZ, RZ, RZ ; /* 0x000000ffff037224 */ /* 0x000fe400078e00ff */ /*04f0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fe400078e00ff */ /*0500*/ IMAD.MOV.U32 R6, RZ, RZ, R10 ; /* 0x000000ffff067224 */ /* 0x000fe400078e000a */ /*0510*/ IMAD.MOV.U32 R7, RZ, RZ, R11 ; /* 0x000000ffff077224 */ /* 0x000fca00078e000b */ /*0520*/ LD.E R2, [R6.64] ; /* 0x0000002406027980 */ /* 0x000ea8000c101900 */ /*0530*/ LD.E R11, [R6.64+0x4] ; /* 0x00000424060b7980 */ /* 0x000ee8000c101900 */ /*0540*/ LD.E R15, [R6.64+0x8] ; /* 0x00000824060f7980 */ /* 0x000f28000c101900 */ /*0550*/ LD.E R19, [R6.64+0xc] ; /* 0x00000c2406137980 */ /* 0x000f62000c101900 */ /*0560*/ IADD3 R9, R9, -0x4, RZ ; /* 0xfffffffc09097810 */ /* 0x000fc40007ffe0ff */ /*0570*/ IADD3 R10, P3, R6, 0x10, RZ ; /* 0x00000010060a7810 */ /* 0x000fe40007f7e0ff */ /*0580*/ ISETP.NE.AND P2, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x000fe40003f45270 */ /*0590*/ IADD3 R0, R0, 0x4, RZ ; /* 0x0000000400007810 */ /* 0x000fe20007ffe0ff */ /*05a0*/ FADD R2, R2, R3 ; /* 0x0000000302027221 */ /* 0x004fc80000000000 */ /*05b0*/ FADD R2, R2, R11 ; /* 0x0000000b02027221 */ /* 0x008fe20000000000 */ /*05c0*/ IMAD.X R11, RZ, RZ, R7, P3 ; /* 0x000000ffff0b7224 */ /* 0x000fc600018e0607 */ /*05d0*/ FADD R2, R2, R15 ; /* 0x0000000f02027221 */ /* 0x010fc80000000000 */ /*05e0*/ FADD R3, R2, R19 ; /* 0x0000001302037221 */ /* 0x020fe20000000000 */ /*05f0*/ @P2 BRA 0x500 ; /* 0xffffff0000002947 */ /* 0x000fea000383ffff */ /*0600*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0610*/ BSSY B0, 0x6d0 ; /* 0x000000b000007945 */ /* 0x002fe20003800000 */ /*0620*/ @!P1 BRA 0x6c0 ; /* 0x0000009000009947 */ /* 0x000fea0003800000 */ /*0630*/ IMAD R7, R28, R13, R0 ; /* 0x0000000d1c077224 */ /* 0x000fc800078e0200 */ /*0640*/ IMAD.WIDE R4, R7, 0x4, R4 ; /* 0x0000000407047825 */ /* 0x020fca00078e0204 */ /*0650*/ LD.E R0, [R4.64] ; /* 0x0000002404007980 */ /* 0x0002a2000c101900 */ /*0660*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fc80007ffe0ff */ /*0670*/ ISETP.NE.AND P1, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f25270 */ /*0680*/ IADD3 R4, P2, R4, 0x4, RZ ; /* 0x0000000404047810 */ /* 0x002fc80007f5e0ff */ /*0690*/ IADD3.X R5, RZ, R5, RZ, P2, !PT ; /* 0x00000005ff057210 */ /* 0x000fe200017fe4ff */ /*06a0*/ FADD R3, R0, R3 ; /* 0x0000000300037221 */ /* 0x004fcc0000000000 */ /*06b0*/ @P1 BRA 0x650 ; /* 0xffffff9000001947 */ /* 0x000fea000383ffff */ /*06c0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*06d0*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*06e0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff047624 */ /* 0x020fe200078e00ff */ /*06f0*/ LDG.E.64.CONSTANT R16, [R16.64+-0x8] ; /* 0xfffff82410107981 */ /* 0x001f62000c1e9b00 */ /*0700*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x164] ; /* 0x00005900ff057624 */ /* 0x000fcc00078e00ff */ /*0710*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000002404047981 */ /* 0x000f62000c1e9b00 */ /*0720*/ IADD3 R0, R13, -0x1, RZ ; /* 0xffffffff0d007810 */ /* 0x000fc80007ffe0ff */ /*0730*/ ISETP.GE.U32.AND P0, PT, R0, 0x3, PT ; /* 0x000000030000780c */ /* 0x000fe20003f06070 */ /*0740*/ IMAD.MOV.U32 R12, RZ, RZ, RZ ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e00ff */ /*0750*/ LOP3.LUT R2, R13, 0x3, RZ, 0xc0, !PT ; /* 0x000000030d027812 */ /* 0x000fd600078ec0ff */ /*0760*/ @!P0 BRA 0xc70 ; /* 0x0000050000008947 */ /* 0x000fea0003800000 */ /*0770*/ BSSY B0, 0xc70 ; /* 0x000004f000007945 */ /* 0x000fe20003800000 */ /*0780*/ IMAD.IADD R14, R13, 0x1, -R2 ; /* 0x000000010d0e7824 */ /* 0x000fe200078e0a02 */ /*0790*/ MOV R18, R16 ; /* 0x0000001000127202 */ /* 0x020fe20000000f00 */ /*07a0*/ IMAD R15, R28, R13, RZ ; /* 0x0000000d1c0f7224 */ /* 0x000fe400078e02ff */ /*07b0*/ IMAD.MOV.U32 R12, RZ, RZ, RZ ; /* 0x000000ffff0c7224 */ /* 0x000fe400078e00ff */ /*07c0*/ IMAD.MOV.U32 R19, RZ, RZ, R17 ; /* 0x000000ffff137224 */ /* 0x000fe400078e0011 */ /*07d0*/ IMAD.MOV.U32 R20, RZ, RZ, R4 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0004 */ /*07e0*/ IMAD.MOV.U32 R21, RZ, RZ, R5 ; /* 0x000000ffff157224 */ /* 0x000fc400078e0005 */ /*07f0*/ IMAD.WIDE R6, R15, 0x4, R18 ; /* 0x000000040f067825 */ /* 0x000fca00078e0212 */ /*0800*/ LD.E R0, [R6.64] ; /* 0x0000002406007980 */ /* 0x000ea2000c101900 */ /*0810*/ MUFU.RCP R8, R3 ; /* 0x0000000300087308 */ /* 0x000e220000001000 */ /*0820*/ BSSY B1, 0x8e0 ; /* 0x000000b000017945 */ /* 0x000fe20003800000 */ /*0830*/ FFMA R9, R8, -R3, 1 ; /* 0x3f80000008097423 */ /* 0x001fc80000000803 */ /*0840*/ FFMA R9, R8, R9, R8 ; /* 0x0000000908097223 */ /* 0x000fe40000000008 */ /*0850*/ FCHK P0, R0, R3 ; /* 0x0000000300007302 */ /* 0x004e240000000000 */ /*0860*/ FFMA R8, R0, R9, RZ ; /* 0x0000000900087223 */ /* 0x000fc800000000ff */ /*0870*/ FFMA R10, R8, -R3, R0 ; /* 0x80000003080a7223 */ /* 0x000fc80000000000 */ /*0880*/ FFMA R11, R9, R10, R8 ; /* 0x0000000a090b7223 */ /* 0x000fe20000000008 */ /*0890*/ @!P0 BRA 0x8d0 ; /* 0x0000003000008947 */ /* 0x001fea0003800000 */ /*08a0*/ MOV R10, 0x8c0 ; /* 0x000008c0000a7802 */ /* 0x000fe40000000f00 */ /*08b0*/ CALL.REL.NOINC 0xe60 ; /* 0x000005a000007944 */ /* 0x000fea0003c00000 */ /*08c0*/ IMAD.MOV.U32 R11, RZ, RZ, R23 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0017 */ /*08d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*08e0*/ IMAD.WIDE R8, R15, 0x4, R20 ; /* 0x000000040f087825 */ /* 0x000fca00078e0214 */ /*08f0*/ ST.E [R8.64], R11 ; /* 0x0000000b08007985 */ /* 0x0001e8000c101924 */ /*0900*/ LD.E R25, [R6.64+0x4] ; /* 0x0000042406197980 */ /* 0x000ea2000c101900 */ /*0910*/ MUFU.RCP R0, R3 ; /* 0x0000000300007308 */ /* 0x000e620000001000 */ /*0920*/ BSSY B1, 0x9e0 ; /* 0x000000b000017945 */ /* 0x000fe20003800000 */ /*0930*/ FFMA R23, R0, -R3, 1 ; /* 0x3f80000000177423 */ /* 0x002fc80000000803 */ /*0940*/ FFMA R0, R0, R23, R0 ; /* 0x0000001700007223 */ /* 0x000fe40000000000 */ /*0950*/ FCHK P0, R25, R3 ; /* 0x0000000319007302 */ /* 0x004e640000000000 */ /*0960*/ FFMA R10, R0, R25, RZ ; /* 0x00000019000a7223 */ /* 0x000fc800000000ff */ /*0970*/ FFMA R23, R10, -R3, R25 ; /* 0x800000030a177223 */ /* 0x000fc80000000019 */ /*0980*/ FFMA R23, R0, R23, R10 ; /* 0x0000001700177223 */ /* 0x000fe2000000000a */ /*0990*/ @!P0 BRA 0x9d0 ; /* 0x0000003000008947 */ /* 0x002fea0003800000 */ /*09a0*/ IMAD.MOV.U32 R0, RZ, RZ, R25 ; /* 0x000000ffff007224 */ /* 0x001fe200078e0019 */ /*09b0*/ MOV R10, 0x9d0 ; /* 0x000009d0000a7802 */ /* 0x000fe40000000f00 */ /*09c0*/ CALL.REL.NOINC 0xe60 ; /* 0x0000049000007944 */ /* 0x000fea0003c00000 */ /*09d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x001fea0003800000 */ /*09e0*/ ST.E [R8.64+0x4], R23 ; /* 0x0000041708007985 */ /* 0x0001e8000c101924 */ /*09f0*/ LD.E R25, [R6.64+0x8] ; /* 0x0000082406197980 */ /* 0x000ea2000c101900 */ /*0a00*/ MUFU.RCP R0, R3 ; /* 0x0000000300007308 */ /* 0x000e620000001000 */ /*0a10*/ BSSY B1, 0xae0 ; /* 0x000000c000017945 */ /* 0x000fe20003800000 */ /*0a20*/ FFMA R11, R0, -R3, 1 ; /* 0x3f800000000b7423 */ /* 0x002fc80000000803 */ /*0a30*/ FFMA R0, R0, R11, R0 ; /* 0x0000000b00007223 */ /* 0x000fe40000000000 */ /*0a40*/ FCHK P0, R25, R3 ; /* 0x0000000319007302 */ /* 0x004e640000000000 */ /*0a50*/ FFMA R10, R0, R25, RZ ; /* 0x00000019000a7223 */ /* 0x000fc800000000ff */ /*0a60*/ FFMA R11, R10, -R3, R25 ; /* 0x800000030a0b7223 */ /* 0x000fc80000000019 */ /*0a70*/ FFMA R11, R0, R11, R10 ; /* 0x0000000b000b7223 */ /* 0x000fe2000000000a */ /*0a80*/ @!P0 BRA 0xad0 ; /* 0x0000004000008947 */ /* 0x002fea0003800000 */ /*0a90*/ MOV R0, R25 ; /* 0x0000001900007202 */ /* 0x001fe40000000f00 */ /*0aa0*/ MOV R10, 0xac0 ; /* 0x00000ac0000a7802 */ /* 0x000fe40000000f00 */ /*0ab0*/ CALL.REL.NOINC 0xe60 ; /* 0x000003a000007944 */ /* 0x000fea0003c00000 */ /*0ac0*/ IMAD.MOV.U32 R11, RZ, RZ, R23 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0017 */ /*0ad0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x001fea0003800000 */ /*0ae0*/ ST.E [R8.64+0x8], R11 ; /* 0x0000080b08007985 */ /* 0x0001e8000c101924 */ /*0af0*/ LD.E R7, [R6.64+0xc] ; /* 0x00000c2406077980 */ /* 0x000ea2000c101900 */ /*0b00*/ MUFU.RCP R0, R3 ; /* 0x0000000300007308 */ /* 0x000e620000001000 */ /*0b10*/ BSSY B1, 0xbd0 ; /* 0x000000b000017945 */ /* 0x000fe20003800000 */ /*0b20*/ FFMA R23, R0, -R3, 1 ; /* 0x3f80000000177423 */ /* 0x002fc80000000803 */ /*0b30*/ FFMA R0, R0, R23, R0 ; /* 0x0000001700007223 */ /* 0x000fe40000000000 */ /*0b40*/ FCHK P0, R7, R3 ; /* 0x0000000307007302 */ /* 0x004e640000000000 */ /*0b50*/ FFMA R10, R0, R7, RZ ; /* 0x00000007000a7223 */ /* 0x000fc800000000ff */ /*0b60*/ FFMA R23, R10, -R3, R7 ; /* 0x800000030a177223 */ /* 0x000fc80000000007 */ /*0b70*/ FFMA R23, R0, R23, R10 ; /* 0x0000001700177223 */ /* 0x000fe2000000000a */ /*0b80*/ @!P0 BRA 0xbc0 ; /* 0x0000003000008947 */ /* 0x002fea0003800000 */ /*0b90*/ IMAD.MOV.U32 R0, RZ, RZ, R7 ; /* 0x000000ffff007224 */ /* 0x001fe200078e0007 */ /*0ba0*/ MOV R10, 0xbc0 ; /* 0x00000bc0000a7802 */ /* 0x000fe40000000f00 */ /*0bb0*/ CALL.REL.NOINC 0xe60 ; /* 0x000002a000007944 */ /* 0x000fea0003c00000 */ /*0bc0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x001fea0003800000 */ /*0bd0*/ ST.E [R8.64+0xc], R23 ; /* 0x00000c1708007985 */ /* 0x0001e2000c101924 */ /*0be0*/ IADD3 R14, R14, -0x4, RZ ; /* 0xfffffffc0e0e7810 */ /* 0x000fe40007ffe0ff */ /*0bf0*/ IADD3 R20, P1, R20, 0x10, RZ ; /* 0x0000001014147810 */ /* 0x000fe40007f3e0ff */ /*0c00*/ ISETP.NE.AND P0, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x000fe40003f05270 */ /*0c10*/ IADD3 R18, P2, R18, 0x10, RZ ; /* 0x0000001012127810 */ /* 0x000fe20007f5e0ff */ /*0c20*/ IMAD.X R21, RZ, RZ, R21, P1 ; /* 0x000000ffff157224 */ /* 0x000fe200008e0615 */ /*0c30*/ IADD3 R12, R12, 0x4, RZ ; /* 0x000000040c0c7810 */ /* 0x000fc60007ffe0ff */ /*0c40*/ IMAD.X R19, RZ, RZ, R19, P2 ; /* 0x000000ffff137224 */ /* 0x000fcc00010e0613 */ /*0c50*/ @P0 BRA 0x7f0 ; /* 0xfffffb9000000947 */ /* 0x001fea000383ffff */ /*0c60*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0c70*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fda0003f05270 */ /*0c80*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*0c90*/ IMAD R7, R28, R13, R12 ; /* 0x0000000d1c077224 */ /* 0x000fc800078e020c */ /*0ca0*/ IMAD.WIDE R4, R7, 0x4, R4 ; /* 0x0000000407047825 */ /* 0x020fc800078e0204 */ /*0cb0*/ IMAD.WIDE R6, R7, 0x4, R16 ; /* 0x0000000407067825 */ /* 0x000fca00078e0210 */ /*0cc0*/ LD.E R13, [R6.64] ; /* 0x00000024060d7980 */ /* 0x000ea2000c101900 */ /*0cd0*/ MUFU.RCP R0, R3 ; /* 0x0000000300007308 */ /* 0x001e220000001000 */ /*0ce0*/ BSSY B0, 0xdb0 ; /* 0x000000c000007945 */ /* 0x000fe20003800000 */ /*0cf0*/ FFMA R9, R0, -R3, 1 ; /* 0x3f80000000097423 */ /* 0x001fc80000000803 */ /*0d00*/ FFMA R0, R0, R9, R0 ; /* 0x0000000900007223 */ /* 0x000fe40000000000 */ /*0d10*/ FCHK P0, R13, R3 ; /* 0x000000030d007302 */ /* 0x004e240000000000 */ /*0d20*/ FFMA R8, R0, R13, RZ ; /* 0x0000000d00087223 */ /* 0x000fc800000000ff */ /*0d30*/ FFMA R9, R8, -R3, R13 ; /* 0x8000000308097223 */ /* 0x000fc8000000000d */ /*0d40*/ FFMA R11, R0, R9, R8 ; /* 0x00000009000b7223 */ /* 0x000fe20000000008 */ /*0d50*/ @!P0 BRA 0xda0 ; /* 0x0000004000008947 */ /* 0x001fea0003800000 */ /*0d60*/ IMAD.MOV.U32 R0, RZ, RZ, R13 ; /* 0x000000ffff007224 */ /* 0x000fe200078e000d */ /*0d70*/ MOV R10, 0xd90 ; /* 0x00000d90000a7802 */ /* 0x000fe40000000f00 */ /*0d80*/ CALL.REL.NOINC 0xe60 ; /* 0x000000d000007944 */ /* 0x000fea0003c00000 */ /*0d90*/ MOV R11, R23 ; /* 0x00000017000b7202 */ /* 0x000fe40000000f00 */ /*0da0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0db0*/ IMAD.MOV.U32 R8, RZ, RZ, R4 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0004 */ /*0dc0*/ IADD3 R2, R2, -0x1, RZ ; /* 0xffffffff02027810 */ /* 0x000fe20007ffe0ff */ /*0dd0*/ IMAD.MOV.U32 R9, RZ, RZ, R5 ; /* 0x000000ffff097224 */ /* 0x000fe200078e0005 */ /*0de0*/ IADD3 R6, P2, R6, 0x4, RZ ; /* 0x0000000406067810 */ /* 0x000fe40007f5e0ff */ /*0df0*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fe40003f05270 */ /*0e00*/ ST.E [R8.64], R11 ; /* 0x0000000b08007985 */ /* 0x0001e2000c101924 */ /*0e10*/ IADD3 R4, P1, R4, 0x4, RZ ; /* 0x0000000404047810 */ /* 0x000fe20007f3e0ff */ /*0e20*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fc800010e0607 */ /*0e30*/ IMAD.X R5, RZ, RZ, R5, P1 ; /* 0x000000ffff057224 */ /* 0x000fca00008e0605 */ /*0e40*/ @P0 BRA 0xcc0 ; /* 0xfffffe7000000947 */ /* 0x000fea000383ffff */ /*0e50*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0e60*/ SHF.R.U32.HI R11, RZ, 0x17, R3.reuse ; /* 0x00000017ff0b7819 */ /* 0x100fe20000011603 */ /*0e70*/ BSSY B2, 0x14b0 ; /* 0x0000063000027945 */ /* 0x000fe20003800000 */ /*0e80*/ SHF.R.U32.HI R22, RZ, 0x17, R0 ; /* 0x00000017ff167819 */ /* 0x000fe20000011600 */ /*0e90*/ IMAD.MOV.U32 R23, RZ, RZ, R3 ; /* 0x000000ffff177224 */ /* 0x000fe200078e0003 */ /*0ea0*/ LOP3.LUT R11, R11, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff0b0b7812 */ /* 0x000fe400078ec0ff */ /*0eb0*/ LOP3.LUT R26, R22, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff161a7812 */ /* 0x000fe400078ec0ff */ /*0ec0*/ IADD3 R25, R11, -0x1, RZ ; /* 0xffffffff0b197810 */ /* 0x000fe40007ffe0ff */ /*0ed0*/ IADD3 R24, R26, -0x1, RZ ; /* 0xffffffff1a187810 */ /* 0x000fc40007ffe0ff */ /*0ee0*/ ISETP.GT.U32.AND P0, PT, R25, 0xfd, PT ; /* 0x000000fd1900780c */ /* 0x000fc80003f04070 */ /*0ef0*/ ISETP.GT.U32.OR P0, PT, R24, 0xfd, P0 ; /* 0x000000fd1800780c */ /* 0x000fda0000704470 */ /*0f00*/ @!P0 MOV R22, RZ ; /* 0x000000ff00168202 */ /* 0x000fe20000000f00 */ /*0f10*/ @!P0 BRA 0x1090 ; /* 0x0000017000008947 */ /* 0x000fea0003800000 */ /*0f20*/ FSETP.GTU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fe40003f1c200 */ /*0f30*/ FSETP.GTU.FTZ.AND P1, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fc80003f3c200 */ /*0f40*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000703570 */ /*0f50*/ @P0 BRA 0x1490 ; /* 0x0000053000000947 */ /* 0x000fea0003800000 */ /*0f60*/ LOP3.LUT P0, RZ, R23, 0x7fffffff, R0, 0xc8, !PT ; /* 0x7fffffff17ff7812 */ /* 0x000fda000780c800 */ /*0f70*/ @!P0 BRA 0x1470 ; /* 0x000004f000008947 */ /* 0x000fea0003800000 */ /*0f80*/ FSETP.NEU.FTZ.AND P1, PT, |R0|.reuse, +INF , PT ; /* 0x7f8000000000780b */ /* 0x040fe40003f3d200 */ /*0f90*/ FSETP.NEU.FTZ.AND P2, PT, |R3|, +INF , PT ; /* 0x7f8000000300780b */ /* 0x000fe40003f5d200 */ /*0fa0*/ FSETP.NEU.FTZ.AND P0, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fd60003f1d200 */ /*0fb0*/ @!P2 BRA !P1, 0x1470 ; /* 0x000004b00000a947 */ /* 0x000fea0004800000 */ /*0fc0*/ LOP3.LUT P1, RZ, R0, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff00ff7812 */ /* 0x000fc8000782c0ff */ /*0fd0*/ PLOP3.LUT P1, PT, P2, P1, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0001722572 */ /*0fe0*/ @P1 BRA 0x1450 ; /* 0x0000046000001947 */ /* 0x000fea0003800000 */ /*0ff0*/ LOP3.LUT P1, RZ, R23, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff17ff7812 */ /* 0x000fc8000782c0ff */ /*1000*/ PLOP3.LUT P0, PT, P0, P1, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000702572 */ /*1010*/ @P0 BRA 0x1420 ; /* 0x0000040000000947 */ /* 0x000fea0003800000 */ /*1020*/ ISETP.GE.AND P0, PT, R24, RZ, PT ; /* 0x000000ff1800720c */ /* 0x000fe40003f06270 */ /*1030*/ ISETP.GE.AND P1, PT, R25, RZ, PT ; /* 0x000000ff1900720c */ /* 0x000fd60003f26270 */ /*1040*/ @P0 IMAD.MOV.U32 R22, RZ, RZ, RZ ; /* 0x000000ffff160224 */ /* 0x000fe200078e00ff */ /*1050*/ @!P0 FFMA R0, R0, 1.84467440737095516160e+19, RZ ; /* 0x5f80000000008823 */ /* 0x000fe200000000ff */ /*1060*/ @!P0 IMAD.MOV.U32 R22, RZ, RZ, -0x40 ; /* 0xffffffc0ff168424 */ /* 0x000fe200078e00ff */ /*1070*/ @!P1 FFMA R23, R3, 1.84467440737095516160e+19, RZ ; /* 0x5f80000003179823 */ /* 0x000fc800000000ff */ /*1080*/ @!P1 IADD3 R22, R22, 0x40, RZ ; /* 0x0000004016169810 */ /* 0x000fe40007ffe0ff */ /*1090*/ LEA R24, R11, 0xc0800000, 0x17 ; /* 0xc08000000b187811 */ /* 0x000fe200078eb8ff */ /*10a0*/ BSSY B3, 0x1410 ; /* 0x0000036000037945 */ /* 0x000fe80003800000 */ /*10b0*/ IMAD.IADD R27, R23, 0x1, -R24 ; /* 0x00000001171b7824 */ /* 0x000fe200078e0a18 */ /*10c0*/ IADD3 R24, R26, -0x7f, RZ ; /* 0xffffff811a187810 */ /* 0x000fc60007ffe0ff */ /*10d0*/ MUFU.RCP R23, R27 ; /* 0x0000001b00177308 */ /* 0x0000620000001000 */ /*10e0*/ FADD.FTZ R25, -R27, -RZ ; /* 0x800000ff1b197221 */ /* 0x000fe20000010100 */ /*10f0*/ IMAD R0, R24.reuse, -0x800000, R0 ; /* 0xff80000018007824 */ /* 0x040fe200078e0200 */ /*1100*/ IADD3 R27, R24, 0x7f, -R11 ; /* 0x0000007f181b7810 */ /* 0x001fca0007ffe80b */ /*1110*/ IMAD.IADD R27, R27, 0x1, R22 ; /* 0x000000011b1b7824 */ /* 0x000fe200078e0216 */ /*1120*/ FFMA R26, R23, R25, 1 ; /* 0x3f800000171a7423 */ /* 0x002fc80000000019 */ /*1130*/ FFMA R23, R23, R26, R23 ; /* 0x0000001a17177223 */ /* 0x000fc80000000017 */ /*1140*/ FFMA R26, R0, R23, RZ ; /* 0x00000017001a7223 */ /* 0x000fc800000000ff */ /*1150*/ FFMA R29, R25, R26, R0 ; /* 0x0000001a191d7223 */ /* 0x000fc80000000000 */ /*1160*/ FFMA R26, R23, R29, R26 ; /* 0x0000001d171a7223 */ /* 0x000fc8000000001a */ /*1170*/ FFMA R25, R25, R26, R0 ; /* 0x0000001a19197223 */ /* 0x000fc80000000000 */ /*1180*/ FFMA R0, R23, R25, R26 ; /* 0x0000001917007223 */ /* 0x000fca000000001a */ /*1190*/ SHF.R.U32.HI R11, RZ, 0x17, R0 ; /* 0x00000017ff0b7819 */ /* 0x000fc80000011600 */ /*11a0*/ LOP3.LUT R11, R11, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff0b0b7812 */ /* 0x000fca00078ec0ff */ /*11b0*/ IMAD.IADD R24, R11, 0x1, R27 ; /* 0x000000010b187824 */ /* 0x000fca00078e021b */ /*11c0*/ IADD3 R11, R24, -0x1, RZ ; /* 0xffffffff180b7810 */ /* 0x000fc80007ffe0ff */ /*11d0*/ ISETP.GE.U32.AND P0, PT, R11, 0xfe, PT ; /* 0x000000fe0b00780c */ /* 0x000fda0003f06070 */ /*11e0*/ @!P0 BRA 0x13f0 ; /* 0x0000020000008947 */ /* 0x000fea0003800000 */ /*11f0*/ ISETP.GT.AND P0, PT, R24, 0xfe, PT ; /* 0x000000fe1800780c */ /* 0x000fda0003f04270 */ /*1200*/ @P0 BRA 0x13c0 ; /* 0x000001b000000947 */ /* 0x000fea0003800000 */ /*1210*/ ISETP.GE.AND P0, PT, R24, 0x1, PT ; /* 0x000000011800780c */ /* 0x000fda0003f06270 */ /*1220*/ @P0 BRA 0x1400 ; /* 0x000001d000000947 */ /* 0x000fea0003800000 */ /*1230*/ ISETP.GE.AND P0, PT, R24, -0x18, PT ; /* 0xffffffe81800780c */ /* 0x000fe40003f06270 */ /*1240*/ LOP3.LUT R0, R0, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000000007812 */ /* 0x000fd600078ec0ff */ /*1250*/ @!P0 BRA 0x1400 ; /* 0x000001a000008947 */ /* 0x000fea0003800000 */ /*1260*/ FFMA.RZ R11, R23, R25.reuse, R26.reuse ; /* 0x00000019170b7223 */ /* 0x180fe2000000c01a */ /*1270*/ ISETP.NE.AND P2, PT, R24.reuse, RZ, PT ; /* 0x000000ff1800720c */ /* 0x040fe40003f45270 */ /*1280*/ ISETP.NE.AND P1, PT, R24.reuse, RZ, PT ; /* 0x000000ff1800720c */ /* 0x040fe40003f25270 */ /*1290*/ LOP3.LUT R22, R11, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff0b167812 */ /* 0x000fe200078ec0ff */ /*12a0*/ FFMA.RP R11, R23.reuse, R25.reuse, R26.reuse ; /* 0x00000019170b7223 */ /* 0x1c0fe2000000801a */ /*12b0*/ FFMA.RM R26, R23, R25, R26 ; /* 0x00000019171a7223 */ /* 0x000fe2000000401a */ /*12c0*/ IADD3 R23, R24, 0x20, RZ ; /* 0x0000002018177810 */ /* 0x000fe40007ffe0ff */ /*12d0*/ LOP3.LUT R22, R22, 0x800000, RZ, 0xfc, !PT ; /* 0x0080000016167812 */ /* 0x000fc400078efcff */ /*12e0*/ IADD3 R24, -R24, RZ, RZ ; /* 0x000000ff18187210 */ /* 0x000fe40007ffe1ff */ /*12f0*/ SHF.L.U32 R23, R22, R23, RZ ; /* 0x0000001716177219 */ /* 0x000fe400000006ff */ /*1300*/ FSETP.NEU.FTZ.AND P0, PT, R11, R26, PT ; /* 0x0000001a0b00720b */ /* 0x000fe40003f1d000 */ /*1310*/ SEL R11, R24, RZ, P2 ; /* 0x000000ff180b7207 */ /* 0x000fe40001000000 */ /*1320*/ ISETP.NE.AND P1, PT, R23, RZ, P1 ; /* 0x000000ff1700720c */ /* 0x000fe40000f25270 */ /*1330*/ SHF.R.U32.HI R11, RZ, R11, R22 ; /* 0x0000000bff0b7219 */ /* 0x000fc40000011616 */ /*1340*/ PLOP3.LUT P0, PT, P0, P1, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40000703570 */ /*1350*/ SHF.R.U32.HI R23, RZ, 0x1, R11 ; /* 0x00000001ff177819 */ /* 0x000fe4000001160b */ /*1360*/ SEL R22, RZ, 0x1, !P0 ; /* 0x00000001ff167807 */ /* 0x000fc80004000000 */ /*1370*/ LOP3.LUT R22, R22, 0x1, R23, 0xf8, !PT ; /* 0x0000000116167812 */ /* 0x000fc800078ef817 */ /*1380*/ LOP3.LUT R22, R22, R11, RZ, 0xc0, !PT ; /* 0x0000000b16167212 */ /* 0x000fca00078ec0ff */ /*1390*/ IMAD.IADD R23, R23, 0x1, R22 ; /* 0x0000000117177824 */ /* 0x000fca00078e0216 */ /*13a0*/ LOP3.LUT R0, R23, R0, RZ, 0xfc, !PT ; /* 0x0000000017007212 */ /* 0x000fe200078efcff */ /*13b0*/ BRA 0x1400 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*13c0*/ LOP3.LUT R0, R0, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000000007812 */ /* 0x000fc800078ec0ff */ /*13d0*/ LOP3.LUT R0, R0, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000000007812 */ /* 0x000fe200078efcff */ /*13e0*/ BRA 0x1400 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*13f0*/ IMAD R0, R27, 0x800000, R0 ; /* 0x008000001b007824 */ /* 0x000fe400078e0200 */ /*1400*/ BSYNC B3 ; /* 0x0000000000037941 */ /* 0x000fea0003800000 */ /*1410*/ BRA 0x14a0 ; /* 0x0000008000007947 */ /* 0x000fea0003800000 */ /*1420*/ LOP3.LUT R0, R23, 0x80000000, R0, 0x48, !PT ; /* 0x8000000017007812 */ /* 0x000fc800078e4800 */ /*1430*/ LOP3.LUT R0, R0, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000000007812 */ /* 0x000fe200078efcff */ /*1440*/ BRA 0x14a0 ; /* 0x0000005000007947 */ /* 0x000fea0003800000 */ /*1450*/ LOP3.LUT R0, R23, 0x80000000, R0, 0x48, !PT ; /* 0x8000000017007812 */ /* 0x000fe200078e4800 */ /*1460*/ BRA 0x14a0 ; /* 0x0000003000007947 */ /* 0x000fea0003800000 */ /*1470*/ MUFU.RSQ R0, -QNAN ; /* 0xffc0000000007908 */ /* 0x000e220000001400 */ /*1480*/ BRA 0x14a0 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*1490*/ FADD.FTZ R0, R0, R3 ; /* 0x0000000300007221 */ /* 0x000fe40000010000 */ /*14a0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*14b0*/ IMAD.MOV.U32 R11, RZ, RZ, 0x0 ; /* 0x00000000ff0b7424 */ /* 0x000fe400078e00ff */ /*14c0*/ IMAD.MOV.U32 R23, RZ, RZ, R0 ; /* 0x000000ffff177224 */ /* 0x001fe400078e0000 */ /*14d0*/ RET.REL.NODEC R10 0x0 ; /* 0xffffeb200a007950 */ /* 0x000fea0003c3ffff */ /*14e0*/ BRA 0x14e0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*14f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1500*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1510*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1520*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1530*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1540*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1550*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1560*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*1570*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z8ArgMax2DP8Vector2D .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R28, SR_CTAID.Y ; /* 0x00000000001c7919 */ /* 0x000e220000002600 */ /*0020*/ UMOV UR6, 0x1 ; /* 0x0000000100067882 */ /* 0x000fe20000000000 */ /*0030*/ BSSY B6, 0x3a0 ; /* 0x0000036000067945 */ /* 0x000fe20003800000 */ /*0040*/ ULDC.64 UR4, c[0x2][0x0] ; /* 0x0080000000047ab9 */ /* 0x000fe20000000a00 */ /*0050*/ S2R R3, SR_TID.Y ; /* 0x0000000000037919 */ /* 0x000e220000002200 */ /*0060*/ ULDC.64 UR8, c[0x0][0x160] ; /* 0x0000580000087ab9 */ /* 0x000fe20000000a00 */ /*0070*/ IADD3 R1, R1, -0x10, RZ ; /* 0xfffffff001017810 */ /* 0x000fe20007ffe0ff */ /*0080*/ UIMAD.WIDE.U32 UR4, UR6, UR8, UR4 ; /* 0x00000008060472a5 */ /* 0x000fe4000f8e0004 */ /*0090*/ UIMAD UR6, UR6, UR9, URZ ; /* 0x00000009060672a4 */ /* 0x000fe4000f8e023f */ /*00a0*/ ULDC.64 UR36, c[0x0][0x118] ; /* 0x0000460000247ab9 */ /* 0x000fc40000000a00 */ /*00b0*/ UIADD3 UR6, UR5, UR6, URZ ; /* 0x0000000605067290 */ /* 0x000fe2000fffe03f */ /*00c0*/ IMAD.U32 R17, RZ, RZ, UR5 ; /* 0x00000005ff117e24 */ /* 0x000fe4000f8e00ff */ /*00d0*/ IMAD.U32 R16, RZ, RZ, UR4 ; /* 0x00000004ff107e24 */ /* 0x000fc6000f8e00ff */ /*00e0*/ IMAD.U32 R17, RZ, RZ, UR6 ; /* 0x00000006ff117e24 */ /* 0x000fe4000f8e00ff */ /*00f0*/ IMAD R28, R28, c[0x0][0x4], R3 ; /* 0x000001001c1c7a24 */ /* 0x001fca00078e0203 */ /*0100*/ ISETP.NE.AND P0, PT, R28, RZ, PT ; /* 0x000000ff1c00720c */ /* 0x000fda0003f05270 */ /*0110*/ @!P0 BRA 0x140 ; /* 0x0000002000008947 */ /* 0x000fea0003800000 */ /*0120*/ LDG.E.CONSTANT R25, [R16.64] ; /* 0x0000002410197981 */ /* 0x000162000c1e9900 */ /*0130*/ BRA 0x390 ; /* 0x0000025000007947 */ /* 0x000fea0003800000 */ /*0140*/ LDG.E.CONSTANT R25, [R16.64] ; /* 0x0000002410197981 */ /* 0x000ea2000c1e9900 */ /*0150*/ IMAD.MOV.U32 R27, RZ, RZ, c[0x0][0x4] ; /* 0x00000100ff1b7624 */ /* 0x000fc800078e00ff */ /*0160*/ IMAD R27, R27, c[0x0][0x10], RZ ; /* 0x000004001b1b7a24 */ /* 0x000fca00078e02ff */ /*0170*/ ISETP.GE.U32.AND P0, PT, R27, R25, PT ; /* 0x000000191b00720c */ /* 0x004fda0003f06070 */ /*0180*/ @P0 BRA 0x390 ; /* 0x0000020000000947 */ /* 0x000fea0003800000 */ /*0190*/ MOV R18, 0x0 ; /* 0x0000000000127802 */ /* 0x000fe20000000f00 */ /*01a0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x60] ; /* 0x01001800ff047624 */ /* 0x000fe200078e00ff */ /*01b0*/ IADD3 R19, P0, R1, c[0x0][0x20], RZ ; /* 0x0000080001137a10 */ /* 0x000fe20007f1e0ff */ /*01c0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x64] ; /* 0x01001900ff057624 */ /* 0x000fe200078e00ff */ /*01d0*/ LDC.64 R2, c[0x4][R18] ; /* 0x0100000012027b82 */ /* 0x0000620000000a00 */ /*01e0*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe4000001ff00 */ /*01f0*/ IMAD.X R22, RZ, RZ, c[0x0][0x24], P0 ; /* 0x00000900ff167624 */ /* 0x000fca00000e06ff */ /*0200*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fe20000000000 */ /*0210*/ MOV R11, 0x280 ; /* 0x00000280000b7802 */ /* 0x000fe40000000f00 */ /*0220*/ MOV R20, 0x200 ; /* 0x0000020000147802 */ /* 0x000fc40000000f00 */ /*0230*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0240*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0250*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*0260*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*0270*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x003fea0003c00000 */ /*0280*/ LDG.E.CONSTANT R24, [R16.64+0x4] ; /* 0x0000042410187981 */ /* 0x000ea2000c1e9900 */ /*0290*/ IMAD.MOV.U32 R26, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff1a7624 */ /* 0x000fe200078e00ff */ /*02a0*/ LDC.64 R2, c[0x4][R18] ; /* 0x0100000012027b82 */ /* 0x0000620000000a00 */ /*02b0*/ IMAD.MOV.U32 R6, RZ, RZ, R19 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0013 */ /*02c0*/ IMAD R26, R26, c[0x0][0xc], RZ ; /* 0x000003001a1a7a24 */ /* 0x000fe400078e02ff */ /*02d0*/ IMAD.MOV.U32 R7, RZ, RZ, R22 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0016 */ /*02e0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x28] ; /* 0x01000a00ff047624 */ /* 0x000fe400078e00ff */ /*02f0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x2c] ; /* 0x01000b00ff057624 */ /* 0x000fe200078e00ff */ /*0300*/ STL.128 [R1], R24 ; /* 0x0000001801007387 */ /* 0x0041e80000100c00 */ /*0310*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x002fe20000000000 */ /*0320*/ MOV R11, 0x390 ; /* 0x00000390000b7802 */ /* 0x000fc40000000f00 */ /*0330*/ MOV R20, 0x310 ; /* 0x0000031000147802 */ /* 0x000fe40000000f00 */ /*0340*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0350*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0360*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*0370*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*0380*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x001fea0003c00000 */ /*0390*/ BSYNC B6 ; /* 0x0000000000067941 */ /* 0x000fea0003800000 */ /*03a0*/ ISETP.GE.AND P0, PT, R28, R25, PT ; /* 0x000000191c00720c */ /* 0x020fda0003f06270 */ /*03b0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*03c0*/ LDG.E.CONSTANT R19, [R16.64+0x4] ; /* 0x0000042410137981 */ /* 0x000ea2000c1e9900 */ /*03d0*/ IMAD.MOV.U32 R5, RZ, RZ, RZ ; /* 0x000000ffff057224 */ /* 0x000fe200078e00ff */ /*03e0*/ ISETP.GE.AND P0, PT, R19, 0x1, PT ; /* 0x000000011300780c */ /* 0x004fda0003f06270 */ /*03f0*/ @!P0 BRA 0x780 ; /* 0x0000038000008947 */ /* 0x000fea0003800000 */ /*0400*/ LDG.E.64.CONSTANT R16, [R16.64+-0x8] ; /* 0xfffff82410107981 */ /* 0x001f62000c1e9b00 */ /*0410*/ IADD3 R0, R19.reuse, -0x1, RZ ; /* 0xffffffff13007810 */ /* 0x040fe20007ffe0ff */ /*0420*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe200078e00ff */ /*0430*/ LOP3.LUT R4, R19, 0x3, RZ, 0xc0, !PT ; /* 0x0000000313047812 */ /* 0x000fe200078ec0ff */ /*0440*/ IMAD.MOV.U32 R5, RZ, RZ, RZ ; /* 0x000000ffff057224 */ /* 0x000fe200078e00ff */ /*0450*/ ISETP.GE.U32.AND P1, PT, R0, 0x3, PT ; /* 0x000000030000780c */ /* 0x000fe20003f26070 */ /*0460*/ IMAD.MOV.U32 R0, RZ, RZ, -0x383cb000 ; /* 0xc7c35000ff007424 */ /* 0x000fe200078e00ff */ /*0470*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fd60003f05270 */ /*0480*/ @!P1 BRA 0x660 ; /* 0x000001d000009947 */ /* 0x000fea0003800000 */ /*0490*/ IMAD R3, R28, R19, RZ ; /* 0x000000131c037224 */ /* 0x000fe200078e02ff */ /*04a0*/ BSSY B0, 0x660 ; /* 0x000001b000007945 */ /* 0x000fe20003800000 */ /*04b0*/ IMAD.IADD R7, R19, 0x1, -R4 ; /* 0x0000000113077824 */ /* 0x000fe400078e0a04 */ /*04c0*/ IMAD.WIDE R2, R3, 0x4, R16 ; /* 0x0000000403027825 */ /* 0x020fc800078e0210 */ /*04d0*/ IMAD.MOV.U32 R0, RZ, RZ, -0x383cb000 ; /* 0xc7c35000ff007424 */ /* 0x000fe400078e00ff */ /*04e0*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe400078e00ff */ /*04f0*/ LD.E R11, [R2.64] ; /* 0x00000024020b7980 */ /* 0x000ea8000c101900 */ /*0500*/ LD.E R13, [R2.64+0x4] ; /* 0x00000424020d7980 */ /* 0x000ee8000c101900 */ /*0510*/ LD.E R15, [R2.64+0x8] ; /* 0x00000824020f7980 */ /* 0x000f28000c101900 */ /*0520*/ LD.E R9, [R2.64+0xc] ; /* 0x00000c2402097980 */ /* 0x000162000c101900 */ /*0530*/ IADD3 R7, R7, -0x4, RZ ; /* 0xfffffffc07077810 */ /* 0x000fc40007ffe0ff */ /*0540*/ FSETP.GT.AND P3, PT, R11, R0, PT ; /* 0x000000000b00720b */ /* 0x004fda0003f64000 */ /*0550*/ @P3 IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff003224 */ /* 0x000fe400078e000b */ /*0560*/ @P3 IMAD.MOV.U32 R5, RZ, RZ, R6 ; /* 0x000000ffff053224 */ /* 0x000fc600078e0006 */ /*0570*/ FSETP.GT.AND P1, PT, R13, R0, PT ; /* 0x000000000d00720b */ /* 0x008fda0003f24000 */ /*0580*/ @P1 IMAD.MOV.U32 R0, RZ, RZ, R13 ; /* 0x000000ffff001224 */ /* 0x000fe200078e000d */ /*0590*/ @P1 IADD3 R5, R6, 0x1, RZ ; /* 0x0000000106051810 */ /* 0x000fe40007ffe0ff */ /*05a0*/ ISETP.NE.AND P1, PT, R7, RZ, PT ; /* 0x000000ff0700720c */ /* 0x000fe40003f25270 */ /*05b0*/ FSETP.GT.AND P2, PT, R15, R0, PT ; /* 0x000000000f00720b */ /* 0x010fda0003f44000 */ /*05c0*/ @P2 IMAD.MOV.U32 R0, RZ, RZ, R15 ; /* 0x000000ffff002224 */ /* 0x000fe200078e000f */ /*05d0*/ @P2 IADD3 R5, R6, 0x2, RZ ; /* 0x0000000206052810 */ /* 0x000fe40007ffe0ff */ /*05e0*/ IADD3 R2, P2, R2, 0x10, RZ ; /* 0x0000001002027810 */ /* 0x001fe40007f5e0ff */ /*05f0*/ FSETP.GT.AND P3, PT, R9, R0, PT ; /* 0x000000000900720b */ /* 0x020fc60003f64000 */ /*0600*/ IMAD.X R3, RZ, RZ, R3, P2 ; /* 0x000000ffff037224 */ /* 0x000fe200010e0603 */ /*0610*/ FSEL R0, R9, R0, P3 ; /* 0x0000000009007208 */ /* 0x000fd20001800000 */ /*0620*/ @P3 IADD3 R5, R6.reuse, 0x3, RZ ; /* 0x0000000306053810 */ /* 0x040fe40007ffe0ff */ /*0630*/ IADD3 R6, R6, 0x4, RZ ; /* 0x0000000406067810 */ /* 0x000fe20007ffe0ff */ /*0640*/ @P1 BRA 0x4f0 ; /* 0xfffffea000001947 */ /* 0x000fea000383ffff */ /*0650*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0660*/ BSSY B0, 0x780 ; /* 0x0000011000007945 */ /* 0x000fe20003800000 */ /*0670*/ @!P0 BRA 0x770 ; /* 0x000000f000008947 */ /* 0x000fea0003800000 */ /*0680*/ IMAD R3, R28, R19, R6 ; /* 0x000000131c037224 */ /* 0x000fe400078e0206 */ /*0690*/ IMAD.MOV.U32 R7, RZ, RZ, R0 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0000 */ /*06a0*/ IMAD.WIDE R16, R3, 0x4, R16 ; /* 0x0000000403107825 */ /* 0x020fc800078e0210 */ /*06b0*/ IMAD.MOV.U32 R2, RZ, RZ, R16 ; /* 0x000000ffff027224 */ /* 0x000fe400078e0010 */ /*06c0*/ IMAD.MOV.U32 R3, RZ, RZ, R17 ; /* 0x000000ffff037224 */ /* 0x000fca00078e0011 */ /*06d0*/ LD.E R0, [R2.64] ; /* 0x0000002402007980 */ /* 0x000ea2000c101900 */ /*06e0*/ IADD3 R4, R4, -0x1, RZ ; /* 0xffffffff04047810 */ /* 0x000fe40007ffe0ff */ /*06f0*/ IADD3 R16, P2, R16, 0x4, RZ ; /* 0x0000000410107810 */ /* 0x000fe40007f5e0ff */ /*0700*/ ISETP.NE.AND P1, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fc60003f25270 */ /*0710*/ IMAD.X R17, RZ, RZ, R17, P2 ; /* 0x000000ffff117224 */ /* 0x000fe200010e0611 */ /*0720*/ FSETP.GT.AND P0, PT, R0, R7, PT ; /* 0x000000070000720b */ /* 0x004fc80003f04000 */ /*0730*/ SEL R5, R6, R5, P0 ; /* 0x0000000506057207 */ /* 0x000fe40000000000 */ /*0740*/ FSEL R7, R0, R7, P0 ; /* 0x0000000700077208 */ /* 0x000fe40000000000 */ /*0750*/ IADD3 R6, R6, 0x1, RZ ; /* 0x0000000106067810 */ /* 0x000fe20007ffe0ff */ /*0760*/ @P1 BRA 0x6b0 ; /* 0xffffff4000001947 */ /* 0x000fea000383ffff */ /*0770*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0780*/ IMAD.MOV.U32 R29, RZ, RZ, 0x4 ; /* 0x00000004ff1d7424 */ /* 0x000fc800078e00ff */ /*0790*/ IMAD.WIDE R28, R28, R29, c[0x4][0x10] ; /* 0x010004001c1c7625 */ /* 0x000fca00078e021d */ /*07a0*/ STG.E [R28.64], R5 ; /* 0x000000051c007986 */ /* 0x000fe2000c101924 */ /*07b0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*07c0*/ BRA 0x7c0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*07d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*07e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*07f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0800*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0810*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0820*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0830*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0840*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0850*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0860*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0870*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z5Sum2DP8Vector2D .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff027624 */ /* 0x000fe200078e00ff */ /*0020*/ MOV R3, c[0x0][0x164] ; /* 0x0000590000037a02 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fe20000000a00 */ /*0040*/ S2R R0, SR_TID.Y ; /* 0x0000000000007919 */ /* 0x000e220000002200 */ /*0050*/ ULDC.64 UR4, c[0x0][0x160] ; /* 0x0000580000047ab9 */ /* 0x000fc60000000a00 */ /*0060*/ LDG.E.CONSTANT R7, [R2.64+0xc] ; /* 0x00000c0602077981 */ /* 0x000ea2000c1e9900 */ /*0070*/ UIADD3 UR4, UP0, UR4, 0xc, URZ ; /* 0x0000000c04047890 */ /* 0x000fe2000ff1e03f */ /*0080*/ IMAD.MOV.U32 R9, RZ, RZ, RZ ; /* 0x000000ffff097224 */ /* 0x000fc600078e00ff */ /*0090*/ UIADD3.X UR5, URZ, UR5, URZ, UP0, !UPT ; /* 0x000000053f057290 */ /* 0x000fe200087fe43f */ /*00a0*/ ISETP.GE.AND P0, PT, R7, 0x1, PT ; /* 0x000000010700780c */ /* 0x004fda0003f06270 */ /*00b0*/ @!P0 BRA 0x3f0 ; /* 0x0000033000008947 */ /* 0x000fea0003800000 */ /*00c0*/ IADD3 R4, R7.reuse, -0x1, RZ ; /* 0xffffffff07047810 */ /* 0x041fe20007ffe0ff */ /*00d0*/ IMAD.U32 R2, RZ, RZ, UR4 ; /* 0x00000004ff027e24 */ /* 0x000fe2000f8e00ff */ /*00e0*/ MOV R3, UR5 ; /* 0x0000000500037c02 */ /* 0x000fe40008000f00 */ /*00f0*/ ISETP.GE.U32.AND P1, PT, R4, 0x3, PT ; /* 0x000000030400780c */ /* 0x000fe20003f26070 */ /*0100*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fe20008000000 */ /*0110*/ LOP3.LUT R6, R7, 0x3, RZ, 0xc0, !PT ; /* 0x0000000307067812 */ /* 0x000fe400078ec0ff */ /*0120*/ LDG.E.64.CONSTANT R2, [R2.64+-0xc] ; /* 0xfffff40602027981 */ /* 0x000f62000c1e9b00 */ /*0130*/ IMAD.MOV.U32 R9, RZ, RZ, RZ ; /* 0x000000ffff097224 */ /* 0x000fe200078e00ff */ /*0140*/ ISETP.NE.AND P0, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fce0003f05270 */ /*0150*/ @!P1 BRA 0x310 ; /* 0x000001b000009947 */ /* 0x000fec0003800000 */ /*0160*/ IMAD R5, R7.reuse, R0, RZ ; /* 0x0000000007057224 */ /* 0x040fe200078e02ff */ /*0170*/ MOV R9, RZ ; /* 0x000000ff00097202 */ /* 0x000fe20000000f00 */ /*0180*/ IMAD.IADD R8, R7, 0x1, -R6 ; /* 0x0000000107087824 */ /* 0x000fe200078e0a06 */ /*0190*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fe20008000000 */ /*01a0*/ IMAD.WIDE R4, R5, 0x4, R2 ; /* 0x0000000405047825 */ /* 0x020fca00078e0202 */ /*01b0*/ LDG.E R10, [R4.64] ; /* 0x00000006040a7981 */ /* 0x0000a8000c1e1900 */ /*01c0*/ LDG.E R12, [R4.64+0x4] ; /* 0x00000406040c7981 */ /* 0x0000e8000c1e1900 */ /*01d0*/ LDG.E R14, [R4.64+0x8] ; /* 0x00000806040e7981 */ /* 0x000128000c1e1900 */ /*01e0*/ LDG.E R13, [R4.64+0xc] ; /* 0x00000c06040d7981 */ /* 0x000162000c1e1900 */ /*01f0*/ IADD3 R8, R8, -0x4, RZ ; /* 0xfffffffc08087810 */ /* 0x000fe20007ffe0ff */ /*0200*/ UIADD3 UR4, UR4, 0x4, URZ ; /* 0x0000000404047890 */ /* 0x000fc6000fffe03f */ /*0210*/ ISETP.NE.AND P1, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f25270 */ /*0220*/ IADD3 R4, P2, R4, 0x10, RZ ; /* 0x0000001004047810 */ /* 0x001fca0007f5e0ff */ /*0230*/ IMAD.X R5, RZ, RZ, R5, P2 ; /* 0x000000ffff057224 */ /* 0x000fe200010e0605 */ /*0240*/ FADD R10, R10, R9 ; /* 0x000000090a0a7221 */ /* 0x004fcc0000000000 */ /*0250*/ F2I.TRUNC.NTZ R10, R10 ; /* 0x0000000a000a7305 */ /* 0x000e24000020f100 */ /*0260*/ I2FP.F32.S32 R9, R10 ; /* 0x0000000a00097245 */ /* 0x001fca0000201400 */ /*0270*/ FADD R9, R9, R12 ; /* 0x0000000c09097221 */ /* 0x008fcc0000000000 */ /*0280*/ F2I.TRUNC.NTZ R9, R9 ; /* 0x0000000900097305 */ /* 0x000e24000020f100 */ /*0290*/ I2FP.F32.S32 R11, R9 ; /* 0x00000009000b7245 */ /* 0x001fca0000201400 */ /*02a0*/ FADD R11, R11, R14 ; /* 0x0000000e0b0b7221 */ /* 0x010fcc0000000000 */ /*02b0*/ F2I.TRUNC.NTZ R11, R11 ; /* 0x0000000b000b7305 */ /* 0x000e24000020f100 */ /*02c0*/ I2FP.F32.S32 R12, R11 ; /* 0x0000000b000c7245 */ /* 0x001fca0000201400 */ /*02d0*/ FADD R12, R12, R13 ; /* 0x0000000d0c0c7221 */ /* 0x020fcc0000000000 */ /*02e0*/ F2I.TRUNC.NTZ R12, R12 ; /* 0x0000000c000c7305 */ /* 0x000e24000020f100 */ /*02f0*/ I2FP.F32.S32 R9, R12 ; /* 0x0000000c00097245 */ /* 0x001fe20000201400 */ /*0300*/ @P1 BRA 0x1b0 ; /* 0xfffffea000001947 */ /* 0x000fea000383ffff */ /*0310*/ @!P0 BRA 0x3f0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*0320*/ IMAD R7, R7, R0, UR4 ; /* 0x0000000407077e24 */ /* 0x000fc8000f8e0200 */ /*0330*/ IMAD.WIDE R2, R7, 0x4, R2 ; /* 0x0000000407027825 */ /* 0x020fc800078e0202 */ /*0340*/ IMAD.MOV.U32 R5, RZ, RZ, R2 ; /* 0x000000ffff057224 */ /* 0x000fca00078e0002 */ /*0350*/ MOV R2, R5 ; /* 0x0000000500027202 */ /* 0x000fcc0000000f00 */ /*0360*/ LDG.E R2, [R2.64] ; /* 0x0000000602027981 */ /* 0x0000a2000c1e1900 */ /*0370*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*0380*/ IADD3 R5, P1, R5, 0x4, RZ ; /* 0x0000000405057810 */ /* 0x000fe40007f3e0ff */ /*0390*/ ISETP.NE.AND P0, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fc60003f05270 */ /*03a0*/ IMAD.X R3, RZ, RZ, R3, P1 ; /* 0x000000ffff037224 */ /* 0x001fe200008e0603 */ /*03b0*/ FADD R4, R2, R9 ; /* 0x0000000902047221 */ /* 0x004fcc0000000000 */ /*03c0*/ F2I.TRUNC.NTZ R4, R4 ; /* 0x0000000400047305 */ /* 0x000e24000020f100 */ /*03d0*/ I2FP.F32.S32 R9, R4 ; /* 0x0000000400097245 */ /* 0x001fe20000201400 */ /*03e0*/ @P0 BRA 0x350 ; /* 0xffffff6000000947 */ /* 0x000fea000383ffff */ /*03f0*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x021fca0000000f00 */ /*0400*/ IMAD.WIDE R2, R0, R3, c[0x4][0x8] ; /* 0x0100020000027625 */ /* 0x000fca00078e0203 */ /*0410*/ STG.E [R2.64], R9 ; /* 0x0000000902007986 */ /* 0x000fe2000c101906 */ /*0420*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0430*/ BRA 0x430; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0440*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0450*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0460*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0470*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0480*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0490*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z15DisplayVector2DP8Vector2D .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fc600078e00ff */ /*0010*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*0020*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x38] ; /* 0x01000e00ff047624 */ /* 0x000fe200078e00ff */ /*0030*/ IADD3 R1, R1, -0x8, RZ ; /* 0xfffffff801017810 */ /* 0x000fe20007ffe0ff */ /*0040*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x3c] ; /* 0x01000f00ff057624 */ /* 0x000fe200078e00ff */ /*0050*/ LDC.64 R2, c[0x4][R0] ; /* 0x0100000000027b82 */ /* 0x0000620000000a00 */ /*0060*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*0070*/ ULDC.64 UR36, c[0x0][0x118] ; /* 0x0000460000247ab9 */ /* 0x000fcc0000000a00 */ /*0080*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fe20000000000 */ /*0090*/ MOV R11, 0x100 ; /* 0x00000100000b7802 */ /* 0x000fe40000000f00 */ /*00a0*/ MOV R20, 0x80 ; /* 0x0000008000147802 */ /* 0x000fe40000000f00 */ /*00b0*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fc40000000f00 */ /*00c0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x001fe40000000f00 */ /*00d0*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*00e0*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*00f0*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x002fea0003c00000 */ /*0100*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff047624 */ /* 0x000fe200078e00ff */ /*0110*/ ULDC.64 UR4, c[0x0][0x160] ; /* 0x0000580000047ab9 */ /* 0x000fe20000000a00 */ /*0120*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x164] ; /* 0x00005900ff057624 */ /* 0x000fca00078e00ff */ /*0130*/ LDG.E R4, [R4.64+0x8] ; /* 0x0000082404047981 */ /* 0x000ea2000c1e1900 */ /*0140*/ UIADD3 UR4, UP0, UR4, 0x8, URZ ; /* 0x0000000804047890 */ /* 0x000fe2000ff1e03f */ /*0150*/ IADD3 R18, P1, R1, c[0x0][0x20], RZ ; /* 0x0000080001127a10 */ /* 0x000fc60007f3e0ff */ /*0160*/ UIADD3.X UR5, URZ, UR5, URZ, UP0, !UPT ; /* 0x000000053f057290 */ /* 0x000fe400087fe43f */ /*0170*/ IMAD.U32 R16, RZ, RZ, UR4 ; /* 0x00000004ff107e24 */ /* 0x000fe4000f8e00ff */ /*0180*/ IMAD.X R2, RZ, RZ, c[0x0][0x24], P1 ; /* 0x00000900ff027624 */ /* 0x000fe400008e06ff */ /*0190*/ IMAD.U32 R17, RZ, RZ, UR5 ; /* 0x00000005ff117e24 */ /* 0x000fe2000f8e00ff */ /*01a0*/ ISETP.GE.AND P0, PT, R4, 0x1, PT ; /* 0x000000010400780c */ /* 0x004fda0003f06270 */ /*01b0*/ @!P0 BRA 0x650 ; /* 0x0000049000008947 */ /* 0x000fea0003800000 */ /*01c0*/ BSSY B7, 0x650 ; /* 0x0000048000077945 */ /* 0x000fe20003800000 */ /*01d0*/ IMAD.MOV.U32 R19, RZ, RZ, RZ ; /* 0x000000ffff137224 */ /* 0x000fe400078e00ff */ /*01e0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*01f0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x38] ; /* 0x01000e00ff047624 */ /* 0x000fe200078e00ff */ /*0200*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*0210*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x3c] ; /* 0x01000f00ff057624 */ /* 0x000fe200078e00ff */ /*0220*/ LDC.64 R8, c[0x4][R0] ; /* 0x0100000000087b82 */ /* 0x00006c0000000a00 */ /*0230*/ LEPC R10 ; /* 0x00000000000a734e */ /* 0x000fe20000000000 */ /*0240*/ MOV R3, 0x2b0 ; /* 0x000002b000037802 */ /* 0x000fe40000000f00 */ /*0250*/ MOV R20, 0x230 ; /* 0x0000023000147802 */ /* 0x000fe40000000f00 */ /*0260*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fc40000000f00 */ /*0270*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x001fe40000000f00 */ /*0280*/ IADD3 R20, P0, P1, -R20, R3, R10 ; /* 0x0000000314147210 */ /* 0x000fc8000791e10a */ /*0290*/ IADD3.X R21, ~R0, R21, R11, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e250b */ /*02a0*/ CALL.ABS.NOINC R8 ; /* 0x0000000008007343 */ /* 0x002fea0003c00000 */ /*02b0*/ LDG.E R0, [R16.64+0x4] ; /* 0x0000042410007981 */ /* 0x000ea8000c1e1900 */ /*02c0*/ LDG.E.64 R8, [R16.64+-0x8] ; /* 0xfffff82410087981 */ /* 0x000162000c1e1b00 */ /*02d0*/ ISETP.GE.AND P0, PT, R0.reuse, 0x2, PT ; /* 0x000000020000780c */ /* 0x044fe20003f06270 */ /*02e0*/ IMAD R3, R0, R19, RZ ; /* 0x0000001300037224 */ /* 0x000fd800078e02ff */ /*02f0*/ @!P0 BRA 0x4d0 ; /* 0x000001d000008947 */ /* 0x000fea0003800000 */ /*0300*/ BSSY B6, 0x4d0 ; /* 0x000001c000067945 */ /* 0x001fe20003800000 */ /*0310*/ IMAD.MOV.U32 R22, RZ, RZ, RZ ; /* 0x000000ffff167224 */ /* 0x000fc800078e00ff */ /*0320*/ IMAD.IADD R3, R22, 0x1, R3 ; /* 0x0000000116037824 */ /* 0x000fc800078e0203 */ /*0330*/ IMAD.WIDE R8, R3, 0x4, R8 ; /* 0x0000000403087825 */ /* 0x020fcc00078e0208 */ /*0340*/ LD.E R8, [R8.64] ; /* 0x0000002408087980 */ /* 0x000ea2000c101900 */ /*0350*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*0360*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x40] ; /* 0x01001000ff047624 */ /* 0x000fe400078e00ff */ /*0370*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x44] ; /* 0x01001100ff057624 */ /* 0x000fe200078e00ff */ /*0380*/ LDC.64 R12, c[0x4][R0] ; /* 0x01000000000c7b82 */ /* 0x0000620000000a00 */ /*0390*/ IMAD.MOV.U32 R6, RZ, RZ, R18 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0012 */ /*03a0*/ IMAD.MOV.U32 R7, RZ, RZ, R2 ; /* 0x000000ffff077224 */ /* 0x000fe200078e0002 */ /*03b0*/ F2F.F64.F32 R10, R8 ; /* 0x00000008000a7310 */ /* 0x004ea40000201800 */ /*03c0*/ STL.64 [R1], R10 ; /* 0x0000000a01007387 */ /* 0x0041e80000100a00 */ /*03d0*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x002fe20000000000 */ /*03e0*/ MOV R3, 0x450 ; /* 0x0000045000037802 */ /* 0x000fc40000000f00 */ /*03f0*/ MOV R20, 0x3d0 ; /* 0x000003d000147802 */ /* 0x000fe40000000f00 */ /*0400*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0410*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x001fe40000000f00 */ /*0420*/ IADD3 R20, P0, P1, -R20, R3, R8 ; /* 0x0000000314147210 */ /* 0x000fc8000791e108 */ /*0430*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*0440*/ CALL.ABS.NOINC R12 ; /* 0x000000000c007343 */ /* 0x000fea0003c00000 */ /*0450*/ LDG.E R0, [R16.64+0x4] ; /* 0x0000042410007981 */ /* 0x000ea8000c1e1900 */ /*0460*/ LDG.E.64 R8, [R16.64+-0x8] ; /* 0xfffff82410087981 */ /* 0x000162000c1e1b00 */ /*0470*/ IADD3 R22, R22, 0x1, RZ ; /* 0x0000000116167810 */ /* 0x000fe40007ffe0ff */ /*0480*/ IADD3 R3, R0, -0x1, RZ ; /* 0xffffffff00037810 */ /* 0x004fc80007ffe0ff */ /*0490*/ ISETP.GE.AND P0, PT, R22, R3, PT ; /* 0x000000031600720c */ /* 0x000fe20003f06270 */ /*04a0*/ IMAD R3, R0, R19, RZ ; /* 0x0000001300037224 */ /* 0x000fd800078e02ff */ /*04b0*/ @!P0 BRA 0x320 ; /* 0xfffffe6000008947 */ /* 0x001fea000383ffff */ /*04c0*/ BSYNC B6 ; /* 0x0000000000067941 */ /* 0x000fea0003800000 */ /*04d0*/ IADD3 R3, R3, -0x1, R0 ; /* 0xffffffff03037810 */ /* 0x001fca0007ffe000 */ /*04e0*/ IMAD.WIDE R8, R3, 0x4, R8 ; /* 0x0000000403087825 */ /* 0x020fcc00078e0208 */ /*04f0*/ LD.E R8, [R8.64] ; /* 0x0000002408087980 */ /* 0x000ea2000c101900 */ /*0500*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*0510*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x48] ; /* 0x01001200ff047624 */ /* 0x000fe400078e00ff */ /*0520*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x4c] ; /* 0x01001300ff057624 */ /* 0x000fe200078e00ff */ /*0530*/ LDC.64 R12, c[0x4][R0] ; /* 0x01000000000c7b82 */ /* 0x0000620000000a00 */ /*0540*/ IMAD.MOV.U32 R6, RZ, RZ, R18 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0012 */ /*0550*/ IMAD.MOV.U32 R7, RZ, RZ, R2 ; /* 0x000000ffff077224 */ /* 0x000fe200078e0002 */ /*0560*/ F2F.F64.F32 R10, R8 ; /* 0x00000008000a7310 */ /* 0x004ea40000201800 */ /*0570*/ STL.64 [R1], R10 ; /* 0x0000000a01007387 */ /* 0x0041e80000100a00 */ /*0580*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x002fe20000000000 */ /*0590*/ MOV R3, 0x600 ; /* 0x0000060000037802 */ /* 0x000fc40000000f00 */ /*05a0*/ MOV R20, 0x580 ; /* 0x0000058000147802 */ /* 0x000fe40000000f00 */ /*05b0*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*05c0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x001fe40000000f00 */ /*05d0*/ IADD3 R20, P0, P1, -R20, R3, R8 ; /* 0x0000000314147210 */ /* 0x000fc8000791e108 */ /*05e0*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*05f0*/ CALL.ABS.NOINC R12 ; /* 0x000000000c007343 */ /* 0x000fea0003c00000 */ /*0600*/ LDG.E R0, [R16.64] ; /* 0x0000002410007981 */ /* 0x000ea2000c1e1900 */ /*0610*/ IADD3 R19, R19, 0x1, RZ ; /* 0x0000000113137810 */ /* 0x000fc80007ffe0ff */ /*0620*/ ISETP.GE.AND P0, PT, R19, R0, PT ; /* 0x000000001300720c */ /* 0x004fda0003f06270 */ /*0630*/ @!P0 BRA 0x1e0 ; /* 0xfffffba000008947 */ /* 0x000fea000383ffff */ /*0640*/ BSYNC B7 ; /* 0x0000000000077941 */ /* 0x000fea0003800000 */ /*0650*/ MOV R19, 0x0 ; /* 0x0000000000137802 */ /* 0x000fe20000000f00 */ /*0660*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x50] ; /* 0x01001400ff047624 */ /* 0x000fe200078e00ff */ /*0670*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*0680*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x54] ; /* 0x01001500ff057624 */ /* 0x000fe200078e00ff */ /*0690*/ LDC.64 R8, c[0x4][R19] ; /* 0x0100000013087b82 */ /* 0x00006c0000000a00 */ /*06a0*/ LEPC R10 ; /* 0x00000000000a734e */ /* 0x000fe20000000000 */ /*06b0*/ MOV R3, 0x720 ; /* 0x0000072000037802 */ /* 0x000fe40000000f00 */ /*06c0*/ MOV R20, 0x6a0 ; /* 0x000006a000147802 */ /* 0x000fe40000000f00 */ /*06d0*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*06e0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fc40000000f00 */ /*06f0*/ IADD3 R20, P0, P1, -R20, R3, R10 ; /* 0x0000000314147210 */ /* 0x000fc8000791e10a */ /*0700*/ IADD3.X R21, ~R0, R21, R11, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e250b */ /*0710*/ CALL.ABS.NOINC R8 ; /* 0x0000000008007343 */ /* 0x003fea0003c00000 */ /*0720*/ LDG.E.64 R16, [R16.64] ; /* 0x0000002410107981 */ /* 0x000ea2000c1e1b00 */ /*0730*/ LDC.64 R8, c[0x4][R19] ; /* 0x0100000013087b82 */ /* 0x0000620000000a00 */ /*0740*/ IMAD.MOV.U32 R6, RZ, RZ, R18 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0012 */ /*0750*/ IMAD.MOV.U32 R7, RZ, RZ, R2 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0002 */ /*0760*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x58] ; /* 0x01001600ff047624 */ /* 0x000fe400078e00ff */ /*0770*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x5c] ; /* 0x01001700ff057624 */ /* 0x000fe200078e00ff */ /*0780*/ STL.64 [R1], R16 ; /* 0x0000001001007387 */ /* 0x0041e80000100a00 */ /*0790*/ LEPC R2 ; /* 0x000000000002734e */ /* 0x002fe20000000000 */ /*07a0*/ MOV R11, 0x810 ; /* 0x00000810000b7802 */ /* 0x000fc40000000f00 */ /*07b0*/ MOV R20, 0x790 ; /* 0x0000079000147802 */ /* 0x000fe40000000f00 */ /*07c0*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*07d0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*07e0*/ IADD3 R20, P0, P1, -R20, R11, R2 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e102 */ /*07f0*/ IADD3.X R21, ~R0, R21, R3, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2503 */ /*0800*/ CALL.ABS.NOINC R8 ; /* 0x0000000008007343 */ /* 0x001fea0003c00000 */ /*0810*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0820*/ BRA 0x820; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0830*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0840*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0850*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0860*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0870*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0880*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0890*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z23TransposeVector2DSharedP8Vector2DS0_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R24, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff187624 */ /* 0x000fe200078e00ff */ /*0020*/ MOV R25, c[0x0][0x16c] ; /* 0x00005b0000197a02 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fe20000000a00 */ /*0040*/ S2R R12, SR_CTAID.X ; /* 0x00000000000c7919 */ /* 0x000e220000002500 */ /*0050*/ ULDC.64 UR4, c[0x0][0x168] ; /* 0x00005a0000047ab9 */ /* 0x000fe20000000a00 */ /*0060*/ IADD3 R1, R1, -0x10, RZ ; /* 0xfffffff001017810 */ /* 0x000fe40007ffe0ff */ /*0070*/ LDG.E.64.CONSTANT R24, [R24.64+0x8] ; /* 0x0000080618187981 */ /* 0x000ea2000c1e9b00 */ /*0080*/ UIADD3 UR4, UP0, UR4, 0x8, URZ ; /* 0x0000000804047890 */ /* 0x000fc6000ff1e03f */ /*0090*/ S2R R13, SR_TID.X ; /* 0x00000000000d7919 */ /* 0x000e220000002100 */ /*00a0*/ UIADD3.X UR5, URZ, UR5, URZ, UP0, !UPT ; /* 0x000000053f057290 */ /* 0x000fc600087fe43f */ /*00b0*/ S2R R15, SR_TID.Y ; /* 0x00000000000f7919 */ /* 0x000e660000002200 */ /*00c0*/ IMAD.U32 R3, RZ, RZ, UR5 ; /* 0x00000005ff037e24 */ /* 0x000fe2000f8e00ff */ /*00d0*/ S2R R14, SR_CTAID.Y ; /* 0x00000000000e7919 */ /* 0x000e620000002600 */ /*00e0*/ IMAD R0, R12, c[0x0][0x0], R13 ; /* 0x000000000c007a24 */ /* 0x001fe400078e020d */ /*00f0*/ IMAD R7, R14, c[0x0][0x4], R15 ; /* 0x000001000e077a24 */ /* 0x002fc800078e020f */ /*0100*/ IMAD R11, R7, R25.reuse, R0 ; /* 0x00000019070b7224 */ /* 0x084fe400078e0200 */ /*0110*/ IMAD R2, R24, R25, RZ ; /* 0x0000001918027224 */ /* 0x000fca00078e02ff */ /*0120*/ ISETP.GE.AND P1, PT, R11, R2, PT ; /* 0x000000020b00720c */ /* 0x000fe20003f26270 */ /*0130*/ IMAD.U32 R2, RZ, RZ, UR4 ; /* 0x00000004ff027e24 */ /* 0x000fe2000f8e00ff */ /*0140*/ ULDC.64 UR4, c[0x0][0x160] ; /* 0x0000580000047ab9 */ /* 0x000fd60000000a00 */ /*0150*/ @!P1 LDG.E.64.CONSTANT R2, [R2.64+-0x8] ; /* 0xfffff80602029981 */ /* 0x000ea2000c1e9b00 */ /*0160*/ ISETP.GE.AND P0, PT, R7, R24, PT ; /* 0x000000180700720c */ /* 0x000fe20003f06270 */ /*0170*/ UIADD3 UR4, UP0, UR4, 0xc, URZ ; /* 0x0000000c04047890 */ /* 0x000fc6000ff1e03f */ /*0180*/ ISETP.GE.OR P0, PT, R0, R25, P0 ; /* 0x000000190000720c */ /* 0x000fe20000706670 */ /*0190*/ UIADD3.X UR5, URZ, UR5, URZ, UP0, !UPT ; /* 0x000000053f057290 */ /* 0x000fe200087fe43f */ /*01a0*/ MOV R6, c[0x0][0x160] ; /* 0x0000580000067a02 */ /* 0x000fe20000000f00 */ /*01b0*/ IMAD.MOV.U32 R7, RZ, RZ, c[0x0][0x164] ; /* 0x00005900ff077624 */ /* 0x000fe400078e00ff */ /*01c0*/ IMAD.U32 R8, RZ, RZ, UR4 ; /* 0x00000004ff087e24 */ /* 0x000fe4000f8e00ff */ /*01d0*/ MOV R9, UR5 ; /* 0x0000000500097c02 */ /* 0x000fe20008000f00 */ /*01e0*/ LDG.E.CONSTANT R6, [R6.64+0xc] ; /* 0x00000c0606067981 */ /* 0x0000e2000c1e9900 */ /*01f0*/ @!P1 IMAD.WIDE R4, R11, 0x4, R2 ; /* 0x000000040b049825 */ /* 0x004fc800078e0202 */ /*0200*/ @!P0 LDG.E.64.CONSTANT R2, [R8.64+-0xc] ; /* 0xfffff40608028981 */ /* 0x0002a8000c1e9b00 */ /*0210*/ @!P1 LD.E R4, [R4.64] ; /* 0x0000000604049980 */ /* 0x000962000c101900 */ /*0220*/ @!P1 IMAD R17, R15.reuse, 0x21, R13.reuse ; /* 0x000000210f119824 */ /* 0x140fe400078e020d */ /*0230*/ @!P0 IMAD R10, R15, 0x21, R13 ; /* 0x000000210f0a8824 */ /* 0x000fe400078e020d */ /*0240*/ @!P0 IMAD.MOV.U32 R0, RZ, RZ, 0x84 ; /* 0x00000084ff008424 */ /* 0x000fc800078e00ff */ /*0250*/ @!P0 IMAD R0, R13, R0, 0x1080 ; /* 0x000010800d008424 */ /* 0x000fca00078e0200 */ /*0260*/ @!P0 LEA R7, R15, R0, 0x2 ; /* 0x000000000f078211 */ /* 0x001fe200078e10ff */ /*0270*/ @!P0 IMAD.MOV.U32 R16, RZ, RZ, 0x84 ; /* 0x00000084ff108424 */ /* 0x000fc800078e00ff */ /*0280*/ @!P0 IMAD R5, R15, R16, 0x1080 ; /* 0x000010800f058424 */ /* 0x010fc800078e0210 */ /*0290*/ @!P0 IMAD R8, R13, 0x4, R5 ; /* 0x000000040d088824 */ /* 0x002fe400078e0205 */ /*02a0*/ IMAD R5, R12, c[0x0][0x4], R15 ; /* 0x000001000c057a24 */ /* 0x000fe400078e020f */ /*02b0*/ IMAD R0, R14, c[0x0][0x0], R13 ; /* 0x000000000e007a24 */ /* 0x000fc800078e020d */ /*02c0*/ IMAD R5, R5, R6, R0 ; /* 0x0000000605057224 */ /* 0x008fe200078e0200 */ /*02d0*/ @!P1 STS [R17.X4], R4 ; /* 0x0000000411009388 */ /* 0x020fe80000004800 */ /*02e0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*02f0*/ @!P0 LDS R10, [R10.X4] ; /* 0x000000000a0a8984 */ /* 0x000e280000004800 */ /*0300*/ @!P0 STS [R7], R10 ; /* 0x0000000a07008388 */ /* 0x001fe80000000800 */ /*0310*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0320*/ @!P0 LDS R9, [R8] ; /* 0x0000000008098984 */ /* 0x000e220000000800 */ /*0330*/ ISETP.NE.AND P1, PT, R11, RZ, PT ; /* 0x000000ff0b00720c */ /* 0x000fe20003f25270 */ /*0340*/ @!P0 IMAD.WIDE R2, R5, 0x4, R2 ; /* 0x0000000405028825 */ /* 0x004fca00078e0202 */ /*0350*/ @!P0 ST.E [R2.64], R9 ; /* 0x0000000902008985 */ /* 0x0011ee000c101906 */ /*0360*/ @P1 EXIT ; /* 0x000000000000194d */ /* 0x000fea0003800000 */ /*0370*/ MOV R18, c[0x0][0x0] ; /* 0x0000000000127a02 */ /* 0x000fe20000000f00 */ /*0380*/ IMAD.MOV.U32 R19, RZ, RZ, c[0x0][0x4] ; /* 0x00000100ff137624 */ /* 0x000fc800078e00ff */ /*0390*/ IMAD R18, R18, c[0x0][0xc], RZ ; /* 0x0000030012127a24 */ /* 0x000fe400078e02ff */ /*03a0*/ IMAD R19, R19, c[0x0][0x10], RZ ; /* 0x0000040013137a24 */ /* 0x000fc600078e02ff */ /*03b0*/ ISETP.GE.U32.AND P0, PT, R18, R25, PT ; /* 0x000000191200720c */ /* 0x000fe40003f06070 */ /*03c0*/ ISETP.GE.U32.AND P1, PT, R19, R24, PT ; /* 0x000000181300720c */ /* 0x000fda0003f26070 */ /*03d0*/ @P0 EXIT P1 ; /* 0x000000000000094d */ /* 0x000fea0000800000 */ /*03e0*/ MOV R2, 0x0 ; /* 0x0000000000027802 */ /* 0x001fe20000000f00 */ /*03f0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x34] ; /* 0x01000d00ff057624 */ /* 0x000fe200078e00ff */ /*0400*/ IADD3 R22, P0, R1, c[0x0][0x20], RZ ; /* 0x0000080001167a10 */ /* 0x000fe20007f1e0ff */ /*0410*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*0420*/ LDC.64 R8, c[0x4][R2] ; /* 0x0100000002087b82 */ /* 0x0000620000000a00 */ /*0430*/ MOV R4, c[0x4][0x30] ; /* 0x01000c0000047a02 */ /* 0x000fe40000000f00 */ /*0440*/ IADD3.X R23, RZ, c[0x0][0x24], RZ, P0, !PT ; /* 0x00000900ff177a10 */ /* 0x000fca00007fe4ff */ /*0450*/ LEPC R10 ; /* 0x00000000000a734e */ /* 0x000fc60000000000 */ /*0460*/ MOV R3, 0x4d0 ; /* 0x000004d000037802 */ /* 0x000fe40000000f00 */ /*0470*/ MOV R20, 0x450 ; /* 0x0000045000147802 */ /* 0x000fe40000000f00 */ /*0480*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fc40000000f00 */ /*0490*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*04a0*/ IADD3 R20, P0, P1, -R20, R3, R10 ; /* 0x0000000314147210 */ /* 0x000fc8000791e10a */ /*04b0*/ IADD3.X R21, ~R0, R21, R11, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e250b */ /*04c0*/ CALL.ABS.NOINC R8 ; /* 0x0000000008007343 */ /* 0x003fea0003c00000 */ /*04d0*/ IMAD.MOV.U32 R16, RZ, RZ, R25 ; /* 0x000000ffff107224 */ /* 0x000fe200078e0019 */ /*04e0*/ MOV R17, R24 ; /* 0x0000001800117202 */ /* 0x000fe20000000f00 */ /*04f0*/ LDC.64 R2, c[0x4][R2] ; /* 0x0100000002027b82 */ /* 0x000e220000000a00 */ /*0500*/ IMAD.MOV.U32 R6, RZ, RZ, R22 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0016 */ /*0510*/ MOV R7, R23 ; /* 0x0000001700077202 */ /* 0x000fe20000000f00 */ /*0520*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x28] ; /* 0x01000a00ff047624 */ /* 0x000fe200078e00ff */ /*0530*/ STL.128 [R1], R16 ; /* 0x0000001001007387 */ /* 0x0003e20000100c00 */ /*0540*/ MOV R5, c[0x4][0x2c] ; /* 0x01000b0000057a02 */ /* 0x000fc60000000f00 */ /*0550*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fc80000000000 */ /*0560*/ MOV R11, 0x5d0 ; /* 0x000005d0000b7802 */ /* 0x000fe40000000f00 */ /*0570*/ MOV R20, 0x550 ; /* 0x0000055000147802 */ /* 0x000fe40000000f00 */ /*0580*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fc40000000f00 */ /*0590*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*05a0*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*05b0*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*05c0*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x003fea0003c00000 */ /*05d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*05e0*/ BRA 0x5e0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*05f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0600*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0610*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0620*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0630*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0640*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0650*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0660*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0670*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z19MatrixProductSharedP8Vector2DS0_S0_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff047624 */ /* 0x000fe200078e00ff */ /*0020*/ MOV R5, c[0x0][0x16c] ; /* 0x00005b0000057a02 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR8, c[0x0][0x118] ; /* 0x0000460000087ab9 */ /* 0x000fe20000000a00 */ /*0040*/ MOV R6, c[0x0][0x170] ; /* 0x00005c0000067a02 */ /* 0x000fe20000000f00 */ /*0050*/ IMAD.MOV.U32 R7, RZ, RZ, c[0x0][0x174] ; /* 0x00005d00ff077624 */ /* 0x000fe400078e00ff */ /*0060*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff027624 */ /* 0x000fe200078e00ff */ /*0070*/ LDG.E.CONSTANT R0, [R4.64+0xc] ; /* 0x00000c0804007981 */ /* 0x000ea2000c1e9900 */ /*0080*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x164] ; /* 0x00005900ff037624 */ /* 0x000fe200078e00ff */ /*0090*/ ULDC.64 UR6, c[0x0][0x168] ; /* 0x00005a0000067ab9 */ /* 0x000fe40000000a00 */ /*00a0*/ LDG.E.64.CONSTANT R6, [R6.64+0x8] ; /* 0x0000080806067981 */ /* 0x000f62000c1e9b00 */ /*00b0*/ ULDC.64 UR4, c[0x0][0x170] ; /* 0x00005c0000047ab9 */ /* 0x000fc60000000a00 */ /*00c0*/ LDG.E.CONSTANT R14, [R2.64+0x8] ; /* 0x00000808020e7981 */ /* 0x000168000c1e9900 */ /*00d0*/ LDG.E.64.CONSTANT R8, [R2.64] ; /* 0x0000000802087981 */ /* 0x000168000c1e9b00 */ /*00e0*/ S2R R18, SR_CTAID.X ; /* 0x0000000000127919 */ /* 0x000e680000002500 */ /*00f0*/ S2R R15, SR_TID.X ; /* 0x00000000000f7919 */ /* 0x000e680000002100 */ /*0100*/ S2R R17, SR_CTAID.Y ; /* 0x0000000000117919 */ /* 0x000ee80000002600 */ /*0110*/ S2R R16, SR_TID.Y ; /* 0x0000000000107919 */ /* 0x000ee20000002200 */ /*0120*/ UIADD3 UR6, UP0, UR6, 0xc, URZ ; /* 0x0000000c06067890 */ /* 0x000fc8000ff1e03f */ /*0130*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe400087fe43f */ /*0140*/ UIADD3 UR4, UP0, UR4, 0x8, URZ ; /* 0x0000000804047890 */ /* 0x000fe2000ff1e03f */ /*0150*/ IMAD.U32 R10, RZ, RZ, UR6 ; /* 0x00000006ff0a7e24 */ /* 0x000fc6000f8e00ff */ /*0160*/ UIADD3.X UR5, URZ, UR5, URZ, UP0, !UPT ; /* 0x000000053f057290 */ /* 0x000fe200087fe43f */ /*0170*/ MOV R11, UR7 ; /* 0x00000007000b7c02 */ /* 0x000fe20008000f00 */ /*0180*/ IMAD.MOV.U32 R19, RZ, RZ, RZ ; /* 0x000000ffff137224 */ /* 0x000fe400078e00ff */ /*0190*/ IMAD R18, R18, c[0x0][0x0], R15 ; /* 0x0000000012127a24 */ /* 0x002fe400078e020f */ /*01a0*/ IMAD R17, R17, c[0x0][0x4], R16 ; /* 0x0000010011117a24 */ /* 0x008fe200078e0210 */ /*01b0*/ ISETP.GE.AND P0, PT, R0, 0x1, PT ; /* 0x000000010000780c */ /* 0x004fda0003f06270 */ /*01c0*/ @!P0 BRA 0x570 ; /* 0x000003a000008947 */ /* 0x000fea0003800000 */ /*01d0*/ IMAD.U32 R2, RZ, RZ, UR4 ; /* 0x00000004ff027e24 */ /* 0x001fe2000f8e00ff */ /*01e0*/ MOV R3, UR5 ; /* 0x0000000500037c02 */ /* 0x000fe20008000f00 */ /*01f0*/ LDG.E.CONSTANT R20, [R10.64+-0x4] ; /* 0xfffffc080a147981 */ /* 0x000168000c1e9900 */ /*0200*/ LDG.E.64.CONSTANT R4, [R10.64+-0xc] ; /* 0xfffff4080a047981 */ /* 0x000168000c1e9b00 */ /*0210*/ LDG.E.64.CONSTANT R2, [R2.64+-0x8] ; /* 0xfffff80802027981 */ /* 0x000f62000c1e9b00 */ /*0220*/ IADD3 R12, R0, 0x1f, RZ ; /* 0x0000001f000c7810 */ /* 0x000fe20007ffe0ff */ /*0230*/ IMAD.MOV.U32 R19, RZ, RZ, 0x84 ; /* 0x00000084ff137424 */ /* 0x000fe200078e00ff */ /*0240*/ LEA R22, R16, 0x8, 0x7 ; /* 0x0000000810167811 */ /* 0x000fe200078e38ff */ /*0250*/ IMAD R21, R17, R0, RZ ; /* 0x0000000011157224 */ /* 0x000fe200078e02ff */ /*0260*/ SHF.R.S32.HI R13, RZ, 0x1f, R12 ; /* 0x0000001fff0d7819 */ /* 0x000fe2000001140c */ /*0270*/ IMAD.MOV.U32 R24, RZ, RZ, RZ ; /* 0x000000ffff187224 */ /* 0x000fc600078e00ff */ /*0280*/ LEA.HI R27, R13, R12, RZ, 0x5 ; /* 0x0000000c0d1b7211 */ /* 0x000fe200078f28ff */ /*0290*/ IMAD R12, R16.reuse, R19, 0x1000 ; /* 0x00001000100c7424 */ /* 0x040fe200078e0213 */ /*02a0*/ SHF.L.U32 R13, R15, 0x2, RZ ; /* 0x000000020f0d7819 */ /* 0x000fe400000006ff */ /*02b0*/ MOV R19, RZ ; /* 0x000000ff00137202 */ /* 0x000fe40000000f00 */ /*02c0*/ IADD3 R25, R13.reuse, R12, RZ ; /* 0x0000000c0d197210 */ /* 0x040fe20007ffe0ff */ /*02d0*/ IMAD R23, R16, 0x80, R13 ; /* 0x0000008010177824 */ /* 0x000fe200078e020d */ /*02e0*/ IADD3 R26, R13, 0x1108, RZ ; /* 0x000011080d1a7810 */ /* 0x000fe40007ffe0ff */ /*02f0*/ SHF.R.S32.HI R27, RZ, 0x5, R27 ; /* 0x00000005ff1b7819 */ /* 0x001fc4000001141b */ /*0300*/ IMAD R11, R24.reuse, 0x20, R15 ; /* 0x00000020180b7824 */ /* 0x040fe200078e020f */ /*0310*/ LEA R13, R24, R16, 0x5 ; /* 0x00000010180d7211 */ /* 0x000fe200078e28ff */ /*0320*/ IMAD.MOV.U32 R30, RZ, RZ, RZ ; /* 0x000000ffff1e7224 */ /* 0x000fe200078e00ff */ /*0330*/ MOV R28, RZ ; /* 0x000000ff001c7202 */ /* 0x000fc40000000f00 */ /*0340*/ ISETP.GE.AND P1, PT, R11, R0, PT ; /* 0x000000000b00720c */ /* 0x000fe40003f26270 */ /*0350*/ ISETP.GE.AND P0, PT, R13, R6, PT ; /* 0x000000060d00720c */ /* 0x020fe40003f06270 */ /*0360*/ ISETP.GE.OR P1, PT, R17, R20, P1 ; /* 0x000000141100720c */ /* 0x000fe40000f26670 */ /*0370*/ ISETP.GE.OR P0, PT, R18, R7, P0 ; /* 0x000000071200720c */ /* 0x000fd60000706670 */ /*0380*/ @!P1 IMAD.IADD R11, R21, 0x1, R11 ; /* 0x00000001150b9824 */ /* 0x000fe400078e020b */ /*0390*/ @!P0 IMAD R13, R7, R13, R18 ; /* 0x0000000d070d8224 */ /* 0x000fe400078e0212 */ /*03a0*/ @!P1 IMAD.WIDE R10, R11, 0x4, R4 ; /* 0x000000040b0a9825 */ /* 0x000fc800078e0204 */ /*03b0*/ @!P0 IMAD.WIDE R12, R13, 0x4, R2 ; /* 0x000000040d0c8825 */ /* 0x000fe200078e0202 */ /*03c0*/ @!P1 LDG.E R28, [R10.64] ; /* 0x000000080a1c9981 */ /* 0x000ea8000c1e1900 */ /*03d0*/ @!P0 LDG.E R30, [R12.64] ; /* 0x000000080c1e8981 */ /* 0x000ee2000c1e1900 */ /*03e0*/ IADD3 R24, R24, 0x1, RZ ; /* 0x0000000118187810 */ /* 0x000fe20007ffe0ff */ /*03f0*/ IMAD.MOV.U32 R31, RZ, RZ, R22 ; /* 0x000000ffff1f7224 */ /* 0x000fe200078e0016 */ /*0400*/ MOV R29, 0x108 ; /* 0x00000108001d7802 */ /* 0x000fe40000000f00 */ /*0410*/ ISETP.GE.AND P1, PT, R24, R27, PT ; /* 0x0000001b1800720c */ /* 0x000fc40003f26270 */ /*0420*/ MOV R32, R26 ; /* 0x0000001a00207202 */ /* 0x000fe20000000f00 */ /*0430*/ STS [R23], R28 ; /* 0x0000001c17007388 */ /* 0x0041e80000000800 */ /*0440*/ STS [R25], R30 ; /* 0x0000001e19007388 */ /* 0x0081e80000000800 */ /*0450*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0460*/ LDS R28, [R32+-0x108] ; /* 0xfffef800201c7984 */ /* 0x001fe20000000800 */ /*0470*/ IADD3 R29, R29, 0x210, RZ ; /* 0x000002101d1d7810 */ /* 0x000fc60007ffe0ff */ /*0480*/ LDS.64 R10, [R31+-0x8] ; /* 0xfffff8001f0a7984 */ /* 0x000e220000000a00 */ /*0490*/ ISETP.NE.AND P0, PT, R29, 0x1188, PT ; /* 0x000011881d00780c */ /* 0x000fc60003f05270 */ /*04a0*/ LDS R33, [R32+-0x84] ; /* 0xffff7c0020217984 */ /* 0x000e680000000800 */ /*04b0*/ LDS R30, [R32] ; /* 0x00000000201e7984 */ /* 0x000fe80000000800 */ /*04c0*/ LDS.64 R12, [R31] ; /* 0x000000001f0c7984 */ /* 0x0004e80000000a00 */ /*04d0*/ LDS R35, [R32+0x84] ; /* 0x0000840020237984 */ /* 0x0009620000000800 */ /*04e0*/ IADD3 R31, R31, 0x10, RZ ; /* 0x000000101f1f7810 */ /* 0x004fc40007ffe0ff */ /*04f0*/ IADD3 R32, R32, 0x210, RZ ; /* 0x0000021020207810 */ /* 0x010fe20007ffe0ff */ /*0500*/ FFMA R10, R28, R10, R19 ; /* 0x0000000a1c0a7223 */ /* 0x001fc80000000013 */ /*0510*/ FFMA R11, R33, R11, R10 ; /* 0x0000000b210b7223 */ /* 0x002fc8000000000a */ /*0520*/ FFMA R12, R30, R12, R11 ; /* 0x0000000c1e0c7223 */ /* 0x008fc8000000000b */ /*0530*/ FFMA R19, R35, R13, R12 ; /* 0x0000000d23137223 */ /* 0x020fe2000000000c */ /*0540*/ @P0 BRA 0x460 ; /* 0xffffff1000000947 */ /* 0x000fea000383ffff */ /*0550*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0560*/ @!P1 BRA 0x300 ; /* 0xfffffd9000009947 */ /* 0x000fea000383ffff */ /*0570*/ ISETP.GE.AND P0, PT, R17, R14, PT ; /* 0x0000000e1100720c */ /* 0x021fc80003f06270 */ /*0580*/ ISETP.GE.OR P0, PT, R18, R7, P0 ; /* 0x000000071200720c */ /* 0x000fda0000706670 */ /*0590*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*05a0*/ IMAD R7, R7, R17, R18 ; /* 0x0000001107077224 */ /* 0x000fc800078e0212 */ /*05b0*/ IMAD.WIDE R8, R7, 0x4, R8 ; /* 0x0000000407087825 */ /* 0x000fca00078e0208 */ /*05c0*/ STG.E [R8.64], R19 ; /* 0x0000001308007986 */ /* 0x000fe2000c101908 */ /*05d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*05e0*/ BRA 0x5e0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*05f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0600*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0610*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0620*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0630*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0640*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0650*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0660*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0670*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z14MatrixSubtractP8Vector2DS0_S0_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x174] ; /* 0x00005d00ff037624 */ /* 0x000fe200078e00ff */ /*0020*/ MOV R24, c[0x0][0x168] ; /* 0x00005a0000187a02 */ /* 0x000fe20000000f00 */ /*0030*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff027624 */ /* 0x000fe200078e00ff */ /*0040*/ ULDC.64 UR36, c[0x0][0x118] ; /* 0x0000460000247ab9 */ /* 0x000fe20000000a00 */ /*0050*/ IMAD.MOV.U32 R25, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff197624 */ /* 0x000fe200078e00ff */ /*0060*/ UMOV UR6, 0xc ; /* 0x0000000c00067882 */ /* 0x000fe20000000000 */ /*0070*/ IADD3 R1, R1, -0x10, RZ ; /* 0xfffffff001017810 */ /* 0x000fe20007ffe0ff */ /*0080*/ LDG.E.CONSTANT R3, [R2.64+0xc] ; /* 0x00000c2402037981 */ /* 0x000ea2000c1e9900 */ /*0090*/ ULDC.64 UR4, c[0x0][0x168] ; /* 0x00005a0000047ab9 */ /* 0x000fe40000000a00 */ /*00a0*/ ULDC.64 UR8, c[0x0][0x170] ; /* 0x00005c0000087ab9 */ /* 0x000fe20000000a00 */ /*00b0*/ LDG.E.CONSTANT R24, [R24.64+0xc] ; /* 0x00000c2418187981 */ /* 0x000ea2000c1e9900 */ /*00c0*/ UIADD3 UR4, UP0, UR6, UR4, URZ ; /* 0x0000000406047290 */ /* 0x000fc4000ff1e03f */ /*00d0*/ UIADD3 UR6, UP1, UR6, UR8, URZ ; /* 0x0000000806067290 */ /* 0x000fe4000ff3e03f */ /*00e0*/ UIADD3.X UR5, URZ, UR5, URZ, UP0, !UPT ; /* 0x000000053f057290 */ /* 0x000fe400087fe43f */ /*00f0*/ UIADD3.X UR7, URZ, UR9, URZ, UP1, !UPT ; /* 0x000000093f077290 */ /* 0x000fe20008ffe43f */ /*0100*/ IMAD.U32 R18, RZ, RZ, UR4 ; /* 0x00000004ff127e24 */ /* 0x000fe2000f8e00ff */ /*0110*/ MOV R16, UR6 ; /* 0x0000000600107c02 */ /* 0x000fe40008000f00 */ /*0120*/ IMAD.U32 R19, RZ, RZ, UR5 ; /* 0x00000005ff137e24 */ /* 0x000fe4000f8e00ff */ /*0130*/ IMAD.U32 R17, RZ, RZ, UR7 ; /* 0x00000007ff117e24 */ /* 0x000fe2000f8e00ff */ /*0140*/ ISETP.NE.AND P0, PT, R24, R3, PT ; /* 0x000000031800720c */ /* 0x004fda0003f05270 */ /*0150*/ @P0 BRA 0x1a0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*0160*/ LDG.E.CONSTANT R0, [R16.64+-0x4] ; /* 0xfffffc2410007981 */ /* 0x000ea8000c1e9900 */ /*0170*/ LDG.E.CONSTANT R25, [R18.64+-0x4] ; /* 0xfffffc2412197981 */ /* 0x000ea4000c1e9900 */ /*0180*/ ISETP.NE.AND P0, PT, R25, R0, PT ; /* 0x000000001900720c */ /* 0x004fda0003f05270 */ /*0190*/ @!P0 BRA 0x280 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*01a0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*01b0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x1c] ; /* 0x01000700ff057624 */ /* 0x000fe200078e00ff */ /*01c0*/ MOV R4, c[0x4][0x18] ; /* 0x0100060000047a02 */ /* 0x000fe20000000f00 */ /*01d0*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*01e0*/ LDC.64 R2, c[0x4][R0] ; /* 0x0100000000027b82 */ /* 0x00006c0000000a00 */ /*01f0*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fe40000000000 */ /*0200*/ MOV R11, 0x270 ; /* 0x00000270000b7802 */ /* 0x000fe40000000f00 */ /*0210*/ MOV R20, 0x1f0 ; /* 0x000001f000147802 */ /* 0x000fe40000000f00 */ /*0220*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0230*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x001fc40000000f00 */ /*0240*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*0250*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*0260*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x002fea0003c00000 */ /*0270*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0280*/ S2UR UR4, SR_CTAID.X ; /* 0x00000000000479c3 */ /* 0x000e220000002500 */ /*0290*/ S2R R30, SR_CTAID.Y ; /* 0x00000000001e7919 */ /* 0x000e620000002600 */ /*02a0*/ IMAD.MOV.U32 R26, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff1a7624 */ /* 0x000fe200078e00ff */ /*02b0*/ BSSY B6, 0x5b0 ; /* 0x000002f000067945 */ /* 0x000fe40003800000 */ /*02c0*/ S2R R5, SR_TID.Y ; /* 0x0000000000057919 */ /* 0x000e640000002200 */ /*02d0*/ SHF.L.U32 R0, R26, 0x2, RZ ; /* 0x000000021a007819 */ /* 0x000fe400000006ff */ /*02e0*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e220000002100 */ /*02f0*/ IMAD R30, R30, c[0x0][0x4], R5 ; /* 0x000001001e1e7a24 */ /* 0x002fc400078e0205 */ /*0300*/ IMAD R3, R0, UR4, R3 ; /* 0x0000000400037c24 */ /* 0x001fc8000f8e0203 */ /*0310*/ IMAD R30, R24, R30, R3 ; /* 0x0000001e181e7224 */ /* 0x000fca00078e0203 */ /*0320*/ ISETP.NE.AND P0, PT, R30, RZ, PT ; /* 0x000000ff1e00720c */ /* 0x000fda0003f05270 */ /*0330*/ @P0 BRA 0x5a0 ; /* 0x0000026000000947 */ /* 0x000fea0003800000 */ /*0340*/ SHF.R.S32.HI R3, RZ, 0x1f, R24 ; /* 0x0000001fff037819 */ /* 0x000fe20000011418 */ /*0350*/ IMAD.MOV.U32 R27, RZ, RZ, c[0x0][0x4] ; /* 0x00000100ff1b7624 */ /* 0x000fe400078e00ff */ /*0360*/ IMAD R26, R26, c[0x0][0xc], RZ ; /* 0x000003001a1a7a24 */ /* 0x000fe200078e02ff */ /*0370*/ LEA.HI R3, R3, R24, RZ, 0x2 ; /* 0x0000001803037211 */ /* 0x000fe200078f10ff */ /*0380*/ IMAD R27, R27, c[0x0][0x10], RZ ; /* 0x000004001b1b7a24 */ /* 0x000fc600078e02ff */ /*0390*/ SHF.R.S32.HI R3, RZ, 0x2, R3 ; /* 0x00000002ff037819 */ /* 0x000fe40000011403 */ /*03a0*/ ISETP.GE.U32.AND P1, PT, R27, R25, PT ; /* 0x000000191b00720c */ /* 0x000fe40003f26070 */ /*03b0*/ ISETP.GE.U32.AND P0, PT, R26, R3, PT ; /* 0x000000031a00720c */ /* 0x000fda0003f06070 */ /*03c0*/ @P0 BRA P1, 0x5a0 ; /* 0x000001d000000947 */ /* 0x000fea0000800000 */ /*03d0*/ MOV R28, 0x0 ; /* 0x00000000001c7802 */ /* 0x000fe20000000f00 */ /*03e0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x20] ; /* 0x01000800ff047624 */ /* 0x000fe200078e00ff */ /*03f0*/ IADD3 R23, P0, R1, c[0x0][0x20], RZ ; /* 0x0000080001177a10 */ /* 0x000fe20007f1e0ff */ /*0400*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*0410*/ LDC.64 R2, c[0x4][R28] ; /* 0x010000001c027b82 */ /* 0x0000620000000a00 */ /*0420*/ MOV R5, c[0x4][0x24] ; /* 0x0100090000057a02 */ /* 0x000fe40000000f00 */ /*0430*/ IMAD.X R22, RZ, RZ, c[0x0][0x24], P0 ; /* 0x00000900ff167624 */ /* 0x000fca00000e06ff */ /*0440*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x000fc60000000000 */ /*0450*/ MOV R11, 0x4c0 ; /* 0x000004c0000b7802 */ /* 0x000fe40000000f00 */ /*0460*/ MOV R20, 0x440 ; /* 0x0000044000147802 */ /* 0x000fe40000000f00 */ /*0470*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fc40000000f00 */ /*0480*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0490*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*04a0*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*04b0*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x003fea0003c00000 */ /*04c0*/ STL.128 [R1], R24 ; /* 0x0000001801007387 */ /* 0x0001e20000100c00 */ /*04d0*/ LDC.64 R28, c[0x4][R28] ; /* 0x010000001c1c7b82 */ /* 0x000e620000000a00 */ /*04e0*/ IMAD.MOV.U32 R6, RZ, RZ, R23 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0017 */ /*04f0*/ MOV R7, R22 ; /* 0x0000001600077202 */ /* 0x000fe20000000f00 */ /*0500*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x28] ; /* 0x01000a00ff047624 */ /* 0x000fe400078e00ff */ /*0510*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0x2c] ; /* 0x01000b00ff057624 */ /* 0x000fc600078e00ff */ /*0520*/ LEPC R2 ; /* 0x000000000002734e */ /* 0x000fc80000000000 */ /*0530*/ MOV R9, 0x5a0 ; /* 0x000005a000097802 */ /* 0x000fe40000000f00 */ /*0540*/ MOV R20, 0x520 ; /* 0x0000052000147802 */ /* 0x000fe40000000f00 */ /*0550*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fc40000000f00 */ /*0560*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe40000000f00 */ /*0570*/ IADD3 R20, P0, P1, -R20, R9, R2 ; /* 0x0000000914147210 */ /* 0x000fc8000791e102 */ /*0580*/ IADD3.X R21, ~R0, R21, R3, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2503 */ /*0590*/ CALL.ABS.NOINC R28 ; /* 0x000000001c007343 */ /* 0x003fea0003c00000 */ /*05a0*/ BSYNC B6 ; /* 0x0000000000067941 */ /* 0x000fea0003800000 */ /*05b0*/ MOV R3, c[0x0][0x0] ; /* 0x0000000000037a02 */ /* 0x000fe20000000f00 */ /*05c0*/ IMAD R25, R24, R25, RZ ; /* 0x0000001918197224 */ /* 0x000fc800078e02ff */ /*05d0*/ IMAD R0, R3, 0x3, R30 ; /* 0x0000000303007824 */ /* 0x000fca00078e021e */ /*05e0*/ ISETP.GE.U32.AND P0, PT, R0, R25, PT ; /* 0x000000190000720c */ /* 0x000fda0003f06070 */ /*05f0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0600*/ LDG.E.64.CONSTANT R18, [R18.64+-0xc] ; /* 0xfffff42412127981 */ /* 0x000ea8000c1e9b00 */ /*0610*/ LDG.E.64.CONSTANT R16, [R16.64+-0xc] ; /* 0xfffff42410107981 */ /* 0x000ee2000c1e9b00 */ /*0620*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff027624 */ /* 0x000fe200078e00ff */ /*0630*/ MOV R3, c[0x0][0x164] ; /* 0x0000590000037a02 */ /* 0x000fcc0000000f00 */ /*0640*/ LDG.E.64.CONSTANT R2, [R2.64] ; /* 0x0000002402027981 */ /* 0x000f22000c1e9b00 */ /*0650*/ IMAD.WIDE R4, R30, 0x4, R18 ; /* 0x000000041e047825 */ /* 0x004fc800078e0212 */ /*0660*/ IMAD.WIDE R6, R30.reuse, 0x4, R16 ; /* 0x000000041e067825 */ /* 0x048fe400078e0210 */ /*0670*/ LD.E R5, [R4.64] ; /* 0x0000002404057980 */ /* 0x000ea8000c101900 */ /*0680*/ LD.E R6, [R6.64] ; /* 0x0000002406067980 */ /* 0x000ea2000c101900 */ /*0690*/ IADD3 R13, R30.reuse, c[0x0][0x0], RZ ; /* 0x000000001e0d7a10 */ /* 0x040fe20007ffe0ff */ /*06a0*/ IMAD.WIDE R30, R30, 0x4, R2 ; /* 0x000000041e1e7825 */ /* 0x010fc800078e0202 */ /*06b0*/ IMAD.WIDE.U32 R10, R13, 0x4, R16 ; /* 0x000000040d0a7825 */ /* 0x000fc800078e0010 */ /*06c0*/ IMAD.WIDE.U32 R8, R13, 0x4, R18 ; /* 0x000000040d087825 */ /* 0x000fe200078e0012 */ /*06d0*/ FADD R15, -R6, R5 ; /* 0x00000005060f7221 */ /* 0x004fca0000000100 */ /*06e0*/ ST.E [R30.64], R15 ; /* 0x0000000f1e007985 */ /* 0x0001e8000c101924 */ /*06f0*/ LD.E R10, [R10.64] ; /* 0x000000240a0a7980 */ /* 0x000ea8000c101900 */ /*0700*/ LD.E R9, [R8.64] ; /* 0x0000002408097980 */ /* 0x000ea2000c101900 */ /*0710*/ IADD3 R23, R13.reuse, c[0x0][0x0], RZ ; /* 0x000000000d177a10 */ /* 0x040fe20007ffe0ff */ /*0720*/ IMAD.WIDE.U32 R4, R13, 0x4, R2 ; /* 0x000000040d047825 */ /* 0x000fc800078e0002 */ /*0730*/ IMAD.WIDE.U32 R12, R23, 0x4, R16 ; /* 0x00000004170c7825 */ /* 0x000fc800078e0010 */ /*0740*/ IMAD.WIDE.U32 R6, R23, 0x4, R18 ; /* 0x0000000417067825 */ /* 0x000fe200078e0012 */ /*0750*/ FADD R21, -R10, R9 ; /* 0x000000090a157221 */ /* 0x004fca0000000100 */ /*0760*/ ST.E [R4.64], R21 ; /* 0x0000001504007985 */ /* 0x0003e8000c101924 */ /*0770*/ LD.E R12, [R12.64] ; /* 0x000000240c0c7980 */ /* 0x000ea8000c101900 */ /*0780*/ LD.E R7, [R6.64] ; /* 0x0000002406077980 */ /* 0x000ea2000c101900 */ /*0790*/ IMAD.WIDE.U32 R14, R23, 0x4, R2 ; /* 0x00000004170e7825 */ /* 0x001fc800078e0002 */ /*07a0*/ IMAD.WIDE.U32 R16, R0, 0x4, R16 ; /* 0x0000000400107825 */ /* 0x000fc800078e0010 */ /*07b0*/ IMAD.WIDE.U32 R18, R0, 0x4, R18 ; /* 0x0000000400127825 */ /* 0x000fe200078e0012 */ /*07c0*/ FADD R11, -R12, R7 ; /* 0x000000070c0b7221 */ /* 0x004fca0000000100 */ /*07d0*/ ST.E [R14.64], R11 ; /* 0x0000000b0e007985 */ /* 0x000fe8000c101924 */ /*07e0*/ LD.E R16, [R16.64] ; /* 0x0000002410107980 */ /* 0x000e68000c101900 */ /*07f0*/ LD.E R19, [R18.64] ; /* 0x0000002412137980 */ /* 0x000e62000c101900 */ /*0800*/ IMAD.WIDE.U32 R2, R0, 0x4, R2 ; /* 0x0000000400027825 */ /* 0x000fe200078e0002 */ /*0810*/ FADD R5, -R16, R19 ; /* 0x0000001310057221 */ /* 0x002fca0000000100 */ /*0820*/ ST.E [R2.64], R5 ; /* 0x0000000502007985 */ /* 0x000fe2000c101924 */ /*0830*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0840*/ BRA 0x840; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0850*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0860*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0870*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0880*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0890*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*08f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include<stdio.h> #include<stdio.h> #include<string.h> #include <stdlib.h> #include <stdarg.h> #include<time.h> #include <math.h> #define CHECK(call) \ { \ const hipError_t error = call; \ if (error != hipSuccess) \ { \ printf("Error: %s:%d, ", __FILE__, __LINE__); \ printf("code:%d, reason: %s\n", error, hipGetErrorString(error)); \ exit(1); \ } \ } #define ITERATION_COUNT 300 #define BATCH_SIZE 32 #define BLOCK_X 32 #define BLOCK_Y 32 float learning_rate = 1.0e-4; #define INPUT_NODE_COUNT 32754 #define HIDDEN_LAYER_NODE_COUNT 128 #define OUTPUT_NODE_COUNT 32 // All vectors/matrices are stored as this structure in the memory... struct Vector2D { // Whole vector/matrix data is stored in one dimensional array... // All numbers are floating point numbers.... //This pointer points where the vector/matrix data lyies.... float * data; // Row number of the vector/matrix... int height; // Column number of the vector/matrix... int width; int size; }; // We are defining a type from this structure definition... typedef struct Vector2D Vector2D; float * device_matrix_location; Vector2D * CreateVector2D(float * data, int height, int width, bool fill = true, bool store = false) { // A new structure is allocated in GPU memory for matrix/vector... Vector2D * temp ; CHECK(hipMalloc(&temp, sizeof(Vector2D))); float * temp2; CHECK(hipMalloc(&temp2, sizeof(float)*height*width)); if(fill == true) CHECK(hipMemcpy(temp2, data, sizeof(float)*height*width, hipMemcpyHostToDevice)); CHECK(hipMemcpy(&temp->data, &temp2, sizeof(float *), hipMemcpyHostToDevice)); CHECK(hipMemcpy(&temp->height, (void *)(&height), sizeof(int), hipMemcpyHostToDevice)); CHECK(hipMemcpy(&temp->width, (void *)(&width), sizeof(int), hipMemcpyHostToDevice)); //temp->height = height; //temp->width = width; if(store == true) device_matrix_location = temp2; hipDeviceSynchronize(); return temp; } __global__ void MatrixSubtract(Vector2D * __restrict__ result, Vector2D * __restrict__ vec1, Vector2D * __restrict__ vec2) { if((vec1->width != vec2->width) || (vec1->height != vec2->height)) { printf("\n\n**********Matrix Subtract diff dimension...."); return; } int tx = blockIdx.x*blockDim.x*4+ threadIdx.x; int ty = blockIdx.y*blockDim.y + threadIdx.y; int tid = ty*vec1->width+tx; if(tid ==0) { //printf("\nMatrixSubtractvec->width : %d vec->height : %d - x dim %d y dim %d\n", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if((blockDim.y*gridDim.y < vec1->height) || (blockDim.x*gridDim.x<vec1->width/4)) { printf("\nMatrixSubtract\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } if(tid +3*blockDim.x< vec1->width*vec1->height) { result->data[tid] = vec1->data[tid] - vec2->data[tid]; result->data[tid+blockDim.x] = vec1->data[tid+blockDim.x] - vec2->data[tid+blockDim.x]; result->data[tid+2*blockDim.x] = vec1->data[tid+2*blockDim.x] - vec2->data[tid+2*blockDim.x]; result->data[tid+3*blockDim.x] = vec1->data[tid+3*blockDim.x] - vec2->data[tid+3*blockDim.x]; } } #define TILE_WIDTH BLOCK_X #define TILE_HEIGHT BLOCK_Y __global__ void MatrixProductShared( Vector2D * __restrict__ result, Vector2D * __restrict__ m1, Vector2D * __restrict__ m2 )//float *A, float *B, float *C ) { { __shared__ float A_tile[TILE_HEIGHT][TILE_WIDTH]; __shared__ float B_tile[TILE_HEIGHT][TILE_WIDTH+1]; int numARows = m1->height, numAColumns= m1->width, numBRows = m2->height, numBColumns = m2->width, numCRows = result->height, numCColumns = m2->width; float * A = m1->data, * B = m2->data, * C = result->data; float sum = 0.0; // where am I? // tx for thread_x or tile_x int tx = threadIdx.x; int ty = threadIdx.y; // cx for top left corner of tile in C int cx = blockIdx.x * blockDim.x; int cy = blockIdx.y * blockDim.y; // Cx for cell coordinates in C int Cx = cx + tx; int Cy = cy + ty; int total_tiles = (numAColumns + TILE_WIDTH - 1) / TILE_WIDTH; for (int tile_idx = 0; tile_idx < total_tiles; tile_idx++) { // the corresponding tiles' top left corners are: // for A: row = blockIdx.y * blockDim.y, col = tile_idx * TILE_WIDTH // for B: row = tile_idx * TILE_WIDTH, col = blockIdx.x * blockDim.x // loading tiles int Ax = tile_idx * TILE_WIDTH + tx; int Ay = cy + ty; int Bx = cx + tx; int By = tile_idx * TILE_WIDTH + ty; if (Ax < numAColumns && Ay < numARows) { A_tile[ty][tx] = A[Ay * numAColumns + Ax]; } else { A_tile[ty][tx] = 0.0; } if (Bx < numBColumns && By < numBRows) { B_tile[ty][tx] = B[By * numBColumns + Bx]; } else { B_tile[ty][tx] = 0.0; } __syncthreads(); // multiplying tiles #pragma unroll 4 for (int i = 0; i < TILE_WIDTH; i++) { sum += A_tile[ty][i] * B_tile[i][tx]; } __syncthreads(); } // saving result (discarded if we're in the wrong thread) if (Cx < numCColumns && Cy < numCRows) { C[Cy * numCColumns + Cx] = sum; } } __global__ void TransposeVector2DShared(Vector2D * __restrict__ res, Vector2D * __restrict__ m1) { int thx = blockIdx.x*blockDim.x+ threadIdx.x; int thy = blockIdx.y*blockDim.y+threadIdx.y; int tid = thx + thy*m1->width; __shared__ float ordered_data[BLOCK_Y][BLOCK_X+1]; __shared__ float transposed_data[BLOCK_Y][BLOCK_X+1]; int j = threadIdx.x+blockDim.x*blockIdx.y; int k = threadIdx.y + blockDim.y*blockIdx.x; int target = j + res->width*k; if(tid < m1->width*m1->height) { //padded ordered_data[threadIdx.y][threadIdx.x] = m1->data[tid] ; } __syncthreads(); //transposed_data[thy+thx*m1->height] = ordered_data[tid] ; if(thx < m1->width && thy< m1->height) { transposed_data[threadIdx.x][threadIdx.y] = ordered_data[threadIdx.y][threadIdx.x]; } __syncthreads(); if(thx < m1->width && thy< m1->height) { res->data [target] = transposed_data[threadIdx.y][threadIdx.x] ; //printf("idy : %d - idx : %d - blockdim x : %d - blockDim y : %d - gridDim.x - %d - gridDim.y : %d\n", thy, thx, blockDim.x, blockDim.y, gridDim.x, gridDim.y); } if(tid ==0) { //printf("\nTransposeVector2Dvec->width : %d vec->height : %d - x dim %d y dim %d\n", m1->width, m1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if((blockDim.y*gridDim.y < m1->height) || (blockDim.x*gridDim.x<m1->width)) { printf("\nTransposeVector2D\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", m1->width, m1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } } __global__ void DisplayVector2D(Vector2D * vector) { printf("["); for(int h = 0; h < vector->height; h++) { printf("["); for( int w = 0; w < vector->width-1; w++) { printf("%f, ", vector->data[h*vector->width+w]); } printf("%f], \n", vector->data[h*vector->width+vector->width-1]); } printf("]\n"); printf("Row : %d - Width : %d \n\n", vector->height, vector->width); } __device__ float error_sum[BATCH_SIZE]; __global__ void Sum2D(Vector2D * __restrict__ vec) { int tid = threadIdx.y; int val = 0; int width = vec->width; #pragma unroll 4 for(int a = 0; a < width; a++) { val += vec->data[a+tid*width]; } error_sum[tid] = val; } __device__ int arg_max_result[BATCH_SIZE]; __global__ void ArgMax2D(Vector2D * __restrict__ vec1) { int tid = blockIdx.y*blockDim.y + threadIdx.y; if(tid ==0) { //printf("\nArgMax2Dvec->width : %d vec->height : %d - x dim %d y dim %d\n", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if(blockDim.y*gridDim.y < vec1->height) { printf("\nArgMax2D\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } if(tid < vec1->height) { float max = -100000; int max_index = 0; #pragma unroll 4 for(int a = 0; a < vec1->width;a++) { if(vec1->data[tid*vec1->width+a]>max) { max = vec1->data[tid*vec1->width+a]; max_index = a; } } arg_max_result[tid] = max_index; } } __global__ void Softmax(Vector2D * __restrict__ result, Vector2D * __restrict__ vec1) { int tid = blockIdx.y*blockDim.y + threadIdx.y; if(tid ==0) { //printf("\nSoftmaxvec->width : %d vec->height : %d - x dim %d y dim %d\n", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if(blockDim.y*gridDim.y < vec1->height) { printf("\nSoftmax\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } if(tid < vec1->height) { float toplam = 0; #pragma unroll 4 for(int a = 0; a < vec1->width;a++) { toplam += vec1->data[a+tid*vec1->width]; } for(int a = 0; a < vec1->width;a++) { result->data[a+tid*vec1->width] = vec1->data[a+tid*vec1->width]/toplam; } } } __global__ void PointerSet(Vector2D * f1, Vector2D * f2, int shift, int batch_size) { f1->width = f2->width; f1->height = batch_size; f1->data = f2->data + f2->width*shift; } float generate_uniform(float a, float b) { return rand() / (RAND_MAX + 1.0) * (b - a) + a; } Vector2D * CreateWeightMatrix(int input_count, int output_count) { float init_range = 0; Vector2D * temp = (Vector2D *)malloc(sizeof(Vector2D)); Vector2D * device_temp; CHECK(hipMalloc(&device_temp, sizeof(Vector2D))); temp->height = input_count; //For bias... temp->width = output_count; temp->data = (float * )malloc(sizeof(float)*(input_count)*output_count); init_range = sqrt(2.0 / input_count); for(int a=0; a<(input_count)*output_count; a++) { temp->data[a] = generate_uniform(-init_range, init_range); } float * temp2; CHECK(hipMalloc(&temp2, sizeof(float)*temp->height*temp->width)); CHECK(hipMemcpy(temp2, temp->data, sizeof(float)*temp->height*temp->width, hipMemcpyHostToDevice)); CHECK(hipMemcpy(&device_temp->data, &temp2, sizeof(float *), hipMemcpyHostToDevice)); CHECK(hipMemcpy(&device_temp->height, &(temp->height), sizeof(int), hipMemcpyHostToDevice)); CHECK(hipMemcpy(&device_temp->width, &(temp->width), sizeof(int), hipMemcpyHostToDevice)); return device_temp; } Vector2D * CreateVector2DCPU(float * data, int height, int width) { // A new structure is allocated in memory for matrix/vector... Vector2D * temp = (Vector2D *)malloc(sizeof(struct Vector2D)); temp->data = data; temp->height = height; temp->width = width; return temp; }; Vector2D * CreateOneHot(Vector2D * indexes, int vector_length) { Vector2D * one_hot_vector = (Vector2D*)malloc(sizeof(Vector2D)); one_hot_vector->height = indexes->height; one_hot_vector->width = vector_length; one_hot_vector->size = one_hot_vector->height; one_hot_vector->data = (float *)malloc(sizeof(float)*indexes->height*vector_length); memset(one_hot_vector->data, 0, sizeof(float)*indexes->height*vector_length); for(int i=0; i<one_hot_vector->height;i++) { one_hot_vector->data[i*vector_length+(int)indexes->data[i*indexes->width]] = 1.0; } return one_hot_vector; } void DisplayVector2DCPU(Vector2D * vector) { printf("["); for(int h = 0; h < vector->height; h++) { printf("["); for( int w = 0; w < vector->width-1; w++) { printf("%f, ", vector->data[h*vector->width+w]); } printf("%f], \n", vector->data[h*vector->width+vector->width-1]); } printf("\b\b\b]"); } __global__ void AddandSigmoid(Vector2D * __restrict__ result, Vector2D * __restrict__ vec1, Vector2D * __restrict__ vec2) { if((vec1->width != vec2->width) || (vec1->height != vec2->height)) { printf("\n\n**********Matrix add diff dimension...."); return; } int tx = blockIdx.x*blockDim.x*4+ threadIdx.x; int ty = blockIdx.y*blockDim.y + threadIdx.y; int tid = ty*vec1->width+tx; if(tid ==0) {//printf("\nMatrixAddvec->width : %d vec->height : %d - x dim %d y dim %d\n", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if((blockDim.y*gridDim.y < vec1->height) || (blockDim.x*gridDim.x<vec1->width/4)) { printf("\AddandSigmoid\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } if(tid + blockDim.x*3 < vec1->width*vec1->height) { result->data[tid] = 1.0/(1+exp(-(vec1->data[tid] + vec2->data[tid]))); result->data[tid+blockDim.x] = 1.0/(1+exp(-(vec1->data[tid+blockDim.x] + vec2->data[tid+blockDim.x]))); result->data[tid+2*blockDim.x] = 1.0/(1+exp(-(vec1->data[tid+2*blockDim.x] + vec2->data[tid+2*blockDim.x]))); result->data[tid+3*blockDim.x] = 1.0/(1+exp(-(vec1->data[tid+3*blockDim.x] + vec2->data[tid+3*blockDim.x]))); } } __global__ void AddandExponential(Vector2D * __restrict__ result, Vector2D * __restrict__ vec1, Vector2D * __restrict__ vec2) { if((vec1->width != vec2->width) || (vec1->height != vec2->height)) { printf("\n\n**********Matrix add diff dimension...."); return; } int tx = blockIdx.x*blockDim.x+ threadIdx.x; int ty = blockIdx.y*blockDim.y + threadIdx.y; int tid = ty*vec1->width+tx; if(tid ==0) {//printf("\nMatrixAddvec->width : %d vec->height : %d - x dim %d y dim %d\n", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if((blockDim.y*gridDim.y < vec1->height) || (blockDim.x*gridDim.x<vec1->width)) { printf("\AddandExponential\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } if(tid < vec1->width*vec1->height) { result->data[tid] = exp(vec1->data[tid] + vec2->data[tid]); } } //Combination of matrixpairwise-Scalarminus-matrixpairwise in backpropagte.... __global__ void LayerErrorCalculate(Vector2D * __restrict__ result, Vector2D * __restrict__ vec1, Vector2D * __restrict__ vec2) { if((vec1->width != vec2->width) || (vec1->height != vec2->height)) { printf("\n\n**********MatrixPairwiseProduct dimension...."); return; } int tx = blockIdx.x*blockDim.x*4+ threadIdx.x; int ty = blockIdx.y*blockDim.y + threadIdx.y; int tid = ty*vec1->width+tx; if(tid ==0) { //printf("\nMatrixPairwiseProductvec->width : %d vec->height : %d - x dim %d y dim %d\n", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if((blockDim.y*gridDim.y < vec1->height) || (blockDim.x*gridDim.x<vec1->width/4)) { printf("\nMatrixPairwiseProduct\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", vec1->width, vec2->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } if(tid + 3*blockDim.x< vec1->width*vec1->height) { result->data[tid] = vec1->data[tid] * vec2->data[tid]*(1-vec2->data[tid]) ; result->data[tid+blockDim.x] = vec1->data[tid+blockDim.x] * vec2->data[tid+blockDim.x]*(1-vec2->data[tid+blockDim.x]) ; result->data[tid+2*blockDim.x] = vec1->data[tid+2*blockDim.x] * vec2->data[tid+2*blockDim.x]*(1-vec2->data[tid+2*blockDim.x]) ; result->data[tid+3*blockDim.x] = vec1->data[tid+3*blockDim.x] * vec2->data[tid+3*blockDim.x]*(1-vec2->data[tid+3*blockDim.x]) ; } } __global__ void ApplyWeightChange(Vector2D * __restrict__ result, float learning_rate, Vector2D * __restrict__ source) { if((result->width != source->width) || (result->height != source->height)) { printf("\n\n**********ScalarMatrixProduct dimensionç...."); return; } int tx = blockIdx.x*blockDim.x*4+ threadIdx.x; int ty = blockIdx.y*blockDim.y + threadIdx.y; int tid = ty*source->width+tx; if(tid ==0) { //printf("\nScalarMatrixProductvec->width : %d vec->height : %d - x dim %d y dim %d\n", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if((blockDim.y*gridDim.y < source->height) || (blockDim.x*gridDim.x<source->width/4)) { printf("\nScalarMatrixProduct\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", source->width, source->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } if(tid +3*blockDim.x< source->width*source->height) { result->data[tid] += learning_rate*source->data[tid]; result->data[tid+blockDim.x] += learning_rate*source->data[tid+blockDim.x]; result->data[tid+2*blockDim.x] += learning_rate*source->data[tid+2*blockDim.x]; result->data[tid+3*blockDim.x] += learning_rate*source->data[tid+3*blockDim.x]; } } __global__ void Vector2DInfo(Vector2D * vec) { printf("\n\nWidth : %d - height : %d\n\n", vec->width, vec->height); } __global__ void calculateCrossEntropyLoss(Vector2D * __restrict__ result, Vector2D * __restrict__ vec1, Vector2D * __restrict__ vec2) { if((vec1->width != vec2->width) || (vec1->height != vec2->height)) { printf("\n\n**********MatrixPairwiseProduct dimension...."); return; } int tx = blockIdx.x*blockDim.x*4+ threadIdx.x; int ty = blockIdx.y*blockDim.y + threadIdx.y; int tid = ty*vec1->width+tx; if(tid ==0) { //printf("\nMatrixPairwiseProductvec->width : %d vec->height : %d - x dim %d y dim %d\n", vec1->width, vec1->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); if((blockDim.y*gridDim.y < vec1->height) || (blockDim.x*gridDim.x<vec1->width/4)) { printf("\nMatrixPairwiseProduct\n"); printf("vec->width : %d vec->height : %d - x dim %d y dim %d", vec1->width, vec2->height, blockDim.x*gridDim.x, blockDim.y*gridDim.y); } } if(tid +3*blockDim.x< vec1->width*vec1->height) { result->data[tid] = vec1->data[tid] * log(vec2->data[tid]); result->data[tid+blockDim.x] = vec1->data[tid+blockDim.x] * log(vec2->data[tid+blockDim.x]); result->data[tid+2*blockDim.x] = vec1->data[tid+2*blockDim.x] * log(vec2->data[tid+2*blockDim.x]); result->data[tid+3*blockDim.x] = vec1->data[tid+3*blockDim.x] * log(vec2->data[tid+3*blockDim.x]); } } #define EMPTY printf("\n\n"); Vector2D * w1, * w2, * b1, * b2; Vector2D * output_1, * output_2; Vector2D * bias_result_1, * bias_result_2; Vector2D * ones, * ones_transpose; void FeedForward(Vector2D * device_input, int batch_size) { //input * w1 dim3 block(BLOCK_X, BLOCK_Y); dim3 grid((HIDDEN_LAYER_NODE_COUNT+block.x-1)/block.x, (batch_size+block.y-1)/block.y); MatrixProductShared<<<grid, block>>>(output_1, device_input, w1); hipDeviceSynchronize(); //transpose ones * b1 MatrixProductShared<<<grid, block>>>(bias_result_1, ones_transpose, b1); hipDeviceSynchronize(); int temp = grid.x ; grid.x /=4; if(grid.x == 0)grid.x = 1; AddandSigmoid<<<grid, block>>>(output_1, output_1, bias_result_1); hipDeviceSynchronize(); grid.x =temp; /* //bias1 + input*w1 MatrixAdd<<<grid, block>>>(output_1, output_1, bias_result_1); cudaDeviceSynchronize(); // output of hidden layer... Sigmoid<<<grid, block>>>(output_1, output_1); cudaDeviceSynchronize(); */ //output of hidden layer * w2 grid.x = (OUTPUT_NODE_COUNT+block.x-1)/block.x; grid.y = (batch_size+block.y-1)/block.y; MatrixProductShared<<<grid, block>>>(output_2, output_1, w2); hipDeviceSynchronize(); //transpose ones * b2 MatrixProductShared<<<grid, block>>>(bias_result_2, ones_transpose, b2); hipDeviceSynchronize(); AddandExponential<<<grid, block>>>(output_2, output_2, bias_result_2); hipDeviceSynchronize(); /* //bias2 + output of hidden layer * w2 - final output.... MatrixAdd<<<grid, block>>>(output_2, output_2, bias_result_2); cudaDeviceSynchronize(); Exponential<<<grid, block>>>(output_2, output_2); cudaDeviceSynchronize(); */ grid.x = 1; block.x = 1; Softmax<<<grid, block>>>(output_2, output_2); hipDeviceSynchronize(); } Vector2D * layer_2_error, * layer_1_error; Vector2D * w1_update, * w2_update, * b1_update, * b2_update; Vector2D * output_1_transpose, * input_transpose; Vector2D * label_data; Vector2D * device_whole_label; Vector2D * device_whole_data; Vector2D * device_input; Vector2D * w2_transpose; Vector2D * scalar_minus; Vector2D * batch_data; Vector2D * batch_label; void BackPropagate(Vector2D * data, Vector2D * label, int batch_size) { FeedForward(data, batch_size); int temp; //Output error calculation dim3 block(BLOCK_X, BLOCK_Y); dim3 grid((OUTPUT_NODE_COUNT+block.x-1)/block.x, (batch_size+block.y-1)/block.y); temp = grid.x ; grid.x /= 4; if(grid.x ==0 )grid.x = 1; MatrixSubtract<<<grid, block>>>(layer_2_error, label, output_2); grid.x = temp; //output1 transpose dim3 grid2((HIDDEN_LAYER_NODE_COUNT+block.x-1)/block.x, (batch_size+block.y-1)/block.y); TransposeVector2DShared<<<grid2, block>>>(output_1_transpose, output_1); hipDeviceSynchronize(); //W2 update... dim3 grid3((OUTPUT_NODE_COUNT+block.x-1)/block.x, (HIDDEN_LAYER_NODE_COUNT+block.y-1)/block.y); MatrixProductShared<<<grid3, block>>>(w2_update, output_1_transpose, layer_2_error); //b2 update dim3 grid4((OUTPUT_NODE_COUNT+block.x-1)/block.x, (1+block.y-1)/block.y); MatrixProductShared<<<grid4, block>>>(b2_update, ones, layer_2_error); //W2 transpose dim3 grid5((OUTPUT_NODE_COUNT+block.x-1)/block.x, (HIDDEN_LAYER_NODE_COUNT+block.y-1)/block.y); TransposeVector2DShared<<<grid5, block>>>(w2_transpose, w2); hipDeviceSynchronize(); //Layer 1 error dim3 grid6((HIDDEN_LAYER_NODE_COUNT+block.x-1)/block.x, (batch_size+block.y-1)/block.y); MatrixProductShared<<<grid6, block>>>(layer_1_error, layer_2_error, w2_transpose); hipDeviceSynchronize(); temp = grid.x; grid.x /=4; if(grid.x == 0)grid.x = 1; LayerErrorCalculate<<<grid6, block>>>(layer_1_error, layer_1_error, output_1); grid.x =temp; /* MatrixPairwiseProduct<<<grid6, block>>>(layer_1_error, layer_1_error, output_1); cudaDeviceSynchronize(); ScalarMinusVector2D<<<grid6, block>>>(scalar_minus, 1.0, output_1); cudaDeviceSynchronize(); MatrixPairwiseProduct<<<grid6, block>>>(layer_1_error, layer_1_error, scalar_minus); cudaDeviceSynchronize(); */ //Input transpose dim3 grid7((INPUT_NODE_COUNT+block.x-1)/block.x, (batch_size+block.y-1)/block.y); TransposeVector2DShared<<<grid7, block>>>(input_transpose, data); hipDeviceSynchronize(); //w1 update.... dim3 grid8((HIDDEN_LAYER_NODE_COUNT+block.x-1)/block.x, (INPUT_NODE_COUNT+block.y-1)/block.y); MatrixProductShared<<<grid8, block>>>(w1_update, input_transpose, layer_1_error); //b1 update dim3 grid9((HIDDEN_LAYER_NODE_COUNT+block.x-1)/block.x, (1+block.y-1)/block.y); MatrixProductShared<<<grid9, block>>>(b1_update, ones, layer_1_error); hipDeviceSynchronize(); //Burası //w2_update * learning rate dim3 grid10((OUTPUT_NODE_COUNT+block.x-1)/block.x, (HIDDEN_LAYER_NODE_COUNT+block.y-1)/block.y); temp = grid10.x ; grid10.x /= 4; if(grid10.x ==0)grid10.x = 1; ApplyWeightChange<<<grid10, block>>>(w2, learning_rate, w2_update); grid10.x = temp; /*ScalarMatrixProduct<<<grid10, block>>>(w2_update, learning_rate, w2_update); cudaDeviceSynchronize(); //Apply w2 update MatrixAdd<<<grid10, block>>>(w2, w2, w2_update); cudaDeviceSynchronize(); */ //b2_update * learning_rate dim3 grid11((OUTPUT_NODE_COUNT+block.x-1)/block.x, (1+block.y-1)/block.y); temp = grid11.x ; grid11.x /= 4; if(grid11.x == 0) grid11.x = 1; ApplyWeightChange<<<grid11, block>>>(b2, learning_rate, b2_update); grid11.x = temp; /*ScalarMatrixProduct<<<grid11, block>>>(b2_update, learning_rate, b2_update); cudaDeviceSynchronize(); //Apply b2 update MatrixAdd<<<grid11, block>>>(b2, b2, b2_update); cudaDeviceSynchronize(); */ //w1_update * leraning_rate dim3 grid12((HIDDEN_LAYER_NODE_COUNT+block.x-1)/block.x, (INPUT_NODE_COUNT+block.y-1)/block.y); temp = grid12.x; grid12.x /= 4; if(grid12.x == 0)grid12.x = 1; ApplyWeightChange<<<grid12, block>>>(w1, learning_rate, w1_update); /* ScalarMatrixProduct<<<grid12, block>>>(w1_update, learning_rate, w1_update); cudaDeviceSynchronize(); //Apply w1 update MatrixAdd<<<grid12, block>>>(w1, w1, w1_update); cudaDeviceSynchronize(); */ dim3 grid13((HIDDEN_LAYER_NODE_COUNT+block.x-1)/block.x, (1+block.y-1)/block.y); temp = grid13.x; grid13.x /= 4; if(grid13.x == 0)grid13.x = 1; ApplyWeightChange<<<grid13, block>>>(b1, learning_rate, b1_update); /* ScalarMatrixProduct<<<grid13, block>>>(b1_update, learning_rate, b1_update); cudaDeviceSynchronize(); //Apply b1 update MatrixAdd<<<grid13, block>>>(b1, b1, b1_update); cudaDeviceSynchronize(); */ hipDeviceSynchronize(); } Vector2D * load_text_data() { FILE * dosya = fopen("text_data.dat", "rb"); int width, height; fread(&width, sizeof(int), 1, dosya); fread(&height, sizeof(int), 1, dosya); float * loaded_data = (float *)malloc(width*height*sizeof(float)); for(int a =0; a< width*height; a++) fread(&loaded_data[a], sizeof(float), 1, dosya); fclose(dosya); printf("Width : %d - Height : %d\n", width, height); Vector2D * vec = CreateVector2DCPU(loaded_data, height, width); return vec; } Vector2D * load_label_data() { FILE * dosya = fopen("label_data.dat", "rb"); int width, height; fread(&width, sizeof(int), 1, dosya); fread(&height, sizeof(int), 1, dosya); float * loaded_data = (float *)malloc(width*height*sizeof(float)); int value; for(int a =0; a< width*height; a++) { fread(&value, sizeof(int), 1, dosya); loaded_data[a] = value; } fclose(dosya); printf("Width : %d - Height : %d\n", width, height); Vector2D * vec = CreateVector2DCPU(loaded_data, height, width); return vec; } Vector2D * load_test_text_data() { FILE * dosya = fopen("test_text_data.dat", "rb"); int width, height; fread(&width, sizeof(int), 1, dosya); fread(&height, sizeof(int), 1, dosya); float * loaded_data = (float*)malloc(width*height*sizeof(float)); for(int a =0; a< width*height; a++) fread(&loaded_data[a], sizeof(float), 1, dosya); fclose(dosya); printf("Width : %d - Height : %d\n", width, height); Vector2D * vec = CreateVector2DCPU(loaded_data, height, width); return vec; } Vector2D * load_test_label_data() { FILE * dosya = fopen("test_label_data.dat", "rb"); int width, height; fread(&width, sizeof(int), 1, dosya); fread(&height, sizeof(int), 1, dosya); float * loaded_data = (float *)malloc(width*height*sizeof(float)); int value; for(int a =0; a< width*height; a++) { fread(&value, sizeof(int), 1, dosya); loaded_data[a] = value; } fclose(dosya); printf("Width : %d - Height : %d\n", width, height); Vector2D * vec = CreateVector2DCPU(loaded_data, height, width); return vec; } Vector2D * device_whole_test_data, * device_whole_test_label_data; int new_iteration_count ; int main() { /* float * del = (float *)malloc(sizeof(float)*64*32); for(int a=0; a < 64*32 ; a++)del[a] = a+1; Vector2D * s = CreateVector2D(del, 32, 64, true); Vector2D * transposed = CreateVector2D(NULL, 64, 32, false); dim3 bl(32, 32); dim3 gri((64+bl.x-1)/bl.x, (32+bl.y-1)/bl.y); TransposeVector2DShared<<<gri, bl>>>(transposed, s); cudaDeviceSynchronize(); printf("\nOriginal matrix : \n"); DisplayVector2D<<<1, 1>>>(s); cudaDeviceSynchronize(); printf("\nTransposed matrix \n"); DisplayVector2D<<<1, 1>>>(transposed); cudaDeviceSynchronize(); exit(0); */ int count = 0; hipGetDeviceCount(&count); clock_t train_start, train_end; clock_t execution_start, execution_end; clock_t program_start, program_end ; program_start = clock(); execution_start = clock(); srand(time(0)); int blockx = 32, blocky = 32; dim3 block(blockx, blocky); int batch_size = BATCH_SIZE; float * ones_ = (float *)malloc(sizeof(float)*batch_size); for(int a = 0; a< batch_size;a++)ones_[a] = 1.0; ones = CreateVector2D(ones_, 1, batch_size, true); ones_transpose = CreateVector2D(ones_, batch_size, 1, true); //first hidden layer 160 input 784 w1 = CreateWeightMatrix(INPUT_NODE_COUNT, HIDDEN_LAYER_NODE_COUNT); b1 = CreateWeightMatrix(1, HIDDEN_LAYER_NODE_COUNT); bias_result_1 = CreateVector2D(NULL, batch_size, HIDDEN_LAYER_NODE_COUNT, false); output_1 = CreateVector2D(NULL, batch_size, HIDDEN_LAYER_NODE_COUNT, false); output_1_transpose = CreateVector2D(NULL, HIDDEN_LAYER_NODE_COUNT, batch_size, false); w1_update = CreateVector2D(NULL, INPUT_NODE_COUNT, HIDDEN_LAYER_NODE_COUNT, false); b1_update = CreateVector2D(NULL, 1, HIDDEN_LAYER_NODE_COUNT, false); //output 10 nodes.... w2 = CreateWeightMatrix(HIDDEN_LAYER_NODE_COUNT, OUTPUT_NODE_COUNT); w2_transpose = CreateVector2D(NULL, OUTPUT_NODE_COUNT, HIDDEN_LAYER_NODE_COUNT, false); b2 = CreateWeightMatrix(1, OUTPUT_NODE_COUNT); bias_result_2 = CreateVector2D(NULL, batch_size, OUTPUT_NODE_COUNT, false); output_2 = CreateVector2D(NULL, batch_size, OUTPUT_NODE_COUNT, false); w2_update = CreateVector2D(NULL, HIDDEN_LAYER_NODE_COUNT, OUTPUT_NODE_COUNT, false); b2_update = CreateVector2D(NULL, 1, OUTPUT_NODE_COUNT, false); layer_2_error = CreateVector2D(NULL, batch_size, OUTPUT_NODE_COUNT, false); layer_1_error = CreateVector2D(NULL , batch_size, HIDDEN_LAYER_NODE_COUNT, false); scalar_minus = CreateVector2D(NULL, batch_size, HIDDEN_LAYER_NODE_COUNT, false); input_transpose = CreateVector2D(NULL, INPUT_NODE_COUNT, batch_size, false); Vector2D * data_set = load_text_data(); Vector2D * labels_ = load_label_data(); printf("\nData loaded...\n"); Vector2D * one_hot_labels = CreateOneHot(labels_, OUTPUT_NODE_COUNT); Vector2D * test_data = load_test_text_data(); Vector2D * lab = load_test_label_data(); Vector2D *one_hot_test = CreateOneHot(lab, OUTPUT_NODE_COUNT); train_start = clock(); device_whole_data = CreateVector2D(data_set->data, data_set->height, 32754); device_whole_label = CreateVector2D(one_hot_labels->data, data_set->height, OUTPUT_NODE_COUNT); batch_data = CreateVector2D(NULL, batch_size, INPUT_NODE_COUNT, false); batch_label = CreateVector2D(NULL, batch_size, OUTPUT_NODE_COUNT, false); device_whole_test_data = CreateVector2D(test_data->data, test_data->height, 32754); device_whole_test_label_data = CreateVector2D(one_hot_test->data, one_hot_test->height, OUTPUT_NODE_COUNT); float error_val[BATCH_SIZE]; float batch_error; double toplam = 0; double previous_error = 100000000000; new_iteration_count = ITERATION_COUNT; repeat_iteration: for(int iteration = 0 ; iteration < new_iteration_count;iteration++) { toplam = 0; int temp; for(int batch_index = 1; batch_index < 51;batch_index++)//data_set->height/batch_size; batch_index++)//10;batch_index++ );//data_set->height/batch_size; batch_index++) { PointerSet<<<1 ,1>>>(batch_data, device_whole_data, (batch_index -1)*batch_size, batch_size); hipDeviceSynchronize(); PointerSet<<<1 ,1>>>(batch_label, device_whole_label, (batch_index-1)*batch_size, batch_size); hipDeviceSynchronize(); BackPropagate(batch_data, batch_label, batch_size); dim3 gridd((OUTPUT_NODE_COUNT+block.x-1)/block.x, (batch_size+block.y-1)/block.y); temp = gridd.x ; gridd.x /= 4; if(gridd.x == 0)gridd.x = 1; calculateCrossEntropyLoss<<<gridd, block>>>(layer_2_error, batch_label, output_2); gridd.x = temp; hipDeviceSynchronize(); dim3 k(1, BATCH_SIZE); Sum2D<<<1, k>>>(layer_2_error); hipDeviceSynchronize(); hipMemcpyFromSymbol( &error_val, HIP_SYMBOL(error_sum), sizeof(float)*BATCH_SIZE); //printf("\n\nIteration %d - Error : %f\n", iteration, error_val); hipDeviceSynchronize(); for(int a=0;a<BATCH_SIZE;a++) toplam += -error_val[a]; } printf("\nITeration %d error %f \n", iteration, toplam); /* if(toplam < previous_error) learning_rate += 2.0e-10; else learning_rate -= 2.0e-10; previous_error = toplam; */ if(previous_error > 1000000) previous_error = toplam; learning_rate = learning_rate + 0.00000001*(previous_error - toplam); previous_error = toplam; train_end = clock(); printf("\nIteration %d - Whole data train time : %f\n\n", iteration, (double)(train_end - train_start) / CLOCKS_PER_SEC); } printf("\nNew iteration count : \n"); scanf("%d", &new_iteration_count); if(new_iteration_count == 0); else goto repeat_iteration; if(abs(previous_error - toplam) < 0.00001) { learning_rate -= learning_rate/10.0*2; } printf("\nTraining has finished...\n"); execution_end = clock(); printf("\nWhole data train time : %f\n\n", (double)(execution_end - execution_start) / CLOCKS_PER_SEC); Vector2D * batch_test_data, * batch_label_data; batch_test_data = CreateVector2D(NULL, batch_size, test_data->width, false); batch_label_data = CreateVector2D(NULL, batch_size, one_hot_test->width, false); int predicted_labels[BATCH_SIZE]; int correct_number = 0, false_number = 0; for(int batch_index = 0; batch_index < one_hot_test->height/batch_size; batch_index++)//10;batch_index++)//one_hot_test->height/batch_size; batch_index++) { PointerSet<<<1 ,1>>>(batch_test_data, device_whole_test_data, (batch_index)*batch_size, batch_size); hipDeviceSynchronize(); PointerSet<<<1 ,1>>>(batch_label_data, device_whole_test_label_data, (batch_index)*batch_size, batch_size); hipDeviceSynchronize(); //printf("\nFeed forward...\n"); FeedForward(batch_test_data, batch_size); //printf("\nArgmax2d\n"); dim3 block(1 , BATCH_SIZE); ArgMax2D<<<1, block>>>(output_2); hipDeviceSynchronize(); hipMemcpyFromSymbol( &predicted_labels, HIP_SYMBOL(arg_max_result), sizeof(int)*BATCH_SIZE); hipDeviceSynchronize(); for(int i = 0; i < BATCH_SIZE;i++) { if( abs(predicted_labels[i] - lab->data[i + BATCH_SIZE*batch_index*lab->width]) < 0.1) { correct_number ++; } else false_number ++; } /*printf("\nCorrect output : \n"); DisplayVector2D<<<1, 1>>>(batch_label_data); cudaDeviceSynchronize(); */ } printf("\n\nAccuracy : %f", (float(correct_number)/(correct_number+false_number)*100.0)); printf("\nTamam\n"); hipDeviceReset(); program_end = clock(); printf("\Program execution time : %f\n\n", (double)(program_end- program_start) / CLOCKS_PER_SEC); }
.text .file "OptimizedOneHiddenClassification32Batch.hip" .globl _Z14CreateVector2DPfiibb # -- Begin function _Z14CreateVector2DPfiibb .type _Z14CreateVector2DPfiibb,@function _Z14CreateVector2DPfiibb: # @_Z14CreateVector2DPfiibb .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $24, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %r8d, %ebx movl %ecx, %ebp movl %edx, %r12d movl %esi, %r13d movq %rdi, %r14 movl %esi, 20(%rsp) movl %edx, 16(%rsp) movq %rsp, %rdi movl $24, %esi callq hipMalloc testl %eax, %eax jne .LBB0_1 # %bb.2: movslq %r13d, %rax movslq %r12d, %r15 imulq %rax, %r15 shlq $2, %r15 leaq 8(%rsp), %rdi movq %r15, %rsi callq hipMalloc testl %eax, %eax jne .LBB0_3 # %bb.4: testb %bpl, %bpl je .LBB0_9 # %bb.5: movq 8(%rsp), %rdi movq %r14, %rsi movq %r15, %rdx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB0_6 .LBB0_9: movq (%rsp), %rdi leaq 8(%rsp), %rsi movl $8, %edx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB0_10 # %bb.11: movq (%rsp), %rdi addq $8, %rdi leaq 20(%rsp), %rsi movl $4, %edx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB0_12 # %bb.13: movq (%rsp), %rdi addq $12, %rdi leaq 16(%rsp), %rsi movl $4, %edx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB0_14 # %bb.15: testb %bl, %bl je .LBB0_17 # %bb.16: movq 8(%rsp), %rax movq %rax, device_matrix_location(%rip) .LBB0_17: callq hipDeviceSynchronize movq (%rsp), %rax addq $24, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB0_1: .cfi_def_cfa_offset 80 movl %eax, %r15d movl $.L.str, %edi movl $.L.str.1, %esi movl $61, %edx xorl %eax, %eax callq printf movl %r15d, %edi callq hipGetErrorString movl $.L.str.2, %edi movl %r15d, %esi jmp .LBB0_8 .LBB0_3: movl %eax, %r12d movl $.L.str, %edi movl $.L.str.1, %esi movl $63, %edx xorl %eax, %eax callq printf movl %r12d, %edi callq hipGetErrorString movl $.L.str.2, %edi movl %r12d, %esi jmp .LBB0_8 .LBB0_10: movl %eax, %ebp movl $.L.str, %edi movl $.L.str.1, %esi movl $67, %edx jmp .LBB0_7 .LBB0_12: movl %eax, %ebp movl $.L.str, %edi movl $.L.str.1, %esi movl $68, %edx jmp .LBB0_7 .LBB0_14: movl %eax, %ebp movl $.L.str, %edi movl $.L.str.1, %esi movl $69, %edx jmp .LBB0_7 .LBB0_6: movl %eax, %ebp movl $.L.str, %edi movl $.L.str.1, %esi movl $65, %edx .LBB0_7: xorl %eax, %eax callq printf movl %ebp, %edi callq hipGetErrorString movl $.L.str.2, %edi movl %ebp, %esi .LBB0_8: movq %rax, %rdx xorl %eax, %eax callq printf movl $1, %edi callq exit .Lfunc_end0: .size _Z14CreateVector2DPfiibb, .Lfunc_end0-_Z14CreateVector2DPfiibb .cfi_endproc # -- End function .globl _Z29__device_stub__MatrixSubtractP8Vector2DS0_S0_ # -- Begin function _Z29__device_stub__MatrixSubtractP8Vector2DS0_S0_ .type _Z29__device_stub__MatrixSubtractP8Vector2DS0_S0_,@function _Z29__device_stub__MatrixSubtractP8Vector2DS0_S0_: # @_Z29__device_stub__MatrixSubtractP8Vector2DS0_S0_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z14MatrixSubtractP8Vector2DS0_S0_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z29__device_stub__MatrixSubtractP8Vector2DS0_S0_, .Lfunc_end1-_Z29__device_stub__MatrixSubtractP8Vector2DS0_S0_ .cfi_endproc # -- End function .globl _Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_ # -- Begin function _Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_ .type _Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_,@function _Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_: # @_Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z19MatrixProductSharedP8Vector2DS0_S0_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size _Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_, .Lfunc_end2-_Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_ .cfi_endproc # -- End function .globl _Z38__device_stub__TransposeVector2DSharedP8Vector2DS0_ # -- Begin function _Z38__device_stub__TransposeVector2DSharedP8Vector2DS0_ .type _Z38__device_stub__TransposeVector2DSharedP8Vector2DS0_,@function _Z38__device_stub__TransposeVector2DSharedP8Vector2DS0_: # @_Z38__device_stub__TransposeVector2DSharedP8Vector2DS0_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z23TransposeVector2DSharedP8Vector2DS0_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end3: .size _Z38__device_stub__TransposeVector2DSharedP8Vector2DS0_, .Lfunc_end3-_Z38__device_stub__TransposeVector2DSharedP8Vector2DS0_ .cfi_endproc # -- End function .globl _Z30__device_stub__DisplayVector2DP8Vector2D # -- Begin function _Z30__device_stub__DisplayVector2DP8Vector2D .type _Z30__device_stub__DisplayVector2DP8Vector2D,@function _Z30__device_stub__DisplayVector2DP8Vector2D: # @_Z30__device_stub__DisplayVector2DP8Vector2D .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $64, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) movq %rsp, %rbx movq %rax, (%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z15DisplayVector2DP8Vector2D, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $80, %rsp .cfi_adjust_cfa_offset -80 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end4: .size _Z30__device_stub__DisplayVector2DP8Vector2D, .Lfunc_end4-_Z30__device_stub__DisplayVector2DP8Vector2D .cfi_endproc # -- End function .globl _Z20__device_stub__Sum2DP8Vector2D # -- Begin function _Z20__device_stub__Sum2DP8Vector2D .type _Z20__device_stub__Sum2DP8Vector2D,@function _Z20__device_stub__Sum2DP8Vector2D: # @_Z20__device_stub__Sum2DP8Vector2D .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $64, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) movq %rsp, %rbx movq %rax, (%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z5Sum2DP8Vector2D, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $80, %rsp .cfi_adjust_cfa_offset -80 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end5: .size _Z20__device_stub__Sum2DP8Vector2D, .Lfunc_end5-_Z20__device_stub__Sum2DP8Vector2D .cfi_endproc # -- End function .globl _Z23__device_stub__ArgMax2DP8Vector2D # -- Begin function _Z23__device_stub__ArgMax2DP8Vector2D .type _Z23__device_stub__ArgMax2DP8Vector2D,@function _Z23__device_stub__ArgMax2DP8Vector2D: # @_Z23__device_stub__ArgMax2DP8Vector2D .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $64, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) movq %rsp, %rbx movq %rax, (%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z8ArgMax2DP8Vector2D, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $80, %rsp .cfi_adjust_cfa_offset -80 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end6: .size _Z23__device_stub__ArgMax2DP8Vector2D, .Lfunc_end6-_Z23__device_stub__ArgMax2DP8Vector2D .cfi_endproc # -- End function .globl _Z22__device_stub__SoftmaxP8Vector2DS0_ # -- Begin function _Z22__device_stub__SoftmaxP8Vector2DS0_ .type _Z22__device_stub__SoftmaxP8Vector2DS0_,@function _Z22__device_stub__SoftmaxP8Vector2DS0_: # @_Z22__device_stub__SoftmaxP8Vector2DS0_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z7SoftmaxP8Vector2DS0_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end7: .size _Z22__device_stub__SoftmaxP8Vector2DS0_, .Lfunc_end7-_Z22__device_stub__SoftmaxP8Vector2DS0_ .cfi_endproc # -- End function .globl _Z25__device_stub__PointerSetP8Vector2DS0_ii # -- Begin function _Z25__device_stub__PointerSetP8Vector2DS0_ii .type _Z25__device_stub__PointerSetP8Vector2DS0_ii,@function _Z25__device_stub__PointerSetP8Vector2DS0_ii: # @_Z25__device_stub__PointerSetP8Vector2DS0_ii .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 12(%rsp), %rsi movl %edx, (%rsi) leaq 8(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z10PointerSetP8Vector2DS0_ii, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end8: .size _Z25__device_stub__PointerSetP8Vector2DS0_ii, .Lfunc_end8-_Z25__device_stub__PointerSetP8Vector2DS0_ii .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _Z16generate_uniformff .LCPI9_0: .quad 0x3e00000000000000 # double 4.6566128730773926E-10 .text .globl _Z16generate_uniformff .type _Z16generate_uniformff,@function _Z16generate_uniformff: # @_Z16generate_uniformff .cfi_startproc # %bb.0: pushq %rax .cfi_def_cfa_offset 16 movss %xmm1, 4(%rsp) # 4-byte Spill movss %xmm0, (%rsp) # 4-byte Spill callq rand xorps %xmm0, %xmm0 cvtsi2sd %eax, %xmm0 mulsd .LCPI9_0(%rip), %xmm0 movss (%rsp), %xmm2 # 4-byte Reload # xmm2 = mem[0],zero,zero,zero movss 4(%rsp), %xmm1 # 4-byte Reload # xmm1 = mem[0],zero,zero,zero subss %xmm2, %xmm1 cvtss2sd %xmm1, %xmm1 mulsd %xmm0, %xmm1 xorps %xmm0, %xmm0 cvtss2sd %xmm2, %xmm0 addsd %xmm1, %xmm0 cvtsd2ss %xmm0, %xmm0 popq %rax .cfi_def_cfa_offset 8 retq .Lfunc_end9: .size _Z16generate_uniformff, .Lfunc_end9-_Z16generate_uniformff .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _Z18CreateWeightMatrixii .LCPI10_0: .quad 0x4000000000000000 # double 2 .LCPI10_2: .quad 0x3e00000000000000 # double 4.6566128730773926E-10 .section .rodata.cst16,"aM",@progbits,16 .p2align 4, 0x0 .LCPI10_1: .long 0x80000000 # float -0 .long 0x80000000 # float -0 .long 0x80000000 # float -0 .long 0x80000000 # float -0 .text .globl _Z18CreateWeightMatrixii .type _Z18CreateWeightMatrixii,@function _Z18CreateWeightMatrixii: # @_Z18CreateWeightMatrixii .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $40, %rsp .cfi_def_cfa_offset 96 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %esi, %ebp movl %edi, %r12d movl $24, %edi callq malloc movq %rax, %rbx leaq 8(%rsp), %rdi movl $24, %esi callq hipMalloc testl %eax, %eax jne .LBB10_1 # %bb.2: movl %r12d, 8(%rbx) movl %ebp, 12(%rbx) movslq %r12d, %r13 movslq %ebp, %r14 imulq %r13, %r14 shlq $2, %r14 movq %r14, %rdi callq malloc movq %rax, %r15 movq %rax, (%rbx) cvtsi2sd %r13d, %xmm1 movsd .LCPI10_0(%rip), %xmm0 # xmm0 = mem[0],zero divsd %xmm1, %xmm0 xorpd %xmm1, %xmm1 ucomisd %xmm1, %xmm0 jb .LBB10_4 # %bb.3: sqrtsd %xmm0, %xmm0 jmp .LBB10_5 .LBB10_4: # %call.sqrt callq sqrt .LBB10_5: # %.split imull %r12d, %ebp testl %ebp, %ebp jle .LBB10_8 # %bb.6: # %.lr.ph cvtsd2ss %xmm0, %xmm0 movaps .LCPI10_1(%rip), %xmm1 # xmm1 = [-0.0E+0,-0.0E+0,-0.0E+0,-0.0E+0] xorps %xmm0, %xmm1 addss %xmm0, %xmm0 cvtss2sd %xmm0, %xmm0 movsd %xmm0, 32(%rsp) # 8-byte Spill xorps %xmm0, %xmm0 cvtss2sd %xmm1, %xmm0 movsd %xmm0, 24(%rsp) # 8-byte Spill movl %ebp, %r12d xorl %r13d, %r13d .LBB10_7: # =>This Inner Loop Header: Depth=1 callq rand xorps %xmm0, %xmm0 cvtsi2sd %eax, %xmm0 mulsd .LCPI10_2(%rip), %xmm0 mulsd 32(%rsp), %xmm0 # 8-byte Folded Reload addsd 24(%rsp), %xmm0 # 8-byte Folded Reload cvtsd2ss %xmm0, %xmm0 movss %xmm0, (%r15,%r13,4) incq %r13 cmpq %r13, %r12 jne .LBB10_7 .LBB10_8: # %._crit_edge leaq 16(%rsp), %rdi movq %r14, %rsi callq hipMalloc testl %eax, %eax jne .LBB10_9 # %bb.12: movq 16(%rsp), %rdi movq %r15, %rsi movq %r14, %rdx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB10_13 # %bb.14: movq 8(%rsp), %rdi leaq 16(%rsp), %rsi movl $8, %edx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB10_15 # %bb.16: leaq 8(%rbx), %rsi movq 8(%rsp), %rdi addq $8, %rdi movl $4, %edx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB10_17 # %bb.18: addq $12, %rbx movq 8(%rsp), %rdi addq $12, %rdi movl $4, %edx movq %rbx, %rsi movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB10_19 # %bb.20: movq 8(%rsp), %rax addq $40, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB10_1: .cfi_def_cfa_offset 96 movl %eax, %r14d movl $.L.str, %edi movl $.L.str.1, %esi movl $423, %edx # imm = 0x1A7 xorl %eax, %eax callq printf movl %r14d, %edi callq hipGetErrorString movl $.L.str.2, %edi movl %r14d, %esi jmp .LBB10_11 .LBB10_9: movl %eax, %ebp movl $.L.str, %edi movl $.L.str.1, %esi movl $441, %edx # imm = 0x1B9 jmp .LBB10_10 .LBB10_13: movl %eax, %ebp movl $.L.str, %edi movl $.L.str.1, %esi movl $443, %edx # imm = 0x1BB jmp .LBB10_10 .LBB10_15: movl %eax, %ebp movl $.L.str, %edi movl $.L.str.1, %esi movl $446, %edx # imm = 0x1BE jmp .LBB10_10 .LBB10_17: movl %eax, %ebp movl $.L.str, %edi movl $.L.str.1, %esi movl $448, %edx # imm = 0x1C0 .LBB10_10: xorl %eax, %eax callq printf movl %ebp, %edi callq hipGetErrorString movl $.L.str.2, %edi movl %ebp, %esi .LBB10_11: movq %rax, %rdx xorl %eax, %eax callq printf movl $1, %edi callq exit .LBB10_19: movl %eax, %ebx movl $.L.str, %edi movl $.L.str.1, %esi movl $449, %edx # imm = 0x1C1 xorl %eax, %eax callq printf movl %ebx, %edi callq hipGetErrorString movl $.L.str.2, %edi movl %ebx, %esi jmp .LBB10_11 .Lfunc_end10: .size _Z18CreateWeightMatrixii, .Lfunc_end10-_Z18CreateWeightMatrixii .cfi_endproc # -- End function .globl _Z17CreateVector2DCPUPfii # -- Begin function _Z17CreateVector2DCPUPfii .type _Z17CreateVector2DCPUPfii,@function _Z17CreateVector2DCPUPfii: # @_Z17CreateVector2DCPUPfii .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movl %edx, %ebx movl %esi, %ebp movq %rdi, %r14 movl $24, %edi callq malloc movq %r14, (%rax) movl %ebp, 8(%rax) movl %ebx, 12(%rax) popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end11: .size _Z17CreateVector2DCPUPfii, .Lfunc_end11-_Z17CreateVector2DCPUPfii .cfi_endproc # -- End function .globl _Z12CreateOneHotP8Vector2Di # -- Begin function _Z12CreateOneHotP8Vector2Di .type _Z12CreateOneHotP8Vector2Di,@function _Z12CreateOneHotP8Vector2Di: # @_Z12CreateOneHotP8Vector2Di .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %esi, %ebp movq %rdi, %r14 movl $24, %edi callq malloc movq %rax, %rbx movslq 8(%r14), %r12 movl %r12d, 8(%rax) movl %ebp, 12(%rax) movl %r12d, 16(%rax) movslq %ebp, %r15 movq %r12, %rsi imulq %r15, %rsi shlq $2, %rsi movl $1, %edi callq calloc@PLT movq %rax, (%rbx) testq %r12, %r12 jle .LBB12_3 # %bb.1: # %.lr.ph movl %r12d, %ecx movq (%r14), %rdx movslq 12(%r14), %rsi shlq $2, %rsi shlq $2, %r15 .LBB12_2: # =>This Inner Loop Header: Depth=1 cvttss2si (%rdx), %edi movslq %edi, %rdi movl $1065353216, (%rax,%rdi,4) # imm = 0x3F800000 addq %rsi, %rdx addq %r15, %rax decq %rcx jne .LBB12_2 .LBB12_3: # %._crit_edge movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end12: .size _Z12CreateOneHotP8Vector2Di, .Lfunc_end12-_Z12CreateOneHotP8Vector2Di .cfi_endproc # -- End function .globl _Z18DisplayVector2DCPUP8Vector2D # -- Begin function _Z18DisplayVector2DCPUP8Vector2D .type _Z18DisplayVector2DCPUP8Vector2D,@function _Z18DisplayVector2DCPUP8Vector2D: # @_Z18DisplayVector2DCPUP8Vector2D .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rdi, %rbx movl $91, %edi callq putchar@PLT cmpl $0, 8(%rbx) jle .LBB13_6 # %bb.1: # %.lr.ph18 xorl %r14d, %r14d .LBB13_2: # =>This Loop Header: Depth=1 # Child Loop BB13_4 Depth 2 movl $91, %edi callq putchar@PLT movl 12(%rbx), %eax cmpl $2, %eax jl .LBB13_5 # %bb.3: # %.lr.ph.preheader # in Loop: Header=BB13_2 Depth=1 xorl %r15d, %r15d .LBB13_4: # %.lr.ph # Parent Loop BB13_2 Depth=1 # => This Inner Loop Header: Depth=2 movq (%rbx), %rcx imull %r14d, %eax cltq addq %r15, %rax xorps %xmm0, %xmm0 cvtss2sd (%rcx,%rax,4), %xmm0 movl $.L.str.4, %edi movb $1, %al callq printf movl 12(%rbx), %eax leal -1(%rax), %ecx incq %r15 cmpl %ecx, %r15d jl .LBB13_4 .LBB13_5: # %._crit_edge # in Loop: Header=BB13_2 Depth=1 movq (%rbx), %rcx incl %r14d imull %r14d, %eax cltq xorps %xmm0, %xmm0 cvtss2sd -4(%rcx,%rax,4), %xmm0 movl $.L.str.5, %edi movb $1, %al callq printf cmpl 8(%rbx), %r14d jl .LBB13_2 .LBB13_6: # %._crit_edge19 movl $.L.str.6, %edi xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 jmp printf # TAILCALL .Lfunc_end13: .size _Z18DisplayVector2DCPUP8Vector2D, .Lfunc_end13-_Z18DisplayVector2DCPUP8Vector2D .cfi_endproc # -- End function .globl _Z28__device_stub__AddandSigmoidP8Vector2DS0_S0_ # -- Begin function _Z28__device_stub__AddandSigmoidP8Vector2DS0_S0_ .type _Z28__device_stub__AddandSigmoidP8Vector2DS0_S0_,@function _Z28__device_stub__AddandSigmoidP8Vector2DS0_S0_: # @_Z28__device_stub__AddandSigmoidP8Vector2DS0_S0_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z13AddandSigmoidP8Vector2DS0_S0_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end14: .size _Z28__device_stub__AddandSigmoidP8Vector2DS0_S0_, .Lfunc_end14-_Z28__device_stub__AddandSigmoidP8Vector2DS0_S0_ .cfi_endproc # -- End function .globl _Z32__device_stub__AddandExponentialP8Vector2DS0_S0_ # -- Begin function _Z32__device_stub__AddandExponentialP8Vector2DS0_S0_ .type _Z32__device_stub__AddandExponentialP8Vector2DS0_S0_,@function _Z32__device_stub__AddandExponentialP8Vector2DS0_S0_: # @_Z32__device_stub__AddandExponentialP8Vector2DS0_S0_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z17AddandExponentialP8Vector2DS0_S0_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end15: .size _Z32__device_stub__AddandExponentialP8Vector2DS0_S0_, .Lfunc_end15-_Z32__device_stub__AddandExponentialP8Vector2DS0_S0_ .cfi_endproc # -- End function .globl _Z34__device_stub__LayerErrorCalculateP8Vector2DS0_S0_ # -- Begin function _Z34__device_stub__LayerErrorCalculateP8Vector2DS0_S0_ .type _Z34__device_stub__LayerErrorCalculateP8Vector2DS0_S0_,@function _Z34__device_stub__LayerErrorCalculateP8Vector2DS0_S0_: # @_Z34__device_stub__LayerErrorCalculateP8Vector2DS0_S0_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z19LayerErrorCalculateP8Vector2DS0_S0_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end16: .size _Z34__device_stub__LayerErrorCalculateP8Vector2DS0_S0_, .Lfunc_end16-_Z34__device_stub__LayerErrorCalculateP8Vector2DS0_S0_ .cfi_endproc # -- End function .globl _Z32__device_stub__ApplyWeightChangeP8Vector2DfS0_ # -- Begin function _Z32__device_stub__ApplyWeightChangeP8Vector2DfS0_ .type _Z32__device_stub__ApplyWeightChangeP8Vector2DfS0_,@function _Z32__device_stub__ApplyWeightChangeP8Vector2DfS0_: # @_Z32__device_stub__ApplyWeightChangeP8Vector2DfS0_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 12(%rsp), %rcx movss %xmm0, (%rcx) leaq 32(%rsp), %rdx movq %rsi, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rdx, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z17ApplyWeightChangeP8Vector2DfS0_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end17: .size _Z32__device_stub__ApplyWeightChangeP8Vector2DfS0_, .Lfunc_end17-_Z32__device_stub__ApplyWeightChangeP8Vector2DfS0_ .cfi_endproc # -- End function .globl _Z27__device_stub__Vector2DInfoP8Vector2D # -- Begin function _Z27__device_stub__Vector2DInfoP8Vector2D .type _Z27__device_stub__Vector2DInfoP8Vector2D,@function _Z27__device_stub__Vector2DInfoP8Vector2D: # @_Z27__device_stub__Vector2DInfoP8Vector2D .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $64, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) movq %rsp, %rbx movq %rax, (%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z12Vector2DInfoP8Vector2D, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $80, %rsp .cfi_adjust_cfa_offset -80 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end18: .size _Z27__device_stub__Vector2DInfoP8Vector2D, .Lfunc_end18-_Z27__device_stub__Vector2DInfoP8Vector2D .cfi_endproc # -- End function .globl _Z40__device_stub__calculateCrossEntropyLossP8Vector2DS0_S0_ # -- Begin function _Z40__device_stub__calculateCrossEntropyLossP8Vector2DS0_S0_ .type _Z40__device_stub__calculateCrossEntropyLossP8Vector2DS0_S0_,@function _Z40__device_stub__calculateCrossEntropyLossP8Vector2DS0_S0_: # @_Z40__device_stub__calculateCrossEntropyLossP8Vector2DS0_S0_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z25calculateCrossEntropyLossP8Vector2DS0_S0_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end19: .size _Z40__device_stub__calculateCrossEntropyLossP8Vector2DS0_S0_, .Lfunc_end19-_Z40__device_stub__calculateCrossEntropyLossP8Vector2DS0_S0_ .cfi_endproc # -- End function .globl _Z11FeedForwardP8Vector2Di # -- Begin function _Z11FeedForwardP8Vector2Di .type _Z11FeedForwardP8Vector2Di,@function _Z11FeedForwardP8Vector2Di: # @_Z11FeedForwardP8Vector2Di .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movl %esi, %ebx movq %rdi, %r12 movabsq $137438953504, %r14 # imm = 0x2000000020 addl $31, %ebx shrl $5, %ebx shlq $32, %rbx leaq 4(%rbx), %r15 movq %r15, %rdi movl $1, %esi movq %r14, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB20_2 # %bb.1: movq output_1(%rip), %rdi movq w1(%rip), %rdx movq %r12, %rsi callq _Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_ .LBB20_2: callq hipDeviceSynchronize movq %r15, %rdi movl $1, %esi movq %r14, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB20_4 # %bb.3: movq bias_result_1(%rip), %rdi movq ones_transpose(%rip), %rsi movq b1(%rip), %rdx callq _Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_ .LBB20_4: callq hipDeviceSynchronize orq $1, %rbx movq %rbx, %rdi movl $1, %esi movq %r14, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB20_6 # %bb.5: movq output_1(%rip), %rdi movq bias_result_1(%rip), %rdx movq %rdi, %rsi callq _Z28__device_stub__AddandSigmoidP8Vector2DS0_S0_ .LBB20_6: callq hipDeviceSynchronize movq %rbx, %rdi movl $1, %esi movq %r14, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB20_8 # %bb.7: movq output_2(%rip), %rdi movq output_1(%rip), %rsi movq w2(%rip), %rdx callq _Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_ .LBB20_8: callq hipDeviceSynchronize movq %rbx, %rdi movl $1, %esi movq %r14, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB20_10 # %bb.9: movq bias_result_2(%rip), %rdi movq ones_transpose(%rip), %rsi movq b2(%rip), %rdx callq _Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_ .LBB20_10: callq hipDeviceSynchronize movq %rbx, %rdi movl $1, %esi movq %r14, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB20_12 # %bb.11: movq output_2(%rip), %rdi movq bias_result_2(%rip), %rdx movq %rdi, %rsi callq _Z32__device_stub__AddandExponentialP8Vector2DS0_S0_ .LBB20_12: callq hipDeviceSynchronize addq $-31, %r14 movq %rbx, %rdi movl $1, %esi movq %r14, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB20_14 # %bb.13: movq output_2(%rip), %rdi movq %rdi, %rsi callq _Z22__device_stub__SoftmaxP8Vector2DS0_ .LBB20_14: addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 jmp hipDeviceSynchronize # TAILCALL .Lfunc_end20: .size _Z11FeedForwardP8Vector2Di, .Lfunc_end20-_Z11FeedForwardP8Vector2Di .cfi_endproc # -- End function .globl _Z13BackPropagateP8Vector2DS0_i # -- Begin function _Z13BackPropagateP8Vector2DS0_i .type _Z13BackPropagateP8Vector2DS0_i,@function _Z13BackPropagateP8Vector2DS0_i: # @_Z13BackPropagateP8Vector2DS0_i .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 pushq %rax .cfi_def_cfa_offset 64 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %edx, %r13d movq %rsi, %r14 movq %rdi, %r12 movabsq $137438953504, %rbx # imm = 0x2000000020 movl %edx, %esi callq _Z11FeedForwardP8Vector2Di addl $31, %r13d shrl $5, %r13d shlq $32, %r13 leaq 1(%r13), %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB21_2 # %bb.1: movq layer_2_error(%rip), %rdi movq output_2(%rip), %rdx movq %r14, %rsi callq _Z29__device_stub__MatrixSubtractP8Vector2DS0_S0_ .LBB21_2: movq %r13, %rbp orq $4, %rbp movq %rbp, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB21_4 # %bb.3: movq output_1_transpose(%rip), %rdi movq output_1(%rip), %rsi callq _Z38__device_stub__TransposeVector2DSharedP8Vector2DS0_ .LBB21_4: movabsq $17179869185, %r15 # imm = 0x400000001 callq hipDeviceSynchronize movq %r15, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB21_6 # %bb.5: movq w2_update(%rip), %rdi movq output_1_transpose(%rip), %rsi movq layer_2_error(%rip), %rdx callq _Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_ .LBB21_6: movabsq $4294967297, %r14 # imm = 0x100000001 movq %r14, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB21_8 # %bb.7: movq b2_update(%rip), %rdi movq ones(%rip), %rsi movq layer_2_error(%rip), %rdx callq _Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_ .LBB21_8: movq %r15, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB21_10 # %bb.9: movq w2_transpose(%rip), %rdi movq w2(%rip), %rsi callq _Z38__device_stub__TransposeVector2DSharedP8Vector2DS0_ .LBB21_10: callq hipDeviceSynchronize movq %rbp, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB21_12 # %bb.11: movq layer_1_error(%rip), %rdi movq layer_2_error(%rip), %rsi movq w2_transpose(%rip), %rdx callq _Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_ .LBB21_12: callq hipDeviceSynchronize movq %rbp, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB21_14 # %bb.13: movq layer_1_error(%rip), %rdi movq output_1(%rip), %rdx movq %rdi, %rsi callq _Z34__device_stub__LayerErrorCalculateP8Vector2DS0_S0_ .LBB21_14: orq $1024, %r13 # imm = 0x400 movq %r13, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB21_16 # %bb.15: movq input_transpose(%rip), %rdi movq %r12, %rsi callq _Z38__device_stub__TransposeVector2DSharedP8Vector2DS0_ .LBB21_16: movabsq $4398046511105, %r12 # imm = 0x40000000001 callq hipDeviceSynchronize leaq 3(%r12), %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB21_18 # %bb.17: movq w1_update(%rip), %rdi movq input_transpose(%rip), %rsi movq layer_1_error(%rip), %rdx callq _Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_ .LBB21_18: leaq 3(%r14), %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB21_20 # %bb.19: movq b1_update(%rip), %rdi movq ones(%rip), %rsi movq layer_1_error(%rip), %rdx callq _Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_ .LBB21_20: callq hipDeviceSynchronize movq %r15, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB21_22 # %bb.21: movq w2(%rip), %rdi movss learning_rate(%rip), %xmm0 # xmm0 = mem[0],zero,zero,zero movq w2_update(%rip), %rsi callq _Z32__device_stub__ApplyWeightChangeP8Vector2DfS0_ .LBB21_22: movq %r14, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB21_24 # %bb.23: movq b2(%rip), %rdi movss learning_rate(%rip), %xmm0 # xmm0 = mem[0],zero,zero,zero movq b2_update(%rip), %rsi callq _Z32__device_stub__ApplyWeightChangeP8Vector2DfS0_ .LBB21_24: movq %r12, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB21_26 # %bb.25: movq w1(%rip), %rdi movss learning_rate(%rip), %xmm0 # xmm0 = mem[0],zero,zero,zero movq w1_update(%rip), %rsi callq _Z32__device_stub__ApplyWeightChangeP8Vector2DfS0_ .LBB21_26: movq %r14, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB21_28 # %bb.27: movq b1(%rip), %rdi movss learning_rate(%rip), %xmm0 # xmm0 = mem[0],zero,zero,zero movq b1_update(%rip), %rsi callq _Z32__device_stub__ApplyWeightChangeP8Vector2DfS0_ .LBB21_28: addq $8, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 jmp hipDeviceSynchronize # TAILCALL .Lfunc_end21: .size _Z13BackPropagateP8Vector2DS0_i, .Lfunc_end21-_Z13BackPropagateP8Vector2DS0_i .cfi_endproc # -- End function .globl _Z14load_text_datav # -- Begin function _Z14load_text_datav .type _Z14load_text_datav,@function _Z14load_text_datav: # @_Z14load_text_datav .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 pushq %rax .cfi_def_cfa_offset 64 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl $.L.str.7, %edi movl $.L.str.8, %esi callq fopen movq %rax, %rbx leaq 4(%rsp), %r14 movl $4, %esi movl $1, %edx movq %r14, %rdi movq %rax, %rcx callq fread movq %rsp, %r15 movl $4, %esi movl $1, %edx movq %r15, %rdi movq %rbx, %rcx callq fread movl (%r14), %ebp movl (%r15), %r14d movl %r14d, %r12d imull %ebp, %r12d movslq %r12d, %r13 leaq (,%r13,4), %rdi callq malloc movq %rax, %r15 testl %r13d, %r13d jle .LBB22_3 # %bb.1: # %.lr.ph.preheader movl %r12d, %r13d movq %r15, %r12 .LBB22_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 movl $4, %esi movl $1, %edx movq %r12, %rdi movq %rbx, %rcx callq fread addq $4, %r12 decq %r13 jne .LBB22_2 .LBB22_3: # %._crit_edge movq %rbx, %rdi callq fclose movl $.L.str.9, %edi movl %ebp, %esi movl %r14d, %edx xorl %eax, %eax callq printf movl $24, %edi callq malloc movq %r15, (%rax) movl %r14d, 8(%rax) movl %ebp, 12(%rax) addq $8, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end22: .size _Z14load_text_datav, .Lfunc_end22-_Z14load_text_datav .cfi_endproc # -- End function .globl _Z15load_label_datav # -- Begin function _Z15load_label_datav .type _Z15load_label_datav,@function _Z15load_label_datav: # @_Z15load_label_datav .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $24, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl $.L.str.10, %edi movl $.L.str.8, %esi callq fopen movq %rax, %rbx leaq 20(%rsp), %r14 movl $4, %esi movl $1, %edx movq %r14, %rdi movq %rax, %rcx callq fread leaq 16(%rsp), %r15 movl $4, %esi movl $1, %edx movq %r15, %rdi movq %rbx, %rcx callq fread movl (%r14), %eax movl (%r15), %r14d movl %r14d, %ebp movl %eax, 8(%rsp) # 4-byte Spill imull %eax, %ebp movslq %ebp, %r12 leaq (,%r12,4), %rdi callq malloc movq %rax, %r15 testl %r12d, %r12d jle .LBB23_3 # %bb.1: # %.lr.ph.preheader movl %ebp, %r13d xorl %ebp, %ebp leaq 12(%rsp), %r12 .LBB23_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 movl $4, %esi movl $1, %edx movq %r12, %rdi movq %rbx, %rcx callq fread xorps %xmm0, %xmm0 cvtsi2ssl 12(%rsp), %xmm0 movss %xmm0, (%r15,%rbp,4) incq %rbp cmpq %rbp, %r13 jne .LBB23_2 .LBB23_3: # %._crit_edge movq %rbx, %rdi callq fclose movl $.L.str.9, %edi movl 8(%rsp), %ebx # 4-byte Reload movl %ebx, %esi movl %r14d, %edx xorl %eax, %eax callq printf movl $24, %edi callq malloc movq %r15, (%rax) movl %r14d, 8(%rax) movl %ebx, 12(%rax) addq $24, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end23: .size _Z15load_label_datav, .Lfunc_end23-_Z15load_label_datav .cfi_endproc # -- End function .globl _Z19load_test_text_datav # -- Begin function _Z19load_test_text_datav .type _Z19load_test_text_datav,@function _Z19load_test_text_datav: # @_Z19load_test_text_datav .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 pushq %rax .cfi_def_cfa_offset 64 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl $.L.str.11, %edi movl $.L.str.8, %esi callq fopen movq %rax, %rbx leaq 4(%rsp), %r14 movl $4, %esi movl $1, %edx movq %r14, %rdi movq %rax, %rcx callq fread movq %rsp, %r15 movl $4, %esi movl $1, %edx movq %r15, %rdi movq %rbx, %rcx callq fread movl (%r14), %ebp movl (%r15), %r14d movl %r14d, %r12d imull %ebp, %r12d movslq %r12d, %r13 leaq (,%r13,4), %rdi callq malloc movq %rax, %r15 testl %r13d, %r13d jle .LBB24_3 # %bb.1: # %.lr.ph.preheader movl %r12d, %r13d movq %r15, %r12 .LBB24_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 movl $4, %esi movl $1, %edx movq %r12, %rdi movq %rbx, %rcx callq fread addq $4, %r12 decq %r13 jne .LBB24_2 .LBB24_3: # %._crit_edge movq %rbx, %rdi callq fclose movl $.L.str.9, %edi movl %ebp, %esi movl %r14d, %edx xorl %eax, %eax callq printf movl $24, %edi callq malloc movq %r15, (%rax) movl %r14d, 8(%rax) movl %ebp, 12(%rax) addq $8, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end24: .size _Z19load_test_text_datav, .Lfunc_end24-_Z19load_test_text_datav .cfi_endproc # -- End function .globl _Z20load_test_label_datav # -- Begin function _Z20load_test_label_datav .type _Z20load_test_label_datav,@function _Z20load_test_label_datav: # @_Z20load_test_label_datav .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $24, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl $.L.str.12, %edi movl $.L.str.8, %esi callq fopen movq %rax, %rbx leaq 20(%rsp), %r14 movl $4, %esi movl $1, %edx movq %r14, %rdi movq %rax, %rcx callq fread leaq 16(%rsp), %r15 movl $4, %esi movl $1, %edx movq %r15, %rdi movq %rbx, %rcx callq fread movl (%r14), %eax movl (%r15), %r14d movl %r14d, %ebp movl %eax, 8(%rsp) # 4-byte Spill imull %eax, %ebp movslq %ebp, %r12 leaq (,%r12,4), %rdi callq malloc movq %rax, %r15 testl %r12d, %r12d jle .LBB25_3 # %bb.1: # %.lr.ph.preheader movl %ebp, %r13d xorl %ebp, %ebp leaq 12(%rsp), %r12 .LBB25_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 movl $4, %esi movl $1, %edx movq %r12, %rdi movq %rbx, %rcx callq fread xorps %xmm0, %xmm0 cvtsi2ssl 12(%rsp), %xmm0 movss %xmm0, (%r15,%rbp,4) incq %rbp cmpq %rbp, %r13 jne .LBB25_2 .LBB25_3: # %._crit_edge movq %rbx, %rdi callq fclose movl $.L.str.9, %edi movl 8(%rsp), %ebx # 4-byte Reload movl %ebx, %esi movl %r14d, %edx xorl %eax, %eax callq printf movl $24, %edi callq malloc movq %r15, (%rax) movl %r14d, 8(%rax) movl %ebx, 12(%rax) addq $24, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end25: .size _Z20load_test_label_datav, .Lfunc_end25-_Z20load_test_label_datav .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function main .LCPI26_0: .quad 0x42374876e8000000 # double 1.0E+11 .LCPI26_1: .quad 0x412e848000000000 # double 1.0E+6 .LCPI26_2: .quad 0x3e45798ee2308c3a # double 1.0E-8 .LCPI26_4: .quad 0x3ee4f8b588e368f1 # double 1.0000000000000001E-5 .LCPI26_5: .quad 0xc024000000000000 # double -10 .LCPI26_7: .quad 0x3fb999999999999a # double 0.10000000000000001 .LCPI26_8: .quad 0x4059000000000000 # double 100 .section .rodata.cst16,"aM",@progbits,16 .p2align 4, 0x0 .LCPI26_3: .quad 0x7fffffffffffffff # double NaN .quad 0x7fffffffffffffff # double NaN .LCPI26_6: .long 0x7fffffff # float NaN .long 0x7fffffff # float NaN .long 0x7fffffff # float NaN .long 0x7fffffff # float NaN .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $360, %rsp # imm = 0x168 .cfi_def_cfa_offset 416 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 leaq 92(%rsp), %rdi movl $0, (%rdi) callq hipGetDeviceCount callq clock movq %rax, 72(%rsp) # 8-byte Spill callq clock movq %rax, 24(%rsp) # 8-byte Spill xorl %r14d, %r14d xorl %edi, %edi callq time movl %eax, %edi callq srand movl $128, %edi callq malloc movq %rax, %rbx .LBB26_1: # =>This Inner Loop Header: Depth=1 movl $1065353216, (%rbx,%r14,4) # imm = 0x3F800000 incq %r14 cmpq $32, %r14 jne .LBB26_1 # %bb.2: movabsq $137438953473, %r14 # imm = 0x2000000001 movabsq $4294967297, %r15 # imm = 0x100000001 movq %rbx, %rdi movl $1, %esi movl $32, %edx movl $1, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, ones(%rip) movq %rbx, %rdi movl $32, %esi movl $1, %edx movl $1, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, ones_transpose(%rip) movl $32754, %edi # imm = 0x7FF2 movl $128, %esi callq _Z18CreateWeightMatrixii movq %rax, w1(%rip) movl $1, %edi movl $128, %esi callq _Z18CreateWeightMatrixii movq %rax, b1(%rip) xorl %edi, %edi movl $32, %esi movl $128, %edx xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, bias_result_1(%rip) xorl %edi, %edi movl $32, %esi movl $128, %edx xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, output_1(%rip) xorl %edi, %edi movl $128, %esi movl $32, %edx xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, output_1_transpose(%rip) xorl %edi, %edi movl $32754, %esi # imm = 0x7FF2 movl $128, %edx xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, w1_update(%rip) xorl %edi, %edi movl $1, %esi movl $128, %edx xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, b1_update(%rip) movl $128, %edi movl $32, %esi callq _Z18CreateWeightMatrixii movq %rax, w2(%rip) xorl %edi, %edi movl $32, %esi movl $128, %edx xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, w2_transpose(%rip) movl $1, %edi movl $32, %esi callq _Z18CreateWeightMatrixii movq %rax, b2(%rip) xorl %edi, %edi movl $32, %esi movl $32, %edx xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, bias_result_2(%rip) xorl %edi, %edi movl $32, %esi movl $32, %edx xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, output_2(%rip) xorl %edi, %edi movl $128, %esi movl $32, %edx xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, w2_update(%rip) xorl %edi, %edi movl $1, %esi movl $32, %edx xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, b2_update(%rip) xorl %edi, %edi movl $32, %esi movl $32, %edx xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, layer_2_error(%rip) xorl %edi, %edi movl $32, %esi movl $128, %edx xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, layer_1_error(%rip) xorl %edi, %edi movl $32, %esi movl $128, %edx xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, scalar_minus(%rip) xorl %edi, %edi movl $32754, %esi # imm = 0x7FF2 movl $32, %edx xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, input_transpose(%rip) callq _Z14load_text_datav movq %rax, %rbx callq _Z15load_label_datav movq %rax, %r12 movl $.Lstr, %edi callq puts@PLT movq %r12, %rdi movl $32, %esi callq _Z12CreateOneHotP8Vector2Di movq %rax, (%rsp) # 8-byte Spill callq _Z19load_test_text_datav movq %rax, %r12 callq _Z20load_test_label_datav movq %rax, 80(%rsp) # 8-byte Spill movq %rax, %rdi movl $32, %esi callq _Z12CreateOneHotP8Vector2Di movq %rax, %r13 callq clock movq %rax, %rbp movq (%rbx), %rdi movl 8(%rbx), %ebx movl %ebx, %esi movl $32754, %edx # imm = 0x7FF2 movl $1, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, device_whole_data(%rip) movq (%rsp), %rax # 8-byte Reload movq (%rax), %rdi movl %ebx, %esi movl $32, %edx movl $1, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, device_whole_label(%rip) xorl %edi, %edi movl $32, %esi movl $32754, %edx # imm = 0x7FF2 xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, batch_data(%rip) xorl %edi, %edi movl $32, %esi movl $32, %edx xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, batch_label(%rip) movq (%r12), %rdi movq %r12, 56(%rsp) # 8-byte Spill movl 8(%r12), %esi movl $32754, %edx # imm = 0x7FF2 movl $1, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, device_whole_test_data(%rip) movq (%r13), %rdi movq %r13, 64(%rsp) # 8-byte Spill movl 8(%r13), %esi movq %rsi, 48(%rsp) # 8-byte Spill # kill: def $esi killed $esi killed $rsi movl $32, %edx movl $1, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, device_whole_test_label_data(%rip) movl $300, new_iteration_count(%rip) # imm = 0x12C xorpd %xmm2, %xmm2 movsd .LCPI26_0(%rip), %xmm1 # xmm1 = mem[0],zero movl $300, %eax # imm = 0x12C leaq 224(%rsp), %rbx .LBB26_3: # =>This Loop Header: Depth=1 # Child Loop BB26_5 Depth 2 # Child Loop BB26_6 Depth 3 # Child Loop BB26_15 Depth 4 testl %eax, %eax jle .LBB26_18 # %bb.4: # %.preheader.preheader # in Loop: Header=BB26_3 Depth=1 xorl %r12d, %r12d movapd %xmm1, %xmm0 .LBB26_5: # %.preheader # Parent Loop BB26_3 Depth=1 # => This Loop Header: Depth=2 # Child Loop BB26_6 Depth 3 # Child Loop BB26_15 Depth 4 movapd %xmm0, 32(%rsp) # 16-byte Spill movl $1, %r13d xorpd %xmm0, %xmm0 .LBB26_6: # Parent Loop BB26_3 Depth=1 # Parent Loop BB26_5 Depth=2 # => This Loop Header: Depth=3 # Child Loop BB26_15 Depth 4 movapd %xmm0, (%rsp) # 16-byte Spill movq %r15, %rdi movl $1, %esi movq %r15, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB26_8 # %bb.7: # in Loop: Header=BB26_6 Depth=3 movq batch_data(%rip), %rdi movq device_whole_data(%rip), %rsi movl %r13d, %edx shll $5, %edx addl $-32, %edx movl $32, %ecx callq _Z25__device_stub__PointerSetP8Vector2DS0_ii .LBB26_8: # in Loop: Header=BB26_6 Depth=3 callq hipDeviceSynchronize movq %r15, %rdi movl $1, %esi movq %r15, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB26_10 # %bb.9: # in Loop: Header=BB26_6 Depth=3 movq batch_label(%rip), %rdi movq device_whole_label(%rip), %rsi movl %r13d, %edx shll $5, %edx addl $-32, %edx movl $32, %ecx callq _Z25__device_stub__PointerSetP8Vector2DS0_ii .LBB26_10: # in Loop: Header=BB26_6 Depth=3 callq hipDeviceSynchronize movq batch_data(%rip), %rdi movq batch_label(%rip), %rsi movl $32, %edx callq _Z13BackPropagateP8Vector2DS0_i leaq 31(%r14), %rdx movq %r15, %rdi movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB26_12 # %bb.11: # in Loop: Header=BB26_6 Depth=3 movq layer_2_error(%rip), %rdi movq batch_label(%rip), %rsi movq output_2(%rip), %rdx callq _Z40__device_stub__calculateCrossEntropyLossP8Vector2DS0_S0_ .LBB26_12: # in Loop: Header=BB26_6 Depth=3 callq hipDeviceSynchronize movq %r15, %rdi movl $1, %esi movq %r14, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB26_14 # %bb.13: # in Loop: Header=BB26_6 Depth=3 movq layer_2_error(%rip), %rdi callq _Z20__device_stub__Sum2DP8Vector2D .LBB26_14: # in Loop: Header=BB26_6 Depth=3 callq hipDeviceSynchronize movl $error_sum, %esi movl $128, %edx movq %rbx, %rdi xorl %ecx, %ecx movl $2, %r8d callq hipMemcpyFromSymbol callq hipDeviceSynchronize xorl %eax, %eax movapd (%rsp), %xmm0 # 16-byte Reload .LBB26_15: # Parent Loop BB26_3 Depth=1 # Parent Loop BB26_5 Depth=2 # Parent Loop BB26_6 Depth=3 # => This Inner Loop Header: Depth=4 xorps %xmm1, %xmm1 cvtss2sd 224(%rsp,%rax,4), %xmm1 subsd %xmm1, %xmm0 incq %rax cmpq $32, %rax jne .LBB26_15 # %bb.16: # in Loop: Header=BB26_6 Depth=3 incl %r13d cmpl $51, %r13d jne .LBB26_6 # %bb.17: # in Loop: Header=BB26_5 Depth=2 movl $.L.str.14, %edi movl %r12d, %esi movb $1, %al movapd %xmm0, (%rsp) # 16-byte Spill callq printf movsd .LCPI26_1(%rip), %xmm0 # xmm0 = mem[0],zero movapd 32(%rsp), %xmm2 # 16-byte Reload cmpltsd %xmm2, %xmm0 movapd %xmm0, %xmm1 andpd (%rsp), %xmm1 # 16-byte Folded Reload andnpd %xmm2, %xmm0 orpd %xmm1, %xmm0 xorps %xmm1, %xmm1 cvtss2sd learning_rate(%rip), %xmm1 subsd (%rsp), %xmm0 # 16-byte Folded Reload mulsd .LCPI26_2(%rip), %xmm0 addsd %xmm1, %xmm0 cvtsd2ss %xmm0, %xmm0 movss %xmm0, learning_rate(%rip) callq clock subq %rbp, %rax xorps %xmm0, %xmm0 cvtsi2sd %rax, %xmm0 divsd .LCPI26_1(%rip), %xmm0 movl $.L.str.15, %edi movl %r12d, %esi movb $1, %al callq printf movapd (%rsp), %xmm1 # 16-byte Reload incl %r12d movapd %xmm1, %xmm0 movapd %xmm1, %xmm2 cmpl new_iteration_count(%rip), %r12d jl .LBB26_5 .LBB26_18: # %._crit_edge # in Loop: Header=BB26_3 Depth=1 movsd %xmm2, 32(%rsp) # 8-byte Spill movapd %xmm1, (%rsp) # 16-byte Spill movl $.Lstr.1, %edi callq puts@PLT movl $.L.str.17, %edi movl $new_iteration_count, %esi xorl %eax, %eax callq __isoc23_scanf movsd 32(%rsp), %xmm2 # 8-byte Reload # xmm2 = mem[0],zero movapd (%rsp), %xmm1 # 16-byte Reload movl new_iteration_count(%rip), %eax testl %eax, %eax jne .LBB26_3 # %bb.19: subsd %xmm2, %xmm1 andpd .LCPI26_3(%rip), %xmm1 movsd .LCPI26_4(%rip), %xmm0 # xmm0 = mem[0],zero ucomisd %xmm1, %xmm0 jbe .LBB26_21 # %bb.20: xorps %xmm0, %xmm0 cvtss2sd learning_rate(%rip), %xmm0 movaps %xmm0, %xmm1 divsd .LCPI26_5(%rip), %xmm1 addsd %xmm1, %xmm1 addsd %xmm0, %xmm1 xorps %xmm0, %xmm0 cvtsd2ss %xmm1, %xmm0 movss %xmm0, learning_rate(%rip) .LBB26_21: movl $.Lstr.2, %edi callq puts@PLT callq clock subq 24(%rsp), %rax # 8-byte Folded Reload xorps %xmm0, %xmm0 cvtsi2sd %rax, %xmm0 divsd .LCPI26_1(%rip), %xmm0 movl $.L.str.19, %edi movb $1, %al callq printf movq 56(%rsp), %rax # 8-byte Reload movl 12(%rax), %edx xorl %r12d, %r12d xorl %edi, %edi movl $32, %esi xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, (%rsp) # 8-byte Spill movq 64(%rsp), %rax # 8-byte Reload movl 12(%rax), %edx xorl %edi, %edi movl $32, %esi xorl %ecx, %ecx xorl %r8d, %r8d callq _Z14CreateVector2DPfiibb movq %rax, 24(%rsp) # 8-byte Spill movq 48(%rsp), %rax # 8-byte Reload leal 31(%rax), %ecx testl %eax, %eax cmovnsl %eax, %ecx movl %ecx, 32(%rsp) # 4-byte Spill movl $0, %ebp cmpl $32, %eax jl .LBB26_32 # %bb.22: # %.lr.ph sarl $5, 32(%rsp) # 4-byte Folded Spill xorl %r13d, %r13d xorl %ebp, %ebp xorl %r12d, %r12d xorl %ebx, %ebx .LBB26_23: # =>This Loop Header: Depth=1 # Child Loop BB26_30 Depth 2 movq %r15, %rdi movl $1, %esi movq %r15, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB26_25 # %bb.24: # in Loop: Header=BB26_23 Depth=1 movq device_whole_test_data(%rip), %rsi movl %ebx, %edx shll $5, %edx movq (%rsp), %rdi # 8-byte Reload movl $32, %ecx callq _Z25__device_stub__PointerSetP8Vector2DS0_ii .LBB26_25: # in Loop: Header=BB26_23 Depth=1 callq hipDeviceSynchronize movq %r15, %rdi movl $1, %esi movq %r15, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB26_27 # %bb.26: # in Loop: Header=BB26_23 Depth=1 movq device_whole_test_label_data(%rip), %rsi movl %ebx, %edx shll $5, %edx movq 24(%rsp), %rdi # 8-byte Reload movl $32, %ecx callq _Z25__device_stub__PointerSetP8Vector2DS0_ii .LBB26_27: # in Loop: Header=BB26_23 Depth=1 callq hipDeviceSynchronize movq (%rsp), %rdi # 8-byte Reload movl $32, %esi callq _Z11FeedForwardP8Vector2Di movq %r15, %rdi movl $1, %esi movq %r14, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB26_29 # %bb.28: # in Loop: Header=BB26_23 Depth=1 movq output_2(%rip), %rdi callq _Z23__device_stub__ArgMax2DP8Vector2D .LBB26_29: # in Loop: Header=BB26_23 Depth=1 callq hipDeviceSynchronize movl $arg_max_result, %esi movl $128, %edx leaq 96(%rsp), %rdi xorl %ecx, %ecx movl $2, %r8d callq hipMemcpyFromSymbol callq hipDeviceSynchronize movq 80(%rsp), %rdx # 8-byte Reload movslq 12(%rdx), %rcx movslq %r13d, %rax imulq %rcx, %rax shlq $2, %rax addq (%rdx), %rax xorl %ecx, %ecx movaps .LCPI26_6(%rip), %xmm1 # xmm1 = [NaN,NaN,NaN,NaN] movsd .LCPI26_7(%rip), %xmm2 # xmm2 = mem[0],zero .LBB26_30: # Parent Loop BB26_23 Depth=1 # => This Inner Loop Header: Depth=2 xorps %xmm0, %xmm0 cvtsi2ssl 96(%rsp,%rcx,4), %xmm0 subss (%rax,%rcx,4), %xmm0 andps %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 xorl %edx, %edx xorl %esi, %esi ucomisd %xmm0, %xmm2 seta %dl setbe %sil addl %esi, %r12d addl %edx, %ebp incq %rcx cmpq $32, %rcx jne .LBB26_30 # %bb.31: # in Loop: Header=BB26_23 Depth=1 incl %ebx addl $32, %r13d cmpl 32(%rsp), %ebx # 4-byte Folded Reload jne .LBB26_23 .LBB26_32: # %._crit_edge213 xorps %xmm0, %xmm0 cvtsi2ss %ebp, %xmm0 addl %ebp, %r12d xorps %xmm1, %xmm1 cvtsi2ss %r12d, %xmm1 divss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 mulsd .LCPI26_8(%rip), %xmm0 movl $.L.str.20, %edi movb $1, %al callq printf movl $.Lstr.3, %edi callq puts@PLT callq hipDeviceReset callq clock subq 72(%rsp), %rax # 8-byte Folded Reload xorps %xmm0, %xmm0 cvtsi2sd %rax, %xmm0 divsd .LCPI26_1(%rip), %xmm0 movl $.L.str.22, %edi movb $1, %al callq printf xorl %eax, %eax addq $360, %rsp # imm = 0x168 .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end26: .size main, .Lfunc_end26-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB27_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB27_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z14MatrixSubtractP8Vector2DS0_S0_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z19MatrixProductSharedP8Vector2DS0_S0_, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z23TransposeVector2DSharedP8Vector2DS0_, %esi movl $.L__unnamed_3, %edx movl $.L__unnamed_3, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z15DisplayVector2DP8Vector2D, %esi movl $.L__unnamed_4, %edx movl $.L__unnamed_4, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z5Sum2DP8Vector2D, %esi movl $.L__unnamed_5, %edx movl $.L__unnamed_5, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z8ArgMax2DP8Vector2D, %esi movl $.L__unnamed_6, %edx movl $.L__unnamed_6, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z7SoftmaxP8Vector2DS0_, %esi movl $.L__unnamed_7, %edx movl $.L__unnamed_7, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z10PointerSetP8Vector2DS0_ii, %esi movl $.L__unnamed_8, %edx movl $.L__unnamed_8, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z13AddandSigmoidP8Vector2DS0_S0_, %esi movl $.L__unnamed_9, %edx movl $.L__unnamed_9, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z17AddandExponentialP8Vector2DS0_S0_, %esi movl $.L__unnamed_10, %edx movl $.L__unnamed_10, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z19LayerErrorCalculateP8Vector2DS0_S0_, %esi movl $.L__unnamed_11, %edx movl $.L__unnamed_11, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z17ApplyWeightChangeP8Vector2DfS0_, %esi movl $.L__unnamed_12, %edx movl $.L__unnamed_12, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z12Vector2DInfoP8Vector2D, %esi movl $.L__unnamed_13, %edx movl $.L__unnamed_13, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z25calculateCrossEntropyLossP8Vector2DS0_S0_, %esi movl $.L__unnamed_14, %edx movl $.L__unnamed_14, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $0, 8(%rsp) movl $0, (%rsp) movl $error_sum, %esi movl $.L__unnamed_15, %edx movl $.L__unnamed_15, %ecx movl $128, %r9d movq %rbx, %rdi xorl %r8d, %r8d callq __hipRegisterVar movl $0, 8(%rsp) movl $0, (%rsp) movl $arg_max_result, %esi movl $.L__unnamed_16, %edx movl $.L__unnamed_16, %ecx movl $128, %r9d movq %rbx, %rdi xorl %r8d, %r8d callq __hipRegisterVar movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end27: .size __hip_module_ctor, .Lfunc_end27-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB28_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB28_2: retq .Lfunc_end28: .size __hip_module_dtor, .Lfunc_end28-__hip_module_dtor .cfi_endproc # -- End function .type learning_rate,@object # @learning_rate .data .globl learning_rate .p2align 2, 0x0 learning_rate: .long 0x38d1b717 # float 9.99999974E-5 .size learning_rate, 4 .type device_matrix_location,@object # @device_matrix_location .bss .globl device_matrix_location .p2align 3, 0x0 device_matrix_location: .quad 0 .size device_matrix_location, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "Error: %s:%d, " .size .L.str, 15 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "/home/ubuntu/Datasets/stackv2/train-structured-repos-hip-sm89/SaimSUNEL/MLPForRegressionandClassification/master/GPUCodes/Optimized/OptimizedOneHiddenClassification32Batch.hip" .size .L.str.1, 176 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "code:%d, reason: %s\n" .size .L.str.2, 21 .type _Z14MatrixSubtractP8Vector2DS0_S0_,@object # @_Z14MatrixSubtractP8Vector2DS0_S0_ .section .rodata,"a",@progbits .globl _Z14MatrixSubtractP8Vector2DS0_S0_ .p2align 3, 0x0 _Z14MatrixSubtractP8Vector2DS0_S0_: .quad _Z29__device_stub__MatrixSubtractP8Vector2DS0_S0_ .size _Z14MatrixSubtractP8Vector2DS0_S0_, 8 .type _Z19MatrixProductSharedP8Vector2DS0_S0_,@object # @_Z19MatrixProductSharedP8Vector2DS0_S0_ .globl _Z19MatrixProductSharedP8Vector2DS0_S0_ .p2align 3, 0x0 _Z19MatrixProductSharedP8Vector2DS0_S0_: .quad _Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_ .size _Z19MatrixProductSharedP8Vector2DS0_S0_, 8 .type _Z23TransposeVector2DSharedP8Vector2DS0_,@object # @_Z23TransposeVector2DSharedP8Vector2DS0_ .globl _Z23TransposeVector2DSharedP8Vector2DS0_ .p2align 3, 0x0 _Z23TransposeVector2DSharedP8Vector2DS0_: .quad _Z38__device_stub__TransposeVector2DSharedP8Vector2DS0_ .size _Z23TransposeVector2DSharedP8Vector2DS0_, 8 .type _Z15DisplayVector2DP8Vector2D,@object # @_Z15DisplayVector2DP8Vector2D .globl _Z15DisplayVector2DP8Vector2D .p2align 3, 0x0 _Z15DisplayVector2DP8Vector2D: .quad _Z30__device_stub__DisplayVector2DP8Vector2D .size _Z15DisplayVector2DP8Vector2D, 8 .type error_sum,@object # @error_sum .local error_sum .comm error_sum,128,16 .type _Z5Sum2DP8Vector2D,@object # @_Z5Sum2DP8Vector2D .globl _Z5Sum2DP8Vector2D .p2align 3, 0x0 _Z5Sum2DP8Vector2D: .quad _Z20__device_stub__Sum2DP8Vector2D .size _Z5Sum2DP8Vector2D, 8 .type arg_max_result,@object # @arg_max_result .local arg_max_result .comm arg_max_result,128,16 .type _Z8ArgMax2DP8Vector2D,@object # @_Z8ArgMax2DP8Vector2D .globl _Z8ArgMax2DP8Vector2D .p2align 3, 0x0 _Z8ArgMax2DP8Vector2D: .quad _Z23__device_stub__ArgMax2DP8Vector2D .size _Z8ArgMax2DP8Vector2D, 8 .type _Z7SoftmaxP8Vector2DS0_,@object # @_Z7SoftmaxP8Vector2DS0_ .globl _Z7SoftmaxP8Vector2DS0_ .p2align 3, 0x0 _Z7SoftmaxP8Vector2DS0_: .quad _Z22__device_stub__SoftmaxP8Vector2DS0_ .size _Z7SoftmaxP8Vector2DS0_, 8 .type _Z10PointerSetP8Vector2DS0_ii,@object # @_Z10PointerSetP8Vector2DS0_ii .globl _Z10PointerSetP8Vector2DS0_ii .p2align 3, 0x0 _Z10PointerSetP8Vector2DS0_ii: .quad _Z25__device_stub__PointerSetP8Vector2DS0_ii .size _Z10PointerSetP8Vector2DS0_ii, 8 .type .L.str.4,@object # @.str.4 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.4: .asciz "%f, " .size .L.str.4, 5 .type .L.str.5,@object # @.str.5 .L.str.5: .asciz "%f], \n" .size .L.str.5, 7 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz "\b\b\b]" .size .L.str.6, 5 .type _Z13AddandSigmoidP8Vector2DS0_S0_,@object # @_Z13AddandSigmoidP8Vector2DS0_S0_ .section .rodata,"a",@progbits .globl _Z13AddandSigmoidP8Vector2DS0_S0_ .p2align 3, 0x0 _Z13AddandSigmoidP8Vector2DS0_S0_: .quad _Z28__device_stub__AddandSigmoidP8Vector2DS0_S0_ .size _Z13AddandSigmoidP8Vector2DS0_S0_, 8 .type _Z17AddandExponentialP8Vector2DS0_S0_,@object # @_Z17AddandExponentialP8Vector2DS0_S0_ .globl _Z17AddandExponentialP8Vector2DS0_S0_ .p2align 3, 0x0 _Z17AddandExponentialP8Vector2DS0_S0_: .quad _Z32__device_stub__AddandExponentialP8Vector2DS0_S0_ .size _Z17AddandExponentialP8Vector2DS0_S0_, 8 .type _Z19LayerErrorCalculateP8Vector2DS0_S0_,@object # @_Z19LayerErrorCalculateP8Vector2DS0_S0_ .globl _Z19LayerErrorCalculateP8Vector2DS0_S0_ .p2align 3, 0x0 _Z19LayerErrorCalculateP8Vector2DS0_S0_: .quad _Z34__device_stub__LayerErrorCalculateP8Vector2DS0_S0_ .size _Z19LayerErrorCalculateP8Vector2DS0_S0_, 8 .type _Z17ApplyWeightChangeP8Vector2DfS0_,@object # @_Z17ApplyWeightChangeP8Vector2DfS0_ .globl _Z17ApplyWeightChangeP8Vector2DfS0_ .p2align 3, 0x0 _Z17ApplyWeightChangeP8Vector2DfS0_: .quad _Z32__device_stub__ApplyWeightChangeP8Vector2DfS0_ .size _Z17ApplyWeightChangeP8Vector2DfS0_, 8 .type _Z12Vector2DInfoP8Vector2D,@object # @_Z12Vector2DInfoP8Vector2D .globl _Z12Vector2DInfoP8Vector2D .p2align 3, 0x0 _Z12Vector2DInfoP8Vector2D: .quad _Z27__device_stub__Vector2DInfoP8Vector2D .size _Z12Vector2DInfoP8Vector2D, 8 .type _Z25calculateCrossEntropyLossP8Vector2DS0_S0_,@object # @_Z25calculateCrossEntropyLossP8Vector2DS0_S0_ .globl _Z25calculateCrossEntropyLossP8Vector2DS0_S0_ .p2align 3, 0x0 _Z25calculateCrossEntropyLossP8Vector2DS0_S0_: .quad _Z40__device_stub__calculateCrossEntropyLossP8Vector2DS0_S0_ .size _Z25calculateCrossEntropyLossP8Vector2DS0_S0_, 8 .type w1,@object # @w1 .bss .globl w1 .p2align 3, 0x0 w1: .quad 0 .size w1, 8 .type w2,@object # @w2 .globl w2 .p2align 3, 0x0 w2: .quad 0 .size w2, 8 .type b1,@object # @b1 .globl b1 .p2align 3, 0x0 b1: .quad 0 .size b1, 8 .type b2,@object # @b2 .globl b2 .p2align 3, 0x0 b2: .quad 0 .size b2, 8 .type output_1,@object # @output_1 .globl output_1 .p2align 3, 0x0 output_1: .quad 0 .size output_1, 8 .type output_2,@object # @output_2 .globl output_2 .p2align 3, 0x0 output_2: .quad 0 .size output_2, 8 .type bias_result_1,@object # @bias_result_1 .globl bias_result_1 .p2align 3, 0x0 bias_result_1: .quad 0 .size bias_result_1, 8 .type bias_result_2,@object # @bias_result_2 .globl bias_result_2 .p2align 3, 0x0 bias_result_2: .quad 0 .size bias_result_2, 8 .type ones,@object # @ones .globl ones .p2align 3, 0x0 ones: .quad 0 .size ones, 8 .type ones_transpose,@object # @ones_transpose .globl ones_transpose .p2align 3, 0x0 ones_transpose: .quad 0 .size ones_transpose, 8 .type layer_2_error,@object # @layer_2_error .globl layer_2_error .p2align 3, 0x0 layer_2_error: .quad 0 .size layer_2_error, 8 .type layer_1_error,@object # @layer_1_error .globl layer_1_error .p2align 3, 0x0 layer_1_error: .quad 0 .size layer_1_error, 8 .type w1_update,@object # @w1_update .globl w1_update .p2align 3, 0x0 w1_update: .quad 0 .size w1_update, 8 .type w2_update,@object # @w2_update .globl w2_update .p2align 3, 0x0 w2_update: .quad 0 .size w2_update, 8 .type b1_update,@object # @b1_update .globl b1_update .p2align 3, 0x0 b1_update: .quad 0 .size b1_update, 8 .type b2_update,@object # @b2_update .globl b2_update .p2align 3, 0x0 b2_update: .quad 0 .size b2_update, 8 .type output_1_transpose,@object # @output_1_transpose .globl output_1_transpose .p2align 3, 0x0 output_1_transpose: .quad 0 .size output_1_transpose, 8 .type input_transpose,@object # @input_transpose .globl input_transpose .p2align 3, 0x0 input_transpose: .quad 0 .size input_transpose, 8 .type label_data,@object # @label_data .globl label_data .p2align 3, 0x0 label_data: .quad 0 .size label_data, 8 .type device_whole_label,@object # @device_whole_label .globl device_whole_label .p2align 3, 0x0 device_whole_label: .quad 0 .size device_whole_label, 8 .type device_whole_data,@object # @device_whole_data .globl device_whole_data .p2align 3, 0x0 device_whole_data: .quad 0 .size device_whole_data, 8 .type device_input,@object # @device_input .globl device_input .p2align 3, 0x0 device_input: .quad 0 .size device_input, 8 .type w2_transpose,@object # @w2_transpose .globl w2_transpose .p2align 3, 0x0 w2_transpose: .quad 0 .size w2_transpose, 8 .type scalar_minus,@object # @scalar_minus .globl scalar_minus .p2align 3, 0x0 scalar_minus: .quad 0 .size scalar_minus, 8 .type batch_data,@object # @batch_data .globl batch_data .p2align 3, 0x0 batch_data: .quad 0 .size batch_data, 8 .type batch_label,@object # @batch_label .globl batch_label .p2align 3, 0x0 batch_label: .quad 0 .size batch_label, 8 .type .L.str.7,@object # @.str.7 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.7: .asciz "text_data.dat" .size .L.str.7, 14 .type .L.str.8,@object # @.str.8 .L.str.8: .asciz "rb" .size .L.str.8, 3 .type .L.str.9,@object # @.str.9 .L.str.9: .asciz "Width : %d - Height : %d\n" .size .L.str.9, 26 .type .L.str.10,@object # @.str.10 .L.str.10: .asciz "label_data.dat" .size .L.str.10, 15 .type .L.str.11,@object # @.str.11 .L.str.11: .asciz "test_text_data.dat" .size .L.str.11, 19 .type .L.str.12,@object # @.str.12 .L.str.12: .asciz "test_label_data.dat" .size .L.str.12, 20 .type device_whole_test_data,@object # @device_whole_test_data .bss .globl device_whole_test_data .p2align 3, 0x0 device_whole_test_data: .quad 0 .size device_whole_test_data, 8 .type device_whole_test_label_data,@object # @device_whole_test_label_data .globl device_whole_test_label_data .p2align 3, 0x0 device_whole_test_label_data: .quad 0 .size device_whole_test_label_data, 8 .type new_iteration_count,@object # @new_iteration_count .globl new_iteration_count .p2align 2, 0x0 new_iteration_count: .long 0 # 0x0 .size new_iteration_count, 4 .type .L.str.14,@object # @.str.14 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.14: .asciz "\nITeration %d error %f \n" .size .L.str.14, 25 .type .L.str.15,@object # @.str.15 .L.str.15: .asciz "\nIteration %d - Whole data train time : %f\n\n" .size .L.str.15, 45 .type .L.str.17,@object # @.str.17 .L.str.17: .asciz "%d" .size .L.str.17, 3 .type .L.str.19,@object # @.str.19 .L.str.19: .asciz "\nWhole data train time : %f\n\n" .size .L.str.19, 30 .type .L.str.20,@object # @.str.20 .L.str.20: .asciz "\n\nAccuracy : %f" .size .L.str.20, 16 .type .L.str.22,@object # @.str.22 .L.str.22: .asciz "Program execution time : %f\n\n" .size .L.str.22, 30 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z14MatrixSubtractP8Vector2DS0_S0_" .size .L__unnamed_1, 35 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_Z19MatrixProductSharedP8Vector2DS0_S0_" .size .L__unnamed_2, 40 .type .L__unnamed_3,@object # @2 .L__unnamed_3: .asciz "_Z23TransposeVector2DSharedP8Vector2DS0_" .size .L__unnamed_3, 41 .type .L__unnamed_4,@object # @3 .L__unnamed_4: .asciz "_Z15DisplayVector2DP8Vector2D" .size .L__unnamed_4, 30 .type .L__unnamed_5,@object # @4 .L__unnamed_5: .asciz "_Z5Sum2DP8Vector2D" .size .L__unnamed_5, 19 .type .L__unnamed_6,@object # @5 .L__unnamed_6: .asciz "_Z8ArgMax2DP8Vector2D" .size .L__unnamed_6, 22 .type .L__unnamed_7,@object # @6 .L__unnamed_7: .asciz "_Z7SoftmaxP8Vector2DS0_" .size .L__unnamed_7, 24 .type .L__unnamed_8,@object # @7 .L__unnamed_8: .asciz "_Z10PointerSetP8Vector2DS0_ii" .size .L__unnamed_8, 30 .type .L__unnamed_9,@object # @8 .L__unnamed_9: .asciz "_Z13AddandSigmoidP8Vector2DS0_S0_" .size .L__unnamed_9, 34 .type .L__unnamed_10,@object # @9 .L__unnamed_10: .asciz "_Z17AddandExponentialP8Vector2DS0_S0_" .size .L__unnamed_10, 38 .type .L__unnamed_11,@object # @10 .L__unnamed_11: .asciz "_Z19LayerErrorCalculateP8Vector2DS0_S0_" .size .L__unnamed_11, 40 .type .L__unnamed_12,@object # @11 .L__unnamed_12: .asciz "_Z17ApplyWeightChangeP8Vector2DfS0_" .size .L__unnamed_12, 36 .type .L__unnamed_13,@object # @12 .L__unnamed_13: .asciz "_Z12Vector2DInfoP8Vector2D" .size .L__unnamed_13, 27 .type .L__unnamed_14,@object # @13 .L__unnamed_14: .asciz "_Z25calculateCrossEntropyLossP8Vector2DS0_S0_" .size .L__unnamed_14, 46 .type .L__unnamed_15,@object # @14 .L__unnamed_15: .asciz "error_sum" .size .L__unnamed_15, 10 .type .L__unnamed_16,@object # @15 .L__unnamed_16: .asciz "arg_max_result" .size .L__unnamed_16, 15 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "\nData loaded..." .size .Lstr, 16 .type .Lstr.1,@object # @str.1 .Lstr.1: .asciz "\nNew iteration count : " .size .Lstr.1, 24 .type .Lstr.2,@object # @str.2 .Lstr.2: .asciz "\nTraining has finished..." .size .Lstr.2, 26 .type .Lstr.3,@object # @str.3 .Lstr.3: .asciz "\nTamam" .size .Lstr.3, 7 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z29__device_stub__MatrixSubtractP8Vector2DS0_S0_ .addrsig_sym _Z34__device_stub__MatrixProductSharedP8Vector2DS0_S0_ .addrsig_sym _Z38__device_stub__TransposeVector2DSharedP8Vector2DS0_ .addrsig_sym _Z30__device_stub__DisplayVector2DP8Vector2D .addrsig_sym _Z20__device_stub__Sum2DP8Vector2D .addrsig_sym _Z23__device_stub__ArgMax2DP8Vector2D .addrsig_sym _Z22__device_stub__SoftmaxP8Vector2DS0_ .addrsig_sym _Z25__device_stub__PointerSetP8Vector2DS0_ii .addrsig_sym _Z28__device_stub__AddandSigmoidP8Vector2DS0_S0_ .addrsig_sym _Z32__device_stub__AddandExponentialP8Vector2DS0_S0_ .addrsig_sym _Z34__device_stub__LayerErrorCalculateP8Vector2DS0_S0_ .addrsig_sym _Z32__device_stub__ApplyWeightChangeP8Vector2DfS0_ .addrsig_sym _Z27__device_stub__Vector2DInfoP8Vector2D .addrsig_sym _Z40__device_stub__calculateCrossEntropyLossP8Vector2DS0_S0_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z14MatrixSubtractP8Vector2DS0_S0_ .addrsig_sym _Z19MatrixProductSharedP8Vector2DS0_S0_ .addrsig_sym _Z23TransposeVector2DSharedP8Vector2DS0_ .addrsig_sym _Z15DisplayVector2DP8Vector2D .addrsig_sym error_sum .addrsig_sym _Z5Sum2DP8Vector2D .addrsig_sym arg_max_result .addrsig_sym _Z8ArgMax2DP8Vector2D .addrsig_sym _Z7SoftmaxP8Vector2DS0_ .addrsig_sym _Z10PointerSetP8Vector2DS0_ii .addrsig_sym _Z13AddandSigmoidP8Vector2DS0_S0_ .addrsig_sym _Z17AddandExponentialP8Vector2DS0_S0_ .addrsig_sym _Z19LayerErrorCalculateP8Vector2DS0_S0_ .addrsig_sym _Z17ApplyWeightChangeP8Vector2DfS0_ .addrsig_sym _Z12Vector2DInfoP8Vector2D .addrsig_sym _Z25calculateCrossEntropyLossP8Vector2DS0_S0_ .addrsig_sym new_iteration_count .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .p2align 2 ; -- Begin function __ockl_printf_append_string_n .type __ockl_printf_append_string_n,@function __ockl_printf_append_string_n: ; @__ockl_printf_append_string_n ; %bb.0: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) v_dual_mov_b32 v8, v3 :: v_dual_mov_b32 v7, v2 v_or_b32_e32 v2, 2, v0 v_cmp_eq_u32_e64 s0, 0, v6 s_mov_b32 s11, 0 s_delay_alu instid0(VALU_DEP_1) v_cndmask_b32_e64 v10, v2, v0, s0 s_mov_b32 s0, exec_lo v_cmpx_ne_u64_e32 0, v[7:8] s_xor_b32 s10, exec_lo, s0 s_cbranch_execz .LBB0_87 ; %bb.1: s_load_b64 s[2:3], s[8:9], 0x50 v_dual_mov_b32 v11, 2 :: v_dual_and_b32 v6, 2, v10 v_mov_b32_e32 v30, 0 v_and_b32_e32 v0, -3, v10 v_mbcnt_lo_u32_b32 v33, -1, 0 v_mov_b32_e32 v12, 1 s_mov_b32 s12, 0 .LBB0_2: ; =>This Loop Header: Depth=1 ; Child Loop BB0_5 Depth 2 ; Child Loop BB0_13 Depth 2 ; Child Loop BB0_21 Depth 2 ; Child Loop BB0_29 Depth 2 ; Child Loop BB0_37 Depth 2 ; Child Loop BB0_45 Depth 2 ; Child Loop BB0_53 Depth 2 ; Child Loop BB0_61 Depth 2 ; Child Loop BB0_69 Depth 2 ; Child Loop BB0_75 Depth 2 ; Child Loop BB0_84 Depth 2 v_cmp_gt_u64_e32 vcc_lo, 56, v[4:5] ; implicit-def: $vgpr2_vgpr3 ; implicit-def: $sgpr4 s_mov_b32 s0, exec_lo v_dual_cndmask_b32 v32, 0, v5 :: v_dual_cndmask_b32 v31, 56, v4 s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_u32_e32 8, v31 s_xor_b32 s1, exec_lo, s0 s_cbranch_execz .LBB0_8 ; %bb.3: ; in Loop: Header=BB0_2 Depth=1 s_waitcnt vmcnt(0) v_mov_b32_e32 v2, 0 v_mov_b32_e32 v3, 0 s_mov_b32 s6, exec_lo v_cmpx_ne_u32_e32 0, v31 s_cbranch_execz .LBB0_7 ; %bb.4: ; %.preheader31.preheader ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v2, 0 v_lshlrev_b64 v[9:10], 3, v[31:32] v_dual_mov_b32 v3, 0 :: v_dual_mov_b32 v14, v8 v_mov_b32_e32 v13, v7 s_mov_b64 s[4:5], 0 s_mov_b32 s7, 0 .LBB0_5: ; %.preheader31 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 flat_load_u8 v10, v[13:14] v_mov_b32_e32 v16, s11 v_add_co_u32 v13, vcc_lo, v13, 1 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v14, vcc_lo s_waitcnt vmcnt(0) lgkmcnt(0) v_and_b32_e32 v15, 0xffff, v10 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_2) v_lshlrev_b64 v[15:16], s4, v[15:16] s_add_u32 s4, s4, 8 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e64 s0, s4, v9 v_or_b32_e32 v3, v16, v3 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_or_b32_e32 v2, v15, v2 s_or_b32 s7, s0, s7 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s7 s_cbranch_execnz .LBB0_5 ; %bb.6: ; %Flow232 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s7 .LBB0_7: ; %Flow234 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s6 s_mov_b32 s4, 0 .LBB0_8: ; %Flow236 ; in Loop: Header=BB0_2 Depth=1 s_or_saveexec_b32 s0, s1 v_dual_mov_b32 v15, s4 :: v_dual_mov_b32 v10, v8 v_mov_b32_e32 v9, v7 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB0_10 ; %bb.9: ; in Loop: Header=BB0_2 Depth=1 s_waitcnt vmcnt(0) s_clause 0x5 flat_load_u8 v2, v[7:8] flat_load_u8 v3, v[7:8] offset:1 flat_load_u8 v9, v[7:8] offset:2 flat_load_u8 v10, v[7:8] offset:3 flat_load_u8 v13, v[7:8] offset:5 flat_load_u8 v14, v[7:8] offset:4 v_mov_b32_e32 v16, v30 s_waitcnt vmcnt(5) lgkmcnt(0) v_and_b32_e32 v2, 0xffff, v2 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v3, 8, v3 s_clause 0x1 flat_load_u8 v15, v[7:8] offset:7 flat_load_d16_hi_u8 v16, v[7:8] offset:6 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v9, 16, v9 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v10, 24, v10 v_or_b32_e32 v2, v3, v2 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v3, 8, v13 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_or3_b32 v2, v2, v9, v10 s_waitcnt vmcnt(2) v_or3_b32 v3, 0, v14, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v2, v2, 0, 0 v_or3_b32 v2, v2, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v9, 24, v15 v_add_nc_u32_e32 v15, -8, v31 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_2) v_or3_b32 v3, v3, v16, v9 v_add_co_u32 v9, vcc_lo, v7, 8 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v8, vcc_lo .LBB0_10: ; %.loopexit32 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 ; implicit-def: $vgpr13_vgpr14 ; implicit-def: $sgpr1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v15 s_xor_b32 s6, exec_lo, s0 s_cbranch_execz .LBB0_16 ; %bb.11: ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v13, 0 v_mov_b32_e32 v14, 0 s_mov_b32 s7, exec_lo v_cmpx_ne_u32_e32 0, v15 s_cbranch_execz .LBB0_15 ; %bb.12: ; %.preheader29.preheader ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v13, 0 v_mov_b32_e32 v14, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s13, 0 s_mov_b64 s[4:5], 0 .LBB0_13: ; %.preheader29 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) v_add_co_u32 v16, vcc_lo, v9, s4 v_add_co_ci_u32_e32 v17, vcc_lo, s5, v10, vcc_lo s_add_u32 s4, s4, 1 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e32 vcc_lo, s4, v15 flat_load_u8 v16, v[16:17] s_waitcnt vmcnt(0) lgkmcnt(0) v_dual_mov_b32 v17, s11 :: v_dual_and_b32 v16, 0xffff, v16 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[16:17], s0, v[16:17] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s13, vcc_lo, s13 v_or_b32_e32 v14, v17, v14 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v13, v16, v13 s_and_not1_b32 exec_lo, exec_lo, s13 s_cbranch_execnz .LBB0_13 ; %bb.14: ; %Flow227 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s13 .LBB0_15: ; %Flow229 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 s_mov_b32 s1, 0 ; implicit-def: $vgpr15 .LBB0_16: ; %Flow231 ; in Loop: Header=BB0_2 Depth=1 s_or_saveexec_b32 s0, s6 v_mov_b32_e32 v17, s1 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB0_18 ; %bb.17: ; in Loop: Header=BB0_2 Depth=1 s_clause 0x5 flat_load_u8 v13, v[9:10] flat_load_u8 v14, v[9:10] offset:1 flat_load_u8 v16, v[9:10] offset:2 flat_load_u8 v17, v[9:10] offset:3 flat_load_u8 v18, v[9:10] offset:5 flat_load_u8 v19, v[9:10] offset:4 s_waitcnt vmcnt(5) lgkmcnt(0) v_dual_mov_b32 v20, v30 :: v_dual_and_b32 v13, 0xffff, v13 s_clause 0x1 flat_load_u8 v21, v[9:10] offset:7 flat_load_d16_hi_u8 v20, v[9:10] offset:6 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v14, 8, v14 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v16, 16, v16 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v17, 24, v17 v_add_co_u32 v9, vcc_lo, v9, 8 v_or_b32_e32 v13, v14, v13 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v14, 8, v18 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v10, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_or3_b32 v13, v13, v16, v17 s_waitcnt vmcnt(2) v_or3_b32 v14, 0, v19, v14 v_add_nc_u32_e32 v17, -8, v15 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v13, v13, 0, 0 v_or3_b32 v13, v13, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v16, 24, v21 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v14, v14, v20, v16 .LBB0_18: ; %.loopexit30 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 ; implicit-def: $sgpr1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v17 s_xor_b32 s6, exec_lo, s0 s_cbranch_execz .LBB0_24 ; %bb.19: ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v15, 0 v_mov_b32_e32 v16, 0 s_mov_b32 s7, exec_lo v_cmpx_ne_u32_e32 0, v17 s_cbranch_execz .LBB0_23 ; %bb.20: ; %.preheader27.preheader ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v15, 0 v_mov_b32_e32 v16, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s13, 0 s_mov_b64 s[4:5], 0 .LBB0_21: ; %.preheader27 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) v_add_co_u32 v18, vcc_lo, v9, s4 v_add_co_ci_u32_e32 v19, vcc_lo, s5, v10, vcc_lo s_add_u32 s4, s4, 1 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e32 vcc_lo, s4, v17 flat_load_u8 v18, v[18:19] s_waitcnt vmcnt(0) lgkmcnt(0) v_dual_mov_b32 v19, s11 :: v_dual_and_b32 v18, 0xffff, v18 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[18:19], s0, v[18:19] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s13, vcc_lo, s13 v_or_b32_e32 v16, v19, v16 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v15, v18, v15 s_and_not1_b32 exec_lo, exec_lo, s13 s_cbranch_execnz .LBB0_21 ; %bb.22: ; %Flow222 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s13 .LBB0_23: ; %Flow224 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 s_mov_b32 s1, 0 ; implicit-def: $vgpr17 .LBB0_24: ; %Flow226 ; in Loop: Header=BB0_2 Depth=1 s_or_saveexec_b32 s0, s6 v_mov_b32_e32 v19, s1 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB0_26 ; %bb.25: ; in Loop: Header=BB0_2 Depth=1 s_clause 0x5 flat_load_u8 v15, v[9:10] flat_load_u8 v16, v[9:10] offset:1 flat_load_u8 v18, v[9:10] offset:2 flat_load_u8 v19, v[9:10] offset:3 flat_load_u8 v20, v[9:10] offset:5 flat_load_u8 v21, v[9:10] offset:4 s_waitcnt vmcnt(5) lgkmcnt(0) v_dual_mov_b32 v22, v30 :: v_dual_and_b32 v15, 0xffff, v15 s_clause 0x1 flat_load_u8 v23, v[9:10] offset:7 flat_load_d16_hi_u8 v22, v[9:10] offset:6 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v16, 8, v16 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v18, 16, v18 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v19, 24, v19 v_add_co_u32 v9, vcc_lo, v9, 8 v_or_b32_e32 v15, v16, v15 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v16, 8, v20 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v10, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_or3_b32 v15, v15, v18, v19 s_waitcnt vmcnt(2) v_or3_b32 v16, 0, v21, v16 v_add_nc_u32_e32 v19, -8, v17 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v15, v15, 0, 0 v_or3_b32 v15, v15, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v18, 24, v23 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v16, v16, v22, v18 .LBB0_26: ; %.loopexit28 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 ; implicit-def: $vgpr17_vgpr18 ; implicit-def: $sgpr1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v19 s_xor_b32 s6, exec_lo, s0 s_cbranch_execz .LBB0_32 ; %bb.27: ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v17, 0 v_mov_b32_e32 v18, 0 s_mov_b32 s7, exec_lo v_cmpx_ne_u32_e32 0, v19 s_cbranch_execz .LBB0_31 ; %bb.28: ; %.preheader25.preheader ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v17, 0 v_mov_b32_e32 v18, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s13, 0 s_mov_b64 s[4:5], 0 .LBB0_29: ; %.preheader25 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) v_add_co_u32 v20, vcc_lo, v9, s4 v_add_co_ci_u32_e32 v21, vcc_lo, s5, v10, vcc_lo s_add_u32 s4, s4, 1 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e32 vcc_lo, s4, v19 flat_load_u8 v20, v[20:21] s_waitcnt vmcnt(0) lgkmcnt(0) v_dual_mov_b32 v21, s11 :: v_dual_and_b32 v20, 0xffff, v20 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[20:21], s0, v[20:21] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s13, vcc_lo, s13 v_or_b32_e32 v18, v21, v18 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v17, v20, v17 s_and_not1_b32 exec_lo, exec_lo, s13 s_cbranch_execnz .LBB0_29 ; %bb.30: ; %Flow217 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s13 .LBB0_31: ; %Flow219 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 s_mov_b32 s1, 0 ; implicit-def: $vgpr19 .LBB0_32: ; %Flow221 ; in Loop: Header=BB0_2 Depth=1 s_or_saveexec_b32 s0, s6 v_mov_b32_e32 v21, s1 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB0_34 ; %bb.33: ; in Loop: Header=BB0_2 Depth=1 s_clause 0x5 flat_load_u8 v17, v[9:10] flat_load_u8 v18, v[9:10] offset:1 flat_load_u8 v20, v[9:10] offset:2 flat_load_u8 v21, v[9:10] offset:3 flat_load_u8 v22, v[9:10] offset:5 flat_load_u8 v23, v[9:10] offset:4 s_waitcnt vmcnt(5) lgkmcnt(0) v_dual_mov_b32 v24, v30 :: v_dual_and_b32 v17, 0xffff, v17 s_clause 0x1 flat_load_u8 v25, v[9:10] offset:7 flat_load_d16_hi_u8 v24, v[9:10] offset:6 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v18, 8, v18 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v20, 16, v20 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v21, 24, v21 v_add_co_u32 v9, vcc_lo, v9, 8 v_or_b32_e32 v17, v18, v17 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v18, 8, v22 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v10, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_or3_b32 v17, v17, v20, v21 s_waitcnt vmcnt(2) v_or3_b32 v18, 0, v23, v18 v_add_nc_u32_e32 v21, -8, v19 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v17, v17, 0, 0 v_or3_b32 v17, v17, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v20, 24, v25 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v18, v18, v24, v20 .LBB0_34: ; %.loopexit26 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 ; implicit-def: $sgpr1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v21 s_xor_b32 s6, exec_lo, s0 s_cbranch_execz .LBB0_40 ; %bb.35: ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v19, 0 v_mov_b32_e32 v20, 0 s_mov_b32 s7, exec_lo v_cmpx_ne_u32_e32 0, v21 s_cbranch_execz .LBB0_39 ; %bb.36: ; %.preheader23.preheader ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v19, 0 v_mov_b32_e32 v20, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s13, 0 s_mov_b64 s[4:5], 0 .LBB0_37: ; %.preheader23 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) v_add_co_u32 v22, vcc_lo, v9, s4 v_add_co_ci_u32_e32 v23, vcc_lo, s5, v10, vcc_lo s_add_u32 s4, s4, 1 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e32 vcc_lo, s4, v21 flat_load_u8 v22, v[22:23] s_waitcnt vmcnt(0) lgkmcnt(0) v_dual_mov_b32 v23, s11 :: v_dual_and_b32 v22, 0xffff, v22 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[22:23], s0, v[22:23] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s13, vcc_lo, s13 v_or_b32_e32 v20, v23, v20 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v19, v22, v19 s_and_not1_b32 exec_lo, exec_lo, s13 s_cbranch_execnz .LBB0_37 ; %bb.38: ; %Flow212 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s13 .LBB0_39: ; %Flow214 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 s_mov_b32 s1, 0 ; implicit-def: $vgpr21 .LBB0_40: ; %Flow216 ; in Loop: Header=BB0_2 Depth=1 s_or_saveexec_b32 s0, s6 v_mov_b32_e32 v23, s1 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB0_42 ; %bb.41: ; in Loop: Header=BB0_2 Depth=1 s_clause 0x5 flat_load_u8 v19, v[9:10] flat_load_u8 v20, v[9:10] offset:1 flat_load_u8 v22, v[9:10] offset:2 flat_load_u8 v23, v[9:10] offset:3 flat_load_u8 v24, v[9:10] offset:5 flat_load_u8 v25, v[9:10] offset:4 s_waitcnt vmcnt(5) lgkmcnt(0) v_dual_mov_b32 v26, v30 :: v_dual_and_b32 v19, 0xffff, v19 s_clause 0x1 flat_load_u8 v27, v[9:10] offset:7 flat_load_d16_hi_u8 v26, v[9:10] offset:6 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v20, 8, v20 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v22, 16, v22 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v23, 24, v23 v_add_co_u32 v9, vcc_lo, v9, 8 v_or_b32_e32 v19, v20, v19 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v20, 8, v24 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v10, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_or3_b32 v19, v19, v22, v23 s_waitcnt vmcnt(2) v_or3_b32 v20, 0, v25, v20 v_add_nc_u32_e32 v23, -8, v21 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v19, v19, 0, 0 v_or3_b32 v19, v19, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v22, 24, v27 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v20, v20, v26, v22 .LBB0_42: ; %.loopexit24 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 ; implicit-def: $vgpr21_vgpr22 ; implicit-def: $sgpr1 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v23 s_xor_b32 s6, exec_lo, s0 s_cbranch_execz .LBB0_48 ; %bb.43: ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v21, 0 v_mov_b32_e32 v22, 0 s_mov_b32 s7, exec_lo v_cmpx_ne_u32_e32 0, v23 s_cbranch_execz .LBB0_47 ; %bb.44: ; %.preheader21.preheader ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v21, 0 v_mov_b32_e32 v22, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s13, 0 s_mov_b64 s[4:5], 0 .LBB0_45: ; %.preheader21 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) v_add_co_u32 v24, vcc_lo, v9, s4 v_add_co_ci_u32_e32 v25, vcc_lo, s5, v10, vcc_lo s_add_u32 s4, s4, 1 s_addc_u32 s5, s5, 0 v_cmp_eq_u32_e32 vcc_lo, s4, v23 flat_load_u8 v24, v[24:25] s_waitcnt vmcnt(0) lgkmcnt(0) v_dual_mov_b32 v25, s11 :: v_dual_and_b32 v24, 0xffff, v24 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[24:25], s0, v[24:25] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s13, vcc_lo, s13 v_or_b32_e32 v22, v25, v22 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v21, v24, v21 s_and_not1_b32 exec_lo, exec_lo, s13 s_cbranch_execnz .LBB0_45 ; %bb.46: ; %Flow207 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s13 .LBB0_47: ; %Flow209 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s7 s_mov_b32 s1, 0 ; implicit-def: $vgpr23 .LBB0_48: ; %Flow211 ; in Loop: Header=BB0_2 Depth=1 s_or_saveexec_b32 s0, s6 v_mov_b32_e32 v25, s1 s_xor_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB0_50 ; %bb.49: ; in Loop: Header=BB0_2 Depth=1 s_clause 0x5 flat_load_u8 v21, v[9:10] flat_load_u8 v22, v[9:10] offset:1 flat_load_u8 v24, v[9:10] offset:2 flat_load_u8 v25, v[9:10] offset:3 flat_load_u8 v26, v[9:10] offset:5 flat_load_u8 v27, v[9:10] offset:4 s_waitcnt vmcnt(5) lgkmcnt(0) v_dual_mov_b32 v28, v30 :: v_dual_and_b32 v21, 0xffff, v21 s_clause 0x1 flat_load_u8 v29, v[9:10] offset:7 flat_load_d16_hi_u8 v28, v[9:10] offset:6 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v22, 8, v22 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v24, 16, v24 s_waitcnt vmcnt(4) v_lshlrev_b32_e32 v25, 24, v25 v_add_co_u32 v9, vcc_lo, v9, 8 v_or_b32_e32 v21, v22, v21 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v22, 8, v26 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v10, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_or3_b32 v21, v21, v24, v25 s_waitcnt vmcnt(2) v_or3_b32 v22, 0, v27, v22 v_add_nc_u32_e32 v25, -8, v23 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_or3_b32 v21, v21, 0, 0 v_or3_b32 v21, v21, 0, 0 s_waitcnt vmcnt(1) lgkmcnt(1) v_lshlrev_b32_e32 v24, 24, v29 s_waitcnt vmcnt(0) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v22, v22, v28, v24 .LBB0_50: ; %.loopexit22 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s0, exec_lo v_cmpx_gt_u32_e32 8, v25 s_xor_b32 s4, exec_lo, s0 s_cbranch_execz .LBB0_56 ; %bb.51: ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v23, 0 v_mov_b32_e32 v24, 0 s_mov_b32 s5, exec_lo v_cmpx_ne_u32_e32 0, v25 s_cbranch_execz .LBB0_55 ; %bb.52: ; %.preheader.preheader ; in Loop: Header=BB0_2 Depth=1 v_mov_b32_e32 v23, 0 v_mov_b32_e32 v24, 0 s_mov_b64 s[0:1], 0 s_mov_b32 s6, 0 .LBB0_53: ; %.preheader ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 flat_load_u8 v26, v[9:10] v_mov_b32_e32 v27, s11 v_add_nc_u32_e32 v25, -1, v25 v_add_co_u32 v9, vcc_lo, v9, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v10, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_eq_u32_e32 vcc_lo, 0, v25 s_waitcnt vmcnt(0) lgkmcnt(0) v_and_b32_e32 v26, 0xffff, v26 v_lshlrev_b64 v[26:27], s0, v[26:27] s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 s_or_b32 s6, vcc_lo, s6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_or_b32_e32 v24, v27, v24 v_or_b32_e32 v23, v26, v23 s_and_not1_b32 exec_lo, exec_lo, s6 s_cbranch_execnz .LBB0_53 ; %bb.54: ; %Flow202 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s6 .LBB0_55: ; %Flow204 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s5 ; implicit-def: $vgpr9_vgpr10 .LBB0_56: ; %Flow206 ; in Loop: Header=BB0_2 Depth=1 s_and_not1_saveexec_b32 s0, s4 s_cbranch_execz .LBB0_58 ; %bb.57: ; in Loop: Header=BB0_2 Depth=1 s_clause 0x5 flat_load_u8 v23, v[9:10] flat_load_u8 v24, v[9:10] offset:1 flat_load_u8 v25, v[9:10] offset:2 flat_load_u8 v26, v[9:10] offset:3 flat_load_u8 v27, v[9:10] offset:5 flat_load_u8 v28, v[9:10] offset:4 v_mov_b32_e32 v29, v30 s_clause 0x1 flat_load_u8 v34, v[9:10] offset:7 flat_load_d16_hi_u8 v29, v[9:10] offset:6 s_waitcnt vmcnt(7) lgkmcnt(0) v_and_b32_e32 v9, 0xffff, v23 s_waitcnt vmcnt(6) v_lshlrev_b32_e32 v10, 8, v24 s_waitcnt vmcnt(5) v_lshlrev_b32_e32 v23, 16, v25 s_waitcnt vmcnt(3) v_lshlrev_b32_e32 v24, 8, v27 v_or_b32_e32 v9, v10, v9 v_lshlrev_b32_e32 v10, 24, v26 s_delay_alu instid0(VALU_DEP_1) v_or3_b32 v9, v9, v23, v10 s_waitcnt vmcnt(2) v_or3_b32 v10, 0, v28, v24 s_waitcnt vmcnt(1) v_lshlrev_b32_e32 v23, 24, v34 v_or3_b32 v9, v9, 0, 0 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_or3_b32 v24, v10, v29, v23 v_or3_b32 v23, v9, 0, 0 .LBB0_58: ; %.loopexit ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s0 v_mov_b32_e32 v29, v33 v_mov_b32_e32 v9, 0 v_mov_b32_e32 v10, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v29 v_cmp_eq_u32_e64 s0, s0, v29 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_64 ; %bb.59: ; in Loop: Header=BB0_2 Depth=1 s_waitcnt lgkmcnt(0) global_load_b64 v[27:28], v30, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[9:10], v30, s[2:3] offset:40 global_load_b64 v[25:26], v30, s[2:3] s_mov_b32 s4, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v10, v10, v28 v_and_b32_e32 v9, v9, v27 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v10, v10, 24 v_mul_hi_u32 v34, v9, 24 v_mul_lo_u32 v9, v9, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v10, v34, v10 s_waitcnt vmcnt(0) v_add_co_u32 v9, vcc_lo, v25, v9 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v10, vcc_lo, v26, v10, vcc_lo global_load_b64 v[25:26], v[9:10], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[9:10], v30, v[25:28], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[9:10], v[27:28] s_cbranch_execz .LBB0_63 ; %bb.60: ; %.preheader3.i.i19.preheader ; in Loop: Header=BB0_2 Depth=1 s_mov_b32 s5, 0 .LBB0_61: ; %.preheader3.i.i19 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 s_clause 0x1 global_load_b64 v[25:26], v30, s[2:3] offset:40 global_load_b64 v[34:35], v30, s[2:3] v_dual_mov_b32 v28, v10 :: v_dual_mov_b32 v27, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v25, v25, v27 s_waitcnt vmcnt(0) v_mad_u64_u32 v[9:10], null, v25, 24, v[34:35] v_and_b32_e32 v34, v26, v28 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[25:26], null, v34, 24, v[10:11] v_mov_b32_e32 v10, v25 global_load_b64 v[25:26], v[9:10], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[9:10], v30, v[25:28], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[27:28] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_61 ; %bb.62: ; %Flow199 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s5 .LBB0_63: ; %Flow201 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_64: ; %.loopexit4.i.i14 ; in Loop: Header=BB0_2 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[34:35], v30, s[2:3] offset:40 global_load_b128 v[25:28], v30, s[2:3] v_readfirstlane_b32 s4, v9 v_readfirstlane_b32 s5, v10 s_mov_b32 s15, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v34 v_readfirstlane_b32 s7, v35 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s13, s6, 24 s_mul_i32 s14, s6, 24 s_and_saveexec_b32 s16, s0 s_cbranch_execz .LBB0_66 ; %bb.65: ; in Loop: Header=BB0_2 Depth=1 s_add_i32 s17, s13, s1 s_waitcnt vmcnt(0) v_add_co_u32 v34, vcc_lo, v25, s14 v_add_co_ci_u32_e32 v35, vcc_lo, s17, v26, vcc_lo v_dual_mov_b32 v9, s15 :: v_dual_mov_b32 v10, v30 global_store_b128 v[34:35], v[9:12], off offset:8 .LBB0_66: ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s16 v_cmp_lt_u64_e32 vcc_lo, 56, v[4:5] v_or_b32_e32 v9, 0, v1 v_or_b32_e32 v10, v0, v6 v_lshl_add_u32 v34, v31, 2, 28 s_lshl_b64 s[6:7], s[6:7], 12 s_delay_alu instid0(VALU_DEP_2) v_dual_cndmask_b32 v1, v9, v1 :: v_dual_cndmask_b32 v0, v10, v0 v_lshlrev_b64 v[9:10], 6, v[29:30] s_waitcnt vmcnt(0) v_add_co_u32 v27, vcc_lo, v27, s6 v_and_b32_e32 v34, 0x1e0, v34 v_add_co_ci_u32_e32 v28, vcc_lo, s7, v28, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v9, vcc_lo, v27, v9 v_and_or_b32 v0, 0xffffff1f, v0, v34 s_delay_alu instid0(VALU_DEP_3) v_add_co_ci_u32_e32 v10, vcc_lo, v28, v10, vcc_lo s_clause 0x3 global_store_b128 v[9:10], v[0:3], off global_store_b128 v[9:10], v[13:16], off offset:16 global_store_b128 v[9:10], v[17:20], off offset:32 global_store_b128 v[9:10], v[21:24], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_74 ; %bb.67: ; in Loop: Header=BB0_2 Depth=1 s_clause 0x1 global_load_b64 v[17:18], v30, s[2:3] offset:32 glc global_load_b64 v[0:1], v30, s[2:3] offset:40 v_dual_mov_b32 v15, s4 :: v_dual_mov_b32 v16, s5 s_waitcnt vmcnt(0) v_readfirstlane_b32 s16, v0 v_readfirstlane_b32 s17, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[16:17], s[16:17], s[4:5] s_mul_i32 s7, s17, 24 s_mul_hi_u32 s15, s16, 24 s_mul_i32 s16, s16, 24 s_add_i32 s15, s15, s7 v_add_co_u32 v13, vcc_lo, v25, s16 v_add_co_ci_u32_e32 v14, vcc_lo, s15, v26, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[13:14], v[17:18], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v30, v[15:18], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[17:18] s_cbranch_execz .LBB0_70 ; %bb.68: ; %.preheader1.i.i17.preheader ; in Loop: Header=BB0_2 Depth=1 s_mov_b32 s15, 0 .LBB0_69: ; %.preheader1.i.i17 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[13:14], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v30, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s15, vcc_lo, s15 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s15 s_cbranch_execnz .LBB0_69 .LBB0_70: ; %Flow197 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s7 global_load_b64 v[0:1], v30, s[2:3] offset:16 s_mov_b32 s15, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v2, s15, 0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_72 ; %bb.71: ; in Loop: Header=BB0_2 Depth=1 s_bcnt1_i32_b32 s15, s15 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v29, s15 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[29:30], off offset:8 .LBB0_72: ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_74 ; %bb.73: ; in Loop: Header=BB0_2 Depth=1 global_load_b32 v29, v[0:1], off offset:24 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v29 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[29:30], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_74: ; %Flow198 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s13, s13, s1 v_add_co_u32 v0, vcc_lo, v25, s14 v_add_co_ci_u32_e32 v1, vcc_lo, s13, v26, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_75: ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_77 ; %bb.76: ; in Loop: Header=BB0_75 Depth=2 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_77: ; in Loop: Header=BB0_75 Depth=2 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_79 ; %bb.78: ; in Loop: Header=BB0_75 Depth=2 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_80 .LBB0_79: ; in Loop: Header=BB0_75 Depth=2 s_mov_b32 s1, -1 .LBB0_80: ; %Flow192 ; in Loop: Header=BB0_75 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_75 ; %bb.81: ; in Loop: Header=BB0_2 Depth=1 global_load_b128 v[0:3], v[9:10], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_85 ; %bb.82: ; in Loop: Header=BB0_2 Depth=1 s_clause 0x2 global_load_b64 v[2:3], v30, s[2:3] offset:40 global_load_b64 v[9:10], v30, s[2:3] offset:24 glc global_load_b64 v[15:16], v30, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v17, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v18, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v13, vcc_lo, v17, s4 v_add_co_ci_u32_e32 v14, vcc_lo, s5, v18, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[13:14] v_dual_cndmask_b32 v14, v14, v18 :: v_dual_cndmask_b32 v13, v13, v17 v_and_b32_e32 v3, v14, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v13, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v17, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v17, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v2, vcc_lo, v15, v2 v_mov_b32_e32 v15, v9 v_add_co_ci_u32_e32 v3, vcc_lo, v16, v3, vcc_lo v_mov_b32_e32 v16, v10 global_store_b64 v[2:3], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[15:16], v30, v[13:16], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[15:16], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_85 ; %bb.83: ; %.preheader.i.i16.preheader ; in Loop: Header=BB0_2 Depth=1 s_mov_b32 s0, 0 .LBB0_84: ; %.preheader.i.i16 ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_store_b64 v[2:3], v[15:16], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v30, v[13:16], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[15:16] v_dual_mov_b32 v16, v10 :: v_dual_mov_b32 v15, v9 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_84 .LBB0_85: ; %__ockl_hostcall_preview.exit20 ; in Loop: Header=BB0_2 Depth=1 s_or_b32 exec_lo, exec_lo, s1 v_sub_co_u32 v4, vcc_lo, v4, v31 v_sub_co_ci_u32_e32 v5, vcc_lo, v5, v32, vcc_lo v_add_co_u32 v7, s0, v7, v31 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_ci_u32_e64 v8, s0, v8, v32, s0 v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_or_b32 s12, vcc_lo, s12 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s12 s_cbranch_execnz .LBB0_2 ; %bb.86: ; %Flow237 s_or_b32 exec_lo, exec_lo, s12 ; implicit-def: $vgpr10 .LBB0_87: ; %Flow253 s_and_not1_saveexec_b32 s1, s10 s_cbranch_execz .LBB0_116 ; %bb.88: s_load_b64 s[2:3], s[8:9], 0x50 s_waitcnt vmcnt(0) v_mbcnt_lo_u32_b32 v2, -1, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_readfirstlane_b32 s0, v2 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB0_94 ; %bb.89: v_mov_b32_e32 v0, 0 s_mov_b32 s5, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[5:6], v0, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[3:4], v0, s[2:3] offset:40 global_load_b64 v[7:8], v0, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v3, v3, v5 v_and_b32_e32 v4, v4, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v3, 24 v_mul_lo_u32 v4, v4, 24 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v4, v9, v4 s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v7, v3 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, v8, v4, vcc_lo global_load_b64 v[3:4], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v0, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[5:6] s_cbranch_execz .LBB0_93 ; %bb.90: ; %.preheader3.i.i.preheader s_mov_b32 s6, 0 .LBB0_91: ; %.preheader3.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[3:4], v0, s[2:3] offset:40 global_load_b64 v[11:12], v0, s[2:3] v_dual_mov_b32 v5, v8 :: v_dual_mov_b32 v6, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v3, v3, v5 v_and_b32_e32 v4, v4, v6 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[7:8], null, v3, 24, v[11:12] v_mov_b32_e32 v3, v8 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[3:4] global_load_b64 v[3:4], v[7:8], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v0, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[5:6] s_or_b32 s6, vcc_lo, s6 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s6 s_cbranch_execnz .LBB0_91 ; %bb.92: ; %Flow249 s_or_b32 exec_lo, exec_lo, s6 .LBB0_93: ; %Flow251 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s5 .LBB0_94: ; %.loopexit4.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_mov_b32 s11, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[11:12], v3, s[2:3] offset:40 global_load_b128 v[4:7], v3, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v11 v_readfirstlane_b32 s7, v12 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s8, s7, 24 s_mul_hi_u32 s9, s6, 24 s_mul_i32 s10, s6, 24 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_96 ; %bb.95: s_add_i32 s13, s9, s8 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v9, vcc_lo, s13, v5, vcc_lo v_dual_mov_b32 v11, s11 :: v_dual_mov_b32 v12, v3 v_dual_mov_b32 v13, 2 :: v_dual_mov_b32 v14, 1 global_store_b128 v[8:9], v[11:14], off offset:8 .LBB0_96: s_or_b32 exec_lo, exec_lo, s12 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s6 v_add_co_ci_u32_e32 v7, vcc_lo, s7, v7, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v0, 0xffffff1f, v10, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, v3 v_dual_mov_b32 v8, s12 :: v_dual_mov_b32 v11, s15 v_dual_mov_b32 v9, s13 :: v_dual_mov_b32 v10, s14 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_104 ; %bb.97: v_mov_b32_e32 v10, 0 s_mov_b32 s7, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[2:3] offset:32 glc global_load_b64 v[0:1], v10, s[2:3] offset:40 v_dual_mov_b32 v11, s4 :: v_dual_mov_b32 v12, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v1, s5, v1 v_and_b32_e32 v0, s4, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v1, v1, 24 v_mul_hi_u32 v2, v0, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v2, v1 v_add_co_u32 v8, vcc_lo, v4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v9, vcc_lo, v5, v1, vcc_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB0_100 ; %bb.98: ; %.preheader1.i.i.preheader s_mov_b32 s11, 0 .LBB0_99: ; %.preheader1.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_99 .LBB0_100: ; %Flow247 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v3, 0 s_mov_b32 s11, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v2, s11, 0 global_load_b64 v[0:1], v3, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_102 ; %bb.101: s_bcnt1_i32_b32 s11, s11 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s11 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB0_102: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_104 ; %bb.103: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_104: ; %Flow248 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s9, s9, s8 v_add_co_u32 v0, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v1, vcc_lo, s9, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_105: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_107 ; %bb.106: ; in Loop: Header=BB0_105 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_107: ; in Loop: Header=BB0_105 Depth=1 s_or_b32 exec_lo, exec_lo, s6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s6, v2 s_cmp_eq_u32 s6, 0 s_cbranch_scc1 .LBB0_109 ; %bb.108: ; in Loop: Header=BB0_105 Depth=1 s_mov_b32 s6, 0 s_sleep 1 s_branch .LBB0_110 .LBB0_109: ; in Loop: Header=BB0_105 Depth=1 s_mov_b32 s6, -1 .LBB0_110: ; %Flow242 ; in Loop: Header=BB0_105 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s6 s_cbranch_vccnz .LBB0_105 ; %bb.111: global_load_b128 v[0:3], v[6:7], off s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_115 ; %bb.112: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[2:3] offset:40 global_load_b64 v[9:10], v8, s[2:3] offset:24 glc global_load_b64 v[6:7], v8, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_115 ; %bb.113: ; %.preheader.i.i.preheader s_mov_b32 s0, 0 .LBB0_114: ; %.preheader.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_114 .LBB0_115: ; %__ockl_hostcall_preview.exit s_or_b32 exec_lo, exec_lo, s6 .LBB0_116: ; %Flow254 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_waitcnt vmcnt(0) lgkmcnt(0) s_setpc_b64 s[30:31] .Lfunc_end0: .size __ockl_printf_append_string_n, .Lfunc_end0-__ockl_printf_append_string_n ; -- End function .section .AMDGPU.csdata,"",@progbits ; Function info: ; codeLenInByte = 5708 ; NumSgprs: 34 ; NumVgprs: 36 ; ScratchSize: 0 ; MemoryBound: 0 .text .protected _Z14MatrixSubtractP8Vector2DS0_S0_ ; -- Begin function _Z14MatrixSubtractP8Vector2DS0_S0_ .globl _Z14MatrixSubtractP8Vector2DS0_S0_ .p2align 8 .type _Z14MatrixSubtractP8Vector2DS0_S0_,@function _Z14MatrixSubtractP8Vector2DS0_S0_: ; @_Z14MatrixSubtractP8Vector2DS0_S0_ ; %bb.0: s_load_b128 s[24:27], s[0:1], 0x8 s_mov_b64 s[18:19], s[0:1] v_mov_b32_e32 v36, v0 s_mov_b32 s21, s15 s_mov_b32 s20, s14 s_mov_b32 s32, 0 s_waitcnt lgkmcnt(0) s_load_b32 s22, s[24:25], 0xc s_load_b32 s0, s[26:27], 0xc s_waitcnt lgkmcnt(0) s_cmp_lg_u32 s22, s0 s_cselect_b32 s0, -1, 0 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s0 s_cbranch_vccnz .LBB1_2 ; %bb.1: s_load_b32 s23, s[24:25], 0x8 s_load_b32 s0, s[26:27], 0x8 s_mov_b32 s28, -1 s_waitcnt lgkmcnt(0) s_cmp_lg_u32 s23, s0 s_cselect_b32 s0, -1, 0 s_branch .LBB1_3 .LBB1_2: s_mov_b32 s28, 0 ; implicit-def: $sgpr23 .LBB1_3: ; %Flow408 s_and_not1_b32 vcc_lo, exec_lo, s0 s_cbranch_vccnz .LBB1_32 ; %bb.4: s_load_b64 s[2:3], s[18:19], 0x68 v_mbcnt_lo_u32_b32 v4, -1, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_readfirstlane_b32 s0, v4 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 v_cmp_eq_u32_e64 s0, s0, v4 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_10 ; %bb.5: v_mov_b32_e32 v0, 0 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[2:3] offset:40 global_load_b64 v[5:6], v0, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB1_9 ; %bb.6: ; %.preheader3.i.i.i.preheader s_mov_b32 s5, 0 .LBB1_7: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[2:3] offset:40 global_load_b64 v[10:11], v0, s[2:3] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB1_7 ; %bb.8: ; %Flow316 s_or_b32 exec_lo, exec_lo, s5 .LBB1_9: ; %Flow318 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB1_10: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_mov_b32 s10, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[2:3] offset:40 global_load_b128 v[0:3], v5, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v8 v_readfirstlane_b32 s7, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB1_12 ; %bb.11: v_dual_mov_b32 v6, s10 :: v_dual_mov_b32 v7, v5 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v11, vcc_lo, s10, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB1_12: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s6 v_add_co_ci_u32_e32 v3, vcc_lo, s7, v3, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_mov_b32_e32 v6, v5 v_dual_mov_b32 v10, s12 :: v_dual_mov_b32 v13, s15 v_dual_mov_b32 v11, s13 :: v_dual_mov_b32 v12, s14 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB1_20 ; %bb.13: v_mov_b32_e32 v10, 0 s_mov_b32 s7, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[2:3] offset:32 glc global_load_b64 v[2:3], v10, s[2:3] offset:40 v_dual_mov_b32 v11, s4 :: v_dual_mov_b32 v12, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s5, v3 v_and_b32_e32 v2, s4, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB1_16 ; %bb.14: ; %.preheader1.i.i.i.preheader s_mov_b32 s10, 0 .LBB1_15: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s4 :: v_dual_mov_b32 v3, s5 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB1_15 .LBB1_16: ; %Flow314 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v5, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v4, s10, 0 global_load_b64 v[2:3], v5, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB1_18 ; %bb.17: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB1_18: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB1_20 ; %bb.19: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB1_20: ; %Flow315 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB1_21: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_23 ; %bb.22: ; in Loop: Header=BB1_21 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB1_23: ; in Loop: Header=BB1_21 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB1_25 ; %bb.24: ; in Loop: Header=BB1_21 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB1_26 .LBB1_25: ; in Loop: Header=BB1_21 Depth=1 s_mov_b32 s1, -1 .LBB1_26: ; %Flow309 ; in Loop: Header=BB1_21 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB1_21 ; %bb.27: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_31 ; %bb.28: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[2:3] offset:40 global_load_b64 v[9:10], v8, s[2:3] offset:24 glc global_load_b64 v[6:7], v8, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB1_31 ; %bb.29: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB1_30: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB1_30 .LBB1_31: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str@rel32@lo+4 s_addc_u32 s1, s1, .str@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 1 s_cselect_b32 s4, 47, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_mov_b32 s28, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) s_swappc_b64 s[30:31], s[2:3] .LBB1_32: ; %Flow409 s_and_b32 vcc_lo, exec_lo, s28 s_cbranch_vccz .LBB1_200 ; %bb.33: s_load_b32 s3, s[18:19], 0x24 v_bfe_u32 v0, v36, 10, 10 s_add_u32 s0, s18, 24 s_addc_u32 s1, s19, 0 s_mov_b32 s29, exec_lo s_waitcnt lgkmcnt(0) s_lshr_b32 s2, s3, 16 s_and_b32 s28, s3, 0xffff v_mad_u64_u32 v[1:2], null, s21, s2, v[0:1] s_mul_i32 s20, s20, s28 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_lshl_b32 s3, s20, 2 v_mul_lo_u32 v0, v1, s22 v_and_b32_e32 v1, 0x3ff, v36 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add3_u32 v40, s3, v1, v0 v_cmpx_eq_u32_e32 0, v40 s_cbranch_execz .LBB1_198 ; %bb.34: s_load_b64 s[4:5], s[0:1], 0x0 s_waitcnt lgkmcnt(0) s_mul_i32 s33, s5, s2 s_mul_i32 s34, s4, s28 s_cmp_lt_u32 s33, s23 s_cselect_b32 s2, -1, 0 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s2 s_cbranch_vccnz .LBB1_36 ; %bb.35: s_ashr_i32 s2, s22, 31 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_lshr_b32 s2, s2, 30 s_add_i32 s2, s22, s2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_ashr_i32 s2, s2, 2 s_cmp_lt_u32 s34, s2 s_cselect_b32 s2, -1, 0 .LBB1_36: ; %Flow406 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s2 s_cbranch_vccnz .LBB1_198 ; %bb.37: s_load_b64 s[20:21], s[0:1], 0x50 v_mbcnt_lo_u32_b32 v38, -1, 0 v_mov_b32_e32 v6, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_dual_mov_b32 v7, 0 :: v_dual_mov_b32 v4, v38 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_43 ; %bb.38: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[5:6], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB1_42 ; %bb.39: ; %.preheader3.i.i.i68.preheader s_mov_b32 s3, 0 .LBB1_40: ; %.preheader3.i.i.i68 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[10:11], v0, s[20:21] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB1_40 ; %bb.41: ; %Flow402 s_or_b32 exec_lo, exec_lo, s3 .LBB1_42: ; %Flow404 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB1_43: ; %.loopexit4.i.i.i63 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[20:21] offset:40 global_load_b128 v[0:3], v5, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB1_45 ; %bb.44: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB1_45: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB1_52 ; %bb.46: v_mov_b32_e32 v10, 0 s_mov_b32 s5, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[2:3], v10, s[20:21] offset:40 v_dual_mov_b32 v11, s2 :: v_dual_mov_b32 v12, s3 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s3, v3 v_and_b32_e32 v2, s2, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB1_48 .LBB1_47: ; %.preheader1.i.i.i66 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB1_47 .LBB1_48: ; %Flow400 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB1_50 ; %bb.49: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB1_50: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB1_52 ; %bb.51: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB1_52: ; %Flow401 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB1_53: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_55 ; %bb.54: ; in Loop: Header=BB1_53 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB1_55: ; in Loop: Header=BB1_53 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB1_57 ; %bb.56: ; in Loop: Header=BB1_53 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB1_58 .LBB1_57: ; in Loop: Header=BB1_53 Depth=1 s_mov_b32 s1, -1 .LBB1_58: ; %Flow395 ; in Loop: Header=BB1_53 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB1_53 ; %bb.59: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_63 ; %bb.60: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB1_63 ; %bb.61: ; %.preheader.i.i.i65.preheader s_mov_b32 s0, 0 .LBB1_62: ; %.preheader.i.i.i65 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB1_62 .LBB1_63: ; %__ockl_printf_begin.exit69 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.1@rel32@lo+4 s_addc_u32 s1, s1, .str.1@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 1 s_cselect_b32 s4, 17, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v4, v38 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_69 ; %bb.64: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[8:9], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[5:6], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB1_68 ; %bb.65: ; %.preheader3.i.i.i75.preheader s_mov_b32 s3, 0 .LBB1_66: ; %.preheader3.i.i.i75 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[10:11], v0, s[20:21] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB1_66 ; %bb.67: ; %Flow388 s_or_b32 exec_lo, exec_lo, s3 .LBB1_68: ; %Flow390 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB1_69: ; %.loopexit4.i.i.i70 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[8:9], v5, s[20:21] offset:40 global_load_b128 v[0:3], v5, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB1_71 ; %bb.70: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB1_71: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB1_79 ; %bb.72: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[2:3], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB1_75 ; %bb.73: ; %.preheader1.i.i.i73.preheader s_mov_b32 s8, 0 .LBB1_74: ; %.preheader1.i.i.i73 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB1_74 .LBB1_75: ; %Flow386 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB1_77 ; %bb.76: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB1_77: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB1_79 ; %bb.78: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB1_79: ; %Flow387 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB1_80: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_82 ; %bb.81: ; in Loop: Header=BB1_80 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB1_82: ; in Loop: Header=BB1_80 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB1_84 ; %bb.83: ; in Loop: Header=BB1_80 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB1_85 .LBB1_84: ; in Loop: Header=BB1_80 Depth=1 s_mov_b32 s1, -1 .LBB1_85: ; %Flow381 ; in Loop: Header=BB1_80 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB1_80 ; %bb.86: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_90 ; %bb.87: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB1_90 ; %bb.88: ; %.preheader.i.i.i72.preheader s_mov_b32 s0, 0 .LBB1_89: ; %.preheader.i.i.i72 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB1_89 .LBB1_90: ; %__ockl_printf_begin.exit76 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.2@rel32@lo+4 s_addc_u32 s1, s1, .str.2@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 0 s_cselect_b32 s4, 53, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_96 ; %bb.91: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB1_95 ; %bb.92: ; %.preheader3.i.i.i82.preheader s_mov_b32 s3, 0 .LBB1_93: ; %.preheader3.i.i.i82 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB1_93 ; %bb.94: ; %Flow374 s_or_b32 exec_lo, exec_lo, s3 .LBB1_95: ; %Flow376 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB1_96: ; %.loopexit4.i.i.i77 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB1_98 ; %bb.97: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB1_98: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s22 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB1_106 ; %bb.99: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB1_102 ; %bb.100: ; %.preheader1.i.i.i80.preheader s_mov_b32 s8, 0 .LBB1_101: ; %.preheader1.i.i.i80 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB1_101 .LBB1_102: ; %Flow372 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB1_104 ; %bb.103: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB1_104: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB1_106 ; %bb.105: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB1_106: ; %Flow373 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB1_107: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_109 ; %bb.108: ; in Loop: Header=BB1_107 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB1_109: ; in Loop: Header=BB1_107 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB1_111 ; %bb.110: ; in Loop: Header=BB1_107 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB1_112 .LBB1_111: ; in Loop: Header=BB1_107 Depth=1 s_mov_b32 s1, -1 .LBB1_112: ; %Flow367 ; in Loop: Header=BB1_107 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB1_107 ; %bb.113: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_117 ; %bb.114: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB1_117 ; %bb.115: ; %.preheader.i.i.i79.preheader s_mov_b32 s0, 0 .LBB1_116: ; %.preheader.i.i.i79 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB1_116 .LBB1_117: ; %__ockl_printf_append_args.exit s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_123 ; %bb.118: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB1_122 ; %bb.119: ; %.preheader3.i.i.i88.preheader s_mov_b32 s3, 0 .LBB1_120: ; %.preheader3.i.i.i88 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB1_120 ; %bb.121: ; %Flow360 s_or_b32 exec_lo, exec_lo, s3 .LBB1_122: ; %Flow362 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB1_123: ; %.loopexit4.i.i.i83 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB1_125 ; %bb.124: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB1_125: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s23 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB1_133 ; %bb.126: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB1_129 ; %bb.127: ; %.preheader1.i.i.i86.preheader s_mov_b32 s8, 0 .LBB1_128: ; %.preheader1.i.i.i86 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB1_128 .LBB1_129: ; %Flow358 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB1_131 ; %bb.130: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB1_131: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB1_133 ; %bb.132: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB1_133: ; %Flow359 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB1_134: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_136 ; %bb.135: ; in Loop: Header=BB1_134 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB1_136: ; in Loop: Header=BB1_134 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB1_138 ; %bb.137: ; in Loop: Header=BB1_134 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB1_139 .LBB1_138: ; in Loop: Header=BB1_134 Depth=1 s_mov_b32 s1, -1 .LBB1_139: ; %Flow353 ; in Loop: Header=BB1_134 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB1_134 ; %bb.140: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_144 ; %bb.141: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB1_144 ; %bb.142: ; %.preheader.i.i.i85.preheader s_mov_b32 s0, 0 .LBB1_143: ; %.preheader.i.i.i85 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB1_143 .LBB1_144: ; %__ockl_printf_append_args.exit89 s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_150 ; %bb.145: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB1_149 ; %bb.146: ; %.preheader3.i.i.i95.preheader s_mov_b32 s3, 0 .LBB1_147: ; %.preheader3.i.i.i95 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB1_147 ; %bb.148: ; %Flow346 s_or_b32 exec_lo, exec_lo, s3 .LBB1_149: ; %Flow348 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB1_150: ; %.loopexit4.i.i.i90 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB1_152 ; %bb.151: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB1_152: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s34 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB1_160 ; %bb.153: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB1_156 ; %bb.154: ; %.preheader1.i.i.i93.preheader s_mov_b32 s8, 0 .LBB1_155: ; %.preheader1.i.i.i93 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB1_155 .LBB1_156: ; %Flow344 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB1_158 ; %bb.157: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB1_158: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB1_160 ; %bb.159: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB1_160: ; %Flow345 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB1_161: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_163 ; %bb.162: ; in Loop: Header=BB1_161 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB1_163: ; in Loop: Header=BB1_161 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB1_165 ; %bb.164: ; in Loop: Header=BB1_161 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB1_166 .LBB1_165: ; in Loop: Header=BB1_161 Depth=1 s_mov_b32 s1, -1 .LBB1_166: ; %Flow339 ; in Loop: Header=BB1_161 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB1_161 ; %bb.167: global_load_b64 v[36:37], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_171 ; %bb.168: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB1_171 ; %bb.169: ; %.preheader.i.i.i92.preheader s_mov_b32 s0, 0 .LBB1_170: ; %.preheader.i.i.i92 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB1_170 .LBB1_171: ; %__ockl_printf_append_args.exit96 s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v38 v_mov_b32_e32 v4, 0 v_mov_b32_e32 v5, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v38 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_177 ; %bb.172: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[3:4], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v6 v_and_b32_e32 v2, v2, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v5, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v5, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v3, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v4, v2, vcc_lo global_load_b64 v[4:5], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[6:7] s_cbranch_execz .LBB1_176 ; %bb.173: ; %.preheader3.i.i.i102.preheader s_mov_b32 s3, 0 .LBB1_174: ; %.preheader3.i.i.i102 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[8:9], v0, s[20:21] v_dual_mov_b32 v7, v5 :: v_dual_mov_b32 v6, v4 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v1, v1, v6 s_waitcnt vmcnt(0) v_mad_u64_u32 v[3:4], null, v1, 24, v[8:9] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v1, v4 :: v_dual_and_b32 v2, v2, v7 v_mad_u64_u32 v[4:5], null, v2, 24, v[1:2] global_load_b64 v[4:5], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB1_174 ; %bb.175: ; %Flow332 s_or_b32 exec_lo, exec_lo, s3 .LBB1_176: ; %Flow334 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB1_177: ; %.loopexit4.i.i.i97 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v39, 0 v_readfirstlane_b32 s2, v4 v_readfirstlane_b32 s3, v5 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[6:7], v39, s[20:21] offset:40 global_load_b128 v[0:3], v39, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB1_179 ; %bb.178: v_dual_mov_b32 v4, s8 :: v_dual_mov_b32 v5, v39 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v9, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v6, 2 :: v_dual_mov_b32 v7, 1 global_store_b128 v[8:9], v[4:7], off offset:8 .LBB1_179: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[4:5], 6, v[38:39] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v4 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v36, 0xffffff1d, v36, 34 v_add_co_ci_u32_e32 v7, vcc_lo, v3, v5, vcc_lo v_mov_b32_e32 v38, s33 v_dual_mov_b32 v2, s8 :: v_dual_mov_b32 v5, s11 v_dual_mov_b32 v3, s9 :: v_dual_mov_b32 v4, s10 s_clause 0x3 global_store_b128 v[6:7], v[36:39], off global_store_b128 v[6:7], v[2:5], off offset:16 global_store_b128 v[6:7], v[2:5], off offset:32 global_store_b128 v[6:7], v[2:5], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB1_187 ; %bb.180: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s2 v_mov_b32_e32 v10, s3 s_clause 0x1 global_load_b64 v[11:12], v8, s[20:21] offset:32 glc global_load_b64 v[2:3], v8, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[9:12], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[11:12] s_cbranch_execz .LBB1_183 ; %bb.181: ; %.preheader1.i.i.i100.preheader s_mov_b32 s8, 0 .LBB1_182: ; %.preheader1.i.i.i100 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB1_182 .LBB1_183: ; %Flow330 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB1_185 ; %bb.184: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB1_185: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB1_187 ; %bb.186: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB1_187: ; %Flow331 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB1_188: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB1_190 ; %bb.189: ; in Loop: Header=BB1_188 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB1_190: ; in Loop: Header=BB1_188 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB1_192 ; %bb.191: ; in Loop: Header=BB1_188 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB1_193 .LBB1_192: ; in Loop: Header=BB1_188 Depth=1 s_mov_b32 s1, -1 .LBB1_193: ; %Flow325 ; in Loop: Header=BB1_188 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB1_188 ; %bb.194: s_and_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB1_198 ; %bb.195: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB1_198 ; %bb.196: ; %.preheader.i.i.i99.preheader s_mov_b32 s0, 0 .LBB1_197: ; %.preheader.i.i.i99 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB1_197 .LBB1_198: ; %__ockl_printf_append_args.exit103 s_or_b32 exec_lo, exec_lo, s29 v_mad_u64_u32 v[0:1], null, s28, 3, v[40:41] s_mul_i32 s0, s23, s22 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_cmp_gt_u32_e32 vcc_lo, s0, v0 s_and_saveexec_b32 s0, vcc_lo s_cbranch_execz .LBB1_200 ; %bb.199: s_load_b64 s[0:1], s[24:25], 0x0 s_load_b64 s[2:3], s[26:27], 0x0 v_ashrrev_i32_e32 v41, 31, v40 s_load_b64 s[4:5], s[18:19], 0x0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[1:2], 2, v[40:41] s_waitcnt lgkmcnt(0) v_add_co_u32 v3, vcc_lo, s0, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, s1, v2, vcc_lo v_add_co_u32 v5, vcc_lo, s2, v1 v_add_co_ci_u32_e32 v6, vcc_lo, s3, v2, vcc_lo global_load_b32 v9, v[3:4], off global_load_b32 v10, v[5:6], off s_load_b64 s[4:5], s[4:5], 0x0 v_dual_mov_b32 v4, 0 :: v_dual_add_nc_u32 v3, s28, v40 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_lshlrev_b64 v[5:6], 2, v[3:4] v_add_nc_u32_e32 v3, s28, v3 v_add_co_u32 v7, vcc_lo, s0, v5 s_delay_alu instid0(VALU_DEP_3) v_add_co_ci_u32_e32 v8, vcc_lo, s1, v6, vcc_lo s_waitcnt lgkmcnt(0) v_add_co_u32 v1, vcc_lo, s4, v1 v_add_co_ci_u32_e32 v2, vcc_lo, s5, v2, vcc_lo s_waitcnt vmcnt(0) v_sub_f32_e32 v11, v9, v10 v_add_co_u32 v9, vcc_lo, s2, v5 v_add_co_ci_u32_e32 v10, vcc_lo, s3, v6, vcc_lo global_store_b32 v[1:2], v11, off global_load_b32 v1, v[7:8], off global_load_b32 v9, v[9:10], off v_lshlrev_b64 v[2:3], 2, v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v7, vcc_lo, s0, v2 v_add_co_ci_u32_e32 v8, vcc_lo, s1, v3, vcc_lo v_add_co_u32 v5, vcc_lo, s4, v5 v_add_co_ci_u32_e32 v6, vcc_lo, s5, v6, vcc_lo s_waitcnt vmcnt(0) v_sub_f32_e32 v1, v1, v9 v_add_co_u32 v9, vcc_lo, s2, v2 v_add_co_ci_u32_e32 v10, vcc_lo, s3, v3, vcc_lo global_store_b32 v[5:6], v1, off global_load_b32 v6, v[7:8], off global_load_b32 v7, v[9:10], off v_mov_b32_e32 v1, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[0:1] v_add_co_u32 v4, vcc_lo, s0, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, s1, v1, vcc_lo v_add_co_u32 v2, vcc_lo, s4, v2 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_waitcnt vmcnt(0) v_sub_f32_e32 v8, v6, v7 v_add_co_u32 v6, vcc_lo, s2, v0 v_add_co_ci_u32_e32 v7, vcc_lo, s3, v1, vcc_lo global_store_b32 v[2:3], v8, off global_load_b32 v2, v[4:5], off global_load_b32 v3, v[6:7], off v_add_co_u32 v0, vcc_lo, s4, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s5, v1, vcc_lo s_waitcnt vmcnt(0) v_sub_f32_e32 v2, v2, v3 global_store_b32 v[0:1], v2, off .LBB1_200: s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z14MatrixSubtractP8Vector2DS0_S0_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 42 .amdhsa_next_free_sgpr 35 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end1: .size _Z14MatrixSubtractP8Vector2DS0_S0_, .Lfunc_end1-_Z14MatrixSubtractP8Vector2DS0_S0_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 10568 ; NumSgprs: 37 ; NumVgprs: 42 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 4 ; VGPRBlocks: 5 ; NumSGPRsForWavesPerEU: 37 ; NumVGPRsForWavesPerEU: 42 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .protected _Z19MatrixProductSharedP8Vector2DS0_S0_ ; -- Begin function _Z19MatrixProductSharedP8Vector2DS0_S0_ .globl _Z19MatrixProductSharedP8Vector2DS0_S0_ .p2align 8 .type _Z19MatrixProductSharedP8Vector2DS0_S0_,@function _Z19MatrixProductSharedP8Vector2DS0_S0_: ; @_Z19MatrixProductSharedP8Vector2DS0_S0_ ; %bb.0: s_clause 0x2 s_load_b64 s[10:11], s[0:1], 0x10 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b32 s0, s[0:1], 0x24 v_and_b32_e32 v3, 0x3ff, v0 v_bfe_u32 v4, v0, 10, 10 s_waitcnt lgkmcnt(0) s_load_b64 s[8:9], s[10:11], 0x8 s_load_b32 s13, s[6:7], 0xc s_clause 0x1 s_load_b64 s[2:3], s[4:5], 0x0 s_load_b32 s12, s[4:5], 0x8 s_and_b32 s1, s0, 0xffff s_lshr_b32 s0, s0, 16 v_mad_u64_u32 v[0:1], null, s14, s1, v[3:4] v_mad_u64_u32 v[1:2], null, s15, s0, v[4:5] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_2) v_cmp_gt_i32_e32 vcc_lo, s9, v0 s_cmp_lt_i32 s13, 1 s_cbranch_scc1 .LBB2_9 ; %bb.1: ; %.lr.ph s_clause 0x1 s_load_b32 s0, s[6:7], 0x8 s_load_b64 s[4:5], s[6:7], 0x0 s_load_b64 s[6:7], s[10:11], 0x0 v_dual_mov_b32 v2, 0 :: v_dual_lshlrev_b32 v5, 2, v3 v_lshl_add_u32 v6, v4, 7, 0x1080 v_mul_lo_u32 v7, v1, s13 s_add_i32 s1, s13, 31 s_delay_alu instid0(VALU_DEP_3) v_mad_u32_u24 v9, 0x84, v4, v5 s_lshr_b32 s10, s1, 5 v_add_nc_u32_e32 v8, v6, v5 s_mov_b32 s11, 0 s_waitcnt lgkmcnt(0) v_cmp_gt_i32_e64 s0, s0, v1 .LBB2_2: ; =>This Loop Header: Depth=1 ; Child Loop BB2_7 Depth 2 s_lshl_b32 s14, s11, 5 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v10, 0 :: v_dual_add_nc_u32 v11, s14, v3 v_cmp_gt_i32_e64 s1, s13, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s1, s1, s0 s_and_saveexec_b32 s15, s1 s_cbranch_execz .LBB2_4 ; %bb.3: ; in Loop: Header=BB2_2 Depth=1 v_add_nc_u32_e32 v10, v11, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v11, 31, v10 v_lshlrev_b64 v[10:11], 2, v[10:11] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v10, s1, s4, v10 v_add_co_ci_u32_e64 v11, s1, s5, v11, s1 global_load_b32 v10, v[10:11], off .LBB2_4: ; in Loop: Header=BB2_2 Depth=1 s_or_b32 exec_lo, exec_lo, s15 v_dual_mov_b32 v12, 0 :: v_dual_add_nc_u32 v11, s14, v4 s_waitcnt vmcnt(0) ds_store_b32 v8, v10 v_cmp_gt_i32_e64 s1, s8, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s1, vcc_lo, s1 s_and_saveexec_b32 s14, s1 s_cbranch_execz .LBB2_6 ; %bb.5: ; in Loop: Header=BB2_2 Depth=1 v_mad_u64_u32 v[12:13], null, v11, s9, v[0:1] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v13, 31, v12 v_lshlrev_b64 v[10:11], 2, v[12:13] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v10, s1, s6, v10 v_add_co_ci_u32_e64 v11, s1, s7, v11, s1 global_load_b32 v12, v[10:11], off .LBB2_6: ; in Loop: Header=BB2_2 Depth=1 s_or_b32 exec_lo, exec_lo, s14 v_mov_b32_e32 v10, v5 s_mov_b32 s1, 0 s_waitcnt vmcnt(0) ds_store_b32 v9, v12 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv .LBB2_7: ; Parent Loop BB2_2 Depth=1 ; => This Inner Loop Header: Depth=2 v_add_nc_u32_e32 v11, s1, v6 s_add_i32 s1, s1, 16 ds_load_2addr_b32 v[15:16], v10 offset1:33 ds_load_b128 v[11:14], v11 ds_load_2addr_b32 v[17:18], v10 offset0:66 offset1:99 v_add_nc_u32_e32 v10, 0x210, v10 s_cmpk_eq_i32 s1, 0x80 s_waitcnt lgkmcnt(1) v_fmac_f32_e32 v2, v11, v15 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_fmac_f32_e32 v2, v12, v16 s_waitcnt lgkmcnt(0) v_fmac_f32_e32 v2, v13, v17 s_delay_alu instid0(VALU_DEP_1) v_fmac_f32_e32 v2, v14, v18 s_cbranch_scc0 .LBB2_7 ; %bb.8: ; in Loop: Header=BB2_2 Depth=1 s_add_i32 s11, s11, 1 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_eq_u32 s11, s10 s_barrier buffer_gl0_inv s_cbranch_scc0 .LBB2_2 s_branch .LBB2_10 .LBB2_9: v_mov_b32_e32 v2, 0 .LBB2_10: ; %Flow105 v_cmp_gt_i32_e32 vcc_lo, s9, v0 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_i32_e64 s0, s12, v1 s_and_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB2_12 ; %bb.11: v_mad_u64_u32 v[3:4], null, v1, s9, v[0:1] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v4, 31, v3 v_lshlrev_b64 v[0:1], 2, v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, s2, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v1, vcc_lo global_store_b32 v[0:1], v2, off .LBB2_12: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z19MatrixProductSharedP8Vector2DS0_S0_ .amdhsa_group_segment_fixed_size 8320 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 19 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end2: .size _Z19MatrixProductSharedP8Vector2DS0_S0_, .Lfunc_end2-_Z19MatrixProductSharedP8Vector2DS0_S0_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 668 ; NumSgprs: 18 ; NumVgprs: 19 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 8320 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 19 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .protected _Z23TransposeVector2DSharedP8Vector2DS0_ ; -- Begin function _Z23TransposeVector2DSharedP8Vector2DS0_ .globl _Z23TransposeVector2DSharedP8Vector2DS0_ .p2align 8 .type _Z23TransposeVector2DSharedP8Vector2DS0_,@function _Z23TransposeVector2DSharedP8Vector2DS0_: ; @_Z23TransposeVector2DSharedP8Vector2DS0_ ; %bb.0: s_mov_b64 s[18:19], s[0:1] s_load_b64 s[0:1], s[0:1], 0x8 s_load_b32 s4, s[18:19], 0x1c v_and_b32_e32 v2, 0x3ff, v0 v_bfe_u32 v3, v0, 10, 10 s_add_u32 s2, s18, 16 s_addc_u32 s3, s19, 0 s_mov_b32 s32, 0 s_waitcnt lgkmcnt(0) s_load_b64 s[22:23], s[0:1], 0x8 s_lshr_b32 s5, s4, 16 s_and_b32 s4, s4, 0xffff v_mad_u64_u32 v[4:5], null, s15, s5, v[3:4] v_mad_u64_u32 v[6:7], null, s14, s4, v[2:3] v_lshlrev_b32_e32 v5, 2, v2 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_2) v_mad_u64_u32 v[0:1], null, v4, s23, v[6:7] s_mul_i32 s6, s22, s23 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_cmp_gt_i32_e32 vcc_lo, s6, v0 s_and_saveexec_b32 s6, vcc_lo s_cbranch_execz .LBB3_2 ; %bb.1: s_load_b64 s[0:1], s[0:1], 0x0 v_ashrrev_i32_e32 v1, 31, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[7:8], 2, v[0:1] s_waitcnt lgkmcnt(0) v_add_co_u32 v7, vcc_lo, s0, v7 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v8, vcc_lo, s1, v8, vcc_lo global_load_b32 v1, v[7:8], off v_mad_u32_u24 v7, 0x84, v3, v5 s_waitcnt vmcnt(0) ds_store_b32 v7, v1 .LBB3_2: s_or_b32 exec_lo, exec_lo, s6 v_cmp_gt_i32_e32 vcc_lo, s23, v6 v_cmp_gt_i32_e64 s0, s22, v4 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_and_b32 s7, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_saveexec_b32 s0, s7 s_cbranch_execz .LBB3_4 ; %bb.3: v_mad_u32_u24 v1, 0x84, v3, v5 v_lshlrev_b32_e32 v4, 2, v3 ds_load_b32 v1, v1 v_mad_u32_u24 v4, 0x84, v2, v4 s_waitcnt lgkmcnt(0) ds_store_b32 v4, v1 offset:4224 .LBB3_4: s_or_b32 exec_lo, exec_lo, s0 s_load_b64 s[0:1], s[18:19], 0x10 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_and_saveexec_b32 s6, s7 s_cbranch_execz .LBB3_6 ; %bb.5: s_load_b64 s[8:9], s[18:19], 0x0 v_mad_u64_u32 v[6:7], null, s14, s5, v[3:4] v_mad_u32_u24 v3, 0x84, v3, v5 s_mul_i32 s15, s15, s4 ds_load_b32 v3, v3 offset:4224 s_waitcnt lgkmcnt(0) s_clause 0x1 s_load_b32 s7, s[8:9], 0xc s_load_b64 s[8:9], s[8:9], 0x0 s_waitcnt lgkmcnt(0) v_mul_lo_u32 v1, v6, s7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add3_u32 v1, s15, v2, v1 v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[1:2], 2, v[1:2] v_add_co_u32 v1, vcc_lo, s8, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, s9, v2, vcc_lo global_store_b32 v[1:2], v3, off .LBB3_6: s_or_b32 exec_lo, exec_lo, s6 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s6, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB3_169 ; %bb.7: s_mul_i32 s24, s1, s5 s_mul_i32 s25, s0, s4 s_cmp_lt_u32 s24, s22 s_cselect_b32 s0, -1, 0 s_cmp_lt_u32 s25, s23 s_cselect_b32 s1, -1, 0 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_or_b32 s0, s0, s1 s_and_not1_b32 vcc_lo, exec_lo, s0 s_cbranch_vccnz .LBB3_169 ; %bb.8: s_load_b64 s[20:21], s[2:3], 0x50 v_mbcnt_lo_u32_b32 v38, -1, 0 v_mov_b32_e32 v6, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_dual_mov_b32 v7, 0 :: v_dual_mov_b32 v4, v38 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_14 ; %bb.9: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[5:6], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB3_13 ; %bb.10: ; %.preheader3.i.i.i.preheader s_mov_b32 s3, 0 .LBB3_11: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[10:11], v0, s[20:21] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB3_11 ; %bb.12: ; %Flow316 s_or_b32 exec_lo, exec_lo, s3 .LBB3_13: ; %Flow318 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB3_14: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[20:21] offset:40 global_load_b128 v[0:3], v5, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB3_16 ; %bb.15: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB3_16: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB3_23 ; %bb.17: v_mov_b32_e32 v10, 0 s_mov_b32 s5, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[2:3], v10, s[20:21] offset:40 v_dual_mov_b32 v11, s2 :: v_dual_mov_b32 v12, s3 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s3, v3 v_and_b32_e32 v2, s2, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB3_19 .LBB3_18: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB3_18 .LBB3_19: ; %Flow314 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB3_21 ; %bb.20: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB3_21: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB3_23 ; %bb.22: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB3_23: ; %Flow315 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB3_24: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_26 ; %bb.25: ; in Loop: Header=BB3_24 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB3_26: ; in Loop: Header=BB3_24 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB3_28 ; %bb.27: ; in Loop: Header=BB3_24 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB3_29 .LBB3_28: ; in Loop: Header=BB3_24 Depth=1 s_mov_b32 s1, -1 .LBB3_29: ; %Flow309 ; in Loop: Header=BB3_24 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB3_24 ; %bb.30: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_34 ; %bb.31: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB3_34 ; %bb.32: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB3_33: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB3_33 .LBB3_34: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.3@rel32@lo+4 s_addc_u32 s1, s1, .str.3@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 1 s_cselect_b32 s4, 20, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 16 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v4, v38 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_40 ; %bb.35: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[8:9], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[5:6], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB3_39 ; %bb.36: ; %.preheader3.i.i.i45.preheader s_mov_b32 s3, 0 .LBB3_37: ; %.preheader3.i.i.i45 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[10:11], v0, s[20:21] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB3_37 ; %bb.38: ; %Flow302 s_or_b32 exec_lo, exec_lo, s3 .LBB3_39: ; %Flow304 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB3_40: ; %.loopexit4.i.i.i40 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[8:9], v5, s[20:21] offset:40 global_load_b128 v[0:3], v5, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB3_42 ; %bb.41: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB3_42: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB3_50 ; %bb.43: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[2:3], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB3_46 ; %bb.44: ; %.preheader1.i.i.i43.preheader s_mov_b32 s8, 0 .LBB3_45: ; %.preheader1.i.i.i43 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB3_45 .LBB3_46: ; %Flow300 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB3_48 ; %bb.47: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB3_48: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB3_50 ; %bb.49: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB3_50: ; %Flow301 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB3_51: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_53 ; %bb.52: ; in Loop: Header=BB3_51 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB3_53: ; in Loop: Header=BB3_51 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB3_55 ; %bb.54: ; in Loop: Header=BB3_51 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB3_56 .LBB3_55: ; in Loop: Header=BB3_51 Depth=1 s_mov_b32 s1, -1 .LBB3_56: ; %Flow295 ; in Loop: Header=BB3_51 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB3_51 ; %bb.57: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_61 ; %bb.58: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB3_61 ; %bb.59: ; %.preheader.i.i.i42.preheader s_mov_b32 s0, 0 .LBB3_60: ; %.preheader.i.i.i42 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB3_60 .LBB3_61: ; %__ockl_printf_begin.exit46 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.2@rel32@lo+4 s_addc_u32 s1, s1, .str.2@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 0 s_cselect_b32 s4, 53, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 16 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_67 ; %bb.62: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB3_66 ; %bb.63: ; %.preheader3.i.i.i52.preheader s_mov_b32 s3, 0 .LBB3_64: ; %.preheader3.i.i.i52 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB3_64 ; %bb.65: ; %Flow288 s_or_b32 exec_lo, exec_lo, s3 .LBB3_66: ; %Flow290 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB3_67: ; %.loopexit4.i.i.i47 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB3_69 ; %bb.68: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB3_69: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s23 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_mov_b32 s4, s23 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB3_77 ; %bb.70: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB3_73 ; %bb.71: ; %.preheader1.i.i.i50.preheader s_mov_b32 s8, 0 .LBB3_72: ; %.preheader1.i.i.i50 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB3_72 .LBB3_73: ; %Flow286 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB3_75 ; %bb.74: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB3_75: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB3_77 ; %bb.76: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB3_77: ; %Flow287 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB3_78: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_80 ; %bb.79: ; in Loop: Header=BB3_78 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB3_80: ; in Loop: Header=BB3_78 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB3_82 ; %bb.81: ; in Loop: Header=BB3_78 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB3_83 .LBB3_82: ; in Loop: Header=BB3_78 Depth=1 s_mov_b32 s1, -1 .LBB3_83: ; %Flow281 ; in Loop: Header=BB3_78 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB3_78 ; %bb.84: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_88 ; %bb.85: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB3_88 ; %bb.86: ; %.preheader.i.i.i49.preheader s_mov_b32 s0, 0 .LBB3_87: ; %.preheader.i.i.i49 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB3_87 .LBB3_88: ; %__ockl_printf_append_args.exit s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_94 ; %bb.89: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB3_93 ; %bb.90: ; %.preheader3.i.i.i58.preheader s_mov_b32 s3, 0 .LBB3_91: ; %.preheader3.i.i.i58 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB3_91 ; %bb.92: ; %Flow274 s_or_b32 exec_lo, exec_lo, s3 .LBB3_93: ; %Flow276 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB3_94: ; %.loopexit4.i.i.i53 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB3_96 ; %bb.95: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB3_96: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s22 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB3_104 ; %bb.97: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB3_100 ; %bb.98: ; %.preheader1.i.i.i56.preheader s_mov_b32 s8, 0 .LBB3_99: ; %.preheader1.i.i.i56 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB3_99 .LBB3_100: ; %Flow272 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB3_102 ; %bb.101: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB3_102: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB3_104 ; %bb.103: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB3_104: ; %Flow273 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB3_105: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_107 ; %bb.106: ; in Loop: Header=BB3_105 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB3_107: ; in Loop: Header=BB3_105 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB3_109 ; %bb.108: ; in Loop: Header=BB3_105 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB3_110 .LBB3_109: ; in Loop: Header=BB3_105 Depth=1 s_mov_b32 s1, -1 .LBB3_110: ; %Flow267 ; in Loop: Header=BB3_105 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB3_105 ; %bb.111: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_115 ; %bb.112: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB3_115 ; %bb.113: ; %.preheader.i.i.i55.preheader s_mov_b32 s0, 0 .LBB3_114: ; %.preheader.i.i.i55 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB3_114 .LBB3_115: ; %__ockl_printf_append_args.exit59 s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_121 ; %bb.116: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB3_120 ; %bb.117: ; %.preheader3.i.i.i65.preheader s_mov_b32 s3, 0 .LBB3_118: ; %.preheader3.i.i.i65 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB3_118 ; %bb.119: ; %Flow260 s_or_b32 exec_lo, exec_lo, s3 .LBB3_120: ; %Flow262 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB3_121: ; %.loopexit4.i.i.i60 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB3_123 ; %bb.122: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB3_123: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s25 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB3_131 ; %bb.124: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB3_127 ; %bb.125: ; %.preheader1.i.i.i63.preheader s_mov_b32 s8, 0 .LBB3_126: ; %.preheader1.i.i.i63 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB3_126 .LBB3_127: ; %Flow258 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB3_129 ; %bb.128: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB3_129: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB3_131 ; %bb.130: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB3_131: ; %Flow259 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB3_132: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_134 ; %bb.133: ; in Loop: Header=BB3_132 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB3_134: ; in Loop: Header=BB3_132 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB3_136 ; %bb.135: ; in Loop: Header=BB3_132 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB3_137 .LBB3_136: ; in Loop: Header=BB3_132 Depth=1 s_mov_b32 s1, -1 .LBB3_137: ; %Flow253 ; in Loop: Header=BB3_132 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB3_132 ; %bb.138: global_load_b64 v[36:37], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_142 ; %bb.139: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB3_142 ; %bb.140: ; %.preheader.i.i.i62.preheader s_mov_b32 s0, 0 .LBB3_141: ; %.preheader.i.i.i62 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB3_141 .LBB3_142: ; %__ockl_printf_append_args.exit66 s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v38 v_mov_b32_e32 v4, 0 v_mov_b32_e32 v5, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v38 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_148 ; %bb.143: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[3:4], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v6 v_and_b32_e32 v2, v2, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v5, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v5, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v3, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v4, v2, vcc_lo global_load_b64 v[4:5], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[6:7] s_cbranch_execz .LBB3_147 ; %bb.144: ; %.preheader3.i.i.i72.preheader s_mov_b32 s3, 0 .LBB3_145: ; %.preheader3.i.i.i72 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[8:9], v0, s[20:21] v_dual_mov_b32 v7, v5 :: v_dual_mov_b32 v6, v4 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v1, v1, v6 s_waitcnt vmcnt(0) v_mad_u64_u32 v[3:4], null, v1, 24, v[8:9] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v1, v4 :: v_dual_and_b32 v2, v2, v7 v_mad_u64_u32 v[4:5], null, v2, 24, v[1:2] global_load_b64 v[4:5], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB3_145 ; %bb.146: ; %Flow246 s_or_b32 exec_lo, exec_lo, s3 .LBB3_147: ; %Flow248 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB3_148: ; %.loopexit4.i.i.i67 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v39, 0 v_readfirstlane_b32 s2, v4 v_readfirstlane_b32 s3, v5 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[6:7], v39, s[20:21] offset:40 global_load_b128 v[0:3], v39, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB3_150 ; %bb.149: v_dual_mov_b32 v4, s8 :: v_dual_mov_b32 v5, v39 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v9, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v6, 2 :: v_dual_mov_b32 v7, 1 global_store_b128 v[8:9], v[4:7], off offset:8 .LBB3_150: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[4:5], 6, v[38:39] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v4 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v36, 0xffffff1d, v36, 34 v_add_co_ci_u32_e32 v7, vcc_lo, v3, v5, vcc_lo v_mov_b32_e32 v38, s24 v_dual_mov_b32 v2, s8 :: v_dual_mov_b32 v5, s11 v_dual_mov_b32 v3, s9 :: v_dual_mov_b32 v4, s10 s_clause 0x3 global_store_b128 v[6:7], v[36:39], off global_store_b128 v[6:7], v[2:5], off offset:16 global_store_b128 v[6:7], v[2:5], off offset:32 global_store_b128 v[6:7], v[2:5], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB3_158 ; %bb.151: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s2 v_mov_b32_e32 v10, s3 s_clause 0x1 global_load_b64 v[11:12], v8, s[20:21] offset:32 glc global_load_b64 v[2:3], v8, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[9:12], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[11:12] s_cbranch_execz .LBB3_154 ; %bb.152: ; %.preheader1.i.i.i70.preheader s_mov_b32 s8, 0 .LBB3_153: ; %.preheader1.i.i.i70 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB3_153 .LBB3_154: ; %Flow244 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB3_156 ; %bb.155: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB3_156: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB3_158 ; %bb.157: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB3_158: ; %Flow245 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB3_159: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB3_161 ; %bb.160: ; in Loop: Header=BB3_159 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB3_161: ; in Loop: Header=BB3_159 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB3_163 ; %bb.162: ; in Loop: Header=BB3_159 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB3_164 .LBB3_163: ; in Loop: Header=BB3_159 Depth=1 s_mov_b32 s1, -1 .LBB3_164: ; %Flow239 ; in Loop: Header=BB3_159 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB3_159 ; %bb.165: s_and_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB3_169 ; %bb.166: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB3_169 ; %bb.167: ; %.preheader.i.i.i69.preheader s_mov_b32 s0, 0 .LBB3_168: ; %.preheader.i.i.i69 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB3_168 .LBB3_169: ; %__ockl_printf_append_args.exit73 s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z23TransposeVector2DSharedP8Vector2DS0_ .amdhsa_group_segment_fixed_size 8448 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 40 .amdhsa_next_free_sgpr 33 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end3: .size _Z23TransposeVector2DSharedP8Vector2DS0_, .Lfunc_end3-_Z23TransposeVector2DSharedP8Vector2DS0_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 8872 ; NumSgprs: 35 ; NumVgprs: 40 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 8448 bytes/workgroup (compile time only) ; SGPRBlocks: 4 ; VGPRBlocks: 4 ; NumSGPRsForWavesPerEU: 35 ; NumVGPRsForWavesPerEU: 40 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .protected _Z15DisplayVector2DP8Vector2D ; -- Begin function _Z15DisplayVector2DP8Vector2D .globl _Z15DisplayVector2DP8Vector2D .p2align 8 .type _Z15DisplayVector2DP8Vector2D,@function _Z15DisplayVector2DP8Vector2D: ; @_Z15DisplayVector2DP8Vector2D ; %bb.0: s_load_b64 s[24:25], s[0:1], 0x58 v_mbcnt_lo_u32_b32 v44, -1, 0 v_mov_b32_e32 v6, 0 s_mov_b64 s[18:19], s[0:1] s_mov_b32 s32, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_dual_mov_b32 v7, 0 :: v_dual_mov_b32 v4, v44 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_6 ; %bb.1: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[24:25] offset:40 global_load_b64 v[5:6], v0, s[24:25] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB4_5 ; %bb.2: ; %.preheader3.i.i.i.preheader s_mov_b32 s3, 0 .LBB4_3: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[24:25] offset:40 global_load_b64 v[10:11], v0, s[24:25] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB4_3 ; %bb.4: ; %Flow556 s_or_b32 exec_lo, exec_lo, s3 .LBB4_5: ; %Flow558 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB4_6: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[24:25] offset:40 global_load_b128 v[0:3], v5, s[24:25] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB4_8 ; %bb.7: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB4_8: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB4_15 ; %bb.9: v_mov_b32_e32 v10, 0 s_mov_b32 s5, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[24:25] offset:32 glc global_load_b64 v[2:3], v10, s[24:25] offset:40 v_dual_mov_b32 v11, s2 :: v_dual_mov_b32 v12, s3 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s3, v3 v_and_b32_e32 v2, s2, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB4_11 .LBB4_10: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB4_10 .LBB4_11: ; %Flow554 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[24:25] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB4_13 ; %bb.12: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB4_13: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB4_15 ; %bb.14: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB4_15: ; %Flow555 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB4_16: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_18 ; %bb.17: ; in Loop: Header=BB4_16 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB4_18: ; in Loop: Header=BB4_16 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB4_20 ; %bb.19: ; in Loop: Header=BB4_16 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB4_21 .LBB4_20: ; in Loop: Header=BB4_16 Depth=1 s_mov_b32 s1, -1 .LBB4_21: ; %Flow549 ; in Loop: Header=BB4_16 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB4_16 ; %bb.22: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_26 ; %bb.23: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[24:25] offset:40 global_load_b64 v[9:10], v8, s[24:25] offset:24 glc global_load_b64 v[6:7], v8, s[24:25] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB4_26 ; %bb.24: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB4_25: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB4_25 .LBB4_26: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.4@rel32@lo+4 s_addc_u32 s1, s1, .str.4@rel32@hi+12 s_load_b64 s[26:27], s[18:19], 0x0 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v5, 0 s_cselect_b32 s2, -1, 0 v_mov_b32_e32 v6, 1 v_cndmask_b32_e64 v2, 0, 1, s2 v_mov_b32_e32 v38, 0 s_add_u32 s8, s18, 8 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 v_dual_mov_b32 v2, s0 :: v_dual_lshlrev_b32 v43, 1, v2 s_delay_alu instid0(VALU_DEP_1) v_dual_mov_b32 v3, s1 :: v_dual_mov_b32 v4, v43 s_swappc_b64 s[30:31], s[2:3] global_load_b32 v0, v38, s[26:27] offset:8 s_waitcnt vmcnt(0) v_cmp_gt_i32_e32 vcc_lo, 1, v0 s_cbranch_vccnz .LBB4_167 ; %bb.27: ; %.lr.ph104 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.5@rel32@lo+4 s_addc_u32 s1, s1, .str.5@rel32@hi+12 v_dual_mov_b32 v36, 33 :: v_dual_mov_b32 v41, 2 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v42, 1 s_cselect_b32 s28, 5, 0 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.6@rel32@lo+4 s_addc_u32 s1, s1, .str.6@rel32@hi+12 s_mov_b32 s20, 0 s_cmp_lg_u64 s[0:1], 0 s_mov_b32 s33, 0 s_cselect_b32 s29, 7, 0 .LBB4_28: ; =>This Loop Header: Depth=1 ; Child Loop BB4_31 Depth 2 ; Child Loop BB4_39 Depth 2 ; Child Loop BB4_45 Depth 2 ; Child Loop BB4_54 Depth 2 ; Child Loop BB4_57 Depth 2 ; Child Loop BB4_60 Depth 3 ; Child Loop BB4_68 Depth 3 ; Child Loop BB4_74 Depth 3 ; Child Loop BB4_83 Depth 3 ; Child Loop BB4_87 Depth 3 ; Child Loop BB4_95 Depth 3 ; Child Loop BB4_101 Depth 3 ; Child Loop BB4_110 Depth 3 ; Child Loop BB4_115 Depth 2 ; Child Loop BB4_123 Depth 2 ; Child Loop BB4_129 Depth 2 ; Child Loop BB4_138 Depth 2 ; Child Loop BB4_142 Depth 2 ; Child Loop BB4_150 Depth 2 ; Child Loop BB4_156 Depth 2 ; Child Loop BB4_165 Depth 2 v_dual_mov_b32 v37, v44 :: v_dual_mov_b32 v4, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_readfirstlane_b32 s0, v37 v_mov_b32_e32 v5, 0 v_cmp_eq_u32_e64 s0, s0, v37 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_34 ; %bb.29: ; in Loop: Header=BB4_28 Depth=1 global_load_b64 v[2:3], v38, s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[0:1], v38, s[24:25] offset:40 global_load_b64 v[4:5], v38, s[24:25] s_mov_b32 s2, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v3 v_and_b32_e32 v0, v0, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v1, v1, 24 v_mul_hi_u32 v6, v0, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v6, v1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, v5, v1, vcc_lo global_load_b64 v[0:1], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v38, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[2:3] s_cbranch_execz .LBB4_33 ; %bb.30: ; %.preheader3.i.i.i29.preheader ; in Loop: Header=BB4_28 Depth=1 s_mov_b32 s3, 0 .LBB4_31: ; %.preheader3.i.i.i29 ; Parent Loop BB4_28 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 s_clause 0x1 global_load_b64 v[0:1], v38, s[24:25] offset:40 global_load_b64 v[6:7], v38, s[24:25] v_dual_mov_b32 v2, v4 :: v_dual_mov_b32 v3, v5 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v0, v0, v2 v_and_b32_e32 v1, v1, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[4:5], null, v0, 24, v[6:7] v_mov_b32_e32 v0, v5 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[0:1] global_load_b64 v[0:1], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v38, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[2:3] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB4_31 ; %bb.32: ; %Flow539 ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s3 .LBB4_33: ; %Flow541 ; in Loop: Header=BB4_28 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB4_34: ; %.loopexit4.i.i.i24 ; in Loop: Header=BB4_28 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_clause 0x1 global_load_b64 v[6:7], v38, s[24:25] offset:40 global_load_b128 v[0:3], v38, s[24:25] v_readfirstlane_b32 s2, v4 v_readfirstlane_b32 s3, v5 s_mov_b32 s8, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB4_36 ; %bb.35: ; in Loop: Header=BB4_28 Depth=1 v_dual_mov_b32 v39, s8 :: v_dual_mov_b32 v40, v38 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v5, vcc_lo, s8, v1, vcc_lo global_store_b128 v[4:5], v[39:42], off offset:8 .LBB4_36: ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[4:5], 6, v[37:38] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s21, s20 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v4 s_mov_b32 s22, s20 s_mov_b32 s23, s20 v_add_co_ci_u32_e32 v7, vcc_lo, v3, v5, vcc_lo v_dual_mov_b32 v37, v38 :: v_dual_mov_b32 v2, s20 v_dual_mov_b32 v39, v38 :: v_dual_mov_b32 v4, s22 v_mov_b32_e32 v3, s21 v_mov_b32_e32 v5, s23 s_clause 0x3 global_store_b128 v[6:7], v[36:39], off global_store_b128 v[6:7], v[2:5], off offset:16 global_store_b128 v[6:7], v[2:5], off offset:32 global_store_b128 v[6:7], v[2:5], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB4_44 ; %bb.37: ; in Loop: Header=BB4_28 Depth=1 s_clause 0x1 global_load_b64 v[12:13], v38, s[24:25] offset:32 glc global_load_b64 v[2:3], v38, s[24:25] offset:40 v_dual_mov_b32 v10, s2 :: v_dual_mov_b32 v11, s3 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[12:13], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v38, v[10:13], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[12:13] s_cbranch_execz .LBB4_40 ; %bb.38: ; %.preheader1.i.i.i27.preheader ; in Loop: Header=BB4_28 Depth=1 s_mov_b32 s8, 0 .LBB4_39: ; %.preheader1.i.i.i27 ; Parent Loop BB4_28 Depth=1 ; => This Inner Loop Header: Depth=2 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[8:9], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v38, v[2:5], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB4_39 .LBB4_40: ; %Flow537 ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s5 global_load_b64 v[2:3], v38, s[24:25] offset:16 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB4_42 ; %bb.41: ; in Loop: Header=BB4_28 Depth=1 s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v37, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[37:38], off offset:8 .LBB4_42: ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB4_44 ; %bb.43: ; in Loop: Header=BB4_28 Depth=1 global_load_b32 v37, v[2:3], off offset:24 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v37 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[37:38], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB4_44: ; %Flow538 ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB4_45: ; Parent Loop BB4_28 Depth=1 ; => This Inner Loop Header: Depth=2 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_47 ; %bb.46: ; in Loop: Header=BB4_45 Depth=2 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB4_47: ; in Loop: Header=BB4_45 Depth=2 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB4_49 ; %bb.48: ; in Loop: Header=BB4_45 Depth=2 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB4_50 .LBB4_49: ; in Loop: Header=BB4_45 Depth=2 s_mov_b32 s1, -1 .LBB4_50: ; %Flow532 ; in Loop: Header=BB4_45 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB4_45 ; %bb.51: ; in Loop: Header=BB4_28 Depth=1 global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_55 ; %bb.52: ; in Loop: Header=BB4_28 Depth=1 s_clause 0x2 global_load_b64 v[4:5], v38, s[24:25] offset:40 global_load_b64 v[8:9], v38, s[24:25] offset:24 glc global_load_b64 v[6:7], v38, s[24:25] s_waitcnt vmcnt(2) v_add_co_u32 v10, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v11, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v10, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v11, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v11 :: v_dual_cndmask_b32 v2, v2, v10 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_and_b32_e32 v4, v2, v4 v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v4, v4, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v8 v_mul_lo_u32 v5, v5, 24 v_add_nc_u32_e32 v5, v10, v5 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v9 global_store_b64 v[6:7], v[8:9], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v38, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[8:9] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB4_55 ; %bb.53: ; %.preheader.i.i.i26.preheader ; in Loop: Header=BB4_28 Depth=1 s_mov_b32 s0, 0 .LBB4_54: ; %.preheader.i.i.i26 ; Parent Loop BB4_28 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v38, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[4:5] v_dual_mov_b32 v4, v8 :: v_dual_mov_b32 v5, v9 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB4_54 .LBB4_55: ; %__ockl_printf_begin.exit30 ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_add_u32 s8, s18, 8 s_addc_u32 s9, s19, 0 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.4@rel32@lo+4 s_addc_u32 s1, s1, .str.4@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 v_dual_mov_b32 v4, v43 :: v_dual_mov_b32 v5, v38 v_mov_b32_e32 v6, v42 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) s_swappc_b64 s[30:31], s[2:3] global_load_b32 v0, v38, s[26:27] offset:12 s_waitcnt vmcnt(0) v_cmp_gt_i32_e32 vcc_lo, 2, v0 v_readfirstlane_b32 s0, v0 s_cbranch_vccnz .LBB4_112 ; %bb.56: ; %.lr.ph.preheader ; in Loop: Header=BB4_28 Depth=1 s_mov_b32 s34, 0 .LBB4_57: ; %.lr.ph ; Parent Loop BB4_28 Depth=1 ; => This Loop Header: Depth=2 ; Child Loop BB4_60 Depth 3 ; Child Loop BB4_68 Depth 3 ; Child Loop BB4_74 Depth 3 ; Child Loop BB4_83 Depth 3 ; Child Loop BB4_87 Depth 3 ; Child Loop BB4_95 Depth 3 ; Child Loop BB4_101 Depth 3 ; Child Loop BB4_110 Depth 3 global_load_b64 v[0:1], v38, s[26:27] s_mul_i32 s0, s0, s33 v_dual_mov_b32 v37, v44 :: v_dual_mov_b32 v4, 0 s_add_i32 s0, s0, s34 v_mov_b32_e32 v5, 0 s_ashr_i32 s1, s0, 31 s_delay_alu instid0(SALU_CYCLE_1) s_lshl_b64 s[0:1], s[0:1], 2 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v0, s0 v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo flat_load_b32 v45, v[0:1] ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v37 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v37 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_63 ; %bb.58: ; in Loop: Header=BB4_57 Depth=2 global_load_b64 v[2:3], v38, s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[0:1], v38, s[24:25] offset:40 global_load_b64 v[4:5], v38, s[24:25] s_mov_b32 s2, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v3 v_and_b32_e32 v0, v0, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v1, v1, 24 v_mul_hi_u32 v6, v0, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v6, v1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, v5, v1, vcc_lo global_load_b64 v[0:1], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v38, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[2:3] s_cbranch_execz .LBB4_62 ; %bb.59: ; %.preheader3.i.i.i43.preheader ; in Loop: Header=BB4_57 Depth=2 s_mov_b32 s3, 0 .LBB4_60: ; %.preheader3.i.i.i43 ; Parent Loop BB4_28 Depth=1 ; Parent Loop BB4_57 Depth=2 ; => This Inner Loop Header: Depth=3 s_sleep 1 s_clause 0x1 global_load_b64 v[0:1], v38, s[24:25] offset:40 global_load_b64 v[6:7], v38, s[24:25] v_dual_mov_b32 v2, v4 :: v_dual_mov_b32 v3, v5 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v0, v0, v2 v_and_b32_e32 v1, v1, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[4:5], null, v0, 24, v[6:7] v_mov_b32_e32 v0, v5 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[0:1] global_load_b64 v[0:1], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v38, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[2:3] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB4_60 ; %bb.61: ; %Flow522 ; in Loop: Header=BB4_57 Depth=2 s_or_b32 exec_lo, exec_lo, s3 .LBB4_62: ; %Flow524 ; in Loop: Header=BB4_57 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB4_63: ; %.loopexit4.i.i.i38 ; in Loop: Header=BB4_57 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_clause 0x1 global_load_b64 v[6:7], v38, s[24:25] offset:40 global_load_b128 v[0:3], v38, s[24:25] v_readfirstlane_b32 s2, v4 v_readfirstlane_b32 s3, v5 s_mov_b32 s8, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB4_65 ; %bb.64: ; in Loop: Header=BB4_57 Depth=2 v_dual_mov_b32 v39, s8 :: v_dual_mov_b32 v40, v38 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v5, vcc_lo, s8, v1, vcc_lo global_store_b128 v[4:5], v[39:42], off offset:8 .LBB4_65: ; in Loop: Header=BB4_57 Depth=2 s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[4:5], 6, v[37:38] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s21, s20 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v4 s_mov_b32 s22, s20 s_mov_b32 s23, s20 v_add_co_ci_u32_e32 v7, vcc_lo, v3, v5, vcc_lo v_dual_mov_b32 v37, v38 :: v_dual_mov_b32 v2, s20 v_dual_mov_b32 v39, v38 :: v_dual_mov_b32 v4, s22 v_mov_b32_e32 v3, s21 v_mov_b32_e32 v5, s23 s_clause 0x3 global_store_b128 v[6:7], v[36:39], off global_store_b128 v[6:7], v[2:5], off offset:16 global_store_b128 v[6:7], v[2:5], off offset:32 global_store_b128 v[6:7], v[2:5], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB4_73 ; %bb.66: ; in Loop: Header=BB4_57 Depth=2 s_clause 0x1 global_load_b64 v[12:13], v38, s[24:25] offset:32 glc global_load_b64 v[2:3], v38, s[24:25] offset:40 v_dual_mov_b32 v10, s2 :: v_dual_mov_b32 v11, s3 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[12:13], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v38, v[10:13], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[12:13] s_cbranch_execz .LBB4_69 ; %bb.67: ; %.preheader1.i.i.i41.preheader ; in Loop: Header=BB4_57 Depth=2 s_mov_b32 s8, 0 .LBB4_68: ; %.preheader1.i.i.i41 ; Parent Loop BB4_28 Depth=1 ; Parent Loop BB4_57 Depth=2 ; => This Inner Loop Header: Depth=3 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[8:9], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v38, v[2:5], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB4_68 .LBB4_69: ; %Flow520 ; in Loop: Header=BB4_57 Depth=2 s_or_b32 exec_lo, exec_lo, s5 global_load_b64 v[2:3], v38, s[24:25] offset:16 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB4_71 ; %bb.70: ; in Loop: Header=BB4_57 Depth=2 s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v37, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[37:38], off offset:8 .LBB4_71: ; in Loop: Header=BB4_57 Depth=2 s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB4_73 ; %bb.72: ; in Loop: Header=BB4_57 Depth=2 global_load_b32 v37, v[2:3], off offset:24 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v37 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[37:38], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB4_73: ; %Flow521 ; in Loop: Header=BB4_57 Depth=2 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB4_74: ; Parent Loop BB4_28 Depth=1 ; Parent Loop BB4_57 Depth=2 ; => This Inner Loop Header: Depth=3 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_76 ; %bb.75: ; in Loop: Header=BB4_74 Depth=3 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB4_76: ; in Loop: Header=BB4_74 Depth=3 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB4_78 ; %bb.77: ; in Loop: Header=BB4_74 Depth=3 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB4_79 .LBB4_78: ; in Loop: Header=BB4_74 Depth=3 s_mov_b32 s1, -1 .LBB4_79: ; %Flow515 ; in Loop: Header=BB4_74 Depth=3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB4_74 ; %bb.80: ; in Loop: Header=BB4_57 Depth=2 global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_84 ; %bb.81: ; in Loop: Header=BB4_57 Depth=2 s_clause 0x2 global_load_b64 v[4:5], v38, s[24:25] offset:40 global_load_b64 v[8:9], v38, s[24:25] offset:24 glc global_load_b64 v[6:7], v38, s[24:25] s_waitcnt vmcnt(2) v_add_co_u32 v10, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v11, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v10, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v11, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v11 :: v_dual_cndmask_b32 v2, v2, v10 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_and_b32_e32 v4, v2, v4 v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v4, v4, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v8 v_mul_lo_u32 v5, v5, 24 v_add_nc_u32_e32 v5, v10, v5 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v9 global_store_b64 v[6:7], v[8:9], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v38, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[8:9] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB4_84 ; %bb.82: ; %.preheader.i.i.i40.preheader ; in Loop: Header=BB4_57 Depth=2 s_mov_b32 s0, 0 .LBB4_83: ; %.preheader.i.i.i40 ; Parent Loop BB4_28 Depth=1 ; Parent Loop BB4_57 Depth=2 ; => This Inner Loop Header: Depth=3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v38, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[4:5] v_dual_mov_b32 v4, v8 :: v_dual_mov_b32 v5, v9 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB4_83 .LBB4_84: ; %__ockl_printf_begin.exit44 ; in Loop: Header=BB4_57 Depth=2 s_or_b32 exec_lo, exec_lo, s1 s_add_u32 s8, s18, 8 s_addc_u32 s9, s19, 0 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.5@rel32@lo+4 s_addc_u32 s1, s1, .str.5@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 v_dual_mov_b32 v4, s28 :: v_dual_mov_b32 v5, 0 v_mov_b32_e32 v6, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) s_swappc_b64 s[30:31], s[2:3] v_dual_mov_b32 v37, v44 :: v_dual_mov_b32 v2, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v37 v_mov_b32_e32 v3, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v37 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_90 ; %bb.85: ; in Loop: Header=BB4_57 Depth=2 global_load_b64 v[4:5], v38, s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[2:3], v38, s[24:25] offset:40 global_load_b64 v[6:7], v38, s[24:25] s_mov_b32 s2, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v3, v3, v5 v_and_b32_e32 v2, v2, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v8, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v8, v3 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, v7, v3, vcc_lo global_load_b64 v[2:3], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[2:3], v38, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[2:3], v[4:5] s_cbranch_execz .LBB4_89 ; %bb.86: ; %.preheader3.i.i.i50.preheader ; in Loop: Header=BB4_57 Depth=2 s_mov_b32 s3, 0 .LBB4_87: ; %.preheader3.i.i.i50 ; Parent Loop BB4_28 Depth=1 ; Parent Loop BB4_57 Depth=2 ; => This Inner Loop Header: Depth=3 s_sleep 1 s_clause 0x1 global_load_b64 v[6:7], v38, s[24:25] offset:40 global_load_b64 v[8:9], v38, s[24:25] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v6, v6, v4 s_waitcnt vmcnt(0) v_mad_u64_u32 v[2:3], null, v6, 24, v[8:9] v_and_b32_e32 v8, v7, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[6:7], null, v8, 24, v[3:4] v_mov_b32_e32 v3, v6 global_load_b64 v[2:3], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[2:3], v38, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB4_87 ; %bb.88: ; %Flow508 ; in Loop: Header=BB4_57 Depth=2 s_or_b32 exec_lo, exec_lo, s3 .LBB4_89: ; %Flow510 ; in Loop: Header=BB4_57 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB4_90: ; %.loopexit4.i.i.i45 ; in Loop: Header=BB4_57 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_clause 0x1 global_load_b64 v[8:9], v38, s[24:25] offset:40 global_load_b128 v[4:7], v38, s[24:25] v_readfirstlane_b32 s2, v2 v_readfirstlane_b32 s3, v3 s_mov_b32 s8, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB4_92 ; %bb.91: ; in Loop: Header=BB4_57 Depth=2 v_dual_mov_b32 v39, s8 :: v_dual_mov_b32 v40, v38 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v3, vcc_lo, s8, v5, vcc_lo global_store_b128 v[2:3], v[39:42], off offset:8 .LBB4_92: ; in Loop: Header=BB4_57 Depth=2 s_or_b32 exec_lo, exec_lo, s9 v_cvt_f64_f32_e32 v[2:3], v45 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[37:38] s_waitcnt vmcnt(0) v_add_co_u32 v6, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s21, s20 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v10, vcc_lo, v6, v8 s_mov_b32 s22, s20 s_mov_b32 s23, s20 v_and_or_b32 v0, 0xffffff1d, v0, 34 v_add_co_ci_u32_e32 v11, vcc_lo, v7, v9, vcc_lo v_dual_mov_b32 v6, s20 :: v_dual_mov_b32 v7, s21 v_dual_mov_b32 v8, s22 :: v_dual_mov_b32 v9, s23 s_clause 0x3 global_store_b128 v[10:11], v[0:3], off global_store_b128 v[10:11], v[6:9], off offset:16 global_store_b128 v[10:11], v[6:9], off offset:32 global_store_b128 v[10:11], v[6:9], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB4_100 ; %bb.93: ; in Loop: Header=BB4_57 Depth=2 s_clause 0x1 global_load_b64 v[10:11], v38, s[24:25] offset:32 glc global_load_b64 v[0:1], v38, s[24:25] offset:40 v_dual_mov_b32 v8, s2 :: v_dual_mov_b32 v9, s3 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v38, v[8:11], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[10:11] s_cbranch_execz .LBB4_96 ; %bb.94: ; %.preheader1.i.i.i48.preheader ; in Loop: Header=BB4_57 Depth=2 s_mov_b32 s8, 0 .LBB4_95: ; %.preheader1.i.i.i48 ; Parent Loop BB4_28 Depth=1 ; Parent Loop BB4_57 Depth=2 ; => This Inner Loop Header: Depth=3 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[6:7], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v38, v[0:3], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB4_95 .LBB4_96: ; %Flow506 ; in Loop: Header=BB4_57 Depth=2 s_or_b32 exec_lo, exec_lo, s5 global_load_b64 v[0:1], v38, s[24:25] offset:16 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB4_98 ; %bb.97: ; in Loop: Header=BB4_57 Depth=2 s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v37, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[37:38], off offset:8 .LBB4_98: ; in Loop: Header=BB4_57 Depth=2 s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB4_100 ; %bb.99: ; in Loop: Header=BB4_57 Depth=2 global_load_b32 v37, v[0:1], off offset:24 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v37 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[37:38], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB4_100: ; %Flow507 ; in Loop: Header=BB4_57 Depth=2 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB4_101: ; Parent Loop BB4_28 Depth=1 ; Parent Loop BB4_57 Depth=2 ; => This Inner Loop Header: Depth=3 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_103 ; %bb.102: ; in Loop: Header=BB4_101 Depth=3 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB4_103: ; in Loop: Header=BB4_101 Depth=3 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB4_105 ; %bb.104: ; in Loop: Header=BB4_101 Depth=3 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB4_106 .LBB4_105: ; in Loop: Header=BB4_101 Depth=3 s_mov_b32 s1, -1 .LBB4_106: ; %Flow501 ; in Loop: Header=BB4_101 Depth=3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB4_101 ; %bb.107: ; in Loop: Header=BB4_57 Depth=2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_111 ; %bb.108: ; in Loop: Header=BB4_57 Depth=2 s_clause 0x2 global_load_b64 v[2:3], v38, s[24:25] offset:40 global_load_b64 v[6:7], v38, s[24:25] offset:24 glc global_load_b64 v[4:5], v38, s[24:25] s_waitcnt vmcnt(2) v_add_co_u32 v8, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v8, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v9, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v9 :: v_dual_cndmask_b32 v0, v0, v8 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_and_b32_e32 v2, v0, v2 v_mul_hi_u32 v8, v2, 24 v_mul_lo_u32 v2, v2, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v6 v_mul_lo_u32 v3, v3, 24 v_add_nc_u32_e32 v3, v8, v3 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v7 global_store_b64 v[4:5], v[6:7], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v38, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[6:7] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB4_111 ; %bb.109: ; %.preheader.i.i.i47.preheader ; in Loop: Header=BB4_57 Depth=2 s_mov_b32 s0, 0 .LBB4_110: ; %.preheader.i.i.i47 ; Parent Loop BB4_28 Depth=1 ; Parent Loop BB4_57 Depth=2 ; => This Inner Loop Header: Depth=3 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[6:7], v38, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[2:3] v_dual_mov_b32 v2, v6 :: v_dual_mov_b32 v3, v7 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB4_110 .LBB4_111: ; %__ockl_printf_append_args.exit ; in Loop: Header=BB4_57 Depth=2 s_or_b32 exec_lo, exec_lo, s1 global_load_b32 v0, v38, s[26:27] offset:12 s_add_i32 s34, s34, 1 s_waitcnt vmcnt(0) v_add_nc_u32_e32 v1, -1, v0 v_readfirstlane_b32 s0, v0 s_delay_alu instid0(VALU_DEP_2) v_cmp_ge_i32_e32 vcc_lo, s34, v1 s_cbranch_vccz .LBB4_57 .LBB4_112: ; %._crit_edge ; in Loop: Header=BB4_28 Depth=1 global_load_b64 v[0:1], v38, s[26:27] s_add_i32 s33, s33, 1 v_dual_mov_b32 v37, v44 :: v_dual_mov_b32 v4, 0 s_mul_i32 s0, s0, s33 v_mov_b32_e32 v5, 0 s_ashr_i32 s1, s0, 31 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2) s_lshl_b64 s[0:1], s[0:1], 2 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v0, s0 v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo v_add_co_u32 v0, vcc_lo, -4, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_add_co_ci_u32_e32 v1, vcc_lo, -1, v1, vcc_lo flat_load_b32 v45, v[0:1] ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v37 v_cmp_eq_u32_e64 s0, s0, v37 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_118 ; %bb.113: ; in Loop: Header=BB4_28 Depth=1 global_load_b64 v[2:3], v38, s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[0:1], v38, s[24:25] offset:40 global_load_b64 v[4:5], v38, s[24:25] s_mov_b32 s2, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v3 v_and_b32_e32 v0, v0, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v1, v1, 24 v_mul_hi_u32 v6, v0, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v6, v1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, v5, v1, vcc_lo global_load_b64 v[0:1], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v38, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[2:3] s_cbranch_execz .LBB4_117 ; %bb.114: ; %.preheader3.i.i.i36.preheader ; in Loop: Header=BB4_28 Depth=1 s_mov_b32 s3, 0 .LBB4_115: ; %.preheader3.i.i.i36 ; Parent Loop BB4_28 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 s_clause 0x1 global_load_b64 v[0:1], v38, s[24:25] offset:40 global_load_b64 v[6:7], v38, s[24:25] v_dual_mov_b32 v2, v4 :: v_dual_mov_b32 v3, v5 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v0, v0, v2 v_and_b32_e32 v1, v1, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[4:5], null, v0, 24, v[6:7] v_mov_b32_e32 v0, v5 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[0:1] global_load_b64 v[0:1], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v38, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[2:3] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB4_115 ; %bb.116: ; %Flow494 ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s3 .LBB4_117: ; %Flow496 ; in Loop: Header=BB4_28 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB4_118: ; %.loopexit4.i.i.i31 ; in Loop: Header=BB4_28 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_clause 0x1 global_load_b64 v[6:7], v38, s[24:25] offset:40 global_load_b128 v[0:3], v38, s[24:25] v_readfirstlane_b32 s2, v4 v_readfirstlane_b32 s3, v5 s_mov_b32 s8, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB4_120 ; %bb.119: ; in Loop: Header=BB4_28 Depth=1 v_dual_mov_b32 v39, s8 :: v_dual_mov_b32 v40, v38 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v5, vcc_lo, s8, v1, vcc_lo global_store_b128 v[4:5], v[39:42], off offset:8 .LBB4_120: ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[4:5], 6, v[37:38] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s21, s20 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v4 s_mov_b32 s22, s20 s_mov_b32 s23, s20 v_add_co_ci_u32_e32 v7, vcc_lo, v3, v5, vcc_lo v_dual_mov_b32 v37, v38 :: v_dual_mov_b32 v2, s20 v_dual_mov_b32 v39, v38 :: v_dual_mov_b32 v4, s22 v_mov_b32_e32 v3, s21 v_mov_b32_e32 v5, s23 s_clause 0x3 global_store_b128 v[6:7], v[36:39], off global_store_b128 v[6:7], v[2:5], off offset:16 global_store_b128 v[6:7], v[2:5], off offset:32 global_store_b128 v[6:7], v[2:5], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB4_128 ; %bb.121: ; in Loop: Header=BB4_28 Depth=1 s_clause 0x1 global_load_b64 v[12:13], v38, s[24:25] offset:32 glc global_load_b64 v[2:3], v38, s[24:25] offset:40 v_dual_mov_b32 v10, s2 :: v_dual_mov_b32 v11, s3 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[12:13], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v38, v[10:13], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[12:13] s_cbranch_execz .LBB4_124 ; %bb.122: ; %.preheader1.i.i.i34.preheader ; in Loop: Header=BB4_28 Depth=1 s_mov_b32 s8, 0 .LBB4_123: ; %.preheader1.i.i.i34 ; Parent Loop BB4_28 Depth=1 ; => This Inner Loop Header: Depth=2 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[8:9], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v38, v[2:5], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB4_123 .LBB4_124: ; %Flow492 ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s5 global_load_b64 v[2:3], v38, s[24:25] offset:16 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB4_126 ; %bb.125: ; in Loop: Header=BB4_28 Depth=1 s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v37, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[37:38], off offset:8 .LBB4_126: ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB4_128 ; %bb.127: ; in Loop: Header=BB4_28 Depth=1 global_load_b32 v37, v[2:3], off offset:24 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v37 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[37:38], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB4_128: ; %Flow493 ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB4_129: ; Parent Loop BB4_28 Depth=1 ; => This Inner Loop Header: Depth=2 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_131 ; %bb.130: ; in Loop: Header=BB4_129 Depth=2 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB4_131: ; in Loop: Header=BB4_129 Depth=2 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB4_133 ; %bb.132: ; in Loop: Header=BB4_129 Depth=2 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB4_134 .LBB4_133: ; in Loop: Header=BB4_129 Depth=2 s_mov_b32 s1, -1 .LBB4_134: ; %Flow487 ; in Loop: Header=BB4_129 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB4_129 ; %bb.135: ; in Loop: Header=BB4_28 Depth=1 global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_139 ; %bb.136: ; in Loop: Header=BB4_28 Depth=1 s_clause 0x2 global_load_b64 v[4:5], v38, s[24:25] offset:40 global_load_b64 v[8:9], v38, s[24:25] offset:24 glc global_load_b64 v[6:7], v38, s[24:25] s_waitcnt vmcnt(2) v_add_co_u32 v10, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v11, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v10, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v11, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v11 :: v_dual_cndmask_b32 v2, v2, v10 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_and_b32_e32 v4, v2, v4 v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v4, v4, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v8 v_mul_lo_u32 v5, v5, 24 v_add_nc_u32_e32 v5, v10, v5 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v9 global_store_b64 v[6:7], v[8:9], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v38, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[8:9] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB4_139 ; %bb.137: ; %.preheader.i.i.i33.preheader ; in Loop: Header=BB4_28 Depth=1 s_mov_b32 s0, 0 .LBB4_138: ; %.preheader.i.i.i33 ; Parent Loop BB4_28 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v38, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[4:5] v_dual_mov_b32 v4, v8 :: v_dual_mov_b32 v5, v9 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB4_138 .LBB4_139: ; %__ockl_printf_begin.exit37 ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_add_u32 s8, s18, 8 s_addc_u32 s9, s19, 0 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.6@rel32@lo+4 s_addc_u32 s1, s1, .str.6@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 v_dual_mov_b32 v4, s29 :: v_dual_mov_b32 v5, v38 v_mov_b32_e32 v6, v38 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) s_swappc_b64 s[30:31], s[2:3] v_dual_mov_b32 v37, v44 :: v_dual_mov_b32 v2, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v37 v_mov_b32_e32 v3, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v37 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_145 ; %bb.140: ; in Loop: Header=BB4_28 Depth=1 global_load_b64 v[4:5], v38, s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[2:3], v38, s[24:25] offset:40 global_load_b64 v[6:7], v38, s[24:25] s_mov_b32 s2, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v3, v3, v5 v_and_b32_e32 v2, v2, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v8, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v8, v3 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, v7, v3, vcc_lo global_load_b64 v[2:3], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[2:3], v38, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[2:3], v[4:5] s_cbranch_execz .LBB4_144 ; %bb.141: ; %.preheader3.i.i.i56.preheader ; in Loop: Header=BB4_28 Depth=1 s_mov_b32 s3, 0 .LBB4_142: ; %.preheader3.i.i.i56 ; Parent Loop BB4_28 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 s_clause 0x1 global_load_b64 v[6:7], v38, s[24:25] offset:40 global_load_b64 v[8:9], v38, s[24:25] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v6, v6, v4 s_waitcnt vmcnt(0) v_mad_u64_u32 v[2:3], null, v6, 24, v[8:9] v_and_b32_e32 v8, v7, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[6:7], null, v8, 24, v[3:4] v_mov_b32_e32 v3, v6 global_load_b64 v[2:3], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[2:3], v38, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB4_142 ; %bb.143: ; %Flow480 ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s3 .LBB4_144: ; %Flow482 ; in Loop: Header=BB4_28 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB4_145: ; %.loopexit4.i.i.i51 ; in Loop: Header=BB4_28 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_clause 0x1 global_load_b64 v[8:9], v38, s[24:25] offset:40 global_load_b128 v[4:7], v38, s[24:25] v_readfirstlane_b32 s2, v2 v_readfirstlane_b32 s3, v3 s_mov_b32 s8, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB4_147 ; %bb.146: ; in Loop: Header=BB4_28 Depth=1 v_dual_mov_b32 v39, s8 :: v_dual_mov_b32 v40, v38 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v3, vcc_lo, s8, v5, vcc_lo global_store_b128 v[2:3], v[39:42], off offset:8 .LBB4_147: ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s9 v_cvt_f64_f32_e32 v[2:3], v45 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[37:38] s_waitcnt vmcnt(0) v_add_co_u32 v6, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s21, s20 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v10, vcc_lo, v6, v8 s_mov_b32 s22, s20 s_mov_b32 s23, s20 v_and_or_b32 v0, 0xffffff1d, v0, 34 v_add_co_ci_u32_e32 v11, vcc_lo, v7, v9, vcc_lo v_dual_mov_b32 v6, s20 :: v_dual_mov_b32 v7, s21 v_dual_mov_b32 v8, s22 :: v_dual_mov_b32 v9, s23 s_clause 0x3 global_store_b128 v[10:11], v[0:3], off global_store_b128 v[10:11], v[6:9], off offset:16 global_store_b128 v[10:11], v[6:9], off offset:32 global_store_b128 v[10:11], v[6:9], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB4_155 ; %bb.148: ; in Loop: Header=BB4_28 Depth=1 s_clause 0x1 global_load_b64 v[10:11], v38, s[24:25] offset:32 glc global_load_b64 v[0:1], v38, s[24:25] offset:40 v_dual_mov_b32 v8, s2 :: v_dual_mov_b32 v9, s3 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v38, v[8:11], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[10:11] s_cbranch_execz .LBB4_151 ; %bb.149: ; %.preheader1.i.i.i54.preheader ; in Loop: Header=BB4_28 Depth=1 s_mov_b32 s8, 0 .LBB4_150: ; %.preheader1.i.i.i54 ; Parent Loop BB4_28 Depth=1 ; => This Inner Loop Header: Depth=2 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[6:7], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v38, v[0:3], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB4_150 .LBB4_151: ; %Flow478 ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s5 global_load_b64 v[0:1], v38, s[24:25] offset:16 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB4_153 ; %bb.152: ; in Loop: Header=BB4_28 Depth=1 s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v37, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[37:38], off offset:8 .LBB4_153: ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB4_155 ; %bb.154: ; in Loop: Header=BB4_28 Depth=1 global_load_b32 v37, v[0:1], off offset:24 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v37 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[37:38], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB4_155: ; %Flow479 ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB4_156: ; Parent Loop BB4_28 Depth=1 ; => This Inner Loop Header: Depth=2 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_158 ; %bb.157: ; in Loop: Header=BB4_156 Depth=2 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB4_158: ; in Loop: Header=BB4_156 Depth=2 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB4_160 ; %bb.159: ; in Loop: Header=BB4_156 Depth=2 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB4_161 .LBB4_160: ; in Loop: Header=BB4_156 Depth=2 s_mov_b32 s1, -1 .LBB4_161: ; %Flow473 ; in Loop: Header=BB4_156 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB4_156 ; %bb.162: ; in Loop: Header=BB4_28 Depth=1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_166 ; %bb.163: ; in Loop: Header=BB4_28 Depth=1 s_clause 0x2 global_load_b64 v[2:3], v38, s[24:25] offset:40 global_load_b64 v[6:7], v38, s[24:25] offset:24 glc global_load_b64 v[4:5], v38, s[24:25] s_waitcnt vmcnt(2) v_add_co_u32 v8, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v8, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v9, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v9 :: v_dual_cndmask_b32 v0, v0, v8 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_and_b32_e32 v2, v0, v2 v_mul_hi_u32 v8, v2, 24 v_mul_lo_u32 v2, v2, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v6 v_mul_lo_u32 v3, v3, 24 v_add_nc_u32_e32 v3, v8, v3 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v7 global_store_b64 v[4:5], v[6:7], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v38, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[6:7] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB4_166 ; %bb.164: ; %.preheader.i.i.i53.preheader ; in Loop: Header=BB4_28 Depth=1 s_mov_b32 s0, 0 .LBB4_165: ; %.preheader.i.i.i53 ; Parent Loop BB4_28 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[6:7], v38, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[2:3] v_dual_mov_b32 v2, v6 :: v_dual_mov_b32 v3, v7 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB4_165 .LBB4_166: ; %__ockl_printf_append_args.exit57 ; in Loop: Header=BB4_28 Depth=1 s_or_b32 exec_lo, exec_lo, s1 global_load_b32 v0, v38, s[26:27] offset:8 s_waitcnt vmcnt(0) v_cmp_ge_i32_e32 vcc_lo, s33, v0 s_cbranch_vccz .LBB4_28 .LBB4_167: ; %._crit_edge105 v_mov_b32_e32 v4, v44 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v4 v_cmp_eq_u32_e64 s0, s0, v4 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_173 ; %bb.168: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[8:9], v0, s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[24:25] offset:40 global_load_b64 v[5:6], v0, s[24:25] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB4_172 ; %bb.169: ; %.preheader3.i.i.i22.preheader s_mov_b32 s3, 0 .LBB4_170: ; %.preheader3.i.i.i22 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[24:25] offset:40 global_load_b64 v[10:11], v0, s[24:25] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB4_170 ; %bb.171: ; %Flow466 s_or_b32 exec_lo, exec_lo, s3 .LBB4_172: ; %Flow468 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB4_173: ; %.loopexit4.i.i.i17 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[8:9], v5, s[24:25] offset:40 global_load_b128 v[0:3], v5, s[24:25] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB4_175 ; %bb.174: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB4_175: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB4_183 ; %bb.176: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[24:25] offset:32 glc global_load_b64 v[2:3], v10, s[24:25] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB4_179 ; %bb.177: ; %.preheader1.i.i.i20.preheader s_mov_b32 s8, 0 .LBB4_178: ; %.preheader1.i.i.i20 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB4_178 .LBB4_179: ; %Flow464 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[24:25] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB4_181 ; %bb.180: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB4_181: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB4_183 ; %bb.182: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB4_183: ; %Flow465 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB4_184: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_186 ; %bb.185: ; in Loop: Header=BB4_184 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB4_186: ; in Loop: Header=BB4_184 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB4_188 ; %bb.187: ; in Loop: Header=BB4_184 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB4_189 .LBB4_188: ; in Loop: Header=BB4_184 Depth=1 s_mov_b32 s1, -1 .LBB4_189: ; %Flow459 ; in Loop: Header=BB4_184 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB4_184 ; %bb.190: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_194 ; %bb.191: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[24:25] offset:40 global_load_b64 v[9:10], v8, s[24:25] offset:24 glc global_load_b64 v[6:7], v8, s[24:25] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB4_194 ; %bb.192: ; %.preheader.i.i.i19.preheader s_mov_b32 s0, 0 .LBB4_193: ; %.preheader.i.i.i19 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB4_193 .LBB4_194: ; %__ockl_printf_begin.exit23 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.7@rel32@lo+4 s_addc_u32 s1, s1, .str.7@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 1 s_cselect_b32 s4, 3, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 8 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) s_swappc_b64 s[30:31], s[2:3] v_dual_mov_b32 v3, 0 :: v_dual_mov_b32 v0, v44 v_mov_b32_e32 v1, 0 v_mov_b32_e32 v2, 0 global_load_b64 v[36:37], v3, s[26:27] offset:8 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v0 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_200 ; %bb.195: global_load_b64 v[6:7], v3, s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v3, s[24:25] offset:40 global_load_b64 v[4:5], v3, s[24:25] s_mov_b32 s2, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v2, v2, v7 v_and_b32_e32 v1, v1, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v2, v2, 24 v_mul_hi_u32 v8, v1, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v8, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v4, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v5, v2, vcc_lo global_load_b64 v[4:5], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[1:2], v3, v[4:7], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[1:2], v[6:7] s_cbranch_execz .LBB4_199 ; %bb.196: ; %.preheader3.i.i.i63.preheader v_mov_b32_e32 v4, 0 s_mov_b32 s3, 0 .LBB4_197: ; %.preheader3.i.i.i63 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[5:6], v4, s[24:25] offset:40 global_load_b64 v[9:10], v4, s[24:25] v_dual_mov_b32 v8, v2 :: v_dual_mov_b32 v7, v1 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) v_mad_u64_u32 v[1:2], null, v5, 24, v[9:10] v_and_b32_e32 v9, v6, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v9, 24, v[2:3] v_mov_b32_e32 v2, v5 global_load_b64 v[5:6], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[1:2], v4, v[5:8], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[1:2], v[7:8] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB4_197 ; %bb.198: ; %Flow452 s_or_b32 exec_lo, exec_lo, s3 .LBB4_199: ; %Flow454 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB4_200: ; %.loopexit4.i.i.i58 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_clause 0x1 global_load_b64 v[8:9], v3, s[24:25] offset:40 global_load_b128 v[4:7], v3, s[24:25] v_readfirstlane_b32 s2, v1 v_readfirstlane_b32 s3, v2 s_mov_b32 s8, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB4_202 ; %bb.201: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, 0 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v2, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[1:2], v[8:11], off offset:8 .LBB4_202: s_or_b32 exec_lo, exec_lo, s9 v_mov_b32_e32 v1, 0 s_lshl_b64 s[4:5], s[4:5], 12 s_mov_b32 s8, 0 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_mov_b32 s9, s8 v_lshlrev_b64 v[2:3], 6, v[0:1] s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s10, s8 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v0, v2 v_mov_b32_e32 v0, 33 s_mov_b32 s11, s8 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v3, vcc_lo v_mov_b32_e32 v2, v1 v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v8, s8 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 v_mov_b32_e32 v11, s11 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB4_210 ; %bb.203: s_clause 0x1 global_load_b64 v[12:13], v1, s[24:25] offset:32 glc global_load_b64 v[2:3], v1, s[24:25] offset:40 v_dual_mov_b32 v10, s2 :: v_dual_mov_b32 v11, s3 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[12:13], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v1, v[10:13], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[12:13] s_cbranch_execz .LBB4_206 ; %bb.204: ; %.preheader1.i.i.i61.preheader v_mov_b32_e32 v10, 0 s_mov_b32 s8, 0 .LBB4_205: ; %.preheader1.i.i.i61 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB4_205 .LBB4_206: ; %Flow450 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[24:25] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB4_208 ; %bb.207: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB4_208: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB4_210 ; %bb.209: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB4_210: ; %Flow451 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB4_211: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_213 ; %bb.212: ; in Loop: Header=BB4_211 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB4_213: ; in Loop: Header=BB4_211 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB4_215 ; %bb.214: ; in Loop: Header=BB4_211 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB4_216 .LBB4_215: ; in Loop: Header=BB4_211 Depth=1 s_mov_b32 s1, -1 .LBB4_216: ; %Flow445 ; in Loop: Header=BB4_211 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB4_211 ; %bb.217: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_221 ; %bb.218: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[24:25] offset:40 global_load_b64 v[9:10], v8, s[24:25] offset:24 glc global_load_b64 v[6:7], v8, s[24:25] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB4_221 ; %bb.219: ; %.preheader.i.i.i60.preheader s_mov_b32 s0, 0 .LBB4_220: ; %.preheader.i.i.i60 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB4_220 .LBB4_221: ; %__ockl_printf_begin.exit64 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.8@rel32@lo+4 s_addc_u32 s1, s1, .str.8@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 0 s_cselect_b32 s4, 25, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 8 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v2, v44 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_227 ; %bb.222: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[24:25] offset:40 global_load_b64 v[8:9], v3, s[24:25] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB4_226 ; %bb.223: ; %.preheader3.i.i.i70.preheader s_mov_b32 s3, 0 .LBB4_224: ; %.preheader3.i.i.i70 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[24:25] offset:40 global_load_b64 v[10:11], v3, s[24:25] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB4_224 ; %bb.225: ; %Flow438 s_or_b32 exec_lo, exec_lo, s3 .LBB4_226: ; %Flow440 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB4_227: ; %.loopexit4.i.i.i65 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[24:25] offset:40 global_load_b128 v[4:7], v3, s[24:25] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB4_229 ; %bb.228: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB4_229: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, v36 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB4_237 ; %bb.230: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[24:25] offset:32 glc global_load_b64 v[0:1], v10, s[24:25] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB4_233 ; %bb.231: ; %.preheader1.i.i.i68.preheader s_mov_b32 s8, 0 .LBB4_232: ; %.preheader1.i.i.i68 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB4_232 .LBB4_233: ; %Flow436 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[24:25] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB4_235 ; %bb.234: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB4_235: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB4_237 ; %bb.236: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB4_237: ; %Flow437 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB4_238: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_240 ; %bb.239: ; in Loop: Header=BB4_238 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB4_240: ; in Loop: Header=BB4_238 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB4_242 ; %bb.241: ; in Loop: Header=BB4_238 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB4_243 .LBB4_242: ; in Loop: Header=BB4_238 Depth=1 s_mov_b32 s1, -1 .LBB4_243: ; %Flow431 ; in Loop: Header=BB4_238 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB4_238 ; %bb.244: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_248 ; %bb.245: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[24:25] offset:40 global_load_b64 v[9:10], v8, s[24:25] offset:24 glc global_load_b64 v[6:7], v8, s[24:25] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB4_248 ; %bb.246: ; %.preheader.i.i.i67.preheader s_mov_b32 s0, 0 .LBB4_247: ; %.preheader.i.i.i67 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB4_247 .LBB4_248: ; %__ockl_printf_append_args.exit71 s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v44 v_mov_b32_e32 v2, 0 v_mov_b32_e32 v3, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v44 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_254 ; %bb.249: v_mov_b32_e32 v4, 0 s_mov_b32 s2, exec_lo global_load_b64 v[7:8], v4, s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[2:3], v4, s[24:25] offset:40 global_load_b64 v[5:6], v4, s[24:25] s_waitcnt vmcnt(1) v_and_b32_e32 v3, v3, v8 v_and_b32_e32 v2, v2, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v5, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, v6, v3, vcc_lo global_load_b64 v[5:6], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[2:3], v4, v[5:8], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[2:3], v[7:8] s_cbranch_execz .LBB4_253 ; %bb.250: ; %.preheader3.i.i.i77.preheader s_mov_b32 s3, 0 .LBB4_251: ; %.preheader3.i.i.i77 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[5:6], v4, s[24:25] offset:40 global_load_b64 v[9:10], v4, s[24:25] v_dual_mov_b32 v8, v3 :: v_dual_mov_b32 v7, v2 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) v_mad_u64_u32 v[2:3], null, v5, 24, v[9:10] v_and_b32_e32 v9, v6, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v9, 24, v[3:4] v_mov_b32_e32 v3, v5 global_load_b64 v[5:6], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[2:3], v4, v[5:8], s[24:25] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[7:8] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB4_251 ; %bb.252: ; %Flow424 s_or_b32 exec_lo, exec_lo, s3 .LBB4_253: ; %Flow426 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB4_254: ; %.loopexit4.i.i.i72 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v45, 0 v_readfirstlane_b32 s2, v2 v_readfirstlane_b32 s3, v3 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[8:9], v45, s[24:25] offset:40 global_load_b128 v[4:7], v45, s[24:25] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB4_256 ; %bb.255: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v45 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v3, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[2:3], v[8:11], off offset:8 .LBB4_256: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[44:45] s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v6, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v10, vcc_lo, v3, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_mov_b32_e32 v2, v37 v_and_or_b32 v0, 0xffffff1d, v0, 34 v_add_co_ci_u32_e32 v11, vcc_lo, v6, v9, vcc_lo v_dual_mov_b32 v3, v45 :: v_dual_mov_b32 v6, s8 v_dual_mov_b32 v7, s9 :: v_dual_mov_b32 v8, s10 v_mov_b32_e32 v9, s11 s_clause 0x3 global_store_b128 v[10:11], v[0:3], off global_store_b128 v[10:11], v[6:9], off offset:16 global_store_b128 v[10:11], v[6:9], off offset:32 global_store_b128 v[10:11], v[6:9], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB4_264 ; %bb.257: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s2 v_mov_b32_e32 v10, s3 s_clause 0x1 global_load_b64 v[11:12], v8, s[24:25] offset:32 glc global_load_b64 v[0:1], v8, s[24:25] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[9:12], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[11:12] s_cbranch_execz .LBB4_260 ; %bb.258: ; %.preheader1.i.i.i75.preheader s_mov_b32 s8, 0 .LBB4_259: ; %.preheader1.i.i.i75 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[6:7], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v8, v[0:3], s[24:25] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB4_259 .LBB4_260: ; %Flow422 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[24:25] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB4_262 ; %bb.261: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB4_262: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB4_264 ; %bb.263: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB4_264: ; %Flow423 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB4_265: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_267 ; %bb.266: ; in Loop: Header=BB4_265 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB4_267: ; in Loop: Header=BB4_265 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB4_269 ; %bb.268: ; in Loop: Header=BB4_265 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB4_270 .LBB4_269: ; in Loop: Header=BB4_265 Depth=1 s_mov_b32 s1, -1 .LBB4_270: ; %Flow417 ; in Loop: Header=BB4_265 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB4_265 ; %bb.271: s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB4_275 ; %bb.272: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[24:25] offset:40 global_load_b64 v[7:8], v6, s[24:25] offset:24 glc global_load_b64 v[4:5], v6, s[24:25] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB4_275 ; %bb.273: ; %.preheader.i.i.i74.preheader s_mov_b32 s0, 0 .LBB4_274: ; %.preheader.i.i.i74 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[24:25] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB4_274 .LBB4_275: ; %__ockl_printf_append_args.exit78 s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z15DisplayVector2DP8Vector2D .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 264 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 46 .amdhsa_next_free_sgpr 35 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end4: .size _Z15DisplayVector2DP8Vector2D, .Lfunc_end4-_Z15DisplayVector2DP8Vector2D ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 14228 ; NumSgprs: 37 ; NumVgprs: 46 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 4 ; VGPRBlocks: 5 ; NumSGPRsForWavesPerEU: 37 ; NumVGPRsForWavesPerEU: 46 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z5Sum2DP8Vector2D ; -- Begin function _Z5Sum2DP8Vector2D .globl _Z5Sum2DP8Vector2D .p2align 8 .type _Z5Sum2DP8Vector2D,@function _Z5Sum2DP8Vector2D: ; @_Z5Sum2DP8Vector2D ; %bb.0: s_load_b64 s[0:1], s[0:1], 0x0 v_bfe_u32 v4, v0, 10, 10 s_waitcnt lgkmcnt(0) s_load_b32 s2, s[0:1], 0xc s_waitcnt lgkmcnt(0) s_cmp_lt_i32 s2, 1 s_cbranch_scc1 .LBB5_4 ; %bb.1: ; %.lr.ph s_load_b64 s[0:1], s[0:1], 0x0 v_mul_lo_u32 v0, s2, v4 v_mov_b32_e32 v1, 0 s_cmp_lt_u32 s2, 4 s_cbranch_scc1 .LBB5_5 ; %bb.2: ; %.lr.ph.new s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[2:3], 2, v[0:1] s_and_b32 s4, s2, 0x7ffffffc s_mov_b32 s3, 0 s_waitcnt lgkmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s1, v3, vcc_lo v_add_co_u32 v2, vcc_lo, v2, 8 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, 0, v3, vcc_lo .LBB5_3: ; =>This Inner Loop Header: Depth=1 global_load_b128 v[5:8], v[2:3], off offset:-8 v_cvt_f32_i32_e32 v1, v1 v_add_co_u32 v2, vcc_lo, v2, 16 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v3, vcc_lo s_add_i32 s3, s3, 4 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) s_cmp_eq_u32 s4, s3 s_waitcnt vmcnt(0) v_add_f32_e32 v1, v5, v1 v_cvt_i32_f32_e32 v1, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cvt_f32_i32_e32 v1, v1 v_add_f32_e32 v1, v6, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cvt_i32_f32_e32 v1, v1 v_cvt_f32_i32_e32 v1, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v1, v7, v1 v_cvt_i32_f32_e32 v1, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cvt_f32_i32_e32 v1, v1 v_add_f32_e32 v1, v8, v1 s_delay_alu instid0(VALU_DEP_1) v_cvt_i32_f32_e32 v1, v1 s_cbranch_scc0 .LBB5_3 s_branch .LBB5_6 .LBB5_4: v_mov_b32_e32 v0, 0 s_branch .LBB5_10 .LBB5_5: s_mov_b32 s3, 0 .LBB5_6: ; %._crit_edge.loopexit.unr-lcssa s_and_b32 s2, s2, 3 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_eq_u32 s2, 0 s_cbranch_scc1 .LBB5_9 ; %bb.7: ; %.epil.preheader.preheader v_dual_mov_b32 v3, 0 :: v_dual_add_nc_u32 v2, s3, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[2:3], 2, v[2:3] s_waitcnt lgkmcnt(0) v_add_co_u32 v2, vcc_lo, s0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s1, v3, vcc_lo .LBB5_8: ; %.epil.preheader ; =>This Inner Loop Header: Depth=1 global_load_b32 v0, v[2:3], off v_cvt_f32_i32_e32 v1, v1 v_add_co_u32 v2, vcc_lo, v2, 4 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v3, vcc_lo s_add_i32 s2, s2, -1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) s_cmp_lg_u32 s2, 0 s_waitcnt vmcnt(0) v_add_f32_e32 v0, v0, v1 v_cvt_i32_f32_e32 v1, v0 s_cbranch_scc1 .LBB5_8 .LBB5_9: ; %._crit_edge.loopexit s_delay_alu instid0(VALU_DEP_1) v_cvt_f32_i32_e32 v0, v1 .LBB5_10: ; %._crit_edge v_lshlrev_b32_e32 v1, 2, v4 s_waitcnt lgkmcnt(0) s_getpc_b64 s[0:1] s_add_u32 s0, s0, error_sum@rel32@lo+4 s_addc_u32 s1, s1, error_sum@rel32@hi+12 global_store_b32 v1, v0, s[0:1] s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z5Sum2DP8Vector2D .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 8 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 9 .amdhsa_next_free_sgpr 5 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end5: .size _Z5Sum2DP8Vector2D, .Lfunc_end5-_Z5Sum2DP8Vector2D ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 416 ; NumSgprs: 7 ; NumVgprs: 9 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 0 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 7 ; NumVGPRsForWavesPerEU: 9 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .protected _Z8ArgMax2DP8Vector2D ; -- Begin function _Z8ArgMax2DP8Vector2D .globl _Z8ArgMax2DP8Vector2D .p2align 8 .type _Z8ArgMax2DP8Vector2D,@function _Z8ArgMax2DP8Vector2D: ; @_Z8ArgMax2DP8Vector2D ; %bb.0: s_mov_b64 s[18:19], s[0:1] s_load_b32 s0, s[0:1], 0x14 s_load_b64 s[20:21], s[18:19], 0x0 v_bfe_u32 v0, v0, 10, 10 s_add_u32 s24, s18, 8 s_addc_u32 s25, s19, 0 s_mov_b32 s26, exec_lo s_mov_b32 s32, 0 s_waitcnt lgkmcnt(0) s_lshr_b32 s0, s0, 16 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[40:41], null, s15, s0, v[0:1] v_cmpx_eq_u32_e32 0, v40 s_cbranch_execz .LBB6_163 ; %bb.1: s_load_b32 s27, s[24:25], 0x4 s_load_b32 s28, s[20:21], 0x8 s_waitcnt lgkmcnt(0) s_mul_i32 s27, s27, s0 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_ge_u32 s27, s28 s_cbranch_scc1 .LBB6_163 ; %bb.2: s_load_b64 s[22:23], s[24:25], 0x50 v_mbcnt_lo_u32_b32 v38, -1, 0 v_mov_b32_e32 v6, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_dual_mov_b32 v7, 0 :: v_dual_mov_b32 v4, v38 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB6_8 ; %bb.3: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[22:23] offset:40 global_load_b64 v[5:6], v0, s[22:23] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB6_7 ; %bb.4: ; %.preheader3.i.i.i.preheader s_mov_b32 s3, 0 .LBB6_5: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[22:23] offset:40 global_load_b64 v[10:11], v0, s[22:23] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB6_5 ; %bb.6: ; %Flow323 s_or_b32 exec_lo, exec_lo, s3 .LBB6_7: ; %Flow325 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB6_8: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[22:23] offset:40 global_load_b128 v[0:3], v5, s[22:23] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB6_10 ; %bb.9: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB6_10: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB6_17 ; %bb.11: v_mov_b32_e32 v10, 0 s_mov_b32 s5, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[22:23] offset:32 glc global_load_b64 v[2:3], v10, s[22:23] offset:40 v_dual_mov_b32 v11, s2 :: v_dual_mov_b32 v12, s3 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s3, v3 v_and_b32_e32 v2, s2, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB6_13 .LBB6_12: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB6_12 .LBB6_13: ; %Flow321 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[22:23] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB6_15 ; %bb.14: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB6_15: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB6_17 ; %bb.16: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB6_17: ; %Flow322 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB6_18: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB6_20 ; %bb.19: ; in Loop: Header=BB6_18 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB6_20: ; in Loop: Header=BB6_18 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB6_22 ; %bb.21: ; in Loop: Header=BB6_18 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB6_23 .LBB6_22: ; in Loop: Header=BB6_18 Depth=1 s_mov_b32 s1, -1 .LBB6_23: ; %Flow316 ; in Loop: Header=BB6_18 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB6_18 ; %bb.24: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB6_28 ; %bb.25: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[22:23] offset:40 global_load_b64 v[9:10], v8, s[22:23] offset:24 glc global_load_b64 v[6:7], v8, s[22:23] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB6_28 ; %bb.26: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB6_27: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB6_27 .LBB6_28: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.9@rel32@lo+4 s_addc_u32 s1, s1, .str.9@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 1 s_cselect_b32 s4, 11, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 8 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) s_swappc_b64 s[30:31], s[2:3] s_load_b32 s33, s[20:21], 0xc s_clause 0x1 s_load_b32 s29, s[24:25], 0x0 s_load_b32 s24, s[24:25], 0xc v_mov_b32_e32 v4, v38 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v4 v_cmp_eq_u32_e64 s0, s0, v4 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB6_34 ; %bb.29: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[8:9], v0, s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[22:23] offset:40 global_load_b64 v[5:6], v0, s[22:23] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB6_33 ; %bb.30: ; %.preheader3.i.i.i39.preheader s_mov_b32 s3, 0 .LBB6_31: ; %.preheader3.i.i.i39 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[22:23] offset:40 global_load_b64 v[10:11], v0, s[22:23] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB6_31 ; %bb.32: ; %Flow309 s_or_b32 exec_lo, exec_lo, s3 .LBB6_33: ; %Flow311 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB6_34: ; %.loopexit4.i.i.i34 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[8:9], v5, s[22:23] offset:40 global_load_b128 v[0:3], v5, s[22:23] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB6_36 ; %bb.35: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB6_36: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB6_44 ; %bb.37: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[22:23] offset:32 glc global_load_b64 v[2:3], v10, s[22:23] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB6_40 ; %bb.38: ; %.preheader1.i.i.i37.preheader s_mov_b32 s8, 0 .LBB6_39: ; %.preheader1.i.i.i37 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB6_39 .LBB6_40: ; %Flow307 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[22:23] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB6_42 ; %bb.41: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB6_42: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB6_44 ; %bb.43: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB6_44: ; %Flow308 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB6_45: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB6_47 ; %bb.46: ; in Loop: Header=BB6_45 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB6_47: ; in Loop: Header=BB6_45 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB6_49 ; %bb.48: ; in Loop: Header=BB6_45 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB6_50 .LBB6_49: ; in Loop: Header=BB6_45 Depth=1 s_mov_b32 s1, -1 .LBB6_50: ; %Flow302 ; in Loop: Header=BB6_45 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB6_45 ; %bb.51: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB6_55 ; %bb.52: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[22:23] offset:40 global_load_b64 v[9:10], v8, s[22:23] offset:24 glc global_load_b64 v[6:7], v8, s[22:23] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB6_55 ; %bb.53: ; %.preheader.i.i.i36.preheader s_mov_b32 s0, 0 .LBB6_54: ; %.preheader.i.i.i36 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB6_54 .LBB6_55: ; %__ockl_printf_begin.exit40 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.2@rel32@lo+4 s_addc_u32 s1, s1, .str.2@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 0 s_cselect_b32 s4, 53, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 8 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB6_61 ; %bb.56: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[22:23] offset:40 global_load_b64 v[8:9], v3, s[22:23] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB6_60 ; %bb.57: ; %.preheader3.i.i.i46.preheader s_mov_b32 s3, 0 .LBB6_58: ; %.preheader3.i.i.i46 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[22:23] offset:40 global_load_b64 v[10:11], v3, s[22:23] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB6_58 ; %bb.59: ; %Flow295 s_or_b32 exec_lo, exec_lo, s3 .LBB6_60: ; %Flow297 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB6_61: ; %.loopexit4.i.i.i41 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[22:23] offset:40 global_load_b128 v[4:7], v3, s[22:23] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB6_63 ; %bb.62: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB6_63: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s33 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB6_71 ; %bb.64: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[22:23] offset:32 glc global_load_b64 v[0:1], v10, s[22:23] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB6_67 ; %bb.65: ; %.preheader1.i.i.i44.preheader s_mov_b32 s8, 0 .LBB6_66: ; %.preheader1.i.i.i44 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB6_66 .LBB6_67: ; %Flow293 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[22:23] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB6_69 ; %bb.68: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB6_69: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB6_71 ; %bb.70: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB6_71: ; %Flow294 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB6_72: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB6_74 ; %bb.73: ; in Loop: Header=BB6_72 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB6_74: ; in Loop: Header=BB6_72 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB6_76 ; %bb.75: ; in Loop: Header=BB6_72 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB6_77 .LBB6_76: ; in Loop: Header=BB6_72 Depth=1 s_mov_b32 s1, -1 .LBB6_77: ; %Flow288 ; in Loop: Header=BB6_72 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB6_72 ; %bb.78: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB6_82 ; %bb.79: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[22:23] offset:40 global_load_b64 v[9:10], v8, s[22:23] offset:24 glc global_load_b64 v[6:7], v8, s[22:23] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB6_82 ; %bb.80: ; %.preheader.i.i.i43.preheader s_mov_b32 s0, 0 .LBB6_81: ; %.preheader.i.i.i43 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB6_81 .LBB6_82: ; %__ockl_printf_append_args.exit s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB6_88 ; %bb.83: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[22:23] offset:40 global_load_b64 v[8:9], v3, s[22:23] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB6_87 ; %bb.84: ; %.preheader3.i.i.i52.preheader s_mov_b32 s3, 0 .LBB6_85: ; %.preheader3.i.i.i52 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[22:23] offset:40 global_load_b64 v[10:11], v3, s[22:23] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB6_85 ; %bb.86: ; %Flow281 s_or_b32 exec_lo, exec_lo, s3 .LBB6_87: ; %Flow283 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB6_88: ; %.loopexit4.i.i.i47 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[22:23] offset:40 global_load_b128 v[4:7], v3, s[22:23] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB6_90 ; %bb.89: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB6_90: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s28 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB6_98 ; %bb.91: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[22:23] offset:32 glc global_load_b64 v[0:1], v10, s[22:23] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB6_94 ; %bb.92: ; %.preheader1.i.i.i50.preheader s_mov_b32 s8, 0 .LBB6_93: ; %.preheader1.i.i.i50 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB6_93 .LBB6_94: ; %Flow279 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[22:23] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB6_96 ; %bb.95: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB6_96: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB6_98 ; %bb.97: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB6_98: ; %Flow280 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB6_99: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB6_101 ; %bb.100: ; in Loop: Header=BB6_99 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB6_101: ; in Loop: Header=BB6_99 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB6_103 ; %bb.102: ; in Loop: Header=BB6_99 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB6_104 .LBB6_103: ; in Loop: Header=BB6_99 Depth=1 s_mov_b32 s1, -1 .LBB6_104: ; %Flow274 ; in Loop: Header=BB6_99 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB6_99 ; %bb.105: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB6_109 ; %bb.106: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[22:23] offset:40 global_load_b64 v[9:10], v8, s[22:23] offset:24 glc global_load_b64 v[6:7], v8, s[22:23] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB6_109 ; %bb.107: ; %.preheader.i.i.i49.preheader s_mov_b32 s0, 0 .LBB6_108: ; %.preheader.i.i.i49 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB6_108 .LBB6_109: ; %__ockl_printf_append_args.exit53 s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB6_115 ; %bb.110: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[22:23] offset:40 global_load_b64 v[8:9], v3, s[22:23] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB6_114 ; %bb.111: ; %.preheader3.i.i.i59.preheader s_mov_b32 s3, 0 .LBB6_112: ; %.preheader3.i.i.i59 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[22:23] offset:40 global_load_b64 v[10:11], v3, s[22:23] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB6_112 ; %bb.113: ; %Flow267 s_or_b32 exec_lo, exec_lo, s3 .LBB6_114: ; %Flow269 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB6_115: ; %.loopexit4.i.i.i54 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[22:23] offset:40 global_load_b128 v[4:7], v3, s[22:23] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB6_117 ; %bb.116: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB6_117: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 s_and_b32 s8, 0xffff, s24 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mul_i32 s29, s29, s8 s_mov_b32 s8, 0 v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s29 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB6_125 ; %bb.118: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[22:23] offset:32 glc global_load_b64 v[0:1], v10, s[22:23] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB6_121 ; %bb.119: ; %.preheader1.i.i.i57.preheader s_mov_b32 s8, 0 .LBB6_120: ; %.preheader1.i.i.i57 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB6_120 .LBB6_121: ; %Flow265 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[22:23] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB6_123 ; %bb.122: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB6_123: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB6_125 ; %bb.124: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB6_125: ; %Flow266 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB6_126: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB6_128 ; %bb.127: ; in Loop: Header=BB6_126 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB6_128: ; in Loop: Header=BB6_126 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB6_130 ; %bb.129: ; in Loop: Header=BB6_126 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB6_131 .LBB6_130: ; in Loop: Header=BB6_126 Depth=1 s_mov_b32 s1, -1 .LBB6_131: ; %Flow260 ; in Loop: Header=BB6_126 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB6_126 ; %bb.132: global_load_b64 v[36:37], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB6_136 ; %bb.133: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[22:23] offset:40 global_load_b64 v[7:8], v6, s[22:23] offset:24 glc global_load_b64 v[4:5], v6, s[22:23] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB6_136 ; %bb.134: ; %.preheader.i.i.i56.preheader s_mov_b32 s0, 0 .LBB6_135: ; %.preheader.i.i.i56 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB6_135 .LBB6_136: ; %__ockl_printf_append_args.exit60 s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v38 v_mov_b32_e32 v4, 0 v_mov_b32_e32 v5, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v38 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB6_142 ; %bb.137: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v0, s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[22:23] offset:40 global_load_b64 v[3:4], v0, s[22:23] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v6 v_and_b32_e32 v2, v2, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v5, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v5, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v3, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v4, v2, vcc_lo global_load_b64 v[4:5], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[6:7] s_cbranch_execz .LBB6_141 ; %bb.138: ; %.preheader3.i.i.i66.preheader s_mov_b32 s3, 0 .LBB6_139: ; %.preheader3.i.i.i66 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[22:23] offset:40 global_load_b64 v[8:9], v0, s[22:23] v_dual_mov_b32 v7, v5 :: v_dual_mov_b32 v6, v4 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v1, v1, v6 s_waitcnt vmcnt(0) v_mad_u64_u32 v[3:4], null, v1, 24, v[8:9] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v1, v4 :: v_dual_and_b32 v2, v2, v7 v_mad_u64_u32 v[4:5], null, v2, 24, v[1:2] global_load_b64 v[4:5], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB6_139 ; %bb.140: ; %Flow253 s_or_b32 exec_lo, exec_lo, s3 .LBB6_141: ; %Flow255 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB6_142: ; %.loopexit4.i.i.i61 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v39, 0 v_readfirstlane_b32 s2, v4 v_readfirstlane_b32 s3, v5 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[6:7], v39, s[22:23] offset:40 global_load_b128 v[0:3], v39, s[22:23] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB6_144 ; %bb.143: v_dual_mov_b32 v4, s8 :: v_dual_mov_b32 v5, v39 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v9, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v6, 2 :: v_dual_mov_b32 v7, 1 global_store_b128 v[8:9], v[4:7], off offset:8 .LBB6_144: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[4:5], 6, v[38:39] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v4 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v36, 0xffffff1d, v36, 34 v_add_co_ci_u32_e32 v7, vcc_lo, v3, v5, vcc_lo v_mov_b32_e32 v38, s27 v_dual_mov_b32 v2, s8 :: v_dual_mov_b32 v5, s11 v_dual_mov_b32 v3, s9 :: v_dual_mov_b32 v4, s10 s_clause 0x3 global_store_b128 v[6:7], v[36:39], off global_store_b128 v[6:7], v[2:5], off offset:16 global_store_b128 v[6:7], v[2:5], off offset:32 global_store_b128 v[6:7], v[2:5], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB6_152 ; %bb.145: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s2 v_mov_b32_e32 v10, s3 s_clause 0x1 global_load_b64 v[11:12], v8, s[22:23] offset:32 glc global_load_b64 v[2:3], v8, s[22:23] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[9:12], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[11:12] s_cbranch_execz .LBB6_148 ; %bb.146: ; %.preheader1.i.i.i64.preheader s_mov_b32 s8, 0 .LBB6_147: ; %.preheader1.i.i.i64 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[2:5], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB6_147 .LBB6_148: ; %Flow251 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[22:23] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB6_150 ; %bb.149: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB6_150: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB6_152 ; %bb.151: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB6_152: ; %Flow252 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB6_153: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB6_155 ; %bb.154: ; in Loop: Header=BB6_153 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB6_155: ; in Loop: Header=BB6_153 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB6_157 ; %bb.156: ; in Loop: Header=BB6_153 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB6_158 .LBB6_157: ; in Loop: Header=BB6_153 Depth=1 s_mov_b32 s1, -1 .LBB6_158: ; %Flow246 ; in Loop: Header=BB6_153 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB6_153 ; %bb.159: s_and_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB6_163 ; %bb.160: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[22:23] offset:40 global_load_b64 v[7:8], v6, s[22:23] offset:24 glc global_load_b64 v[4:5], v6, s[22:23] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB6_163 ; %bb.161: ; %.preheader.i.i.i63.preheader s_mov_b32 s0, 0 .LBB6_162: ; %.preheader.i.i.i63 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB6_162 .LBB6_163: ; %__ockl_printf_append_args.exit67 s_or_b32 exec_lo, exec_lo, s26 s_load_b32 s0, s[20:21], 0x8 s_waitcnt lgkmcnt(0) v_cmp_gt_i32_e32 vcc_lo, s0, v40 s_and_saveexec_b32 s0, vcc_lo s_cbranch_execz .LBB6_174 ; %bb.164: ; %.preheader s_load_b32 s4, s[20:21], 0xc s_waitcnt lgkmcnt(0) s_cmp_lt_i32 s4, 1 s_cbranch_scc1 .LBB6_168 ; %bb.165: ; %.lr.ph s_load_b64 s[2:3], s[20:21], 0x0 v_mul_lo_u32 v0, s4, v40 v_mov_b32_e32 v3, 0 s_cmp_lt_u32 s4, 4 s_mov_b32 s1, 0 s_cbranch_scc1 .LBB6_169 ; %bb.166: ; %.lr.ph.new s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_ashrrev_i32_e32 v1, 31, v0 v_dual_mov_b32 v3, 0 :: v_dual_mov_b32 v4, 0xc7c35000 s_and_b32 s5, s4, 0x7ffffffc v_lshlrev_b64 v[1:2], 2, v[0:1] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, v1, s2 v_add_co_ci_u32_e32 v2, vcc_lo, s3, v2, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, v1, 8 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v2, vcc_lo .LBB6_167: ; =>This Inner Loop Header: Depth=1 global_load_b128 v[5:8], v[1:2], off offset:-8 s_add_i32 s0, s1, 1 s_add_i32 s6, s1, 2 s_add_i32 s7, s1, 3 s_waitcnt vmcnt(0) v_cmp_gt_f32_e32 vcc_lo, v5, v4 v_cndmask_b32_e32 v4, v4, v5, vcc_lo v_cndmask_b32_e64 v3, v3, s1, vcc_lo s_add_i32 s1, s1, 4 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_2) s_cmp_eq_u32 s1, s5 v_cmp_gt_f32_e32 vcc_lo, v6, v4 v_cndmask_b32_e32 v4, v4, v6, vcc_lo v_cndmask_b32_e64 v3, v3, s0, vcc_lo v_add_co_u32 v1, s0, v1, 16 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_ci_u32_e64 v2, s0, 0, v2, s0 v_cmp_gt_f32_e32 vcc_lo, v7, v4 v_cndmask_b32_e32 v4, v4, v7, vcc_lo v_cndmask_b32_e64 v3, v3, s6, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_cmp_gt_f32_e32 vcc_lo, v8, v4 v_cndmask_b32_e32 v4, v4, v8, vcc_lo v_cndmask_b32_e64 v3, v3, s7, vcc_lo s_cbranch_scc0 .LBB6_167 s_branch .LBB6_170 .LBB6_168: v_mov_b32_e32 v3, 0 s_branch .LBB6_173 .LBB6_169: v_mov_b32_e32 v4, 0xc7c35000 .LBB6_170: ; %._crit_edge.loopexit.unr-lcssa s_and_b32 s4, s4, 3 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_eq_u32 s4, 0 s_cbranch_scc1 .LBB6_173 ; %bb.171: ; %.epil.preheader.preheader v_add_nc_u32_e32 v0, s1, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v1, 31, v0 v_lshlrev_b64 v[0:1], 2, v[0:1] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, s2, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v1, vcc_lo .LBB6_172: ; %.epil.preheader ; =>This Inner Loop Header: Depth=1 global_load_b32 v2, v[0:1], off v_add_co_u32 v0, vcc_lo, v0, 4 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo s_add_i32 s4, s4, -1 s_waitcnt vmcnt(0) v_cmp_gt_f32_e64 s0, v2, v4 s_delay_alu instid0(VALU_DEP_1) v_cndmask_b32_e64 v4, v4, v2, s0 v_cndmask_b32_e64 v3, v3, s1, s0 s_add_i32 s1, s1, 1 s_cmp_lg_u32 s4, 0 s_cbranch_scc1 .LBB6_172 .LBB6_173: ; %._crit_edge v_ashrrev_i32_e32 v41, 31, v40 s_getpc_b64 s[0:1] s_add_u32 s0, s0, arg_max_result@rel32@lo+4 s_addc_u32 s1, s1, arg_max_result@rel32@hi+12 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[40:41] v_add_co_u32 v0, vcc_lo, v0, s0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo global_store_b32 v[0:1], v3, off .LBB6_174: s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z8ArgMax2DP8Vector2D .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 264 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 42 .amdhsa_next_free_sgpr 34 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end6: .size _Z8ArgMax2DP8Vector2D, .Lfunc_end6-_Z8ArgMax2DP8Vector2D ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 8976 ; NumSgprs: 36 ; NumVgprs: 42 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 4 ; VGPRBlocks: 5 ; NumSGPRsForWavesPerEU: 36 ; NumVGPRsForWavesPerEU: 42 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .protected _Z7SoftmaxP8Vector2DS0_ ; -- Begin function _Z7SoftmaxP8Vector2DS0_ .globl _Z7SoftmaxP8Vector2DS0_ .p2align 8 .type _Z7SoftmaxP8Vector2DS0_,@function _Z7SoftmaxP8Vector2DS0_: ; @_Z7SoftmaxP8Vector2DS0_ ; %bb.0: s_mov_b64 s[18:19], s[0:1] s_load_b32 s0, s[0:1], 0x1c s_load_b64 s[20:21], s[18:19], 0x8 v_bfe_u32 v0, v0, 10, 10 s_add_u32 s24, s18, 16 s_addc_u32 s25, s19, 0 s_mov_b32 s26, exec_lo s_mov_b32 s32, 0 s_waitcnt lgkmcnt(0) s_lshr_b32 s0, s0, 16 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[40:41], null, s15, s0, v[0:1] v_cmpx_eq_u32_e32 0, v40 s_cbranch_execz .LBB7_163 ; %bb.1: s_load_b32 s27, s[24:25], 0x4 s_load_b32 s28, s[20:21], 0x8 s_waitcnt lgkmcnt(0) s_mul_i32 s27, s27, s0 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_ge_u32 s27, s28 s_cbranch_scc1 .LBB7_163 ; %bb.2: s_load_b64 s[22:23], s[24:25], 0x50 v_mbcnt_lo_u32_b32 v38, -1, 0 v_mov_b32_e32 v6, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_dual_mov_b32 v7, 0 :: v_dual_mov_b32 v4, v38 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB7_8 ; %bb.3: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[22:23] offset:40 global_load_b64 v[5:6], v0, s[22:23] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB7_7 ; %bb.4: ; %.preheader3.i.i.i.preheader s_mov_b32 s3, 0 .LBB7_5: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[22:23] offset:40 global_load_b64 v[10:11], v0, s[22:23] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB7_5 ; %bb.6: ; %Flow356 s_or_b32 exec_lo, exec_lo, s3 .LBB7_7: ; %Flow358 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB7_8: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[22:23] offset:40 global_load_b128 v[0:3], v5, s[22:23] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB7_10 ; %bb.9: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB7_10: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB7_17 ; %bb.11: v_mov_b32_e32 v10, 0 s_mov_b32 s5, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[22:23] offset:32 glc global_load_b64 v[2:3], v10, s[22:23] offset:40 v_dual_mov_b32 v11, s2 :: v_dual_mov_b32 v12, s3 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s3, v3 v_and_b32_e32 v2, s2, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB7_13 .LBB7_12: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB7_12 .LBB7_13: ; %Flow354 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[22:23] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB7_15 ; %bb.14: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB7_15: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB7_17 ; %bb.16: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB7_17: ; %Flow355 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB7_18: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB7_20 ; %bb.19: ; in Loop: Header=BB7_18 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB7_20: ; in Loop: Header=BB7_18 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB7_22 ; %bb.21: ; in Loop: Header=BB7_18 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB7_23 .LBB7_22: ; in Loop: Header=BB7_18 Depth=1 s_mov_b32 s1, -1 .LBB7_23: ; %Flow349 ; in Loop: Header=BB7_18 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB7_18 ; %bb.24: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB7_28 ; %bb.25: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[22:23] offset:40 global_load_b64 v[9:10], v8, s[22:23] offset:24 glc global_load_b64 v[6:7], v8, s[22:23] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB7_28 ; %bb.26: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB7_27: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB7_27 .LBB7_28: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.10@rel32@lo+4 s_addc_u32 s1, s1, .str.10@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 1 s_cselect_b32 s4, 10, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 16 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) s_swappc_b64 s[30:31], s[2:3] s_load_b32 s33, s[20:21], 0xc s_clause 0x1 s_load_b32 s29, s[24:25], 0x0 s_load_b32 s24, s[24:25], 0xc v_mov_b32_e32 v4, v38 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v4 v_cmp_eq_u32_e64 s0, s0, v4 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB7_34 ; %bb.29: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[8:9], v0, s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[22:23] offset:40 global_load_b64 v[5:6], v0, s[22:23] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB7_33 ; %bb.30: ; %.preheader3.i.i.i44.preheader s_mov_b32 s3, 0 .LBB7_31: ; %.preheader3.i.i.i44 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[22:23] offset:40 global_load_b64 v[10:11], v0, s[22:23] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB7_31 ; %bb.32: ; %Flow342 s_or_b32 exec_lo, exec_lo, s3 .LBB7_33: ; %Flow344 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB7_34: ; %.loopexit4.i.i.i39 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[8:9], v5, s[22:23] offset:40 global_load_b128 v[0:3], v5, s[22:23] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB7_36 ; %bb.35: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB7_36: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB7_44 ; %bb.37: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[22:23] offset:32 glc global_load_b64 v[2:3], v10, s[22:23] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB7_40 ; %bb.38: ; %.preheader1.i.i.i42.preheader s_mov_b32 s8, 0 .LBB7_39: ; %.preheader1.i.i.i42 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB7_39 .LBB7_40: ; %Flow340 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[22:23] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB7_42 ; %bb.41: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB7_42: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB7_44 ; %bb.43: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB7_44: ; %Flow341 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB7_45: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB7_47 ; %bb.46: ; in Loop: Header=BB7_45 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB7_47: ; in Loop: Header=BB7_45 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB7_49 ; %bb.48: ; in Loop: Header=BB7_45 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB7_50 .LBB7_49: ; in Loop: Header=BB7_45 Depth=1 s_mov_b32 s1, -1 .LBB7_50: ; %Flow335 ; in Loop: Header=BB7_45 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB7_45 ; %bb.51: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB7_55 ; %bb.52: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[22:23] offset:40 global_load_b64 v[9:10], v8, s[22:23] offset:24 glc global_load_b64 v[6:7], v8, s[22:23] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB7_55 ; %bb.53: ; %.preheader.i.i.i41.preheader s_mov_b32 s0, 0 .LBB7_54: ; %.preheader.i.i.i41 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB7_54 .LBB7_55: ; %__ockl_printf_begin.exit45 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.2@rel32@lo+4 s_addc_u32 s1, s1, .str.2@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 0 s_cselect_b32 s4, 53, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 16 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB7_61 ; %bb.56: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[22:23] offset:40 global_load_b64 v[8:9], v3, s[22:23] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB7_60 ; %bb.57: ; %.preheader3.i.i.i51.preheader s_mov_b32 s3, 0 .LBB7_58: ; %.preheader3.i.i.i51 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[22:23] offset:40 global_load_b64 v[10:11], v3, s[22:23] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB7_58 ; %bb.59: ; %Flow328 s_or_b32 exec_lo, exec_lo, s3 .LBB7_60: ; %Flow330 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB7_61: ; %.loopexit4.i.i.i46 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[22:23] offset:40 global_load_b128 v[4:7], v3, s[22:23] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB7_63 ; %bb.62: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB7_63: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s33 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB7_71 ; %bb.64: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[22:23] offset:32 glc global_load_b64 v[0:1], v10, s[22:23] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB7_67 ; %bb.65: ; %.preheader1.i.i.i49.preheader s_mov_b32 s8, 0 .LBB7_66: ; %.preheader1.i.i.i49 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB7_66 .LBB7_67: ; %Flow326 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[22:23] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB7_69 ; %bb.68: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB7_69: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB7_71 ; %bb.70: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB7_71: ; %Flow327 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB7_72: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB7_74 ; %bb.73: ; in Loop: Header=BB7_72 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB7_74: ; in Loop: Header=BB7_72 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB7_76 ; %bb.75: ; in Loop: Header=BB7_72 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB7_77 .LBB7_76: ; in Loop: Header=BB7_72 Depth=1 s_mov_b32 s1, -1 .LBB7_77: ; %Flow321 ; in Loop: Header=BB7_72 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB7_72 ; %bb.78: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB7_82 ; %bb.79: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[22:23] offset:40 global_load_b64 v[9:10], v8, s[22:23] offset:24 glc global_load_b64 v[6:7], v8, s[22:23] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB7_82 ; %bb.80: ; %.preheader.i.i.i48.preheader s_mov_b32 s0, 0 .LBB7_81: ; %.preheader.i.i.i48 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB7_81 .LBB7_82: ; %__ockl_printf_append_args.exit s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB7_88 ; %bb.83: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[22:23] offset:40 global_load_b64 v[8:9], v3, s[22:23] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB7_87 ; %bb.84: ; %.preheader3.i.i.i57.preheader s_mov_b32 s3, 0 .LBB7_85: ; %.preheader3.i.i.i57 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[22:23] offset:40 global_load_b64 v[10:11], v3, s[22:23] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB7_85 ; %bb.86: ; %Flow314 s_or_b32 exec_lo, exec_lo, s3 .LBB7_87: ; %Flow316 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB7_88: ; %.loopexit4.i.i.i52 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[22:23] offset:40 global_load_b128 v[4:7], v3, s[22:23] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB7_90 ; %bb.89: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB7_90: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s28 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB7_98 ; %bb.91: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[22:23] offset:32 glc global_load_b64 v[0:1], v10, s[22:23] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB7_94 ; %bb.92: ; %.preheader1.i.i.i55.preheader s_mov_b32 s8, 0 .LBB7_93: ; %.preheader1.i.i.i55 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB7_93 .LBB7_94: ; %Flow312 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[22:23] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB7_96 ; %bb.95: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB7_96: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB7_98 ; %bb.97: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB7_98: ; %Flow313 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB7_99: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB7_101 ; %bb.100: ; in Loop: Header=BB7_99 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB7_101: ; in Loop: Header=BB7_99 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB7_103 ; %bb.102: ; in Loop: Header=BB7_99 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB7_104 .LBB7_103: ; in Loop: Header=BB7_99 Depth=1 s_mov_b32 s1, -1 .LBB7_104: ; %Flow307 ; in Loop: Header=BB7_99 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB7_99 ; %bb.105: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB7_109 ; %bb.106: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[22:23] offset:40 global_load_b64 v[9:10], v8, s[22:23] offset:24 glc global_load_b64 v[6:7], v8, s[22:23] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB7_109 ; %bb.107: ; %.preheader.i.i.i54.preheader s_mov_b32 s0, 0 .LBB7_108: ; %.preheader.i.i.i54 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB7_108 .LBB7_109: ; %__ockl_printf_append_args.exit58 s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB7_115 ; %bb.110: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[22:23] offset:40 global_load_b64 v[8:9], v3, s[22:23] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB7_114 ; %bb.111: ; %.preheader3.i.i.i64.preheader s_mov_b32 s3, 0 .LBB7_112: ; %.preheader3.i.i.i64 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[22:23] offset:40 global_load_b64 v[10:11], v3, s[22:23] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB7_112 ; %bb.113: ; %Flow300 s_or_b32 exec_lo, exec_lo, s3 .LBB7_114: ; %Flow302 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB7_115: ; %.loopexit4.i.i.i59 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[22:23] offset:40 global_load_b128 v[4:7], v3, s[22:23] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB7_117 ; %bb.116: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB7_117: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 s_and_b32 s8, 0xffff, s24 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mul_i32 s29, s29, s8 s_mov_b32 s8, 0 v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s29 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB7_125 ; %bb.118: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[22:23] offset:32 glc global_load_b64 v[0:1], v10, s[22:23] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB7_121 ; %bb.119: ; %.preheader1.i.i.i62.preheader s_mov_b32 s8, 0 .LBB7_120: ; %.preheader1.i.i.i62 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB7_120 .LBB7_121: ; %Flow298 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[22:23] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB7_123 ; %bb.122: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB7_123: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB7_125 ; %bb.124: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB7_125: ; %Flow299 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB7_126: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB7_128 ; %bb.127: ; in Loop: Header=BB7_126 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB7_128: ; in Loop: Header=BB7_126 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB7_130 ; %bb.129: ; in Loop: Header=BB7_126 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB7_131 .LBB7_130: ; in Loop: Header=BB7_126 Depth=1 s_mov_b32 s1, -1 .LBB7_131: ; %Flow293 ; in Loop: Header=BB7_126 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB7_126 ; %bb.132: global_load_b64 v[36:37], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB7_136 ; %bb.133: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[22:23] offset:40 global_load_b64 v[7:8], v6, s[22:23] offset:24 glc global_load_b64 v[4:5], v6, s[22:23] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB7_136 ; %bb.134: ; %.preheader.i.i.i61.preheader s_mov_b32 s0, 0 .LBB7_135: ; %.preheader.i.i.i61 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB7_135 .LBB7_136: ; %__ockl_printf_append_args.exit65 s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v38 v_mov_b32_e32 v4, 0 v_mov_b32_e32 v5, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v38 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB7_142 ; %bb.137: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v0, s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[22:23] offset:40 global_load_b64 v[3:4], v0, s[22:23] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v6 v_and_b32_e32 v2, v2, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v5, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v5, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v3, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v4, v2, vcc_lo global_load_b64 v[4:5], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[6:7] s_cbranch_execz .LBB7_141 ; %bb.138: ; %.preheader3.i.i.i71.preheader s_mov_b32 s3, 0 .LBB7_139: ; %.preheader3.i.i.i71 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[22:23] offset:40 global_load_b64 v[8:9], v0, s[22:23] v_dual_mov_b32 v7, v5 :: v_dual_mov_b32 v6, v4 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v1, v1, v6 s_waitcnt vmcnt(0) v_mad_u64_u32 v[3:4], null, v1, 24, v[8:9] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v1, v4 :: v_dual_and_b32 v2, v2, v7 v_mad_u64_u32 v[4:5], null, v2, 24, v[1:2] global_load_b64 v[4:5], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[22:23] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB7_139 ; %bb.140: ; %Flow286 s_or_b32 exec_lo, exec_lo, s3 .LBB7_141: ; %Flow288 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB7_142: ; %.loopexit4.i.i.i66 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v39, 0 v_readfirstlane_b32 s2, v4 v_readfirstlane_b32 s3, v5 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[6:7], v39, s[22:23] offset:40 global_load_b128 v[0:3], v39, s[22:23] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB7_144 ; %bb.143: v_dual_mov_b32 v4, s8 :: v_dual_mov_b32 v5, v39 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v9, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v6, 2 :: v_dual_mov_b32 v7, 1 global_store_b128 v[8:9], v[4:7], off offset:8 .LBB7_144: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[4:5], 6, v[38:39] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v4 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v36, 0xffffff1d, v36, 34 v_add_co_ci_u32_e32 v7, vcc_lo, v3, v5, vcc_lo v_mov_b32_e32 v38, s27 v_dual_mov_b32 v2, s8 :: v_dual_mov_b32 v5, s11 v_dual_mov_b32 v3, s9 :: v_dual_mov_b32 v4, s10 s_clause 0x3 global_store_b128 v[6:7], v[36:39], off global_store_b128 v[6:7], v[2:5], off offset:16 global_store_b128 v[6:7], v[2:5], off offset:32 global_store_b128 v[6:7], v[2:5], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB7_152 ; %bb.145: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s2 v_mov_b32_e32 v10, s3 s_clause 0x1 global_load_b64 v[11:12], v8, s[22:23] offset:32 glc global_load_b64 v[2:3], v8, s[22:23] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[9:12], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[11:12] s_cbranch_execz .LBB7_148 ; %bb.146: ; %.preheader1.i.i.i69.preheader s_mov_b32 s8, 0 .LBB7_147: ; %.preheader1.i.i.i69 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[2:5], s[22:23] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB7_147 .LBB7_148: ; %Flow284 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[22:23] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB7_150 ; %bb.149: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB7_150: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB7_152 ; %bb.151: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB7_152: ; %Flow285 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB7_153: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB7_155 ; %bb.154: ; in Loop: Header=BB7_153 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB7_155: ; in Loop: Header=BB7_153 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB7_157 ; %bb.156: ; in Loop: Header=BB7_153 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB7_158 .LBB7_157: ; in Loop: Header=BB7_153 Depth=1 s_mov_b32 s1, -1 .LBB7_158: ; %Flow279 ; in Loop: Header=BB7_153 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB7_153 ; %bb.159: s_and_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB7_163 ; %bb.160: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[22:23] offset:40 global_load_b64 v[7:8], v6, s[22:23] offset:24 glc global_load_b64 v[4:5], v6, s[22:23] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB7_163 ; %bb.161: ; %.preheader.i.i.i68.preheader s_mov_b32 s0, 0 .LBB7_162: ; %.preheader.i.i.i68 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[22:23] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB7_162 .LBB7_163: ; %__ockl_printf_append_args.exit72 s_or_b32 exec_lo, exec_lo, s26 s_load_b32 s0, s[20:21], 0x8 s_waitcnt lgkmcnt(0) v_cmp_gt_i32_e32 vcc_lo, s0, v40 s_and_saveexec_b32 s0, vcc_lo s_cbranch_execz .LBB7_176 ; %bb.164: ; %.preheader77 s_load_b32 s4, s[20:21], 0xc s_load_b64 s[0:1], s[18:19], 0x0 s_mov_b32 s6, 0 s_waitcnt lgkmcnt(0) v_mul_lo_u32 v0, s4, v40 s_cmp_gt_i32 s4, 0 s_cselect_b32 s5, -1, 0 s_cmp_lt_i32 s4, 1 s_cbranch_scc1 .LBB7_168 ; %bb.165: ; %.lr.ph s_load_b64 s[2:3], s[20:21], 0x0 s_cmp_lt_u32 s4, 4 s_cbranch_scc1 .LBB7_169 ; %bb.166: ; %.lr.ph.new v_ashrrev_i32_e32 v1, 31, v0 v_mov_b32_e32 v4, 0 s_and_b32 s7, s4, 0x7ffffffc s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[1:2], 2, v[0:1] s_waitcnt lgkmcnt(0) v_add_co_u32 v1, vcc_lo, v1, s2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, s3, v2, vcc_lo v_add_co_u32 v1, vcc_lo, v1, 8 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, 0, v2, vcc_lo .LBB7_167: ; =>This Inner Loop Header: Depth=1 global_load_b128 v[5:8], v[1:2], off offset:-8 v_add_co_u32 v1, vcc_lo, v1, 16 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v2, vcc_lo s_add_i32 s6, s6, 4 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) s_cmp_eq_u32 s7, s6 s_waitcnt vmcnt(0) v_add_f32_e32 v3, v4, v5 v_add_f32_e32 v3, v3, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v3, v3, v7 v_add_f32_e32 v4, v3, v8 s_cbranch_scc0 .LBB7_167 s_branch .LBB7_170 .LBB7_168: v_mov_b32_e32 v4, 0 s_branch .LBB7_173 .LBB7_169: v_mov_b32_e32 v4, 0 .LBB7_170: ; %.preheader.loopexit.unr-lcssa s_and_b32 s7, s4, 3 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_eq_u32 s7, 0 s_cbranch_scc1 .LBB7_173 ; %bb.171: ; %.epil.preheader.preheader v_add_nc_u32_e32 v1, s6, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v2, 31, v1 v_lshlrev_b64 v[1:2], 2, v[1:2] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, s2, v1 v_add_co_ci_u32_e32 v2, vcc_lo, s3, v2, vcc_lo .LBB7_172: ; %.epil.preheader ; =>This Inner Loop Header: Depth=1 global_load_b32 v3, v[1:2], off v_add_co_u32 v1, vcc_lo, v1, 4 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v2, vcc_lo s_add_i32 s7, s7, -1 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_lg_u32 s7, 0 s_waitcnt vmcnt(0) v_add_f32_e32 v4, v4, v3 s_cbranch_scc1 .LBB7_172 .LBB7_173: ; %.preheader s_and_not1_b32 vcc_lo, exec_lo, s5 s_cbranch_vccnz .LBB7_176 ; %bb.174: ; %.lr.ph92 s_waitcnt lgkmcnt(0) s_load_b64 s[2:3], s[20:21], 0x0 s_load_b64 s[0:1], s[0:1], 0x0 v_ashrrev_i32_e32 v1, 31, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[2:3], 2, v[0:1] s_waitcnt lgkmcnt(0) v_add_co_u32 v0, vcc_lo, s2, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, s3, v3, vcc_lo v_add_co_u32 v2, vcc_lo, s0, v2 v_add_co_ci_u32_e32 v3, vcc_lo, s1, v3, vcc_lo .LBB7_175: ; =>This Inner Loop Header: Depth=1 global_load_b32 v5, v[0:1], off v_add_co_u32 v0, vcc_lo, v0, 4 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo s_add_i32 s4, s4, -1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2) s_cmp_lg_u32 s4, 0 s_waitcnt vmcnt(0) v_div_scale_f32 v6, null, v4, v4, v5 v_div_scale_f32 v8, vcc_lo, v5, v4, v5 v_rcp_f32_e32 v7, v6 s_waitcnt_depctr 0xfff v_fma_f32 v9, -v6, v7, 1.0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmac_f32_e32 v7, v9, v7 v_mul_f32_e32 v9, v8, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v10, -v6, v9, v8 v_fmac_f32_e32 v9, v10, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v6, -v6, v9, v8 v_div_fmas_f32 v6, v6, v7, v9 s_delay_alu instid0(VALU_DEP_1) v_div_fixup_f32 v5, v6, v4, v5 global_store_b32 v[2:3], v5, off v_add_co_u32 v2, vcc_lo, v2, 4 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v3, vcc_lo s_cbranch_scc1 .LBB7_175 .LBB7_176: ; %.loopexit s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z7SoftmaxP8Vector2DS0_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 42 .amdhsa_next_free_sgpr 34 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end7: .size _Z7SoftmaxP8Vector2DS0_, .Lfunc_end7-_Z7SoftmaxP8Vector2DS0_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 9052 ; NumSgprs: 36 ; NumVgprs: 42 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 4 ; VGPRBlocks: 5 ; NumSGPRsForWavesPerEU: 36 ; NumVGPRsForWavesPerEU: 42 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .protected _Z10PointerSetP8Vector2DS0_ii ; -- Begin function _Z10PointerSetP8Vector2DS0_ii .globl _Z10PointerSetP8Vector2DS0_ii .p2align 8 .type _Z10PointerSetP8Vector2DS0_ii,@function _Z10PointerSetP8Vector2DS0_ii: ; @_Z10PointerSetP8Vector2DS0_ii ; %bb.0: s_clause 0x1 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[0:1], s[0:1], 0x10 s_waitcnt lgkmcnt(0) s_clause 0x1 s_load_b32 s8, s[6:7], 0xc s_load_b64 s[2:3], s[6:7], 0x0 s_waitcnt lgkmcnt(0) v_dual_mov_b32 v4, 0 :: v_dual_mov_b32 v3, s8 s_mul_i32 s6, s8, s0 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_ashr_i32 s7, s6, 31 s_lshl_b64 s[6:7], s[6:7], 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1) s_add_u32 s0, s2, s6 v_mov_b32_e32 v2, s1 s_addc_u32 s1, s3, s7 v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1 global_store_b128 v4, v[0:3], s[4:5] s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z10PointerSetP8Vector2DS0_ii .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 24 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 5 .amdhsa_next_free_sgpr 9 .amdhsa_reserve_vcc 0 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end8: .size _Z10PointerSetP8Vector2DS0_ii, .Lfunc_end8-_Z10PointerSetP8Vector2DS0_ii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 116 ; NumSgprs: 9 ; NumVgprs: 5 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 1 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 9 ; NumVGPRsForWavesPerEU: 5 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z13AddandSigmoidP8Vector2DS0_S0_ ; -- Begin function _Z13AddandSigmoidP8Vector2DS0_S0_ .globl _Z13AddandSigmoidP8Vector2DS0_S0_ .p2align 8 .type _Z13AddandSigmoidP8Vector2DS0_S0_,@function _Z13AddandSigmoidP8Vector2DS0_S0_: ; @_Z13AddandSigmoidP8Vector2DS0_S0_ ; %bb.0: s_load_b128 s[24:27], s[0:1], 0x8 s_mov_b64 s[18:19], s[0:1] v_mov_b32_e32 v36, v0 s_mov_b32 s21, s15 s_mov_b32 s20, s14 s_mov_b32 s32, 0 s_waitcnt lgkmcnt(0) s_load_b32 s22, s[24:25], 0xc s_load_b32 s0, s[26:27], 0xc s_waitcnt lgkmcnt(0) s_cmp_lg_u32 s22, s0 s_cselect_b32 s0, -1, 0 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s0 s_cbranch_vccnz .LBB9_2 ; %bb.1: s_load_b32 s23, s[24:25], 0x8 s_load_b32 s0, s[26:27], 0x8 s_mov_b32 s28, -1 s_waitcnt lgkmcnt(0) s_cmp_lg_u32 s23, s0 s_cselect_b32 s0, -1, 0 s_branch .LBB9_3 .LBB9_2: s_mov_b32 s28, 0 ; implicit-def: $sgpr23 .LBB9_3: ; %Flow408 s_and_not1_b32 vcc_lo, exec_lo, s0 s_cbranch_vccnz .LBB9_32 ; %bb.4: s_load_b64 s[2:3], s[18:19], 0x68 v_mbcnt_lo_u32_b32 v4, -1, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_readfirstlane_b32 s0, v4 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 v_cmp_eq_u32_e64 s0, s0, v4 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_10 ; %bb.5: v_mov_b32_e32 v0, 0 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[2:3] offset:40 global_load_b64 v[5:6], v0, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB9_9 ; %bb.6: ; %.preheader3.i.i.i.preheader s_mov_b32 s5, 0 .LBB9_7: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[2:3] offset:40 global_load_b64 v[10:11], v0, s[2:3] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB9_7 ; %bb.8: ; %Flow316 s_or_b32 exec_lo, exec_lo, s5 .LBB9_9: ; %Flow318 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB9_10: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_mov_b32 s10, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[2:3] offset:40 global_load_b128 v[0:3], v5, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v8 v_readfirstlane_b32 s7, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB9_12 ; %bb.11: v_dual_mov_b32 v6, s10 :: v_dual_mov_b32 v7, v5 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v11, vcc_lo, s10, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB9_12: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s6 v_add_co_ci_u32_e32 v3, vcc_lo, s7, v3, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_mov_b32_e32 v6, v5 v_dual_mov_b32 v10, s12 :: v_dual_mov_b32 v13, s15 v_dual_mov_b32 v11, s13 :: v_dual_mov_b32 v12, s14 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB9_20 ; %bb.13: v_mov_b32_e32 v10, 0 s_mov_b32 s7, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[2:3] offset:32 glc global_load_b64 v[2:3], v10, s[2:3] offset:40 v_dual_mov_b32 v11, s4 :: v_dual_mov_b32 v12, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s5, v3 v_and_b32_e32 v2, s4, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB9_16 ; %bb.14: ; %.preheader1.i.i.i.preheader s_mov_b32 s10, 0 .LBB9_15: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s4 :: v_dual_mov_b32 v3, s5 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB9_15 .LBB9_16: ; %Flow314 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v5, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v4, s10, 0 global_load_b64 v[2:3], v5, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB9_18 ; %bb.17: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB9_18: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB9_20 ; %bb.19: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB9_20: ; %Flow315 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB9_21: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_23 ; %bb.22: ; in Loop: Header=BB9_21 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB9_23: ; in Loop: Header=BB9_21 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB9_25 ; %bb.24: ; in Loop: Header=BB9_21 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB9_26 .LBB9_25: ; in Loop: Header=BB9_21 Depth=1 s_mov_b32 s1, -1 .LBB9_26: ; %Flow309 ; in Loop: Header=BB9_21 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB9_21 ; %bb.27: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_31 ; %bb.28: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[2:3] offset:40 global_load_b64 v[9:10], v8, s[2:3] offset:24 glc global_load_b64 v[6:7], v8, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB9_31 ; %bb.29: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB9_30: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB9_30 .LBB9_31: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.11@rel32@lo+4 s_addc_u32 s1, s1, .str.11@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 1 s_cselect_b32 s4, 42, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_mov_b32 s28, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) s_swappc_b64 s[30:31], s[2:3] .LBB9_32: ; %Flow409 s_and_b32 vcc_lo, exec_lo, s28 s_cbranch_vccz .LBB9_200 ; %bb.33: s_load_b32 s3, s[18:19], 0x24 v_bfe_u32 v0, v36, 10, 10 s_add_u32 s0, s18, 24 s_addc_u32 s1, s19, 0 s_mov_b32 s29, exec_lo s_waitcnt lgkmcnt(0) s_lshr_b32 s2, s3, 16 s_and_b32 s28, s3, 0xffff v_mad_u64_u32 v[1:2], null, s21, s2, v[0:1] s_mul_i32 s20, s20, s28 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_lshl_b32 s3, s20, 2 v_mul_lo_u32 v0, v1, s22 v_and_b32_e32 v1, 0x3ff, v36 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add3_u32 v40, s3, v1, v0 v_cmpx_eq_u32_e32 0, v40 s_cbranch_execz .LBB9_198 ; %bb.34: s_load_b64 s[4:5], s[0:1], 0x0 s_waitcnt lgkmcnt(0) s_mul_i32 s33, s5, s2 s_mul_i32 s34, s4, s28 s_cmp_lt_u32 s33, s23 s_cselect_b32 s2, -1, 0 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s2 s_cbranch_vccnz .LBB9_36 ; %bb.35: s_ashr_i32 s2, s22, 31 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_lshr_b32 s2, s2, 30 s_add_i32 s2, s22, s2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_ashr_i32 s2, s2, 2 s_cmp_lt_u32 s34, s2 s_cselect_b32 s2, -1, 0 .LBB9_36: ; %Flow406 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s2 s_cbranch_vccnz .LBB9_198 ; %bb.37: s_load_b64 s[20:21], s[0:1], 0x50 v_mbcnt_lo_u32_b32 v38, -1, 0 v_mov_b32_e32 v6, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_dual_mov_b32 v7, 0 :: v_dual_mov_b32 v4, v38 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_43 ; %bb.38: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[5:6], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB9_42 ; %bb.39: ; %.preheader3.i.i.i68.preheader s_mov_b32 s3, 0 .LBB9_40: ; %.preheader3.i.i.i68 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[10:11], v0, s[20:21] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB9_40 ; %bb.41: ; %Flow402 s_or_b32 exec_lo, exec_lo, s3 .LBB9_42: ; %Flow404 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB9_43: ; %.loopexit4.i.i.i63 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[20:21] offset:40 global_load_b128 v[0:3], v5, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB9_45 ; %bb.44: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB9_45: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB9_52 ; %bb.46: v_mov_b32_e32 v10, 0 s_mov_b32 s5, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[2:3], v10, s[20:21] offset:40 v_dual_mov_b32 v11, s2 :: v_dual_mov_b32 v12, s3 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s3, v3 v_and_b32_e32 v2, s2, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB9_48 .LBB9_47: ; %.preheader1.i.i.i66 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB9_47 .LBB9_48: ; %Flow400 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB9_50 ; %bb.49: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB9_50: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB9_52 ; %bb.51: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB9_52: ; %Flow401 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB9_53: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_55 ; %bb.54: ; in Loop: Header=BB9_53 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB9_55: ; in Loop: Header=BB9_53 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB9_57 ; %bb.56: ; in Loop: Header=BB9_53 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB9_58 .LBB9_57: ; in Loop: Header=BB9_53 Depth=1 s_mov_b32 s1, -1 .LBB9_58: ; %Flow395 ; in Loop: Header=BB9_53 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB9_53 ; %bb.59: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_63 ; %bb.60: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB9_63 ; %bb.61: ; %.preheader.i.i.i65.preheader s_mov_b32 s0, 0 .LBB9_62: ; %.preheader.i.i.i65 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB9_62 .LBB9_63: ; %__ockl_printf_begin.exit69 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.12@rel32@lo+4 s_addc_u32 s1, s1, .str.12@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 1 s_cselect_b32 s4, 15, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v4, v38 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_69 ; %bb.64: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[8:9], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[5:6], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB9_68 ; %bb.65: ; %.preheader3.i.i.i75.preheader s_mov_b32 s3, 0 .LBB9_66: ; %.preheader3.i.i.i75 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[10:11], v0, s[20:21] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB9_66 ; %bb.67: ; %Flow388 s_or_b32 exec_lo, exec_lo, s3 .LBB9_68: ; %Flow390 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB9_69: ; %.loopexit4.i.i.i70 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[8:9], v5, s[20:21] offset:40 global_load_b128 v[0:3], v5, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB9_71 ; %bb.70: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB9_71: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB9_79 ; %bb.72: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[2:3], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB9_75 ; %bb.73: ; %.preheader1.i.i.i73.preheader s_mov_b32 s8, 0 .LBB9_74: ; %.preheader1.i.i.i73 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB9_74 .LBB9_75: ; %Flow386 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB9_77 ; %bb.76: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB9_77: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB9_79 ; %bb.78: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB9_79: ; %Flow387 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB9_80: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_82 ; %bb.81: ; in Loop: Header=BB9_80 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB9_82: ; in Loop: Header=BB9_80 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB9_84 ; %bb.83: ; in Loop: Header=BB9_80 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB9_85 .LBB9_84: ; in Loop: Header=BB9_80 Depth=1 s_mov_b32 s1, -1 .LBB9_85: ; %Flow381 ; in Loop: Header=BB9_80 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB9_80 ; %bb.86: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_90 ; %bb.87: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB9_90 ; %bb.88: ; %.preheader.i.i.i72.preheader s_mov_b32 s0, 0 .LBB9_89: ; %.preheader.i.i.i72 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB9_89 .LBB9_90: ; %__ockl_printf_begin.exit76 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.2@rel32@lo+4 s_addc_u32 s1, s1, .str.2@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 0 s_cselect_b32 s4, 53, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_96 ; %bb.91: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB9_95 ; %bb.92: ; %.preheader3.i.i.i82.preheader s_mov_b32 s3, 0 .LBB9_93: ; %.preheader3.i.i.i82 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB9_93 ; %bb.94: ; %Flow374 s_or_b32 exec_lo, exec_lo, s3 .LBB9_95: ; %Flow376 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB9_96: ; %.loopexit4.i.i.i77 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB9_98 ; %bb.97: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB9_98: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s22 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB9_106 ; %bb.99: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB9_102 ; %bb.100: ; %.preheader1.i.i.i80.preheader s_mov_b32 s8, 0 .LBB9_101: ; %.preheader1.i.i.i80 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB9_101 .LBB9_102: ; %Flow372 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB9_104 ; %bb.103: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB9_104: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB9_106 ; %bb.105: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB9_106: ; %Flow373 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB9_107: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_109 ; %bb.108: ; in Loop: Header=BB9_107 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB9_109: ; in Loop: Header=BB9_107 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB9_111 ; %bb.110: ; in Loop: Header=BB9_107 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB9_112 .LBB9_111: ; in Loop: Header=BB9_107 Depth=1 s_mov_b32 s1, -1 .LBB9_112: ; %Flow367 ; in Loop: Header=BB9_107 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB9_107 ; %bb.113: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_117 ; %bb.114: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB9_117 ; %bb.115: ; %.preheader.i.i.i79.preheader s_mov_b32 s0, 0 .LBB9_116: ; %.preheader.i.i.i79 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB9_116 .LBB9_117: ; %__ockl_printf_append_args.exit s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_123 ; %bb.118: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB9_122 ; %bb.119: ; %.preheader3.i.i.i88.preheader s_mov_b32 s3, 0 .LBB9_120: ; %.preheader3.i.i.i88 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB9_120 ; %bb.121: ; %Flow360 s_or_b32 exec_lo, exec_lo, s3 .LBB9_122: ; %Flow362 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB9_123: ; %.loopexit4.i.i.i83 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB9_125 ; %bb.124: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB9_125: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s23 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB9_133 ; %bb.126: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB9_129 ; %bb.127: ; %.preheader1.i.i.i86.preheader s_mov_b32 s8, 0 .LBB9_128: ; %.preheader1.i.i.i86 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB9_128 .LBB9_129: ; %Flow358 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB9_131 ; %bb.130: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB9_131: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB9_133 ; %bb.132: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB9_133: ; %Flow359 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB9_134: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_136 ; %bb.135: ; in Loop: Header=BB9_134 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB9_136: ; in Loop: Header=BB9_134 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB9_138 ; %bb.137: ; in Loop: Header=BB9_134 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB9_139 .LBB9_138: ; in Loop: Header=BB9_134 Depth=1 s_mov_b32 s1, -1 .LBB9_139: ; %Flow353 ; in Loop: Header=BB9_134 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB9_134 ; %bb.140: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_144 ; %bb.141: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB9_144 ; %bb.142: ; %.preheader.i.i.i85.preheader s_mov_b32 s0, 0 .LBB9_143: ; %.preheader.i.i.i85 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB9_143 .LBB9_144: ; %__ockl_printf_append_args.exit89 s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_150 ; %bb.145: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB9_149 ; %bb.146: ; %.preheader3.i.i.i95.preheader s_mov_b32 s3, 0 .LBB9_147: ; %.preheader3.i.i.i95 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB9_147 ; %bb.148: ; %Flow346 s_or_b32 exec_lo, exec_lo, s3 .LBB9_149: ; %Flow348 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB9_150: ; %.loopexit4.i.i.i90 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB9_152 ; %bb.151: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB9_152: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s34 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB9_160 ; %bb.153: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB9_156 ; %bb.154: ; %.preheader1.i.i.i93.preheader s_mov_b32 s8, 0 .LBB9_155: ; %.preheader1.i.i.i93 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB9_155 .LBB9_156: ; %Flow344 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB9_158 ; %bb.157: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB9_158: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB9_160 ; %bb.159: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB9_160: ; %Flow345 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB9_161: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_163 ; %bb.162: ; in Loop: Header=BB9_161 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB9_163: ; in Loop: Header=BB9_161 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB9_165 ; %bb.164: ; in Loop: Header=BB9_161 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB9_166 .LBB9_165: ; in Loop: Header=BB9_161 Depth=1 s_mov_b32 s1, -1 .LBB9_166: ; %Flow339 ; in Loop: Header=BB9_161 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB9_161 ; %bb.167: global_load_b64 v[36:37], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_171 ; %bb.168: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB9_171 ; %bb.169: ; %.preheader.i.i.i92.preheader s_mov_b32 s0, 0 .LBB9_170: ; %.preheader.i.i.i92 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB9_170 .LBB9_171: ; %__ockl_printf_append_args.exit96 s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v38 v_mov_b32_e32 v4, 0 v_mov_b32_e32 v5, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v38 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_177 ; %bb.172: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[3:4], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v6 v_and_b32_e32 v2, v2, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v5, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v5, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v3, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v4, v2, vcc_lo global_load_b64 v[4:5], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[6:7] s_cbranch_execz .LBB9_176 ; %bb.173: ; %.preheader3.i.i.i102.preheader s_mov_b32 s3, 0 .LBB9_174: ; %.preheader3.i.i.i102 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[8:9], v0, s[20:21] v_dual_mov_b32 v7, v5 :: v_dual_mov_b32 v6, v4 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v1, v1, v6 s_waitcnt vmcnt(0) v_mad_u64_u32 v[3:4], null, v1, 24, v[8:9] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v1, v4 :: v_dual_and_b32 v2, v2, v7 v_mad_u64_u32 v[4:5], null, v2, 24, v[1:2] global_load_b64 v[4:5], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB9_174 ; %bb.175: ; %Flow332 s_or_b32 exec_lo, exec_lo, s3 .LBB9_176: ; %Flow334 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB9_177: ; %.loopexit4.i.i.i97 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v39, 0 v_readfirstlane_b32 s2, v4 v_readfirstlane_b32 s3, v5 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[6:7], v39, s[20:21] offset:40 global_load_b128 v[0:3], v39, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB9_179 ; %bb.178: v_dual_mov_b32 v4, s8 :: v_dual_mov_b32 v5, v39 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v9, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v6, 2 :: v_dual_mov_b32 v7, 1 global_store_b128 v[8:9], v[4:7], off offset:8 .LBB9_179: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[4:5], 6, v[38:39] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v4 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v36, 0xffffff1d, v36, 34 v_add_co_ci_u32_e32 v7, vcc_lo, v3, v5, vcc_lo v_mov_b32_e32 v38, s33 v_dual_mov_b32 v2, s8 :: v_dual_mov_b32 v5, s11 v_dual_mov_b32 v3, s9 :: v_dual_mov_b32 v4, s10 s_clause 0x3 global_store_b128 v[6:7], v[36:39], off global_store_b128 v[6:7], v[2:5], off offset:16 global_store_b128 v[6:7], v[2:5], off offset:32 global_store_b128 v[6:7], v[2:5], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB9_187 ; %bb.180: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s2 v_mov_b32_e32 v10, s3 s_clause 0x1 global_load_b64 v[11:12], v8, s[20:21] offset:32 glc global_load_b64 v[2:3], v8, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[9:12], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[11:12] s_cbranch_execz .LBB9_183 ; %bb.181: ; %.preheader1.i.i.i100.preheader s_mov_b32 s8, 0 .LBB9_182: ; %.preheader1.i.i.i100 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB9_182 .LBB9_183: ; %Flow330 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB9_185 ; %bb.184: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB9_185: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB9_187 ; %bb.186: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB9_187: ; %Flow331 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB9_188: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB9_190 ; %bb.189: ; in Loop: Header=BB9_188 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB9_190: ; in Loop: Header=BB9_188 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB9_192 ; %bb.191: ; in Loop: Header=BB9_188 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB9_193 .LBB9_192: ; in Loop: Header=BB9_188 Depth=1 s_mov_b32 s1, -1 .LBB9_193: ; %Flow325 ; in Loop: Header=BB9_188 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB9_188 ; %bb.194: s_and_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB9_198 ; %bb.195: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB9_198 ; %bb.196: ; %.preheader.i.i.i99.preheader s_mov_b32 s0, 0 .LBB9_197: ; %.preheader.i.i.i99 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB9_197 .LBB9_198: ; %__ockl_printf_append_args.exit103 s_or_b32 exec_lo, exec_lo, s29 v_mad_u64_u32 v[0:1], null, s28, 3, v[40:41] s_mul_i32 s0, s23, s22 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_cmp_gt_u32_e32 vcc_lo, s0, v0 s_and_saveexec_b32 s0, vcc_lo s_cbranch_execz .LBB9_200 ; %bb.199: s_load_b64 s[2:3], s[24:25], 0x0 s_load_b64 s[4:5], s[26:27], 0x0 v_ashrrev_i32_e32 v41, 31, v40 s_load_b64 s[0:1], s[18:19], 0x0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[1:2], 2, v[40:41] s_waitcnt lgkmcnt(0) v_add_co_u32 v3, vcc_lo, s2, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, s3, v2, vcc_lo v_add_co_u32 v5, vcc_lo, s4, v1 v_add_co_ci_u32_e32 v6, vcc_lo, s5, v2, vcc_lo global_load_b32 v3, v[3:4], off global_load_b32 v4, v[5:6], off s_load_b64 s[6:7], s[0:1], 0x0 s_waitcnt vmcnt(0) v_add_f32_e32 v3, v3, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v4, 0xbfb8aa3b, v3 v_fma_f32 v5, 0xbfb8aa3b, v3, -v4 v_rndne_f32_e32 v6, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_sub_f32_e32 v4, v4, v6 v_cmp_nlt_f32_e32 vcc_lo, 0x42ce8ed0, v3 v_fmac_f32_e32 v5, 0xb2a5705f, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v4, v4, v5 v_cvt_i32_f32_e32 v5, v6 v_exp_f32_e32 v4, v4 s_waitcnt_depctr 0xfff v_ldexp_f32 v4, v4, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cndmask_b32_e32 v4, 0, v4, vcc_lo v_cmp_ngt_f32_e32 vcc_lo, 0xc2b17218, v3 v_dual_cndmask_b32 v3, 0x7f800000, v4 :: v_dual_mov_b32 v4, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v9, 1.0, v3 v_div_scale_f32 v7, null, v9, v9, 1.0 v_div_scale_f32 v8, vcc_lo, 1.0, v9, 1.0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_rcp_f32_e32 v10, v7 s_waitcnt_depctr 0xfff v_fma_f32 v3, -v7, v10, 1.0 v_dual_fmac_f32 v10, v3, v10 :: v_dual_add_nc_u32 v3, s28, v40 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v11, v8, v10 v_fma_f32 v5, -v7, v11, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_4) v_fmac_f32_e32 v11, v5, v10 v_lshlrev_b64 v[5:6], 2, v[3:4] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f32 v12, -v7, v11, v8 v_add_co_u32 v7, s0, s2, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_ci_u32_e64 v8, s0, s3, v6, s0 v_div_fmas_f32 v10, v12, v10, v11 s_waitcnt lgkmcnt(0) v_add_co_u32 v1, vcc_lo, s6, v1 v_add_co_ci_u32_e32 v2, vcc_lo, s7, v2, vcc_lo s_delay_alu instid0(VALU_DEP_3) v_div_fixup_f32 v11, v10, v9, 1.0 v_add_co_u32 v9, vcc_lo, s4, v5 v_add_co_ci_u32_e32 v10, vcc_lo, s5, v6, vcc_lo global_store_b32 v[1:2], v11, off global_load_b32 v1, v[7:8], off global_load_b32 v2, v[9:10], off s_waitcnt vmcnt(0) v_add_f32_e32 v1, v1, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v2, 0xbfb8aa3b, v1 v_fma_f32 v7, 0xbfb8aa3b, v1, -v2 v_rndne_f32_e32 v8, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_sub_f32_e32 v2, v2, v8 v_cmp_nlt_f32_e32 vcc_lo, 0x42ce8ed0, v1 v_fmac_f32_e32 v7, 0xb2a5705f, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v2, v2, v7 v_cvt_i32_f32_e32 v7, v8 v_exp_f32_e32 v2, v2 s_waitcnt_depctr 0xfff v_ldexp_f32 v2, v2, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cndmask_b32_e32 v2, 0, v2, vcc_lo v_cmp_ngt_f32_e32 vcc_lo, 0xc2b17218, v1 v_cndmask_b32_e32 v1, 0x7f800000, v2, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f32_e32 v1, 1.0, v1 v_div_scale_f32 v7, null, v1, v1, 1.0 v_div_scale_f32 v8, vcc_lo, 1.0, v1, 1.0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_rcp_f32_e32 v9, v7 s_waitcnt_depctr 0xfff v_fma_f32 v2, -v7, v9, 1.0 v_fmac_f32_e32 v9, v2, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v10, v8, v9 v_fma_f32 v2, -v7, v10, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_fmac_f32 v10, v2, v9 :: v_dual_add_nc_u32 v3, s28, v3 v_lshlrev_b64 v[2:3], 2, v[3:4] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f32 v11, -v7, v10, v8 v_add_co_u32 v7, s0, s2, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_ci_u32_e64 v8, s0, s3, v3, s0 v_div_fmas_f32 v9, v11, v9, v10 v_add_co_u32 v5, vcc_lo, s6, v5 v_add_co_ci_u32_e32 v6, vcc_lo, s7, v6, vcc_lo s_delay_alu instid0(VALU_DEP_3) v_div_fixup_f32 v1, v9, v1, 1.0 v_add_co_u32 v9, vcc_lo, s4, v2 v_add_co_ci_u32_e32 v10, vcc_lo, s5, v3, vcc_lo global_store_b32 v[5:6], v1, off global_load_b32 v1, v[7:8], off global_load_b32 v5, v[9:10], off s_waitcnt vmcnt(0) v_add_f32_e32 v1, v1, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_f32_e32 v5, 0xbfb8aa3b, v1 v_cmp_nlt_f32_e32 vcc_lo, 0x42ce8ed0, v1 v_fma_f32 v6, 0xbfb8aa3b, v1, -v5 v_rndne_f32_e32 v7, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_fmac_f32 v6, 0xb2a5705f, v1 :: v_dual_sub_f32 v5, v5, v7 v_add_f32_e32 v5, v5, v6 v_cvt_i32_f32_e32 v6, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_exp_f32_e32 v5, v5 s_waitcnt_depctr 0xfff v_ldexp_f32 v5, v5, v6 v_cndmask_b32_e32 v5, 0, v5, vcc_lo v_cmp_ngt_f32_e32 vcc_lo, 0xc2b17218, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e32 v1, 0x7f800000, v5, vcc_lo v_add_f32_e32 v6, 1.0, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_div_scale_f32 v5, null, v6, v6, 1.0 v_div_scale_f32 v8, vcc_lo, 1.0, v6, 1.0 v_rcp_f32_e32 v7, v5 s_waitcnt_depctr 0xfff v_fma_f32 v1, -v5, v7, 1.0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_fmac_f32_e32 v7, v1, v7 v_mov_b32_e32 v1, v4 v_mul_f32_e32 v9, v8, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b64 v[0:1], 2, v[0:1] v_fma_f32 v10, -v5, v9, v8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v4, s0, s2, v0 v_fmac_f32_e32 v9, v10, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_fma_f32 v8, -v5, v9, v8 v_add_co_ci_u32_e64 v5, s0, s3, v1, s0 v_div_fmas_f32 v7, v8, v7, v9 v_add_co_u32 v2, vcc_lo, s6, v2 v_add_co_ci_u32_e32 v3, vcc_lo, s7, v3, vcc_lo s_delay_alu instid0(VALU_DEP_3) v_div_fixup_f32 v8, v7, v6, 1.0 v_add_co_u32 v6, vcc_lo, s4, v0 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v1, vcc_lo global_store_b32 v[2:3], v8, off global_load_b32 v2, v[4:5], off global_load_b32 v3, v[6:7], off s_waitcnt vmcnt(0) v_add_f32_e32 v2, v2, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_f32_e32 v3, 0xbfb8aa3b, v2 v_cmp_nlt_f32_e32 vcc_lo, 0x42ce8ed0, v2 v_fma_f32 v4, 0xbfb8aa3b, v2, -v3 v_rndne_f32_e32 v5, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_fmac_f32 v4, 0xb2a5705f, v2 :: v_dual_sub_f32 v3, v3, v5 v_add_f32_e32 v3, v3, v4 v_cvt_i32_f32_e32 v4, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_exp_f32_e32 v3, v3 s_waitcnt_depctr 0xfff v_ldexp_f32 v3, v3, v4 v_cndmask_b32_e32 v3, 0, v3, vcc_lo v_cmp_ngt_f32_e32 vcc_lo, 0xc2b17218, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e32 v2, 0x7f800000, v3, vcc_lo v_add_f32_e32 v2, 1.0, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_div_scale_f32 v3, null, v2, v2, 1.0 v_div_scale_f32 v6, vcc_lo, 1.0, v2, 1.0 v_rcp_f32_e32 v4, v3 s_waitcnt_depctr 0xfff v_fma_f32 v5, -v3, v4, 1.0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmac_f32_e32 v4, v5, v4 v_mul_f32_e32 v5, v6, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v7, -v3, v5, v6 v_fmac_f32_e32 v5, v7, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v3, -v3, v5, v6 v_div_fmas_f32 v3, v3, v4, v5 v_add_co_u32 v0, vcc_lo, s6, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s7, v1, vcc_lo s_delay_alu instid0(VALU_DEP_3) v_div_fixup_f32 v2, v3, v2, 1.0 global_store_b32 v[0:1], v2, off .LBB9_200: s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z13AddandSigmoidP8Vector2DS0_S0_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 42 .amdhsa_next_free_sgpr 35 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end9: .size _Z13AddandSigmoidP8Vector2DS0_S0_, .Lfunc_end9-_Z13AddandSigmoidP8Vector2DS0_S0_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 11396 ; NumSgprs: 37 ; NumVgprs: 42 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 4 ; VGPRBlocks: 5 ; NumSGPRsForWavesPerEU: 37 ; NumVGPRsForWavesPerEU: 42 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .protected _Z17AddandExponentialP8Vector2DS0_S0_ ; -- Begin function _Z17AddandExponentialP8Vector2DS0_S0_ .globl _Z17AddandExponentialP8Vector2DS0_S0_ .p2align 8 .type _Z17AddandExponentialP8Vector2DS0_S0_,@function _Z17AddandExponentialP8Vector2DS0_S0_: ; @_Z17AddandExponentialP8Vector2DS0_S0_ ; %bb.0: s_load_b128 s[24:27], s[0:1], 0x8 s_mov_b64 s[18:19], s[0:1] v_mov_b32_e32 v36, v0 s_mov_b32 s21, s15 s_mov_b32 s20, s14 s_mov_b32 s32, 0 s_waitcnt lgkmcnt(0) s_load_b32 s22, s[24:25], 0xc s_load_b32 s0, s[26:27], 0xc s_waitcnt lgkmcnt(0) s_cmp_lg_u32 s22, s0 s_cselect_b32 s0, -1, 0 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s0 s_cbranch_vccnz .LBB10_2 ; %bb.1: s_load_b32 s23, s[24:25], 0x8 s_load_b32 s0, s[26:27], 0x8 s_mov_b32 s28, -1 s_waitcnt lgkmcnt(0) s_cmp_lg_u32 s23, s0 s_cselect_b32 s0, -1, 0 s_branch .LBB10_3 .LBB10_2: s_mov_b32 s28, 0 ; implicit-def: $sgpr23 .LBB10_3: ; %Flow362 s_and_not1_b32 vcc_lo, exec_lo, s0 s_cbranch_vccnz .LBB10_32 ; %bb.4: s_load_b64 s[2:3], s[18:19], 0x68 v_mbcnt_lo_u32_b32 v4, -1, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_readfirstlane_b32 s0, v4 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 v_cmp_eq_u32_e64 s0, s0, v4 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_10 ; %bb.5: v_mov_b32_e32 v0, 0 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[2:3] offset:40 global_load_b64 v[5:6], v0, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB10_9 ; %bb.6: ; %.preheader3.i.i.i.preheader s_mov_b32 s5, 0 .LBB10_7: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[2:3] offset:40 global_load_b64 v[10:11], v0, s[2:3] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB10_7 ; %bb.8: ; %Flow272 s_or_b32 exec_lo, exec_lo, s5 .LBB10_9: ; %Flow274 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB10_10: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_mov_b32 s10, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[2:3] offset:40 global_load_b128 v[0:3], v5, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v8 v_readfirstlane_b32 s7, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB10_12 ; %bb.11: v_dual_mov_b32 v6, s10 :: v_dual_mov_b32 v7, v5 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v11, vcc_lo, s10, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB10_12: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s6 v_add_co_ci_u32_e32 v3, vcc_lo, s7, v3, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_mov_b32_e32 v6, v5 v_dual_mov_b32 v10, s12 :: v_dual_mov_b32 v13, s15 v_dual_mov_b32 v11, s13 :: v_dual_mov_b32 v12, s14 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB10_20 ; %bb.13: v_mov_b32_e32 v10, 0 s_mov_b32 s7, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[2:3] offset:32 glc global_load_b64 v[2:3], v10, s[2:3] offset:40 v_dual_mov_b32 v11, s4 :: v_dual_mov_b32 v12, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s5, v3 v_and_b32_e32 v2, s4, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB10_16 ; %bb.14: ; %.preheader1.i.i.i.preheader s_mov_b32 s10, 0 .LBB10_15: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s4 :: v_dual_mov_b32 v3, s5 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB10_15 .LBB10_16: ; %Flow270 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v5, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v4, s10, 0 global_load_b64 v[2:3], v5, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB10_18 ; %bb.17: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB10_18: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB10_20 ; %bb.19: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB10_20: ; %Flow271 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB10_21: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_23 ; %bb.22: ; in Loop: Header=BB10_21 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB10_23: ; in Loop: Header=BB10_21 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB10_25 ; %bb.24: ; in Loop: Header=BB10_21 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB10_26 .LBB10_25: ; in Loop: Header=BB10_21 Depth=1 s_mov_b32 s1, -1 .LBB10_26: ; %Flow265 ; in Loop: Header=BB10_21 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB10_21 ; %bb.27: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_31 ; %bb.28: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[2:3] offset:40 global_load_b64 v[9:10], v8, s[2:3] offset:24 glc global_load_b64 v[6:7], v8, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB10_31 ; %bb.29: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB10_30: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB10_30 .LBB10_31: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.11@rel32@lo+4 s_addc_u32 s1, s1, .str.11@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 1 s_cselect_b32 s4, 42, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_mov_b32 s28, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) s_swappc_b64 s[30:31], s[2:3] .LBB10_32: ; %Flow363 s_and_b32 vcc_lo, exec_lo, s28 s_cbranch_vccz .LBB10_198 ; %bb.33: s_load_b32 s3, s[18:19], 0x24 v_bfe_u32 v0, v36, 10, 10 s_add_u32 s0, s18, 24 s_addc_u32 s1, s19, 0 s_mov_b32 s28, exec_lo s_waitcnt lgkmcnt(0) s_lshr_b32 s2, s3, 16 s_and_b32 s3, s3, 0xffff v_mad_u64_u32 v[1:2], null, s21, s2, v[0:1] s_mul_i32 s20, s20, s3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mul_lo_u32 v0, v1, s22 v_and_b32_e32 v1, 0x3ff, v36 v_add3_u32 v40, s20, v1, v0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v40 s_cbranch_execz .LBB10_196 ; %bb.34: s_load_b64 s[4:5], s[0:1], 0x0 s_waitcnt lgkmcnt(0) s_mul_i32 s29, s5, s2 s_mul_i32 s33, s4, s3 s_cmp_lt_u32 s29, s23 s_cselect_b32 s2, -1, 0 s_cmp_lt_u32 s33, s22 s_cselect_b32 s3, -1, 0 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_or_b32 s2, s2, s3 s_and_not1_b32 vcc_lo, exec_lo, s2 s_cbranch_vccnz .LBB10_196 ; %bb.35: s_load_b64 s[20:21], s[0:1], 0x50 v_mbcnt_lo_u32_b32 v38, -1, 0 v_mov_b32_e32 v6, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_dual_mov_b32 v7, 0 :: v_dual_mov_b32 v4, v38 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_41 ; %bb.36: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[5:6], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB10_40 ; %bb.37: ; %.preheader3.i.i.i40.preheader s_mov_b32 s3, 0 .LBB10_38: ; %.preheader3.i.i.i40 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[10:11], v0, s[20:21] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB10_38 ; %bb.39: ; %Flow358 s_or_b32 exec_lo, exec_lo, s3 .LBB10_40: ; %Flow360 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB10_41: ; %.loopexit4.i.i.i35 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[20:21] offset:40 global_load_b128 v[0:3], v5, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB10_43 ; %bb.42: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB10_43: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB10_50 ; %bb.44: v_mov_b32_e32 v10, 0 s_mov_b32 s5, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[2:3], v10, s[20:21] offset:40 v_dual_mov_b32 v11, s2 :: v_dual_mov_b32 v12, s3 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s3, v3 v_and_b32_e32 v2, s2, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB10_46 .LBB10_45: ; %.preheader1.i.i.i38 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB10_45 .LBB10_46: ; %Flow356 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB10_48 ; %bb.47: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB10_48: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB10_50 ; %bb.49: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB10_50: ; %Flow357 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB10_51: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_53 ; %bb.52: ; in Loop: Header=BB10_51 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB10_53: ; in Loop: Header=BB10_51 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB10_55 ; %bb.54: ; in Loop: Header=BB10_51 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB10_56 .LBB10_55: ; in Loop: Header=BB10_51 Depth=1 s_mov_b32 s1, -1 .LBB10_56: ; %Flow351 ; in Loop: Header=BB10_51 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB10_51 ; %bb.57: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_61 ; %bb.58: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB10_61 ; %bb.59: ; %.preheader.i.i.i37.preheader s_mov_b32 s0, 0 .LBB10_60: ; %.preheader.i.i.i37 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB10_60 .LBB10_61: ; %__ockl_printf_begin.exit41 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.13@rel32@lo+4 s_addc_u32 s1, s1, .str.13@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 1 s_cselect_b32 s4, 19, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v4, v38 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_67 ; %bb.62: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[8:9], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[5:6], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB10_66 ; %bb.63: ; %.preheader3.i.i.i47.preheader s_mov_b32 s3, 0 .LBB10_64: ; %.preheader3.i.i.i47 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[10:11], v0, s[20:21] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB10_64 ; %bb.65: ; %Flow344 s_or_b32 exec_lo, exec_lo, s3 .LBB10_66: ; %Flow346 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB10_67: ; %.loopexit4.i.i.i42 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[8:9], v5, s[20:21] offset:40 global_load_b128 v[0:3], v5, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB10_69 ; %bb.68: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB10_69: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB10_77 ; %bb.70: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[2:3], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB10_73 ; %bb.71: ; %.preheader1.i.i.i45.preheader s_mov_b32 s8, 0 .LBB10_72: ; %.preheader1.i.i.i45 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB10_72 .LBB10_73: ; %Flow342 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB10_75 ; %bb.74: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB10_75: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB10_77 ; %bb.76: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB10_77: ; %Flow343 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB10_78: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_80 ; %bb.79: ; in Loop: Header=BB10_78 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB10_80: ; in Loop: Header=BB10_78 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB10_82 ; %bb.81: ; in Loop: Header=BB10_78 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB10_83 .LBB10_82: ; in Loop: Header=BB10_78 Depth=1 s_mov_b32 s1, -1 .LBB10_83: ; %Flow337 ; in Loop: Header=BB10_78 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB10_78 ; %bb.84: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_88 ; %bb.85: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB10_88 ; %bb.86: ; %.preheader.i.i.i44.preheader s_mov_b32 s0, 0 .LBB10_87: ; %.preheader.i.i.i44 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB10_87 .LBB10_88: ; %__ockl_printf_begin.exit48 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.2@rel32@lo+4 s_addc_u32 s1, s1, .str.2@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 0 s_cselect_b32 s4, 53, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_94 ; %bb.89: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB10_93 ; %bb.90: ; %.preheader3.i.i.i54.preheader s_mov_b32 s3, 0 .LBB10_91: ; %.preheader3.i.i.i54 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB10_91 ; %bb.92: ; %Flow330 s_or_b32 exec_lo, exec_lo, s3 .LBB10_93: ; %Flow332 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB10_94: ; %.loopexit4.i.i.i49 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB10_96 ; %bb.95: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB10_96: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s22 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB10_104 ; %bb.97: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB10_100 ; %bb.98: ; %.preheader1.i.i.i52.preheader s_mov_b32 s8, 0 .LBB10_99: ; %.preheader1.i.i.i52 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB10_99 .LBB10_100: ; %Flow328 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB10_102 ; %bb.101: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB10_102: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB10_104 ; %bb.103: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB10_104: ; %Flow329 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB10_105: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_107 ; %bb.106: ; in Loop: Header=BB10_105 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB10_107: ; in Loop: Header=BB10_105 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB10_109 ; %bb.108: ; in Loop: Header=BB10_105 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB10_110 .LBB10_109: ; in Loop: Header=BB10_105 Depth=1 s_mov_b32 s1, -1 .LBB10_110: ; %Flow323 ; in Loop: Header=BB10_105 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB10_105 ; %bb.111: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_115 ; %bb.112: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB10_115 ; %bb.113: ; %.preheader.i.i.i51.preheader s_mov_b32 s0, 0 .LBB10_114: ; %.preheader.i.i.i51 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB10_114 .LBB10_115: ; %__ockl_printf_append_args.exit s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_121 ; %bb.116: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB10_120 ; %bb.117: ; %.preheader3.i.i.i60.preheader s_mov_b32 s3, 0 .LBB10_118: ; %.preheader3.i.i.i60 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB10_118 ; %bb.119: ; %Flow316 s_or_b32 exec_lo, exec_lo, s3 .LBB10_120: ; %Flow318 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB10_121: ; %.loopexit4.i.i.i55 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB10_123 ; %bb.122: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB10_123: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s23 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB10_131 ; %bb.124: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB10_127 ; %bb.125: ; %.preheader1.i.i.i58.preheader s_mov_b32 s8, 0 .LBB10_126: ; %.preheader1.i.i.i58 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB10_126 .LBB10_127: ; %Flow314 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB10_129 ; %bb.128: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB10_129: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB10_131 ; %bb.130: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB10_131: ; %Flow315 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB10_132: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_134 ; %bb.133: ; in Loop: Header=BB10_132 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB10_134: ; in Loop: Header=BB10_132 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB10_136 ; %bb.135: ; in Loop: Header=BB10_132 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB10_137 .LBB10_136: ; in Loop: Header=BB10_132 Depth=1 s_mov_b32 s1, -1 .LBB10_137: ; %Flow309 ; in Loop: Header=BB10_132 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB10_132 ; %bb.138: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_142 ; %bb.139: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB10_142 ; %bb.140: ; %.preheader.i.i.i57.preheader s_mov_b32 s0, 0 .LBB10_141: ; %.preheader.i.i.i57 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB10_141 .LBB10_142: ; %__ockl_printf_append_args.exit61 s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_148 ; %bb.143: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB10_147 ; %bb.144: ; %.preheader3.i.i.i67.preheader s_mov_b32 s3, 0 .LBB10_145: ; %.preheader3.i.i.i67 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB10_145 ; %bb.146: ; %Flow302 s_or_b32 exec_lo, exec_lo, s3 .LBB10_147: ; %Flow304 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB10_148: ; %.loopexit4.i.i.i62 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB10_150 ; %bb.149: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB10_150: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s33 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB10_158 ; %bb.151: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB10_154 ; %bb.152: ; %.preheader1.i.i.i65.preheader s_mov_b32 s8, 0 .LBB10_153: ; %.preheader1.i.i.i65 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB10_153 .LBB10_154: ; %Flow300 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB10_156 ; %bb.155: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB10_156: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB10_158 ; %bb.157: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB10_158: ; %Flow301 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB10_159: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_161 ; %bb.160: ; in Loop: Header=BB10_159 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB10_161: ; in Loop: Header=BB10_159 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB10_163 ; %bb.162: ; in Loop: Header=BB10_159 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB10_164 .LBB10_163: ; in Loop: Header=BB10_159 Depth=1 s_mov_b32 s1, -1 .LBB10_164: ; %Flow295 ; in Loop: Header=BB10_159 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB10_159 ; %bb.165: global_load_b64 v[36:37], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_169 ; %bb.166: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB10_169 ; %bb.167: ; %.preheader.i.i.i64.preheader s_mov_b32 s0, 0 .LBB10_168: ; %.preheader.i.i.i64 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB10_168 .LBB10_169: ; %__ockl_printf_append_args.exit68 s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v38 v_mov_b32_e32 v4, 0 v_mov_b32_e32 v5, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v38 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_175 ; %bb.170: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[3:4], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v6 v_and_b32_e32 v2, v2, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v5, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v5, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v3, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v4, v2, vcc_lo global_load_b64 v[4:5], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[6:7] s_cbranch_execz .LBB10_174 ; %bb.171: ; %.preheader3.i.i.i74.preheader s_mov_b32 s3, 0 .LBB10_172: ; %.preheader3.i.i.i74 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[8:9], v0, s[20:21] v_dual_mov_b32 v7, v5 :: v_dual_mov_b32 v6, v4 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v1, v1, v6 s_waitcnt vmcnt(0) v_mad_u64_u32 v[3:4], null, v1, 24, v[8:9] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v1, v4 :: v_dual_and_b32 v2, v2, v7 v_mad_u64_u32 v[4:5], null, v2, 24, v[1:2] global_load_b64 v[4:5], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB10_172 ; %bb.173: ; %Flow288 s_or_b32 exec_lo, exec_lo, s3 .LBB10_174: ; %Flow290 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB10_175: ; %.loopexit4.i.i.i69 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v39, 0 v_readfirstlane_b32 s2, v4 v_readfirstlane_b32 s3, v5 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[6:7], v39, s[20:21] offset:40 global_load_b128 v[0:3], v39, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB10_177 ; %bb.176: v_dual_mov_b32 v4, s8 :: v_dual_mov_b32 v5, v39 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v9, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v6, 2 :: v_dual_mov_b32 v7, 1 global_store_b128 v[8:9], v[4:7], off offset:8 .LBB10_177: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[4:5], 6, v[38:39] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v4 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v36, 0xffffff1d, v36, 34 v_add_co_ci_u32_e32 v7, vcc_lo, v3, v5, vcc_lo v_mov_b32_e32 v38, s29 v_dual_mov_b32 v2, s8 :: v_dual_mov_b32 v5, s11 v_dual_mov_b32 v3, s9 :: v_dual_mov_b32 v4, s10 s_clause 0x3 global_store_b128 v[6:7], v[36:39], off global_store_b128 v[6:7], v[2:5], off offset:16 global_store_b128 v[6:7], v[2:5], off offset:32 global_store_b128 v[6:7], v[2:5], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB10_185 ; %bb.178: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s2 v_mov_b32_e32 v10, s3 s_clause 0x1 global_load_b64 v[11:12], v8, s[20:21] offset:32 glc global_load_b64 v[2:3], v8, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[9:12], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[11:12] s_cbranch_execz .LBB10_181 ; %bb.179: ; %.preheader1.i.i.i72.preheader s_mov_b32 s8, 0 .LBB10_180: ; %.preheader1.i.i.i72 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB10_180 .LBB10_181: ; %Flow286 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB10_183 ; %bb.182: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB10_183: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB10_185 ; %bb.184: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB10_185: ; %Flow287 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB10_186: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB10_188 ; %bb.187: ; in Loop: Header=BB10_186 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB10_188: ; in Loop: Header=BB10_186 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB10_190 ; %bb.189: ; in Loop: Header=BB10_186 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB10_191 .LBB10_190: ; in Loop: Header=BB10_186 Depth=1 s_mov_b32 s1, -1 .LBB10_191: ; %Flow281 ; in Loop: Header=BB10_186 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB10_186 ; %bb.192: s_and_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB10_196 ; %bb.193: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB10_196 ; %bb.194: ; %.preheader.i.i.i71.preheader s_mov_b32 s0, 0 .LBB10_195: ; %.preheader.i.i.i71 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB10_195 .LBB10_196: ; %__ockl_printf_append_args.exit75 s_or_b32 exec_lo, exec_lo, s28 s_mul_i32 s0, s23, s22 s_delay_alu instid0(SALU_CYCLE_1) v_cmp_gt_i32_e32 vcc_lo, s0, v40 s_and_saveexec_b32 s0, vcc_lo s_cbranch_execz .LBB10_198 ; %bb.197: s_load_b64 s[0:1], s[24:25], 0x0 s_load_b64 s[2:3], s[26:27], 0x0 v_ashrrev_i32_e32 v41, 31, v40 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[40:41] s_waitcnt lgkmcnt(0) v_add_co_u32 v2, vcc_lo, s0, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s1, v1, vcc_lo v_add_co_u32 v4, vcc_lo, s2, v0 v_add_co_ci_u32_e32 v5, vcc_lo, s3, v1, vcc_lo s_load_b64 s[0:1], s[18:19], 0x0 global_load_b32 v2, v[2:3], off global_load_b32 v3, v[4:5], off s_waitcnt lgkmcnt(0) s_load_b64 s[0:1], s[0:1], 0x0 s_waitcnt vmcnt(0) v_add_f32_e32 v2, v2, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v3, 0x3fb8aa3b, v2 v_fma_f32 v4, 0x3fb8aa3b, v2, -v3 v_rndne_f32_e32 v5, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_sub_f32_e32 v3, v3, v5 v_cmp_ngt_f32_e32 vcc_lo, 0xc2ce8ed0, v2 v_fmamk_f32 v4, v2, 0x32a5705f, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v3, v3, v4 v_cvt_i32_f32_e32 v4, v5 v_exp_f32_e32 v3, v3 s_waitcnt_depctr 0xfff v_ldexp_f32 v3, v3, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cndmask_b32_e32 v3, 0, v3, vcc_lo v_cmp_nlt_f32_e32 vcc_lo, 0x42b17218, v2 v_cndmask_b32_e32 v2, 0x7f800000, v3, vcc_lo s_waitcnt lgkmcnt(0) v_add_co_u32 v0, vcc_lo, s0, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo global_store_b32 v[0:1], v2, off .LBB10_198: s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z17AddandExponentialP8Vector2DS0_S0_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 42 .amdhsa_next_free_sgpr 34 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end10: .size _Z17AddandExponentialP8Vector2DS0_S0_, .Lfunc_end10-_Z17AddandExponentialP8Vector2DS0_S0_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 10368 ; NumSgprs: 36 ; NumVgprs: 42 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 4 ; VGPRBlocks: 5 ; NumSGPRsForWavesPerEU: 36 ; NumVGPRsForWavesPerEU: 42 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .protected _Z19LayerErrorCalculateP8Vector2DS0_S0_ ; -- Begin function _Z19LayerErrorCalculateP8Vector2DS0_S0_ .globl _Z19LayerErrorCalculateP8Vector2DS0_S0_ .p2align 8 .type _Z19LayerErrorCalculateP8Vector2DS0_S0_,@function _Z19LayerErrorCalculateP8Vector2DS0_S0_: ; @_Z19LayerErrorCalculateP8Vector2DS0_S0_ ; %bb.0: s_load_b128 s[24:27], s[0:1], 0x8 s_mov_b64 s[18:19], s[0:1] v_mov_b32_e32 v36, v0 s_mov_b32 s21, s15 s_mov_b32 s20, s14 s_mov_b32 s32, 0 s_waitcnt lgkmcnt(0) s_load_b32 s22, s[24:25], 0xc s_load_b32 s0, s[26:27], 0xc s_waitcnt lgkmcnt(0) s_cmp_lg_u32 s22, s0 s_cselect_b32 s0, -1, 0 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s0 s_cbranch_vccnz .LBB11_2 ; %bb.1: s_load_b32 s23, s[24:25], 0x8 s_load_b32 s0, s[26:27], 0x8 s_mov_b32 s28, -1 s_waitcnt lgkmcnt(0) s_cmp_lg_u32 s23, s0 s_cselect_b32 s0, -1, 0 s_branch .LBB11_3 .LBB11_2: s_mov_b32 s28, 0 ; implicit-def: $sgpr23 .LBB11_3: ; %Flow425 s_and_not1_b32 vcc_lo, exec_lo, s0 s_cbranch_vccnz .LBB11_32 ; %bb.4: s_load_b64 s[2:3], s[18:19], 0x68 v_mbcnt_lo_u32_b32 v4, -1, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_readfirstlane_b32 s0, v4 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 v_cmp_eq_u32_e64 s0, s0, v4 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_10 ; %bb.5: v_mov_b32_e32 v0, 0 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[2:3] offset:40 global_load_b64 v[5:6], v0, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB11_9 ; %bb.6: ; %.preheader3.i.i.i.preheader s_mov_b32 s5, 0 .LBB11_7: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[2:3] offset:40 global_load_b64 v[10:11], v0, s[2:3] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB11_7 ; %bb.8: ; %Flow333 s_or_b32 exec_lo, exec_lo, s5 .LBB11_9: ; %Flow335 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB11_10: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_mov_b32 s10, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[2:3] offset:40 global_load_b128 v[0:3], v5, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v8 v_readfirstlane_b32 s7, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB11_12 ; %bb.11: v_dual_mov_b32 v6, s10 :: v_dual_mov_b32 v7, v5 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v11, vcc_lo, s10, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB11_12: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s6 v_add_co_ci_u32_e32 v3, vcc_lo, s7, v3, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_mov_b32_e32 v6, v5 v_dual_mov_b32 v10, s12 :: v_dual_mov_b32 v13, s15 v_dual_mov_b32 v11, s13 :: v_dual_mov_b32 v12, s14 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB11_20 ; %bb.13: v_mov_b32_e32 v10, 0 s_mov_b32 s7, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[2:3] offset:32 glc global_load_b64 v[2:3], v10, s[2:3] offset:40 v_dual_mov_b32 v11, s4 :: v_dual_mov_b32 v12, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s5, v3 v_and_b32_e32 v2, s4, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB11_16 ; %bb.14: ; %.preheader1.i.i.i.preheader s_mov_b32 s10, 0 .LBB11_15: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s4 :: v_dual_mov_b32 v3, s5 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB11_15 .LBB11_16: ; %Flow331 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v5, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v4, s10, 0 global_load_b64 v[2:3], v5, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB11_18 ; %bb.17: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB11_18: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB11_20 ; %bb.19: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB11_20: ; %Flow332 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB11_21: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_23 ; %bb.22: ; in Loop: Header=BB11_21 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB11_23: ; in Loop: Header=BB11_21 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB11_25 ; %bb.24: ; in Loop: Header=BB11_21 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB11_26 .LBB11_25: ; in Loop: Header=BB11_21 Depth=1 s_mov_b32 s1, -1 .LBB11_26: ; %Flow326 ; in Loop: Header=BB11_21 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB11_21 ; %bb.27: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_31 ; %bb.28: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[2:3] offset:40 global_load_b64 v[9:10], v8, s[2:3] offset:24 glc global_load_b64 v[6:7], v8, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB11_31 ; %bb.29: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB11_30: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB11_30 .LBB11_31: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.14@rel32@lo+4 s_addc_u32 s1, s1, .str.14@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 1 s_cselect_b32 s4, 48, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_mov_b32 s28, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) s_swappc_b64 s[30:31], s[2:3] .LBB11_32: ; %Flow426 s_and_b32 vcc_lo, exec_lo, s28 s_cbranch_vccz .LBB11_200 ; %bb.33: s_load_b32 s3, s[18:19], 0x24 v_bfe_u32 v0, v36, 10, 10 s_add_u32 s0, s18, 24 s_addc_u32 s1, s19, 0 s_mov_b32 s29, exec_lo s_waitcnt lgkmcnt(0) s_lshr_b32 s2, s3, 16 s_and_b32 s28, s3, 0xffff v_mad_u64_u32 v[1:2], null, s21, s2, v[0:1] s_mul_i32 s20, s20, s28 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_lshl_b32 s3, s20, 2 v_mul_lo_u32 v0, v1, s22 v_and_b32_e32 v1, 0x3ff, v36 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add3_u32 v40, s3, v1, v0 v_cmpx_eq_u32_e32 0, v40 s_cbranch_execz .LBB11_198 ; %bb.34: s_load_b64 s[4:5], s[0:1], 0x0 s_waitcnt lgkmcnt(0) s_mul_i32 s33, s5, s2 s_mul_i32 s34, s4, s28 s_cmp_lt_u32 s33, s23 s_cselect_b32 s2, -1, 0 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s2 s_cbranch_vccnz .LBB11_36 ; %bb.35: s_ashr_i32 s2, s22, 31 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_lshr_b32 s2, s2, 30 s_add_i32 s2, s22, s2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_ashr_i32 s2, s2, 2 s_cmp_lt_u32 s34, s2 s_cselect_b32 s2, -1, 0 .LBB11_36: ; %Flow423 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s2 s_cbranch_vccnz .LBB11_198 ; %bb.37: s_load_b64 s[20:21], s[0:1], 0x50 v_mbcnt_lo_u32_b32 v38, -1, 0 v_mov_b32_e32 v6, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_dual_mov_b32 v7, 0 :: v_dual_mov_b32 v4, v38 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_43 ; %bb.38: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[5:6], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB11_42 ; %bb.39: ; %.preheader3.i.i.i79.preheader s_mov_b32 s3, 0 .LBB11_40: ; %.preheader3.i.i.i79 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[10:11], v0, s[20:21] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB11_40 ; %bb.41: ; %Flow419 s_or_b32 exec_lo, exec_lo, s3 .LBB11_42: ; %Flow421 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB11_43: ; %.loopexit4.i.i.i74 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[20:21] offset:40 global_load_b128 v[0:3], v5, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB11_45 ; %bb.44: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB11_45: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB11_52 ; %bb.46: v_mov_b32_e32 v10, 0 s_mov_b32 s5, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[2:3], v10, s[20:21] offset:40 v_dual_mov_b32 v11, s2 :: v_dual_mov_b32 v12, s3 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s3, v3 v_and_b32_e32 v2, s2, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB11_48 .LBB11_47: ; %.preheader1.i.i.i77 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB11_47 .LBB11_48: ; %Flow417 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB11_50 ; %bb.49: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB11_50: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB11_52 ; %bb.51: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB11_52: ; %Flow418 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB11_53: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_55 ; %bb.54: ; in Loop: Header=BB11_53 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB11_55: ; in Loop: Header=BB11_53 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB11_57 ; %bb.56: ; in Loop: Header=BB11_53 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB11_58 .LBB11_57: ; in Loop: Header=BB11_53 Depth=1 s_mov_b32 s1, -1 .LBB11_58: ; %Flow412 ; in Loop: Header=BB11_53 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB11_53 ; %bb.59: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_63 ; %bb.60: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB11_63 ; %bb.61: ; %.preheader.i.i.i76.preheader s_mov_b32 s0, 0 .LBB11_62: ; %.preheader.i.i.i76 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB11_62 .LBB11_63: ; %__ockl_printf_begin.exit80 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.15@rel32@lo+4 s_addc_u32 s1, s1, .str.15@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 1 s_cselect_b32 s4, 24, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v4, v38 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_69 ; %bb.64: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[8:9], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[5:6], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB11_68 ; %bb.65: ; %.preheader3.i.i.i86.preheader s_mov_b32 s3, 0 .LBB11_66: ; %.preheader3.i.i.i86 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[10:11], v0, s[20:21] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB11_66 ; %bb.67: ; %Flow405 s_or_b32 exec_lo, exec_lo, s3 .LBB11_68: ; %Flow407 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB11_69: ; %.loopexit4.i.i.i81 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[8:9], v5, s[20:21] offset:40 global_load_b128 v[0:3], v5, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB11_71 ; %bb.70: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB11_71: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB11_79 ; %bb.72: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[2:3], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB11_75 ; %bb.73: ; %.preheader1.i.i.i84.preheader s_mov_b32 s8, 0 .LBB11_74: ; %.preheader1.i.i.i84 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB11_74 .LBB11_75: ; %Flow403 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB11_77 ; %bb.76: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB11_77: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB11_79 ; %bb.78: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB11_79: ; %Flow404 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB11_80: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_82 ; %bb.81: ; in Loop: Header=BB11_80 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB11_82: ; in Loop: Header=BB11_80 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB11_84 ; %bb.83: ; in Loop: Header=BB11_80 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB11_85 .LBB11_84: ; in Loop: Header=BB11_80 Depth=1 s_mov_b32 s1, -1 .LBB11_85: ; %Flow398 ; in Loop: Header=BB11_80 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB11_80 ; %bb.86: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_90 ; %bb.87: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB11_90 ; %bb.88: ; %.preheader.i.i.i83.preheader s_mov_b32 s0, 0 .LBB11_89: ; %.preheader.i.i.i83 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB11_89 .LBB11_90: ; %__ockl_printf_begin.exit87 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.2@rel32@lo+4 s_addc_u32 s1, s1, .str.2@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 0 s_cselect_b32 s4, 53, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_96 ; %bb.91: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB11_95 ; %bb.92: ; %.preheader3.i.i.i93.preheader s_mov_b32 s3, 0 .LBB11_93: ; %.preheader3.i.i.i93 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB11_93 ; %bb.94: ; %Flow391 s_or_b32 exec_lo, exec_lo, s3 .LBB11_95: ; %Flow393 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB11_96: ; %.loopexit4.i.i.i88 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB11_98 ; %bb.97: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB11_98: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s22 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB11_106 ; %bb.99: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB11_102 ; %bb.100: ; %.preheader1.i.i.i91.preheader s_mov_b32 s8, 0 .LBB11_101: ; %.preheader1.i.i.i91 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB11_101 .LBB11_102: ; %Flow389 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB11_104 ; %bb.103: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB11_104: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB11_106 ; %bb.105: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB11_106: ; %Flow390 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB11_107: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_109 ; %bb.108: ; in Loop: Header=BB11_107 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB11_109: ; in Loop: Header=BB11_107 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB11_111 ; %bb.110: ; in Loop: Header=BB11_107 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB11_112 .LBB11_111: ; in Loop: Header=BB11_107 Depth=1 s_mov_b32 s1, -1 .LBB11_112: ; %Flow384 ; in Loop: Header=BB11_107 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB11_107 ; %bb.113: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_117 ; %bb.114: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB11_117 ; %bb.115: ; %.preheader.i.i.i90.preheader s_mov_b32 s0, 0 .LBB11_116: ; %.preheader.i.i.i90 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB11_116 .LBB11_117: ; %__ockl_printf_append_args.exit s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_123 ; %bb.118: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB11_122 ; %bb.119: ; %.preheader3.i.i.i99.preheader s_mov_b32 s3, 0 .LBB11_120: ; %.preheader3.i.i.i99 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB11_120 ; %bb.121: ; %Flow377 s_or_b32 exec_lo, exec_lo, s3 .LBB11_122: ; %Flow379 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB11_123: ; %.loopexit4.i.i.i94 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB11_125 ; %bb.124: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB11_125: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s23 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB11_133 ; %bb.126: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB11_129 ; %bb.127: ; %.preheader1.i.i.i97.preheader s_mov_b32 s8, 0 .LBB11_128: ; %.preheader1.i.i.i97 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB11_128 .LBB11_129: ; %Flow375 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB11_131 ; %bb.130: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB11_131: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB11_133 ; %bb.132: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB11_133: ; %Flow376 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB11_134: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_136 ; %bb.135: ; in Loop: Header=BB11_134 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB11_136: ; in Loop: Header=BB11_134 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB11_138 ; %bb.137: ; in Loop: Header=BB11_134 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB11_139 .LBB11_138: ; in Loop: Header=BB11_134 Depth=1 s_mov_b32 s1, -1 .LBB11_139: ; %Flow370 ; in Loop: Header=BB11_134 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB11_134 ; %bb.140: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_144 ; %bb.141: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB11_144 ; %bb.142: ; %.preheader.i.i.i96.preheader s_mov_b32 s0, 0 .LBB11_143: ; %.preheader.i.i.i96 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB11_143 .LBB11_144: ; %__ockl_printf_append_args.exit100 s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_150 ; %bb.145: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB11_149 ; %bb.146: ; %.preheader3.i.i.i106.preheader s_mov_b32 s3, 0 .LBB11_147: ; %.preheader3.i.i.i106 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB11_147 ; %bb.148: ; %Flow363 s_or_b32 exec_lo, exec_lo, s3 .LBB11_149: ; %Flow365 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB11_150: ; %.loopexit4.i.i.i101 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB11_152 ; %bb.151: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB11_152: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s34 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB11_160 ; %bb.153: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB11_156 ; %bb.154: ; %.preheader1.i.i.i104.preheader s_mov_b32 s8, 0 .LBB11_155: ; %.preheader1.i.i.i104 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB11_155 .LBB11_156: ; %Flow361 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB11_158 ; %bb.157: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB11_158: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB11_160 ; %bb.159: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB11_160: ; %Flow362 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB11_161: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_163 ; %bb.162: ; in Loop: Header=BB11_161 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB11_163: ; in Loop: Header=BB11_161 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB11_165 ; %bb.164: ; in Loop: Header=BB11_161 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB11_166 .LBB11_165: ; in Loop: Header=BB11_161 Depth=1 s_mov_b32 s1, -1 .LBB11_166: ; %Flow356 ; in Loop: Header=BB11_161 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB11_161 ; %bb.167: global_load_b64 v[36:37], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_171 ; %bb.168: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB11_171 ; %bb.169: ; %.preheader.i.i.i103.preheader s_mov_b32 s0, 0 .LBB11_170: ; %.preheader.i.i.i103 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB11_170 .LBB11_171: ; %__ockl_printf_append_args.exit107 s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v38 v_mov_b32_e32 v4, 0 v_mov_b32_e32 v5, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v38 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_177 ; %bb.172: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[3:4], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v6 v_and_b32_e32 v2, v2, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v5, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v5, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v3, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v4, v2, vcc_lo global_load_b64 v[4:5], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[6:7] s_cbranch_execz .LBB11_176 ; %bb.173: ; %.preheader3.i.i.i113.preheader s_mov_b32 s3, 0 .LBB11_174: ; %.preheader3.i.i.i113 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[8:9], v0, s[20:21] v_dual_mov_b32 v7, v5 :: v_dual_mov_b32 v6, v4 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v1, v1, v6 s_waitcnt vmcnt(0) v_mad_u64_u32 v[3:4], null, v1, 24, v[8:9] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v1, v4 :: v_dual_and_b32 v2, v2, v7 v_mad_u64_u32 v[4:5], null, v2, 24, v[1:2] global_load_b64 v[4:5], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB11_174 ; %bb.175: ; %Flow349 s_or_b32 exec_lo, exec_lo, s3 .LBB11_176: ; %Flow351 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB11_177: ; %.loopexit4.i.i.i108 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v39, 0 v_readfirstlane_b32 s2, v4 v_readfirstlane_b32 s3, v5 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[6:7], v39, s[20:21] offset:40 global_load_b128 v[0:3], v39, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB11_179 ; %bb.178: v_dual_mov_b32 v4, s8 :: v_dual_mov_b32 v5, v39 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v9, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v6, 2 :: v_dual_mov_b32 v7, 1 global_store_b128 v[8:9], v[4:7], off offset:8 .LBB11_179: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[4:5], 6, v[38:39] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v4 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v36, 0xffffff1d, v36, 34 v_add_co_ci_u32_e32 v7, vcc_lo, v3, v5, vcc_lo v_mov_b32_e32 v38, s33 v_dual_mov_b32 v2, s8 :: v_dual_mov_b32 v5, s11 v_dual_mov_b32 v3, s9 :: v_dual_mov_b32 v4, s10 s_clause 0x3 global_store_b128 v[6:7], v[36:39], off global_store_b128 v[6:7], v[2:5], off offset:16 global_store_b128 v[6:7], v[2:5], off offset:32 global_store_b128 v[6:7], v[2:5], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB11_187 ; %bb.180: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s2 v_mov_b32_e32 v10, s3 s_clause 0x1 global_load_b64 v[11:12], v8, s[20:21] offset:32 glc global_load_b64 v[2:3], v8, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[9:12], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[11:12] s_cbranch_execz .LBB11_183 ; %bb.181: ; %.preheader1.i.i.i111.preheader s_mov_b32 s8, 0 .LBB11_182: ; %.preheader1.i.i.i111 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB11_182 .LBB11_183: ; %Flow347 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB11_185 ; %bb.184: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB11_185: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB11_187 ; %bb.186: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB11_187: ; %Flow348 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB11_188: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB11_190 ; %bb.189: ; in Loop: Header=BB11_188 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB11_190: ; in Loop: Header=BB11_188 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB11_192 ; %bb.191: ; in Loop: Header=BB11_188 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB11_193 .LBB11_192: ; in Loop: Header=BB11_188 Depth=1 s_mov_b32 s1, -1 .LBB11_193: ; %Flow342 ; in Loop: Header=BB11_188 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB11_188 ; %bb.194: s_and_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB11_198 ; %bb.195: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB11_198 ; %bb.196: ; %.preheader.i.i.i110.preheader s_mov_b32 s0, 0 .LBB11_197: ; %.preheader.i.i.i110 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB11_197 .LBB11_198: ; %__ockl_printf_append_args.exit114 s_or_b32 exec_lo, exec_lo, s29 v_mad_u64_u32 v[0:1], null, s28, 3, v[40:41] s_mul_i32 s0, s23, s22 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_cmp_gt_u32_e32 vcc_lo, s0, v0 s_and_saveexec_b32 s0, vcc_lo s_cbranch_execz .LBB11_200 ; %bb.199: s_load_b64 s[0:1], s[24:25], 0x0 s_load_b64 s[2:3], s[26:27], 0x0 v_ashrrev_i32_e32 v41, 31, v40 s_load_b64 s[4:5], s[18:19], 0x0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[1:2], 2, v[40:41] s_waitcnt lgkmcnt(0) v_add_co_u32 v3, vcc_lo, s0, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, s1, v2, vcc_lo v_add_co_u32 v5, vcc_lo, s2, v1 v_add_co_ci_u32_e32 v6, vcc_lo, s3, v2, vcc_lo global_load_b32 v9, v[3:4], off global_load_b32 v10, v[5:6], off s_load_b64 s[4:5], s[4:5], 0x0 v_dual_mov_b32 v4, 0 :: v_dual_add_nc_u32 v3, s28, v40 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_lshlrev_b64 v[5:6], 2, v[3:4] v_add_nc_u32_e32 v3, s28, v3 v_add_co_u32 v7, vcc_lo, s0, v5 s_delay_alu instid0(VALU_DEP_3) v_add_co_ci_u32_e32 v8, vcc_lo, s1, v6, vcc_lo s_waitcnt lgkmcnt(0) v_add_co_u32 v1, vcc_lo, s4, v1 v_add_co_ci_u32_e32 v2, vcc_lo, s5, v2, vcc_lo s_waitcnt vmcnt(0) v_mul_f32_e32 v9, v9, v10 v_sub_f32_e32 v10, 1.0, v10 s_delay_alu instid0(VALU_DEP_1) v_mul_f32_e32 v11, v9, v10 v_add_co_u32 v9, vcc_lo, s2, v5 v_add_co_ci_u32_e32 v10, vcc_lo, s3, v6, vcc_lo global_store_b32 v[1:2], v11, off global_load_b32 v1, v[7:8], off global_load_b32 v9, v[9:10], off v_lshlrev_b64 v[2:3], 2, v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v7, vcc_lo, s0, v2 v_add_co_ci_u32_e32 v8, vcc_lo, s1, v3, vcc_lo v_add_co_u32 v5, vcc_lo, s4, v5 v_add_co_ci_u32_e32 v6, vcc_lo, s5, v6, vcc_lo s_waitcnt vmcnt(0) v_mul_f32_e32 v1, v1, v9 v_sub_f32_e32 v9, 1.0, v9 s_delay_alu instid0(VALU_DEP_1) v_mul_f32_e32 v1, v1, v9 v_add_co_u32 v9, vcc_lo, s2, v2 v_add_co_ci_u32_e32 v10, vcc_lo, s3, v3, vcc_lo global_store_b32 v[5:6], v1, off global_load_b32 v6, v[7:8], off global_load_b32 v7, v[9:10], off v_mov_b32_e32 v1, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[0:1] v_add_co_u32 v4, vcc_lo, s0, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, s1, v1, vcc_lo v_add_co_u32 v2, vcc_lo, s4, v2 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_waitcnt vmcnt(0) v_mul_f32_e32 v6, v6, v7 v_sub_f32_e32 v7, 1.0, v7 s_delay_alu instid0(VALU_DEP_1) v_mul_f32_e32 v8, v6, v7 v_add_co_u32 v6, vcc_lo, s2, v0 v_add_co_ci_u32_e32 v7, vcc_lo, s3, v1, vcc_lo global_store_b32 v[2:3], v8, off global_load_b32 v2, v[4:5], off global_load_b32 v3, v[6:7], off v_add_co_u32 v0, vcc_lo, s4, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s5, v1, vcc_lo s_waitcnt vmcnt(0) v_mul_f32_e32 v2, v2, v3 v_sub_f32_e32 v3, 1.0, v3 s_delay_alu instid0(VALU_DEP_1) v_mul_f32_e32 v2, v2, v3 global_store_b32 v[0:1], v2, off .LBB11_200: s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z19LayerErrorCalculateP8Vector2DS0_S0_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 42 .amdhsa_next_free_sgpr 35 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end11: .size _Z19LayerErrorCalculateP8Vector2DS0_S0_, .Lfunc_end11-_Z19LayerErrorCalculateP8Vector2DS0_S0_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 10616 ; NumSgprs: 37 ; NumVgprs: 42 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 4 ; VGPRBlocks: 5 ; NumSGPRsForWavesPerEU: 37 ; NumVGPRsForWavesPerEU: 42 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .protected _Z17ApplyWeightChangeP8Vector2DfS0_ ; -- Begin function _Z17ApplyWeightChangeP8Vector2DfS0_ .globl _Z17ApplyWeightChangeP8Vector2DfS0_ .p2align 8 .type _Z17ApplyWeightChangeP8Vector2DfS0_,@function _Z17ApplyWeightChangeP8Vector2DfS0_: ; @_Z17ApplyWeightChangeP8Vector2DfS0_ ; %bb.0: s_clause 0x1 s_load_b64 s[22:23], s[0:1], 0x0 s_load_b64 s[24:25], s[0:1], 0x10 s_mov_b64 s[18:19], s[0:1] v_mov_b32_e32 v36, v0 s_mov_b32 s21, s15 s_mov_b32 s20, s14 s_mov_b32 s32, 0 s_waitcnt lgkmcnt(0) s_load_b32 s26, s[22:23], 0xc s_load_b32 s0, s[24:25], 0xc s_waitcnt lgkmcnt(0) s_cmp_lg_u32 s26, s0 s_cselect_b32 s0, -1, 0 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s0 s_cbranch_vccnz .LBB12_2 ; %bb.1: s_load_b32 s27, s[22:23], 0x8 s_load_b32 s0, s[24:25], 0x8 s_mov_b32 s28, -1 s_waitcnt lgkmcnt(0) s_cmp_lg_u32 s27, s0 s_cselect_b32 s0, -1, 0 s_branch .LBB12_3 .LBB12_2: s_mov_b32 s28, 0 ; implicit-def: $sgpr27 .LBB12_3: ; %Flow392 s_and_not1_b32 vcc_lo, exec_lo, s0 s_cbranch_vccnz .LBB12_32 ; %bb.4: s_load_b64 s[2:3], s[18:19], 0x68 v_mbcnt_lo_u32_b32 v4, -1, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_readfirstlane_b32 s0, v4 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 v_cmp_eq_u32_e64 s0, s0, v4 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_10 ; %bb.5: v_mov_b32_e32 v0, 0 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[2:3] offset:40 global_load_b64 v[5:6], v0, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB12_9 ; %bb.6: ; %.preheader3.i.i.i.preheader s_mov_b32 s5, 0 .LBB12_7: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[2:3] offset:40 global_load_b64 v[10:11], v0, s[2:3] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB12_7 ; %bb.8: ; %Flow300 s_or_b32 exec_lo, exec_lo, s5 .LBB12_9: ; %Flow302 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB12_10: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_mov_b32 s10, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[2:3] offset:40 global_load_b128 v[0:3], v5, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v8 v_readfirstlane_b32 s7, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB12_12 ; %bb.11: v_dual_mov_b32 v6, s10 :: v_dual_mov_b32 v7, v5 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v11, vcc_lo, s10, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB12_12: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s6 v_add_co_ci_u32_e32 v3, vcc_lo, s7, v3, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_mov_b32_e32 v6, v5 v_dual_mov_b32 v10, s12 :: v_dual_mov_b32 v13, s15 v_dual_mov_b32 v11, s13 :: v_dual_mov_b32 v12, s14 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB12_20 ; %bb.13: v_mov_b32_e32 v10, 0 s_mov_b32 s7, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[2:3] offset:32 glc global_load_b64 v[2:3], v10, s[2:3] offset:40 v_dual_mov_b32 v11, s4 :: v_dual_mov_b32 v12, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s5, v3 v_and_b32_e32 v2, s4, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB12_16 ; %bb.14: ; %.preheader1.i.i.i.preheader s_mov_b32 s10, 0 .LBB12_15: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s4 :: v_dual_mov_b32 v3, s5 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB12_15 .LBB12_16: ; %Flow298 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v5, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v4, s10, 0 global_load_b64 v[2:3], v5, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB12_18 ; %bb.17: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB12_18: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB12_20 ; %bb.19: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB12_20: ; %Flow299 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB12_21: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_23 ; %bb.22: ; in Loop: Header=BB12_21 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB12_23: ; in Loop: Header=BB12_21 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB12_25 ; %bb.24: ; in Loop: Header=BB12_21 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB12_26 .LBB12_25: ; in Loop: Header=BB12_21 Depth=1 s_mov_b32 s1, -1 .LBB12_26: ; %Flow293 ; in Loop: Header=BB12_21 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB12_21 ; %bb.27: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_31 ; %bb.28: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[2:3] offset:40 global_load_b64 v[9:10], v8, s[2:3] offset:24 glc global_load_b64 v[6:7], v8, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB12_31 ; %bb.29: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB12_30: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB12_30 .LBB12_31: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.16@rel32@lo+4 s_addc_u32 s1, s1, .str.16@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 1 s_cselect_b32 s4, 48, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_mov_b32 s28, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) s_swappc_b64 s[30:31], s[2:3] .LBB12_32: ; %Flow393 s_and_b32 vcc_lo, exec_lo, s28 s_cbranch_vccz .LBB12_200 ; %bb.33: s_load_b32 s3, s[18:19], 0x24 v_bfe_u32 v0, v36, 10, 10 s_add_u32 s0, s18, 24 s_addc_u32 s1, s19, 0 s_mov_b32 s29, exec_lo s_waitcnt lgkmcnt(0) s_lshr_b32 s2, s3, 16 s_and_b32 s28, s3, 0xffff v_mad_u64_u32 v[1:2], null, s21, s2, v[0:1] s_mul_i32 s20, s20, s28 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_lshl_b32 s3, s20, 2 v_mul_lo_u32 v0, v1, s26 v_and_b32_e32 v1, 0x3ff, v36 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add3_u32 v40, s3, v1, v0 v_cmpx_eq_u32_e32 0, v40 s_cbranch_execz .LBB12_198 ; %bb.34: s_load_b64 s[4:5], s[0:1], 0x0 s_waitcnt lgkmcnt(0) s_mul_i32 s33, s5, s2 s_mul_i32 s34, s4, s28 s_cmp_lt_u32 s33, s27 s_cselect_b32 s2, -1, 0 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s2 s_cbranch_vccnz .LBB12_36 ; %bb.35: s_ashr_i32 s2, s26, 31 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_lshr_b32 s2, s2, 30 s_add_i32 s2, s26, s2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_ashr_i32 s2, s2, 2 s_cmp_lt_u32 s34, s2 s_cselect_b32 s2, -1, 0 .LBB12_36: ; %Flow390 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s2 s_cbranch_vccnz .LBB12_198 ; %bb.37: s_load_b64 s[20:21], s[0:1], 0x50 v_mbcnt_lo_u32_b32 v38, -1, 0 v_mov_b32_e32 v6, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_dual_mov_b32 v7, 0 :: v_dual_mov_b32 v4, v38 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_43 ; %bb.38: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[5:6], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB12_42 ; %bb.39: ; %.preheader3.i.i.i60.preheader s_mov_b32 s3, 0 .LBB12_40: ; %.preheader3.i.i.i60 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[10:11], v0, s[20:21] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB12_40 ; %bb.41: ; %Flow386 s_or_b32 exec_lo, exec_lo, s3 .LBB12_42: ; %Flow388 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB12_43: ; %.loopexit4.i.i.i55 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[20:21] offset:40 global_load_b128 v[0:3], v5, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB12_45 ; %bb.44: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB12_45: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB12_52 ; %bb.46: v_mov_b32_e32 v10, 0 s_mov_b32 s5, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[2:3], v10, s[20:21] offset:40 v_dual_mov_b32 v11, s2 :: v_dual_mov_b32 v12, s3 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s3, v3 v_and_b32_e32 v2, s2, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB12_48 .LBB12_47: ; %.preheader1.i.i.i58 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB12_47 .LBB12_48: ; %Flow384 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB12_50 ; %bb.49: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB12_50: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB12_52 ; %bb.51: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB12_52: ; %Flow385 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB12_53: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_55 ; %bb.54: ; in Loop: Header=BB12_53 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB12_55: ; in Loop: Header=BB12_53 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB12_57 ; %bb.56: ; in Loop: Header=BB12_53 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB12_58 .LBB12_57: ; in Loop: Header=BB12_53 Depth=1 s_mov_b32 s1, -1 .LBB12_58: ; %Flow379 ; in Loop: Header=BB12_53 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB12_53 ; %bb.59: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_63 ; %bb.60: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB12_63 ; %bb.61: ; %.preheader.i.i.i57.preheader s_mov_b32 s0, 0 .LBB12_62: ; %.preheader.i.i.i57 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB12_62 .LBB12_63: ; %__ockl_printf_begin.exit61 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.17@rel32@lo+4 s_addc_u32 s1, s1, .str.17@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 1 s_cselect_b32 s4, 22, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v4, v38 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_69 ; %bb.64: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[8:9], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[5:6], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB12_68 ; %bb.65: ; %.preheader3.i.i.i67.preheader s_mov_b32 s3, 0 .LBB12_66: ; %.preheader3.i.i.i67 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[10:11], v0, s[20:21] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB12_66 ; %bb.67: ; %Flow372 s_or_b32 exec_lo, exec_lo, s3 .LBB12_68: ; %Flow374 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB12_69: ; %.loopexit4.i.i.i62 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[8:9], v5, s[20:21] offset:40 global_load_b128 v[0:3], v5, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB12_71 ; %bb.70: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB12_71: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB12_79 ; %bb.72: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[2:3], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB12_75 ; %bb.73: ; %.preheader1.i.i.i65.preheader s_mov_b32 s8, 0 .LBB12_74: ; %.preheader1.i.i.i65 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB12_74 .LBB12_75: ; %Flow370 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB12_77 ; %bb.76: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB12_77: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB12_79 ; %bb.78: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB12_79: ; %Flow371 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB12_80: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_82 ; %bb.81: ; in Loop: Header=BB12_80 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB12_82: ; in Loop: Header=BB12_80 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB12_84 ; %bb.83: ; in Loop: Header=BB12_80 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB12_85 .LBB12_84: ; in Loop: Header=BB12_80 Depth=1 s_mov_b32 s1, -1 .LBB12_85: ; %Flow365 ; in Loop: Header=BB12_80 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB12_80 ; %bb.86: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_90 ; %bb.87: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB12_90 ; %bb.88: ; %.preheader.i.i.i64.preheader s_mov_b32 s0, 0 .LBB12_89: ; %.preheader.i.i.i64 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB12_89 .LBB12_90: ; %__ockl_printf_begin.exit68 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.2@rel32@lo+4 s_addc_u32 s1, s1, .str.2@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 0 s_cselect_b32 s4, 53, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_96 ; %bb.91: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB12_95 ; %bb.92: ; %.preheader3.i.i.i74.preheader s_mov_b32 s3, 0 .LBB12_93: ; %.preheader3.i.i.i74 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB12_93 ; %bb.94: ; %Flow358 s_or_b32 exec_lo, exec_lo, s3 .LBB12_95: ; %Flow360 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB12_96: ; %.loopexit4.i.i.i69 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB12_98 ; %bb.97: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB12_98: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s26 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB12_106 ; %bb.99: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB12_102 ; %bb.100: ; %.preheader1.i.i.i72.preheader s_mov_b32 s8, 0 .LBB12_101: ; %.preheader1.i.i.i72 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB12_101 .LBB12_102: ; %Flow356 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB12_104 ; %bb.103: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB12_104: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB12_106 ; %bb.105: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB12_106: ; %Flow357 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB12_107: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_109 ; %bb.108: ; in Loop: Header=BB12_107 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB12_109: ; in Loop: Header=BB12_107 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB12_111 ; %bb.110: ; in Loop: Header=BB12_107 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB12_112 .LBB12_111: ; in Loop: Header=BB12_107 Depth=1 s_mov_b32 s1, -1 .LBB12_112: ; %Flow351 ; in Loop: Header=BB12_107 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB12_107 ; %bb.113: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_117 ; %bb.114: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB12_117 ; %bb.115: ; %.preheader.i.i.i71.preheader s_mov_b32 s0, 0 .LBB12_116: ; %.preheader.i.i.i71 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB12_116 .LBB12_117: ; %__ockl_printf_append_args.exit s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_123 ; %bb.118: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB12_122 ; %bb.119: ; %.preheader3.i.i.i80.preheader s_mov_b32 s3, 0 .LBB12_120: ; %.preheader3.i.i.i80 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB12_120 ; %bb.121: ; %Flow344 s_or_b32 exec_lo, exec_lo, s3 .LBB12_122: ; %Flow346 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB12_123: ; %.loopexit4.i.i.i75 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB12_125 ; %bb.124: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB12_125: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s27 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB12_133 ; %bb.126: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB12_129 ; %bb.127: ; %.preheader1.i.i.i78.preheader s_mov_b32 s8, 0 .LBB12_128: ; %.preheader1.i.i.i78 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB12_128 .LBB12_129: ; %Flow342 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB12_131 ; %bb.130: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB12_131: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB12_133 ; %bb.132: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB12_133: ; %Flow343 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB12_134: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_136 ; %bb.135: ; in Loop: Header=BB12_134 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB12_136: ; in Loop: Header=BB12_134 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB12_138 ; %bb.137: ; in Loop: Header=BB12_134 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB12_139 .LBB12_138: ; in Loop: Header=BB12_134 Depth=1 s_mov_b32 s1, -1 .LBB12_139: ; %Flow337 ; in Loop: Header=BB12_134 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB12_134 ; %bb.140: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_144 ; %bb.141: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB12_144 ; %bb.142: ; %.preheader.i.i.i77.preheader s_mov_b32 s0, 0 .LBB12_143: ; %.preheader.i.i.i77 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB12_143 .LBB12_144: ; %__ockl_printf_append_args.exit81 s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_150 ; %bb.145: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB12_149 ; %bb.146: ; %.preheader3.i.i.i87.preheader s_mov_b32 s3, 0 .LBB12_147: ; %.preheader3.i.i.i87 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB12_147 ; %bb.148: ; %Flow330 s_or_b32 exec_lo, exec_lo, s3 .LBB12_149: ; %Flow332 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB12_150: ; %.loopexit4.i.i.i82 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB12_152 ; %bb.151: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB12_152: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s34 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB12_160 ; %bb.153: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB12_156 ; %bb.154: ; %.preheader1.i.i.i85.preheader s_mov_b32 s8, 0 .LBB12_155: ; %.preheader1.i.i.i85 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB12_155 .LBB12_156: ; %Flow328 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB12_158 ; %bb.157: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB12_158: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB12_160 ; %bb.159: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB12_160: ; %Flow329 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB12_161: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_163 ; %bb.162: ; in Loop: Header=BB12_161 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB12_163: ; in Loop: Header=BB12_161 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB12_165 ; %bb.164: ; in Loop: Header=BB12_161 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB12_166 .LBB12_165: ; in Loop: Header=BB12_161 Depth=1 s_mov_b32 s1, -1 .LBB12_166: ; %Flow323 ; in Loop: Header=BB12_161 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB12_161 ; %bb.167: global_load_b64 v[36:37], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_171 ; %bb.168: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB12_171 ; %bb.169: ; %.preheader.i.i.i84.preheader s_mov_b32 s0, 0 .LBB12_170: ; %.preheader.i.i.i84 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB12_170 .LBB12_171: ; %__ockl_printf_append_args.exit88 s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v38 v_mov_b32_e32 v4, 0 v_mov_b32_e32 v5, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v38 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_177 ; %bb.172: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[3:4], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v6 v_and_b32_e32 v2, v2, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v5, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v5, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v3, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v4, v2, vcc_lo global_load_b64 v[4:5], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[6:7] s_cbranch_execz .LBB12_176 ; %bb.173: ; %.preheader3.i.i.i94.preheader s_mov_b32 s3, 0 .LBB12_174: ; %.preheader3.i.i.i94 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[8:9], v0, s[20:21] v_dual_mov_b32 v7, v5 :: v_dual_mov_b32 v6, v4 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v1, v1, v6 s_waitcnt vmcnt(0) v_mad_u64_u32 v[3:4], null, v1, 24, v[8:9] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v1, v4 :: v_dual_and_b32 v2, v2, v7 v_mad_u64_u32 v[4:5], null, v2, 24, v[1:2] global_load_b64 v[4:5], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB12_174 ; %bb.175: ; %Flow316 s_or_b32 exec_lo, exec_lo, s3 .LBB12_176: ; %Flow318 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB12_177: ; %.loopexit4.i.i.i89 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v39, 0 v_readfirstlane_b32 s2, v4 v_readfirstlane_b32 s3, v5 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[6:7], v39, s[20:21] offset:40 global_load_b128 v[0:3], v39, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB12_179 ; %bb.178: v_dual_mov_b32 v4, s8 :: v_dual_mov_b32 v5, v39 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v9, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v6, 2 :: v_dual_mov_b32 v7, 1 global_store_b128 v[8:9], v[4:7], off offset:8 .LBB12_179: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[4:5], 6, v[38:39] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v4 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v36, 0xffffff1d, v36, 34 v_add_co_ci_u32_e32 v7, vcc_lo, v3, v5, vcc_lo v_mov_b32_e32 v38, s33 v_dual_mov_b32 v2, s8 :: v_dual_mov_b32 v5, s11 v_dual_mov_b32 v3, s9 :: v_dual_mov_b32 v4, s10 s_clause 0x3 global_store_b128 v[6:7], v[36:39], off global_store_b128 v[6:7], v[2:5], off offset:16 global_store_b128 v[6:7], v[2:5], off offset:32 global_store_b128 v[6:7], v[2:5], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB12_187 ; %bb.180: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s2 v_mov_b32_e32 v10, s3 s_clause 0x1 global_load_b64 v[11:12], v8, s[20:21] offset:32 glc global_load_b64 v[2:3], v8, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[9:12], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[11:12] s_cbranch_execz .LBB12_183 ; %bb.181: ; %.preheader1.i.i.i92.preheader s_mov_b32 s8, 0 .LBB12_182: ; %.preheader1.i.i.i92 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB12_182 .LBB12_183: ; %Flow314 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB12_185 ; %bb.184: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB12_185: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB12_187 ; %bb.186: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB12_187: ; %Flow315 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB12_188: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB12_190 ; %bb.189: ; in Loop: Header=BB12_188 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB12_190: ; in Loop: Header=BB12_188 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB12_192 ; %bb.191: ; in Loop: Header=BB12_188 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB12_193 .LBB12_192: ; in Loop: Header=BB12_188 Depth=1 s_mov_b32 s1, -1 .LBB12_193: ; %Flow309 ; in Loop: Header=BB12_188 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB12_188 ; %bb.194: s_and_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB12_198 ; %bb.195: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB12_198 ; %bb.196: ; %.preheader.i.i.i91.preheader s_mov_b32 s0, 0 .LBB12_197: ; %.preheader.i.i.i91 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB12_197 .LBB12_198: ; %__ockl_printf_append_args.exit95 s_or_b32 exec_lo, exec_lo, s29 v_mad_u64_u32 v[0:1], null, s28, 3, v[40:41] s_mul_i32 s0, s27, s26 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_cmp_gt_u32_e32 vcc_lo, s0, v0 s_and_saveexec_b32 s0, vcc_lo s_cbranch_execz .LBB12_200 ; %bb.199: s_load_b64 s[0:1], s[24:25], 0x0 s_load_b64 s[2:3], s[22:23], 0x0 v_ashrrev_i32_e32 v41, 31, v40 s_load_b32 s4, s[18:19], 0x8 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[1:2], 2, v[40:41] s_waitcnt lgkmcnt(0) v_add_co_u32 v3, vcc_lo, s0, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, s1, v2, vcc_lo v_add_co_u32 v1, vcc_lo, s2, v1 v_add_co_ci_u32_e32 v2, vcc_lo, s3, v2, vcc_lo global_load_b32 v9, v[3:4], off global_load_b32 v10, v[1:2], off v_dual_mov_b32 v4, 0 :: v_dual_add_nc_u32 v3, s28, v40 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_lshlrev_b64 v[5:6], 2, v[3:4] v_add_nc_u32_e32 v3, s28, v3 v_add_co_u32 v7, vcc_lo, s0, v5 s_delay_alu instid0(VALU_DEP_3) v_add_co_ci_u32_e32 v8, vcc_lo, s1, v6, vcc_lo v_add_co_u32 v5, vcc_lo, s2, v5 v_add_co_ci_u32_e32 v6, vcc_lo, s3, v6, vcc_lo s_waitcnt vmcnt(0) v_fmac_f32_e32 v10, s4, v9 global_store_b32 v[1:2], v10, off global_load_b32 v9, v[7:8], off global_load_b32 v11, v[5:6], off v_lshlrev_b64 v[1:2], 2, v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v7, vcc_lo, s0, v1 v_add_co_ci_u32_e32 v8, vcc_lo, s1, v2, vcc_lo s_waitcnt vmcnt(0) v_fmac_f32_e32 v11, s4, v9 v_add_co_u32 v9, vcc_lo, s2, v1 v_add_co_ci_u32_e32 v10, vcc_lo, s3, v2, vcc_lo global_store_b32 v[5:6], v11, off global_load_b32 v5, v[7:8], off global_load_b32 v6, v[9:10], off s_waitcnt vmcnt(0) v_dual_mov_b32 v1, v4 :: v_dual_fmac_f32 v6, s4, v5 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[0:1] global_store_b32 v[9:10], v6, off v_add_co_u32 v2, vcc_lo, s0, v0 v_add_co_ci_u32_e32 v3, vcc_lo, s1, v1, vcc_lo v_add_co_u32 v0, vcc_lo, s2, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v1, vcc_lo global_load_b32 v2, v[2:3], off global_load_b32 v3, v[0:1], off s_waitcnt vmcnt(0) v_fmac_f32_e32 v3, s4, v2 global_store_b32 v[0:1], v3, off .LBB12_200: s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z17ApplyWeightChangeP8Vector2DfS0_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 42 .amdhsa_next_free_sgpr 35 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end12: .size _Z17ApplyWeightChangeP8Vector2DfS0_, .Lfunc_end12-_Z17ApplyWeightChangeP8Vector2DfS0_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 10516 ; NumSgprs: 37 ; NumVgprs: 42 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 4 ; VGPRBlocks: 5 ; NumSGPRsForWavesPerEU: 37 ; NumVGPRsForWavesPerEU: 42 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .protected _Z12Vector2DInfoP8Vector2D ; -- Begin function _Z12Vector2DInfoP8Vector2D .globl _Z12Vector2DInfoP8Vector2D .p2align 8 .type _Z12Vector2DInfoP8Vector2D,@function _Z12Vector2DInfoP8Vector2D: ; @_Z12Vector2DInfoP8Vector2D ; %bb.0: s_clause 0x1 s_load_b64 s[2:3], s[0:1], 0x0 s_load_b64 s[18:19], s[0:1], 0x58 v_mbcnt_lo_u32_b32 v38, -1, 0 v_mov_b32_e32 v6, 0 s_mov_b32 s32, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_dual_mov_b32 v7, 0 :: v_dual_mov_b32 v4, v38 s_waitcnt lgkmcnt(0) s_load_b64 s[20:21], s[2:3], 0x8 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s2, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s2, s2, v4 s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB13_6 ; %bb.1: v_mov_b32_e32 v0, 0 s_mov_b32 s4, exec_lo global_load_b64 v[8:9], v0, s[18:19] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[18:19] offset:40 global_load_b64 v[5:6], v0, s[18:19] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[18:19] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB13_5 ; %bb.2: ; %.preheader3.i.i.i.preheader s_mov_b32 s5, 0 .LBB13_3: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[18:19] offset:40 global_load_b64 v[10:11], v0, s[18:19] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[18:19] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB13_3 ; %bb.4: ; %Flow123 s_or_b32 exec_lo, exec_lo, s5 .LBB13_5: ; %Flow125 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB13_6: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[8:9], v5, s[18:19] offset:40 global_load_b128 v[0:3], v5, s[18:19] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v8 v_readfirstlane_b32 s7, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s3, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s2 s_cbranch_execz .LBB13_8 ; %bb.7: v_dual_mov_b32 v6, s10 :: v_dual_mov_b32 v7, v5 s_add_i32 s10, s8, s3 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v11, vcc_lo, s10, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB13_8: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s6 v_add_co_ci_u32_e32 v3, vcc_lo, s7, v3, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_mov_b32_e32 v6, v5 v_dual_mov_b32 v10, s12 :: v_dual_mov_b32 v13, s15 v_dual_mov_b32 v11, s13 :: v_dual_mov_b32 v12, s14 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s6, s2 s_cbranch_execz .LBB13_16 ; %bb.9: v_mov_b32_e32 v10, 0 s_mov_b32 s7, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[18:19] offset:32 glc global_load_b64 v[2:3], v10, s[18:19] offset:40 v_dual_mov_b32 v11, s4 :: v_dual_mov_b32 v12, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s5, v3 v_and_b32_e32 v2, s4, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[18:19] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB13_12 ; %bb.10: ; %.preheader1.i.i.i.preheader s_mov_b32 s10, 0 .LBB13_11: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s4 :: v_dual_mov_b32 v3, s5 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[18:19] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB13_11 .LBB13_12: ; %Flow121 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v5, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v4, s10, 0 global_load_b64 v[2:3], v5, s[18:19] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB13_14 ; %bb.13: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB13_14: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB13_16 ; %bb.15: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB13_16: ; %Flow122 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s3 v_add_co_u32 v0, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB13_17: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB13_19 ; %bb.18: ; in Loop: Header=BB13_17 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB13_19: ; in Loop: Header=BB13_17 Depth=1 s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s3, v2 s_cmp_eq_u32 s3, 0 s_cbranch_scc1 .LBB13_21 ; %bb.20: ; in Loop: Header=BB13_17 Depth=1 s_mov_b32 s3, 0 s_sleep 1 s_branch .LBB13_22 .LBB13_21: ; in Loop: Header=BB13_17 Depth=1 s_mov_b32 s3, -1 .LBB13_22: ; %Flow116 ; in Loop: Header=BB13_17 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s3 s_cbranch_vccnz .LBB13_17 ; %bb.23: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB13_27 ; %bb.24: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[18:19] offset:40 global_load_b64 v[9:10], v8, s[18:19] offset:24 glc global_load_b64 v[6:7], v8, s[18:19] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[18:19] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB13_27 ; %bb.25: ; %.preheader.i.i.i.preheader s_mov_b32 s2, 0 .LBB13_26: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[18:19] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s2, vcc_lo, s2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s2 s_cbranch_execnz .LBB13_26 .LBB13_27: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s3 s_getpc_b64 s[2:3] s_add_u32 s2, s2, .str.18@rel32@lo+4 s_addc_u32 s3, s3, .str.18@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_cmp_lg_u64 s[2:3], 0 v_mov_b32_e32 v6, 0 s_cselect_b32 s4, 29, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s0, 8 s_addc_u32 s9, s1, 0 s_getpc_b64 s[0:1] s_add_u32 s0, s0, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s1, s1, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[0:1] v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB13_33 ; %bb.28: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[18:19] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[18:19] offset:40 global_load_b64 v[8:9], v3, s[18:19] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[18:19] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB13_32 ; %bb.29: ; %.preheader3.i.i.i8.preheader s_mov_b32 s3, 0 .LBB13_30: ; %.preheader3.i.i.i8 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[18:19] offset:40 global_load_b64 v[10:11], v3, s[18:19] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[18:19] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB13_30 ; %bb.31: ; %Flow109 s_or_b32 exec_lo, exec_lo, s3 .LBB13_32: ; %Flow111 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB13_33: ; %.loopexit4.i.i.i3 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[18:19] offset:40 global_load_b128 v[4:7], v3, s[18:19] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB13_35 ; %bb.34: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB13_35: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s21 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_mov_b32 s4, s21 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB13_43 ; %bb.36: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[18:19] offset:32 glc global_load_b64 v[0:1], v10, s[18:19] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[18:19] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB13_39 ; %bb.37: ; %.preheader1.i.i.i6.preheader s_mov_b32 s8, 0 .LBB13_38: ; %.preheader1.i.i.i6 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[18:19] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB13_38 .LBB13_39: ; %Flow107 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[18:19] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB13_41 ; %bb.40: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB13_41: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB13_43 ; %bb.42: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB13_43: ; %Flow108 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB13_44: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB13_46 ; %bb.45: ; in Loop: Header=BB13_44 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB13_46: ; in Loop: Header=BB13_44 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB13_48 ; %bb.47: ; in Loop: Header=BB13_44 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB13_49 .LBB13_48: ; in Loop: Header=BB13_44 Depth=1 s_mov_b32 s1, -1 .LBB13_49: ; %Flow102 ; in Loop: Header=BB13_44 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB13_44 ; %bb.50: global_load_b64 v[36:37], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB13_54 ; %bb.51: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[18:19] offset:40 global_load_b64 v[7:8], v6, s[18:19] offset:24 glc global_load_b64 v[4:5], v6, s[18:19] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[18:19] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB13_54 ; %bb.52: ; %.preheader.i.i.i5.preheader s_mov_b32 s0, 0 .LBB13_53: ; %.preheader.i.i.i5 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[18:19] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB13_53 .LBB13_54: ; %__ockl_printf_append_args.exit s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v38 v_mov_b32_e32 v4, 0 v_mov_b32_e32 v5, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v38 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB13_60 ; %bb.55: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v0, s[18:19] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[18:19] offset:40 global_load_b64 v[3:4], v0, s[18:19] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v6 v_and_b32_e32 v2, v2, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v5, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v5, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v3, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v4, v2, vcc_lo global_load_b64 v[4:5], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[18:19] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[6:7] s_cbranch_execz .LBB13_59 ; %bb.56: ; %.preheader3.i.i.i14.preheader s_mov_b32 s3, 0 .LBB13_57: ; %.preheader3.i.i.i14 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[18:19] offset:40 global_load_b64 v[8:9], v0, s[18:19] v_dual_mov_b32 v7, v5 :: v_dual_mov_b32 v6, v4 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v1, v1, v6 s_waitcnt vmcnt(0) v_mad_u64_u32 v[3:4], null, v1, 24, v[8:9] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v1, v4 :: v_dual_and_b32 v2, v2, v7 v_mad_u64_u32 v[4:5], null, v2, 24, v[1:2] global_load_b64 v[4:5], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[18:19] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB13_57 ; %bb.58: ; %Flow95 s_or_b32 exec_lo, exec_lo, s3 .LBB13_59: ; %Flow97 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB13_60: ; %.loopexit4.i.i.i9 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v39, 0 v_readfirstlane_b32 s2, v4 v_readfirstlane_b32 s3, v5 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[6:7], v39, s[18:19] offset:40 global_load_b128 v[0:3], v39, s[18:19] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB13_62 ; %bb.61: v_dual_mov_b32 v4, s8 :: v_dual_mov_b32 v5, v39 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v9, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v6, 2 :: v_dual_mov_b32 v7, 1 global_store_b128 v[8:9], v[4:7], off offset:8 .LBB13_62: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[4:5], 6, v[38:39] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v4 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v36, 0xffffff1d, v36, 34 v_add_co_ci_u32_e32 v7, vcc_lo, v3, v5, vcc_lo v_mov_b32_e32 v38, s20 v_dual_mov_b32 v2, s8 :: v_dual_mov_b32 v5, s11 v_dual_mov_b32 v3, s9 :: v_dual_mov_b32 v4, s10 s_clause 0x3 global_store_b128 v[6:7], v[36:39], off global_store_b128 v[6:7], v[2:5], off offset:16 global_store_b128 v[6:7], v[2:5], off offset:32 global_store_b128 v[6:7], v[2:5], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB13_70 ; %bb.63: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s2 v_mov_b32_e32 v10, s3 s_clause 0x1 global_load_b64 v[11:12], v8, s[18:19] offset:32 glc global_load_b64 v[2:3], v8, s[18:19] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[9:12], s[18:19] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[11:12] s_cbranch_execz .LBB13_66 ; %bb.64: ; %.preheader1.i.i.i12.preheader s_mov_b32 s8, 0 .LBB13_65: ; %.preheader1.i.i.i12 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[2:5], s[18:19] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB13_65 .LBB13_66: ; %Flow93 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[18:19] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB13_68 ; %bb.67: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB13_68: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB13_70 ; %bb.69: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB13_70: ; %Flow94 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB13_71: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB13_73 ; %bb.72: ; in Loop: Header=BB13_71 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB13_73: ; in Loop: Header=BB13_71 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB13_75 ; %bb.74: ; in Loop: Header=BB13_71 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB13_76 .LBB13_75: ; in Loop: Header=BB13_71 Depth=1 s_mov_b32 s1, -1 .LBB13_76: ; %Flow88 ; in Loop: Header=BB13_71 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB13_71 ; %bb.77: s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB13_81 ; %bb.78: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[18:19] offset:40 global_load_b64 v[7:8], v6, s[18:19] offset:24 glc global_load_b64 v[4:5], v6, s[18:19] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[18:19] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB13_81 ; %bb.79: ; %.preheader.i.i.i11.preheader s_mov_b32 s0, 0 .LBB13_80: ; %.preheader.i.i.i11 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[18:19] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB13_80 .LBB13_81: ; %__ockl_printf_append_args.exit15 s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z12Vector2DInfoP8Vector2D .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 264 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 40 .amdhsa_next_free_sgpr 33 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end13: .size _Z12Vector2DInfoP8Vector2D, .Lfunc_end13-_Z12Vector2DInfoP8Vector2D ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 4208 ; NumSgprs: 35 ; NumVgprs: 40 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 4 ; VGPRBlocks: 4 ; NumSGPRsForWavesPerEU: 35 ; NumVGPRsForWavesPerEU: 40 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z25calculateCrossEntropyLossP8Vector2DS0_S0_ ; -- Begin function _Z25calculateCrossEntropyLossP8Vector2DS0_S0_ .globl _Z25calculateCrossEntropyLossP8Vector2DS0_S0_ .p2align 8 .type _Z25calculateCrossEntropyLossP8Vector2DS0_S0_,@function _Z25calculateCrossEntropyLossP8Vector2DS0_S0_: ; @_Z25calculateCrossEntropyLossP8Vector2DS0_S0_ ; %bb.0: s_load_b128 s[24:27], s[0:1], 0x8 s_mov_b64 s[18:19], s[0:1] v_mov_b32_e32 v36, v0 s_mov_b32 s21, s15 s_mov_b32 s20, s14 s_mov_b32 s32, 0 s_waitcnt lgkmcnt(0) s_load_b32 s22, s[24:25], 0xc s_load_b32 s0, s[26:27], 0xc s_waitcnt lgkmcnt(0) s_cmp_lg_u32 s22, s0 s_cselect_b32 s0, -1, 0 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s0 s_cbranch_vccnz .LBB14_2 ; %bb.1: s_load_b32 s23, s[24:25], 0x8 s_load_b32 s0, s[26:27], 0x8 s_mov_b32 s28, -1 s_waitcnt lgkmcnt(0) s_cmp_lg_u32 s23, s0 s_cselect_b32 s0, -1, 0 s_branch .LBB14_3 .LBB14_2: s_mov_b32 s28, 0 ; implicit-def: $sgpr23 .LBB14_3: ; %Flow408 s_and_not1_b32 vcc_lo, exec_lo, s0 s_cbranch_vccnz .LBB14_32 ; %bb.4: s_load_b64 s[2:3], s[18:19], 0x68 v_mbcnt_lo_u32_b32 v4, -1, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_readfirstlane_b32 s0, v4 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 v_cmp_eq_u32_e64 s0, s0, v4 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_10 ; %bb.5: v_mov_b32_e32 v0, 0 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[2:3] offset:40 global_load_b64 v[5:6], v0, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB14_9 ; %bb.6: ; %.preheader3.i.i.i.preheader s_mov_b32 s5, 0 .LBB14_7: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[2:3] offset:40 global_load_b64 v[10:11], v0, s[2:3] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB14_7 ; %bb.8: ; %Flow316 s_or_b32 exec_lo, exec_lo, s5 .LBB14_9: ; %Flow318 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB14_10: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_mov_b32 s10, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[2:3] offset:40 global_load_b128 v[0:3], v5, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v8 v_readfirstlane_b32 s7, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB14_12 ; %bb.11: v_dual_mov_b32 v6, s10 :: v_dual_mov_b32 v7, v5 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v11, vcc_lo, s10, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB14_12: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s6 v_add_co_ci_u32_e32 v3, vcc_lo, s7, v3, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_mov_b32_e32 v6, v5 v_dual_mov_b32 v10, s12 :: v_dual_mov_b32 v13, s15 v_dual_mov_b32 v11, s13 :: v_dual_mov_b32 v12, s14 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB14_20 ; %bb.13: v_mov_b32_e32 v10, 0 s_mov_b32 s7, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[2:3] offset:32 glc global_load_b64 v[2:3], v10, s[2:3] offset:40 v_dual_mov_b32 v11, s4 :: v_dual_mov_b32 v12, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s5, v3 v_and_b32_e32 v2, s4, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB14_16 ; %bb.14: ; %.preheader1.i.i.i.preheader s_mov_b32 s10, 0 .LBB14_15: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s4 :: v_dual_mov_b32 v3, s5 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB14_15 .LBB14_16: ; %Flow314 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v5, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v4, s10, 0 global_load_b64 v[2:3], v5, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB14_18 ; %bb.17: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB14_18: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB14_20 ; %bb.19: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB14_20: ; %Flow315 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v0, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB14_21: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_23 ; %bb.22: ; in Loop: Header=BB14_21 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB14_23: ; in Loop: Header=BB14_21 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB14_25 ; %bb.24: ; in Loop: Header=BB14_21 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB14_26 .LBB14_25: ; in Loop: Header=BB14_21 Depth=1 s_mov_b32 s1, -1 .LBB14_26: ; %Flow309 ; in Loop: Header=BB14_21 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB14_21 ; %bb.27: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_31 ; %bb.28: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[2:3] offset:40 global_load_b64 v[9:10], v8, s[2:3] offset:24 glc global_load_b64 v[6:7], v8, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB14_31 ; %bb.29: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB14_30: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB14_30 .LBB14_31: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.14@rel32@lo+4 s_addc_u32 s1, s1, .str.14@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 1 s_cselect_b32 s4, 48, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_mov_b32 s28, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) s_swappc_b64 s[30:31], s[2:3] .LBB14_32: ; %Flow409 s_and_b32 vcc_lo, exec_lo, s28 s_cbranch_vccz .LBB14_200 ; %bb.33: s_load_b32 s3, s[18:19], 0x24 v_bfe_u32 v0, v36, 10, 10 s_add_u32 s0, s18, 24 s_addc_u32 s1, s19, 0 s_mov_b32 s29, exec_lo s_waitcnt lgkmcnt(0) s_lshr_b32 s2, s3, 16 s_and_b32 s28, s3, 0xffff v_mad_u64_u32 v[1:2], null, s21, s2, v[0:1] s_mul_i32 s20, s20, s28 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_lshl_b32 s3, s20, 2 v_mul_lo_u32 v0, v1, s22 v_and_b32_e32 v1, 0x3ff, v36 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add3_u32 v40, s3, v1, v0 v_cmpx_eq_u32_e32 0, v40 s_cbranch_execz .LBB14_198 ; %bb.34: s_load_b64 s[4:5], s[0:1], 0x0 s_waitcnt lgkmcnt(0) s_mul_i32 s33, s5, s2 s_mul_i32 s34, s4, s28 s_cmp_lt_u32 s33, s23 s_cselect_b32 s2, -1, 0 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s2 s_cbranch_vccnz .LBB14_36 ; %bb.35: s_ashr_i32 s2, s22, 31 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_lshr_b32 s2, s2, 30 s_add_i32 s2, s22, s2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_ashr_i32 s2, s2, 2 s_cmp_lt_u32 s34, s2 s_cselect_b32 s2, -1, 0 .LBB14_36: ; %Flow406 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s2 s_cbranch_vccnz .LBB14_198 ; %bb.37: s_load_b64 s[20:21], s[0:1], 0x50 v_mbcnt_lo_u32_b32 v38, -1, 0 v_mov_b32_e32 v6, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_dual_mov_b32 v7, 0 :: v_dual_mov_b32 v4, v38 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_43 ; %bb.38: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[8:9], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[5:6], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB14_42 ; %bb.39: ; %.preheader3.i.i.i68.preheader s_mov_b32 s3, 0 .LBB14_40: ; %.preheader3.i.i.i68 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[10:11], v0, s[20:21] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB14_40 ; %bb.41: ; %Flow402 s_or_b32 exec_lo, exec_lo, s3 .LBB14_42: ; %Flow404 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB14_43: ; %.loopexit4.i.i.i63 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[8:9], v5, s[20:21] offset:40 global_load_b128 v[0:3], v5, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB14_45 ; %bb.44: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB14_45: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB14_52 ; %bb.46: v_mov_b32_e32 v10, 0 s_mov_b32 s5, exec_lo s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[2:3], v10, s[20:21] offset:40 v_dual_mov_b32 v11, s2 :: v_dual_mov_b32 v12, s3 s_waitcnt vmcnt(0) v_and_b32_e32 v3, s3, v3 v_and_b32_e32 v2, s2, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v3, v3, 24 v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 v_add_co_u32 v6, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v7, vcc_lo, v1, v3, vcc_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB14_48 .LBB14_47: ; %.preheader1.i.i.i66 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB14_47 .LBB14_48: ; %Flow400 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB14_50 ; %bb.49: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB14_50: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB14_52 ; %bb.51: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB14_52: ; %Flow401 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB14_53: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_55 ; %bb.54: ; in Loop: Header=BB14_53 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB14_55: ; in Loop: Header=BB14_53 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB14_57 ; %bb.56: ; in Loop: Header=BB14_53 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB14_58 .LBB14_57: ; in Loop: Header=BB14_53 Depth=1 s_mov_b32 s1, -1 .LBB14_58: ; %Flow395 ; in Loop: Header=BB14_53 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB14_53 ; %bb.59: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_63 ; %bb.60: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB14_63 ; %bb.61: ; %.preheader.i.i.i65.preheader s_mov_b32 s0, 0 .LBB14_62: ; %.preheader.i.i.i65 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB14_62 .LBB14_63: ; %__ockl_printf_begin.exit69 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.15@rel32@lo+4 s_addc_u32 s1, s1, .str.15@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 1 s_cselect_b32 s4, 24, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v4, v38 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v7, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v4 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_69 ; %bb.64: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[8:9], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[5:6], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v2, v2, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v3, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v3, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v5, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v6, v2, vcc_lo global_load_b64 v[6:7], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[6:7], v[8:9] s_cbranch_execz .LBB14_68 ; %bb.65: ; %.preheader3.i.i.i75.preheader s_mov_b32 s3, 0 .LBB14_66: ; %.preheader3.i.i.i75 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[10:11], v0, s[20:21] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v1, v8 v_and_b32_e32 v7, v2, v9 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[5:6], null, v1, 24, v[10:11] v_mov_b32_e32 v1, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v7, 24, v[1:2] v_mov_b32_e32 v6, v2 global_load_b64 v[6:7], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[6:7], v0, v[6:9], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB14_66 ; %bb.67: ; %Flow388 s_or_b32 exec_lo, exec_lo, s3 .LBB14_68: ; %Flow390 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB14_69: ; %.loopexit4.i.i.i70 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v5, 0 v_readfirstlane_b32 s2, v6 v_readfirstlane_b32 s3, v7 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[8:9], v5, s[20:21] offset:40 global_load_b128 v[0:3], v5, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB14_71 ; %bb.70: v_dual_mov_b32 v6, s8 :: v_dual_mov_b32 v7, v5 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v10, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v11, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v8, 2 :: v_dual_mov_b32 v9, 1 global_store_b128 v[10:11], v[6:9], off offset:8 .LBB14_71: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[6:7], 6, v[4:5] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v2, v6 s_mov_b32 s11, s8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 v_add_co_ci_u32_e32 v9, vcc_lo, v3, v7, vcc_lo v_dual_mov_b32 v4, 33 :: v_dual_mov_b32 v7, v5 v_dual_mov_b32 v6, v5 :: v_dual_mov_b32 v13, s11 v_dual_mov_b32 v12, s10 :: v_dual_mov_b32 v11, s9 v_mov_b32_e32 v10, s8 s_clause 0x3 global_store_b128 v[8:9], v[4:7], off global_store_b128 v[8:9], v[10:13], off offset:16 global_store_b128 v[8:9], v[10:13], off offset:32 global_store_b128 v[8:9], v[10:13], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB14_79 ; %bb.72: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[2:3], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[13:14] s_cbranch_execz .LBB14_75 ; %bb.73: ; %.preheader1.i.i.i73.preheader s_mov_b32 s8, 0 .LBB14_74: ; %.preheader1.i.i.i73 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB14_74 .LBB14_75: ; %Flow386 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB14_77 ; %bb.76: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB14_77: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB14_79 ; %bb.78: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB14_79: ; %Flow387 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB14_80: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_82 ; %bb.81: ; in Loop: Header=BB14_80 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB14_82: ; in Loop: Header=BB14_80 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB14_84 ; %bb.83: ; in Loop: Header=BB14_80 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB14_85 .LBB14_84: ; in Loop: Header=BB14_80 Depth=1 s_mov_b32 s1, -1 .LBB14_85: ; %Flow381 ; in Loop: Header=BB14_80 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB14_80 ; %bb.86: global_load_b64 v[0:1], v[8:9], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_90 ; %bb.87: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB14_90 ; %bb.88: ; %.preheader.i.i.i72.preheader s_mov_b32 s0, 0 .LBB14_89: ; %.preheader.i.i.i72 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB14_89 .LBB14_90: ; %__ockl_printf_begin.exit76 s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[0:1] s_add_u32 s0, s0, .str.2@rel32@lo+4 s_addc_u32 s1, s1, .str.2@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v2, s0 :: v_dual_mov_b32 v3, s1 s_cmp_lg_u64 s[0:1], 0 v_mov_b32_e32 v6, 0 s_cselect_b32 s4, 53, 0 v_dual_mov_b32 v5, 0 :: v_dual_mov_b32 v4, s4 s_add_u32 s8, s18, 24 s_addc_u32 s9, s19, 0 s_getpc_b64 s[2:3] s_add_u32 s2, s2, __ockl_printf_append_string_n@rel32@lo+4 s_addc_u32 s3, s3, __ockl_printf_append_string_n@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) s_swappc_b64 s[30:31], s[2:3] v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_96 ; %bb.91: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB14_95 ; %bb.92: ; %.preheader3.i.i.i82.preheader s_mov_b32 s3, 0 .LBB14_93: ; %.preheader3.i.i.i82 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB14_93 ; %bb.94: ; %Flow374 s_or_b32 exec_lo, exec_lo, s3 .LBB14_95: ; %Flow376 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB14_96: ; %.loopexit4.i.i.i77 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB14_98 ; %bb.97: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB14_98: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s22 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB14_106 ; %bb.99: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB14_102 ; %bb.100: ; %.preheader1.i.i.i80.preheader s_mov_b32 s8, 0 .LBB14_101: ; %.preheader1.i.i.i80 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB14_101 .LBB14_102: ; %Flow372 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB14_104 ; %bb.103: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB14_104: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB14_106 ; %bb.105: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB14_106: ; %Flow373 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB14_107: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_109 ; %bb.108: ; in Loop: Header=BB14_107 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB14_109: ; in Loop: Header=BB14_107 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB14_111 ; %bb.110: ; in Loop: Header=BB14_107 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB14_112 .LBB14_111: ; in Loop: Header=BB14_107 Depth=1 s_mov_b32 s1, -1 .LBB14_112: ; %Flow367 ; in Loop: Header=BB14_107 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB14_107 ; %bb.113: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_117 ; %bb.114: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB14_117 ; %bb.115: ; %.preheader.i.i.i79.preheader s_mov_b32 s0, 0 .LBB14_116: ; %.preheader.i.i.i79 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB14_116 .LBB14_117: ; %__ockl_printf_append_args.exit s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_123 ; %bb.118: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB14_122 ; %bb.119: ; %.preheader3.i.i.i88.preheader s_mov_b32 s3, 0 .LBB14_120: ; %.preheader3.i.i.i88 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB14_120 ; %bb.121: ; %Flow360 s_or_b32 exec_lo, exec_lo, s3 .LBB14_122: ; %Flow362 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB14_123: ; %.loopexit4.i.i.i83 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB14_125 ; %bb.124: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB14_125: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s23 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB14_133 ; %bb.126: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB14_129 ; %bb.127: ; %.preheader1.i.i.i86.preheader s_mov_b32 s8, 0 .LBB14_128: ; %.preheader1.i.i.i86 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB14_128 .LBB14_129: ; %Flow358 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB14_131 ; %bb.130: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB14_131: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB14_133 ; %bb.132: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB14_133: ; %Flow359 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB14_134: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_136 ; %bb.135: ; in Loop: Header=BB14_134 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB14_136: ; in Loop: Header=BB14_134 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB14_138 ; %bb.137: ; in Loop: Header=BB14_134 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB14_139 .LBB14_138: ; in Loop: Header=BB14_134 Depth=1 s_mov_b32 s1, -1 .LBB14_139: ; %Flow353 ; in Loop: Header=BB14_134 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB14_134 ; %bb.140: global_load_b64 v[0:1], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_144 ; %bb.141: v_mov_b32_e32 v8, 0 s_clause 0x2 global_load_b64 v[4:5], v8, s[20:21] offset:40 global_load_b64 v[9:10], v8, s[20:21] offset:24 glc global_load_b64 v[6:7], v8, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v11, vcc_lo, v4, 1 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, v11, s2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v12, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] v_dual_cndmask_b32 v3, v3, v12 :: v_dual_cndmask_b32 v2, v2, v11 v_and_b32_e32 v5, v3, v5 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v2, v4 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v4, 24 v_mul_lo_u32 v4, v4, 24 v_add_nc_u32_e32 v5, v11, v5 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, v6, v4 v_mov_b32_e32 v4, v9 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v5, vcc_lo v_mov_b32_e32 v5, v10 global_store_b64 v[6:7], v[9:10], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[4:5], v[9:10] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB14_144 ; %bb.142: ; %.preheader.i.i.i85.preheader s_mov_b32 s0, 0 .LBB14_143: ; %.preheader.i.i.i85 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[9:10], v8, v[2:5], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[4:5] v_dual_mov_b32 v4, v9 :: v_dual_mov_b32 v5, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB14_143 .LBB14_144: ; %__ockl_printf_append_args.exit89 s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, v38 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v2 v_cmp_eq_u32_e64 s0, s0, v2 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_150 ; %bb.145: v_mov_b32_e32 v3, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v3, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[8:9], v3, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB14_149 ; %bb.146: ; %.preheader3.i.i.i95.preheader s_mov_b32 s3, 0 .LBB14_147: ; %.preheader3.i.i.i95 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[20:21] offset:40 global_load_b64 v[10:11], v3, s[20:21] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB14_147 ; %bb.148: ; %Flow346 s_or_b32 exec_lo, exec_lo, s3 .LBB14_149: ; %Flow348 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB14_150: ; %.loopexit4.i.i.i90 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s2, v8 v_readfirstlane_b32 s3, v9 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[20:21] offset:40 global_load_b128 v[4:7], v3, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v10 v_readfirstlane_b32 s5, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB14_152 ; %bb.151: v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v9, v3 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v13, vcc_lo, s8, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB14_152: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v8 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v0, 0xffffff1f, v0, 32 v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_mov_b32_e32 v2, s34 v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v11, s11 v_dual_mov_b32 v9, s9 :: v_dual_mov_b32 v10, s10 s_clause 0x3 global_store_b128 v[6:7], v[0:3], off global_store_b128 v[6:7], v[8:11], off offset:16 global_store_b128 v[6:7], v[8:11], off offset:32 global_store_b128 v[6:7], v[8:11], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB14_160 ; %bb.153: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v11, s2 v_mov_b32_e32 v12, s3 s_clause 0x1 global_load_b64 v[13:14], v10, s[20:21] offset:32 glc global_load_b64 v[0:1], v10, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v0 v_readfirstlane_b32 s9, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v8, vcc_lo, v4, s8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v5, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[8:9], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v10, v[11:14], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[13:14] s_cbranch_execz .LBB14_156 ; %bb.154: ; %.preheader1.i.i.i93.preheader s_mov_b32 s8, 0 .LBB14_155: ; %.preheader1.i.i.i93 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s2 :: v_dual_mov_b32 v1, s3 s_sleep 1 global_store_b64 v[8:9], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v10, v[0:3], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB14_155 .LBB14_156: ; %Flow344 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v3, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v2, s8, 0 global_load_b64 v[0:1], v3, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB14_158 ; %bb.157: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB14_158: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB14_160 ; %bb.159: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB14_160: ; %Flow345 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v4, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB14_161: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_163 ; %bb.162: ; in Loop: Header=BB14_161 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB14_163: ; in Loop: Header=BB14_161 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB14_165 ; %bb.164: ; in Loop: Header=BB14_161 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB14_166 .LBB14_165: ; in Loop: Header=BB14_161 Depth=1 s_mov_b32 s1, -1 .LBB14_166: ; %Flow339 ; in Loop: Header=BB14_161 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB14_161 ; %bb.167: global_load_b64 v[36:37], v[6:7], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_171 ; %bb.168: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB14_171 ; %bb.169: ; %.preheader.i.i.i92.preheader s_mov_b32 s0, 0 .LBB14_170: ; %.preheader.i.i.i92 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB14_170 .LBB14_171: ; %__ockl_printf_append_args.exit96 s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v38 v_mov_b32_e32 v4, 0 v_mov_b32_e32 v5, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v38 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_177 ; %bb.172: v_mov_b32_e32 v0, 0 s_mov_b32 s2, exec_lo global_load_b64 v[6:7], v0, s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[3:4], v0, s[20:21] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v6 v_and_b32_e32 v2, v2, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v5, v1, 24 v_mul_lo_u32 v2, v2, 24 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, v5, v2 s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v3, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v2, vcc_lo, v4, v2, vcc_lo global_load_b64 v[4:5], v[1:2], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[4:5], v[6:7] s_cbranch_execz .LBB14_176 ; %bb.173: ; %.preheader3.i.i.i102.preheader s_mov_b32 s3, 0 .LBB14_174: ; %.preheader3.i.i.i102 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[1:2], v0, s[20:21] offset:40 global_load_b64 v[8:9], v0, s[20:21] v_dual_mov_b32 v7, v5 :: v_dual_mov_b32 v6, v4 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v1, v1, v6 s_waitcnt vmcnt(0) v_mad_u64_u32 v[3:4], null, v1, 24, v[8:9] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v1, v4 :: v_dual_and_b32 v2, v2, v7 v_mad_u64_u32 v[4:5], null, v2, 24, v[1:2] global_load_b64 v[4:5], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[4:5], v0, v[4:7], s[20:21] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[4:5], v[6:7] s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB14_174 ; %bb.175: ; %Flow332 s_or_b32 exec_lo, exec_lo, s3 .LBB14_176: ; %Flow334 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s2 .LBB14_177: ; %.loopexit4.i.i.i97 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v39, 0 v_readfirstlane_b32 s2, v4 v_readfirstlane_b32 s3, v5 s_mov_b32 s8, exec_lo s_clause 0x1 global_load_b64 v[6:7], v39, s[20:21] offset:40 global_load_b128 v[0:3], v39, s[20:21] s_waitcnt vmcnt(1) v_readfirstlane_b32 s4, v6 v_readfirstlane_b32 s5, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[4:5], s[2:3], s[4:5] s_mul_i32 s1, s5, 24 s_mul_hi_u32 s6, s4, 24 s_mul_i32 s7, s4, 24 s_and_saveexec_b32 s9, s0 s_cbranch_execz .LBB14_179 ; %bb.178: v_dual_mov_b32 v4, s8 :: v_dual_mov_b32 v5, v39 s_add_i32 s8, s6, s1 s_waitcnt vmcnt(0) v_add_co_u32 v8, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v9, vcc_lo, s8, v1, vcc_lo v_dual_mov_b32 v6, 2 :: v_dual_mov_b32 v7, 1 global_store_b128 v[8:9], v[4:7], off offset:8 .LBB14_179: s_or_b32 exec_lo, exec_lo, s9 s_lshl_b64 s[4:5], s[4:5], 12 v_lshlrev_b64 v[4:5], 6, v[38:39] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v2, s4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_mov_b32 s8, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v2, v4 s_mov_b32 s9, s8 s_mov_b32 s10, s8 s_mov_b32 s11, s8 v_and_or_b32 v36, 0xffffff1d, v36, 34 v_add_co_ci_u32_e32 v7, vcc_lo, v3, v5, vcc_lo v_mov_b32_e32 v38, s33 v_dual_mov_b32 v2, s8 :: v_dual_mov_b32 v5, s11 v_dual_mov_b32 v3, s9 :: v_dual_mov_b32 v4, s10 s_clause 0x3 global_store_b128 v[6:7], v[36:39], off global_store_b128 v[6:7], v[2:5], off offset:16 global_store_b128 v[6:7], v[2:5], off offset:32 global_store_b128 v[6:7], v[2:5], off offset:48 s_and_saveexec_b32 s4, s0 s_cbranch_execz .LBB14_187 ; %bb.180: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s2 v_mov_b32_e32 v10, s3 s_clause 0x1 global_load_b64 v[11:12], v8, s[20:21] offset:32 glc global_load_b64 v[2:3], v8, s[20:21] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s8, v2 v_readfirstlane_b32 s9, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[8:9], s[8:9], s[2:3] s_mul_i32 s5, s9, 24 s_mul_hi_u32 s9, s8, 24 s_mul_i32 s8, s8, 24 s_add_i32 s9, s9, s5 v_add_co_u32 v6, vcc_lo, v0, s8 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v1, vcc_lo s_mov_b32 s5, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[4:5], v8, v[9:12], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[4:5], v[11:12] s_cbranch_execz .LBB14_183 ; %bb.181: ; %.preheader1.i.i.i100.preheader s_mov_b32 s8, 0 .LBB14_182: ; %.preheader1.i.i.i100 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3 s_sleep 1 global_store_b64 v[6:7], v[4:5], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[2:5], s[20:21] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[2:3], v[4:5] v_dual_mov_b32 v5, v3 :: v_dual_mov_b32 v4, v2 s_or_b32 s8, vcc_lo, s8 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s8 s_cbranch_execnz .LBB14_182 .LBB14_183: ; %Flow330 s_or_b32 exec_lo, exec_lo, s5 v_mov_b32_e32 v5, 0 s_mov_b32 s8, exec_lo s_mov_b32 s5, exec_lo v_mbcnt_lo_u32_b32 v4, s8, 0 global_load_b64 v[2:3], v5, s[20:21] offset:16 v_cmpx_eq_u32_e32 0, v4 s_cbranch_execz .LBB14_185 ; %bb.184: s_bcnt1_i32_b32 s8, s8 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v4, s8 s_waitcnt vmcnt(0) global_atomic_add_u64 v[2:3], v[4:5], off offset:8 .LBB14_185: s_or_b32 exec_lo, exec_lo, s5 s_waitcnt vmcnt(0) global_load_b64 v[4:5], v[2:3], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[4:5] s_cbranch_vccnz .LBB14_187 ; %bb.186: global_load_b32 v2, v[2:3], off offset:24 v_mov_b32_e32 v3, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s5, v2 s_waitcnt_vscnt null, 0x0 global_store_b64 v[4:5], v[2:3], off s_and_b32 m0, s5, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB14_187: ; %Flow331 s_or_b32 exec_lo, exec_lo, s4 s_add_i32 s6, s6, s1 v_add_co_u32 v0, vcc_lo, v0, s7 v_add_co_ci_u32_e32 v1, vcc_lo, s6, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB14_188: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB14_190 ; %bb.189: ; in Loop: Header=BB14_188 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB14_190: ; in Loop: Header=BB14_188 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB14_192 ; %bb.191: ; in Loop: Header=BB14_188 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB14_193 .LBB14_192: ; in Loop: Header=BB14_188 Depth=1 s_mov_b32 s1, -1 .LBB14_193: ; %Flow325 ; in Loop: Header=BB14_188 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB14_188 ; %bb.194: s_and_b32 exec_lo, exec_lo, s0 s_cbranch_execz .LBB14_198 ; %bb.195: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[20:21] offset:40 global_load_b64 v[7:8], v6, s[20:21] offset:24 glc global_load_b64 v[4:5], v6, s[20:21] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s2 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB14_198 ; %bb.196: ; %.preheader.i.i.i99.preheader s_mov_b32 s0, 0 .LBB14_197: ; %.preheader.i.i.i99 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[20:21] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB14_197 .LBB14_198: ; %__ockl_printf_append_args.exit103 s_or_b32 exec_lo, exec_lo, s29 v_mad_u64_u32 v[0:1], null, s28, 3, v[40:41] s_mul_i32 s0, s23, s22 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_cmp_gt_u32_e32 vcc_lo, s0, v0 s_and_saveexec_b32 s0, vcc_lo s_cbranch_execz .LBB14_200 ; %bb.199: s_load_b64 s[0:1], s[26:27], 0x0 v_ashrrev_i32_e32 v41, 31, v40 s_load_b64 s[2:3], s[24:25], 0x0 s_load_b64 s[4:5], s[18:19], 0x0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[1:2], 2, v[40:41] s_waitcnt lgkmcnt(0) v_add_co_u32 v3, vcc_lo, s0, v1 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, s1, v2, vcc_lo s_load_b64 s[4:5], s[4:5], 0x0 global_load_b32 v5, v[3:4], off v_add_co_u32 v3, vcc_lo, s2, v1 v_add_co_ci_u32_e32 v4, vcc_lo, s3, v2, vcc_lo global_load_b32 v7, v[3:4], off s_waitcnt vmcnt(1) v_cmp_gt_f32_e32 vcc_lo, 0x800000, v5 v_cndmask_b32_e64 v3, 1.0, 0x4f800000, vcc_lo v_cndmask_b32_e64 v8, 0, 0x41b17218, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v3, v5, v3 v_log_f32_e32 v5, v3 s_waitcnt_depctr 0xfff v_mul_f32_e32 v3, 0x3f317217, v5 v_cmp_gt_f32_e64 vcc_lo, 0x7f800000, |v5| s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v4, 0x3f317217, v5, -v3 v_fmac_f32_e32 v4, 0x3377d1cf, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_f32_e32 v6, v3, v4 v_dual_mov_b32 v4, 0 :: v_dual_add_nc_u32 v3, s28, v40 v_cndmask_b32_e32 v9, v5, v6, vcc_lo s_waitcnt lgkmcnt(0) v_add_co_u32 v1, vcc_lo, s4, v1 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[5:6], 2, v[3:4] v_add_co_ci_u32_e32 v2, vcc_lo, s5, v2, vcc_lo v_sub_f32_e32 v8, v9, v8 s_waitcnt vmcnt(0) v_mul_f32_e32 v9, v7, v8 s_delay_alu instid0(VALU_DEP_4) v_add_co_u32 v7, vcc_lo, s0, v5 v_add_co_ci_u32_e32 v8, vcc_lo, s1, v6, vcc_lo global_store_b32 v[1:2], v9, off v_add_co_u32 v1, vcc_lo, s2, v5 global_load_b32 v7, v[7:8], off v_add_co_ci_u32_e32 v2, vcc_lo, s3, v6, vcc_lo global_load_b32 v1, v[1:2], off s_waitcnt vmcnt(1) v_cmp_gt_f32_e32 vcc_lo, 0x800000, v7 v_cndmask_b32_e64 v2, 1.0, 0x4f800000, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mul_f32 v2, v7, v2 :: v_dual_add_nc_u32 v3, s28, v3 v_log_f32_e32 v2, v2 s_waitcnt_depctr 0xfff v_mul_f32_e32 v7, 0x3f317217, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v8, 0x3f317217, v2, -v7 v_fmac_f32_e32 v8, 0x3377d1cf, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_add_f32_e32 v7, v7, v8 v_cndmask_b32_e64 v8, 0, 0x41b17218, vcc_lo v_cmp_gt_f32_e64 vcc_lo, 0x7f800000, |v2| v_cndmask_b32_e32 v7, v2, v7, vcc_lo v_lshlrev_b64 v[2:3], 2, v[3:4] v_add_co_u32 v5, vcc_lo, s4, v5 v_add_co_ci_u32_e32 v6, vcc_lo, s5, v6, vcc_lo s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_sub_f32_e32 v7, v7, v8 s_waitcnt vmcnt(0) v_mul_f32_e32 v1, v1, v7 v_add_co_u32 v7, vcc_lo, s0, v2 v_add_co_ci_u32_e32 v8, vcc_lo, s1, v3, vcc_lo global_store_b32 v[5:6], v1, off v_add_co_u32 v5, vcc_lo, s2, v2 global_load_b32 v1, v[7:8], off v_add_co_ci_u32_e32 v6, vcc_lo, s3, v3, vcc_lo global_load_b32 v5, v[5:6], off s_waitcnt vmcnt(1) v_cmp_gt_f32_e32 vcc_lo, 0x800000, v1 v_cndmask_b32_e64 v6, 1.0, 0x4f800000, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v1, v1, v6 v_log_f32_e32 v6, v1 s_waitcnt_depctr 0xfff v_mul_f32_e32 v1, 0x3f317217, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v7, 0x3f317217, v6, -v1 v_fmac_f32_e32 v7, 0x3377d1cf, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_3) v_add_f32_e32 v7, v1, v7 v_mov_b32_e32 v1, v4 v_cndmask_b32_e64 v4, 0, 0x41b17218, vcc_lo v_cmp_gt_f32_e64 vcc_lo, 0x7f800000, |v6| v_lshlrev_b64 v[0:1], 2, v[0:1] v_cndmask_b32_e32 v6, v6, v7, vcc_lo v_add_co_u32 v2, vcc_lo, s4, v2 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_sub_f32_e32 v4, v6, v4 s_waitcnt vmcnt(0) v_mul_f32_e32 v6, v5, v4 v_add_co_u32 v4, vcc_lo, s0, v0 v_add_co_ci_u32_e32 v5, vcc_lo, s1, v1, vcc_lo global_store_b32 v[2:3], v6, off v_add_co_u32 v2, vcc_lo, s2, v0 global_load_b32 v4, v[4:5], off v_add_co_ci_u32_e32 v3, vcc_lo, s3, v1, vcc_lo global_load_b32 v2, v[2:3], off s_waitcnt vmcnt(1) v_cmp_gt_f32_e32 vcc_lo, 0x800000, v4 v_cndmask_b32_e64 v3, 1.0, 0x4f800000, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v3, v4, v3 v_log_f32_e32 v3, v3 s_waitcnt_depctr 0xfff v_mul_f32_e32 v4, 0x3f317217, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fma_f32 v5, 0x3f317217, v3, -v4 v_fmac_f32_e32 v5, 0x3377d1cf, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_add_f32_e32 v4, v4, v5 v_cndmask_b32_e64 v5, 0, 0x41b17218, vcc_lo v_cmp_gt_f32_e64 vcc_lo, 0x7f800000, |v3| v_cndmask_b32_e32 v3, v3, v4, vcc_lo v_add_co_u32 v0, vcc_lo, s4, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s5, v1, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_sub_f32_e32 v3, v3, v5 s_waitcnt vmcnt(0) v_mul_f32_e32 v2, v2, v3 global_store_b32 v[0:1], v2, off .LBB14_200: s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z25calculateCrossEntropyLossP8Vector2DS0_S0_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 42 .amdhsa_next_free_sgpr 35 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end14: .size _Z25calculateCrossEntropyLossP8Vector2DS0_S0_, .Lfunc_end14-_Z25calculateCrossEntropyLossP8Vector2DS0_S0_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 11016 ; NumSgprs: 37 ; NumVgprs: 42 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 4 ; VGPRBlocks: 5 ; NumSGPRsForWavesPerEU: 37 ; NumVGPRsForWavesPerEU: 42 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type .str,@object ; @.str .section .rodata.str1.1,"aMS",@progbits,1 .str: .asciz "\n\n**********Matrix Subtract diff dimension...." .size .str, 47 .type .str.1,@object ; @.str.1 .str.1: .asciz "\nMatrixSubtract\n" .size .str.1, 17 .type .str.2,@object ; @.str.2 .str.2: .asciz "vec->width : %d vec->height : %d - x dim %d y dim %d" .size .str.2, 53 .type .str.3,@object ; @.str.3 .str.3: .asciz "\nTransposeVector2D\n" .size .str.3, 20 .type .str.4,@object ; @.str.4 .str.4: .asciz "[" .size .str.4, 2 .type .str.5,@object ; @.str.5 .str.5: .asciz "%f, " .size .str.5, 5 .type .str.6,@object ; @.str.6 .str.6: .asciz "%f], \n" .size .str.6, 7 .type .str.7,@object ; @.str.7 .str.7: .asciz "]\n" .size .str.7, 3 .type .str.8,@object ; @.str.8 .str.8: .asciz "Row : %d - Width : %d \n\n" .size .str.8, 25 .protected error_sum ; @error_sum .type error_sum,@object .section .bss,"aw",@nobits .globl error_sum .p2align 4, 0x0 error_sum: .zero 128 .size error_sum, 128 .protected arg_max_result ; @arg_max_result .type arg_max_result,@object .globl arg_max_result .p2align 4, 0x0 arg_max_result: .zero 128 .size arg_max_result, 128 .type .str.9,@object ; @.str.9 .section .rodata.str1.1,"aMS",@progbits,1 .str.9: .asciz "\nArgMax2D\n" .size .str.9, 11 .type .str.10,@object ; @.str.10 .str.10: .asciz "\nSoftmax\n" .size .str.10, 10 .type .str.11,@object ; @.str.11 .str.11: .asciz "\n\n**********Matrix add diff dimension...." .size .str.11, 42 .type .str.12,@object ; @.str.12 .str.12: .asciz "AddandSigmoid\n" .size .str.12, 15 .type .str.13,@object ; @.str.13 .str.13: .asciz "AddandExponential\n" .size .str.13, 19 .type .str.14,@object ; @.str.14 .str.14: .asciz "\n\n**********MatrixPairwiseProduct dimension...." .size .str.14, 48 .type .str.15,@object ; @.str.15 .str.15: .asciz "\nMatrixPairwiseProduct\n" .size .str.15, 24 .type .str.16,@object ; @.str.16 .str.16: .asciz "\n\n**********ScalarMatrixProduct dimension\303\247...." .size .str.16, 48 .type .str.17,@object ; @.str.17 .str.17: .asciz "\nScalarMatrixProduct\n" .size .str.17, 22 .type .str.18,@object ; @.str.18 .str.18: .asciz "\n\nWidth : %d - height : %d\n\n" .size .str.18, 29 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym error_sum .addrsig_sym arg_max_result .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .actual_access: read_only .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .actual_access: read_only .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .actual_access: read_only .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims - .offset: 104 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z14MatrixSubtractP8Vector2DS0_S0_ .private_segment_fixed_size: 0 .sgpr_count: 37 .sgpr_spill_count: 0 .symbol: _Z14MatrixSubtractP8Vector2DS0_S0_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 42 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .actual_access: read_only .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .actual_access: read_only .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .actual_access: read_only .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 8320 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z19MatrixProductSharedP8Vector2DS0_S0_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z19MatrixProductSharedP8Vector2DS0_S0_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 19 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .actual_access: read_only .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .actual_access: read_only .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims - .offset: 96 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 8448 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z23TransposeVector2DSharedP8Vector2DS0_ .private_segment_fixed_size: 0 .sgpr_count: 35 .sgpr_spill_count: 0 .symbol: _Z23TransposeVector2DSharedP8Vector2DS0_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 40 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: hidden_block_count_x - .offset: 12 .size: 4 .value_kind: hidden_block_count_y - .offset: 16 .size: 4 .value_kind: hidden_block_count_z - .offset: 20 .size: 2 .value_kind: hidden_group_size_x - .offset: 22 .size: 2 .value_kind: hidden_group_size_y - .offset: 24 .size: 2 .value_kind: hidden_group_size_z - .offset: 26 .size: 2 .value_kind: hidden_remainder_x - .offset: 28 .size: 2 .value_kind: hidden_remainder_y - .offset: 30 .size: 2 .value_kind: hidden_remainder_z - .offset: 48 .size: 8 .value_kind: hidden_global_offset_x - .offset: 56 .size: 8 .value_kind: hidden_global_offset_y - .offset: 64 .size: 8 .value_kind: hidden_global_offset_z - .offset: 72 .size: 2 .value_kind: hidden_grid_dims - .offset: 88 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 264 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z15DisplayVector2DP8Vector2D .private_segment_fixed_size: 0 .sgpr_count: 37 .sgpr_spill_count: 0 .symbol: _Z15DisplayVector2DP8Vector2D.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 46 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .actual_access: read_only .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 8 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z5Sum2DP8Vector2D .private_segment_fixed_size: 0 .sgpr_count: 7 .sgpr_spill_count: 0 .symbol: _Z5Sum2DP8Vector2D.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 9 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .actual_access: read_only .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: hidden_block_count_x - .offset: 12 .size: 4 .value_kind: hidden_block_count_y - .offset: 16 .size: 4 .value_kind: hidden_block_count_z - .offset: 20 .size: 2 .value_kind: hidden_group_size_x - .offset: 22 .size: 2 .value_kind: hidden_group_size_y - .offset: 24 .size: 2 .value_kind: hidden_group_size_z - .offset: 26 .size: 2 .value_kind: hidden_remainder_x - .offset: 28 .size: 2 .value_kind: hidden_remainder_y - .offset: 30 .size: 2 .value_kind: hidden_remainder_z - .offset: 48 .size: 8 .value_kind: hidden_global_offset_x - .offset: 56 .size: 8 .value_kind: hidden_global_offset_y - .offset: 64 .size: 8 .value_kind: hidden_global_offset_z - .offset: 72 .size: 2 .value_kind: hidden_grid_dims - .offset: 88 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 264 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z8ArgMax2DP8Vector2D .private_segment_fixed_size: 0 .sgpr_count: 36 .sgpr_spill_count: 0 .symbol: _Z8ArgMax2DP8Vector2D.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 42 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .actual_access: read_only .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .actual_access: read_only .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims - .offset: 96 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z7SoftmaxP8Vector2DS0_ .private_segment_fixed_size: 0 .sgpr_count: 36 .sgpr_spill_count: 0 .symbol: _Z7SoftmaxP8Vector2DS0_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 42 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: by_value - .offset: 20 .size: 4 .value_kind: by_value .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 24 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z10PointerSetP8Vector2DS0_ii .private_segment_fixed_size: 0 .sgpr_count: 9 .sgpr_spill_count: 0 .symbol: _Z10PointerSetP8Vector2DS0_ii.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 5 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .actual_access: read_only .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .actual_access: read_only .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .actual_access: read_only .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims - .offset: 104 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z13AddandSigmoidP8Vector2DS0_S0_ .private_segment_fixed_size: 0 .sgpr_count: 37 .sgpr_spill_count: 0 .symbol: _Z13AddandSigmoidP8Vector2DS0_S0_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 42 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .actual_access: read_only .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .actual_access: read_only .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .actual_access: read_only .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims - .offset: 104 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z17AddandExponentialP8Vector2DS0_S0_ .private_segment_fixed_size: 0 .sgpr_count: 36 .sgpr_spill_count: 0 .symbol: _Z17AddandExponentialP8Vector2DS0_S0_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 42 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .actual_access: read_only .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .actual_access: read_only .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .actual_access: read_only .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims - .offset: 104 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z19LayerErrorCalculateP8Vector2DS0_S0_ .private_segment_fixed_size: 0 .sgpr_count: 37 .sgpr_spill_count: 0 .symbol: _Z19LayerErrorCalculateP8Vector2DS0_S0_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 42 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .actual_access: read_only .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value - .actual_access: read_only .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims - .offset: 104 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z17ApplyWeightChangeP8Vector2DfS0_ .private_segment_fixed_size: 0 .sgpr_count: 37 .sgpr_spill_count: 0 .symbol: _Z17ApplyWeightChangeP8Vector2DfS0_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 42 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: hidden_block_count_x - .offset: 12 .size: 4 .value_kind: hidden_block_count_y - .offset: 16 .size: 4 .value_kind: hidden_block_count_z - .offset: 20 .size: 2 .value_kind: hidden_group_size_x - .offset: 22 .size: 2 .value_kind: hidden_group_size_y - .offset: 24 .size: 2 .value_kind: hidden_group_size_z - .offset: 26 .size: 2 .value_kind: hidden_remainder_x - .offset: 28 .size: 2 .value_kind: hidden_remainder_y - .offset: 30 .size: 2 .value_kind: hidden_remainder_z - .offset: 48 .size: 8 .value_kind: hidden_global_offset_x - .offset: 56 .size: 8 .value_kind: hidden_global_offset_y - .offset: 64 .size: 8 .value_kind: hidden_global_offset_z - .offset: 72 .size: 2 .value_kind: hidden_grid_dims - .offset: 88 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 264 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z12Vector2DInfoP8Vector2D .private_segment_fixed_size: 0 .sgpr_count: 35 .sgpr_spill_count: 0 .symbol: _Z12Vector2DInfoP8Vector2D.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 40 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .actual_access: read_only .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .actual_access: read_only .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .actual_access: read_only .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims - .offset: 104 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z25calculateCrossEntropyLossP8Vector2DS0_S0_ .private_segment_fixed_size: 0 .sgpr_count: 37 .sgpr_spill_count: 0 .symbol: _Z25calculateCrossEntropyLossP8Vector2DS0_S0_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 42 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
fb6964ac7e04b6bf7c9e1279eed9342e217a421e
//pass //--blockDim=2048 --gridDim=64 struct s { float x, y, z; }; __global__ void foo(s *q) { s p = { 0.0f, 0.0f, 0.0f }; q[threadIdx.x + blockIdx.x * blockDim.x] = p; }
.file "tmpxft_0037a92a_00000000-6_kernel.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z23__device_stub__Z3fooP1sP1s .type _Z23__device_stub__Z3fooP1sP1s, @function _Z23__device_stub__Z3fooP1sP1s: .LFB2032: .cfi_startproc endbr64 subq $104, %rsp .cfi_def_cfa_offset 112 movq %rdi, 8(%rsp) leaq 24(%rsp), %rcx leaq 16(%rsp), %rdx leaq 44(%rsp), %rsi leaq 32(%rsp), %rdi movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 40(%rsp) movq %rax, 80(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 24(%rsp) .cfi_def_cfa_offset 120 leaq _Z3fooP1s(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 128 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 96(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 120 popq %rdx .cfi_def_cfa_offset 112 .L2: movq 88(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $104, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z23__device_stub__Z3fooP1sP1s, .-_Z23__device_stub__Z3fooP1sP1s .globl _Z3fooP1s .type _Z3fooP1s, @function _Z3fooP1s: .LFB2033: .cfi_startproc endbr64 jmp _Z23__device_stub__Z3fooP1sP1s .cfi_endproc .LFE2033: .size _Z3fooP1s, .-_Z3fooP1s .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z3fooP1s" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z3fooP1s(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z3fooP1s .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */ /* 0x000e220000002100 */ /*0020*/ MOV R5, 0xc ; /* 0x0000000c00057802 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe40000000a00 */ /*0040*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x000e240000002500 */ /*0050*/ IMAD R2, R3, c[0x0][0x0], R2 ; /* 0x0000000003027a24 */ /* 0x001fc800078e0202 */ /*0060*/ IMAD.WIDE.U32 R2, R2, R5, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fca00078e0005 */ /*0070*/ STG.E [R2.64], RZ ; /* 0x000000ff02007986 */ /* 0x000fe8000c101904 */ /*0080*/ STG.E [R2.64+0x4], RZ ; /* 0x000004ff02007986 */ /* 0x000fe8000c101904 */ /*0090*/ STG.E [R2.64+0x8], RZ ; /* 0x000008ff02007986 */ /* 0x000fe2000c101904 */ /*00a0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00b0*/ BRA 0xb0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> //pass //--blockDim=2048 --gridDim=64 struct s { float x, y, z; }; __global__ void foo(s *q) { s p = { 0.0f, 0.0f, 0.0f }; q[threadIdx.x + blockIdx.x * blockDim.x] = p; }
.text .file "kernel.hip" .globl _Z18__device_stub__fooP1s # -- Begin function _Z18__device_stub__fooP1s .type _Z18__device_stub__fooP1s,@function _Z18__device_stub__fooP1s: # @_Z18__device_stub__fooP1s .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $64, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) movq %rsp, %rbx movq %rax, (%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z3fooP1s, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $80, %rsp .cfi_adjust_cfa_offset -80 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z18__device_stub__fooP1s, .Lfunc_end0-_Z18__device_stub__fooP1s .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z3fooP1s, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z3fooP1s,@object # @_Z3fooP1s .section .rodata,"a",@progbits .globl _Z3fooP1s .p2align 3, 0x0 _Z3fooP1s: .quad _Z18__device_stub__fooP1s .size _Z3fooP1s, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z3fooP1s" .size .L__unnamed_1, 10 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z18__device_stub__fooP1s .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z3fooP1s .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z3fooP1s ; -- Begin function _Z3fooP1s .globl _Z3fooP1s .p2align 8 .type _Z3fooP1s,@function _Z3fooP1s: ; @_Z3fooP1s ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x14 s_load_b64 s[0:1], s[0:1], 0x0 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] v_mov_b32_e32 v0, 0 v_mov_b32_e32 v2, v0 s_delay_alu instid0(VALU_DEP_3) v_mad_u64_u32 v[3:4], null, v1, 12, s[0:1] v_mov_b32_e32 v1, v0 global_store_b96 v[3:4], v[0:2], off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z3fooP1s .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 264 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 5 .amdhsa_next_free_sgpr 16 .amdhsa_reserve_vcc 0 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z3fooP1s, .Lfunc_end0-_Z3fooP1s ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 88 ; NumSgprs: 16 ; NumVgprs: 5 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 1 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 16 ; NumVGPRsForWavesPerEU: 5 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: hidden_block_count_x - .offset: 12 .size: 4 .value_kind: hidden_block_count_y - .offset: 16 .size: 4 .value_kind: hidden_block_count_z - .offset: 20 .size: 2 .value_kind: hidden_group_size_x - .offset: 22 .size: 2 .value_kind: hidden_group_size_y - .offset: 24 .size: 2 .value_kind: hidden_group_size_z - .offset: 26 .size: 2 .value_kind: hidden_remainder_x - .offset: 28 .size: 2 .value_kind: hidden_remainder_y - .offset: 30 .size: 2 .value_kind: hidden_remainder_z - .offset: 48 .size: 8 .value_kind: hidden_global_offset_x - .offset: 56 .size: 8 .value_kind: hidden_global_offset_y - .offset: 64 .size: 8 .value_kind: hidden_global_offset_z - .offset: 72 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 264 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z3fooP1s .private_segment_fixed_size: 0 .sgpr_count: 16 .sgpr_spill_count: 0 .symbol: _Z3fooP1s.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 5 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
d628c3a27baa6c091ce1e36fd064137ad65912be
// To compute histogram with atomic operations */ #include <stdio.h> #include <stdlib.h> #include <math.h> #include <time.h> #include <cuda_runtime.h> // Variables float* data_h; // host vectors unsigned int* hist_h; // GPU solution back to the CPU float* data_d; // device vectors unsigned int* hist_d; unsigned int* hist_c; // CPU solution // Functions void RandomUniform(float*, long); void RandomNormal(float*, long); void RandomExpDecay(float*, long); __global__ void hist_shmem(float *data, const long N, unsigned int *hist, const int bins, const float Rmin, const float binsize) { // use shared memory and atomic addition extern __shared__ unsigned int temp[]; // assume the blocksize is equal to the total # bins temp[threadIdx.x] = 0; __syncthreads(); long i = threadIdx.x + blockIdx.x * blockDim.x; long stride = blockDim.x * gridDim.x; // if( (index > bins-1) || (index < 0)) { // printf("data[%d]=%f, index=%d\n",i,data[i],index); // } while (i < N) { int index = (int)((data[i] - Rmin) / binsize); atomicAdd(&temp[index], 1); i += stride; } __syncthreads(); atomicAdd( &(hist[threadIdx.x]), temp[threadIdx.x] ); } int main(void) { int gid; // Error code to check return values for CUDA calls cudaError_t err = cudaSuccess; scanf("%d",&gid); err = cudaSetDevice(gid); if (err != cudaSuccess) { printf("!!! Cannot select GPU with device ID = %d\n", gid); exit(1); } printf("Set GPU with device ID = %d\n", gid); cudaSetDevice(gid); printf("To find the histogram of a data set (with real numbers): \n"); long N; int bins,index; float Rmin, Rmax, binsize; printf("Enter the size of the data vector: "); scanf("%ld",&N); printf("%ld\n",N); long size = N * sizeof(float); printf("Enter the data range [Rmin, Rmax] for the histogram: "); scanf("%f %f",&Rmin, &Rmax); printf("%f %f\n",Rmin, Rmax); printf("Enter the number of bins of the histogram: "); scanf("%d",&bins); printf("%d\n",bins); if(bins > 1024) { printf("The number of bins is set to # of threads per block < 1024 ! \n"); exit(0); } int bsize = bins*sizeof(int); binsize = (Rmax - Rmin)/(float)bins; data_h = (float*)malloc(size); hist_h = (unsigned int*)malloc(bsize); // Check memory allocations if(data_h == NULL || hist_h == NULL) { fprintf(stderr, "Failed to allocate host vectors!\n"); exit(EXIT_FAILURE); } for(int i=0; i<bins; i++){ hist_h[i]=0; } // initialize the data_h vector // srand(time(NULL)); // initialize the seed with the current time srand(12345); // RandomUniform(data_h, N); // uniform deviate in (0,1) RandomExpDecay(data_h, N); int threadsPerBlock; printf("Enter the number of threads per block: "); scanf("%d",&threadsPerBlock); printf("%d\n",threadsPerBlock); if( threadsPerBlock != bins ) { printf("The number of threads per block must be equal to the number of bins ! \n"); exit(0); } fflush(stdout); int blocksPerGrid; printf("Enter the number of blocks per grid: "); scanf("%d",&blocksPerGrid); printf("%d\n",blocksPerGrid); if( blocksPerGrid > 2147483647 ) { printf("The number of blocks must be less than 2147483647 ! \n"); exit(0); } printf("The number of blocks is %d\n", blocksPerGrid); fflush(stdout); int CPU; printf("To compute the histogram with CPU (1/0) ? "); scanf("%d",&CPU); printf("%d\n",CPU); fflush(stdout); // create the timer cudaEvent_t start, stop; cudaEventCreate(&start); cudaEventCreate(&stop); // start the timer cudaEventRecord(start,0); // Allocate vectors in device memory cudaMalloc((void**)&hist_d, bsize); cudaMalloc((void**)&data_d, size); // Copy vectors from host memory to device memory cudaMemcpy(data_d, data_h, size, cudaMemcpyHostToDevice); cudaMemcpy(hist_d, hist_h, bsize, cudaMemcpyHostToDevice); // stop the timer cudaEventRecord(stop,0); cudaEventSynchronize(stop); float Intime; cudaEventElapsedTime( &Intime, start, stop); printf("Input time for GPU: %f (ms) \n",Intime); // start the timer cudaEventRecord(start,0); int sm = threadsPerBlock * sizeof(int); hist_shmem <<< blocksPerGrid, threadsPerBlock, sm >>> (data_d, N, hist_d, bins, Rmin, binsize); // stop the timer cudaEventRecord(stop,0); cudaEventSynchronize(stop); float gputime; cudaEventElapsedTime( &gputime, start, stop); printf("Processing time for GPU: %f (ms) \n",gputime); printf("GPU Gflops: %f\n",2*N/(1000000.0*gputime)); // Copy result from device memory to host memory // hist_h contains the result in host memory // start the timer cudaEventRecord(start,0); cudaMemcpy(hist_h, hist_d, bsize, cudaMemcpyDeviceToHost); cudaFree(data_d); cudaFree(hist_d); // stop the timer cudaEventRecord(stop,0); cudaEventSynchronize(stop); float Outime; cudaEventElapsedTime( &Outime, start, stop); printf("Output time for GPU: %f (ms) \n", Outime); float gputime_tot; gputime_tot = Intime + gputime + Outime; printf("Total time for GPU: %f (ms) \n", gputime_tot); // Save histogram in file FILE *out; out = fopen("hist_shmem.dat","w"); fprintf(out, "Histogram (GPU):\n"); for(int i=0; i<bins; i++) { float x = Rmin + (i + 0.5) * binsize; // the center of each bin fprintf(out,"%f %d \n",x,hist_h[i]); } fclose(out); // Print the histogram on screen printf("Histogram (GPU):\n"); for(int i = 0; i < bins; i = i+1) { float x = Rmin + (i + 0.5) * binsize; // the center of each bin printf("%f %d\n", x, hist_h[i]); } if(CPU==0) { cudaEventDestroy(start); cudaEventDestroy(stop); cudaDeviceReset(); free(data_h); free(hist_h); return 0; } // To compute the CPU reference solution hist_c = (unsigned int*)malloc(bsize); for(int i = 0; i < bins; i = i+1){ hist_c[i] = 0; } // start the timer cudaEventRecord(start,0); for(int i = 0; i < N; i = i+1) { index = (int)((data_h[i] - Rmin) / binsize); if( (index > bins - 1) || (index < 0)) { printf("data[%d]=%f, index=%d\n",i,data_h[i],index); exit(0); } hist_c[index]++; } // stop the timer cudaEventRecord(stop,0); cudaEventSynchronize(stop); float cputime; cudaEventElapsedTime( &cputime, start, stop); printf("Processing time for CPU: %f (ms) \n",cputime); printf("CPU Gflops: %f\n",2*N/(1000000.0*cputime)); printf("Speed up of GPU = %f\n", cputime/(gputime_tot)); // destroy the timer cudaEventDestroy(start); cudaEventDestroy(stop); // check histogram sum equal to the total number of data int sum = 0; for(int i = 0; i < bins; i = i+1) { sum += hist_c[i]; } if(sum != N) { printf("Error, sum = %d\n",sum); exit(0); } // compare histograms from CPU and GPU for (int i = 0; i < bins; i++) { if(hist_h[i] != hist_c[i]) { printf("i=%d, hist_h=%d, hist_c=%d \n", i, hist_h[i], hist_c[i]); } } // save histogram in file FILE *out1; out1 = fopen("hist_cpu.dat","w"); fprintf(out1, "Histogram (CPU):\n"); for(int i=0; i<bins; i++) { float x=Rmin+(i+0.5)*binsize; // the center of each bin fprintf(out1,"%f %d \n",x,hist_c[i]); } fclose(out1); printf("Histogram (CPU):\n"); for(int i=0; i<bins; i++) { float x=Rmin+(i+0.5)*binsize; // the center of each bin printf("%f %d \n",x,hist_c[i]); } cudaDeviceReset(); free(data_h); free(hist_h); free(hist_c); return 0; } void RandomUniform(float* data, long n) // RNG with uniform distribution in (0,1) { for(long i = 0; i < n; i++){ data[i] = rand()/(float)RAND_MAX; } } void RandomNormal(float* data, long n) // RNG with normal distribution, mu=0, sigma=1 { const float Pi = acos(-1.0); for(long i = 0; i < n; i++) { double y = (double) rand() / (float)RAND_MAX; double x = -log(1.0-y); double z = (double) rand() / (float)RAND_MAX; double theta = 2*Pi*z; data[i] = (float) (sqrt(2.0*x)*cos(theta)); } } void RandomExpDecay(float* data, long n) // RNG with Exponential Decay { for(long i = 0; i < n; i = i+1){ double y = (double) rand() / (float) RAND_MAX; data[i] = (float) -log(1.0 - y); } }
.file "tmpxft_0032ba43_00000000-6_hist_1gpu_shmem.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2033: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2033: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z13RandomUniformPfl .type _Z13RandomUniformPfl, @function _Z13RandomUniformPfl: .LFB2028: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 movq %rdi, %r12 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 xorl %ebx, %ebx .L3: cmpq %rbp, %rbx jge .L7 call rand@PLT cvtsi2ssl %eax, %xmm0 mulss .LC0(%rip), %xmm0 movss %xmm0, (%r12,%rbx,4) incq %rbx jmp .L3 .L7: popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2028: .size _Z13RandomUniformPfl, .-_Z13RandomUniformPfl .globl _Z12RandomNormalPfl .type _Z12RandomNormalPfl, @function _Z12RandomNormalPfl: .LFB2029: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movq %rdi, %r12 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 xorl %ebx, %ebx subq $24, %rsp .cfi_def_cfa_offset 64 .L9: cmpq %rbp, %rbx jge .L12 call rand@PLT movsd .LC2(%rip), %xmm0 cvtsi2sdl %eax, %xmm1 mulsd .LC1(%rip), %xmm1 subsd %xmm1, %xmm0 call log@PLT movsd %xmm0, 8(%rsp) call rand@PLT movsd 8(%rsp), %xmm0 xorps .LC3(%rip), %xmm0 movl %eax, %r13d addsd %xmm0, %xmm0 call sqrt@PLT movsd %xmm0, 8(%rsp) cvtsi2sdl %r13d, %xmm0 mulsd .LC1(%rip), %xmm0 mulsd .LC4(%rip), %xmm0 call cos@PLT mulsd 8(%rsp), %xmm0 cvtsd2ss %xmm0, %xmm0 movss %xmm0, (%r12,%rbx,4) incq %rbx jmp .L9 .L12: addq $24, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2029: .size _Z12RandomNormalPfl, .-_Z12RandomNormalPfl .globl _Z14RandomExpDecayPfl .type _Z14RandomExpDecayPfl, @function _Z14RandomExpDecayPfl: .LFB2030: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 movq %rdi, %r12 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 xorl %ebx, %ebx .L14: cmpq %rbp, %rbx jge .L17 call rand@PLT movsd .LC2(%rip), %xmm0 cvtsi2sdl %eax, %xmm1 mulsd .LC1(%rip), %xmm1 subsd %xmm1, %xmm0 call log@PLT cvtsd2ss %xmm0, %xmm0 xorps .LC5(%rip), %xmm0 movss %xmm0, (%r12,%rbx,4) incq %rbx jmp .L14 .L17: popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2030: .size _Z14RandomExpDecayPfl, .-_Z14RandomExpDecayPfl .globl _Z36__device_stub__Z10hist_shmemPflPjiffPflPjiff .type _Z36__device_stub__Z10hist_shmemPflPjiffPflPjiff, @function _Z36__device_stub__Z10hist_shmemPflPjiffPflPjiff: .LFB2055: .cfi_startproc endbr64 subq $184, %rsp .cfi_def_cfa_offset 192 movq %rdi, 40(%rsp) leaq 72(%rsp), %rdi movq %rsi, 32(%rsp) leaq 84(%rsp), %rsi movq %rdx, 24(%rsp) leaq 56(%rsp), %rdx movl %ecx, 20(%rsp) leaq 64(%rsp), %rcx movss %xmm0, 16(%rsp) movss %xmm1, 12(%rsp) movq %fs:40, %rax movq %rax, 168(%rsp) xorl %eax, %eax leaq 40(%rsp), %rax movl $1, 80(%rsp) movq %rax, 120(%rsp) leaq 32(%rsp), %rax movq %rax, 128(%rsp) leaq 24(%rsp), %rax movq %rax, 136(%rsp) leaq 20(%rsp), %rax movq %rax, 144(%rsp) leaq 16(%rsp), %rax movq %rax, 152(%rsp) leaq 12(%rsp), %rax movq %rax, 160(%rsp) movabsq $4294967297, %rax movq %rax, 72(%rsp) movq %rax, 84(%rsp) movl $1, 92(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L18 pushq 64(%rsp) .cfi_def_cfa_offset 200 leaq _Z10hist_shmemPflPjiff(%rip), %rdi pushq 64(%rsp) .cfi_def_cfa_offset 208 movq 100(%rsp), %rcx movl 108(%rsp), %r8d movq 88(%rsp), %rsi movl 96(%rsp), %edx leaq 136(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 200 popq %rdx .cfi_def_cfa_offset 192 .L18: movq 168(%rsp), %rax subq %fs:40, %rax je .L20 call __stack_chk_fail@PLT .L20: addq $184, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2055: .size _Z36__device_stub__Z10hist_shmemPflPjiffPflPjiff, .-_Z36__device_stub__Z10hist_shmemPflPjiffPflPjiff .globl _Z10hist_shmemPflPjiff .type _Z10hist_shmemPflPjiff, @function _Z10hist_shmemPflPjiff: .LFB2056: .cfi_startproc endbr64 jmp _Z36__device_stub__Z10hist_shmemPflPjiffPflPjiff .cfi_endproc .LFE2056: .size _Z10hist_shmemPflPjiff, .-_Z10hist_shmemPflPjiff .section .rodata.str1.1,"aMS",@progbits,1 .LC6: .string "%d" .LC7: .string "!!! Cannot select GPU with device ID = %d\n" .LC8: .string "Set GPU with device ID = %d\n" .LC9: .string "To find the histogram of a data set (with real numbers): \n" .LC10: .string "Enter the size of the data vector: " .LC11: .string "%ld" .LC12: .string "%ld\n" .LC13: .string "Enter the data range [Rmin, Rmax] for the histogram: " .LC14: .string "%f %f" .LC15: .string "%f %f\n" .LC16: .string "Enter the number of bins of the histogram: " .LC17: .string "%d\n" .LC18: .string "The number of bins is set to # of threads per block < 1024 ! \n" .LC19: .string "Failed to allocate host vectors!\n" .LC20: .string "Enter the number of threads per block: " .LC21: .string "The number of threads per block must be equal to the number of bins ! \n" .LC22: .string "Enter the number of blocks per grid: " .LC23: .string "The number of blocks is %d\n" .LC24: .string "To compute the histogram with CPU (1/0) ? " .LC25: .string "Input time for GPU: %f (ms) \n" .LC26: .string "Processing time for GPU: %f (ms) \n" .LC28: .string "GPU Gflops: %f\n" .LC29: .string "Output time for GPU: %f (ms) \n" .LC30: .string "Total time for GPU: %f (ms) \n" .LC31: .string "w" .LC32: .string "hist_shmem.dat" .LC33: .string "Histogram (GPU):\n" .LC35: .string "%f %d \n" .LC36: .string "%f %d\n" .LC37: .string "data[%d]=%f, index=%d\n" .LC38: .string "Processing time for CPU: %f (ms) \n" .LC39: .string "CPU Gflops: %f\n" .LC40: .string "Speed up of GPU = %f\n" .LC41: .string "Error, sum = %d\n" .LC42: .string "i=%d, hist_h=%d, hist_c=%d \n" .LC43: .string "hist_cpu.dat" .LC44: .string "Histogram (CPU):\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 leaq .LC6(%rip), %r12 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 movq %r12, %rdi pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $120, %rsp .cfi_def_cfa_offset 176 movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 20(%rsp), %rsi call __isoc23_scanf@PLT movl 20(%rsp), %edi call cudaSetDevice@PLT movl 20(%rsp), %edx testl %eax, %eax je .L24 leaq .LC7(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L65 .L24: leaq .LC8(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movl 20(%rsp), %edi leaq .LC17(%rip), %r13 call cudaSetDevice@PLT leaq .LC9(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT leaq .LC10(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT leaq 56(%rsp), %rsi leaq .LC11(%rip), %rdi xorl %eax, %eax call __isoc23_scanf@PLT movq 56(%rsp), %rdx leaq .LC12(%rip), %rsi xorl %eax, %eax movl $2, %edi call __printf_chk@PLT leaq .LC13(%rip), %rsi movl $2, %edi xorl %eax, %eax movq 56(%rsp), %rbp call __printf_chk@PLT leaq 32(%rsp), %rdx leaq 28(%rsp), %rsi xorl %eax, %eax leaq .LC14(%rip), %rdi call __isoc23_scanf@PLT leaq .LC15(%rip), %rsi movl $2, %edi movb $2, %al cvtss2sd 28(%rsp), %xmm0 cvtss2sd 32(%rsp), %xmm1 call __printf_chk@PLT xorl %eax, %eax leaq .LC16(%rip), %rsi movl $2, %edi call __printf_chk@PLT leaq 24(%rsp), %rsi movq %r12, %rdi xorl %eax, %eax call __isoc23_scanf@PLT movl 24(%rsp), %edx movq %r13, %rsi xorl %eax, %eax movl $2, %edi call __printf_chk@PLT movl 24(%rsp), %r14d cmpl $1024, %r14d jle .L25 leaq .LC18(%rip), %rsi .L64: movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L63: xorl %edi, %edi .L62: call exit@PLT .L25: movss 32(%rsp), %xmm3 movss 28(%rsp), %xmm4 salq $2, %rbp leal 0(,%r14,4), %ebx movq %rbp, %rdi movslq %ebx, %rbx movss %xmm3, 8(%rsp) movss %xmm4, 12(%rsp) call malloc@PLT movq %rbx, %rdi movq %rax, data_h(%rip) movq %rax, %r15 call malloc@PLT movq %rax, hist_h(%rip) testq %rax, %rax je .L55 xorl %edx, %edx testq %r15, %r15 jne .L26 .L55: movq stderr(%rip), %rdi leaq .LC19(%rip), %rdx movl $2, %esi xorl %eax, %eax call __fprintf_chk@PLT .L65: movl $1, %edi jmp .L62 .L26: cmpl %edx, %r14d jle .L66 xorl %esi, %esi movl %esi, (%rax,%rdx,4) incq %rdx jmp .L26 .L66: movl $12345, %edi call srand@PLT movq 56(%rsp), %rsi movq data_h(%rip), %rdi call _Z14RandomExpDecayPfl leaq .LC20(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT leaq 36(%rsp), %rsi movq %r12, %rdi xorl %eax, %eax call __isoc23_scanf@PLT movl 36(%rsp), %edx movq %r13, %rsi xorl %eax, %eax movl $2, %edi call __printf_chk@PLT movl 24(%rsp), %eax leaq .LC21(%rip), %rsi cmpl %eax, 36(%rsp) jne .L64 cvtsi2ssl %r14d, %xmm1 movss 8(%rsp), %xmm0 subss 12(%rsp), %xmm0 movq stdout(%rip), %rdi divss %xmm1, %xmm0 movss %xmm0, 8(%rsp) call fflush@PLT leaq .LC22(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT leaq 40(%rsp), %rsi movq %r12, %rdi xorl %eax, %eax call __isoc23_scanf@PLT movl 40(%rsp), %edx movq %r13, %rsi xorl %eax, %eax movl $2, %edi call __printf_chk@PLT movl 40(%rsp), %edx movl $2, %edi xorl %eax, %eax leaq .LC23(%rip), %rsi call __printf_chk@PLT movq stdout(%rip), %rdi call fflush@PLT leaq .LC24(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT leaq 44(%rsp), %rsi movq %r12, %rdi xorl %eax, %eax call __isoc23_scanf@PLT movl 44(%rsp), %edx movq %r13, %rsi xorl %eax, %eax movl $2, %edi call __printf_chk@PLT movq stdout(%rip), %rdi call fflush@PLT leaq 64(%rsp), %rdi call cudaEventCreate@PLT leaq 72(%rsp), %rdi call cudaEventCreate@PLT movq 64(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movq %rbx, %rsi leaq hist_d(%rip), %rdi call cudaMalloc@PLT movq %rbp, %rsi leaq data_d(%rip), %rdi call cudaMalloc@PLT movq data_h(%rip), %rsi movl $1, %ecx movq %rbp, %rdx movq data_d(%rip), %rdi call cudaMemcpy@PLT movq hist_h(%rip), %rsi movl $1, %ecx movq %rbx, %rdx movq hist_d(%rip), %rdi call cudaMemcpy@PLT movq 72(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movq 72(%rsp), %rdi call cudaEventSynchronize@PLT movq 72(%rsp), %rdx movq 64(%rsp), %rsi leaq 48(%rsp), %rdi call cudaEventElapsedTime@PLT leaq .LC25(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd 48(%rsp), %xmm0 call __printf_chk@PLT movq 64(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl 36(%rsp), %r8d movl 40(%rsp), %edx movabsq $4294967297, %rax movq %rax, 96(%rsp) movl 100(%rsp), %ecx movl %r8d, 92(%rsp) sall $2, %r8d xorl %r9d, %r9d movl %edx, 80(%rsp) movq 92(%rsp), %rdx movslq %r8d, %r8 movq %rax, 84(%rsp) movq 80(%rsp), %rdi movl 88(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L30 movss 8(%rsp), %xmm1 movss 28(%rsp), %xmm0 movl 24(%rsp), %ecx movq hist_d(%rip), %rdx movq 56(%rsp), %rsi movq data_d(%rip), %rdi call _Z36__device_stub__Z10hist_shmemPflPjiffPflPjiff .L30: movq 72(%rsp), %rdi xorl %esi, %esi xorl %r14d, %r14d leaq .LC31(%rip), %rbp leaq .LC33(%rip), %r13 call cudaEventRecord@PLT movq 72(%rsp), %rdi call cudaEventSynchronize@PLT movq 72(%rsp), %rdx movq 64(%rsp), %rsi leaq 52(%rsp), %rdi call cudaEventElapsedTime@PLT leaq .LC26(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd 52(%rsp), %xmm0 call __printf_chk@PLT movq 56(%rsp), %rax cvtss2sd 52(%rsp), %xmm1 mulsd .LC27(%rip), %xmm1 leaq .LC28(%rip), %rsi movl $2, %edi addq %rax, %rax cvtsi2sdq %rax, %xmm0 movb $1, %al divsd %xmm1, %xmm0 call __printf_chk@PLT movq 64(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movq hist_d(%rip), %rsi movl $2, %ecx movq %rbx, %rdx movq hist_h(%rip), %rdi call cudaMemcpy@PLT movq data_d(%rip), %rdi call cudaFree@PLT movq hist_d(%rip), %rdi call cudaFree@PLT movq 72(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movq 72(%rsp), %rdi call cudaEventSynchronize@PLT movq 72(%rsp), %rdx movq 64(%rsp), %rsi leaq 80(%rsp), %rdi call cudaEventElapsedTime@PLT leaq .LC29(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd 80(%rsp), %xmm0 call __printf_chk@PLT movl $2, %edi movb $1, %al movss 48(%rsp), %xmm0 addss 52(%rsp), %xmm0 leaq .LC30(%rip), %rsi addss 80(%rsp), %xmm0 movss %xmm0, 12(%rsp) cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT movq %rbp, %rsi leaq .LC32(%rip), %rdi call fopen@PLT movq %r13, %rdx movl $2, %esi movq %rax, %rdi movq %rax, %r12 xorl %eax, %eax call __fprintf_chk@PLT .L31: cmpl %r14d, 24(%rsp) jle .L67 cvtsi2sdl %r14d, %xmm0 cvtss2sd 8(%rsp), %xmm1 addsd .LC34(%rip), %xmm0 movq hist_h(%rip), %rax leaq .LC35(%rip), %rdx movl $2, %esi movq %r12, %rdi movl (%rax,%r14,4), %ecx movb $1, %al incq %r14 mulsd %xmm1, %xmm0 cvtss2sd 28(%rsp), %xmm1 addsd %xmm1, %xmm0 cvtsd2ss %xmm0, %xmm0 cvtss2sd %xmm0, %xmm0 call __fprintf_chk@PLT jmp .L31 .L67: movq %r12, %rdi xorl %r12d, %r12d call fclose@PLT movq %r13, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L33: movl 24(%rsp), %r13d cmpl %r12d, %r13d jle .L68 cvtsi2sdl %r12d, %xmm0 addsd .LC34(%rip), %xmm0 cvtss2sd 8(%rsp), %xmm1 movq hist_h(%rip), %rax leaq .LC36(%rip), %rsi movl $2, %edi movl (%rax,%r12,4), %edx movb $1, %al incq %r12 mulsd %xmm1, %xmm0 cvtss2sd 28(%rsp), %xmm1 addsd %xmm1, %xmm0 cvtsd2ss %xmm0, %xmm0 cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT jmp .L33 .L68: cmpl $0, 44(%rsp) movq 64(%rsp), %r12 jne .L35 movq %r12, %rdi call cudaEventDestroy@PLT movq 72(%rsp), %rdi call cudaEventDestroy@PLT call cudaDeviceReset@PLT movq data_h(%rip), %rdi call free@PLT movq hist_h(%rip), %rdi jmp .L61 .L35: movq %rbx, %rdi call malloc@PLT xorl %edx, %edx movq %rax, hist_c(%rip) .L37: cmpl %edx, %r13d jle .L69 xorl %ecx, %ecx movl %ecx, (%rax,%rdx,4) incq %rdx jmp .L37 .L69: xorl %esi, %esi movq %r12, %rdi call cudaEventRecord@PLT movq 56(%rsp), %rsi xorl %edx, %edx movq data_h(%rip), %rdi movss 28(%rsp), %xmm2 movq hist_c(%rip), %rax .L39: cmpq %rdx, %rsi jle .L70 movss (%rdi,%rdx,4), %xmm0 leaq 1(%rdx), %r8 movaps %xmm0, %xmm1 subss %xmm2, %xmm1 divss 8(%rsp), %xmm1 cvttss2sil %xmm1, %ecx cmpl %ecx, 24(%rsp) jle .L56 testl %ecx, %ecx jns .L40 .L56: leaq .LC37(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT jmp .L63 .L40: movslq %ecx, %rcx movq %r8, %rdx incl (%rax,%rcx,4) jmp .L39 .L70: movq 72(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movq 72(%rsp), %rdi call cudaEventSynchronize@PLT movq 72(%rsp), %rdx movq 64(%rsp), %rsi leaq 92(%rsp), %rdi call cudaEventElapsedTime@PLT leaq .LC38(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd 92(%rsp), %xmm0 call __printf_chk@PLT movq 56(%rsp), %rax cvtss2sd 92(%rsp), %xmm1 mulsd .LC27(%rip), %xmm1 leaq .LC39(%rip), %rsi movl $2, %edi addq %rax, %rax cvtsi2sdq %rax, %xmm0 movb $1, %al divsd %xmm1, %xmm0 call __printf_chk@PLT leaq .LC40(%rip), %rsi movl $2, %edi movb $1, %al movss 92(%rsp), %xmm0 divss 12(%rsp), %xmm0 cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT movq 64(%rsp), %rdi call cudaEventDestroy@PLT movq 72(%rsp), %rdi call cudaEventDestroy@PLT movl 24(%rsp), %ecx xorl %eax, %eax xorl %edx, %edx movq hist_c(%rip), %rsi .L43: cmpl %eax, %ecx jle .L71 addl (%rsi,%rax,4), %edx incq %rax jmp .L43 .L71: movslq %edx, %rax xorl %ebx, %ebx leaq .LC42(%rip), %r12 cmpq 56(%rsp), %rax je .L45 leaq .LC41(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L63 .L47: movq hist_h(%rip), %rax movl (%rax,%rbx,4), %ecx movq hist_c(%rip), %rax movl (%rax,%rbx,4), %r8d cmpl %r8d, %ecx je .L46 movl %ebx, %edx movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L46: incq %rbx .L45: cmpl %ebx, 24(%rsp) jg .L47 movq %rbp, %rsi leaq .LC43(%rip), %rdi leaq .LC44(%rip), %rbp xorl %r12d, %r12d call fopen@PLT movq %rbp, %rdx movl $2, %esi movq %rax, %rdi movq %rax, %rbx xorl %eax, %eax call __fprintf_chk@PLT .L48: cmpl %r12d, 24(%rsp) jle .L72 cvtsi2sdl %r12d, %xmm0 cvtss2sd 8(%rsp), %xmm1 addsd .LC34(%rip), %xmm0 movq hist_c(%rip), %rax leaq .LC35(%rip), %rdx movl $2, %esi movq %rbx, %rdi movl (%rax,%r12,4), %ecx movb $1, %al incq %r12 mulsd %xmm1, %xmm0 cvtss2sd 28(%rsp), %xmm1 addsd %xmm1, %xmm0 cvtsd2ss %xmm0, %xmm0 cvtss2sd %xmm0, %xmm0 call __fprintf_chk@PLT jmp .L48 .L72: movq %rbx, %rdi xorl %ebx, %ebx call fclose@PLT movq %rbp, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L50: cmpl %ebx, 24(%rsp) jle .L73 cvtsi2sdl %ebx, %xmm0 addsd .LC34(%rip), %xmm0 cvtss2sd 8(%rsp), %xmm1 movq hist_c(%rip), %rax leaq .LC35(%rip), %rsi movl $2, %edi movl (%rax,%rbx,4), %edx movb $1, %al incq %rbx mulsd %xmm1, %xmm0 cvtss2sd 28(%rsp), %xmm1 addsd %xmm1, %xmm0 cvtsd2ss %xmm0, %xmm0 cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT jmp .L50 .L73: call cudaDeviceReset@PLT movq data_h(%rip), %rdi call free@PLT movq hist_h(%rip), %rdi call free@PLT movq hist_c(%rip), %rdi .L61: call free@PLT movq 104(%rsp), %rax subq %fs:40, %rax je .L52 call __stack_chk_fail@PLT .L52: addq $120, %rsp .cfi_def_cfa_offset 56 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC45: .string "_Z10hist_shmemPflPjiff" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2058: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC45(%rip), %rdx movq %rax, %rdi leaq _Z10hist_shmemPflPjiff(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2058: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .globl hist_c .bss .align 8 .type hist_c, @object .size hist_c, 8 hist_c: .zero 8 .globl hist_d .align 8 .type hist_d, @object .size hist_d, 8 hist_d: .zero 8 .globl data_d .align 8 .type data_d, @object .size data_d, 8 data_d: .zero 8 .globl hist_h .align 8 .type hist_h, @object .size hist_h, 8 hist_h: .zero 8 .globl data_h .align 8 .type data_h, @object .size data_h, 8 data_h: .zero 8 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC0: .long 805306368 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC1: .long 0 .long 1040187392 .align 8 .LC2: .long 0 .long 1072693248 .section .rodata.cst16,"aM",@progbits,16 .align 16 .LC3: .long 0 .long -2147483648 .long 0 .long 0 .section .rodata.cst8 .align 8 .LC4: .long 1610612736 .long 1075388923 .section .rodata.cst16 .align 16 .LC5: .long -2147483648 .long 0 .long 0 .long 0 .section .rodata.cst8 .align 8 .LC27: .long 0 .long 1093567616 .align 8 .LC34: .long 0 .long 1071644672 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z10hist_shmemPflPjiff .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e220000002100 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*0030*/ S2R R4, SR_CTAID.X ; /* 0x0000000000047919 */ /* 0x000e680000002500 */ /*0040*/ STS [R3.X4], RZ ; /* 0x000000ff03007388 */ /* 0x0011e20000004800 */ /*0050*/ IMAD R4, R4, c[0x0][0x0], R3 ; /* 0x0000000004047a24 */ /* 0x002fc600078e0203 */ /*0060*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe40000010000 */ /*0070*/ ISETP.GE.U32.AND P0, PT, R4, c[0x0][0x168], PT ; /* 0x00005a0004007a0c */ /* 0x000fc80003f06070 */ /*0080*/ ISETP.GE.AND.EX P0, PT, RZ, c[0x0][0x16c], PT, P0 ; /* 0x00005b00ff007a0c */ /* 0x000fda0003f06300 */ /*0090*/ @P0 BRA 0x260 ; /* 0x000001c000000947 */ /* 0x000fea0003800000 */ /*00a0*/ IMAD.MOV.U32 R5, RZ, RZ, RZ ; /* 0x000000ffff057224 */ /* 0x001fe400078e00ff */ /*00b0*/ IMAD.MOV.U32 R12, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff0c7624 */ /* 0x000fe400078e00ff */ /*00c0*/ LEA R6, P0, R4, c[0x0][0x160], 0x2 ; /* 0x0000580004067a11 */ /* 0x000fc800078010ff */ /*00d0*/ LEA.HI.X R7, R4, c[0x0][0x164], R5, 0x2, P0 ; /* 0x0000590004077a11 */ /* 0x000fca00000f1405 */ /*00e0*/ LDG.E R0, [R6.64] ; /* 0x0000000406007981 */ /* 0x000ea2000c1e1900 */ /*00f0*/ MUFU.RCP R2, c[0x0][0x180] ; /* 0x0000600000027b08 */ /* 0x001e220000001000 */ /*0100*/ IMAD.MOV.U32 R9, RZ, RZ, c[0x0][0x180] ; /* 0x00006000ff097624 */ /* 0x000fe200078e00ff */ /*0110*/ YIELD ; /* 0x0000000000007946 */ /* 0x000fe20003800000 */ /*0120*/ IMAD R11, R12, c[0x0][0xc], RZ ; /* 0x000003000c0b7a24 */ /* 0x000fe200078e02ff */ /*0130*/ BSSY B0, 0x230 ; /* 0x000000f000007945 */ /* 0x000fe80003800000 */ /*0140*/ IADD3 R4, P0, R11, R4, RZ ; /* 0x000000040b047210 */ /* 0x000fca0007f1e0ff */ /*0150*/ IMAD.X R5, RZ, RZ, R5, P0 ; /* 0x000000ffff057224 */ /* 0x000fe200000e0605 */ /*0160*/ ISETP.GE.U32.AND P0, PT, R4, c[0x0][0x168], PT ; /* 0x00005a0004007a0c */ /* 0x000fe20003f06070 */ /*0170*/ FFMA R9, R2, -R9, 1 ; /* 0x3f80000002097423 */ /* 0x001fc60000000809 */ /*0180*/ ISETP.GE.AND.EX P0, PT, R5, c[0x0][0x16c], PT, P0 ; /* 0x00005b0005007a0c */ /* 0x000fe20003f06300 */ /*0190*/ FFMA R9, R2, R9, R2 ; /* 0x0000000902097223 */ /* 0x000fe20000000002 */ /*01a0*/ FADD R0, R0, -c[0x0][0x17c] ; /* 0x80005f0000007621 */ /* 0x004fc80000000000 */ /*01b0*/ FCHK P1, R0, c[0x0][0x180] ; /* 0x0000600000007b02 */ /* 0x000e220000020000 */ /*01c0*/ FFMA R2, R0, R9, RZ ; /* 0x0000000900027223 */ /* 0x000fc800000000ff */ /*01d0*/ FFMA R6, R2, -c[0x0][0x180], R0 ; /* 0x8000600002067a23 */ /* 0x000fc80000000000 */ /*01e0*/ FFMA R2, R9, R6, R2 ; /* 0x0000000609027223 */ /* 0x000fe20000000002 */ /*01f0*/ @!P1 BRA 0x220 ; /* 0x0000002000009947 */ /* 0x001fea0003800000 */ /*0200*/ MOV R6, 0x220 ; /* 0x0000022000067802 */ /* 0x000fe40000000f00 */ /*0210*/ CALL.REL.NOINC 0x2d0 ; /* 0x000000b000007944 */ /* 0x000fea0003c00000 */ /*0220*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0230*/ F2I.TRUNC.NTZ R2, R2 ; /* 0x0000000200027305 */ /* 0x000e24000020f100 */ /*0240*/ ATOMS.POPC.INC.32 RZ, [R2.X4+URZ] ; /* 0x0000000002ff7f8c */ /* 0x0011e2000d00403f */ /*0250*/ @!P0 BRA 0xc0 ; /* 0xfffffe6000008947 */ /* 0x000fea000383ffff */ /*0260*/ WARPSYNC 0xffffffff ; /* 0xffffffff00007948 */ /* 0x001fe20003800000 */ /*0270*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0280*/ IMAD.MOV.U32 R4, RZ, RZ, 0x4 ; /* 0x00000004ff047424 */ /* 0x000fc800078e00ff */ /*0290*/ IMAD.WIDE.U32 R4, R3, R4, c[0x0][0x170] ; /* 0x00005c0003047625 */ /* 0x000fe200078e0004 */ /*02a0*/ LDS R7, [R3.X4] ; /* 0x0000000003077984 */ /* 0x000e280000004800 */ /*02b0*/ RED.E.ADD.STRONG.GPU [R4.64], R7 ; /* 0x000000070400798e */ /* 0x001fe2000c10e184 */ /*02c0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*02d0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x180] ; /* 0x00006000ff027624 */ /* 0x000fe200078e00ff */ /*02e0*/ SHF.R.U32.HI R7, RZ, 0x17, R0 ; /* 0x00000017ff077819 */ /* 0x000fe20000011600 */ /*02f0*/ BSSY B1, 0x940 ; /* 0x0000064000017945 */ /* 0x000fe20003800000 */ /*0300*/ IMAD.MOV.U32 R10, RZ, RZ, c[0x0][0x180] ; /* 0x00006000ff0a7624 */ /* 0x000fe400078e00ff */ /*0310*/ SHF.R.U32.HI R8, RZ, 0x17, R2 ; /* 0x00000017ff087819 */ /* 0x000fc40000011602 */ /*0320*/ LOP3.LUT R14, R7, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff070e7812 */ /* 0x000fe200078ec0ff */ /*0330*/ IMAD.MOV.U32 R7, RZ, RZ, R0 ; /* 0x000000ffff077224 */ /* 0x000fe200078e0000 */ /*0340*/ LOP3.LUT R8, R8, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff08087812 */ /* 0x000fe400078ec0ff */ /*0350*/ IADD3 R13, R14, -0x1, RZ ; /* 0xffffffff0e0d7810 */ /* 0x000fe40007ffe0ff */ /*0360*/ IADD3 R11, R8, -0x1, RZ ; /* 0xffffffff080b7810 */ /* 0x000fc80007ffe0ff */ /*0370*/ ISETP.GT.U32.AND P1, PT, R11, 0xfd, PT ; /* 0x000000fd0b00780c */ /* 0x000fc80003f24070 */ /*0380*/ ISETP.GT.U32.OR P1, PT, R13, 0xfd, P1 ; /* 0x000000fd0d00780c */ /* 0x000fda0000f24470 */ /*0390*/ @!P1 IMAD.MOV.U32 R9, RZ, RZ, RZ ; /* 0x000000ffff099224 */ /* 0x000fe200078e00ff */ /*03a0*/ @!P1 BRA 0x520 ; /* 0x0000017000009947 */ /* 0x000fea0003800000 */ /*03b0*/ FSETP.GTU.FTZ.AND P2, PT, |R2|, +INF , PT ; /* 0x7f8000000200780b */ /* 0x000fe40003f5c200 */ /*03c0*/ FSETP.GTU.FTZ.AND P1, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fc80003f3c200 */ /*03d0*/ PLOP3.LUT P1, PT, P1, P2, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000f25570 */ /*03e0*/ @P1 BRA 0x920 ; /* 0x0000053000001947 */ /* 0x000fea0003800000 */ /*03f0*/ LOP3.LUT P1, RZ, R10, 0x7fffffff, R7, 0xc8, !PT ; /* 0x7fffffff0aff7812 */ /* 0x000fda000782c807 */ /*0400*/ @!P1 BRA 0x900 ; /* 0x000004f000009947 */ /* 0x000fea0003800000 */ /*0410*/ FSETP.NEU.FTZ.AND P3, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fe40003f7d200 */ /*0420*/ FSETP.NEU.FTZ.AND P2, PT, |R2|, +INF , PT ; /* 0x7f8000000200780b */ /* 0x000fe40003f5d200 */ /*0430*/ FSETP.NEU.FTZ.AND P1, PT, |R0|, +INF , PT ; /* 0x7f8000000000780b */ /* 0x000fd60003f3d200 */ /*0440*/ @!P2 BRA !P3, 0x900 ; /* 0x000004b00000a947 */ /* 0x000fea0005800000 */ /*0450*/ LOP3.LUT P3, RZ, R7, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff07ff7812 */ /* 0x000fc8000786c0ff */ /*0460*/ PLOP3.LUT P2, PT, P2, P3, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0001746572 */ /*0470*/ @P2 BRA 0x8e0 ; /* 0x0000046000002947 */ /* 0x000fea0003800000 */ /*0480*/ LOP3.LUT P2, RZ, R10, 0x7fffffff, RZ, 0xc0, !PT ; /* 0x7fffffff0aff7812 */ /* 0x000fc8000784c0ff */ /*0490*/ PLOP3.LUT P1, PT, P1, P2, PT, 0x2a, 0x0 ; /* 0x000000000000781c */ /* 0x000fda0000f24572 */ /*04a0*/ @P1 BRA 0x8b0 ; /* 0x0000040000001947 */ /* 0x000fea0003800000 */ /*04b0*/ ISETP.GE.AND P1, PT, R13, RZ, PT ; /* 0x000000ff0d00720c */ /* 0x000fe40003f26270 */ /*04c0*/ ISETP.GE.AND P2, PT, R11, RZ, PT ; /* 0x000000ff0b00720c */ /* 0x000fd60003f46270 */ /*04d0*/ @P1 IMAD.MOV.U32 R9, RZ, RZ, RZ ; /* 0x000000ffff091224 */ /* 0x000fe200078e00ff */ /*04e0*/ @!P1 FFMA R7, R0, 1.84467440737095516160e+19, RZ ; /* 0x5f80000000079823 */ /* 0x000fe200000000ff */ /*04f0*/ @!P1 IMAD.MOV.U32 R9, RZ, RZ, -0x40 ; /* 0xffffffc0ff099424 */ /* 0x000fe200078e00ff */ /*0500*/ @!P2 FFMA R10, R2, 1.84467440737095516160e+19, RZ ; /* 0x5f800000020aa823 */ /* 0x000fc800000000ff */ /*0510*/ @!P2 IADD3 R9, R9, 0x40, RZ ; /* 0x000000400909a810 */ /* 0x000fe40007ffe0ff */ /*0520*/ LEA R11, R8, 0xc0800000, 0x17 ; /* 0xc0800000080b7811 */ /* 0x000fe200078eb8ff */ /*0530*/ BSSY B2, 0x8a0 ; /* 0x0000036000027945 */ /* 0x000fe20003800000 */ /*0540*/ IADD3 R2, R14, -0x7f, RZ ; /* 0xffffff810e027810 */ /* 0x000fc60007ffe0ff */ /*0550*/ IMAD.IADD R11, R10, 0x1, -R11 ; /* 0x000000010a0b7824 */ /* 0x000fe400078e0a0b */ /*0560*/ IMAD R0, R2.reuse, -0x800000, R7 ; /* 0xff80000002007824 */ /* 0x040fe200078e0207 */ /*0570*/ IADD3 R2, R2, 0x7f, -R8 ; /* 0x0000007f02027810 */ /* 0x000fe20007ffe808 */ /*0580*/ MUFU.RCP R10, R11 ; /* 0x0000000b000a7308 */ /* 0x000e220000001000 */ /*0590*/ FADD.FTZ R13, -R11, -RZ ; /* 0x800000ff0b0d7221 */ /* 0x000fc60000010100 */ /*05a0*/ IMAD.IADD R2, R2, 0x1, R9 ; /* 0x0000000102027824 */ /* 0x000fe200078e0209 */ /*05b0*/ FFMA R15, R10, R13, 1 ; /* 0x3f8000000a0f7423 */ /* 0x001fc8000000000d */ /*05c0*/ FFMA R14, R10, R15, R10 ; /* 0x0000000f0a0e7223 */ /* 0x000fc8000000000a */ /*05d0*/ FFMA R7, R0, R14, RZ ; /* 0x0000000e00077223 */ /* 0x000fc800000000ff */ /*05e0*/ FFMA R10, R13, R7, R0 ; /* 0x000000070d0a7223 */ /* 0x000fc80000000000 */ /*05f0*/ FFMA R15, R14, R10, R7 ; /* 0x0000000a0e0f7223 */ /* 0x000fc80000000007 */ /*0600*/ FFMA R10, R13, R15, R0 ; /* 0x0000000f0d0a7223 */ /* 0x000fc80000000000 */ /*0610*/ FFMA R7, R14, R10, R15 ; /* 0x0000000a0e077223 */ /* 0x000fca000000000f */ /*0620*/ SHF.R.U32.HI R0, RZ, 0x17, R7 ; /* 0x00000017ff007819 */ /* 0x000fc80000011607 */ /*0630*/ LOP3.LUT R0, R0, 0xff, RZ, 0xc0, !PT ; /* 0x000000ff00007812 */ /* 0x000fca00078ec0ff */ /*0640*/ IMAD.IADD R8, R0, 0x1, R2 ; /* 0x0000000100087824 */ /* 0x000fca00078e0202 */ /*0650*/ IADD3 R0, R8, -0x1, RZ ; /* 0xffffffff08007810 */ /* 0x000fc80007ffe0ff */ /*0660*/ ISETP.GE.U32.AND P1, PT, R0, 0xfe, PT ; /* 0x000000fe0000780c */ /* 0x000fda0003f26070 */ /*0670*/ @!P1 BRA 0x880 ; /* 0x0000020000009947 */ /* 0x000fea0003800000 */ /*0680*/ ISETP.GT.AND P1, PT, R8, 0xfe, PT ; /* 0x000000fe0800780c */ /* 0x000fda0003f24270 */ /*0690*/ @P1 BRA 0x850 ; /* 0x000001b000001947 */ /* 0x000fea0003800000 */ /*06a0*/ ISETP.GE.AND P1, PT, R8, 0x1, PT ; /* 0x000000010800780c */ /* 0x000fda0003f26270 */ /*06b0*/ @P1 BRA 0x890 ; /* 0x000001d000001947 */ /* 0x000fea0003800000 */ /*06c0*/ ISETP.GE.AND P1, PT, R8, -0x18, PT ; /* 0xffffffe80800780c */ /* 0x000fe40003f26270 */ /*06d0*/ LOP3.LUT R7, R7, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000007077812 */ /* 0x000fd600078ec0ff */ /*06e0*/ @!P1 BRA 0x890 ; /* 0x000001a000009947 */ /* 0x000fea0003800000 */ /*06f0*/ FFMA.RZ R0, R14, R10.reuse, R15.reuse ; /* 0x0000000a0e007223 */ /* 0x180fe2000000c00f */ /*0700*/ IADD3 R11, R8, 0x20, RZ ; /* 0x00000020080b7810 */ /* 0x000fe20007ffe0ff */ /*0710*/ FFMA.RM R9, R14, R10.reuse, R15.reuse ; /* 0x0000000a0e097223 */ /* 0x180fe2000000400f */ /*0720*/ ISETP.NE.AND P3, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f65270 */ /*0730*/ LOP3.LUT R2, R0, 0x7fffff, RZ, 0xc0, !PT ; /* 0x007fffff00027812 */ /* 0x000fe200078ec0ff */ /*0740*/ FFMA.RP R0, R14, R10, R15 ; /* 0x0000000a0e007223 */ /* 0x000fe2000000800f */ /*0750*/ ISETP.NE.AND P2, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe20003f45270 */ /*0760*/ IMAD.MOV R8, RZ, RZ, -R8 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0a08 */ /*0770*/ LOP3.LUT R2, R2, 0x800000, RZ, 0xfc, !PT ; /* 0x0080000002027812 */ /* 0x000fe400078efcff */ /*0780*/ FSETP.NEU.FTZ.AND P1, PT, R0, R9, PT ; /* 0x000000090000720b */ /* 0x000fc40003f3d000 */ /*0790*/ SHF.L.U32 R11, R2, R11, RZ ; /* 0x0000000b020b7219 */ /* 0x000fe400000006ff */ /*07a0*/ SEL R9, R8, RZ, P3 ; /* 0x000000ff08097207 */ /* 0x000fe40001800000 */ /*07b0*/ ISETP.NE.AND P2, PT, R11, RZ, P2 ; /* 0x000000ff0b00720c */ /* 0x000fe40001745270 */ /*07c0*/ SHF.R.U32.HI R9, RZ, R9, R2 ; /* 0x00000009ff097219 */ /* 0x000fe40000011602 */ /*07d0*/ PLOP3.LUT P1, PT, P1, P2, PT, 0xa8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40000f25570 */ /*07e0*/ SHF.R.U32.HI R11, RZ, 0x1, R9 ; /* 0x00000001ff0b7819 */ /* 0x000fc40000011609 */ /*07f0*/ SEL R0, RZ, 0x1, !P1 ; /* 0x00000001ff007807 */ /* 0x000fc80004800000 */ /*0800*/ LOP3.LUT R0, R0, 0x1, R11, 0xf8, !PT ; /* 0x0000000100007812 */ /* 0x000fc800078ef80b */ /*0810*/ LOP3.LUT R0, R0, R9, RZ, 0xc0, !PT ; /* 0x0000000900007212 */ /* 0x000fca00078ec0ff */ /*0820*/ IMAD.IADD R0, R11, 0x1, R0 ; /* 0x000000010b007824 */ /* 0x000fca00078e0200 */ /*0830*/ LOP3.LUT R7, R0, R7, RZ, 0xfc, !PT ; /* 0x0000000700077212 */ /* 0x000fe200078efcff */ /*0840*/ BRA 0x890 ; /* 0x0000004000007947 */ /* 0x000fea0003800000 */ /*0850*/ LOP3.LUT R7, R7, 0x80000000, RZ, 0xc0, !PT ; /* 0x8000000007077812 */ /* 0x000fc800078ec0ff */ /*0860*/ LOP3.LUT R7, R7, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000007077812 */ /* 0x000fe200078efcff */ /*0870*/ BRA 0x890 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0880*/ IMAD R7, R2, 0x800000, R7 ; /* 0x0080000002077824 */ /* 0x000fe400078e0207 */ /*0890*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*08a0*/ BRA 0x930 ; /* 0x0000008000007947 */ /* 0x000fea0003800000 */ /*08b0*/ LOP3.LUT R7, R10, 0x80000000, R7, 0x48, !PT ; /* 0x800000000a077812 */ /* 0x000fc800078e4807 */ /*08c0*/ LOP3.LUT R7, R7, 0x7f800000, RZ, 0xfc, !PT ; /* 0x7f80000007077812 */ /* 0x000fe200078efcff */ /*08d0*/ BRA 0x930 ; /* 0x0000005000007947 */ /* 0x000fea0003800000 */ /*08e0*/ LOP3.LUT R7, R10, 0x80000000, R7, 0x48, !PT ; /* 0x800000000a077812 */ /* 0x000fe200078e4807 */ /*08f0*/ BRA 0x930 ; /* 0x0000003000007947 */ /* 0x000fea0003800000 */ /*0900*/ MUFU.RSQ R7, -QNAN ; /* 0xffc0000000077908 */ /* 0x000e220000001400 */ /*0910*/ BRA 0x930 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0920*/ FADD.FTZ R7, R0, c[0x0][0x180] ; /* 0x0000600000077621 */ /* 0x000fe40000010000 */ /*0930*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0940*/ IMAD.MOV.U32 R2, RZ, RZ, R7 ; /* 0x000000ffff027224 */ /* 0x001fe400078e0007 */ /*0950*/ IMAD.MOV.U32 R7, RZ, RZ, 0x0 ; /* 0x00000000ff077424 */ /* 0x000fc800078e00ff */ /*0960*/ RET.REL.NODEC R6 0x0 ; /* 0xfffff69006007950 */ /* 0x000fea0003c3ffff */ /*0970*/ BRA 0x970; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0980*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0990*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*09a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*09b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*09c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*09d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*09e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*09f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
// To compute histogram with atomic operations */ #include <stdio.h> #include <stdlib.h> #include <math.h> #include <time.h> #include <hip/hip_runtime.h> // Variables float* data_h; // host vectors unsigned int* hist_h; // GPU solution back to the CPU float* data_d; // device vectors unsigned int* hist_d; unsigned int* hist_c; // CPU solution // Functions void RandomUniform(float*, long); void RandomNormal(float*, long); void RandomExpDecay(float*, long); __global__ void hist_shmem(float *data, const long N, unsigned int *hist, const int bins, const float Rmin, const float binsize) { // use shared memory and atomic addition extern __shared__ unsigned int temp[]; // assume the blocksize is equal to the total # bins temp[threadIdx.x] = 0; __syncthreads(); long i = threadIdx.x + blockIdx.x * blockDim.x; long stride = blockDim.x * gridDim.x; // if( (index > bins-1) || (index < 0)) { // printf("data[%d]=%f, index=%d\n",i,data[i],index); // } while (i < N) { int index = (int)((data[i] - Rmin) / binsize); atomicAdd(&temp[index], 1); i += stride; } __syncthreads(); atomicAdd( &(hist[threadIdx.x]), temp[threadIdx.x] ); } int main(void) { int gid; // Error code to check return values for CUDA calls hipError_t err = hipSuccess; scanf("%d",&gid); err = hipSetDevice(gid); if (err != hipSuccess) { printf("!!! Cannot select GPU with device ID = %d\n", gid); exit(1); } printf("Set GPU with device ID = %d\n", gid); hipSetDevice(gid); printf("To find the histogram of a data set (with real numbers): \n"); long N; int bins,index; float Rmin, Rmax, binsize; printf("Enter the size of the data vector: "); scanf("%ld",&N); printf("%ld\n",N); long size = N * sizeof(float); printf("Enter the data range [Rmin, Rmax] for the histogram: "); scanf("%f %f",&Rmin, &Rmax); printf("%f %f\n",Rmin, Rmax); printf("Enter the number of bins of the histogram: "); scanf("%d",&bins); printf("%d\n",bins); if(bins > 1024) { printf("The number of bins is set to # of threads per block < 1024 ! \n"); exit(0); } int bsize = bins*sizeof(int); binsize = (Rmax - Rmin)/(float)bins; data_h = (float*)malloc(size); hist_h = (unsigned int*)malloc(bsize); // Check memory allocations if(data_h == NULL || hist_h == NULL) { fprintf(stderr, "Failed to allocate host vectors!\n"); exit(EXIT_FAILURE); } for(int i=0; i<bins; i++){ hist_h[i]=0; } // initialize the data_h vector // srand(time(NULL)); // initialize the seed with the current time srand(12345); // RandomUniform(data_h, N); // uniform deviate in (0,1) RandomExpDecay(data_h, N); int threadsPerBlock; printf("Enter the number of threads per block: "); scanf("%d",&threadsPerBlock); printf("%d\n",threadsPerBlock); if( threadsPerBlock != bins ) { printf("The number of threads per block must be equal to the number of bins ! \n"); exit(0); } fflush(stdout); int blocksPerGrid; printf("Enter the number of blocks per grid: "); scanf("%d",&blocksPerGrid); printf("%d\n",blocksPerGrid); if( blocksPerGrid > 2147483647 ) { printf("The number of blocks must be less than 2147483647 ! \n"); exit(0); } printf("The number of blocks is %d\n", blocksPerGrid); fflush(stdout); int CPU; printf("To compute the histogram with CPU (1/0) ? "); scanf("%d",&CPU); printf("%d\n",CPU); fflush(stdout); // create the timer hipEvent_t start, stop; hipEventCreate(&start); hipEventCreate(&stop); // start the timer hipEventRecord(start,0); // Allocate vectors in device memory hipMalloc((void**)&hist_d, bsize); hipMalloc((void**)&data_d, size); // Copy vectors from host memory to device memory hipMemcpy(data_d, data_h, size, hipMemcpyHostToDevice); hipMemcpy(hist_d, hist_h, bsize, hipMemcpyHostToDevice); // stop the timer hipEventRecord(stop,0); hipEventSynchronize(stop); float Intime; hipEventElapsedTime( &Intime, start, stop); printf("Input time for GPU: %f (ms) \n",Intime); // start the timer hipEventRecord(start,0); int sm = threadsPerBlock * sizeof(int); hist_shmem <<< blocksPerGrid, threadsPerBlock, sm >>> (data_d, N, hist_d, bins, Rmin, binsize); // stop the timer hipEventRecord(stop,0); hipEventSynchronize(stop); float gputime; hipEventElapsedTime( &gputime, start, stop); printf("Processing time for GPU: %f (ms) \n",gputime); printf("GPU Gflops: %f\n",2*N/(1000000.0*gputime)); // Copy result from device memory to host memory // hist_h contains the result in host memory // start the timer hipEventRecord(start,0); hipMemcpy(hist_h, hist_d, bsize, hipMemcpyDeviceToHost); hipFree(data_d); hipFree(hist_d); // stop the timer hipEventRecord(stop,0); hipEventSynchronize(stop); float Outime; hipEventElapsedTime( &Outime, start, stop); printf("Output time for GPU: %f (ms) \n", Outime); float gputime_tot; gputime_tot = Intime + gputime + Outime; printf("Total time for GPU: %f (ms) \n", gputime_tot); // Save histogram in file FILE *out; out = fopen("hist_shmem.dat","w"); fprintf(out, "Histogram (GPU):\n"); for(int i=0; i<bins; i++) { float x = Rmin + (i + 0.5) * binsize; // the center of each bin fprintf(out,"%f %d \n",x,hist_h[i]); } fclose(out); // Print the histogram on screen printf("Histogram (GPU):\n"); for(int i = 0; i < bins; i = i+1) { float x = Rmin + (i + 0.5) * binsize; // the center of each bin printf("%f %d\n", x, hist_h[i]); } if(CPU==0) { hipEventDestroy(start); hipEventDestroy(stop); hipDeviceReset(); free(data_h); free(hist_h); return 0; } // To compute the CPU reference solution hist_c = (unsigned int*)malloc(bsize); for(int i = 0; i < bins; i = i+1){ hist_c[i] = 0; } // start the timer hipEventRecord(start,0); for(int i = 0; i < N; i = i+1) { index = (int)((data_h[i] - Rmin) / binsize); if( (index > bins - 1) || (index < 0)) { printf("data[%d]=%f, index=%d\n",i,data_h[i],index); exit(0); } hist_c[index]++; } // stop the timer hipEventRecord(stop,0); hipEventSynchronize(stop); float cputime; hipEventElapsedTime( &cputime, start, stop); printf("Processing time for CPU: %f (ms) \n",cputime); printf("CPU Gflops: %f\n",2*N/(1000000.0*cputime)); printf("Speed up of GPU = %f\n", cputime/(gputime_tot)); // destroy the timer hipEventDestroy(start); hipEventDestroy(stop); // check histogram sum equal to the total number of data int sum = 0; for(int i = 0; i < bins; i = i+1) { sum += hist_c[i]; } if(sum != N) { printf("Error, sum = %d\n",sum); exit(0); } // compare histograms from CPU and GPU for (int i = 0; i < bins; i++) { if(hist_h[i] != hist_c[i]) { printf("i=%d, hist_h=%d, hist_c=%d \n", i, hist_h[i], hist_c[i]); } } // save histogram in file FILE *out1; out1 = fopen("hist_cpu.dat","w"); fprintf(out1, "Histogram (CPU):\n"); for(int i=0; i<bins; i++) { float x=Rmin+(i+0.5)*binsize; // the center of each bin fprintf(out1,"%f %d \n",x,hist_c[i]); } fclose(out1); printf("Histogram (CPU):\n"); for(int i=0; i<bins; i++) { float x=Rmin+(i+0.5)*binsize; // the center of each bin printf("%f %d \n",x,hist_c[i]); } hipDeviceReset(); free(data_h); free(hist_h); free(hist_c); return 0; } void RandomUniform(float* data, long n) // RNG with uniform distribution in (0,1) { for(long i = 0; i < n; i++){ data[i] = rand()/(float)RAND_MAX; } } void RandomNormal(float* data, long n) // RNG with normal distribution, mu=0, sigma=1 { const float Pi = acos(-1.0); for(long i = 0; i < n; i++) { double y = (double) rand() / (float)RAND_MAX; double x = -log(1.0-y); double z = (double) rand() / (float)RAND_MAX; double theta = 2*Pi*z; data[i] = (float) (sqrt(2.0*x)*cos(theta)); } } void RandomExpDecay(float* data, long n) // RNG with Exponential Decay { for(long i = 0; i < n; i = i+1){ double y = (double) rand() / (float) RAND_MAX; data[i] = (float) -log(1.0 - y); } }
.text .file "hist_1gpu_shmem.hip" .globl _Z25__device_stub__hist_shmemPflPjiff # -- Begin function _Z25__device_stub__hist_shmemPflPjiff .type _Z25__device_stub__hist_shmemPflPjiff,@function _Z25__device_stub__hist_shmemPflPjiff: # @_Z25__device_stub__hist_shmemPflPjiff .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $144, %rsp .cfi_def_cfa_offset 192 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 56(%rsp), %rax movq %rdi, (%rax) leaq 48(%rsp), %rdi movq %rsi, (%rdi) leaq 40(%rsp), %rsi movq %rdx, (%rsi) leaq 20(%rsp), %rdx movl %ecx, (%rdx) leaq 16(%rsp), %rcx movss %xmm0, (%rcx) leaq 12(%rsp), %r8 movss %xmm1, (%r8) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) movq %r8, 40(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 32(%rsp), %r12 leaq 24(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z10hist_shmemPflPjiff, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $160, %rsp .cfi_adjust_cfa_offset -160 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z25__device_stub__hist_shmemPflPjiff, .Lfunc_end0-_Z25__device_stub__hist_shmemPflPjiff .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function main .LCPI1_0: .quad 0x412e848000000000 # double 1.0E+6 .LCPI1_1: .quad 0x3fe0000000000000 # double 0.5 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $96, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 76(%rsp), %rbx movl $.L.str, %edi movq %rbx, %rsi xorl %eax, %eax callq __isoc23_scanf movl (%rbx), %edi callq hipSetDevice movl (%rbx), %esi testl %eax, %eax jne .LBB1_43 # %bb.1: movl $.L.str.2, %edi xorl %eax, %eax callq printf movl 76(%rsp), %edi callq hipSetDevice movl $.Lstr, %edi callq puts@PLT movl $.L.str.4, %edi xorl %eax, %eax callq printf leaq 40(%rsp), %rbx movl $.L.str.5, %edi movq %rbx, %rsi xorl %eax, %eax callq __isoc23_scanf movq (%rbx), %rsi movl $.L.str.6, %edi xorl %eax, %eax callq printf movq (%rbx), %r14 movl $.L.str.7, %edi xorl %eax, %eax callq printf leaq 12(%rsp), %rbx leaq 72(%rsp), %r15 movl $.L.str.8, %edi movq %rbx, %rsi movq %r15, %rdx xorl %eax, %eax callq __isoc23_scanf cvtss2sd (%rbx), %xmm0 cvtss2sd (%r15), %xmm1 movl $.L.str.9, %edi movb $2, %al callq printf movl $.L.str.10, %edi xorl %eax, %eax callq printf leaq 8(%rsp), %rbx movl $.L.str, %edi movq %rbx, %rsi xorl %eax, %eax callq __isoc23_scanf movl (%rbx), %esi movl $.L.str.11, %edi xorl %eax, %eax callq printf movl (%rbx), %r12d cmpl $1025, %r12d # imm = 0x401 jge .LBB1_45 # %bb.2: shlq $2, %r14 leal (,%r12,4), %ebx movss 72(%rsp), %xmm0 # xmm0 = mem[0],zero,zero,zero subss 12(%rsp), %xmm0 movss %xmm0, 28(%rsp) # 4-byte Spill movq %r14, %rdi callq malloc movq %rax, %r15 movq %rax, data_h(%rip) movslq %ebx, %rbx movq %rbx, %rdi callq malloc movq %rax, hist_h(%rip) testq %r15, %r15 je .LBB1_46 # %bb.3: testq %rax, %rax je .LBB1_46 # %bb.4: # %.preheader102 testl %r12d, %r12d jle .LBB1_6 # %bb.5: # %.lr.ph.preheader movq %r12, %rdx shlq $2, %rdx movq %rax, %rdi xorl %esi, %esi callq memset@PLT .LBB1_6: # %._crit_edge movl $12345, %edi # imm = 0x3039 callq srand movq data_h(%rip), %rdi movq 40(%rsp), %rsi callq _Z14RandomExpDecayPfl movl $.L.str.14, %edi xorl %eax, %eax callq printf leaq 68(%rsp), %r15 movl $.L.str, %edi movq %r15, %rsi xorl %eax, %eax callq __isoc23_scanf movl (%r15), %esi movl $.L.str.11, %edi xorl %eax, %eax callq printf movl (%r15), %eax cmpl 8(%rsp), %eax jne .LBB1_47 # %bb.7: xorps %xmm0, %xmm0 cvtsi2ss %r12d, %xmm0 movss 28(%rsp), %xmm1 # 4-byte Reload # xmm1 = mem[0],zero,zero,zero divss %xmm0, %xmm1 movss %xmm1, 28(%rsp) # 4-byte Spill movq stdout(%rip), %rdi callq fflush movl $.L.str.16, %edi xorl %eax, %eax callq printf leaq 92(%rsp), %r15 movl $.L.str, %edi movq %r15, %rsi xorl %eax, %eax callq __isoc23_scanf movl (%r15), %esi movl $.L.str.11, %edi xorl %eax, %eax callq printf movl (%r15), %esi movl $.L.str.18, %edi xorl %eax, %eax callq printf movq stdout(%rip), %rdi callq fflush movl $.L.str.19, %edi xorl %eax, %eax callq printf leaq 64(%rsp), %r12 movl $.L.str, %edi movq %r12, %rsi xorl %eax, %eax callq __isoc23_scanf movl (%r12), %esi movl $.L.str.11, %edi xorl %eax, %eax callq printf movq stdout(%rip), %rdi callq fflush leaq 32(%rsp), %r12 movq %r12, %rdi callq hipEventCreate leaq 16(%rsp), %r13 movq %r13, %rdi callq hipEventCreate movq (%r12), %rdi xorl %esi, %esi callq hipEventRecord movl $hist_d, %edi movq %rbx, %rsi callq hipMalloc movl $data_d, %edi movq %r14, %rsi callq hipMalloc movq data_d(%rip), %rdi movq data_h(%rip), %rsi movq %r14, %rdx movl $1, %ecx callq hipMemcpy movq hist_d(%rip), %rdi movq hist_h(%rip), %rsi movq %rbx, %rdx movl $1, %ecx callq hipMemcpy movq (%r13), %rdi xorl %esi, %esi callq hipEventRecord movq (%r13), %rdi callq hipEventSynchronize movq (%r12), %rsi movq (%r13), %rdx leaq 60(%rsp), %r14 movq %r14, %rdi callq hipEventElapsedTime cvtss2sd (%r14), %xmm0 movl $.L.str.20, %edi movb $1, %al callq printf movq (%r12), %rdi xorl %esi, %esi callq hipEventRecord movl 68(%rsp), %edx leal (,%rdx,4), %eax movl (%r15), %edi movslq %eax, %r8 btsq $32, %rdi btsq $32, %rdx movl $1, %esi movl $1, %ecx xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_9 # %bb.8: movq data_d(%rip), %rdi movq 40(%rsp), %rsi movq hist_d(%rip), %rdx movl 8(%rsp), %ecx movss 12(%rsp), %xmm0 # xmm0 = mem[0],zero,zero,zero movss 28(%rsp), %xmm1 # 4-byte Reload # xmm1 = mem[0],zero,zero,zero callq _Z25__device_stub__hist_shmemPflPjiff .LBB1_9: movq 16(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movq 16(%rsp), %rdi callq hipEventSynchronize movq 32(%rsp), %rsi movq 16(%rsp), %rdx leaq 88(%rsp), %r14 movq %r14, %rdi callq hipEventElapsedTime xorps %xmm0, %xmm0 cvtss2sd (%r14), %xmm0 movl $.L.str.21, %edi movb $1, %al callq printf movq 40(%rsp), %rax addq %rax, %rax xorps %xmm0, %xmm0 cvtsi2sd %rax, %xmm0 xorps %xmm1, %xmm1 cvtss2sd (%r14), %xmm1 mulsd .LCPI1_0(%rip), %xmm1 divsd %xmm1, %xmm0 movl $.L.str.22, %edi movb $1, %al callq printf movq 32(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movq hist_h(%rip), %rdi movq hist_d(%rip), %rsi movq %rbx, %rdx movl $2, %ecx callq hipMemcpy movq data_d(%rip), %rdi callq hipFree movq hist_d(%rip), %rdi callq hipFree movq 16(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movq 16(%rsp), %rdi callq hipEventSynchronize movq 32(%rsp), %rsi movq 16(%rsp), %rdx leaq 84(%rsp), %r15 movq %r15, %rdi callq hipEventElapsedTime xorps %xmm0, %xmm0 cvtss2sd (%r15), %xmm0 movl $.L.str.23, %edi movb $1, %al callq printf movss 60(%rsp), %xmm0 # xmm0 = mem[0],zero,zero,zero addss (%r14), %xmm0 addss (%r15), %xmm0 movss %xmm0, 56(%rsp) # 4-byte Spill cvtss2sd %xmm0, %xmm0 movl $.L.str.24, %edi movb $1, %al callq printf movl $.L.str.25, %edi movl $.L.str.26, %esi callq fopen movq %rax, %r14 movl $.L.str.27, %edi movl $17, %esi movl $1, %edx movq %rax, %rcx callq fwrite@PLT cmpl $0, 8(%rsp) cvtss2sd 28(%rsp), %xmm2 # 4-byte Folded Reload movsd %xmm2, 48(%rsp) # 8-byte Spill jle .LBB1_12 # %bb.10: # %.lr.ph108 xorl %r15d, %r15d .LBB1_11: # =>This Inner Loop Header: Depth=1 xorps %xmm0, %xmm0 cvtss2sd 12(%rsp), %xmm0 xorps %xmm1, %xmm1 cvtsi2sd %r15d, %xmm1 addsd .LCPI1_1(%rip), %xmm1 mulsd %xmm2, %xmm1 addsd %xmm0, %xmm1 xorps %xmm0, %xmm0 cvtsd2ss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 movq hist_h(%rip), %rax movl (%rax,%r15,4), %edx movl $.L.str.28, %esi movq %r14, %rdi movb $1, %al callq fprintf movsd 48(%rsp), %xmm2 # 8-byte Reload # xmm2 = mem[0],zero incq %r15 movslq 8(%rsp), %rax cmpq %rax, %r15 jl .LBB1_11 .LBB1_12: # %._crit_edge109 movq %r14, %rdi callq fclose movl $.Lstr.1, %edi callq puts@PLT movl 8(%rsp), %r15d testl %r15d, %r15d jle .LBB1_15 # %bb.13: # %.lr.ph112 xorl %r14d, %r14d .LBB1_14: # =>This Inner Loop Header: Depth=1 xorps %xmm0, %xmm0 cvtss2sd 12(%rsp), %xmm0 xorps %xmm1, %xmm1 cvtsi2sd %r14d, %xmm1 addsd .LCPI1_1(%rip), %xmm1 mulsd 48(%rsp), %xmm1 # 8-byte Folded Reload addsd %xmm0, %xmm1 xorps %xmm0, %xmm0 cvtsd2ss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 movq hist_h(%rip), %rax movl (%rax,%r14,4), %esi movl $.L.str.29, %edi movb $1, %al callq printf incq %r14 movslq 8(%rsp), %r15 cmpq %r15, %r14 jl .LBB1_14 .LBB1_15: # %._crit_edge113 cmpl $0, 64(%rsp) je .LBB1_32 # %bb.16: movq %rbx, %rdi callq malloc movq %rax, hist_c(%rip) testl %r15d, %r15d jle .LBB1_18 # %bb.17: # %.lr.ph116.preheader movl %r15d, %edx shlq $2, %rdx movq %rax, %rdi xorl %esi, %esi callq memset@PLT .LBB1_18: # %._crit_edge117 movq 32(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movq 40(%rsp), %rax testq %rax, %rax movss 28(%rsp), %xmm3 # 4-byte Reload # xmm3 = mem[0],zero,zero,zero jle .LBB1_23 # %bb.19: # %.lr.ph120 movq data_h(%rip), %rcx movss 12(%rsp), %xmm0 # xmm0 = mem[0],zero,zero,zero movq hist_c(%rip), %rdi xorl %esi, %esi .LBB1_20: # =>This Inner Loop Header: Depth=1 movss (%rcx,%rsi,4), %xmm1 # xmm1 = mem[0],zero,zero,zero movaps %xmm1, %xmm2 subss %xmm0, %xmm2 divss %xmm3, %xmm2 cvttss2si %xmm2, %edx cmpl %edx, 8(%rsp) jle .LBB1_42 # %bb.21: # in Loop: Header=BB1_20 Depth=1 testl %edx, %edx js .LBB1_42 # %bb.22: # in Loop: Header=BB1_20 Depth=1 movl %edx, %edx incl (%rdi,%rdx,4) incq %rsi cmpq %rsi, %rax jne .LBB1_20 .LBB1_23: # %._crit_edge121 movq 16(%rsp), %rdi xorl %ebx, %ebx xorl %esi, %esi callq hipEventRecord movq 16(%rsp), %rdi callq hipEventSynchronize movq 32(%rsp), %rsi movq 16(%rsp), %rdx leaq 80(%rsp), %r14 movq %r14, %rdi callq hipEventElapsedTime xorps %xmm0, %xmm0 cvtss2sd (%r14), %xmm0 movl $.L.str.31, %edi movb $1, %al callq printf movq 40(%rsp), %rax addq %rax, %rax xorps %xmm0, %xmm0 cvtsi2sd %rax, %xmm0 xorps %xmm1, %xmm1 cvtss2sd (%r14), %xmm1 mulsd .LCPI1_0(%rip), %xmm1 divsd %xmm1, %xmm0 movl $.L.str.32, %edi movb $1, %al callq printf movss (%r14), %xmm0 # xmm0 = mem[0],zero,zero,zero divss 56(%rsp), %xmm0 # 4-byte Folded Reload cvtss2sd %xmm0, %xmm0 movl $.L.str.33, %edi movb $1, %al callq printf movq 32(%rsp), %rdi callq hipEventDestroy movq 16(%rsp), %rdi callq hipEventDestroy movl 8(%rsp), %eax testl %eax, %eax jle .LBB1_33 # %bb.24: # %.lr.ph125 xorl %ecx, %ecx movq hist_c(%rip), %rdx xorl %ebx, %ebx .LBB1_25: # =>This Inner Loop Header: Depth=1 addl (%rdx,%rcx,4), %ebx incq %rcx cmpq %rcx, %rax jne .LBB1_25 # %bb.26: # %._crit_edge126 movslq %ebx, %rcx cmpq %rcx, 40(%rsp) jne .LBB1_50 # %bb.27: # %.preheader testl %eax, %eax jle .LBB1_34 # %bb.28: # %.lr.ph128.preheader movq hist_h(%rip), %rsi movq hist_c(%rip), %rdi xorl %ebx, %ebx .LBB1_29: # %.lr.ph128 # =>This Inner Loop Header: Depth=1 movl (%rsi,%rbx,4), %edx movl (%rdi,%rbx,4), %ecx cmpl %ecx, %edx je .LBB1_31 # %bb.30: # in Loop: Header=BB1_29 Depth=1 movl $.L.str.35, %edi movl %ebx, %esi xorl %eax, %eax callq printf movq hist_h(%rip), %rsi movq hist_c(%rip), %rdi movl 8(%rsp), %eax .LBB1_31: # in Loop: Header=BB1_29 Depth=1 incq %rbx movslq %eax, %rcx cmpq %rcx, %rbx jl .LBB1_29 jmp .LBB1_34 .LBB1_32: movq 32(%rsp), %rdi callq hipEventDestroy movq 16(%rsp), %rdi callq hipEventDestroy callq hipDeviceReset movq data_h(%rip), %rdi callq free movq hist_h(%rip), %rdi jmp .LBB1_41 .LBB1_33: # %._crit_edge126.thread cmpq $0, 40(%rsp) jne .LBB1_50 .LBB1_34: # %._crit_edge129 movl $.L.str.36, %edi movl $.L.str.26, %esi callq fopen movq %rax, %rbx movl $.L.str.37, %edi movl $17, %esi movl $1, %edx movq %rax, %rcx callq fwrite@PLT cmpl $0, 8(%rsp) jle .LBB1_37 # %bb.35: # %.lr.ph132 xorl %r14d, %r14d .LBB1_36: # =>This Inner Loop Header: Depth=1 xorps %xmm0, %xmm0 cvtss2sd 12(%rsp), %xmm0 xorps %xmm1, %xmm1 cvtsi2sd %r14d, %xmm1 addsd .LCPI1_1(%rip), %xmm1 mulsd 48(%rsp), %xmm1 # 8-byte Folded Reload addsd %xmm0, %xmm1 xorps %xmm0, %xmm0 cvtsd2ss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 movq hist_c(%rip), %rax movl (%rax,%r14,4), %edx movl $.L.str.28, %esi movq %rbx, %rdi movb $1, %al callq fprintf incq %r14 movslq 8(%rsp), %rax cmpq %rax, %r14 jl .LBB1_36 .LBB1_37: # %._crit_edge133 movq %rbx, %rdi callq fclose movl $.Lstr.2, %edi callq puts@PLT cmpl $0, 8(%rsp) jle .LBB1_40 # %bb.38: # %.lr.ph136 xorl %ebx, %ebx .LBB1_39: # =>This Inner Loop Header: Depth=1 xorps %xmm0, %xmm0 cvtss2sd 12(%rsp), %xmm0 xorps %xmm1, %xmm1 cvtsi2sd %ebx, %xmm1 addsd .LCPI1_1(%rip), %xmm1 mulsd 48(%rsp), %xmm1 # 8-byte Folded Reload addsd %xmm0, %xmm1 xorps %xmm0, %xmm0 cvtsd2ss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 movq hist_c(%rip), %rax movl (%rax,%rbx,4), %esi movl $.L.str.28, %edi movb $1, %al callq printf incq %rbx movslq 8(%rsp), %rax cmpq %rax, %rbx jl .LBB1_39 .LBB1_40: # %._crit_edge137 callq hipDeviceReset movq data_h(%rip), %rdi callq free movq hist_h(%rip), %rdi callq free movq hist_c(%rip), %rdi .LBB1_41: callq free xorl %eax, %eax addq $96, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB1_42: .cfi_def_cfa_offset 144 xorps %xmm0, %xmm0 cvtss2sd %xmm1, %xmm0 movl $.L.str.30, %edi # kill: def $esi killed $esi killed $rsi movb $1, %al callq printf .LBB1_49: xorl %edi, %edi callq exit .LBB1_43: movl $.L.str.1, %edi xorl %eax, %eax callq printf jmp .LBB1_44 .LBB1_45: movl $.Lstr.4, %edi jmp .LBB1_48 .LBB1_46: movq stderr(%rip), %rcx movl $.L.str.13, %edi movl $33, %esi movl $1, %edx callq fwrite@PLT .LBB1_44: movl $1, %edi callq exit .LBB1_47: movl $.Lstr.3, %edi .LBB1_48: callq puts@PLT jmp .LBB1_49 .LBB1_50: movl $.L.str.34, %edi movl %ebx, %esi xorl %eax, %eax callq printf jmp .LBB1_49 .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _Z14RandomExpDecayPfl .LCPI2_0: .quad 0xbe00000000000000 # double -4.6566128730773926E-10 .LCPI2_1: .quad 0x3ff0000000000000 # double 1 .section .rodata.cst16,"aM",@progbits,16 .p2align 4, 0x0 .LCPI2_2: .long 0x80000000 # float -0 .long 0x80000000 # float -0 .long 0x80000000 # float -0 .long 0x80000000 # float -0 .text .globl _Z14RandomExpDecayPfl .type _Z14RandomExpDecayPfl,@function _Z14RandomExpDecayPfl: # @_Z14RandomExpDecayPfl .cfi_startproc # %bb.0: testq %rsi, %rsi jle .LBB2_4 # %bb.1: # %.lr.ph.preheader pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rsi, %rbx movq %rdi, %r14 xorl %r15d, %r15d .LBB2_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 callq rand xorps %xmm0, %xmm0 cvtsi2sd %eax, %xmm0 mulsd .LCPI2_0(%rip), %xmm0 addsd .LCPI2_1(%rip), %xmm0 callq log cvtsd2ss %xmm0, %xmm0 xorps .LCPI2_2(%rip), %xmm0 movss %xmm0, (%r14,%r15,4) incq %r15 cmpq %r15, %rbx jne .LBB2_2 # %bb.3: popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 .cfi_restore %rbx .cfi_restore %r14 .cfi_restore %r15 .LBB2_4: # %._crit_edge retq .Lfunc_end2: .size _Z14RandomExpDecayPfl, .Lfunc_end2-_Z14RandomExpDecayPfl .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function _Z13RandomUniformPfl .LCPI3_0: .long 0x30000000 # float 4.65661287E-10 .text .globl _Z13RandomUniformPfl .type _Z13RandomUniformPfl,@function _Z13RandomUniformPfl: # @_Z13RandomUniformPfl .cfi_startproc # %bb.0: testq %rsi, %rsi jle .LBB3_4 # %bb.1: # %.lr.ph.preheader pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rsi, %rbx movq %rdi, %r14 xorl %r15d, %r15d .LBB3_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 callq rand xorps %xmm0, %xmm0 cvtsi2ss %eax, %xmm0 mulss .LCPI3_0(%rip), %xmm0 movss %xmm0, (%r14,%r15,4) incq %r15 cmpq %r15, %rbx jne .LBB3_2 # %bb.3: popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 .cfi_restore %rbx .cfi_restore %r14 .cfi_restore %r15 .LBB3_4: # %._crit_edge retq .Lfunc_end3: .size _Z13RandomUniformPfl, .Lfunc_end3-_Z13RandomUniformPfl .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _Z12RandomNormalPfl .LCPI4_0: .quad 0x3e00000000000000 # double 4.6566128730773926E-10 .LCPI4_1: .quad 0x3ff0000000000000 # double 1 .LCPI4_2: .quad 0x401921fb60000000 # double 6.2831854820251465 .LCPI4_3: .quad 0xc000000000000000 # double -2 .LCPI4_4: .quad 0x0000000000000000 # double 0 .text .globl _Z12RandomNormalPfl .type _Z12RandomNormalPfl,@function _Z12RandomNormalPfl: # @_Z12RandomNormalPfl .cfi_startproc # %bb.0: testq %rsi, %rsi jle .LBB4_7 # %bb.1: # %.lr.ph.preheader pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 subq $16, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rsi, %rbx movq %rdi, %r14 xorl %r15d, %r15d .LBB4_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 callq rand xorps %xmm1, %xmm1 cvtsi2sd %eax, %xmm1 movsd .LCPI4_0(%rip), %xmm0 # xmm0 = mem[0],zero mulsd %xmm0, %xmm1 movsd .LCPI4_1(%rip), %xmm0 # xmm0 = mem[0],zero subsd %xmm1, %xmm0 callq log movsd %xmm0, (%rsp) # 8-byte Spill callq rand movsd (%rsp), %xmm1 # 8-byte Reload # xmm1 = mem[0],zero xorps %xmm0, %xmm0 cvtsi2sd %eax, %xmm0 mulsd .LCPI4_0(%rip), %xmm0 mulsd .LCPI4_2(%rip), %xmm0 mulsd .LCPI4_3(%rip), %xmm1 ucomisd .LCPI4_4(%rip), %xmm1 jb .LBB4_4 # %bb.3: # in Loop: Header=BB4_2 Depth=1 sqrtsd %xmm1, %xmm1 movsd %xmm1, (%rsp) # 8-byte Spill jmp .LBB4_5 .LBB4_4: # %call.sqrt # in Loop: Header=BB4_2 Depth=1 movsd %xmm0, 8(%rsp) # 8-byte Spill movapd %xmm1, %xmm0 callq sqrt movsd %xmm0, (%rsp) # 8-byte Spill movsd 8(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero .LBB4_5: # %.lr.ph.split # in Loop: Header=BB4_2 Depth=1 callq cos mulsd (%rsp), %xmm0 # 8-byte Folded Reload cvtsd2ss %xmm0, %xmm0 movss %xmm0, (%r14,%r15,4) incq %r15 cmpq %r15, %rbx jne .LBB4_2 # %bb.6: addq $16, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 .cfi_restore %rbx .cfi_restore %r14 .cfi_restore %r15 .LBB4_7: # %._crit_edge retq .Lfunc_end4: .size _Z12RandomNormalPfl, .Lfunc_end4-_Z12RandomNormalPfl .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB5_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB5_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z10hist_shmemPflPjiff, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end5: .size __hip_module_ctor, .Lfunc_end5-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB6_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB6_2: retq .Lfunc_end6: .size __hip_module_dtor, .Lfunc_end6-__hip_module_dtor .cfi_endproc # -- End function .type data_h,@object # @data_h .bss .globl data_h .p2align 3, 0x0 data_h: .quad 0 .size data_h, 8 .type hist_h,@object # @hist_h .globl hist_h .p2align 3, 0x0 hist_h: .quad 0 .size hist_h, 8 .type data_d,@object # @data_d .globl data_d .p2align 3, 0x0 data_d: .quad 0 .size data_d, 8 .type hist_d,@object # @hist_d .globl hist_d .p2align 3, 0x0 hist_d: .quad 0 .size hist_d, 8 .type hist_c,@object # @hist_c .globl hist_c .p2align 3, 0x0 hist_c: .quad 0 .size hist_c, 8 .type _Z10hist_shmemPflPjiff,@object # @_Z10hist_shmemPflPjiff .section .rodata,"a",@progbits .globl _Z10hist_shmemPflPjiff .p2align 3, 0x0 _Z10hist_shmemPflPjiff: .quad _Z25__device_stub__hist_shmemPflPjiff .size _Z10hist_shmemPflPjiff, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "%d" .size .L.str, 3 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "!!! Cannot select GPU with device ID = %d\n" .size .L.str.1, 43 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "Set GPU with device ID = %d\n" .size .L.str.2, 29 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz "Enter the size of the data vector: " .size .L.str.4, 36 .type .L.str.5,@object # @.str.5 .L.str.5: .asciz "%ld" .size .L.str.5, 4 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz "%ld\n" .size .L.str.6, 5 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz "Enter the data range [Rmin, Rmax] for the histogram: " .size .L.str.7, 54 .type .L.str.8,@object # @.str.8 .L.str.8: .asciz "%f %f" .size .L.str.8, 6 .type .L.str.9,@object # @.str.9 .L.str.9: .asciz "%f %f\n" .size .L.str.9, 7 .type .L.str.10,@object # @.str.10 .L.str.10: .asciz "Enter the number of bins of the histogram: " .size .L.str.10, 44 .type .L.str.11,@object # @.str.11 .L.str.11: .asciz "%d\n" .size .L.str.11, 4 .type .L.str.13,@object # @.str.13 .L.str.13: .asciz "Failed to allocate host vectors!\n" .size .L.str.13, 34 .type .L.str.14,@object # @.str.14 .L.str.14: .asciz "Enter the number of threads per block: " .size .L.str.14, 40 .type .L.str.16,@object # @.str.16 .L.str.16: .asciz "Enter the number of blocks per grid: " .size .L.str.16, 38 .type .L.str.18,@object # @.str.18 .L.str.18: .asciz "The number of blocks is %d\n" .size .L.str.18, 28 .type .L.str.19,@object # @.str.19 .L.str.19: .asciz "To compute the histogram with CPU (1/0) ? " .size .L.str.19, 43 .type .L.str.20,@object # @.str.20 .L.str.20: .asciz "Input time for GPU: %f (ms) \n" .size .L.str.20, 30 .type .L.str.21,@object # @.str.21 .L.str.21: .asciz "Processing time for GPU: %f (ms) \n" .size .L.str.21, 35 .type .L.str.22,@object # @.str.22 .L.str.22: .asciz "GPU Gflops: %f\n" .size .L.str.22, 16 .type .L.str.23,@object # @.str.23 .L.str.23: .asciz "Output time for GPU: %f (ms) \n" .size .L.str.23, 31 .type .L.str.24,@object # @.str.24 .L.str.24: .asciz "Total time for GPU: %f (ms) \n" .size .L.str.24, 30 .type .L.str.25,@object # @.str.25 .L.str.25: .asciz "hist_shmem.dat" .size .L.str.25, 15 .type .L.str.26,@object # @.str.26 .L.str.26: .asciz "w" .size .L.str.26, 2 .type .L.str.27,@object # @.str.27 .L.str.27: .asciz "Histogram (GPU):\n" .size .L.str.27, 18 .type .L.str.28,@object # @.str.28 .L.str.28: .asciz "%f %d \n" .size .L.str.28, 8 .type .L.str.29,@object # @.str.29 .L.str.29: .asciz "%f %d\n" .size .L.str.29, 7 .type .L.str.30,@object # @.str.30 .L.str.30: .asciz "data[%d]=%f, index=%d\n" .size .L.str.30, 23 .type .L.str.31,@object # @.str.31 .L.str.31: .asciz "Processing time for CPU: %f (ms) \n" .size .L.str.31, 35 .type .L.str.32,@object # @.str.32 .L.str.32: .asciz "CPU Gflops: %f\n" .size .L.str.32, 16 .type .L.str.33,@object # @.str.33 .L.str.33: .asciz "Speed up of GPU = %f\n" .size .L.str.33, 22 .type .L.str.34,@object # @.str.34 .L.str.34: .asciz "Error, sum = %d\n" .size .L.str.34, 17 .type .L.str.35,@object # @.str.35 .L.str.35: .asciz "i=%d, hist_h=%d, hist_c=%d \n" .size .L.str.35, 29 .type .L.str.36,@object # @.str.36 .L.str.36: .asciz "hist_cpu.dat" .size .L.str.36, 13 .type .L.str.37,@object # @.str.37 .L.str.37: .asciz "Histogram (CPU):\n" .size .L.str.37, 18 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z10hist_shmemPflPjiff" .size .L__unnamed_1, 23 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "To find the histogram of a data set (with real numbers): " .size .Lstr, 58 .type .Lstr.1,@object # @str.1 .Lstr.1: .asciz "Histogram (GPU):" .size .Lstr.1, 17 .type .Lstr.2,@object # @str.2 .Lstr.2: .asciz "Histogram (CPU):" .size .Lstr.2, 17 .type .Lstr.3,@object # @str.3 .Lstr.3: .asciz "The number of threads per block must be equal to the number of bins ! " .size .Lstr.3, 71 .type .Lstr.4,@object # @str.4 .Lstr.4: .asciz "The number of bins is set to # of threads per block < 1024 ! " .size .Lstr.4, 62 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z25__device_stub__hist_shmemPflPjiff .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym data_d .addrsig_sym hist_d .addrsig_sym _Z10hist_shmemPflPjiff .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z10hist_shmemPflPjiff ; -- Begin function _Z10hist_shmemPflPjiff .globl _Z10hist_shmemPflPjiff .p2align 8 .type _Z10hist_shmemPflPjiff,@function _Z10hist_shmemPflPjiff: ; @_Z10hist_shmemPflPjiff ; %bb.0: s_clause 0x2 s_load_b32 s8, s[0:1], 0x34 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[2:3], s[0:1], 0x10 s_add_u32 s10, s0, 40 v_mov_b32_e32 v3, 0 s_addc_u32 s11, s1, 0 v_lshl_add_u32 v5, v0, 2, 0 s_mov_b32 s9, 0 s_mov_b32 s12, exec_lo ds_store_b32 v5, v3 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_and_b32 s8, s8, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s8, v[0:1] v_mov_b32_e32 v2, v3 v_cmpx_gt_i64_e64 s[6:7], v[1:2] s_cbranch_execz .LBB0_3 ; %bb.1: ; %.lr.ph.preheader s_load_b32 s13, s[10:11], 0x0 s_load_b64 s[10:11], s[0:1], 0x1c v_lshlrev_b64 v[3:4], 2, v[1:2] v_mov_b32_e32 v6, 1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v3, vcc_lo, s4, v3 v_add_co_ci_u32_e32 v4, vcc_lo, s5, v4, vcc_lo s_waitcnt lgkmcnt(0) s_mul_i32 s8, s13, s8 s_delay_alu instid0(SALU_CYCLE_1) s_lshl_b64 s[4:5], s[8:9], 2 .LBB0_2: ; %.lr.ph ; =>This Inner Loop Header: Depth=1 global_load_b32 v7, v[3:4], off v_add_co_u32 v3, s0, v3, s4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_ci_u32_e64 v4, s0, s5, v4, s0 s_waitcnt vmcnt(0) v_subrev_f32_e32 v7, s10, v7 v_div_scale_f32 v8, null, s11, s11, v7 v_div_scale_f32 v11, vcc_lo, v7, s11, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_rcp_f32_e32 v9, v8 s_waitcnt_depctr 0xfff v_fma_f32 v10, -v8, v9, 1.0 v_fmac_f32_e32 v9, v10, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v10, v11, v9 v_fma_f32 v12, -v8, v10, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_fmac_f32_e32 v10, v12, v9 v_fma_f32 v8, -v8, v10, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_div_fmas_f32 v8, v8, v9, v10 v_add_co_u32 v1, vcc_lo, v1, s8 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v2, vcc_lo v_div_fixup_f32 v7, v8, s11, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_le_i64_e32 vcc_lo, s[6:7], v[1:2] v_cvt_i32_f32_e32 v7, v7 s_or_b32 s9, vcc_lo, s9 s_delay_alu instid0(VALU_DEP_1) v_lshl_add_u32 v7, v7, 2, 0 ds_add_u32 v7, v6 s_and_not1_b32 exec_lo, exec_lo, s9 s_cbranch_execnz .LBB0_2 .LBB0_3: ; %Flow27 s_or_b32 exec_lo, exec_lo, s12 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv ds_load_b32 v1, v5 v_lshlrev_b32_e32 v0, 2, v0 s_waitcnt lgkmcnt(0) global_atomic_add_u32 v0, v1, s[2:3] s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z10hist_shmemPflPjiff .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 296 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 13 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z10hist_shmemPflPjiff, .Lfunc_end0-_Z10hist_shmemPflPjiff ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 416 ; NumSgprs: 18 ; NumVgprs: 13 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 13 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym temp .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: by_value - .offset: 40 .size: 4 .value_kind: hidden_block_count_x - .offset: 44 .size: 4 .value_kind: hidden_block_count_y - .offset: 48 .size: 4 .value_kind: hidden_block_count_z - .offset: 52 .size: 2 .value_kind: hidden_group_size_x - .offset: 54 .size: 2 .value_kind: hidden_group_size_y - .offset: 56 .size: 2 .value_kind: hidden_group_size_z - .offset: 58 .size: 2 .value_kind: hidden_remainder_x - .offset: 60 .size: 2 .value_kind: hidden_remainder_y - .offset: 62 .size: 2 .value_kind: hidden_remainder_z - .offset: 80 .size: 8 .value_kind: hidden_global_offset_x - .offset: 88 .size: 8 .value_kind: hidden_global_offset_y - .offset: 96 .size: 8 .value_kind: hidden_global_offset_z - .offset: 104 .size: 2 .value_kind: hidden_grid_dims - .offset: 160 .size: 4 .value_kind: hidden_dynamic_lds_size .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 296 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z10hist_shmemPflPjiff .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z10hist_shmemPflPjiff.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 13 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
381068b11d39ca0a2587181357e15b8c9847a211
#include "includes.h" __global__ void AssembleArrayOfNoticedChannels ( const int nmbrOfChnnls, const float lwrNtcdEnrg, const float hghrNtcdEnrg, const float *lwrChnnlBndrs, const float *hghrChnnlBndrs, const float *gdQltChnnls, float *ntcdChnnls ) { int c = threadIdx.x + blockDim.x * blockIdx.x; if ( c < nmbrOfChnnls ) { ntcdChnnls[c] = ( lwrChnnlBndrs[c] > lwrNtcdEnrg ) * ( hghrChnnlBndrs[c] < hghrNtcdEnrg ) * ( 1 - gdQltChnnls[c] ); } }
.file "tmpxft_00229e6d_00000000-6_AssembleArrayOfNoticedChannels.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z62__device_stub__Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_PfiffPKfS0_S0_Pf .type _Z62__device_stub__Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_PfiffPKfS0_S0_Pf, @function _Z62__device_stub__Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_PfiffPKfS0_S0_Pf: .LFB2032: .cfi_startproc endbr64 subq $184, %rsp .cfi_def_cfa_offset 192 movl %edi, 44(%rsp) leaq 64(%rsp), %rdi movq %rsi, 24(%rsp) leaq 76(%rsp), %rsi movq %rdx, 16(%rsp) leaq 48(%rsp), %rdx movq %rcx, 8(%rsp) leaq 56(%rsp), %rcx movq %r8, (%rsp) movss %xmm0, 40(%rsp) movss %xmm1, 36(%rsp) movq %fs:40, %rax movq %rax, 168(%rsp) xorl %eax, %eax leaq 44(%rsp), %rax movl $1, 72(%rsp) movq %rax, 112(%rsp) leaq 40(%rsp), %rax movq %rax, 120(%rsp) leaq 36(%rsp), %rax movq %rax, 128(%rsp) leaq 24(%rsp), %rax movq %rax, 136(%rsp) leaq 16(%rsp), %rax movq %rax, 144(%rsp) leaq 8(%rsp), %rax movq %rax, 152(%rsp) movq %rsp, %rax movq %rax, 160(%rsp) movabsq $4294967297, %rax movq %rax, 64(%rsp) movq %rax, 76(%rsp) movl $1, 84(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 56(%rsp) .cfi_def_cfa_offset 200 leaq _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf(%rip), %rdi pushq 56(%rsp) .cfi_def_cfa_offset 208 movq 92(%rsp), %rcx movl 100(%rsp), %r8d movq 80(%rsp), %rsi movl 88(%rsp), %edx leaq 128(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 200 popq %rdx .cfi_def_cfa_offset 192 .L2: movq 168(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $184, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z62__device_stub__Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_PfiffPKfS0_S0_Pf, .-_Z62__device_stub__Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_PfiffPKfS0_S0_Pf .globl _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf .type _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf, @function _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf: .LFB2033: .cfi_startproc endbr64 jmp _Z62__device_stub__Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_PfiffPKfS0_S0_Pf .cfi_endproc .LFE2033: .size _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf, .-_Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R8, SR_TID.X ; /* 0x0000000000087919 */ /* 0x000e280000002100 */ /*0020*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x000e240000002500 */ /*0030*/ IMAD R8, R3, c[0x0][0x0], R8 ; /* 0x0000000003087a24 */ /* 0x001fca00078e0208 */ /*0040*/ ISETP.GE.AND P0, PT, R8, c[0x0][0x160], PT ; /* 0x0000580008007a0c */ /* 0x000fda0003f06270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ MOV R9, 0x4 ; /* 0x0000000400097802 */ /* 0x000fe20000000f00 */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0080*/ IMAD.WIDE R4, R8, R9, c[0x0][0x178] ; /* 0x00005e0008047625 */ /* 0x000fc800078e0209 */ /*0090*/ IMAD.WIDE R2, R8.reuse, R9.reuse, c[0x0][0x170] ; /* 0x00005c0008027625 */ /* 0x0c0fe400078e0209 */ /*00a0*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea8000c1e1900 */ /*00b0*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ee2000c1e1900 */ /*00c0*/ IMAD.WIDE R6, R8, R9, c[0x0][0x180] ; /* 0x0000600008067625 */ /* 0x000fcc00078e0209 */ /*00d0*/ LDG.E R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000f22000c1e1900 */ /*00e0*/ IMAD.WIDE R8, R8, R9, c[0x0][0x188] ; /* 0x0000620008087625 */ /* 0x000fe200078e0209 */ /*00f0*/ FSETP.GEU.AND P0, PT, R4, c[0x0][0x168], PT ; /* 0x00005a0004007a0b */ /* 0x004fc80003f0e000 */ /*0100*/ FSETP.GT.AND P0, PT, R2, c[0x0][0x164], !P0 ; /* 0x0000590002007a0b */ /* 0x008fc80004704000 */ /*0110*/ SEL R0, RZ, 0x1, !P0 ; /* 0x00000001ff007807 */ /* 0x000fe20004000000 */ /*0120*/ FADD R11, -R6, 1 ; /* 0x3f800000060b7421 */ /* 0x010fc60000000100 */ /*0130*/ I2FP.F32.U32 R0, R0 ; /* 0x0000000000007245 */ /* 0x000fca0000201000 */ /*0140*/ FMUL R11, R0, R11 ; /* 0x0000000b000b7220 */ /* 0x000fca0000400000 */ /*0150*/ STG.E [R8.64], R11 ; /* 0x0000000b08007986 */ /* 0x000fe2000c101904 */ /*0160*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0170*/ BRA 0x170; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __global__ void AssembleArrayOfNoticedChannels ( const int nmbrOfChnnls, const float lwrNtcdEnrg, const float hghrNtcdEnrg, const float *lwrChnnlBndrs, const float *hghrChnnlBndrs, const float *gdQltChnnls, float *ntcdChnnls ) { int c = threadIdx.x + blockDim.x * blockIdx.x; if ( c < nmbrOfChnnls ) { ntcdChnnls[c] = ( lwrChnnlBndrs[c] > lwrNtcdEnrg ) * ( hghrChnnlBndrs[c] < hghrNtcdEnrg ) * ( 1 - gdQltChnnls[c] ); } }
.text .file "AssembleArrayOfNoticedChannels.hip" .globl _Z45__device_stub__AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf # -- Begin function _Z45__device_stub__AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf .type _Z45__device_stub__AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf,@function _Z45__device_stub__AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf: # @_Z45__device_stub__AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $160, %rsp .cfi_def_cfa_offset 208 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 12(%rsp), %rax movl %edi, (%rax) leaq 8(%rsp), %rdi movss %xmm0, (%rdi) leaq 4(%rsp), %r9 movss %xmm1, (%r9) leaq 56(%rsp), %r10 movq %rsi, (%r10) leaq 48(%rsp), %rsi movq %rdx, (%rsi) leaq 40(%rsp), %rdx movq %rcx, (%rdx) leaq 32(%rsp), %rcx movq %r8, (%rcx) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %r9, 16(%rbx) movq %r10, 24(%rbx) movq %rsi, 32(%rbx) movq %rdx, 40(%rbx) movq %rcx, 48(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $176, %rsp .cfi_adjust_cfa_offset -176 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z45__device_stub__AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf, .Lfunc_end0-_Z45__device_stub__AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf,@object # @_Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf .section .rodata,"a",@progbits .globl _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf .p2align 3, 0x0 _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf: .quad _Z45__device_stub__AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf .size _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf" .size .L__unnamed_1, 49 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z45__device_stub__AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf ; -- Begin function _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf .globl _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf .p2align 8 .type _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf,@function _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf: ; @_Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x3c s_load_b128 s[4:7], s[0:1], 0x0 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] s_mov_b32 s2, exec_lo v_cmpx_gt_i32_e64 s4, v1 s_cbranch_execz .LBB0_2 ; %bb.1: s_load_b256 s[8:15], s[0:1], 0x10 v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[1:2] s_waitcnt lgkmcnt(0) v_add_co_u32 v2, vcc_lo, s8, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s9, v1, vcc_lo v_add_co_u32 v4, vcc_lo, s10, v0 v_add_co_ci_u32_e32 v5, vcc_lo, s11, v1, vcc_lo v_add_co_u32 v6, vcc_lo, s12, v0 v_add_co_ci_u32_e32 v7, vcc_lo, s13, v1, vcc_lo global_load_b32 v2, v[2:3], off global_load_b32 v3, v[4:5], off global_load_b32 v4, v[6:7], off s_waitcnt vmcnt(2) v_cmp_lt_f32_e32 vcc_lo, s5, v2 s_waitcnt vmcnt(1) v_cmp_gt_f32_e64 s0, s6, v3 s_waitcnt vmcnt(0) v_sub_f32_e32 v2, 1.0, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_3) | instid1(VALU_DEP_2) s_and_b32 s0, vcc_lo, s0 v_add_co_u32 v0, vcc_lo, s14, v0 v_cndmask_b32_e64 v3, 0, 1.0, s0 v_add_co_ci_u32_e32 v1, vcc_lo, s15, v1, vcc_lo v_mul_f32_e32 v2, v2, v3 global_store_b32 v[0:1], v2, off .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 304 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 8 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf, .Lfunc_end0-_Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 232 ; NumSgprs: 18 ; NumVgprs: 8 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 8 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 4 .value_kind: by_value - .offset: 4 .size: 4 .value_kind: by_value - .offset: 8 .size: 4 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 24 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 32 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 40 .size: 8 .value_kind: global_buffer - .offset: 48 .size: 4 .value_kind: hidden_block_count_x - .offset: 52 .size: 4 .value_kind: hidden_block_count_y - .offset: 56 .size: 4 .value_kind: hidden_block_count_z - .offset: 60 .size: 2 .value_kind: hidden_group_size_x - .offset: 62 .size: 2 .value_kind: hidden_group_size_y - .offset: 64 .size: 2 .value_kind: hidden_group_size_z - .offset: 66 .size: 2 .value_kind: hidden_remainder_x - .offset: 68 .size: 2 .value_kind: hidden_remainder_y - .offset: 70 .size: 2 .value_kind: hidden_remainder_z - .offset: 88 .size: 8 .value_kind: hidden_global_offset_x - .offset: 96 .size: 8 .value_kind: hidden_global_offset_y - .offset: 104 .size: 8 .value_kind: hidden_global_offset_z - .offset: 112 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 304 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z30AssembleArrayOfNoticedChannelsiffPKfS0_S0_Pf.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 8 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
808866ca433910bd610cc6b7861d92f152e52162
#include "includes.h" __global__ void MatrixMulKernel(float *M, float *N, float *P, int Width) { int Row = blockIdx.y * blockDim.y + threadIdx.y; int Col = blockIdx.x * blockDim.x + threadIdx.x; if((Row < Width) && (Col < Width)) { float Pvalue = 0; for(int k = 0; k < Width; ++k) { Pvalue += M[Row*Width+k]*N[k*Width+Col]; } P[Row*Width+Col] = Pvalue; } }
.file "tmpxft_002eaa3e_00000000-6_MatrixMulKernel.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z40__device_stub__Z15MatrixMulKernelPfS_S_iPfS_S_i .type _Z40__device_stub__Z15MatrixMulKernelPfS_S_iPfS_S_i, @function _Z40__device_stub__Z15MatrixMulKernelPfS_S_iPfS_S_i: .LFB2032: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rsi, 16(%rsp) leaq 68(%rsp), %rsi movq %rdx, 8(%rsp) leaq 40(%rsp), %rdx movl %ecx, 4(%rsp) leaq 48(%rsp), %rcx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 64(%rsp) movq %rax, 104(%rsp) leaq 16(%rsp), %rax movq %rax, 112(%rsp) leaq 8(%rsp), %rax movq %rax, 120(%rsp) leaq 4(%rsp), %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _Z15MatrixMulKernelPfS_S_i(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L2: movq 136(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z40__device_stub__Z15MatrixMulKernelPfS_S_iPfS_S_i, .-_Z40__device_stub__Z15MatrixMulKernelPfS_S_iPfS_S_i .globl _Z15MatrixMulKernelPfS_S_i .type _Z15MatrixMulKernelPfS_S_i, @function _Z15MatrixMulKernelPfS_S_i: .LFB2033: .cfi_startproc endbr64 jmp _Z40__device_stub__Z15MatrixMulKernelPfS_S_iPfS_S_i .cfi_endproc .LFE2033: .size _Z15MatrixMulKernelPfS_S_i, .-_Z15MatrixMulKernelPfS_S_i .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z15MatrixMulKernelPfS_S_i" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z15MatrixMulKernelPfS_S_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z15MatrixMulKernelPfS_S_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e280000002100 */ /*0030*/ S2R R21, SR_CTAID.Y ; /* 0x0000000000157919 */ /* 0x000e680000002600 */ /*0040*/ S2R R2, SR_TID.Y ; /* 0x0000000000027919 */ /* 0x000e620000002200 */ /*0050*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x001fca00078e0203 */ /*0060*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x178], PT ; /* 0x00005e0000007a0c */ /* 0x000fe20003f06270 */ /*0070*/ IMAD R21, R21, c[0x0][0x4], R2 ; /* 0x0000010015157a24 */ /* 0x002fca00078e0202 */ /*0080*/ ISETP.GE.OR P0, PT, R21, c[0x0][0x178], P0 ; /* 0x00005e0015007a0c */ /* 0x000fda0000706670 */ /*0090*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*00a0*/ MOV R19, c[0x0][0x178] ; /* 0x00005e0000137a02 */ /* 0x000fe20000000f00 */ /*00b0*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*00c0*/ IMAD R21, R21, c[0x0][0x178], RZ ; /* 0x00005e0015157a24 */ /* 0x000fe200078e02ff */ /*00d0*/ MOV R34, RZ ; /* 0x000000ff00227202 */ /* 0x000fe40000000f00 */ /*00e0*/ ISETP.GE.AND P0, PT, R19, 0x1, PT ; /* 0x000000011300780c */ /* 0x000fda0003f06270 */ /*00f0*/ @!P0 BRA 0xc20 ; /* 0x00000b2000008947 */ /* 0x000fea0003800000 */ /*0100*/ IADD3 R2, R19.reuse, -0x1, RZ ; /* 0xffffffff13027810 */ /* 0x040fe40007ffe0ff */ /*0110*/ LOP3.LUT R20, R19, 0x3, RZ, 0xc0, !PT ; /* 0x0000000313147812 */ /* 0x000fe400078ec0ff */ /*0120*/ ISETP.GE.U32.AND P0, PT, R2, 0x3, PT ; /* 0x000000030200780c */ /* 0x000fe40003f06070 */ /*0130*/ MOV R34, RZ ; /* 0x000000ff00227202 */ /* 0x000fe40000000f00 */ /*0140*/ MOV R18, RZ ; /* 0x000000ff00127202 */ /* 0x000fd20000000f00 */ /*0150*/ @!P0 BRA 0xb00 ; /* 0x000009a000008947 */ /* 0x000fea0003800000 */ /*0160*/ IADD3 R22, -R20, c[0x0][0x178], RZ ; /* 0x00005e0014167a10 */ /* 0x000fe20007ffe1ff */ /*0170*/ ULDC.64 UR6, c[0x0][0x160] ; /* 0x0000580000067ab9 */ /* 0x000fe20000000a00 */ /*0180*/ MOV R7, 0x4 ; /* 0x0000000400077802 */ /* 0x000fe40000000f00 */ /*0190*/ ISETP.GT.AND P0, PT, R22, RZ, PT ; /* 0x000000ff1600720c */ /* 0x000fe40003f04270 */ /*01a0*/ MOV R34, RZ ; /* 0x000000ff00227202 */ /* 0x000fe20000000f00 */ /*01b0*/ IMAD.WIDE R6, R0, R7, c[0x0][0x168] ; /* 0x00005a0000067625 */ /* 0x000fe200078e0207 */ /*01c0*/ MOV R18, RZ ; /* 0x000000ff00127202 */ /* 0x000fd20000000f00 */ /*01d0*/ @!P0 BRA 0x970 ; /* 0x0000079000008947 */ /* 0x000fea0003800000 */ /*01e0*/ ISETP.GT.AND P1, PT, R22, 0xc, PT ; /* 0x0000000c1600780c */ /* 0x000fe40003f24270 */ /*01f0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fd60003f0f070 */ /*0200*/ @!P1 BRA 0x6b0 ; /* 0x000004a000009947 */ /* 0x000fea0003800000 */ /*0210*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0220*/ MOV R2, UR6 ; /* 0x0000000600027c02 */ /* 0x000fe20008000f00 */ /*0230*/ IMAD.WIDE R4, R19, 0x4, R6 ; /* 0x0000000413047825 */ /* 0x000fe200078e0206 */ /*0240*/ MOV R3, UR7 ; /* 0x0000000700037c02 */ /* 0x000fe20008000f00 */ /*0250*/ LDG.E R35, [R6.64] ; /* 0x0000000406237981 */ /* 0x0000a8000c1e1900 */ /*0260*/ IMAD.WIDE R2, R21, 0x4, R2 ; /* 0x0000000415027825 */ /* 0x000fe200078e0202 */ /*0270*/ LDG.E R27, [R4.64] ; /* 0x00000004041b7981 */ /* 0x0002e8000c1e1900 */ /*0280*/ LDG.E R36, [R2.64] ; /* 0x0000000402247981 */ /* 0x000ea2000c1e1900 */ /*0290*/ IMAD.WIDE R10, R19, 0x4, R4 ; /* 0x00000004130a7825 */ /* 0x000fc600078e0204 */ /*02a0*/ LDG.E R28, [R2.64+0x4] ; /* 0x00000404021c7981 */ /* 0x000ee6000c1e1900 */ /*02b0*/ IMAD.WIDE R12, R19.reuse, 0x4, R10 ; /* 0x00000004130c7825 */ /* 0x040fe200078e020a */ /*02c0*/ LDG.E R26, [R10.64] ; /* 0x000000040a1a7981 */ /* 0x000968000c1e1900 */ /*02d0*/ LDG.E R25, [R2.64+0x8] ; /* 0x0000080402197981 */ /* 0x000f68000c1e1900 */ /*02e0*/ LDG.E R24, [R12.64] ; /* 0x000000040c187981 */ /* 0x000168000c1e1900 */ /*02f0*/ LDG.E R23, [R2.64+0xc] ; /* 0x00000c0402177981 */ /* 0x000f62000c1e1900 */ /*0300*/ IMAD.WIDE R16, R19, 0x4, R12 ; /* 0x0000000413107825 */ /* 0x000fc600078e020c */ /*0310*/ LDG.E R30, [R2.64+0x10] ; /* 0x00001004021e7981 */ /* 0x000f66000c1e1900 */ /*0320*/ IMAD.WIDE R14, R19.reuse, 0x4, R16 ; /* 0x00000004130e7825 */ /* 0x040fe200078e0210 */ /*0330*/ LDG.E R29, [R16.64] ; /* 0x00000004101d7981 */ /* 0x000168000c1e1900 */ /*0340*/ LDG.E R31, [R2.64+0x14] ; /* 0x00001404021f7981 */ /* 0x000f62000c1e1900 */ /*0350*/ IMAD.WIDE R8, R19, 0x4, R14 ; /* 0x0000000413087825 */ /* 0x000fc600078e020e */ /*0360*/ LDG.E R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000966000c1e1900 */ /*0370*/ IMAD.WIDE R4, R19.reuse, 0x4, R8 ; /* 0x0000000413047825 */ /* 0x042fe200078e0208 */ /*0380*/ LDG.E R32, [R8.64] ; /* 0x0000000408207981 */ /* 0x000368000c1e1900 */ /*0390*/ LDG.E R33, [R2.64+0x18] ; /* 0x0000180402217981 */ /* 0x000f62000c1e1900 */ /*03a0*/ IMAD.WIDE R6, R19, 0x4, R4 ; /* 0x0000000413067825 */ /* 0x001fc600078e0204 */ /*03b0*/ LDG.E R15, [R4.64] ; /* 0x00000004040f7981 */ /* 0x010126000c1e1900 */ /*03c0*/ IMAD.WIDE R10, R19.reuse, 0x4, R6 ; /* 0x00000004130a7825 */ /* 0x040fe200078e0206 */ /*03d0*/ LDG.E R37, [R2.64+0x1c] ; /* 0x00001c0402257981 */ /* 0x000f28000c1e1900 */ /*03e0*/ LDG.E R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000122000c1e1900 */ /*03f0*/ IMAD.WIDE R12, R19, 0x4, R10 ; /* 0x00000004130c7825 */ /* 0x000fcc00078e020a */ /*0400*/ IMAD.WIDE R16, R19.reuse, 0x4, R12 ; /* 0x0000000413107825 */ /* 0x040fe400078e020c */ /*0410*/ LDG.E R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000528000c1e1900 */ /*0420*/ IMAD.WIDE R8, R19.reuse, 0x4, R16 ; /* 0x0000000413087825 */ /* 0x042fe200078e0210 */ /*0430*/ LDG.E R7, [R2.64+0x2c] ; /* 0x00002c0402077981 */ /* 0x001f28000c1e1900 */ /*0440*/ LDG.E R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000122000c1e1900 */ /*0450*/ IMAD.WIDE R4, R19, 0x4, R8 ; /* 0x0000000413047825 */ /* 0x000fc600078e0208 */ /*0460*/ LDG.E R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f28000c1e1900 */ /*0470*/ LDG.E R17, [R2.64+0x38] ; /* 0x0000380402117981 */ /* 0x001f22000c1e1900 */ /*0480*/ FFMA R36, R35, R36, R34 ; /* 0x0000002423247223 */ /* 0x004fc60000000022 */ /*0490*/ LDG.E R35, [R2.64+0x20] ; /* 0x0000200402237981 */ /* 0x000ea2000c1e1900 */ /*04a0*/ FFMA R36, R27, R28, R36 ; /* 0x0000001c1b247223 */ /* 0x008fc60000000024 */ /*04b0*/ LDG.E R34, [R10.64] ; /* 0x000000040a227981 */ /* 0x0000e8000c1e1900 */ /*04c0*/ LDG.E R27, [R2.64+0x24] ; /* 0x00002404021b7981 */ /* 0x000ee8000c1e1900 */ /*04d0*/ LDG.E R28, [R2.64+0x28] ; /* 0x00002804021c7981 */ /* 0x000ee2000c1e1900 */ /*04e0*/ FFMA R25, R26, R25, R36 ; /* 0x000000191a197223 */ /* 0x020fc60000000024 */ /*04f0*/ LDG.E R36, [R2.64+0x34] ; /* 0x0000340402247981 */ /* 0x000f62000c1e1900 */ /*0500*/ FFMA R26, R24, R23, R25 ; /* 0x00000017181a7223 */ /* 0x000fe20000000019 */ /*0510*/ IMAD.WIDE R24, R19.reuse, 0x4, R4 ; /* 0x0000000413187825 */ /* 0x040fe400078e0204 */ /*0520*/ LDG.E R23, [R2.64+0x30] ; /* 0x0000300402177981 */ /* 0x000f68000c1e1900 */ /*0530*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000362000c1e1900 */ /*0540*/ IMAD.WIDE R10, R19, 0x4, R24 ; /* 0x00000004130a7825 */ /* 0x001fc600078e0218 */ /*0550*/ LDG.E R13, [R24.64] ; /* 0x00000004180d7981 */ /* 0x000168000c1e1900 */ /*0560*/ LDG.E R5, [R10.64] ; /* 0x000000040a057981 */ /* 0x002f68000c1e1900 */ /*0570*/ LDG.E R24, [R2.64+0x3c] ; /* 0x00003c0402187981 */ /* 0x001f62000c1e1900 */ /*0580*/ FFMA R29, R29, R30, R26 ; /* 0x0000001e1d1d7223 */ /* 0x000fc8000000001a */ /*0590*/ FFMA R29, R14, R31, R29 ; /* 0x0000001f0e1d7223 */ /* 0x000fc8000000001d */ /*05a0*/ FFMA R32, R32, R33, R29 ; /* 0x0000002120207223 */ /* 0x000fc8000000001d */ /*05b0*/ FFMA R15, R15, R37, R32 ; /* 0x000000250f0f7223 */ /* 0x010fe20000000020 */ /*05c0*/ IADD3 R22, R22, -0x10, RZ ; /* 0xfffffff016167810 */ /* 0x000fc80007ffe0ff */ /*05d0*/ ISETP.GT.AND P1, PT, R22, 0xc, PT ; /* 0x0000000c1600780c */ /* 0x000fe20003f24270 */ /*05e0*/ UIADD3 UR6, UP0, UR6, 0x40, URZ ; /* 0x0000004006067890 */ /* 0x000fe2000ff1e03f */ /*05f0*/ IADD3 R18, R18, 0x10, RZ ; /* 0x0000001012127810 */ /* 0x000fc60007ffe0ff */ /*0600*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*0610*/ FFMA R15, R6, R35, R15 ; /* 0x00000023060f7223 */ /* 0x004fc8000000000f */ /*0620*/ FFMA R15, R34, R27, R15 ; /* 0x0000001b220f7223 */ /* 0x008fc8000000000f */ /*0630*/ FFMA R15, R12, R28, R15 ; /* 0x0000001c0c0f7223 */ /* 0x000fc8000000000f */ /*0640*/ FFMA R7, R16, R7, R15 ; /* 0x0000000710077223 */ /* 0x000fc8000000000f */ /*0650*/ FFMA R7, R8, R23, R7 ; /* 0x0000001708077223 */ /* 0x020fc80000000007 */ /*0660*/ FFMA R4, R4, R36, R7 ; /* 0x0000002404047223 */ /* 0x000fc80000000007 */ /*0670*/ FFMA R4, R13, R17, R4 ; /* 0x000000110d047223 */ /* 0x000fe20000000004 */ /*0680*/ IMAD.WIDE R6, R19, 0x4, R10 ; /* 0x0000000413067825 */ /* 0x000fc600078e020a */ /*0690*/ FFMA R34, R5, R24, R4 ; /* 0x0000001805227223 */ /* 0x000fe20000000004 */ /*06a0*/ @P1 BRA 0x220 ; /* 0xfffffb7000001947 */ /* 0x000fea000383ffff */ /*06b0*/ ISETP.GT.AND P1, PT, R22, 0x4, PT ; /* 0x000000041600780c */ /* 0x000fda0003f24270 */ /*06c0*/ @!P1 BRA 0x950 ; /* 0x0000028000009947 */ /* 0x000fea0003800000 */ /*06d0*/ IMAD.WIDE R16, R19, 0x4, R6 ; /* 0x0000000413107825 */ /* 0x000fe200078e0206 */ /*06e0*/ MOV R2, UR6 ; /* 0x0000000600027c02 */ /* 0x000fe20008000f00 */ /*06f0*/ LDG.E R13, [R6.64] ; /* 0x00000004060d7981 */ /* 0x0000a2000c1e1900 */ /*0700*/ MOV R3, UR7 ; /* 0x0000000700037c02 */ /* 0x000fc60008000f00 */ /*0710*/ IMAD.WIDE R24, R19, 0x4, R16 ; /* 0x0000000413187825 */ /* 0x000fe200078e0210 */ /*0720*/ LDG.E R14, [R16.64] ; /* 0x00000004100e7981 */ /* 0x0002e6000c1e1900 */ /*0730*/ IMAD.WIDE R2, R21, 0x4, R2 ; /* 0x0000000415027825 */ /* 0x000fc800078e0202 */ /*0740*/ IMAD.WIDE R26, R19.reuse, 0x4, R24 ; /* 0x00000004131a7825 */ /* 0x040fe200078e0218 */ /*0750*/ LDG.E R12, [R2.64] ; /* 0x00000004020c7981 */ /* 0x000ea8000c1e1900 */ /*0760*/ LDG.E R15, [R2.64+0x4] ; /* 0x00000404020f7981 */ /* 0x000ee2000c1e1900 */ /*0770*/ IMAD.WIDE R4, R19, 0x4, R26 ; /* 0x0000000413047825 */ /* 0x000fc600078e021a */ /*0780*/ LDG.E R24, [R24.64] ; /* 0x0000000418187981 */ /* 0x000968000c1e1900 */ /*0790*/ LDG.E R23, [R2.64+0x8] ; /* 0x0000080402177981 */ /* 0x000f62000c1e1900 */ /*07a0*/ IMAD.WIDE R8, R19, 0x4, R4 ; /* 0x0000000413087825 */ /* 0x000fc600078e0204 */ /*07b0*/ LDG.E R26, [R26.64] ; /* 0x000000041a1a7981 */ /* 0x000168000c1e1900 */ /*07c0*/ LDG.E R28, [R2.64+0xc] ; /* 0x00000c04021c7981 */ /* 0x000f62000c1e1900 */ /*07d0*/ IMAD.WIDE R10, R19, 0x4, R8 ; /* 0x00000004130a7825 */ /* 0x000fc600078e0208 */ /*07e0*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000f68000c1e1900 */ /*07f0*/ LDG.E R29, [R2.64+0x10] ; /* 0x00001004021d7981 */ /* 0x000f62000c1e1900 */ /*0800*/ IMAD.WIDE R6, R19, 0x4, R10 ; /* 0x0000000413067825 */ /* 0x001fc600078e020a */ /*0810*/ LDG.E R9, [R8.64] ; /* 0x0000000408097981 */ /* 0x000f68000c1e1900 */ /*0820*/ LDG.E R16, [R2.64+0x14] ; /* 0x0000140402107981 */ /* 0x002f68000c1e1900 */ /*0830*/ LDG.E R17, [R10.64] ; /* 0x000000040a117981 */ /* 0x000f68000c1e1900 */ /*0840*/ LDG.E R25, [R2.64+0x18] ; /* 0x0000180402197981 */ /* 0x010f28000c1e1900 */ /*0850*/ LDG.E R30, [R2.64+0x1c] ; /* 0x00001c04021e7981 */ /* 0x000f28000c1e1900 */ /*0860*/ LDG.E R27, [R6.64] ; /* 0x00000004061b7981 */ /* 0x000122000c1e1900 */ /*0870*/ UIADD3 UR6, UP0, UR6, 0x20, URZ ; /* 0x0000002006067890 */ /* 0x000fe2000ff1e03f */ /*0880*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40003f0e170 */ /*0890*/ IADD3 R18, R18, 0x8, RZ ; /* 0x0000000812127810 */ /* 0x000fe40007ffe0ff */ /*08a0*/ IADD3 R22, R22, -0x8, RZ ; /* 0xfffffff816167810 */ /* 0x000fe20007ffe0ff */ /*08b0*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*08c0*/ IMAD.WIDE R6, R19, 0x4, R6 ; /* 0x0000000413067825 */ /* 0x001fe200078e0206 */ /*08d0*/ FFMA R13, R13, R12, R34 ; /* 0x0000000c0d0d7223 */ /* 0x004fc80000000022 */ /*08e0*/ FFMA R13, R14, R15, R13 ; /* 0x0000000f0e0d7223 */ /* 0x008fc8000000000d */ /*08f0*/ FFMA R13, R24, R23, R13 ; /* 0x00000017180d7223 */ /* 0x020fc8000000000d */ /*0900*/ FFMA R13, R26, R28, R13 ; /* 0x0000001c1a0d7223 */ /* 0x000fc8000000000d */ /*0910*/ FFMA R4, R4, R29, R13 ; /* 0x0000001d04047223 */ /* 0x000fc8000000000d */ /*0920*/ FFMA R4, R9, R16, R4 ; /* 0x0000001009047223 */ /* 0x000fc80000000004 */ /*0930*/ FFMA R4, R17, R25, R4 ; /* 0x0000001911047223 */ /* 0x010fc80000000004 */ /*0940*/ FFMA R34, R27, R30, R4 ; /* 0x0000001e1b227223 */ /* 0x000fe20000000004 */ /*0950*/ ISETP.NE.OR P0, PT, R22, RZ, P0 ; /* 0x000000ff1600720c */ /* 0x000fda0000705670 */ /*0960*/ @!P0 BRA 0xb00 ; /* 0x0000019000008947 */ /* 0x000fea0003800000 */ /*0970*/ MOV R2, UR6 ; /* 0x0000000600027c02 */ /* 0x000fe20008000f00 */ /*0980*/ IMAD.WIDE R8, R19, 0x4, R6 ; /* 0x0000000413087825 */ /* 0x000fe200078e0206 */ /*0990*/ MOV R3, UR7 ; /* 0x0000000700037c02 */ /* 0x000fe20008000f00 */ /*09a0*/ LDG.E R7, [R6.64] ; /* 0x0000000406077981 */ /* 0x000ea8000c1e1900 */ /*09b0*/ IMAD.WIDE R4, R21, 0x4, R2 ; /* 0x0000000415047825 */ /* 0x000fc800078e0202 */ /*09c0*/ IMAD.WIDE R10, R19.reuse, 0x4, R8 ; /* 0x00000004130a7825 */ /* 0x040fe200078e0208 */ /*09d0*/ LDG.E R12, [R4.64] ; /* 0x00000004040c7981 */ /* 0x000ea8000c1e1900 */ /*09e0*/ LDG.E R9, [R8.64] ; /* 0x0000000408097981 */ /* 0x000ee2000c1e1900 */ /*09f0*/ IMAD.WIDE R2, R19, 0x4, R10 ; /* 0x0000000413027825 */ /* 0x000fc600078e020a */ /*0a00*/ LDG.E R13, [R4.64+0x4] ; /* 0x00000404040d7981 */ /* 0x000ee8000c1e1900 */ /*0a10*/ LDG.E R15, [R10.64] ; /* 0x000000040a0f7981 */ /* 0x000f28000c1e1900 */ /*0a20*/ LDG.E R14, [R4.64+0x8] ; /* 0x00000804040e7981 */ /* 0x000f28000c1e1900 */ /*0a30*/ LDG.E R16, [R4.64+0xc] ; /* 0x00000c0404107981 */ /* 0x000f68000c1e1900 */ /*0a40*/ LDG.E R17, [R2.64] ; /* 0x0000000402117981 */ /* 0x000f62000c1e1900 */ /*0a50*/ IADD3 R22, R22, -0x4, RZ ; /* 0xfffffffc16167810 */ /* 0x000fc80007ffe0ff */ /*0a60*/ ISETP.NE.AND P0, PT, R22, RZ, PT ; /* 0x000000ff1600720c */ /* 0x000fe20003f05270 */ /*0a70*/ UIADD3 UR6, UP0, UR6, 0x10, URZ ; /* 0x0000001006067890 */ /* 0x000fe2000ff1e03f */ /*0a80*/ IADD3 R18, R18, 0x4, RZ ; /* 0x0000000412127810 */ /* 0x000fc60007ffe0ff */ /*0a90*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*0aa0*/ FFMA R12, R7, R12, R34 ; /* 0x0000000c070c7223 */ /* 0x004fc80000000022 */ /*0ab0*/ FFMA R12, R9, R13, R12 ; /* 0x0000000d090c7223 */ /* 0x008fe2000000000c */ /*0ac0*/ IMAD.WIDE R6, R19, 0x4, R2 ; /* 0x0000000413067825 */ /* 0x000fc600078e0202 */ /*0ad0*/ FFMA R12, R15, R14, R12 ; /* 0x0000000e0f0c7223 */ /* 0x010fc8000000000c */ /*0ae0*/ FFMA R34, R17, R16, R12 ; /* 0x0000001011227223 */ /* 0x020fe2000000000c */ /*0af0*/ @P0 BRA 0x970 ; /* 0xfffffe7000000947 */ /* 0x000fea000383ffff */ /*0b00*/ ISETP.NE.AND P0, PT, R20, RZ, PT ; /* 0x000000ff1400720c */ /* 0x000fda0003f05270 */ /*0b10*/ @!P0 BRA 0xc20 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0b20*/ IADD3 R2, R21, R18, RZ ; /* 0x0000001215027210 */ /* 0x000fe20007ffe0ff */ /*0b30*/ IMAD R4, R18, c[0x0][0x178], R0 ; /* 0x00005e0012047a24 */ /* 0x000fe200078e0200 */ /*0b40*/ MOV R5, 0x4 ; /* 0x0000000400057802 */ /* 0x000fca0000000f00 */ /*0b50*/ IMAD.WIDE R2, R2, R5, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fc800078e0205 */ /*0b60*/ IMAD.WIDE R4, R4, R5, c[0x0][0x168] ; /* 0x00005a0004047625 */ /* 0x000fe200078e0205 */ /*0b70*/ MOV R6, R2 ; /* 0x0000000200067202 */ /* 0x000fc80000000f00 */ /*0b80*/ MOV R2, R6 ; /* 0x0000000600027202 */ /* 0x000fe20000000f00 */ /*0b90*/ LDG.E R7, [R4.64] ; /* 0x0000000404077981 */ /* 0x0000aa000c1e1900 */ /*0ba0*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x0002a2000c1e1900 */ /*0bb0*/ IADD3 R20, R20, -0x1, RZ ; /* 0xffffffff14147810 */ /* 0x000fe40007ffe0ff */ /*0bc0*/ IADD3 R6, P1, R6, 0x4, RZ ; /* 0x0000000406067810 */ /* 0x000fc40007f3e0ff */ /*0bd0*/ ISETP.NE.AND P0, PT, R20, RZ, PT ; /* 0x000000ff1400720c */ /* 0x000fe20003f05270 */ /*0be0*/ IMAD.WIDE R4, R19, 0x4, R4 ; /* 0x0000000413047825 */ /* 0x001fe200078e0204 */ /*0bf0*/ IADD3.X R3, RZ, R3, RZ, P1, !PT ; /* 0x00000003ff037210 */ /* 0x002fe20000ffe4ff */ /*0c00*/ FFMA R34, R7, R2, R34 ; /* 0x0000000207227223 */ /* 0x004fd40000000022 */ /*0c10*/ @P0 BRA 0xb80 ; /* 0xffffff6000000947 */ /* 0x000fea000383ffff */ /*0c20*/ IADD3 R2, R0, R21, RZ ; /* 0x0000001500027210 */ /* 0x000fe40007ffe0ff */ /*0c30*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fca0000000f00 */ /*0c40*/ IMAD.WIDE R2, R2, R3, c[0x0][0x170] ; /* 0x00005c0002027625 */ /* 0x000fca00078e0203 */ /*0c50*/ STG.E [R2.64], R34 ; /* 0x0000002202007986 */ /* 0x000fe2000c101904 */ /*0c60*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0c70*/ BRA 0xc70; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0c80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ca0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ce0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cf0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __global__ void MatrixMulKernel(float *M, float *N, float *P, int Width) { int Row = blockIdx.y * blockDim.y + threadIdx.y; int Col = blockIdx.x * blockDim.x + threadIdx.x; if((Row < Width) && (Col < Width)) { float Pvalue = 0; for(int k = 0; k < Width; ++k) { Pvalue += M[Row*Width+k]*N[k*Width+Col]; } P[Row*Width+Col] = Pvalue; } }
.text .file "MatrixMulKernel.hip" .globl _Z30__device_stub__MatrixMulKernelPfS_S_i # -- Begin function _Z30__device_stub__MatrixMulKernelPfS_S_i .type _Z30__device_stub__MatrixMulKernelPfS_S_i,@function _Z30__device_stub__MatrixMulKernelPfS_S_i: # @_Z30__device_stub__MatrixMulKernelPfS_S_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z15MatrixMulKernelPfS_S_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z30__device_stub__MatrixMulKernelPfS_S_i, .Lfunc_end0-_Z30__device_stub__MatrixMulKernelPfS_S_i .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z15MatrixMulKernelPfS_S_i, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z15MatrixMulKernelPfS_S_i,@object # @_Z15MatrixMulKernelPfS_S_i .section .rodata,"a",@progbits .globl _Z15MatrixMulKernelPfS_S_i .p2align 3, 0x0 _Z15MatrixMulKernelPfS_S_i: .quad _Z30__device_stub__MatrixMulKernelPfS_S_i .size _Z15MatrixMulKernelPfS_S_i, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z15MatrixMulKernelPfS_S_i" .size .L__unnamed_1, 27 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z30__device_stub__MatrixMulKernelPfS_S_i .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z15MatrixMulKernelPfS_S_i .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z15MatrixMulKernelPfS_S_i ; -- Begin function _Z15MatrixMulKernelPfS_S_i .globl _Z15MatrixMulKernelPfS_S_i .p2align 8 .type _Z15MatrixMulKernelPfS_S_i,@function _Z15MatrixMulKernelPfS_S_i: ; @_Z15MatrixMulKernelPfS_S_i ; %bb.0: s_clause 0x1 s_load_b32 s3, s[0:1], 0x2c s_load_b32 s2, s[0:1], 0x18 v_bfe_u32 v1, v0, 10, 10 v_and_b32_e32 v4, 0x3ff, v0 s_waitcnt lgkmcnt(0) s_lshr_b32 s4, s3, 16 s_and_b32 s3, s3, 0xffff v_mad_u64_u32 v[2:3], null, s15, s4, v[1:2] v_mad_u64_u32 v[0:1], null, s14, s3, v[4:5] s_mov_b32 s3, exec_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_max_i32_e32 v1, v2, v0 v_cmpx_gt_i32_e64 s2, v1 s_cbranch_execz .LBB0_6 ; %bb.1: ; %.preheader s_clause 0x1 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[0:1], s[0:1], 0x10 v_mul_lo_u32 v1, v2, s2 s_cmp_lt_i32 s2, 1 s_cbranch_scc1 .LBB0_4 ; %bb.2: ; %.lr.ph.preheader s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_3) v_ashrrev_i32_e32 v2, 31, v1 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v4, v0 s_mov_b32 s3, s2 v_lshlrev_b64 v[2:3], 2, v[1:2] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, s4, v2 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo .LBB0_3: ; %.lr.ph ; =>This Inner Loop Header: Depth=1 v_ashrrev_i32_e32 v5, 31, v4 s_add_i32 s3, s3, -1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_cmp_eq_u32 s3, 0 v_lshlrev_b64 v[7:8], 2, v[4:5] v_add_nc_u32_e32 v4, s2, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v7, vcc_lo, s6, v7 v_add_co_ci_u32_e32 v8, vcc_lo, s7, v8, vcc_lo global_load_b32 v5, v[2:3], off global_load_b32 v7, v[7:8], off v_add_co_u32 v2, vcc_lo, v2, 4 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v3, vcc_lo s_waitcnt vmcnt(0) v_fmac_f32_e32 v6, v5, v7 s_cbranch_scc0 .LBB0_3 s_branch .LBB0_5 .LBB0_4: v_mov_b32_e32 v6, 0 .LBB0_5: ; %Flow46 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v0, v1, v0 v_ashrrev_i32_e32 v1, 31, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[0:1] s_waitcnt lgkmcnt(0) v_add_co_u32 v0, vcc_lo, s0, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo global_store_b32 v[0:1], v6, off .LBB0_6: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z15MatrixMulKernelPfS_S_i .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 288 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 9 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z15MatrixMulKernelPfS_S_i, .Lfunc_end0-_Z15MatrixMulKernelPfS_S_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 332 ; NumSgprs: 18 ; NumVgprs: 9 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 9 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: hidden_block_count_x - .offset: 36 .size: 4 .value_kind: hidden_block_count_y - .offset: 40 .size: 4 .value_kind: hidden_block_count_z - .offset: 44 .size: 2 .value_kind: hidden_group_size_x - .offset: 46 .size: 2 .value_kind: hidden_group_size_y - .offset: 48 .size: 2 .value_kind: hidden_group_size_z - .offset: 50 .size: 2 .value_kind: hidden_remainder_x - .offset: 52 .size: 2 .value_kind: hidden_remainder_y - .offset: 54 .size: 2 .value_kind: hidden_remainder_z - .offset: 72 .size: 8 .value_kind: hidden_global_offset_x - .offset: 80 .size: 8 .value_kind: hidden_global_offset_y - .offset: 88 .size: 8 .value_kind: hidden_global_offset_z - .offset: 96 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 288 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z15MatrixMulKernelPfS_S_i .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z15MatrixMulKernelPfS_S_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 9 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
954f5a6b1e1df0c8622a2ef83127a2a7631e3626
#include "includes.h" __global__ void THCudaTensor_kernel_copy(float *dst, long *dst_sz, long *dst_st, int dst_dim, float *src, long *src_sz, long *src_st, int src_dim, long n_elem, long innerdim) { long k = (blockIdx.z * gridDim.x * gridDim.y + blockIdx.y * gridDim.x + blockIdx.x)*blockDim.y + threadIdx.y; long i_start = threadIdx.x * src_st[src_dim-1]; long i_step = blockDim.x * src_st[src_dim-1]; long o_start = threadIdx.x * dst_st[dst_dim-1]; long o_step = blockDim.x * dst_st[dst_dim-1]; long o_end = innerdim * dst_st[dst_dim-1]; if ( ((k+1) * innerdim) <= n_elem) // too safe { long dst_idx = 0; long dst_rest = k * innerdim; for(int dim = 0; dim < dst_dim; dim++) { dst_idx += (dst_rest/dst_sz[dim])*dst_st[dim]; dst_rest = dst_rest % dst_sz[dim]; } long src_idx = 0; long src_rest = k * innerdim; for(int dim = 0; dim < src_dim; dim++) { src_idx += (src_rest/src_sz[dim])*src_st[dim]; src_rest = src_rest % src_sz[dim]; } for (int i=i_start, o=o_start; o<o_end; i+=i_step, o+=o_step) { dst[dst_idx + o] = src[src_idx + i]; } } }
.file "tmpxft_00219002_00000000-6_THCudaTensor_kernel_copy.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z61__device_stub__Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_illPfPlS0_iS_S0_S0_ill .type _Z61__device_stub__Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_illPfPlS0_iS_S0_S0_ill, @function _Z61__device_stub__Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_illPfPlS0_iS_S0_S0_ill: .LFB2032: .cfi_startproc endbr64 subq $232, %rsp .cfi_def_cfa_offset 240 movq 240(%rsp), %rax movq %rdi, 56(%rsp) leaq 88(%rsp), %rdi movq %rsi, 48(%rsp) leaq 100(%rsp), %rsi movq %rdx, 40(%rsp) leaq 72(%rsp), %rdx movl %ecx, 36(%rsp) leaq 80(%rsp), %rcx movq %r8, 24(%rsp) movq %r9, 16(%rsp) movq %rax, 8(%rsp) movq %fs:40, %rax movq %rax, 216(%rsp) xorl %eax, %eax leaq 56(%rsp), %rax movl $1, 96(%rsp) movq %rax, 136(%rsp) leaq 48(%rsp), %rax movq %rax, 144(%rsp) leaq 40(%rsp), %rax movq %rax, 152(%rsp) leaq 36(%rsp), %rax movq %rax, 160(%rsp) leaq 24(%rsp), %rax movq %rax, 168(%rsp) leaq 16(%rsp), %rax movq %rax, 176(%rsp) leaq 8(%rsp), %rax movq %rax, 184(%rsp) leaq 248(%rsp), %rax movq %rax, 192(%rsp) leaq 256(%rsp), %rax movq %rax, 200(%rsp) leaq 264(%rsp), %rax movq %rax, 208(%rsp) movabsq $4294967297, %rax movq %rax, 88(%rsp) movq %rax, 100(%rsp) movl $1, 108(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 80(%rsp) .cfi_def_cfa_offset 248 leaq _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill(%rip), %rdi pushq 80(%rsp) .cfi_def_cfa_offset 256 movq 116(%rsp), %rcx movl 124(%rsp), %r8d movq 104(%rsp), %rsi movl 112(%rsp), %edx leaq 152(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 248 popq %rdx .cfi_def_cfa_offset 240 .L2: movq 216(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $232, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z61__device_stub__Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_illPfPlS0_iS_S0_S0_ill, .-_Z61__device_stub__Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_illPfPlS0_iS_S0_S0_ill .globl _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill .type _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill, @function _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill: .LFB2033: .cfi_startproc endbr64 jmp _Z61__device_stub__Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_illPfPlS0_iS_S0_S0_ill .cfi_endproc .LFE2033: .size _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill, .-_Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.Z ; /* 0x0000000000007919 */ /* 0x000e280000002700 */ /*0020*/ S2R R3, SR_CTAID.Y ; /* 0x0000000000037919 */ /* 0x000e280000002600 */ /*0030*/ S2R R5, SR_CTAID.X ; /* 0x0000000000057919 */ /* 0x000e680000002500 */ /*0040*/ S2R R7, SR_TID.Y ; /* 0x0000000000077919 */ /* 0x000ea20000002200 */ /*0050*/ IMAD R0, R0, c[0x0][0x10], R3 ; /* 0x0000040000007a24 */ /* 0x001fc800078e0203 */ /*0060*/ IMAD R0, R0, c[0x0][0xc], R5 ; /* 0x0000030000007a24 */ /* 0x002fc800078e0205 */ /*0070*/ IMAD R5, R0, c[0x0][0x4], R7 ; /* 0x0000010000057a24 */ /* 0x004fca00078e0207 */ /*0080*/ IADD3 R0, P0, R5, 0x1, RZ ; /* 0x0000000105007810 */ /* 0x000fca0007f1e0ff */ /*0090*/ IMAD.X R2, RZ, RZ, RZ, P0 ; /* 0x000000ffff027224 */ /* 0x000fc800000e06ff */ /*00a0*/ IMAD R7, R2, c[0x0][0x1a8], RZ ; /* 0x00006a0002077a24 */ /* 0x000fe400078e02ff */ /*00b0*/ IMAD.WIDE.U32 R2, R0, c[0x0][0x1a8], RZ ; /* 0x00006a0000027a25 */ /* 0x000fc800078e00ff */ /*00c0*/ IMAD R7, R0, c[0x0][0x1ac], R7 ; /* 0x00006b0000077a24 */ /* 0x000fe200078e0207 */ /*00d0*/ ISETP.GT.U32.AND P0, PT, R2, c[0x0][0x1a0], PT ; /* 0x0000680002007a0c */ /* 0x000fc80003f04070 */ /*00e0*/ IADD3 R2, R3, R7, RZ ; /* 0x0000000703027210 */ /* 0x000fc80007ffe0ff */ /*00f0*/ ISETP.GT.AND.EX P0, PT, R2, c[0x0][0x1a4], PT, P0 ; /* 0x0000690002007a0c */ /* 0x000fda0003f04300 */ /*0100*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0110*/ IMAD.MOV.U32 R4, RZ, RZ, 0x1 ; /* 0x00000001ff047424 */ /* 0x000fe200078e00ff */ /*0120*/ ULDC.64 UR12, c[0x0][0x118] ; /* 0x00004600000c7ab9 */ /* 0x000fe20000000a00 */ /*0130*/ IMAD.MOV.U32 R15, RZ, RZ, 0x8 ; /* 0x00000008ff0f7424 */ /* 0x000fc600078e00ff */ /*0140*/ IADD3 R0, -R4.reuse, c[0x0][0x198], RZ ; /* 0x0000660004007a10 */ /* 0x040fe40007ffe1ff */ /*0150*/ IADD3 R4, -R4, c[0x0][0x178], RZ ; /* 0x00005e0004047a10 */ /* 0x000fc60007ffe1ff */ /*0160*/ IMAD.WIDE R8, R0, R15, c[0x0][0x190] ; /* 0x0000640000087625 */ /* 0x000fc800078e020f */ /*0170*/ IMAD.WIDE R14, R4, R15, c[0x0][0x170] ; /* 0x00005c00040e7625 */ /* 0x000fe400078e020f */ /*0180*/ LDG.E R8, [R8.64] ; /* 0x0000000c08087981 */ /* 0x000168000c1e1900 */ /*0190*/ LDG.E.64 R14, [R14.64] ; /* 0x0000000c0e0e7981 */ /* 0x000f62000c1e1b00 */ /*01a0*/ MOV R6, 0x1 ; /* 0x0000000100067802 */ /* 0x000fe20000000f00 */ /*01b0*/ IMAD.WIDE.U32 R2, R5.reuse, c[0x0][0x1a8], RZ ; /* 0x00006a0005027a25 */ /* 0x040fe200078e00ff */ /*01c0*/ CS2R R26, SRZ ; /* 0x00000000001a7805 */ /* 0x000fe4000001ff00 */ /*01d0*/ ISETP.LE.AND P0, PT, R6, c[0x0][0x178], PT ; /* 0x00005e0006007a0c */ /* 0x000fe20003f03270 */ /*01e0*/ IMAD R24, R5, c[0x0][0x1ac], R3 ; /* 0x00006b0005187a24 */ /* 0x000fe200078e0203 */ /*01f0*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*0200*/ IMAD.MOV.U32 R25, RZ, RZ, R2 ; /* 0x000000ffff197224 */ /* 0x000fd400078e0002 */ /*0210*/ @!P0 BRA 0x1580 ; /* 0x0000136000008947 */ /* 0x000fea0003800000 */ /*0220*/ ISETP.GE.U32.AND P0, PT, R4, 0x3, PT ; /* 0x000000030400780c */ /* 0x001fe20003f06070 */ /*0230*/ UMOV UR10, 0x3 ; /* 0x00000003000a7882 */ /* 0x000fe20000000000 */ /*0240*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*0250*/ ULDC UR4, c[0x0][0x178] ; /* 0x00005e0000047ab9 */ /* 0x000fe20000000800 */ /*0260*/ IMAD.MOV.U32 R3, RZ, RZ, R25 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0019 */ /*0270*/ ULOP3.LUT UR10, UR10, UR4, URZ, 0xc0, !UPT ; /* 0x000000040a0a7292 */ /* 0x000fe2000f8ec03f */ /*0280*/ MOV R2, R24 ; /* 0x0000001800027202 */ /* 0x000fe40000000f00 */ /*0290*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fca0008000000 */ /*02a0*/ @!P0 BRA 0x1110 ; /* 0x00000e6000008947 */ /* 0x000fea0003800000 */ /*02b0*/ CS2R R6, SRZ ; /* 0x0000000000067805 */ /* 0x000fe2000001ff00 */ /*02c0*/ IMAD.MOV.U32 R18, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff127624 */ /* 0x000fe200078e00ff */ /*02d0*/ MOV R16, c[0x0][0x168] ; /* 0x00005a0000107a02 */ /* 0x000fe20000000f00 */ /*02e0*/ IMAD.MOV.U32 R19, RZ, RZ, c[0x0][0x174] ; /* 0x00005d00ff137624 */ /* 0x000fe200078e00ff */ /*02f0*/ MOV R2, R24 ; /* 0x0000001800027202 */ /* 0x000fe20000000f00 */ /*0300*/ IMAD.MOV.U32 R17, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff117624 */ /* 0x000fe200078e00ff */ /*0310*/ ULDC UR5, c[0x0][0x178] ; /* 0x00005e0000057ab9 */ /* 0x000fe20000000800 */ /*0320*/ IMAD.MOV.U32 R3, RZ, RZ, R25 ; /* 0x000000ffff037224 */ /* 0x000fe200078e0019 */ /*0330*/ UIADD3 UR5, -UR10, UR5, URZ ; /* 0x000000050a057290 */ /* 0x000fe4000fffe13f */ /*0340*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fc40008000000 */ /*0350*/ LDG.E.64 R20, [R16.64] ; /* 0x0000000c10147981 */ /* 0x000ea2000c1e1b00 */ /*0360*/ BSSY B0, 0x630 ; /* 0x000002c000007945 */ /* 0x000fe20003800000 */ /*0370*/ LOP3.LUT R4, R2, R21, RZ, 0xfc, !PT ; /* 0x0000001502047212 */ /* 0x004fc800078efcff */ /*0380*/ ISETP.NE.U32.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fda0003f05070 */ /*0390*/ @!P0 BRA 0x4c0 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*03a0*/ IMAD.MOV.U32 R30, RZ, RZ, R3 ; /* 0x000000ffff1e7224 */ /* 0x000fe200078e0003 */ /*03b0*/ MOV R5, R20 ; /* 0x0000001400057202 */ /* 0x000fe20000000f00 */ /*03c0*/ IMAD.MOV.U32 R12, RZ, RZ, R2 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e0002 */ /*03d0*/ MOV R9, 0x400 ; /* 0x0000040000097802 */ /* 0x000fe20000000f00 */ /*03e0*/ IMAD.MOV.U32 R4, RZ, RZ, R21 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0015 */ /*03f0*/ CALL.REL.NOINC 0x2a20 ; /* 0x0000262000007944 */ /* 0x020fea0003c00000 */ /*0400*/ IADD3 R23, P0, RZ, -R11, RZ ; /* 0x8000000bff177210 */ /* 0x000fe20007f1e0ff */ /*0410*/ IMAD.MOV.U32 R13, RZ, RZ, R2 ; /* 0x000000ffff0d7224 */ /* 0x000fe200078e0002 */ /*0420*/ MOV R12, R3 ; /* 0x00000003000c7202 */ /* 0x000fe20000000f00 */ /*0430*/ IMAD.MOV.U32 R10, RZ, RZ, R11 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e000b */ /*0440*/ IMAD.X R9, RZ, RZ, ~R5, P0 ; /* 0x000000ffff097224 */ /* 0x000fe400000e0e05 */ /*0450*/ IMAD.WIDE.U32 R12, R20, R23, R12 ; /* 0x00000017140c7225 */ /* 0x000fc800078e000c */ /*0460*/ IMAD R9, R9, R20, RZ ; /* 0x0000001409097224 */ /* 0x000fe400078e02ff */ /*0470*/ IMAD.MOV.U32 R3, RZ, RZ, R12 ; /* 0x000000ffff037224 */ /* 0x000fe400078e000c */ /*0480*/ IMAD R9, R21, R23, R9 ; /* 0x0000001715097224 */ /* 0x000fe400078e0209 */ /*0490*/ IMAD.MOV.U32 R11, RZ, RZ, R5 ; /* 0x000000ffff0b7224 */ /* 0x000fc600078e0005 */ /*04a0*/ IADD3 R2, R13, R9, RZ ; /* 0x000000090d027210 */ /* 0x000fe20007ffe0ff */ /*04b0*/ BRA 0x620 ; /* 0x0000016000007947 */ /* 0x000fea0003800000 */ /*04c0*/ I2F.U32.RP R2, R20 ; /* 0x0000001400027306 */ /* 0x000e220000209000 */ /*04d0*/ IADD3 R9, RZ, -R20, RZ ; /* 0x80000014ff097210 */ /* 0x000fe40007ffe0ff */ /*04e0*/ ISETP.NE.U32.AND P2, PT, R20, RZ, PT ; /* 0x000000ff1400720c */ /* 0x000fe40003f45070 */ /*04f0*/ MOV R11, RZ ; /* 0x000000ff000b7202 */ /* 0x000fc60000000f00 */ /*0500*/ MUFU.RCP R2, R2 ; /* 0x0000000200027308 */ /* 0x001e240000001000 */ /*0510*/ IADD3 R4, R2, 0xffffffe, RZ ; /* 0x0ffffffe02047810 */ /* 0x001fe20007ffe0ff */ /*0520*/ IMAD.MOV.U32 R2, RZ, RZ, RZ ; /* 0x000000ffff027224 */ /* 0x000fca00078e00ff */ /*0530*/ F2I.FTZ.U32.TRUNC.NTZ R5, R4 ; /* 0x0000000400057305 */ /* 0x000064000021f000 */ /*0540*/ IMAD.MOV.U32 R4, RZ, RZ, RZ ; /* 0x000000ffff047224 */ /* 0x001fe400078e00ff */ /*0550*/ IMAD R9, R9, R5, RZ ; /* 0x0000000509097224 */ /* 0x002fc800078e02ff */ /*0560*/ IMAD.HI.U32 R10, R5, R9, R4 ; /* 0x00000009050a7227 */ /* 0x000fcc00078e0004 */ /*0570*/ IMAD.HI.U32 R10, R10, R3, RZ ; /* 0x000000030a0a7227 */ /* 0x000fc800078e00ff */ /*0580*/ IMAD.MOV R5, RZ, RZ, -R10 ; /* 0x000000ffff057224 */ /* 0x000fc800078e0a0a */ /*0590*/ IMAD R5, R20, R5, R3 ; /* 0x0000000514057224 */ /* 0x000fca00078e0203 */ /*05a0*/ ISETP.GE.U32.AND P0, PT, R5, R20, PT ; /* 0x000000140500720c */ /* 0x000fda0003f06070 */ /*05b0*/ @P0 IADD3 R5, -R20, R5, RZ ; /* 0x0000000514050210 */ /* 0x000fe40007ffe1ff */ /*05c0*/ @P0 IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a0810 */ /* 0x000fe40007ffe0ff */ /*05d0*/ ISETP.GE.U32.AND P1, PT, R5, R20, PT ; /* 0x000000140500720c */ /* 0x000fda0003f26070 */ /*05e0*/ @P1 IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a1810 */ /* 0x000fe40007ffe0ff */ /*05f0*/ @!P2 LOP3.LUT R10, RZ, R20, RZ, 0x33, !PT ; /* 0x00000014ff0aa212 */ /* 0x000fca00078e33ff */ /*0600*/ IMAD.MOV R4, RZ, RZ, -R10 ; /* 0x000000ffff047224 */ /* 0x000fc800078e0a0a */ /*0610*/ IMAD R3, R20, R4, R3 ; /* 0x0000000414037224 */ /* 0x000fe400078e0203 */ /*0620*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0630*/ LDG.E.64 R20, [R16.64+0x8] ; /* 0x0000080c10147981 */ /* 0x000ea8000c1e1b00 */ /*0640*/ LDG.E.64 R4, [R18.64] ; /* 0x0000000c12047981 */ /* 0x000ee2000c1e1b00 */ /*0650*/ IMAD.MOV.U32 R32, RZ, RZ, R7 ; /* 0x000000ffff207224 */ /* 0x000fe200078e0007 */ /*0660*/ BSSY B0, 0x990 ; /* 0x0000032000007945 */ /* 0x000fe20003800000 */ /*0670*/ IMAD.MOV.U32 R33, RZ, RZ, R6 ; /* 0x000000ffff217224 */ /* 0x000fe200078e0006 */ /*0680*/ LOP3.LUT R9, R2, R21, RZ, 0xfc, !PT ; /* 0x0000001502097212 */ /* 0x004fc800078efcff */ /*0690*/ ISETP.NE.U32.AND P0, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x000fe20003f05070 */ /*06a0*/ IMAD R5, R5, R10.reuse, RZ ; /* 0x0000000a05057224 */ /* 0x088fe400078e02ff */ /*06b0*/ IMAD.WIDE.U32 R32, R4, R10, R32 ; /* 0x0000000a04207225 */ /* 0x000fc800078e0020 */ /*06c0*/ IMAD R5, R4, R11, R5 ; /* 0x0000000b04057224 */ /* 0x000fca00078e0205 */ /*06d0*/ IADD3 R6, R33, R5, RZ ; /* 0x0000000521067210 */ /* 0x000fe20007ffe0ff */ /*06e0*/ @!P0 BRA 0x820 ; /* 0x0000013000008947 */ /* 0x000fea0003800000 */ /*06f0*/ IMAD.MOV.U32 R30, RZ, RZ, R3 ; /* 0x000000ffff1e7224 */ /* 0x000fe200078e0003 */ /*0700*/ MOV R5, R20 ; /* 0x0000001400057202 */ /* 0x000fe20000000f00 */ /*0710*/ IMAD.MOV.U32 R12, RZ, RZ, R2 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e0002 */ /*0720*/ MOV R9, 0x750 ; /* 0x0000075000097802 */ /* 0x000fe20000000f00 */ /*0730*/ IMAD.MOV.U32 R4, RZ, RZ, R21 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0015 */ /*0740*/ CALL.REL.NOINC 0x2a20 ; /* 0x000022d000007944 */ /* 0x020fea0003c00000 */ /*0750*/ LOP3.LUT R3, R3, R2.reuse, RZ, 0x3c, !PT ; /* 0x0000000203037212 */ /* 0x080fe200078e3cff */ /*0760*/ IMAD.MOV.U32 R10, RZ, RZ, R11 ; /* 0x000000ffff0a7224 */ /* 0x000fe200078e000b */ /*0770*/ IADD3 R9, P0, RZ, -R11, RZ ; /* 0x8000000bff097210 */ /* 0x000fe40007f1e0ff */ /*0780*/ LOP3.LUT R2, R3.reuse, R2, RZ, 0x3c, !PT ; /* 0x0000000203027212 */ /* 0x040fe400078e3cff */ /*0790*/ MOV R11, R5 ; /* 0x00000005000b7202 */ /* 0x000fe20000000f00 */ /*07a0*/ IMAD.X R7, RZ, RZ, ~R5, P0 ; /* 0x000000ffff077224 */ /* 0x000fe200000e0e05 */ /*07b0*/ LOP3.LUT R3, R3, R2, RZ, 0x3c, !PT ; /* 0x0000000203037212 */ /* 0x000fc600078e3cff */ /*07c0*/ IMAD R7, R7, R20, RZ ; /* 0x0000001407077224 */ /* 0x000fe400078e02ff */ /*07d0*/ IMAD.WIDE.U32 R2, R20, R9, R2 ; /* 0x0000000914027225 */ /* 0x000fc800078e0002 */ /*07e0*/ IMAD R21, R21, R9, R7 ; /* 0x0000000915157224 */ /* 0x000fe200078e0207 */ /*07f0*/ MOV R7, R2 ; /* 0x0000000200077202 */ /* 0x000fc60000000f00 */ /*0800*/ IMAD.IADD R2, R3, 0x1, R21 ; /* 0x0000000103027824 */ /* 0x000fe200078e0215 */ /*0810*/ BRA 0x980 ; /* 0x0000016000007947 */ /* 0x000fea0003800000 */ /*0820*/ I2F.U32.RP R2, R20 ; /* 0x0000001400027306 */ /* 0x000e220000209000 */ /*0830*/ IMAD.MOV R7, RZ, RZ, -R20 ; /* 0x000000ffff077224 */ /* 0x000fe200078e0a14 */ /*0840*/ ISETP.NE.U32.AND P2, PT, R20, RZ, PT ; /* 0x000000ff1400720c */ /* 0x000fe20003f45070 */ /*0850*/ IMAD.MOV.U32 R11, RZ, RZ, RZ ; /* 0x000000ffff0b7224 */ /* 0x000fca00078e00ff */ /*0860*/ MUFU.RCP R2, R2 ; /* 0x0000000200027308 */ /* 0x001e240000001000 */ /*0870*/ IADD3 R4, R2, 0xffffffe, RZ ; /* 0x0ffffffe02047810 */ /* 0x001fe40007ffe0ff */ /*0880*/ MOV R2, RZ ; /* 0x000000ff00027202 */ /* 0x000fc80000000f00 */ /*0890*/ F2I.FTZ.U32.TRUNC.NTZ R5, R4 ; /* 0x0000000400057305 */ /* 0x000064000021f000 */ /*08a0*/ IMAD.MOV.U32 R4, RZ, RZ, RZ ; /* 0x000000ffff047224 */ /* 0x001fe400078e00ff */ /*08b0*/ IMAD R7, R7, R5, RZ ; /* 0x0000000507077224 */ /* 0x002fc800078e02ff */ /*08c0*/ IMAD.HI.U32 R10, R5, R7, R4 ; /* 0x00000007050a7227 */ /* 0x000fcc00078e0004 */ /*08d0*/ IMAD.HI.U32 R10, R10, R3, RZ ; /* 0x000000030a0a7227 */ /* 0x000fca00078e00ff */ /*08e0*/ IADD3 R5, -R10, RZ, RZ ; /* 0x000000ff0a057210 */ /* 0x000fca0007ffe1ff */ /*08f0*/ IMAD R5, R20, R5, R3 ; /* 0x0000000514057224 */ /* 0x000fca00078e0203 */ /*0900*/ ISETP.GE.U32.AND P0, PT, R5, R20, PT ; /* 0x000000140500720c */ /* 0x000fda0003f06070 */ /*0910*/ @P0 IMAD.IADD R5, R5, 0x1, -R20 ; /* 0x0000000105050824 */ /* 0x000fe200078e0a14 */ /*0920*/ @P0 IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a0810 */ /* 0x000fc80007ffe0ff */ /*0930*/ ISETP.GE.U32.AND P1, PT, R5, R20, PT ; /* 0x000000140500720c */ /* 0x000fda0003f26070 */ /*0940*/ @P1 IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a1810 */ /* 0x000fe40007ffe0ff */ /*0950*/ @!P2 LOP3.LUT R10, RZ, R20, RZ, 0x33, !PT ; /* 0x00000014ff0aa212 */ /* 0x000fca00078e33ff */ /*0960*/ IMAD.MOV R7, RZ, RZ, -R10 ; /* 0x000000ffff077224 */ /* 0x000fc800078e0a0a */ /*0970*/ IMAD R7, R20, R7, R3 ; /* 0x0000000714077224 */ /* 0x000fe400078e0203 */ /*0980*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0990*/ LDG.E.64 R20, [R16.64+0x10] ; /* 0x0000100c10147981 */ /* 0x000ea8000c1e1b00 */ /*09a0*/ LDG.E.64 R4, [R18.64+0x8] ; /* 0x0000080c12047981 */ /* 0x000ee2000c1e1b00 */ /*09b0*/ IMAD.MOV.U32 R33, RZ, RZ, R6 ; /* 0x000000ffff217224 */ /* 0x000fe200078e0006 */ /*09c0*/ BSSY B0, 0xcd0 ; /* 0x0000030000007945 */ /* 0x000fe20003800000 */ /*09d0*/ LOP3.LUT R3, R2, R21, RZ, 0xfc, !PT ; /* 0x0000001502037212 */ /* 0x004fc800078efcff */ /*09e0*/ ISETP.NE.U32.AND P0, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fe20003f05070 */ /*09f0*/ IMAD R5, R5, R10.reuse, RZ ; /* 0x0000000a05057224 */ /* 0x088fe400078e02ff */ /*0a00*/ IMAD.WIDE.U32 R32, R4, R10, R32 ; /* 0x0000000a04207225 */ /* 0x000fc800078e0020 */ /*0a10*/ IMAD R5, R4, R11, R5 ; /* 0x0000000b04057224 */ /* 0x000fca00078e0205 */ /*0a20*/ IADD3 R3, R33, R5, RZ ; /* 0x0000000521037210 */ /* 0x000fe20007ffe0ff */ /*0a30*/ @!P0 BRA 0xb60 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0a40*/ IMAD.MOV.U32 R30, RZ, RZ, R7 ; /* 0x000000ffff1e7224 */ /* 0x000fe200078e0007 */ /*0a50*/ MOV R5, R20 ; /* 0x0000001400057202 */ /* 0x000fe20000000f00 */ /*0a60*/ IMAD.MOV.U32 R12, RZ, RZ, R2 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e0002 */ /*0a70*/ MOV R9, 0xaa0 ; /* 0x00000aa000097802 */ /* 0x000fe20000000f00 */ /*0a80*/ IMAD.MOV.U32 R4, RZ, RZ, R21 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0015 */ /*0a90*/ CALL.REL.NOINC 0x2a20 ; /* 0x00001f8000007944 */ /* 0x020fea0003c00000 */ /*0aa0*/ IADD3 R23, P0, RZ, -R11, RZ ; /* 0x8000000bff177210 */ /* 0x000fe20007f1e0ff */ /*0ab0*/ IMAD.MOV.U32 R13, RZ, RZ, R2 ; /* 0x000000ffff0d7224 */ /* 0x000fe200078e0002 */ /*0ac0*/ MOV R12, R7 ; /* 0x00000007000c7202 */ /* 0x000fe20000000f00 */ /*0ad0*/ IMAD.MOV.U32 R10, RZ, RZ, R11 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e000b */ /*0ae0*/ IMAD.X R9, RZ, RZ, ~R5, P0 ; /* 0x000000ffff097224 */ /* 0x000fc400000e0e05 */ /*0af0*/ IMAD.WIDE.U32 R12, R20, R23, R12 ; /* 0x00000017140c7225 */ /* 0x000fc800078e000c */ /*0b00*/ IMAD R9, R9, R20, RZ ; /* 0x0000001409097224 */ /* 0x000fe400078e02ff */ /*0b10*/ IMAD.MOV.U32 R7, RZ, RZ, R12 ; /* 0x000000ffff077224 */ /* 0x000fe400078e000c */ /*0b20*/ IMAD R9, R21, R23, R9 ; /* 0x0000001715097224 */ /* 0x000fe400078e0209 */ /*0b30*/ IMAD.MOV.U32 R11, RZ, RZ, R5 ; /* 0x000000ffff0b7224 */ /* 0x000fc600078e0005 */ /*0b40*/ IADD3 R2, R13, R9, RZ ; /* 0x000000090d027210 */ /* 0x000fe20007ffe0ff */ /*0b50*/ BRA 0xcc0 ; /* 0x0000016000007947 */ /* 0x000fea0003800000 */ /*0b60*/ I2F.U32.RP R2, R20 ; /* 0x0000001400027306 */ /* 0x000e220000209000 */ /*0b70*/ IADD3 R9, RZ, -R20, RZ ; /* 0x80000014ff097210 */ /* 0x000fe40007ffe0ff */ /*0b80*/ ISETP.NE.U32.AND P2, PT, R20, RZ, PT ; /* 0x000000ff1400720c */ /* 0x000fe40003f45070 */ /*0b90*/ MOV R11, RZ ; /* 0x000000ff000b7202 */ /* 0x000fc60000000f00 */ /*0ba0*/ MUFU.RCP R2, R2 ; /* 0x0000000200027308 */ /* 0x001e240000001000 */ /*0bb0*/ IADD3 R4, R2, 0xffffffe, RZ ; /* 0x0ffffffe02047810 */ /* 0x001fe20007ffe0ff */ /*0bc0*/ IMAD.MOV.U32 R2, RZ, RZ, RZ ; /* 0x000000ffff027224 */ /* 0x000fca00078e00ff */ /*0bd0*/ F2I.FTZ.U32.TRUNC.NTZ R5, R4 ; /* 0x0000000400057305 */ /* 0x000064000021f000 */ /*0be0*/ IMAD.MOV.U32 R4, RZ, RZ, RZ ; /* 0x000000ffff047224 */ /* 0x001fe400078e00ff */ /*0bf0*/ IMAD R9, R9, R5, RZ ; /* 0x0000000509097224 */ /* 0x002fc800078e02ff */ /*0c00*/ IMAD.HI.U32 R6, R5, R9, R4 ; /* 0x0000000905067227 */ /* 0x000fcc00078e0004 */ /*0c10*/ IMAD.HI.U32 R10, R6, R7, RZ ; /* 0x00000007060a7227 */ /* 0x000fc800078e00ff */ /*0c20*/ IMAD.MOV R5, RZ, RZ, -R10 ; /* 0x000000ffff057224 */ /* 0x000fc800078e0a0a */ /*0c30*/ IMAD R5, R20, R5, R7 ; /* 0x0000000514057224 */ /* 0x000fca00078e0207 */ /*0c40*/ ISETP.GE.U32.AND P0, PT, R5, R20, PT ; /* 0x000000140500720c */ /* 0x000fda0003f06070 */ /*0c50*/ @P0 IADD3 R5, -R20, R5, RZ ; /* 0x0000000514050210 */ /* 0x000fe40007ffe1ff */ /*0c60*/ @P0 IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a0810 */ /* 0x000fe40007ffe0ff */ /*0c70*/ ISETP.GE.U32.AND P1, PT, R5, R20, PT ; /* 0x000000140500720c */ /* 0x000fda0003f26070 */ /*0c80*/ @P1 IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a1810 */ /* 0x000fe40007ffe0ff */ /*0c90*/ @!P2 LOP3.LUT R10, RZ, R20, RZ, 0x33, !PT ; /* 0x00000014ff0aa212 */ /* 0x000fca00078e33ff */ /*0ca0*/ IMAD.MOV R4, RZ, RZ, -R10 ; /* 0x000000ffff047224 */ /* 0x000fc800078e0a0a */ /*0cb0*/ IMAD R7, R20, R4, R7 ; /* 0x0000000414077224 */ /* 0x000fe400078e0207 */ /*0cc0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0cd0*/ LDG.E.64 R20, [R16.64+0x18] ; /* 0x0000180c10147981 */ /* 0x000ea8000c1e1b00 */ /*0ce0*/ LDG.E.64 R4, [R18.64+0x10] ; /* 0x0000100c12047981 */ /* 0x000ee2000c1e1b00 */ /*0cf0*/ IMAD.MOV.U32 R33, RZ, RZ, R3 ; /* 0x000000ffff217224 */ /* 0x000fe200078e0003 */ /*0d00*/ BSSY B0, 0x1000 ; /* 0x000002f000007945 */ /* 0x000fe20003800000 */ /*0d10*/ LOP3.LUT R6, R2, R21, RZ, 0xfc, !PT ; /* 0x0000001502067212 */ /* 0x004fc800078efcff */ /*0d20*/ ISETP.NE.U32.AND P0, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f05070 */ /*0d30*/ IMAD R5, R5, R10.reuse, RZ ; /* 0x0000000a05057224 */ /* 0x088fe400078e02ff */ /*0d40*/ IMAD.WIDE.U32 R32, R4, R10, R32 ; /* 0x0000000a04207225 */ /* 0x000fc800078e0020 */ /*0d50*/ IMAD R5, R4, R11, R5 ; /* 0x0000000b04057224 */ /* 0x000fc800078e0205 */ /*0d60*/ IMAD.IADD R6, R33, 0x1, R5 ; /* 0x0000000121067824 */ /* 0x000fe400078e0205 */ /*0d70*/ @!P0 BRA 0xea0 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0d80*/ MOV R30, R7 ; /* 0x00000007001e7202 */ /* 0x000fe20000000f00 */ /*0d90*/ IMAD.MOV.U32 R12, RZ, RZ, R2 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e0002 */ /*0da0*/ MOV R4, R21 ; /* 0x0000001500047202 */ /* 0x000fe20000000f00 */ /*0db0*/ IMAD.MOV.U32 R5, RZ, RZ, R20 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0014 */ /*0dc0*/ MOV R9, 0xde0 ; /* 0x00000de000097802 */ /* 0x000fe40000000f00 */ /*0dd0*/ CALL.REL.NOINC 0x2a20 ; /* 0x00001c4000007944 */ /* 0x020fea0003c00000 */ /*0de0*/ IADD3 R9, P0, RZ, -R11.reuse, RZ ; /* 0x8000000bff097210 */ /* 0x080fe20007f1e0ff */ /*0df0*/ IMAD.MOV.U32 R12, RZ, RZ, R7 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e0007 */ /*0e00*/ MOV R13, R2 ; /* 0x00000002000d7202 */ /* 0x000fe40000000f00 */ /*0e10*/ MOV R10, R11 ; /* 0x0000000b000a7202 */ /* 0x000fe20000000f00 */ /*0e20*/ IMAD.X R3, RZ, RZ, ~R5, P0 ; /* 0x000000ffff037224 */ /* 0x000fc400000e0e05 */ /*0e30*/ IMAD.WIDE.U32 R12, R20, R9, R12 ; /* 0x00000009140c7225 */ /* 0x000fc800078e000c */ /*0e40*/ IMAD R3, R3, R20, RZ ; /* 0x0000001403037224 */ /* 0x000fe400078e02ff */ /*0e50*/ IMAD.MOV.U32 R11, RZ, RZ, R5 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0005 */ /*0e60*/ IMAD R21, R21, R9, R3 ; /* 0x0000000915157224 */ /* 0x000fe400078e0203 */ /*0e70*/ IMAD.MOV.U32 R3, RZ, RZ, R12 ; /* 0x000000ffff037224 */ /* 0x000fe400078e000c */ /*0e80*/ IMAD.IADD R2, R13, 0x1, R21 ; /* 0x000000010d027824 */ /* 0x000fe200078e0215 */ /*0e90*/ BRA 0xff0 ; /* 0x0000015000007947 */ /* 0x000fea0003800000 */ /*0ea0*/ I2F.U32.RP R4, R20 ; /* 0x0000001400047306 */ /* 0x000e220000209000 */ /*0eb0*/ IMAD.MOV R5, RZ, RZ, -R20 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0a14 */ /*0ec0*/ ISETP.NE.U32.AND P2, PT, R20, RZ, PT ; /* 0x000000ff1400720c */ /* 0x000fe20003f45070 */ /*0ed0*/ IMAD.MOV.U32 R11, RZ, RZ, RZ ; /* 0x000000ffff0b7224 */ /* 0x000fca00078e00ff */ /*0ee0*/ MUFU.RCP R4, R4 ; /* 0x0000000400047308 */ /* 0x001e240000001000 */ /*0ef0*/ IADD3 R2, R4, 0xffffffe, RZ ; /* 0x0ffffffe04027810 */ /* 0x001fcc0007ffe0ff */ /*0f00*/ F2I.FTZ.U32.TRUNC.NTZ R3, R2 ; /* 0x0000000200037305 */ /* 0x000064000021f000 */ /*0f10*/ MOV R2, RZ ; /* 0x000000ff00027202 */ /* 0x001fe20000000f00 */ /*0f20*/ IMAD R5, R5, R3, RZ ; /* 0x0000000305057224 */ /* 0x002fc800078e02ff */ /*0f30*/ IMAD.HI.U32 R10, R3, R5, R2 ; /* 0x00000005030a7227 */ /* 0x000fcc00078e0002 */ /*0f40*/ IMAD.HI.U32 R10, R10, R7, RZ ; /* 0x000000070a0a7227 */ /* 0x000fc800078e00ff */ /*0f50*/ IMAD.MOV R3, RZ, RZ, -R10 ; /* 0x000000ffff037224 */ /* 0x000fc800078e0a0a */ /*0f60*/ IMAD R3, R20, R3, R7 ; /* 0x0000000314037224 */ /* 0x000fca00078e0207 */ /*0f70*/ ISETP.GE.U32.AND P0, PT, R3, R20, PT ; /* 0x000000140300720c */ /* 0x000fda0003f06070 */ /*0f80*/ @P0 IMAD.IADD R3, R3, 0x1, -R20 ; /* 0x0000000103030824 */ /* 0x000fe200078e0a14 */ /*0f90*/ @P0 IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a0810 */ /* 0x000fc80007ffe0ff */ /*0fa0*/ ISETP.GE.U32.AND P1, PT, R3, R20, PT ; /* 0x000000140300720c */ /* 0x000fda0003f26070 */ /*0fb0*/ @P1 IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a1810 */ /* 0x000fe40007ffe0ff */ /*0fc0*/ @!P2 LOP3.LUT R10, RZ, R20, RZ, 0x33, !PT ; /* 0x00000014ff0aa212 */ /* 0x000fc800078e33ff */ /*0fd0*/ IADD3 R3, -R10, RZ, RZ ; /* 0x000000ff0a037210 */ /* 0x000fca0007ffe1ff */ /*0fe0*/ IMAD R3, R20, R3, R7 ; /* 0x0000000314037224 */ /* 0x000fe400078e0207 */ /*0ff0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*1000*/ LDG.E.64 R12, [R18.64+0x18] ; /* 0x0000180c120c7981 */ /* 0x0000a2000c1e1b00 */ /*1010*/ UIADD3 UR5, UR5, -0x4, URZ ; /* 0xfffffffc05057890 */ /* 0x000fe2000fffe03f */ /*1020*/ MOV R5, R6 ; /* 0x0000000600057202 */ /* 0x000fe20000000f00 */ /*1030*/ IMAD.MOV.U32 R4, RZ, RZ, R32 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0020 */ /*1040*/ IADD3 R16, P1, R16, 0x20, RZ ; /* 0x0000002010107810 */ /* 0x000fe20007f3e0ff */ /*1050*/ UIADD3 UR4, UR4, 0x4, URZ ; /* 0x0000000404047890 */ /* 0x000fe4000fffe03f */ /*1060*/ ISETP.NE.AND P0, PT, RZ, UR5, PT ; /* 0x00000005ff007c0c */ /* 0x000fe4000bf05270 */ /*1070*/ IMAD.X R17, RZ, RZ, R17, P1 ; /* 0x000000ffff117224 */ /* 0x000fe200008e0611 */ /*1080*/ IADD3 R18, P2, R18, 0x20, RZ ; /* 0x0000002012127810 */ /* 0x001fca0007f5e0ff */ /*1090*/ IMAD.X R19, RZ, RZ, R19, P2 ; /* 0x000000ffff137224 */ /* 0x000fe400010e0613 */ /*10a0*/ IMAD R7, R13, R10.reuse, RZ ; /* 0x0000000a0d077224 */ /* 0x084fe400078e02ff */ /*10b0*/ IMAD.WIDE.U32 R4, R12, R10, R4 ; /* 0x0000000a0c047225 */ /* 0x000fc800078e0004 */ /*10c0*/ IMAD R11, R12, R11, R7 ; /* 0x0000000b0c0b7224 */ /* 0x000fe200078e0207 */ /*10d0*/ MOV R7, R4 ; /* 0x0000000400077202 */ /* 0x000fc60000000f00 */ /*10e0*/ IMAD.IADD R6, R5, 0x1, R11 ; /* 0x0000000105067824 */ /* 0x000fe200078e020b */ /*10f0*/ @!P0 CALL.REL.NOINC 0x1110 ; /* 0x0000001000008944 */ /* 0x000fe20003c00000 */ /*1100*/ BRA 0x350 ; /* 0xfffff24000007947 */ /* 0x000fea000383ffff */ /*1110*/ ISETP.NE.AND P0, PT, RZ, UR10, PT ; /* 0x0000000aff007c0c */ /* 0x000fda000bf05270 */ /*1120*/ @!P0 BRA 0x1580 ; /* 0x0000045000008947 */ /* 0x000fea0003800000 */ /*1130*/ UMOV UR5, 0x8 ; /* 0x0000000800057882 */ /* 0x000fe40000000000 */ /*1140*/ ULDC.64 UR6, c[0x0][0x170] ; /* 0x00005c0000067ab9 */ /* 0x000fe40000000a00 */ /*1150*/ ULDC.64 UR8, c[0x0][0x168] ; /* 0x00005a0000087ab9 */ /* 0x000fe40000000a00 */ /*1160*/ UIMAD.WIDE UR6, UR4, UR5, UR6 ; /* 0x00000005040672a5 */ /* 0x000fe4000f8e0206 */ /*1170*/ UIMAD.WIDE UR4, UR4, UR5, UR8 ; /* 0x00000005040472a5 */ /* 0x000fcc000f8e0208 */ /*1180*/ IMAD.U32 R16, RZ, RZ, UR4 ; /* 0x00000004ff107e24 */ /* 0x000fe2000f8e00ff */ /*1190*/ MOV R17, UR5 ; /* 0x0000000500117c02 */ /* 0x000fcc0008000f00 */ /*11a0*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000c10107981 */ /* 0x000ea2000c1e1b00 */ /*11b0*/ BSSY B0, 0x1470 ; /* 0x000002b000007945 */ /* 0x000fe20003800000 */ /*11c0*/ LOP3.LUT R4, R2, R17, RZ, 0xfc, !PT ; /* 0x0000001102047212 */ /* 0x004fc800078efcff */ /*11d0*/ ISETP.NE.U32.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fda0003f05070 */ /*11e0*/ @!P0 BRA 0x1300 ; /* 0x0000011000008947 */ /* 0x000fea0003800000 */ /*11f0*/ IMAD.MOV.U32 R30, RZ, RZ, R3 ; /* 0x000000ffff1e7224 */ /* 0x000fe200078e0003 */ /*1200*/ MOV R5, R16 ; /* 0x0000001000057202 */ /* 0x000fe20000000f00 */ /*1210*/ IMAD.MOV.U32 R12, RZ, RZ, R2 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e0002 */ /*1220*/ MOV R9, 0x1250 ; /* 0x0000125000097802 */ /* 0x000fe20000000f00 */ /*1230*/ IMAD.MOV.U32 R4, RZ, RZ, R17 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0011 */ /*1240*/ CALL.REL.NOINC 0x2a20 ; /* 0x000017d000007944 */ /* 0x020fea0003c00000 */ /*1250*/ IADD3 R19, P0, RZ, -R11, RZ ; /* 0x8000000bff137210 */ /* 0x000fe20007f1e0ff */ /*1260*/ IMAD.MOV.U32 R12, RZ, RZ, R3 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e0003 */ /*1270*/ MOV R13, R2 ; /* 0x00000002000d7202 */ /* 0x000fe20000000f00 */ /*1280*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x000fe200078e000b */ /*1290*/ IADD3.X R9, RZ, ~R5, RZ, P0, !PT ; /* 0x80000005ff097210 */ /* 0x000fc600007fe4ff */ /*12a0*/ IMAD.WIDE.U32 R12, R16, R19, R12 ; /* 0x00000013100c7225 */ /* 0x000fc800078e000c */ /*12b0*/ IMAD R9, R9, R16, RZ ; /* 0x0000001009097224 */ /* 0x000fe400078e02ff */ /*12c0*/ IMAD.MOV.U32 R3, RZ, RZ, R12 ; /* 0x000000ffff037224 */ /* 0x000fe400078e000c */ /*12d0*/ IMAD R9, R17, R19, R9 ; /* 0x0000001311097224 */ /* 0x000fca00078e0209 */ /*12e0*/ IADD3 R2, R13, R9, RZ ; /* 0x000000090d027210 */ /* 0x000fe20007ffe0ff */ /*12f0*/ BRA 0x1460 ; /* 0x0000016000007947 */ /* 0x000fea0003800000 */ /*1300*/ I2F.U32.RP R2, R16 ; /* 0x0000001000027306 */ /* 0x000e220000209000 */ /*1310*/ IADD3 R9, RZ, -R16, RZ ; /* 0x80000010ff097210 */ /* 0x000fe40007ffe0ff */ /*1320*/ ISETP.NE.U32.AND P2, PT, R16, RZ, PT ; /* 0x000000ff1000720c */ /* 0x000fca0003f45070 */ /*1330*/ MUFU.RCP R2, R2 ; /* 0x0000000200027308 */ /* 0x001e240000001000 */ /*1340*/ IADD3 R4, R2, 0xffffffe, RZ ; /* 0x0ffffffe02047810 */ /* 0x001fe20007ffe0ff */ /*1350*/ IMAD.MOV.U32 R2, RZ, RZ, RZ ; /* 0x000000ffff027224 */ /* 0x000fca00078e00ff */ /*1360*/ F2I.FTZ.U32.TRUNC.NTZ R5, R4 ; /* 0x0000000400057305 */ /* 0x000064000021f000 */ /*1370*/ IMAD.MOV.U32 R4, RZ, RZ, RZ ; /* 0x000000ffff047224 */ /* 0x001fe400078e00ff */ /*1380*/ IMAD R9, R9, R5, RZ ; /* 0x0000000509097224 */ /* 0x002fc800078e02ff */ /*1390*/ IMAD.HI.U32 R10, R5, R9, R4 ; /* 0x00000009050a7227 */ /* 0x000fcc00078e0004 */ /*13a0*/ IMAD.HI.U32 R4, R10, R3, RZ ; /* 0x000000030a047227 */ /* 0x000fca00078e00ff */ /*13b0*/ IADD3 R5, -R4, RZ, RZ ; /* 0x000000ff04057210 */ /* 0x000fca0007ffe1ff */ /*13c0*/ IMAD R5, R16, R5, R3 ; /* 0x0000000510057224 */ /* 0x000fca00078e0203 */ /*13d0*/ ISETP.GE.U32.AND P0, PT, R5, R16, PT ; /* 0x000000100500720c */ /* 0x000fda0003f06070 */ /*13e0*/ @P0 IMAD.IADD R5, R5, 0x1, -R16 ; /* 0x0000000105050824 */ /* 0x000fe200078e0a10 */ /*13f0*/ @P0 IADD3 R4, R4, 0x1, RZ ; /* 0x0000000104040810 */ /* 0x000fc80007ffe0ff */ /*1400*/ ISETP.GE.U32.AND P1, PT, R5, R16, PT ; /* 0x000000100500720c */ /* 0x000fda0003f26070 */ /*1410*/ @P1 IADD3 R4, R4, 0x1, RZ ; /* 0x0000000104041810 */ /* 0x000fe40007ffe0ff */ /*1420*/ @!P2 LOP3.LUT R4, RZ, R16, RZ, 0x33, !PT ; /* 0x00000010ff04a212 */ /* 0x000fc800078e33ff */ /*1430*/ IADD3 R5, -R4, RZ, RZ ; /* 0x000000ff04057210 */ /* 0x000fca0007ffe1ff */ /*1440*/ IMAD R3, R16, R5, R3 ; /* 0x0000000510037224 */ /* 0x000fe200078e0203 */ /*1450*/ MOV R5, RZ ; /* 0x000000ff00057202 */ /* 0x000fe40000000f00 */ /*1460*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*1470*/ IMAD.U32 R10, RZ, RZ, UR6 ; /* 0x00000006ff0a7e24 */ /* 0x000fe2000f8e00ff */ /*1480*/ MOV R11, UR7 ; /* 0x00000007000b7c02 */ /* 0x000fcc0008000f00 */ /*1490*/ LDG.E.64 R10, [R10.64] ; /* 0x0000000c0a0a7981 */ /* 0x000ea2000c1e1b00 */ /*14a0*/ UIADD3 UR10, UR10, -0x1, URZ ; /* 0xffffffff0a0a7890 */ /* 0x000fe2000fffe03f */ /*14b0*/ MOV R13, R6 ; /* 0x00000006000d7202 */ /* 0x000fe20000000f00 */ /*14c0*/ IMAD.MOV.U32 R12, RZ, RZ, R7 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e0007 */ /*14d0*/ UIADD3 UR4, UP1, UR4, 0x8, URZ ; /* 0x0000000804047890 */ /* 0x000fe4000ff3e03f */ /*14e0*/ UIADD3 UR6, UP0, UR6, 0x8, URZ ; /* 0x0000000806067890 */ /* 0x000fe2000ff1e03f */ /*14f0*/ ISETP.NE.AND P0, PT, RZ, UR10, PT ; /* 0x0000000aff007c0c */ /* 0x000fe2000bf05270 */ /*1500*/ UIADD3.X UR5, URZ, UR5, URZ, UP1, !UPT ; /* 0x000000053f057290 */ /* 0x000fe40008ffe43f */ /*1510*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*1520*/ IMAD R9, R11, R4, RZ ; /* 0x000000040b097224 */ /* 0x004fc400078e02ff */ /*1530*/ IMAD.WIDE.U32 R12, R10, R4, R12 ; /* 0x000000040a0c7225 */ /* 0x000fc800078e000c */ /*1540*/ IMAD R9, R10, R5, R9 ; /* 0x000000050a097224 */ /* 0x000fe400078e0209 */ /*1550*/ IMAD.MOV.U32 R7, RZ, RZ, R12 ; /* 0x000000ffff077224 */ /* 0x000fc600078e000c */ /*1560*/ IADD3 R6, R13, R9, RZ ; /* 0x000000090d067210 */ /* 0x000fe20007ffe0ff */ /*1570*/ @P0 BRA 0x1180 ; /* 0xfffffc0000000947 */ /* 0x000fea000383ffff */ /*1580*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x198] ; /* 0x00006600ff027624 */ /* 0x001fe400078e00ff */ /*1590*/ IMAD R3, R15, c[0x0][0x1a8], RZ ; /* 0x00006a000f037a24 */ /* 0x020fe400078e02ff */ /*15a0*/ IMAD.WIDE.U32 R16, R14, c[0x0][0x1a8], RZ ; /* 0x00006a000e107a25 */ /* 0x000fe200078e00ff */ /*15b0*/ ISETP.GE.AND P0, PT, R2, 0x1, PT ; /* 0x000000010200780c */ /* 0x000fc60003f06270 */ /*15c0*/ IMAD R3, R14, c[0x0][0x1ac], R3 ; /* 0x00006b000e037a24 */ /* 0x000fca00078e0203 */ /*15d0*/ IADD3 R3, R17, R3, RZ ; /* 0x0000000311037210 */ /* 0x000fca0007ffe0ff */ /*15e0*/ @!P0 BRA 0x2860 ; /* 0x0000127000008947 */ /* 0x000fea0003800000 */ /*15f0*/ ISETP.GE.U32.AND P0, PT, R0, 0x3, PT ; /* 0x000000030000780c */ /* 0x000fe20003f06070 */ /*1600*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fe20008000000 */ /*1610*/ LOP3.LUT R2, R2, 0x3, RZ, 0xc0, !PT ; /* 0x0000000302027812 */ /* 0x000fe200078ec0ff */ /*1620*/ CS2R R26, SRZ ; /* 0x00000000001a7805 */ /* 0x000fd4000001ff00 */ /*1630*/ @!P0 BRA 0x2420 ; /* 0x00000de000008947 */ /* 0x000fea0003800000 */ /*1640*/ IADD3 R0, -R2, c[0x0][0x198], RZ ; /* 0x0000660002007a10 */ /* 0x000fe20007ffe1ff */ /*1650*/ CS2R R26, SRZ ; /* 0x00000000001a7805 */ /* 0x000fe2000001ff00 */ /*1660*/ IMAD.MOV.U32 R20, RZ, RZ, c[0x0][0x190] ; /* 0x00006400ff147624 */ /* 0x000fe200078e00ff */ /*1670*/ MOV R21, c[0x0][0x194] ; /* 0x0000650000157a02 */ /* 0x000fe20000000f00 */ /*1680*/ IMAD.MOV.U32 R18, RZ, RZ, c[0x0][0x188] ; /* 0x00006200ff127624 */ /* 0x000fe200078e00ff */ /*1690*/ MOV R19, c[0x0][0x18c] ; /* 0x0000630000137a02 */ /* 0x000fe20000000f00 */ /*16a0*/ UMOV UR4, URZ ; /* 0x0000003f00047c82 */ /* 0x000fc80008000000 */ /*16b0*/ LDG.E.64 R32, [R18.64] ; /* 0x0000000c12207981 */ /* 0x000ea2000c1e1b00 */ /*16c0*/ BSSY B0, 0x1990 ; /* 0x000002c000007945 */ /* 0x000fe20003800000 */ /*16d0*/ LOP3.LUT R4, R24, R33, RZ, 0xfc, !PT ; /* 0x0000002118047212 */ /* 0x004fc800078efcff */ /*16e0*/ ISETP.NE.U32.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fda0003f05070 */ /*16f0*/ @!P0 BRA 0x1820 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*1700*/ IMAD.MOV.U32 R30, RZ, RZ, R25 ; /* 0x000000ffff1e7224 */ /* 0x000fe200078e0019 */ /*1710*/ MOV R12, R24 ; /* 0x00000018000c7202 */ /* 0x000fe20000000f00 */ /*1720*/ IMAD.MOV.U32 R5, RZ, RZ, R32 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0020 */ /*1730*/ MOV R4, R33 ; /* 0x0000002100047202 */ /* 0x000fe40000000f00 */ /*1740*/ MOV R9, 0x1760 ; /* 0x0000176000097802 */ /* 0x000fe40000000f00 */ /*1750*/ CALL.REL.NOINC 0x2a20 ; /* 0x000012c000007944 */ /* 0x000fea0003c00000 */ /*1760*/ IADD3 R23, P0, RZ, -R11, RZ ; /* 0x8000000bff177210 */ /* 0x000fe20007f1e0ff */ /*1770*/ IMAD.MOV.U32 R13, RZ, RZ, R24 ; /* 0x000000ffff0d7224 */ /* 0x000fe200078e0018 */ /*1780*/ MOV R12, R25 ; /* 0x00000019000c7202 */ /* 0x000fe40000000f00 */ /*1790*/ MOV R10, R11 ; /* 0x0000000b000a7202 */ /* 0x000fe20000000f00 */ /*17a0*/ IMAD.X R9, RZ, RZ, ~R5, P0 ; /* 0x000000ffff097224 */ /* 0x000fc400000e0e05 */ /*17b0*/ IMAD.WIDE.U32 R12, R32, R23, R12 ; /* 0x00000017200c7225 */ /* 0x000fc800078e000c */ /*17c0*/ IMAD R9, R9, R32, RZ ; /* 0x0000002009097224 */ /* 0x000fe200078e02ff */ /*17d0*/ MOV R25, R12 ; /* 0x0000000c00197202 */ /* 0x000fe20000000f00 */ /*17e0*/ IMAD.MOV.U32 R11, RZ, RZ, R5 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0005 */ /*17f0*/ IMAD R9, R33, R23, R9 ; /* 0x0000001721097224 */ /* 0x000fc800078e0209 */ /*1800*/ IMAD.IADD R12, R13, 0x1, R9 ; /* 0x000000010d0c7824 */ /* 0x000fe200078e0209 */ /*1810*/ BRA 0x1980 ; /* 0x0000016000007947 */ /* 0x000fea0003800000 */ /*1820*/ I2F.U32.RP R9, R32 ; /* 0x0000002000097306 */ /* 0x000e220000209000 */ /*1830*/ IADD3 R11, RZ, -R32, RZ ; /* 0x80000020ff0b7210 */ /* 0x000fe20007ffe0ff */ /*1840*/ IMAD.MOV.U32 R12, RZ, RZ, RZ ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e00ff */ /*1850*/ ISETP.NE.U32.AND P2, PT, R32, RZ, PT ; /* 0x000000ff2000720c */ /* 0x000fca0003f45070 */ /*1860*/ MUFU.RCP R9, R9 ; /* 0x0000000900097308 */ /* 0x001e240000001000 */ /*1870*/ IADD3 R4, R9, 0xffffffe, RZ ; /* 0x0ffffffe09047810 */ /* 0x001fcc0007ffe0ff */ /*1880*/ F2I.FTZ.U32.TRUNC.NTZ R5, R4 ; /* 0x0000000400057305 */ /* 0x000064000021f000 */ /*1890*/ IMAD.MOV.U32 R4, RZ, RZ, RZ ; /* 0x000000ffff047224 */ /* 0x001fe400078e00ff */ /*18a0*/ IMAD R11, R11, R5, RZ ; /* 0x000000050b0b7224 */ /* 0x002fc800078e02ff */ /*18b0*/ IMAD.HI.U32 R10, R5, R11, R4 ; /* 0x0000000b050a7227 */ /* 0x000fe200078e0004 */ /*18c0*/ MOV R11, RZ ; /* 0x000000ff000b7202 */ /* 0x000fca0000000f00 */ /*18d0*/ IMAD.HI.U32 R10, R10, R25, RZ ; /* 0x000000190a0a7227 */ /* 0x000fca00078e00ff */ /*18e0*/ IADD3 R5, -R10, RZ, RZ ; /* 0x000000ff0a057210 */ /* 0x000fca0007ffe1ff */ /*18f0*/ IMAD R5, R32, R5, R25 ; /* 0x0000000520057224 */ /* 0x000fca00078e0219 */ /*1900*/ ISETP.GE.U32.AND P0, PT, R5, R32, PT ; /* 0x000000200500720c */ /* 0x000fda0003f06070 */ /*1910*/ @P0 IMAD.IADD R5, R5, 0x1, -R32 ; /* 0x0000000105050824 */ /* 0x000fe200078e0a20 */ /*1920*/ @P0 IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a0810 */ /* 0x000fc80007ffe0ff */ /*1930*/ ISETP.GE.U32.AND P1, PT, R5, R32, PT ; /* 0x000000200500720c */ /* 0x000fda0003f26070 */ /*1940*/ @P1 IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a1810 */ /* 0x000fe40007ffe0ff */ /*1950*/ @!P2 LOP3.LUT R10, RZ, R32, RZ, 0x33, !PT ; /* 0x00000020ff0aa212 */ /* 0x000fc800078e33ff */ /*1960*/ IADD3 R4, -R10, RZ, RZ ; /* 0x000000ff0a047210 */ /* 0x000fca0007ffe1ff */ /*1970*/ IMAD R25, R32, R4, R25 ; /* 0x0000000420197224 */ /* 0x000fe400078e0219 */ /*1980*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*1990*/ LDG.E.64 R32, [R18.64+0x8] ; /* 0x0000080c12207981 */ /* 0x000ea8000c1e1b00 */ /*19a0*/ LDG.E.64 R4, [R20.64] ; /* 0x0000000c14047981 */ /* 0x000ee2000c1e1b00 */ /*19b0*/ BSSY B0, 0x1cb0 ; /* 0x000002f000007945 */ /* 0x000fe20003800000 */ /*19c0*/ LOP3.LUT R9, R12, R33, RZ, 0xfc, !PT ; /* 0x000000210c097212 */ /* 0x004fc800078efcff */ /*19d0*/ ISETP.NE.U32.AND P0, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x000fe20003f05070 */ /*19e0*/ IMAD R5, R5, R10.reuse, RZ ; /* 0x0000000a05057224 */ /* 0x088fe400078e02ff */ /*19f0*/ IMAD.WIDE.U32 R26, R4, R10, R26 ; /* 0x0000000a041a7225 */ /* 0x000fc800078e001a */ /*1a00*/ IMAD R5, R4, R11, R5 ; /* 0x0000000b04057224 */ /* 0x000fc800078e0205 */ /*1a10*/ IMAD.IADD R24, R27, 0x1, R5 ; /* 0x000000011b187824 */ /* 0x000fe400078e0205 */ /*1a20*/ @!P0 BRA 0x1b40 ; /* 0x0000011000008947 */ /* 0x000fea0003800000 */ /*1a30*/ MOV R30, R25 ; /* 0x00000019001e7202 */ /* 0x000fe20000000f00 */ /*1a40*/ IMAD.MOV.U32 R5, RZ, RZ, R32 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0020 */ /*1a50*/ MOV R4, R33 ; /* 0x0000002100047202 */ /* 0x000fe40000000f00 */ /*1a60*/ MOV R9, 0x1a80 ; /* 0x00001a8000097802 */ /* 0x000fe40000000f00 */ /*1a70*/ CALL.REL.NOINC 0x2a20 ; /* 0x00000fa000007944 */ /* 0x000fea0003c00000 */ /*1a80*/ IADD3 R23, P0, RZ, -R11.reuse, RZ ; /* 0x8000000bff177210 */ /* 0x080fe40007f1e0ff */ /*1a90*/ MOV R13, R12 ; /* 0x0000000c000d7202 */ /* 0x000fe20000000f00 */ /*1aa0*/ IMAD.MOV.U32 R12, RZ, RZ, R25 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e0019 */ /*1ab0*/ MOV R10, R11 ; /* 0x0000000b000a7202 */ /* 0x000fe20000000f00 */ /*1ac0*/ IMAD.X R9, RZ, RZ, ~R5, P0 ; /* 0x000000ffff097224 */ /* 0x000fc400000e0e05 */ /*1ad0*/ IMAD.WIDE.U32 R12, R32, R23, R12 ; /* 0x00000017200c7225 */ /* 0x000fc800078e000c */ /*1ae0*/ IMAD R9, R9, R32, RZ ; /* 0x0000002009097224 */ /* 0x000fe200078e02ff */ /*1af0*/ MOV R25, R12 ; /* 0x0000000c00197202 */ /* 0x000fe20000000f00 */ /*1b00*/ IMAD.MOV.U32 R11, RZ, RZ, R5 ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e0005 */ /*1b10*/ IMAD R9, R33, R23, R9 ; /* 0x0000001721097224 */ /* 0x000fc800078e0209 */ /*1b20*/ IMAD.IADD R12, R13, 0x1, R9 ; /* 0x000000010d0c7824 */ /* 0x000fe200078e0209 */ /*1b30*/ BRA 0x1ca0 ; /* 0x0000016000007947 */ /* 0x000fea0003800000 */ /*1b40*/ I2F.U32.RP R9, R32 ; /* 0x0000002000097306 */ /* 0x000e220000209000 */ /*1b50*/ IADD3 R11, RZ, -R32, RZ ; /* 0x80000020ff0b7210 */ /* 0x000fe20007ffe0ff */ /*1b60*/ IMAD.MOV.U32 R12, RZ, RZ, RZ ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e00ff */ /*1b70*/ ISETP.NE.U32.AND P2, PT, R32, RZ, PT ; /* 0x000000ff2000720c */ /* 0x000fca0003f45070 */ /*1b80*/ MUFU.RCP R9, R9 ; /* 0x0000000900097308 */ /* 0x001e240000001000 */ /*1b90*/ IADD3 R4, R9, 0xffffffe, RZ ; /* 0x0ffffffe09047810 */ /* 0x001fcc0007ffe0ff */ /*1ba0*/ F2I.FTZ.U32.TRUNC.NTZ R5, R4 ; /* 0x0000000400057305 */ /* 0x000064000021f000 */ /*1bb0*/ IMAD.MOV.U32 R4, RZ, RZ, RZ ; /* 0x000000ffff047224 */ /* 0x001fe400078e00ff */ /*1bc0*/ IMAD R11, R11, R5, RZ ; /* 0x000000050b0b7224 */ /* 0x002fc800078e02ff */ /*1bd0*/ IMAD.HI.U32 R10, R5, R11, R4 ; /* 0x0000000b050a7227 */ /* 0x000fe200078e0004 */ /*1be0*/ MOV R11, RZ ; /* 0x000000ff000b7202 */ /* 0x000fca0000000f00 */ /*1bf0*/ IMAD.HI.U32 R10, R10, R25, RZ ; /* 0x000000190a0a7227 */ /* 0x000fca00078e00ff */ /*1c00*/ IADD3 R5, -R10, RZ, RZ ; /* 0x000000ff0a057210 */ /* 0x000fca0007ffe1ff */ /*1c10*/ IMAD R5, R32, R5, R25 ; /* 0x0000000520057224 */ /* 0x000fca00078e0219 */ /*1c20*/ ISETP.GE.U32.AND P0, PT, R5, R32, PT ; /* 0x000000200500720c */ /* 0x000fda0003f06070 */ /*1c30*/ @P0 IMAD.IADD R5, R5, 0x1, -R32 ; /* 0x0000000105050824 */ /* 0x000fe200078e0a20 */ /*1c40*/ @P0 IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a0810 */ /* 0x000fc80007ffe0ff */ /*1c50*/ ISETP.GE.U32.AND P1, PT, R5, R32, PT ; /* 0x000000200500720c */ /* 0x000fda0003f26070 */ /*1c60*/ @P1 IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a1810 */ /* 0x000fe40007ffe0ff */ /*1c70*/ @!P2 LOP3.LUT R10, RZ, R32, RZ, 0x33, !PT ; /* 0x00000020ff0aa212 */ /* 0x000fc800078e33ff */ /*1c80*/ IADD3 R4, -R10, RZ, RZ ; /* 0x000000ff0a047210 */ /* 0x000fca0007ffe1ff */ /*1c90*/ IMAD R25, R32, R4, R25 ; /* 0x0000000420197224 */ /* 0x000fe400078e0219 */ /*1ca0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*1cb0*/ LDG.E.64 R32, [R18.64+0x10] ; /* 0x0000100c12207981 */ /* 0x000ea8000c1e1b00 */ /*1cc0*/ LDG.E.64 R4, [R20.64+0x8] ; /* 0x0000080c14047981 */ /* 0x000ee2000c1e1b00 */ /*1cd0*/ IMAD.MOV.U32 R27, RZ, RZ, R24 ; /* 0x000000ffff1b7224 */ /* 0x000fe200078e0018 */ /*1ce0*/ BSSY B0, 0x1fe0 ; /* 0x000002f000007945 */ /* 0x000fe20003800000 */ /*1cf0*/ LOP3.LUT R9, R12, R33, RZ, 0xfc, !PT ; /* 0x000000210c097212 */ /* 0x004fc800078efcff */ /*1d00*/ ISETP.NE.U32.AND P0, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x000fe20003f05070 */ /*1d10*/ IMAD R5, R5, R10.reuse, RZ ; /* 0x0000000a05057224 */ /* 0x088fe400078e02ff */ /*1d20*/ IMAD.WIDE.U32 R26, R4, R10, R26 ; /* 0x0000000a041a7225 */ /* 0x000fc800078e001a */ /*1d30*/ IMAD R5, R4, R11, R5 ; /* 0x0000000b04057224 */ /* 0x000fca00078e0205 */ /*1d40*/ IADD3 R24, R27, R5, RZ ; /* 0x000000051b187210 */ /* 0x000fe20007ffe0ff */ /*1d50*/ @!P0 BRA 0x1e70 ; /* 0x0000011000008947 */ /* 0x000fea0003800000 */ /*1d60*/ IMAD.MOV.U32 R30, RZ, RZ, R25 ; /* 0x000000ffff1e7224 */ /* 0x000fe200078e0019 */ /*1d70*/ MOV R5, R32 ; /* 0x0000002000057202 */ /* 0x000fe20000000f00 */ /*1d80*/ IMAD.MOV.U32 R4, RZ, RZ, R33 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0021 */ /*1d90*/ MOV R9, 0x1db0 ; /* 0x00001db000097802 */ /* 0x000fe40000000f00 */ /*1da0*/ CALL.REL.NOINC 0x2a20 ; /* 0x00000c7000007944 */ /* 0x000fea0003c00000 */ /*1db0*/ IADD3 R23, P0, RZ, -R11, RZ ; /* 0x8000000bff177210 */ /* 0x000fe20007f1e0ff */ /*1dc0*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x000fe200078e000c */ /*1dd0*/ MOV R12, R25 ; /* 0x00000019000c7202 */ /* 0x000fe20000000f00 */ /*1de0*/ IMAD.MOV.U32 R10, RZ, RZ, R11 ; /* 0x000000ffff0a7224 */ /* 0x000fe200078e000b */ /*1df0*/ IADD3.X R9, RZ, ~R5.reuse, RZ, P0, !PT ; /* 0x80000005ff097210 */ /* 0x080fe400007fe4ff */ /*1e00*/ MOV R11, R5 ; /* 0x00000005000b7202 */ /* 0x000fe20000000f00 */ /*1e10*/ IMAD.WIDE.U32 R12, R32, R23, R12 ; /* 0x00000017200c7225 */ /* 0x000fc800078e000c */ /*1e20*/ IMAD R9, R9, R32, RZ ; /* 0x0000002009097224 */ /* 0x000fe400078e02ff */ /*1e30*/ IMAD.MOV.U32 R25, RZ, RZ, R12 ; /* 0x000000ffff197224 */ /* 0x000fe400078e000c */ /*1e40*/ IMAD R9, R33, R23, R9 ; /* 0x0000001721097224 */ /* 0x000fca00078e0209 */ /*1e50*/ IADD3 R12, R13, R9, RZ ; /* 0x000000090d0c7210 */ /* 0x000fe20007ffe0ff */ /*1e60*/ BRA 0x1fd0 ; /* 0x0000016000007947 */ /* 0x000fea0003800000 */ /*1e70*/ I2F.U32.RP R9, R32 ; /* 0x0000002000097306 */ /* 0x000e220000209000 */ /*1e80*/ IMAD.MOV R11, RZ, RZ, -R32 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e0a20 */ /*1e90*/ ISETP.NE.U32.AND P2, PT, R32, RZ, PT ; /* 0x000000ff2000720c */ /* 0x000fe40003f45070 */ /*1ea0*/ MOV R12, RZ ; /* 0x000000ff000c7202 */ /* 0x000fc80000000f00 */ /*1eb0*/ MUFU.RCP R9, R9 ; /* 0x0000000900097308 */ /* 0x001e240000001000 */ /*1ec0*/ IADD3 R4, R9, 0xffffffe, RZ ; /* 0x0ffffffe09047810 */ /* 0x001fcc0007ffe0ff */ /*1ed0*/ F2I.FTZ.U32.TRUNC.NTZ R5, R4 ; /* 0x0000000400057305 */ /* 0x000064000021f000 */ /*1ee0*/ MOV R4, RZ ; /* 0x000000ff00047202 */ /* 0x001fe20000000f00 */ /*1ef0*/ IMAD R11, R11, R5, RZ ; /* 0x000000050b0b7224 */ /* 0x002fc800078e02ff */ /*1f00*/ IMAD.HI.U32 R10, R5, R11, R4 ; /* 0x0000000b050a7227 */ /* 0x000fc800078e0004 */ /*1f10*/ IMAD.MOV.U32 R11, RZ, RZ, RZ ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e00ff */ /*1f20*/ IMAD.HI.U32 R10, R10, R25, RZ ; /* 0x000000190a0a7227 */ /* 0x000fc800078e00ff */ /*1f30*/ IMAD.MOV R5, RZ, RZ, -R10 ; /* 0x000000ffff057224 */ /* 0x000fc800078e0a0a */ /*1f40*/ IMAD R5, R32, R5, R25 ; /* 0x0000000520057224 */ /* 0x000fca00078e0219 */ /*1f50*/ ISETP.GE.U32.AND P0, PT, R5, R32, PT ; /* 0x000000200500720c */ /* 0x000fda0003f06070 */ /*1f60*/ @P0 IADD3 R5, -R32, R5, RZ ; /* 0x0000000520050210 */ /* 0x000fe40007ffe1ff */ /*1f70*/ @P0 IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a0810 */ /* 0x000fe40007ffe0ff */ /*1f80*/ ISETP.GE.U32.AND P1, PT, R5, R32, PT ; /* 0x000000200500720c */ /* 0x000fda0003f26070 */ /*1f90*/ @P1 IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a1810 */ /* 0x000fe40007ffe0ff */ /*1fa0*/ @!P2 LOP3.LUT R10, RZ, R32, RZ, 0x33, !PT ; /* 0x00000020ff0aa212 */ /* 0x000fca00078e33ff */ /*1fb0*/ IMAD.MOV R4, RZ, RZ, -R10 ; /* 0x000000ffff047224 */ /* 0x000fc800078e0a0a */ /*1fc0*/ IMAD R25, R32, R4, R25 ; /* 0x0000000420197224 */ /* 0x000fe400078e0219 */ /*1fd0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*1fe0*/ LDG.E.64 R32, [R18.64+0x18] ; /* 0x0000180c12207981 */ /* 0x000ea8000c1e1b00 */ /*1ff0*/ LDG.E.64 R4, [R20.64+0x10] ; /* 0x0000100c14047981 */ /* 0x000ee2000c1e1b00 */ /*2000*/ MOV R34, R26 ; /* 0x0000001a00227202 */ /* 0x000fe20000000f00 */ /*2010*/ IMAD.MOV.U32 R35, RZ, RZ, R24 ; /* 0x000000ffff237224 */ /* 0x000fe200078e0018 */ /*2020*/ BSSY B0, 0x2320 ; /* 0x000002f000007945 */ /* 0x000fe20003800000 */ /*2030*/ LOP3.LUT R9, R12, R33, RZ, 0xfc, !PT ; /* 0x000000210c097212 */ /* 0x004fc800078efcff */ /*2040*/ ISETP.NE.U32.AND P0, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x000fe20003f05070 */ /*2050*/ IMAD R5, R5, R10.reuse, RZ ; /* 0x0000000a05057224 */ /* 0x088fe400078e02ff */ /*2060*/ IMAD.WIDE.U32 R34, R4, R10, R34 ; /* 0x0000000a04227225 */ /* 0x000fc800078e0022 */ /*2070*/ IMAD R5, R4, R11, R5 ; /* 0x0000000b04057224 */ /* 0x000fca00078e0205 */ /*2080*/ IADD3 R26, R35, R5, RZ ; /* 0x00000005231a7210 */ /* 0x000fe20007ffe0ff */ /*2090*/ @!P0 BRA 0x21b0 ; /* 0x0000011000008947 */ /* 0x000fea0003800000 */ /*20a0*/ IMAD.MOV.U32 R30, RZ, RZ, R25 ; /* 0x000000ffff1e7224 */ /* 0x000fe200078e0019 */ /*20b0*/ MOV R5, R32 ; /* 0x0000002000057202 */ /* 0x000fe20000000f00 */ /*20c0*/ IMAD.MOV.U32 R4, RZ, RZ, R33 ; /* 0x000000ffff047224 */ /* 0x000fe200078e0021 */ /*20d0*/ MOV R9, 0x20f0 ; /* 0x000020f000097802 */ /* 0x000fe40000000f00 */ /*20e0*/ CALL.REL.NOINC 0x2a20 ; /* 0x0000093000007944 */ /* 0x000fea0003c00000 */ /*20f0*/ IADD3 R23, P0, RZ, -R11, RZ ; /* 0x8000000bff177210 */ /* 0x000fe20007f1e0ff */ /*2100*/ IMAD.MOV.U32 R13, RZ, RZ, R12 ; /* 0x000000ffff0d7224 */ /* 0x000fe200078e000c */ /*2110*/ MOV R12, R25 ; /* 0x00000019000c7202 */ /* 0x000fe20000000f00 */ /*2120*/ IMAD.MOV.U32 R10, RZ, RZ, R11 ; /* 0x000000ffff0a7224 */ /* 0x000fe200078e000b */ /*2130*/ IADD3.X R9, RZ, ~R5.reuse, RZ, P0, !PT ; /* 0x80000005ff097210 */ /* 0x080fe400007fe4ff */ /*2140*/ MOV R11, R5 ; /* 0x00000005000b7202 */ /* 0x000fe20000000f00 */ /*2150*/ IMAD.WIDE.U32 R12, R32, R23, R12 ; /* 0x00000017200c7225 */ /* 0x000fc800078e000c */ /*2160*/ IMAD R9, R9, R32, RZ ; /* 0x0000002009097224 */ /* 0x000fe400078e02ff */ /*2170*/ IMAD.MOV.U32 R25, RZ, RZ, R12 ; /* 0x000000ffff197224 */ /* 0x000fe400078e000c */ /*2180*/ IMAD R9, R33, R23, R9 ; /* 0x0000001721097224 */ /* 0x000fca00078e0209 */ /*2190*/ IADD3 R24, R13, R9, RZ ; /* 0x000000090d187210 */ /* 0x000fe20007ffe0ff */ /*21a0*/ BRA 0x2310 ; /* 0x0000016000007947 */ /* 0x000fea0003800000 */ /*21b0*/ I2F.U32.RP R9, R32 ; /* 0x0000002000097306 */ /* 0x000e220000209000 */ /*21c0*/ IMAD.MOV R11, RZ, RZ, -R32 ; /* 0x000000ffff0b7224 */ /* 0x000fe200078e0a20 */ /*21d0*/ ISETP.NE.U32.AND P2, PT, R32, RZ, PT ; /* 0x000000ff2000720c */ /* 0x000fe40003f45070 */ /*21e0*/ MOV R24, RZ ; /* 0x000000ff00187202 */ /* 0x000fc80000000f00 */ /*21f0*/ MUFU.RCP R9, R9 ; /* 0x0000000900097308 */ /* 0x001e240000001000 */ /*2200*/ IADD3 R4, R9, 0xffffffe, RZ ; /* 0x0ffffffe09047810 */ /* 0x001fcc0007ffe0ff */ /*2210*/ F2I.FTZ.U32.TRUNC.NTZ R5, R4 ; /* 0x0000000400057305 */ /* 0x000064000021f000 */ /*2220*/ MOV R4, RZ ; /* 0x000000ff00047202 */ /* 0x001fe20000000f00 */ /*2230*/ IMAD R11, R11, R5, RZ ; /* 0x000000050b0b7224 */ /* 0x002fc800078e02ff */ /*2240*/ IMAD.HI.U32 R10, R5, R11, R4 ; /* 0x0000000b050a7227 */ /* 0x000fc800078e0004 */ /*2250*/ IMAD.MOV.U32 R11, RZ, RZ, RZ ; /* 0x000000ffff0b7224 */ /* 0x000fe400078e00ff */ /*2260*/ IMAD.HI.U32 R10, R10, R25, RZ ; /* 0x000000190a0a7227 */ /* 0x000fc800078e00ff */ /*2270*/ IMAD.MOV R5, RZ, RZ, -R10 ; /* 0x000000ffff057224 */ /* 0x000fc800078e0a0a */ /*2280*/ IMAD R5, R32, R5, R25 ; /* 0x0000000520057224 */ /* 0x000fca00078e0219 */ /*2290*/ ISETP.GE.U32.AND P0, PT, R5, R32, PT ; /* 0x000000200500720c */ /* 0x000fda0003f06070 */ /*22a0*/ @P0 IADD3 R5, -R32, R5, RZ ; /* 0x0000000520050210 */ /* 0x000fe40007ffe1ff */ /*22b0*/ @P0 IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a0810 */ /* 0x000fe40007ffe0ff */ /*22c0*/ ISETP.GE.U32.AND P1, PT, R5, R32, PT ; /* 0x000000200500720c */ /* 0x000fda0003f26070 */ /*22d0*/ @P1 IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a1810 */ /* 0x000fe40007ffe0ff */ /*22e0*/ @!P2 LOP3.LUT R10, RZ, R32, RZ, 0x33, !PT ; /* 0x00000020ff0aa212 */ /* 0x000fca00078e33ff */ /*22f0*/ IMAD.MOV R4, RZ, RZ, -R10 ; /* 0x000000ffff047224 */ /* 0x000fc800078e0a0a */ /*2300*/ IMAD R25, R32, R4, R25 ; /* 0x0000000420197224 */ /* 0x000fe400078e0219 */ /*2310*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*2320*/ LDG.E.64 R4, [R20.64+0x18] ; /* 0x0000180c14047981 */ /* 0x0000a2000c1e1b00 */ /*2330*/ IADD3 R0, R0, -0x4, RZ ; /* 0xfffffffc00007810 */ /* 0x000fe20007ffe0ff */ /*2340*/ UIADD3 UR4, UR4, 0x4, URZ ; /* 0x0000000404047890 */ /* 0x000fe2000fffe03f */ /*2350*/ MOV R27, R26 ; /* 0x0000001a001b7202 */ /* 0x000fe20000000f00 */ /*2360*/ IMAD.MOV.U32 R26, RZ, RZ, R34 ; /* 0x000000ffff1a7224 */ /* 0x000fe200078e0022 */ /*2370*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fe40003f05270 */ /*2380*/ IADD3 R18, P1, R18, 0x20, RZ ; /* 0x0000002012127810 */ /* 0x000fe40007f3e0ff */ /*2390*/ IADD3 R20, P2, R20, 0x20, RZ ; /* 0x0000002014147810 */ /* 0x001fe40007f5e0ff */ /*23a0*/ IADD3.X R19, RZ, R19, RZ, P1, !PT ; /* 0x00000013ff137210 */ /* 0x000fc60000ffe4ff */ /*23b0*/ IMAD.X R21, RZ, RZ, R21, P2 ; /* 0x000000ffff157224 */ /* 0x000fe400010e0615 */ /*23c0*/ IMAD R5, R5, R10.reuse, RZ ; /* 0x0000000a05057224 */ /* 0x084fe400078e02ff */ /*23d0*/ IMAD.WIDE.U32 R26, R4, R10, R26 ; /* 0x0000000a041a7225 */ /* 0x000fc800078e001a */ /*23e0*/ IMAD R5, R4, R11, R5 ; /* 0x0000000b04057224 */ /* 0x000fca00078e0205 */ /*23f0*/ IADD3 R27, R27, R5, RZ ; /* 0x000000051b1b7210 */ /* 0x000fe20007ffe0ff */ /*2400*/ @!P0 CALL.REL.NOINC 0x2420 ; /* 0x0000001000008944 */ /* 0x000fe20003c00000 */ /*2410*/ BRA 0x16b0 ; /* 0xfffff29000007947 */ /* 0x000fea000383ffff */ /*2420*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fda0003f05270 */ /*2430*/ @!P0 BRA 0x2860 ; /* 0x0000042000008947 */ /* 0x000fea0003800000 */ /*2440*/ UMOV UR5, 0x8 ; /* 0x0000000800057882 */ /* 0x000fe40000000000 */ /*2450*/ ULDC.64 UR6, c[0x0][0x190] ; /* 0x0000640000067ab9 */ /* 0x000fe40000000a00 */ /*2460*/ ULDC.64 UR8, c[0x0][0x188] ; /* 0x0000620000087ab9 */ /* 0x000fe40000000a00 */ /*2470*/ UIMAD.WIDE UR6, UR4, UR5, UR6 ; /* 0x00000005040672a5 */ /* 0x000fe4000f8e0206 */ /*2480*/ UIMAD.WIDE UR8, UR4, UR5, UR8 ; /* 0x00000005040872a5 */ /* 0x000fcc000f8e0208 */ /*2490*/ IMAD.U32 R18, RZ, RZ, UR8 ; /* 0x00000008ff127e24 */ /* 0x000fe2000f8e00ff */ /*24a0*/ MOV R19, UR9 ; /* 0x0000000900137c02 */ /* 0x000fcc0008000f00 */ /*24b0*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000c12127981 */ /* 0x000ea2000c1e1b00 */ /*24c0*/ BSSY B0, 0x2780 ; /* 0x000002b000007945 */ /* 0x000fe20003800000 */ /*24d0*/ LOP3.LUT R0, R24, R19, RZ, 0xfc, !PT ; /* 0x0000001318007212 */ /* 0x004fc800078efcff */ /*24e0*/ ISETP.NE.U32.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fda0003f05070 */ /*24f0*/ @!P0 BRA 0x2610 ; /* 0x0000011000008947 */ /* 0x000fea0003800000 */ /*2500*/ IMAD.MOV.U32 R30, RZ, RZ, R25 ; /* 0x000000ffff1e7224 */ /* 0x000fe200078e0019 */ /*2510*/ MOV R12, R24 ; /* 0x00000018000c7202 */ /* 0x000fe20000000f00 */ /*2520*/ IMAD.MOV.U32 R5, RZ, RZ, R18 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0012 */ /*2530*/ MOV R4, R19 ; /* 0x0000001300047202 */ /* 0x000fe40000000f00 */ /*2540*/ MOV R9, 0x2560 ; /* 0x0000256000097802 */ /* 0x000fe40000000f00 */ /*2550*/ CALL.REL.NOINC 0x2a20 ; /* 0x000004c000007944 */ /* 0x000fea0003c00000 */ /*2560*/ IADD3 R21, P0, RZ, -R11, RZ ; /* 0x8000000bff157210 */ /* 0x000fe20007f1e0ff */ /*2570*/ IMAD.MOV.U32 R13, RZ, RZ, R24 ; /* 0x000000ffff0d7224 */ /* 0x000fe200078e0018 */ /*2580*/ MOV R12, R25 ; /* 0x00000019000c7202 */ /* 0x000fe40000000f00 */ /*2590*/ MOV R4, R11 ; /* 0x0000000b00047202 */ /* 0x000fe20000000f00 */ /*25a0*/ IMAD.X R9, RZ, RZ, ~R5, P0 ; /* 0x000000ffff097224 */ /* 0x000fc400000e0e05 */ /*25b0*/ IMAD.WIDE.U32 R12, R18, R21, R12 ; /* 0x00000015120c7225 */ /* 0x000fc800078e000c */ /*25c0*/ IMAD R9, R9, R18, RZ ; /* 0x0000001209097224 */ /* 0x000fe200078e02ff */ /*25d0*/ MOV R25, R12 ; /* 0x0000000c00197202 */ /* 0x000fc60000000f00 */ /*25e0*/ IMAD R9, R19, R21, R9 ; /* 0x0000001513097224 */ /* 0x000fc800078e0209 */ /*25f0*/ IMAD.IADD R24, R13, 0x1, R9 ; /* 0x000000010d187824 */ /* 0x000fe200078e0209 */ /*2600*/ BRA 0x2770 ; /* 0x0000016000007947 */ /* 0x000fea0003800000 */ /*2610*/ I2F.U32.RP R0, R18 ; /* 0x0000001200007306 */ /* 0x000e220000209000 */ /*2620*/ IMAD.MOV R9, RZ, RZ, -R18 ; /* 0x000000ffff097224 */ /* 0x000fe200078e0a12 */ /*2630*/ ISETP.NE.U32.AND P2, PT, R18, RZ, PT ; /* 0x000000ff1200720c */ /* 0x000fe40003f45070 */ /*2640*/ MOV R24, RZ ; /* 0x000000ff00187202 */ /* 0x000fc80000000f00 */ /*2650*/ MUFU.RCP R0, R0 ; /* 0x0000000000007308 */ /* 0x001e240000001000 */ /*2660*/ IADD3 R4, R0, 0xffffffe, RZ ; /* 0x0ffffffe00047810 */ /* 0x001fcc0007ffe0ff */ /*2670*/ F2I.FTZ.U32.TRUNC.NTZ R5, R4 ; /* 0x0000000400057305 */ /* 0x000064000021f000 */ /*2680*/ MOV R4, RZ ; /* 0x000000ff00047202 */ /* 0x001fe20000000f00 */ /*2690*/ IMAD R9, R9, R5, RZ ; /* 0x0000000509097224 */ /* 0x002fc800078e02ff */ /*26a0*/ IMAD.HI.U32 R10, R5, R9, R4 ; /* 0x00000009050a7227 */ /* 0x000fcc00078e0004 */ /*26b0*/ IMAD.HI.U32 R4, R10, R25, RZ ; /* 0x000000190a047227 */ /* 0x000fc800078e00ff */ /*26c0*/ IMAD.MOV R5, RZ, RZ, -R4 ; /* 0x000000ffff057224 */ /* 0x000fc800078e0a04 */ /*26d0*/ IMAD R5, R18, R5, R25 ; /* 0x0000000512057224 */ /* 0x000fca00078e0219 */ /*26e0*/ ISETP.GE.U32.AND P0, PT, R5, R18, PT ; /* 0x000000120500720c */ /* 0x000fda0003f06070 */ /*26f0*/ @P0 IADD3 R5, -R18, R5, RZ ; /* 0x0000000512050210 */ /* 0x000fe40007ffe1ff */ /*2700*/ @P0 IADD3 R4, R4, 0x1, RZ ; /* 0x0000000104040810 */ /* 0x000fe40007ffe0ff */ /*2710*/ ISETP.GE.U32.AND P1, PT, R5, R18, PT ; /* 0x000000120500720c */ /* 0x000fe20003f26070 */ /*2720*/ IMAD.MOV.U32 R5, RZ, RZ, RZ ; /* 0x000000ffff057224 */ /* 0x000fd800078e00ff */ /*2730*/ @P1 IADD3 R4, R4, 0x1, RZ ; /* 0x0000000104041810 */ /* 0x000fe40007ffe0ff */ /*2740*/ @!P2 LOP3.LUT R4, RZ, R18, RZ, 0x33, !PT ; /* 0x00000012ff04a212 */ /* 0x000fca00078e33ff */ /*2750*/ IMAD.MOV R0, RZ, RZ, -R4 ; /* 0x000000ffff007224 */ /* 0x000fc800078e0a04 */ /*2760*/ IMAD R25, R18, R0, R25 ; /* 0x0000000012197224 */ /* 0x000fe400078e0219 */ /*2770*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*2780*/ MOV R10, UR6 ; /* 0x00000006000a7c02 */ /* 0x000fe20008000f00 */ /*2790*/ IMAD.U32 R11, RZ, RZ, UR7 ; /* 0x00000007ff0b7e24 */ /* 0x000fcc000f8e00ff */ /*27a0*/ LDG.E.64 R10, [R10.64] ; /* 0x0000000c0a0a7981 */ /* 0x000ea2000c1e1b00 */ /*27b0*/ IADD3 R2, R2, -0x1, RZ ; /* 0xffffffff02027810 */ /* 0x000fe20007ffe0ff */ /*27c0*/ UIADD3 UR8, UP1, UR8, 0x8, URZ ; /* 0x0000000808087890 */ /* 0x000fe4000ff3e03f */ /*27d0*/ UIADD3 UR6, UP0, UR6, 0x8, URZ ; /* 0x0000000806067890 */ /* 0x000fe2000ff1e03f */ /*27e0*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fe20003f05270 */ /*27f0*/ UIADD3.X UR9, URZ, UR9, URZ, UP1, !UPT ; /* 0x000000093f097290 */ /* 0x000fe40008ffe43f */ /*2800*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*2810*/ IMAD R9, R11, R4.reuse, RZ ; /* 0x000000040b097224 */ /* 0x084fe400078e02ff */ /*2820*/ IMAD.WIDE.U32 R26, R10, R4, R26 ; /* 0x000000040a1a7225 */ /* 0x000fc800078e001a */ /*2830*/ IMAD R9, R10, R5, R9 ; /* 0x000000050a097224 */ /* 0x000fca00078e0209 */ /*2840*/ IADD3 R27, R27, R9, RZ ; /* 0x000000091b1b7210 */ /* 0x000fe20007ffe0ff */ /*2850*/ @P0 BRA 0x2490 ; /* 0xfffffc3000000947 */ /* 0x000fea000383ffff */ /*2860*/ S2R R13, SR_TID.X ; /* 0x00000000000d7919 */ /* 0x000e240000002100 */ /*2870*/ IMAD R5, R14, R13, RZ ; /* 0x0000000d0e057224 */ /* 0x001fca00078e02ff */ /*2880*/ ISETP.GT.U32.AND P0, PT, R16, R5, PT ; /* 0x000000051000720c */ /* 0x000fe40003f04070 */ /*2890*/ SHF.R.S32.HI R0, RZ, 0x1f, R5 ; /* 0x0000001fff007819 */ /* 0x000fc80000011405 */ /*28a0*/ ISETP.GT.AND.EX P0, PT, R3, R0, PT, P0 ; /* 0x000000000300720c */ /* 0x000fda0003f04300 */ /*28b0*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*28c0*/ IMAD.MOV.U32 R12, RZ, RZ, R0 ; /* 0x000000ffff0c7224 */ /* 0x000fe200078e0000 */ /*28d0*/ MOV R9, R5 ; /* 0x0000000500097202 */ /* 0x000fe20000000f00 */ /*28e0*/ IMAD R13, R8, R13, RZ ; /* 0x0000000d080d7224 */ /* 0x000fe400078e02ff */ /*28f0*/ IMAD.MOV.U32 R2, RZ, RZ, R5 ; /* 0x000000ffff027224 */ /* 0x000fc600078e0005 */ /*2900*/ IADD3 R0, P0, R13, R26, RZ ; /* 0x0000001a0d007210 */ /* 0x000fc80007f1e0ff */ /*2910*/ LEA.HI.X.SX32 R5, R13, R27, 0x1, P0 ; /* 0x0000001b0d057211 */ /* 0x001fe400000f0eff */ /*2920*/ LEA R4, P0, R0, c[0x0][0x180], 0x2 ; /* 0x0000600000047a11 */ /* 0x000fc800078010ff */ /*2930*/ LEA.HI.X R5, R0, c[0x0][0x184], R5, 0x2, P0 ; /* 0x0000610000057a11 */ /* 0x000fcc00000f1405 */ /*2940*/ LDG.E R5, [R4.64] ; /* 0x0000000c04057981 */ /* 0x000ea2000c1e1900 */ /*2950*/ IADD3 R0, P0, R7, R2, RZ ; /* 0x0000000207007210 */ /* 0x000fe20007f1e0ff */ /*2960*/ IMAD R2, R14, c[0x0][0x0], R9 ; /* 0x000000000e027a24 */ /* 0x000fe400078e0209 */ /*2970*/ IMAD R13, R8, c[0x0][0x0], R13 ; /* 0x00000000080d7a24 */ /* 0x000fe200078e020d */ /*2980*/ IADD3.X R11, R6, R12, RZ, P0, !PT ; /* 0x0000000c060b7210 */ /* 0x000fe200007fe4ff */ /*2990*/ IMAD.MOV.U32 R9, RZ, RZ, R2.reuse ; /* 0x000000ffff097224 */ /* 0x100fe200078e0002 */ /*29a0*/ LEA R10, P0, R0.reuse, c[0x0][0x160], 0x2 ; /* 0x00005800000a7a11 */ /* 0x040fe400078010ff */ /*29b0*/ SHF.R.S32.HI R12, RZ, 0x1f, R2 ; /* 0x0000001fff0c7819 */ /* 0x000fe40000011402 */ /*29c0*/ LEA.HI.X R11, R0, c[0x0][0x164], R11, 0x2, P0 ; /* 0x00005900000b7a11 */ /* 0x000fc400000f140b */ /*29d0*/ ISETP.GT.U32.AND P0, PT, R16, R2, PT ; /* 0x000000021000720c */ /* 0x000fc80003f04070 */ /*29e0*/ ISETP.GT.AND.EX P0, PT, R3, R12, PT, P0 ; /* 0x0000000c0300720c */ /* 0x000fe20003f04300 */ /*29f0*/ STG.E [R10.64], R5 ; /* 0x000000050a007986 */ /* 0x0041d8000c10190c */ /*2a00*/ @P0 BRA 0x2900 ; /* 0xfffffef000000947 */ /* 0x000fea000383ffff */ /*2a10*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*2a20*/ IADD3 R22, P1, RZ, -R5.reuse, RZ ; /* 0x80000005ff167210 */ /* 0x080fe20007f3e0ff */ /*2a30*/ IMAD.MOV.U32 R31, RZ, RZ, RZ ; /* 0x000000ffff1f7224 */ /* 0x000fe200078e00ff */ /*2a40*/ ISETP.GE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f06270 */ /*2a50*/ IADD3.X R10, RZ, ~R4.reuse, RZ, P1, !PT ; /* 0x80000004ff0a7210 */ /* 0x080fe40000ffe4ff */ /*2a60*/ SEL R22, R22, R5, !P0 ; /* 0x0000000516167207 */ /* 0x000fe40004000000 */ /*2a70*/ SEL R23, R10, R4, !P0 ; /* 0x000000040a177207 */ /* 0x000fe40004000000 */ /*2a80*/ ISETP.GE.AND P3, PT, R12, RZ, PT ; /* 0x000000ff0c00720c */ /* 0x000fc40003f66270 */ /*2a90*/ I2F.U64.RP R10, R22 ; /* 0x00000016000a7312 */ /* 0x000e300000309000 */ /*2aa0*/ MUFU.RCP R10, R10 ; /* 0x0000000a000a7308 */ /* 0x001e240000001000 */ /*2ab0*/ IADD3 R10, R10, 0x1ffffffe, RZ ; /* 0x1ffffffe0a0a7810 */ /* 0x001fcc0007ffe0ff */ /*2ac0*/ F2I.U64.TRUNC R28, R10 ; /* 0x0000000a001c7311 */ /* 0x000e24000020d800 */ /*2ad0*/ IMAD.WIDE.U32 R10, R28, R22, RZ ; /* 0x000000161c0a7225 */ /* 0x001fe200078e00ff */ /*2ae0*/ MOV R37, R28 ; /* 0x0000001c00257202 */ /* 0x000fc60000000f00 */ /*2af0*/ IMAD R11, R28, R23, R11 ; /* 0x000000171c0b7224 */ /* 0x000fe200078e020b */ /*2b00*/ IADD3 R13, P0, RZ, -R10, RZ ; /* 0x8000000aff0d7210 */ /* 0x000fc60007f1e0ff */ /*2b10*/ IMAD R11, R29, R22, R11 ; /* 0x000000161d0b7224 */ /* 0x000fe400078e020b */ /*2b20*/ IMAD.HI.U32 R36, R28, R13, RZ ; /* 0x0000000d1c247227 */ /* 0x000fc800078e00ff */ /*2b30*/ IMAD.X R11, RZ, RZ, ~R11, P0 ; /* 0x000000ffff0b7224 */ /* 0x000fc800000e0e0b */ /*2b40*/ IMAD.WIDE.U32 R36, P0, R28, R11, R36 ; /* 0x0000000b1c247225 */ /* 0x000fc80007800024 */ /*2b50*/ IMAD R10, R29.reuse, R11, RZ ; /* 0x0000000b1d0a7224 */ /* 0x040fe400078e02ff */ /*2b60*/ IMAD.HI.U32 R13, P1, R29, R13, R36 ; /* 0x0000000d1d0d7227 */ /* 0x000fc80007820024 */ /*2b70*/ IMAD.HI.U32 R11, R29, R11, RZ ; /* 0x0000000b1d0b7227 */ /* 0x000fe200078e00ff */ /*2b80*/ IADD3 R37, P2, R10, R13, RZ ; /* 0x0000000d0a257210 */ /* 0x000fc60007f5e0ff */ /*2b90*/ IMAD.X R11, R11, 0x1, R29, P0 ; /* 0x000000010b0b7824 */ /* 0x000fe200000e061d */ /*2ba0*/ IADD3 R29, P4, RZ, -R30, RZ ; /* 0x8000001eff1d7210 */ /* 0x000fe20007f9e0ff */ /*2bb0*/ IMAD.WIDE.U32 R38, R37, R22, RZ ; /* 0x0000001625267225 */ /* 0x000fc600078e00ff */ /*2bc0*/ IADD3.X R28, RZ, RZ, R11, P2, P1 ; /* 0x000000ffff1c7210 */ /* 0x000fe200017e240b */ /*2bd0*/ IMAD R13, R37, R23, R39 ; /* 0x00000017250d7224 */ /* 0x000fe200078e0227 */ /*2be0*/ IADD3 R11, P0, RZ, -R38, RZ ; /* 0x80000026ff0b7210 */ /* 0x000fe40007f1e0ff */ /*2bf0*/ SEL R29, R29, R30, !P3 ; /* 0x0000001e1d1d7207 */ /* 0x000fe20005800000 */ /*2c00*/ IMAD R13, R28, R22, R13 ; /* 0x000000161c0d7224 */ /* 0x000fe400078e020d */ /*2c10*/ IMAD.HI.U32 R36, R37, R11, RZ ; /* 0x0000000b25247227 */ /* 0x000fc600078e00ff */ /*2c20*/ IADD3.X R13, RZ, ~R13, RZ, P0, !PT ; /* 0x8000000dff0d7210 */ /* 0x000fca00007fe4ff */ /*2c30*/ IMAD.WIDE.U32 R36, P0, R37, R13, R36 ; /* 0x0000000d25247225 */ /* 0x000fc80007800024 */ /*2c40*/ IMAD R10, R28.reuse, R13, RZ ; /* 0x0000000d1c0a7224 */ /* 0x040fe400078e02ff */ /*2c50*/ IMAD.HI.U32 R11, P1, R28, R11, R36 ; /* 0x0000000b1c0b7227 */ /* 0x000fc80007820024 */ /*2c60*/ IMAD.HI.U32 R13, R28, R13, RZ ; /* 0x0000000d1c0d7227 */ /* 0x000fe200078e00ff */ /*2c70*/ IADD3 R10, P2, R10, R11, RZ ; /* 0x0000000b0a0a7210 */ /* 0x000fc60007f5e0ff */ /*2c80*/ IMAD.X R11, RZ, RZ, ~R12, P4 ; /* 0x000000ffff0b7224 */ /* 0x000fe200020e0e0c */ /*2c90*/ IADD3.X R13, R13, R28, RZ, P0, !PT ; /* 0x0000001c0d0d7210 */ /* 0x000fe200007fe4ff */ /*2ca0*/ IMAD.HI.U32 R30, R10, R29, RZ ; /* 0x0000001d0a1e7227 */ /* 0x000fc600078e00ff */ /*2cb0*/ SEL R11, R11, R12, !P3 ; /* 0x0000000c0b0b7207 */ /* 0x000fca0005800000 */ /*2cc0*/ IMAD.WIDE.U32 R30, R10, R11, R30 ; /* 0x0000000b0a1e7225 */ /* 0x000fe200078e001e */ /*2cd0*/ IADD3.X R10, RZ, RZ, R13, P2, P1 ; /* 0x000000ffff0a7210 */ /* 0x000fca00017e240d */ /*2ce0*/ IMAD.HI.U32 R28, P0, R10, R29, R30 ; /* 0x0000001d0a1c7227 */ /* 0x000fc8000780001e */ /*2cf0*/ IMAD R13, R10.reuse, R11.reuse, RZ ; /* 0x0000000b0a0d7224 */ /* 0x0c0fe400078e02ff */ /*2d00*/ IMAD.HI.U32 R10, R10, R11, RZ ; /* 0x0000000b0a0a7227 */ /* 0x000fc600078e00ff */ /*2d10*/ IADD3 R13, P1, R13, R28, RZ ; /* 0x0000001c0d0d7210 */ /* 0x000fe40007f3e0ff */ /*2d20*/ IADD3.X R10, R10, RZ, RZ, P0, !PT ; /* 0x000000ff0a0a7210 */ /* 0x000fc600007fe4ff */ /*2d30*/ IMAD.WIDE.U32 R30, R13, R22, RZ ; /* 0x000000160d1e7225 */ /* 0x000fc800078e00ff */ /*2d40*/ IMAD.X R10, RZ, RZ, R10, P1 ; /* 0x000000ffff0a7224 */ /* 0x000fe200008e060a */ /*2d50*/ IADD3 R29, P1, -R30, R29, RZ ; /* 0x0000001d1e1d7210 */ /* 0x000fe20007f3e1ff */ /*2d60*/ IMAD R28, R13, R23, R31 ; /* 0x000000170d1c7224 */ /* 0x000fc600078e021f */ /*2d70*/ ISETP.GE.U32.AND P0, PT, R29, R22.reuse, PT ; /* 0x000000161d00720c */ /* 0x080fe20003f06070 */ /*2d80*/ IMAD R28, R10, R22, R28 ; /* 0x000000160a1c7224 */ /* 0x000fca00078e021c */ /*2d90*/ IADD3.X R11, ~R28, R11, RZ, P1, !PT ; /* 0x0000000b1c0b7210 */ /* 0x000fe40000ffe5ff */ /*2da0*/ IADD3 R30, P1, R29, -R22, RZ ; /* 0x800000161d1e7210 */ /* 0x000fe40007f3e0ff */ /*2db0*/ ISETP.GE.U32.AND.EX P0, PT, R11, R23, PT, P0 ; /* 0x000000170b00720c */ /* 0x000fe40003f06100 */ /*2dc0*/ IADD3 R28, P2, R13, 0x1, RZ ; /* 0x000000010d1c7810 */ /* 0x000fe40007f5e0ff */ /*2dd0*/ SEL R29, R30, R29, P0 ; /* 0x0000001d1e1d7207 */ /* 0x000fe20000000000 */ /*2de0*/ IMAD.X R30, R11, 0x1, ~R23, P1 ; /* 0x000000010b1e7824 */ /* 0x000fe200008e0e17 */ /*2df0*/ SEL R28, R28, R13, P0 ; /* 0x0000000d1c1c7207 */ /* 0x000fc40000000000 */ /*2e00*/ IADD3.X R13, RZ, R10, RZ, P2, !PT ; /* 0x0000000aff0d7210 */ /* 0x000fe400017fe4ff */ /*2e10*/ SEL R30, R30, R11, P0 ; /* 0x0000000b1e1e7207 */ /* 0x000fe40000000000 */ /*2e20*/ ISETP.GE.U32.AND P1, PT, R29, R22, PT ; /* 0x000000161d00720c */ /* 0x000fe40003f26070 */ /*2e30*/ SEL R13, R13, R10, P0 ; /* 0x0000000a0d0d7207 */ /* 0x000fe40000000000 */ /*2e40*/ IADD3 R10, P2, R28, 0x1, RZ ; /* 0x000000011c0a7810 */ /* 0x000fe40007f5e0ff */ /*2e50*/ ISETP.GE.U32.AND.EX P0, PT, R30, R23, PT, P1 ; /* 0x000000171e00720c */ /* 0x000fc40003f06110 */ /*2e60*/ LOP3.LUT R22, R4, R12, RZ, 0x3c, !PT ; /* 0x0000000c04167212 */ /* 0x000fe200078e3cff */ /*2e70*/ IMAD.X R11, RZ, RZ, R13, P2 ; /* 0x000000ffff0b7224 */ /* 0x000fe200010e060d */ /*2e80*/ SEL R10, R10, R28, P0 ; /* 0x0000001c0a0a7207 */ /* 0x000fe40000000000 */ /*2e90*/ ISETP.GE.AND P1, PT, R22, RZ, PT ; /* 0x000000ff1600720c */ /* 0x000fe20003f26270 */ /*2ea0*/ IMAD.MOV.U32 R22, RZ, RZ, R9 ; /* 0x000000ffff167224 */ /* 0x000fe200078e0009 */ /*2eb0*/ SEL R13, R11, R13, P0 ; /* 0x0000000d0b0d7207 */ /* 0x000fe40000000000 */ /*2ec0*/ IADD3 R11, P2, RZ, -R10, RZ ; /* 0x8000000aff0b7210 */ /* 0x000fe40007f5e0ff */ /*2ed0*/ ISETP.NE.U32.AND P0, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fc40003f05070 */ /*2ee0*/ IADD3.X R5, RZ, ~R13.reuse, RZ, P2, !PT ; /* 0x8000000dff057210 */ /* 0x080fe400017fe4ff */ /*2ef0*/ MOV R23, 0x0 ; /* 0x0000000000177802 */ /* 0x000fe40000000f00 */ /*2f00*/ ISETP.NE.AND.EX P0, PT, R4, RZ, PT, P0 ; /* 0x000000ff0400720c */ /* 0x000fe40003f05300 */ /*2f10*/ SEL R11, R11, R10, !P1 ; /* 0x0000000a0b0b7207 */ /* 0x000fe40004800000 */ /*2f20*/ SEL R5, R5, R13, !P1 ; /* 0x0000000d05057207 */ /* 0x000fe40004800000 */ /*2f30*/ SEL R11, R11, 0xffffffff, P0 ; /* 0xffffffff0b0b7807 */ /* 0x000fc40000000000 */ /*2f40*/ SEL R5, R5, 0xffffffff, P0 ; /* 0xffffffff05057807 */ /* 0x000fe20000000000 */ /*2f50*/ RET.REL.NODEC R22 0x0 ; /* 0xffffd0a016007950 */ /* 0x000fec0003c3ffff */ /*2f60*/ BRA 0x2f60; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*2f70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2f80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2f90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2fa0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2fb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2fc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2fd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2fe0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2ff0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __global__ void THCudaTensor_kernel_copy(float *dst, long *dst_sz, long *dst_st, int dst_dim, float *src, long *src_sz, long *src_st, int src_dim, long n_elem, long innerdim) { long k = (blockIdx.z * gridDim.x * gridDim.y + blockIdx.y * gridDim.x + blockIdx.x)*blockDim.y + threadIdx.y; long i_start = threadIdx.x * src_st[src_dim-1]; long i_step = blockDim.x * src_st[src_dim-1]; long o_start = threadIdx.x * dst_st[dst_dim-1]; long o_step = blockDim.x * dst_st[dst_dim-1]; long o_end = innerdim * dst_st[dst_dim-1]; if ( ((k+1) * innerdim) <= n_elem) // too safe { long dst_idx = 0; long dst_rest = k * innerdim; for(int dim = 0; dim < dst_dim; dim++) { dst_idx += (dst_rest/dst_sz[dim])*dst_st[dim]; dst_rest = dst_rest % dst_sz[dim]; } long src_idx = 0; long src_rest = k * innerdim; for(int dim = 0; dim < src_dim; dim++) { src_idx += (src_rest/src_sz[dim])*src_st[dim]; src_rest = src_rest % src_sz[dim]; } for (int i=i_start, o=o_start; o<o_end; i+=i_step, o+=o_step) { dst[dst_idx + o] = src[src_idx + i]; } } }
.text .file "THCudaTensor_kernel_copy.hip" .globl _Z39__device_stub__THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill # -- Begin function _Z39__device_stub__THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill .type _Z39__device_stub__THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill,@function _Z39__device_stub__THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill: # @_Z39__device_stub__THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $176, %rsp .cfi_def_cfa_offset 224 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 56(%rsp), %rax movq %rdi, (%rax) leaq 48(%rsp), %rdi movq %rsi, (%rdi) leaq 40(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 32(%rsp), %rcx movq %r8, (%rcx) leaq 24(%rsp), %r8 movq %r9, (%r8) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) movq %r8, 40(%rbx) leaq 224(%rsp), %rax movq %rax, 48(%rbx) leaq 232(%rsp), %rax movq %rax, 56(%rbx) leaq 240(%rsp), %rax movq %rax, 64(%rbx) leaq 248(%rsp), %rax movq %rax, 72(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $192, %rsp .cfi_adjust_cfa_offset -192 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z39__device_stub__THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill, .Lfunc_end0-_Z39__device_stub__THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill,@object # @_Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill .section .rodata,"a",@progbits .globl _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill .p2align 3, 0x0 _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill: .quad _Z39__device_stub__THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill .size _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill" .size .L__unnamed_1, 48 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z39__device_stub__THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill ; -- Begin function _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill .globl _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill .p2align 8 .type _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill,@function _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill: ; @_Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill ; %bb.0: s_clause 0x2 s_load_b64 s[2:3], s[0:1], 0x50 s_load_b32 s28, s[0:1], 0x5c s_load_b128 s[4:7], s[0:1], 0x40 v_bfe_u32 v1, v0, 10, 10 s_waitcnt lgkmcnt(0) s_mul_i32 s3, s3, s15 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_add_i32 s3, s3, s14 s_mul_i32 s2, s3, s2 s_lshr_b32 s3, s28, 16 s_add_i32 s2, s2, s13 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[3:4], null, s2, s3, v[1:2] s_mov_b32 s2, exec_lo v_mad_u64_u32 v[1:2], null, s6, v3, s[6:7] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[4:5], null, s7, v3, v[2:3] v_mov_b32_e32 v2, v4 s_delay_alu instid0(VALU_DEP_1) v_cmpx_ge_i64_e64 s[4:5], v[1:2] s_cbranch_execz .LBB0_12 ; %bb.1: s_clause 0x5 s_load_b32 s16, s[0:1], 0x38 s_load_b32 s20, s[0:1], 0x18 s_load_b64 s[18:19], s[0:1], 0x30 s_load_b64 s[22:23], s[0:1], 0x10 s_load_b128 s[8:11], s[0:1], 0x20 s_load_b128 s[12:15], s[0:1], 0x0 v_mad_u64_u32 v[1:2], null, v3, s6, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_4) | instid1(VALU_DEP_1) v_mad_u64_u32 v[4:5], null, v3, s7, v[2:3] s_waitcnt lgkmcnt(0) s_ashr_i32 s17, s16, 31 s_ashr_i32 s21, s20, 31 s_lshl_b64 s[2:3], s[16:17], 3 v_mov_b32_e32 v2, v4 s_add_u32 s2, s18, s2 s_addc_u32 s3, s19, s3 s_add_u32 s2, s2, -8 s_addc_u32 s3, s3, -1 s_lshl_b64 s[4:5], s[20:21], 3 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s0, s22, s4 s_addc_u32 s1, s23, s5 s_add_u32 s0, s0, -8 s_addc_u32 s1, s1, -1 s_load_b64 s[2:3], s[2:3], 0x0 s_load_b64 s[4:5], s[0:1], 0x0 v_cmp_lt_i64_e64 s0, s[20:21], 1 s_delay_alu instid0(VALU_DEP_1) s_and_b32 vcc_lo, exec_lo, s0 s_cbranch_vccnz .LBB0_4 ; %bb.2: ; %.lr.ph.preheader v_dual_mov_b32 v7, 0 :: v_dual_mov_b32 v6, v2 v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v5, v1 .LBB0_3: ; %.lr.ph ; =>This Inner Loop Header: Depth=1 s_load_b64 s[24:25], s[14:15], 0x0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v3, 31, v6 s_load_b64 s[26:27], s[22:23], 0x0 v_add_co_u32 v4, vcc_lo, v5, v3 v_add_co_ci_u32_e32 v9, vcc_lo, v6, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_xor_b32_e32 v14, v4, v3 v_xor_b32_e32 v13, v9, v3 s_waitcnt lgkmcnt(0) s_ashr_i32 s0, s25, 31 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(SALU_CYCLE_1) s_add_u32 s30, s24, s0 s_mov_b32 s1, s0 s_addc_u32 s31, s25, s0 v_xor_b32_e32 v15, s0, v3 s_xor_b64 s[30:31], s[30:31], s[0:1] v_cvt_f32_u32_e32 v3, s30 v_cvt_f32_u32_e32 v4, s31 s_sub_u32 s0, 0, s30 s_subb_u32 s1, 0, s31 s_add_i32 s20, s20, -1 s_add_u32 s14, s14, 8 v_fmac_f32_e32 v3, 0x4f800000, v4 s_addc_u32 s15, s15, 0 s_add_u32 s22, s22, 8 s_addc_u32 s23, s23, 0 s_cmp_eq_u32 s20, 0 v_rcp_f32_e32 v3, v3 s_waitcnt_depctr 0xfff v_mul_f32_e32 v3, 0x5f7ffffc, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v4, 0x2f800000, v3 v_trunc_f32_e32 v4, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_fmac_f32_e32 v3, 0xcf800000, v4 v_cvt_u32_f32_e32 v4, v4 v_cvt_u32_f32_e32 v3, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v9, s0, v4 v_mul_hi_u32 v10, s0, v3 v_mul_lo_u32 v12, s1, v3 v_mul_lo_u32 v11, s0, v3 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v9, v10, v9 v_mul_hi_u32 v10, v3, v11 v_mul_hi_u32 v16, v4, v11 v_mul_lo_u32 v11, v4, v11 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v9, v9, v12 v_mul_lo_u32 v12, v3, v9 v_mul_hi_u32 v17, v3, v9 v_mul_hi_u32 v18, v4, v9 v_mul_lo_u32 v9, v4, v9 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v10, vcc_lo, v10, v12 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v17, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v10, vcc_lo, v10, v11 v_add_co_ci_u32_e32 v10, vcc_lo, v12, v16, vcc_lo v_add_co_ci_u32_e32 v11, vcc_lo, 0, v18, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v9, vcc_lo, v10, v9 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v11, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v3, v9 v_add_co_ci_u32_e32 v4, vcc_lo, v4, v10, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_mul_hi_u32 v10, s0, v3 v_mul_lo_u32 v11, s1, v3 v_mul_lo_u32 v12, s0, v4 v_mul_lo_u32 v9, s0, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v10, v10, v12 v_mul_hi_u32 v16, v4, v9 v_mul_lo_u32 v17, v4, v9 v_mul_hi_u32 v9, v3, v9 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v10, v10, v11 v_mul_lo_u32 v11, v3, v10 v_mul_hi_u32 v12, v3, v10 v_mul_hi_u32 v18, v4, v10 v_mul_lo_u32 v10, v4, v10 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v9, vcc_lo, v9, v11 v_add_co_ci_u32_e32 v11, vcc_lo, 0, v12, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v9, vcc_lo, v9, v17 v_add_co_ci_u32_e32 v9, vcc_lo, v11, v16, vcc_lo v_add_co_ci_u32_e32 v11, vcc_lo, 0, v18, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v9, vcc_lo, v9, v10 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v11, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v9, vcc_lo, v3, v9 v_add_co_ci_u32_e32 v16, vcc_lo, v4, v10, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_mul_hi_u32 v17, v14, v9 v_mad_u64_u32 v[3:4], null, v13, v9, 0 v_mad_u64_u32 v[9:10], null, v14, v16, 0 v_mad_u64_u32 v[11:12], null, v13, v16, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v9, vcc_lo, v17, v9 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v10, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v9, v3 v_add_co_ci_u32_e32 v3, vcc_lo, v10, v4, vcc_lo v_add_co_ci_u32_e32 v4, vcc_lo, 0, v12, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v9, vcc_lo, v3, v11 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v4, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_mul_lo_u32 v11, s31, v9 v_mad_u64_u32 v[3:4], null, s30, v9, 0 v_mul_lo_u32 v17, s30, v10 v_add_co_u32 v12, vcc_lo, v9, 1 v_add_co_ci_u32_e32 v19, vcc_lo, 0, v10, vcc_lo v_add_co_u32 v16, s0, v9, 2 v_sub_co_u32 v3, vcc_lo, v14, v3 v_add3_u32 v4, v4, v17, v11 v_add_co_ci_u32_e64 v18, s0, 0, v10, s0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_sub_nc_u32_e32 v11, v13, v4 v_subrev_co_ci_u32_e64 v11, s0, s31, v11, vcc_lo v_sub_co_ci_u32_e32 v4, vcc_lo, v13, v4, vcc_lo v_cmp_le_u32_e32 vcc_lo, s30, v3 v_sub_co_u32 v14, s0, v3, s30 v_cndmask_b32_e64 v3, 0, -1, vcc_lo v_subrev_co_ci_u32_e64 v11, vcc_lo, 0, v11, s0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_le_u32_e32 vcc_lo, s30, v14 v_cmp_le_u32_e64 s0, s31, v11 v_cndmask_b32_e64 v13, 0, -1, vcc_lo v_cmp_le_u32_e32 vcc_lo, s31, v4 v_cndmask_b32_e64 v14, 0, -1, vcc_lo v_cmp_eq_u32_e32 vcc_lo, s31, v4 v_cndmask_b32_e64 v4, 0, -1, s0 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cndmask_b32_e32 v3, v14, v3, vcc_lo v_cmp_eq_u32_e32 vcc_lo, s31, v11 v_cmp_ne_u32_e64 s0, 0, v3 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e32 v4, v4, v13, vcc_lo v_cmp_ne_u32_e32 vcc_lo, 0, v4 v_dual_cndmask_b32 v4, v19, v18 :: v_dual_cndmask_b32 v3, v12, v16 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v4, v10, v4, s0 v_cndmask_b32_e64 v3, v9, v3, s0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_xor_b32_e32 v4, v4, v15 v_xor_b32_e32 v3, v3, v15 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_sub_co_u32 v11, vcc_lo, v3, v15 v_sub_co_ci_u32_e32 v3, vcc_lo, v4, v15, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_mul_lo_u32 v13, s27, v11 v_mul_lo_u32 v15, v11, s25 v_mul_lo_u32 v12, s26, v3 v_mul_lo_u32 v14, v3, s24 v_mad_u64_u32 v[9:10], null, v11, s24, 0 v_mad_u64_u32 v[3:4], null, s26, v11, v[7:8] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add3_u32 v7, v10, v15, v14 v_sub_co_u32 v5, vcc_lo, v5, v9 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add3_u32 v4, v13, v4, v12 v_sub_co_ci_u32_e32 v6, vcc_lo, v6, v7, vcc_lo s_delay_alu instid0(VALU_DEP_2) v_dual_mov_b32 v8, v4 :: v_dual_mov_b32 v7, v3 s_cbranch_scc0 .LBB0_3 s_branch .LBB0_5 .LBB0_4: v_mov_b32_e32 v3, 0 v_mov_b32_e32 v4, 0 .LBB0_5: ; %.preheader s_cmp_lt_i32 s16, 1 s_cbranch_scc1 .LBB0_8 ; %bb.6: ; %.lr.ph81.preheader v_mov_b32_e32 v5, 0 v_mov_b32_e32 v6, 0 .LBB0_7: ; %.lr.ph81 ; =>This Inner Loop Header: Depth=1 s_load_b64 s[14:15], s[10:11], 0x0 v_ashrrev_i32_e32 v7, 31, v2 s_load_b64 s[20:21], s[18:19], 0x0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v1, v7 v_add_co_ci_u32_e32 v9, vcc_lo, v2, v7, vcc_lo v_xor_b32_e32 v14, v8, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_2) | instid1(SALU_CYCLE_1) v_xor_b32_e32 v13, v9, v7 s_waitcnt lgkmcnt(0) s_ashr_i32 s0, s15, 31 s_add_u32 s22, s14, s0 s_mov_b32 s1, s0 s_addc_u32 s23, s15, s0 v_xor_b32_e32 v15, s0, v7 s_xor_b64 s[22:23], s[22:23], s[0:1] s_delay_alu instid0(SALU_CYCLE_1) v_cvt_f32_u32_e32 v7, s22 v_cvt_f32_u32_e32 v8, s23 s_sub_u32 s0, 0, s22 s_subb_u32 s1, 0, s23 s_add_i32 s16, s16, -1 s_add_u32 s10, s10, 8 v_fmac_f32_e32 v7, 0x4f800000, v8 s_addc_u32 s11, s11, 0 s_add_u32 s18, s18, 8 s_addc_u32 s19, s19, 0 s_cmp_eq_u32 s16, 0 v_rcp_f32_e32 v7, v7 s_waitcnt_depctr 0xfff v_mul_f32_e32 v7, 0x5f7ffffc, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_f32_e32 v8, 0x2f800000, v7 v_trunc_f32_e32 v8, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_fmac_f32_e32 v7, 0xcf800000, v8 v_cvt_u32_f32_e32 v8, v8 v_cvt_u32_f32_e32 v7, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v9, s0, v8 v_mul_hi_u32 v10, s0, v7 v_mul_lo_u32 v12, s1, v7 v_mul_lo_u32 v11, s0, v7 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v9, v10, v9 v_mul_hi_u32 v10, v7, v11 v_mul_hi_u32 v16, v8, v11 v_mul_lo_u32 v11, v8, v11 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v9, v9, v12 v_mul_lo_u32 v12, v7, v9 v_mul_hi_u32 v17, v7, v9 v_mul_hi_u32 v18, v8, v9 v_mul_lo_u32 v9, v8, v9 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v10, vcc_lo, v10, v12 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v17, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v10, vcc_lo, v10, v11 v_add_co_ci_u32_e32 v10, vcc_lo, v12, v16, vcc_lo v_add_co_ci_u32_e32 v11, vcc_lo, 0, v18, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v9, vcc_lo, v10, v9 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v11, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v7, vcc_lo, v7, v9 v_add_co_ci_u32_e32 v8, vcc_lo, v8, v10, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_mul_hi_u32 v10, s0, v7 v_mul_lo_u32 v11, s1, v7 v_mul_lo_u32 v12, s0, v8 v_mul_lo_u32 v9, s0, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v10, v10, v12 v_mul_hi_u32 v16, v8, v9 v_mul_lo_u32 v17, v8, v9 v_mul_hi_u32 v9, v7, v9 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v10, v10, v11 v_mul_lo_u32 v11, v7, v10 v_mul_hi_u32 v12, v7, v10 v_mul_hi_u32 v18, v8, v10 v_mul_lo_u32 v10, v8, v10 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v9, vcc_lo, v9, v11 v_add_co_ci_u32_e32 v11, vcc_lo, 0, v12, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v9, vcc_lo, v9, v17 v_add_co_ci_u32_e32 v9, vcc_lo, v11, v16, vcc_lo v_add_co_ci_u32_e32 v11, vcc_lo, 0, v18, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v9, vcc_lo, v9, v10 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v11, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v9, vcc_lo, v7, v9 v_add_co_ci_u32_e32 v16, vcc_lo, v8, v10, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_mul_hi_u32 v17, v14, v9 v_mad_u64_u32 v[7:8], null, v13, v9, 0 v_mad_u64_u32 v[9:10], null, v14, v16, 0 v_mad_u64_u32 v[11:12], null, v13, v16, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v9, vcc_lo, v17, v9 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v10, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v7, vcc_lo, v9, v7 v_add_co_ci_u32_e32 v7, vcc_lo, v10, v8, vcc_lo v_add_co_ci_u32_e32 v8, vcc_lo, 0, v12, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v9, vcc_lo, v7, v11 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v8, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_mul_lo_u32 v11, s23, v9 v_mad_u64_u32 v[7:8], null, s22, v9, 0 v_mul_lo_u32 v17, s22, v10 v_add_co_u32 v12, vcc_lo, v9, 1 v_add_co_ci_u32_e32 v19, vcc_lo, 0, v10, vcc_lo v_add_co_u32 v16, s0, v9, 2 v_sub_co_u32 v7, vcc_lo, v14, v7 v_add3_u32 v8, v8, v17, v11 v_add_co_ci_u32_e64 v18, s0, 0, v10, s0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_sub_nc_u32_e32 v11, v13, v8 v_subrev_co_ci_u32_e64 v11, s0, s23, v11, vcc_lo v_sub_co_ci_u32_e32 v8, vcc_lo, v13, v8, vcc_lo v_cmp_le_u32_e32 vcc_lo, s22, v7 v_sub_co_u32 v14, s0, v7, s22 v_cndmask_b32_e64 v7, 0, -1, vcc_lo v_subrev_co_ci_u32_e64 v11, vcc_lo, 0, v11, s0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_le_u32_e32 vcc_lo, s22, v14 v_cmp_le_u32_e64 s0, s23, v11 v_cndmask_b32_e64 v13, 0, -1, vcc_lo v_cmp_le_u32_e32 vcc_lo, s23, v8 v_cndmask_b32_e64 v14, 0, -1, vcc_lo v_cmp_eq_u32_e32 vcc_lo, s23, v8 v_cndmask_b32_e64 v8, 0, -1, s0 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cndmask_b32_e32 v7, v14, v7, vcc_lo v_cmp_eq_u32_e32 vcc_lo, s23, v11 v_cmp_ne_u32_e64 s0, 0, v7 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e32 v8, v8, v13, vcc_lo v_cmp_ne_u32_e32 vcc_lo, 0, v8 v_dual_cndmask_b32 v8, v19, v18 :: v_dual_cndmask_b32 v7, v12, v16 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v8, v10, v8, s0 v_cndmask_b32_e64 v7, v9, v7, s0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_xor_b32_e32 v8, v8, v15 v_xor_b32_e32 v7, v7, v15 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_sub_co_u32 v11, vcc_lo, v7, v15 v_sub_co_ci_u32_e32 v7, vcc_lo, v8, v15, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_mul_lo_u32 v13, s21, v11 v_mul_lo_u32 v15, v11, s15 v_mul_lo_u32 v12, s20, v7 v_mul_lo_u32 v14, v7, s14 v_mad_u64_u32 v[9:10], null, v11, s14, 0 v_mad_u64_u32 v[7:8], null, s20, v11, v[5:6] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add3_u32 v5, v10, v15, v14 v_sub_co_u32 v1, vcc_lo, v1, v9 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_add3_u32 v8, v13, v8, v12 v_sub_co_ci_u32_e32 v2, vcc_lo, v2, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) v_dual_mov_b32 v5, v7 :: v_dual_mov_b32 v6, v8 s_cbranch_scc0 .LBB0_7 s_branch .LBB0_9 .LBB0_8: v_mov_b32_e32 v7, 0 v_mov_b32_e32 v8, 0 .LBB0_9: ; %._crit_edge v_and_b32_e32 v5, 0x3ff, v0 s_waitcnt lgkmcnt(0) s_mul_i32 s0, s4, s7 s_mul_hi_u32 s1, s4, s6 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(VALU_DEP_1) s_add_i32 s0, s1, s0 v_mul_lo_u32 v0, v5, s4 s_mul_i32 s1, s5, s6 s_mul_i32 s6, s4, s6 s_add_i32 s7, s0, s1 v_ashrrev_i32_e32 v1, 31, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_i64_e32 vcc_lo, s[6:7], v[0:1] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_12 ; %bb.10: ; %.lr.ph86 v_lshlrev_b64 v[6:7], 2, v[7:8] s_and_b32 s0, s28, 0xffff v_lshlrev_b64 v[8:9], 2, v[3:4] v_add_nc_u32_e32 v3, s0, v5 v_mul_lo_u32 v2, v5, s2 s_mul_i32 s1, s0, s2 v_add_co_u32 v6, vcc_lo, s8, v6 v_add_co_ci_u32_e32 v7, vcc_lo, s9, v7, vcc_lo v_mul_lo_u32 v4, v3, s4 v_add_co_u32 v8, vcc_lo, s12, v8 v_add_co_ci_u32_e32 v9, vcc_lo, s13, v9, vcc_lo s_mul_i32 s2, s4, s0 s_mov_b32 s3, 0 .LBB0_11: ; =>This Inner Loop Header: Depth=1 v_ashrrev_i32_e32 v3, 31, v2 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_2) v_ashrrev_i32_e32 v5, 31, v4 v_lshlrev_b64 v[10:11], 2, v[2:3] v_add_nc_u32_e32 v2, s1, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v10, vcc_lo, v6, v10 v_add_co_ci_u32_e32 v11, vcc_lo, v7, v11, vcc_lo v_cmp_le_i64_e32 vcc_lo, s[6:7], v[4:5] global_load_b32 v3, v[10:11], off v_lshlrev_b64 v[10:11], 2, v[0:1] v_dual_mov_b32 v0, v4 :: v_dual_mov_b32 v1, v5 v_add_nc_u32_e32 v4, s2, v4 s_or_b32 s3, vcc_lo, s3 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v10, s0, v8, v10 v_add_co_ci_u32_e64 v11, s0, v9, v11, s0 s_waitcnt vmcnt(0) global_store_b32 v[10:11], v3, off s_and_not1_b32 exec_lo, exec_lo, s3 s_cbranch_execnz .LBB0_11 .LBB0_12: ; %.loopexit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 336 .amdhsa_user_sgpr_count 13 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 1 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 20 .amdhsa_next_free_sgpr 32 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill, .Lfunc_end0-_Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2580 ; NumSgprs: 34 ; NumVgprs: 20 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 4 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 34 ; NumVGPRsForWavesPerEU: 20 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 13 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .address_space: global .offset: 32 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 40 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 48 .size: 8 .value_kind: global_buffer - .offset: 56 .size: 4 .value_kind: by_value - .offset: 64 .size: 8 .value_kind: by_value - .offset: 72 .size: 8 .value_kind: by_value - .offset: 80 .size: 4 .value_kind: hidden_block_count_x - .offset: 84 .size: 4 .value_kind: hidden_block_count_y - .offset: 88 .size: 4 .value_kind: hidden_block_count_z - .offset: 92 .size: 2 .value_kind: hidden_group_size_x - .offset: 94 .size: 2 .value_kind: hidden_group_size_y - .offset: 96 .size: 2 .value_kind: hidden_group_size_z - .offset: 98 .size: 2 .value_kind: hidden_remainder_x - .offset: 100 .size: 2 .value_kind: hidden_remainder_y - .offset: 102 .size: 2 .value_kind: hidden_remainder_z - .offset: 120 .size: 8 .value_kind: hidden_global_offset_x - .offset: 128 .size: 8 .value_kind: hidden_global_offset_y - .offset: 136 .size: 8 .value_kind: hidden_global_offset_z - .offset: 144 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 336 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill .private_segment_fixed_size: 0 .sgpr_count: 34 .sgpr_spill_count: 0 .symbol: _Z24THCudaTensor_kernel_copyPfPlS0_iS_S0_S0_ill.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 20 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
88c93d905bf7a7610d15e70215d0ef23daeb936d
#include <stdlib.h> #include <stdio.h> #include <stdint.h> // Note N must be an even multiple of BLOCK_DIM #define N (BLOCK_DIM*1024) #define BLOCK_DIM 16 #define RAND_SEED 97 #define NB_OF_THREADS 4 #define PRINT_MATRIX_OUT 0 #if PRINT_MATRIX_OUT #define PRINT_MATRIX(...) print_matrix(__VA_ARGS__) #else #define PRINT_MATRIX(...) do { } while(0) #endif // CUDA Functions __global__ void matrixMul(uint32_t n, float *dev_A, float *dev_B, float *dev_C); // HOST functions void matrixMulCPU(uint32_t n, float *A, float *B, float *C); void print_matrix(uint64_t m, uint64_t n, float *data, bool matlab); void fill_crap(uint64_t m, uint64_t n, float *data); int main() { float *dev_A, *dev_B, *dev_C; float (*A)[N] = (float (*)[N]) malloc(sizeof(float[N][N])); // NxN float (*B)[N] = (float (*)[N]) malloc(sizeof(float[N][N])); // NxN float (*C)[N] = (float (*)[N]) malloc(sizeof(float[N][N])); // NxN //seed srand srand(RAND_SEED); fill_crap(N, N, (float*)A); fill_crap(N, N, (float*)B); printf("A: \n"); PRINT_MATRIX(N, N, (float*)A, false); printf("\n\nB: \n"); PRINT_MATRIX(N, N, (float*)B, false); // copy A cudaMalloc(&dev_A, sizeof(float[N][N])); cudaMemcpy(dev_A, A, sizeof(float[N][N]), cudaMemcpyHostToDevice); // Copy B cudaMalloc(&dev_B, sizeof(float[N][N])); cudaMemcpy(dev_B, (float*)B, sizeof(float[N][N]), cudaMemcpyHostToDevice); // Allocate space for C cudaMalloc(&dev_C, sizeof(float[N][N])); dim3 Block(BLOCK_DIM, BLOCK_DIM); dim3 Grid(N/Block.x, N/Block.y); matrixMul<<< Grid, Block>>>(N, dev_A, dev_B, dev_C); //matrixMulCPU(N, (float*)A, (float*)B, (float*)C); cudaMemcpy(C, dev_C, sizeof(float[N][N]), cudaMemcpyDeviceToHost); printf("\nResult:\n"); PRINT_MATRIX(N, N, (float*)C, false); // Clean up memory cudaFree(dev_A); cudaFree(dev_B); cudaFree(dev_C); free(A); free(B); free(C); return 0; } __global__ void matrixMul(uint32_t n, float *dev_A, float *dev_B, float *dev_C) { float partial = 0.0; uint32_t i = blockIdx.y * blockDim.y + threadIdx.y; // Row i of C uint32_t j = blockIdx.x * blockDim.x + threadIdx.x; // Column j of C for (uint32_t k = 0; k < n; k++) partial += dev_A[n*i + k]*dev_B[n*k + j]; dev_C[n*i + j] = partial; } // compare to cpu implimentation void matrixMulCPU(uint32_t n, float *A, float *B, float *C) { #pragma omp parallel for schedule(static) num_threads(NB_OF_CPU_THREADS) for (uint32_t i=0; i < n; i++) { for (uint32_t j=0; j < n; j++) { C[n*i + j]=0.; for (uint32_t k=0; k<n; k++) { C[n*i + j] += B[n*i + k]*C[n*k + j]; } } } } void print_matrix(uint64_t m, uint64_t n, float *data, bool matlab) { if (matlab) printf("[ "); for (uint64_t i=0; i< m; i++) { for (uint64_t j=0; j < n-1; j++) { printf("%.4f, ", data[n*i+j]); } printf(matlab ? "%.4f; " : "%.4f\n", data[n*i + n-1]); } if (matlab) printf("]\n"); } void fill_crap(uint64_t m, uint64_t n, float *data) { for (uint64_t i=0; i<m; i++) { for (uint64_t j=0; j < n; j++) { data[n*i+j] = ((float)rand())/((float)RAND_MAX); } } }
.file "tmpxft_002e66e6_00000000-6_p1.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2033: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2033: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z12matrixMulCPUjPfS_S_ .type _Z12matrixMulCPUjPfS_S_, @function _Z12matrixMulCPUjPfS_S_: .LFB2028: .cfi_startproc endbr64 movl %edi, %eax xorl %r8d, %r8d movq %rdx, %r9 movq %rcx, %rdi xorl %esi, %esi cmpl %eax, %r8d jne .L11 ret .L11: pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 .L7: xorl %edx, %edx .L5: leal (%rdx,%rsi), %ecx movl %edx, %r10d leaq (%rdi,%rcx,4), %r11 xorl %ecx, %ecx movl $0x00000000, (%r11) .L4: movl %r10d, %ebx leal (%rcx,%rsi), %ebp addl %eax, %r10d movss (%r9,%rbp,4), %xmm0 mulss (%rdi,%rbx,4), %xmm0 movl %ecx, %ebx incl %ecx addss (%r11), %xmm0 movss %xmm0, (%r11) cmpl %ecx, %eax jne .L4 leal 1(%rdx), %ecx cmpl %ebx, %edx je .L13 movl %ecx, %edx jmp .L5 .L13: incl %r8d addl %eax, %esi cmpl %eax, %r8d jne .L7 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2028: .size _Z12matrixMulCPUjPfS_S_, .-_Z12matrixMulCPUjPfS_S_ .section .rodata.str1.1,"aMS",@progbits,1 .LC1: .string "[ " .LC2: .string "%.4f; " .LC3: .string "%.4f\n" .LC4: .string "%.4f, " .LC5: .string "]\n" .text .globl _Z12print_matrixmmPfb .type _Z12print_matrixmmPfb, @function _Z12print_matrixmmPfb: .LFB2029: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %rdx, %r12 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movl %ecx, %ebx subq $40, %rsp .cfi_def_cfa_offset 96 movq %rdi, 8(%rsp) testb %cl, %cl je .L15 leaq .LC1(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L15: testb %bl, %bl leaq .LC2(%rip), %rdx leaq .LC3(%rip), %rax cmovne %rdx, %rax leaq (%r12,%rbp,4), %r15 xorl %r14d, %r14d xorl %r13d, %r13d movq %rax, (%rsp) .L16: movq 8(%rsp), %rax cmpq %rax, %r13 je .L18 leaq (%r12,%r14,4), %r8 xorl %edx, %edx .L19: leaq -1(%rbp), %rax cmpq %rax, %rdx jnb .L22 leaq .LC4(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd (%r8,%rdx,4), %xmm0 movq %r8, 24(%rsp) movq %rdx, 16(%rsp) call __printf_chk@PLT movq 16(%rsp), %rdx movq 24(%rsp), %r8 incq %rdx jmp .L19 .L22: movq (%rsp), %rsi movl $2, %edi movb $1, %al incq %r13 cvtss2sd -4(%r15,%r14,4), %xmm0 addq %rbp, %r14 call __printf_chk@PLT jmp .L16 .L18: testb %bl, %bl je .L14 addq $40, %rsp .cfi_remember_state .cfi_def_cfa_offset 56 leaq .LC5(%rip), %rsi movl $2, %edi xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 jmp __printf_chk@PLT .L14: .cfi_restore_state addq $40, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2029: .size _Z12print_matrixmmPfb, .-_Z12print_matrixmmPfb .globl _Z9fill_crapmmPf .type _Z9fill_crapmmPf, @function _Z9fill_crapmmPf: .LFB2030: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 movq %rdi, %r15 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 xorl %r14d, %r14d pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 xorl %r13d, %r13d pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %rdx, %r12 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $24, %rsp .cfi_def_cfa_offset 80 .L24: cmpq %r15, %r14 je .L23 leaq (%r12,%r13,4), %rdx xorl %ebx, %ebx .L27: cmpq %rbp, %rbx je .L29 movq %rdx, 8(%rsp) call rand@PLT movq 8(%rsp), %rdx cvtsi2ssl %eax, %xmm0 mulss .LC6(%rip), %xmm0 movss %xmm0, (%rdx,%rbx,4) incq %rbx jmp .L27 .L29: incq %r14 addq %rbp, %r13 jmp .L24 .L23: addq $24, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2030: .size _Z9fill_crapmmPf, .-_Z9fill_crapmmPf .globl _Z33__device_stub__Z9matrixMuljPfS_S_jPfS_S_ .type _Z33__device_stub__Z9matrixMuljPfS_S_jPfS_S_, @function _Z33__device_stub__Z9matrixMuljPfS_S_jPfS_S_: .LFB2055: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movl %edi, 28(%rsp) leaq 56(%rsp), %rdi movq %rsi, 16(%rsp) leaq 68(%rsp), %rsi movq %rdx, 8(%rsp) leaq 40(%rsp), %rdx movq %rcx, (%rsp) leaq 48(%rsp), %rcx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 28(%rsp), %rax movl $1, 64(%rsp) movq %rax, 104(%rsp) leaq 16(%rsp), %rax movq %rax, 112(%rsp) leaq 8(%rsp), %rax movq %rax, 120(%rsp) movq %rsp, %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L30 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _Z9matrixMuljPfS_S_(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L30: movq 136(%rsp), %rax subq %fs:40, %rax je .L32 call __stack_chk_fail@PLT .L32: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2055: .size _Z33__device_stub__Z9matrixMuljPfS_S_jPfS_S_, .-_Z33__device_stub__Z9matrixMuljPfS_S_jPfS_S_ .globl _Z9matrixMuljPfS_S_ .type _Z9matrixMuljPfS_S_, @function _Z9matrixMuljPfS_S_: .LFB2056: .cfi_startproc endbr64 jmp _Z33__device_stub__Z9matrixMuljPfS_S_jPfS_S_ .cfi_endproc .LFE2056: .size _Z9matrixMuljPfS_S_, .-_Z9matrixMuljPfS_S_ .section .rodata.str1.1 .LC7: .string "A: \n" .LC8: .string "\n\nB: \n" .LC9: .string "\nResult:\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 movl $1073741824, %edi pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $64, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 56(%rsp) xorl %eax, %eax call malloc@PLT movl $1073741824, %edi movq %rax, %rbp call malloc@PLT movl $1073741824, %edi movq %rax, %rbx call malloc@PLT movl $97, %edi movq %rax, %r12 call srand@PLT movq %rbp, %rdx movl $16384, %esi movl $16384, %edi call _Z9fill_crapmmPf movq %rbx, %rdx movl $16384, %esi movl $16384, %edi call _Z9fill_crapmmPf leaq .LC7(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT leaq .LC8(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT leaq 8(%rsp), %rdi movl $1073741824, %esi call cudaMalloc@PLT movq 8(%rsp), %rdi movl $1, %ecx movq %rbp, %rsi movl $1073741824, %edx call cudaMemcpy@PLT leaq 16(%rsp), %rdi movl $1073741824, %esi call cudaMalloc@PLT movq 16(%rsp), %rdi movl $1, %ecx movq %rbx, %rsi movl $1073741824, %edx call cudaMemcpy@PLT leaq 24(%rsp), %rdi movl $1073741824, %esi call cudaMalloc@PLT xorl %r9d, %r9d xorl %r8d, %r8d movl $1, %ecx movabsq $68719476752, %rdx movl $1, %esi movabsq $4398046512128, %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L36 movq 24(%rsp), %rcx movq 16(%rsp), %rdx movl $16384, %edi movq 8(%rsp), %rsi call _Z33__device_stub__Z9matrixMuljPfS_S_jPfS_S_ .L36: movq 24(%rsp), %rsi movl $2, %ecx movl $1073741824, %edx movq %r12, %rdi call cudaMemcpy@PLT leaq .LC9(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movq 8(%rsp), %rdi call cudaFree@PLT movq 16(%rsp), %rdi call cudaFree@PLT movq 24(%rsp), %rdi call cudaFree@PLT movq %rbp, %rdi call free@PLT movq %rbx, %rdi call free@PLT movq %r12, %rdi call free@PLT movq 56(%rsp), %rax subq %fs:40, %rax je .L37 call __stack_chk_fail@PLT .L37: addq $64, %rsp .cfi_def_cfa_offset 32 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC10: .string "_Z9matrixMuljPfS_S_" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2058: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC10(%rip), %rdx movq %rax, %rdi leaq _Z9matrixMuljPfS_S_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2058: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC6: .long 805306368 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z9matrixMuljPfS_S_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R0, SR_CTAID.Y ; /* 0x0000000000007919 */ /* 0x000e220000002600 */ /*0020*/ ISETP.NE.AND P0, PT, RZ, c[0x0][0x160], PT ; /* 0x00005800ff007a0c */ /* 0x000fe20003f05270 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0040*/ MOV R6, RZ ; /* 0x000000ff00067202 */ /* 0x000fe20000000f00 */ /*0050*/ S2R R3, SR_TID.Y ; /* 0x0000000000037919 */ /* 0x000e280000002200 */ /*0060*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */ /* 0x000e680000002500 */ /*0070*/ S2R R27, SR_TID.X ; /* 0x00000000001b7919 */ /* 0x000e620000002100 */ /*0080*/ IMAD R0, R0, c[0x0][0x4], R3 ; /* 0x0000010000007a24 */ /* 0x001fc400078e0203 */ /*0090*/ IMAD R5, R2, c[0x0][0x0], R27 ; /* 0x0000000002057a24 */ /* 0x002fe200078e021b */ /*00a0*/ @!P0 BRA 0x4b0 ; /* 0x0000040000008947 */ /* 0x000fea0003800000 */ /*00b0*/ IMAD.MOV.U32 R16, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff107624 */ /* 0x000fe200078e00ff */ /*00c0*/ MOV R6, RZ ; /* 0x000000ff00067202 */ /* 0x000fe40000000f00 */ /*00d0*/ MOV R20, RZ ; /* 0x000000ff00147202 */ /* 0x000fe40000000f00 */ /*00e0*/ IADD3 R3, R16.reuse, -0x1, RZ ; /* 0xffffffff10037810 */ /* 0x040fe40007ffe0ff */ /*00f0*/ LOP3.LUT R4, R16, 0x3, RZ, 0xc0, !PT ; /* 0x0000000310047812 */ /* 0x000fe400078ec0ff */ /*0100*/ ISETP.GE.U32.AND P1, PT, R3, 0x3, PT ; /* 0x000000030300780c */ /* 0x000fc40003f26070 */ /*0110*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fd60003f05270 */ /*0120*/ @!P1 BRA 0x3d0 ; /* 0x000002a000009947 */ /* 0x000fea0003800000 */ /*0130*/ IADD3 R27, R27, c[0x0][0x160], RZ ; /* 0x000058001b1b7a10 */ /* 0x000fe20007ffe0ff */ /*0140*/ IMAD R17, R0, R16, 0x3 ; /* 0x0000000300117424 */ /* 0x000fe200078e0210 */ /*0150*/ IADD3 R25, R4, -c[0x0][0x160], RZ ; /* 0x8000580004197a10 */ /* 0x000fe20007ffe0ff */ /*0160*/ IMAD R7, R16, 0x2, R5 ; /* 0x0000000210077824 */ /* 0x000fe200078e0205 */ /*0170*/ MOV R6, RZ ; /* 0x000000ff00067202 */ /* 0x000fe20000000f00 */ /*0180*/ IMAD R27, R2, c[0x0][0x0], R27 ; /* 0x00000000021b7a24 */ /* 0x000fe200078e021b */ /*0190*/ MOV R20, RZ ; /* 0x000000ff00147202 */ /* 0x000fe20000000f00 */ /*01a0*/ IMAD R21, R16, 0x3, R5.reuse ; /* 0x0000000310157824 */ /* 0x100fe400078e0205 */ /*01b0*/ IMAD.MOV.U32 R23, RZ, RZ, R5 ; /* 0x000000ffff177224 */ /* 0x000fe400078e0005 */ /*01c0*/ IADD3 R30, R17, -0x3, RZ ; /* 0xfffffffd111e7810 */ /* 0x000fe40007ffe0ff */ /*01d0*/ MOV R14, 0x4 ; /* 0x00000004000e7802 */ /* 0x000fc40000000f00 */ /*01e0*/ IADD3 R18, R17.reuse, -0x2, RZ ; /* 0xfffffffe11127810 */ /* 0x040fe40007ffe0ff */ /*01f0*/ IADD3 R8, R17, -0x1, RZ ; /* 0xffffffff11087810 */ /* 0x000fe20007ffe0ff */ /*0200*/ IMAD.WIDE.U32 R30, R30, R14, c[0x0][0x168] ; /* 0x00005a001e1e7625 */ /* 0x000fc800078e000e */ /*0210*/ IMAD.WIDE.U32 R28, R23, R14.reuse, c[0x0][0x170] ; /* 0x00005c00171c7625 */ /* 0x080fe400078e000e */ /*0220*/ LDG.E R30, [R30.64] ; /* 0x000000041e1e7981 */ /* 0x000ea4000c1e1900 */ /*0230*/ IMAD.WIDE.U32 R18, R18, R14.reuse, c[0x0][0x168] ; /* 0x00005a0012127625 */ /* 0x080fe400078e000e */ /*0240*/ LDG.E R29, [R28.64] ; /* 0x000000041c1d7981 */ /* 0x000ea4000c1e1900 */ /*0250*/ IMAD.WIDE.U32 R10, R27, R14.reuse, c[0x0][0x170] ; /* 0x00005c001b0a7625 */ /* 0x080fe400078e000e */ /*0260*/ LDG.E R18, [R18.64] ; /* 0x0000000412127981 */ /* 0x000ee4000c1e1900 */ /*0270*/ IMAD.WIDE.U32 R8, R8, R14, c[0x0][0x168] ; /* 0x00005a0008087625 */ /* 0x000fc400078e000e */ /*0280*/ LDG.E R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000ee4000c1e1900 */ /*0290*/ IMAD.WIDE.U32 R2, R7, R14.reuse, c[0x0][0x170] ; /* 0x00005c0007027625 */ /* 0x080fe400078e000e */ /*02a0*/ LDG.E R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f24000c1e1900 */ /*02b0*/ IMAD.WIDE.U32 R12, R17, R14.reuse, c[0x0][0x168] ; /* 0x00005a00110c7625 */ /* 0x080fe400078e000e */ /*02c0*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000f24000c1e1900 */ /*02d0*/ IMAD.WIDE.U32 R14, R21, R14, c[0x0][0x170] ; /* 0x00005c00150e7625 */ /* 0x000fc400078e000e */ /*02e0*/ LDG.E R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000f68000c1e1900 */ /*02f0*/ LDG.E R15, [R14.64] ; /* 0x000000040e0f7981 */ /* 0x000f62000c1e1900 */ /*0300*/ IADD3 R20, R20, 0x4, RZ ; /* 0x0000000414147810 */ /* 0x000fe20007ffe0ff */ /*0310*/ IMAD R27, R16.reuse, 0x4, R27 ; /* 0x00000004101b7824 */ /* 0x040fe200078e021b */ /*0320*/ LEA R7, R16.reuse, R7, 0x2 ; /* 0x0000000710077211 */ /* 0x040fe200078e10ff */ /*0330*/ IMAD R21, R16.reuse, 0x4, R21 ; /* 0x0000000410157824 */ /* 0x040fe200078e0215 */ /*0340*/ LEA R23, R16, R23, 0x2 ; /* 0x0000001710177211 */ /* 0x000fe400078e10ff */ /*0350*/ IADD3 R17, R17, 0x4, RZ ; /* 0x0000000411117810 */ /* 0x000fe20007ffe0ff */ /*0360*/ FFMA R29, R29, R30, R6 ; /* 0x0000001e1d1d7223 */ /* 0x004fe20000000006 */ /*0370*/ IADD3 R6, R25, R20, RZ ; /* 0x0000001419067210 */ /* 0x000fc80007ffe0ff */ /*0380*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f25270 */ /*0390*/ FFMA R18, R10, R18, R29 ; /* 0x000000120a127223 */ /* 0x008fc8000000001d */ /*03a0*/ FFMA R18, R3, R8, R18 ; /* 0x0000000803127223 */ /* 0x010fc80000000012 */ /*03b0*/ FFMA R6, R15, R12, R18 ; /* 0x0000000c0f067223 */ /* 0x020fc80000000012 */ /*03c0*/ @P1 BRA 0x1c0 ; /* 0xfffffdf000001947 */ /* 0x000fea000383ffff */ /*03d0*/ @!P0 BRA 0x4b0 ; /* 0x000000d000008947 */ /* 0x000fea0003800000 */ /*03e0*/ IMAD R7, R20, c[0x0][0x160], R5 ; /* 0x0000580014077a24 */ /* 0x000fe400078e0205 */ /*03f0*/ IMAD R20, R0, c[0x0][0x160], R20 ; /* 0x0000580000147a24 */ /* 0x000fe400078e0214 */ /*0400*/ MOV R8, 0x4 ; /* 0x0000000400087802 */ /* 0x000fca0000000f00 */ /*0410*/ IMAD.WIDE.U32 R2, R20, R8, c[0x0][0x168] ; /* 0x00005a0014027625 */ /* 0x000fc800078e0008 */ /*0420*/ IMAD.WIDE.U32 R8, R7, R8, c[0x0][0x170] ; /* 0x00005c0007087625 */ /* 0x000fe400078e0008 */ /*0430*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea8000c1e1900 */ /*0440*/ LDG.E R9, [R8.64] ; /* 0x0000000408097981 */ /* 0x000ea2000c1e1900 */ /*0450*/ IADD3 R4, R4, -0x1, RZ ; /* 0xffffffff04047810 */ /* 0x000fe40007ffe0ff */ /*0460*/ IADD3 R20, R20, 0x1, RZ ; /* 0x0000000114147810 */ /* 0x000fe40007ffe0ff */ /*0470*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fc40003f05270 */ /*0480*/ IADD3 R7, R7, c[0x0][0x160], RZ ; /* 0x0000580007077a10 */ /* 0x000fe20007ffe0ff */ /*0490*/ FFMA R6, R9, R2, R6 ; /* 0x0000000209067223 */ /* 0x004fd40000000006 */ /*04a0*/ @P0 BRA 0x400 ; /* 0xffffff5000000947 */ /* 0x000fea000383ffff */ /*04b0*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fe20000000f00 */ /*04c0*/ IMAD R2, R0, c[0x0][0x160], R5 ; /* 0x0000580000027a24 */ /* 0x000fc800078e0205 */ /*04d0*/ IMAD.WIDE.U32 R2, R2, R3, c[0x0][0x178] ; /* 0x00005e0002027625 */ /* 0x000fca00078e0003 */ /*04e0*/ STG.E [R2.64], R6 ; /* 0x0000000602007986 */ /* 0x000fe2000c101904 */ /*04f0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0500*/ BRA 0x500; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0510*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0520*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0530*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0540*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0550*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0560*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0570*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0580*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0590*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdlib.h> #include <stdio.h> #include <stdint.h> // Note N must be an even multiple of BLOCK_DIM #define N (BLOCK_DIM*1024) #define BLOCK_DIM 16 #define RAND_SEED 97 #define NB_OF_THREADS 4 #define PRINT_MATRIX_OUT 0 #if PRINT_MATRIX_OUT #define PRINT_MATRIX(...) print_matrix(__VA_ARGS__) #else #define PRINT_MATRIX(...) do { } while(0) #endif // CUDA Functions __global__ void matrixMul(uint32_t n, float *dev_A, float *dev_B, float *dev_C); // HOST functions void matrixMulCPU(uint32_t n, float *A, float *B, float *C); void print_matrix(uint64_t m, uint64_t n, float *data, bool matlab); void fill_crap(uint64_t m, uint64_t n, float *data); int main() { float *dev_A, *dev_B, *dev_C; float (*A)[N] = (float (*)[N]) malloc(sizeof(float[N][N])); // NxN float (*B)[N] = (float (*)[N]) malloc(sizeof(float[N][N])); // NxN float (*C)[N] = (float (*)[N]) malloc(sizeof(float[N][N])); // NxN //seed srand srand(RAND_SEED); fill_crap(N, N, (float*)A); fill_crap(N, N, (float*)B); printf("A: \n"); PRINT_MATRIX(N, N, (float*)A, false); printf("\n\nB: \n"); PRINT_MATRIX(N, N, (float*)B, false); // copy A hipMalloc(&dev_A, sizeof(float[N][N])); hipMemcpy(dev_A, A, sizeof(float[N][N]), hipMemcpyHostToDevice); // Copy B hipMalloc(&dev_B, sizeof(float[N][N])); hipMemcpy(dev_B, (float*)B, sizeof(float[N][N]), hipMemcpyHostToDevice); // Allocate space for C hipMalloc(&dev_C, sizeof(float[N][N])); dim3 Block(BLOCK_DIM, BLOCK_DIM); dim3 Grid(N/Block.x, N/Block.y); matrixMul<<< Grid, Block>>>(N, dev_A, dev_B, dev_C); //matrixMulCPU(N, (float*)A, (float*)B, (float*)C); hipMemcpy(C, dev_C, sizeof(float[N][N]), hipMemcpyDeviceToHost); printf("\nResult:\n"); PRINT_MATRIX(N, N, (float*)C, false); // Clean up memory hipFree(dev_A); hipFree(dev_B); hipFree(dev_C); free(A); free(B); free(C); return 0; } __global__ void matrixMul(uint32_t n, float *dev_A, float *dev_B, float *dev_C) { float partial = 0.0; uint32_t i = blockIdx.y * blockDim.y + threadIdx.y; // Row i of C uint32_t j = blockIdx.x * blockDim.x + threadIdx.x; // Column j of C for (uint32_t k = 0; k < n; k++) partial += dev_A[n*i + k]*dev_B[n*k + j]; dev_C[n*i + j] = partial; } // compare to cpu implimentation void matrixMulCPU(uint32_t n, float *A, float *B, float *C) { #pragma omp parallel for schedule(static) num_threads(NB_OF_CPU_THREADS) for (uint32_t i=0; i < n; i++) { for (uint32_t j=0; j < n; j++) { C[n*i + j]=0.; for (uint32_t k=0; k<n; k++) { C[n*i + j] += B[n*i + k]*C[n*k + j]; } } } } void print_matrix(uint64_t m, uint64_t n, float *data, bool matlab) { if (matlab) printf("[ "); for (uint64_t i=0; i< m; i++) { for (uint64_t j=0; j < n-1; j++) { printf("%.4f, ", data[n*i+j]); } printf(matlab ? "%.4f; " : "%.4f\n", data[n*i + n-1]); } if (matlab) printf("]\n"); } void fill_crap(uint64_t m, uint64_t n, float *data) { for (uint64_t i=0; i<m; i++) { for (uint64_t j=0; j < n; j++) { data[n*i+j] = ((float)rand())/((float)RAND_MAX); } } }
.text .file "p1.hip" .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function main .LCPI0_0: .long 0x30000000 # float 4.65661287E-10 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $24, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl $1073741824, %edi # imm = 0x40000000 callq malloc movq %rax, %rbx movl $1073741824, %edi # imm = 0x40000000 callq malloc movq %rax, %r14 movl $1073741824, %edi # imm = 0x40000000 callq malloc movq %rax, %r15 movl $97, %edi callq srand xorl %r12d, %r12d movq %rbx, %r13 .LBB0_1: # %.preheader.i # =>This Loop Header: Depth=1 # Child Loop BB0_2 Depth 2 xorl %ebp, %ebp .LBB0_2: # Parent Loop BB0_1 Depth=1 # => This Inner Loop Header: Depth=2 callq rand movss .LCPI0_0(%rip), %xmm1 # xmm1 = mem[0],zero,zero,zero xorps %xmm0, %xmm0 cvtsi2ss %eax, %xmm0 mulss %xmm1, %xmm0 movss %xmm0, (%r13,%rbp,4) incq %rbp cmpq $16384, %rbp # imm = 0x4000 jne .LBB0_2 # %bb.3: # %._crit_edge.i # in Loop: Header=BB0_1 Depth=1 incq %r12 addq $65536, %r13 # imm = 0x10000 cmpq $16384, %r12 # imm = 0x4000 jne .LBB0_1 # %bb.4: # %.preheader.i16.preheader xorl %r12d, %r12d movq %r14, %r13 .LBB0_5: # %.preheader.i16 # =>This Loop Header: Depth=1 # Child Loop BB0_6 Depth 2 xorl %ebp, %ebp .LBB0_6: # Parent Loop BB0_5 Depth=1 # => This Inner Loop Header: Depth=2 callq rand xorps %xmm0, %xmm0 cvtsi2ss %eax, %xmm0 mulss .LCPI0_0(%rip), %xmm0 movss %xmm0, (%r13,%rbp,4) incq %rbp cmpq $16384, %rbp # imm = 0x4000 jne .LBB0_6 # %bb.7: # %._crit_edge.i20 # in Loop: Header=BB0_5 Depth=1 incq %r12 addq $65536, %r13 # imm = 0x10000 cmpq $16384, %r12 # imm = 0x4000 jne .LBB0_5 # %bb.8: # %_Z9fill_crapmmPf.exit22 movl $.Lstr, %edi callq puts@PLT movl $.Lstr.1, %edi callq puts@PLT leaq 16(%rsp), %r12 movl $1073741824, %esi # imm = 0x40000000 movq %r12, %rdi callq hipMalloc movq (%r12), %rdi movl $1073741824, %edx # imm = 0x40000000 movq %rbx, %rsi movl $1, %ecx callq hipMemcpy leaq 8(%rsp), %r12 movl $1073741824, %esi # imm = 0x40000000 movq %r12, %rdi callq hipMalloc movq (%r12), %rdi movl $1073741824, %edx # imm = 0x40000000 movq %r14, %rsi movl $1, %ecx callq hipMemcpy movq %rsp, %rdi movl $1073741824, %esi # imm = 0x40000000 callq hipMalloc movabsq $4398046512128, %rdi # imm = 0x40000000400 movabsq $68719476752, %rdx # imm = 0x1000000010 movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB0_10 # %bb.9: movq 16(%rsp), %rsi movq 8(%rsp), %rdx movq (%rsp), %rcx movl $16384, %edi # imm = 0x4000 callq _Z24__device_stub__matrixMuljPfS_S_ .LBB0_10: movq (%rsp), %rsi movl $1073741824, %edx # imm = 0x40000000 movq %r15, %rdi movl $2, %ecx callq hipMemcpy movl $.Lstr.2, %edi callq puts@PLT movq 16(%rsp), %rdi callq hipFree movq 8(%rsp), %rdi callq hipFree movq (%rsp), %rdi callq hipFree movq %rbx, %rdi callq free movq %r14, %rdi callq free movq %r15, %rdi callq free xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size main, .Lfunc_end0-main .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function _Z9fill_crapmmPf .LCPI1_0: .long 0x30000000 # float 4.65661287E-10 .text .globl _Z9fill_crapmmPf .type _Z9fill_crapmmPf,@function _Z9fill_crapmmPf: # @_Z9fill_crapmmPf .cfi_startproc # %bb.0: testq %rdi, %rdi je .LBB1_7 # %bb.1: # %.preheader.lr.ph pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 pushq %rax .cfi_def_cfa_offset 64 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rdx, %rbx movq %rsi, %r14 movq %rdi, %r15 leaq (,%rsi,4), %r12 xorl %r13d, %r13d .LBB1_2: # %.preheader # =>This Loop Header: Depth=1 # Child Loop BB1_4 Depth 2 testq %r14, %r14 je .LBB1_5 # %bb.3: # %.lr.ph # in Loop: Header=BB1_2 Depth=1 xorl %ebp, %ebp .LBB1_4: # Parent Loop BB1_2 Depth=1 # => This Inner Loop Header: Depth=2 callq rand movss .LCPI1_0(%rip), %xmm1 # xmm1 = mem[0],zero,zero,zero xorps %xmm0, %xmm0 cvtsi2ss %eax, %xmm0 mulss %xmm1, %xmm0 movss %xmm0, (%rbx,%rbp,4) incq %rbp cmpq %rbp, %r14 jne .LBB1_4 .LBB1_5: # %._crit_edge # in Loop: Header=BB1_2 Depth=1 incq %r13 addq %r12, %rbx cmpq %r15, %r13 jne .LBB1_2 # %bb.6: addq $8, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 .cfi_restore %rbx .cfi_restore %r12 .cfi_restore %r13 .cfi_restore %r14 .cfi_restore %r15 .cfi_restore %rbp .LBB1_7: # %._crit_edge13 retq .Lfunc_end1: .size _Z9fill_crapmmPf, .Lfunc_end1-_Z9fill_crapmmPf .cfi_endproc # -- End function .globl _Z24__device_stub__matrixMuljPfS_S_ # -- Begin function _Z24__device_stub__matrixMuljPfS_S_ .type _Z24__device_stub__matrixMuljPfS_S_,@function _Z24__device_stub__matrixMuljPfS_S_: # @_Z24__device_stub__matrixMuljPfS_S_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 4(%rsp), %rax movl %edi, (%rax) leaq 40(%rsp), %rdi movq %rsi, (%rdi) leaq 32(%rsp), %rsi movq %rdx, (%rsi) leaq 24(%rsp), %rdx movq %rcx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z9matrixMuljPfS_S_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size _Z24__device_stub__matrixMuljPfS_S_, .Lfunc_end2-_Z24__device_stub__matrixMuljPfS_S_ .cfi_endproc # -- End function .globl _Z12matrixMulCPUjPfS_S_ # -- Begin function _Z12matrixMulCPUjPfS_S_ .type _Z12matrixMulCPUjPfS_S_,@function _Z12matrixMulCPUjPfS_S_: # @_Z12matrixMulCPUjPfS_S_ .cfi_startproc # %bb.0: testl %edi, %edi je .LBB3_8 # %bb.1: # %.preheader.preheader pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movl %edi, %eax xorl %esi, %esi xorl %r8d, %r8d .LBB3_2: # %.preheader # =>This Loop Header: Depth=1 # Child Loop BB3_3 Depth 2 # Child Loop BB3_4 Depth 3 movl %r8d, %r9d imull %edi, %r9d xorl %r10d, %r10d .LBB3_3: # Parent Loop BB3_2 Depth=1 # => This Loop Header: Depth=2 # Child Loop BB3_4 Depth 3 leal (%r9,%r10), %r11d movl $0, (%rcx,%r11,4) xorps %xmm0, %xmm0 movl %r10d, %ebx xorl %r14d, %r14d .LBB3_4: # Parent Loop BB3_2 Depth=1 # Parent Loop BB3_3 Depth=2 # => This Inner Loop Header: Depth=3 leal (%rsi,%r14), %r15d movss (%rdx,%r15,4), %xmm1 # xmm1 = mem[0],zero,zero,zero movl %ebx, %r15d mulss (%rcx,%r15,4), %xmm1 addss %xmm1, %xmm0 movss %xmm0, (%rcx,%r11,4) incq %r14 addl %edi, %ebx cmpq %r14, %rax jne .LBB3_4 # %bb.5: # in Loop: Header=BB3_3 Depth=2 incq %r10 cmpq %rax, %r10 jne .LBB3_3 # %bb.6: # in Loop: Header=BB3_2 Depth=1 incl %r8d addq %rax, %rsi cmpl %eax, %r8d jne .LBB3_2 # %bb.7: popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 .cfi_restore %rbx .cfi_restore %r14 .cfi_restore %r15 .LBB3_8: # %._crit_edge retq .Lfunc_end3: .size _Z12matrixMulCPUjPfS_S_, .Lfunc_end3-_Z12matrixMulCPUjPfS_S_ .cfi_endproc # -- End function .globl _Z12print_matrixmmPfb # -- Begin function _Z12print_matrixmmPfb .type _Z12print_matrixmmPfb,@function _Z12print_matrixmmPfb: # @_Z12print_matrixmmPfb .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $40, %rsp .cfi_def_cfa_offset 96 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rdx, 24(%rsp) # 8-byte Spill movq %rsi, 16(%rsp) # 8-byte Spill movq %rdi, 32(%rsp) # 8-byte Spill movl %ecx, 12(%rsp) # 4-byte Spill testl %ecx, %ecx je .LBB4_2 # %bb.1: movl $.L.str.3, %edi xorl %eax, %eax callq printf .LBB4_2: cmpq $0, 32(%rsp) # 8-byte Folded Reload je .LBB4_8 # %bb.3: # %.preheader.lr.ph movl $.L.str.5, %eax movl $.L.str.6, %r13d cmpb $0, 12(%rsp) # 1-byte Folded Reload cmovneq %rax, %r13 movq 16(%rsp), %rax # 8-byte Reload leaq -1(%rax), %rbp leaq (,%rax,4), %rbx xorl %r14d, %r14d movq 24(%rsp), %r12 # 8-byte Reload .LBB4_4: # %.preheader # =>This Loop Header: Depth=1 # Child Loop BB4_6 Depth 2 testq %rbp, %rbp je .LBB4_7 # %bb.5: # %.lr.ph # in Loop: Header=BB4_4 Depth=1 xorl %r15d, %r15d .LBB4_6: # Parent Loop BB4_4 Depth=1 # => This Inner Loop Header: Depth=2 xorps %xmm0, %xmm0 cvtss2sd (%r12,%r15,4), %xmm0 movl $.L.str.4, %edi movb $1, %al callq printf incq %r15 cmpq %r15, %rbp jne .LBB4_6 .LBB4_7: # %._crit_edge # in Loop: Header=BB4_4 Depth=1 incq %r14 movq %r14, %rax imulq 16(%rsp), %rax # 8-byte Folded Reload movq 24(%rsp), %rcx # 8-byte Reload xorps %xmm0, %xmm0 cvtss2sd -4(%rcx,%rax,4), %xmm0 movq %r13, %rdi movb $1, %al callq printf addq %rbx, %r12 cmpq 32(%rsp), %r14 # 8-byte Folded Reload jne .LBB4_4 .LBB4_8: # %._crit_edge19 cmpb $0, 12(%rsp) # 1-byte Folded Reload je .LBB4_9 # %bb.10: movl $.Lstr.3, %edi addq $40, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 jmp puts@PLT # TAILCALL .LBB4_9: .cfi_def_cfa_offset 96 addq $40, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end4: .size _Z12print_matrixmmPfb, .Lfunc_end4-_Z12print_matrixmmPfb .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB5_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB5_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z9matrixMuljPfS_S_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end5: .size __hip_module_ctor, .Lfunc_end5-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB6_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB6_2: retq .Lfunc_end6: .size __hip_module_dtor, .Lfunc_end6-__hip_module_dtor .cfi_endproc # -- End function .type _Z9matrixMuljPfS_S_,@object # @_Z9matrixMuljPfS_S_ .section .rodata,"a",@progbits .globl _Z9matrixMuljPfS_S_ .p2align 3, 0x0 _Z9matrixMuljPfS_S_: .quad _Z24__device_stub__matrixMuljPfS_S_ .size _Z9matrixMuljPfS_S_, 8 .type .L.str.3,@object # @.str.3 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.3: .asciz "[ " .size .L.str.3, 3 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz "%.4f, " .size .L.str.4, 7 .type .L.str.5,@object # @.str.5 .L.str.5: .asciz "%.4f; " .size .L.str.5, 7 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz "%.4f\n" .size .L.str.6, 6 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z9matrixMuljPfS_S_" .size .L__unnamed_1, 20 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "A: " .size .Lstr, 4 .type .Lstr.1,@object # @str.1 .Lstr.1: .asciz "\n\nB: " .size .Lstr.1, 6 .type .Lstr.2,@object # @str.2 .Lstr.2: .asciz "\nResult:" .size .Lstr.2, 9 .type .Lstr.3,@object # @str.3 .Lstr.3: .asciz "]" .size .Lstr.3, 2 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z24__device_stub__matrixMuljPfS_S_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z9matrixMuljPfS_S_ .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z9matrixMuljPfS_S_ ; -- Begin function _Z9matrixMuljPfS_S_ .globl _Z9matrixMuljPfS_S_ .p2align 8 .type _Z9matrixMuljPfS_S_,@function _Z9matrixMuljPfS_S_: ; @_Z9matrixMuljPfS_S_ ; %bb.0: s_clause 0x3 s_load_b32 s9, s[0:1], 0x2c s_load_b32 s8, s[0:1], 0x0 s_load_b64 s[2:3], s[0:1], 0x18 s_load_b128 s[4:7], s[0:1], 0x8 v_and_b32_e32 v3, 0x3ff, v0 s_add_u32 s0, s0, 32 s_addc_u32 s1, s1, 0 s_waitcnt lgkmcnt(0) s_and_b32 s9, s9, 0xffff s_cmp_eq_u32 s8, 0 v_mad_u64_u32 v[1:2], null, s14, s9, v[3:4] s_mov_b32 s9, 0 s_cbranch_scc1 .LBB0_3 ; %bb.1: ; %.lr.ph s_load_b32 s0, s[0:1], 0xc v_bfe_u32 v0, v0, 10, 10 s_delay_alu instid0(VALU_DEP_2) v_mov_b32_e32 v4, v1 s_waitcnt lgkmcnt(0) s_lshr_b32 s0, s0, 16 s_delay_alu instid0(VALU_DEP_2) | instid1(SALU_CYCLE_1) v_mad_u64_u32 v[2:3], null, s15, s0, v[0:1] v_dual_mov_b32 v0, 0 :: v_dual_mov_b32 v3, 0 s_delay_alu instid0(VALU_DEP_2) v_mul_lo_u32 v6, v2, s8 .LBB0_2: ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) v_dual_mov_b32 v5, v3 :: v_dual_add_nc_u32 v2, s9, v6 s_add_i32 s9, s9, 1 s_cmp_eq_u32 s8, s9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b64 v[7:8], 2, v[2:3] v_lshlrev_b64 v[9:10], 2, v[4:5] v_add_nc_u32_e32 v4, s8, v4 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v7, vcc_lo, s4, v7 v_add_co_ci_u32_e32 v8, vcc_lo, s5, v8, vcc_lo s_delay_alu instid0(VALU_DEP_4) v_add_co_u32 v9, vcc_lo, s6, v9 v_add_co_ci_u32_e32 v10, vcc_lo, s7, v10, vcc_lo global_load_b32 v2, v[7:8], off global_load_b32 v5, v[9:10], off s_waitcnt vmcnt(0) v_fmac_f32_e32 v0, v2, v5 s_cbranch_scc0 .LBB0_2 s_branch .LBB0_4 .LBB0_3: v_mov_b32_e32 v0, 0 v_mov_b32_e32 v6, 0 .LBB0_4: ; %Flow34 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_mov_b32 v2, 0 :: v_dual_add_nc_u32 v1, v6, v1 v_lshlrev_b64 v[1:2], 2, v[1:2] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, s2, v1 v_add_co_ci_u32_e32 v2, vcc_lo, s3, v2, vcc_lo global_store_b32 v[1:2], v0, off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z9matrixMuljPfS_S_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 288 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 11 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z9matrixMuljPfS_S_, .Lfunc_end0-_Z9matrixMuljPfS_S_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 320 ; NumSgprs: 18 ; NumVgprs: 11 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 11 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 4 .value_kind: by_value - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 24 .size: 8 .value_kind: global_buffer - .offset: 32 .size: 4 .value_kind: hidden_block_count_x - .offset: 36 .size: 4 .value_kind: hidden_block_count_y - .offset: 40 .size: 4 .value_kind: hidden_block_count_z - .offset: 44 .size: 2 .value_kind: hidden_group_size_x - .offset: 46 .size: 2 .value_kind: hidden_group_size_y - .offset: 48 .size: 2 .value_kind: hidden_group_size_z - .offset: 50 .size: 2 .value_kind: hidden_remainder_x - .offset: 52 .size: 2 .value_kind: hidden_remainder_y - .offset: 54 .size: 2 .value_kind: hidden_remainder_z - .offset: 72 .size: 8 .value_kind: hidden_global_offset_x - .offset: 80 .size: 8 .value_kind: hidden_global_offset_y - .offset: 88 .size: 8 .value_kind: hidden_global_offset_z - .offset: 96 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 288 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z9matrixMuljPfS_S_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z9matrixMuljPfS_S_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 11 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
0ace8f506d0a44551ea5a570e383ed41c959a148
#include "includes.h" __global__ void gpuMM(float *A, float *B, float *C, int N) { // Matrix multiplication for NxN matrices C=A*B // Each thread computes a single element of C int row = blockIdx.y*blockDim.y + threadIdx.y; int col = blockIdx.x*blockDim.x + threadIdx.x; float sum = 0.0; for (int n = 0; n < N; ++n) sum += A[row*N+n]*B[n*N+col]; C[row*N+col] = sum; // if(row%50 ==5) // printf("%f \t %f \t %f\n",A[row*N+col], B[row*N+col], C[row*N+col]); }
.file "tmpxft_00388e71_00000000-6_gpuMM.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z29__device_stub__Z5gpuMMPfS_S_iPfS_S_i .type _Z29__device_stub__Z5gpuMMPfS_S_iPfS_S_i, @function _Z29__device_stub__Z5gpuMMPfS_S_iPfS_S_i: .LFB2032: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rsi, 16(%rsp) leaq 68(%rsp), %rsi movq %rdx, 8(%rsp) leaq 40(%rsp), %rdx movl %ecx, 4(%rsp) leaq 48(%rsp), %rcx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 64(%rsp) movq %rax, 104(%rsp) leaq 16(%rsp), %rax movq %rax, 112(%rsp) leaq 8(%rsp), %rax movq %rax, 120(%rsp) leaq 4(%rsp), %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _Z5gpuMMPfS_S_i(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L2: movq 136(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z29__device_stub__Z5gpuMMPfS_S_iPfS_S_i, .-_Z29__device_stub__Z5gpuMMPfS_S_iPfS_S_i .globl _Z5gpuMMPfS_S_i .type _Z5gpuMMPfS_S_i, @function _Z5gpuMMPfS_S_i: .LFB2033: .cfi_startproc endbr64 jmp _Z29__device_stub__Z5gpuMMPfS_S_iPfS_S_i .cfi_endproc .LFE2033: .size _Z5gpuMMPfS_S_i, .-_Z5gpuMMPfS_S_i .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z5gpuMMPfS_S_i" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z5gpuMMPfS_S_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z5gpuMMPfS_S_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R18, SR_CTAID.Y ; /* 0x0000000000127919 */ /* 0x000e220000002600 */ /*0020*/ MOV R19, c[0x0][0x178] ; /* 0x00005e0000137a02 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0040*/ MOV R34, RZ ; /* 0x000000ff00227202 */ /* 0x000fe20000000f00 */ /*0050*/ S2R R3, SR_TID.Y ; /* 0x0000000000037919 */ /* 0x000e220000002200 */ /*0060*/ ISETP.GE.AND P0, PT, R19, 0x1, PT ; /* 0x000000011300780c */ /* 0x000fc60003f06270 */ /*0070*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e680000002500 */ /*0080*/ S2R R5, SR_TID.X ; /* 0x0000000000057919 */ /* 0x000e620000002100 */ /*0090*/ IMAD R18, R18, c[0x0][0x4], R3 ; /* 0x0000010012127a24 */ /* 0x001fc800078e0203 */ /*00a0*/ IMAD R18, R18, c[0x0][0x178], RZ ; /* 0x00005e0012127a24 */ /* 0x000fe400078e02ff */ /*00b0*/ IMAD R0, R0, c[0x0][0x0], R5 ; /* 0x0000000000007a24 */ /* 0x002fe200078e0205 */ /*00c0*/ @!P0 BRA 0xbf0 ; /* 0x00000b2000008947 */ /* 0x000fea0003800000 */ /*00d0*/ IADD3 R2, R19.reuse, -0x1, RZ ; /* 0xffffffff13027810 */ /* 0x040fe40007ffe0ff */ /*00e0*/ LOP3.LUT R20, R19, 0x3, RZ, 0xc0, !PT ; /* 0x0000000313147812 */ /* 0x000fe400078ec0ff */ /*00f0*/ ISETP.GE.U32.AND P0, PT, R2, 0x3, PT ; /* 0x000000030200780c */ /* 0x000fe40003f06070 */ /*0100*/ MOV R34, RZ ; /* 0x000000ff00227202 */ /* 0x000fe40000000f00 */ /*0110*/ MOV R21, RZ ; /* 0x000000ff00157202 */ /* 0x000fd20000000f00 */ /*0120*/ @!P0 BRA 0xad0 ; /* 0x000009a000008947 */ /* 0x000fea0003800000 */ /*0130*/ IADD3 R22, -R20, c[0x0][0x178], RZ ; /* 0x00005e0014167a10 */ /* 0x000fe20007ffe1ff */ /*0140*/ ULDC.64 UR6, c[0x0][0x160] ; /* 0x0000580000067ab9 */ /* 0x000fe20000000a00 */ /*0150*/ MOV R7, 0x4 ; /* 0x0000000400077802 */ /* 0x000fe40000000f00 */ /*0160*/ ISETP.GT.AND P0, PT, R22, RZ, PT ; /* 0x000000ff1600720c */ /* 0x000fe40003f04270 */ /*0170*/ MOV R34, RZ ; /* 0x000000ff00227202 */ /* 0x000fe20000000f00 */ /*0180*/ IMAD.WIDE R6, R0, R7, c[0x0][0x168] ; /* 0x00005a0000067625 */ /* 0x000fe200078e0207 */ /*0190*/ MOV R21, RZ ; /* 0x000000ff00157202 */ /* 0x000fd20000000f00 */ /*01a0*/ @!P0 BRA 0x940 ; /* 0x0000079000008947 */ /* 0x000fea0003800000 */ /*01b0*/ ISETP.GT.AND P1, PT, R22, 0xc, PT ; /* 0x0000000c1600780c */ /* 0x000fe40003f24270 */ /*01c0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fd60003f0f070 */ /*01d0*/ @!P1 BRA 0x680 ; /* 0x000004a000009947 */ /* 0x000fea0003800000 */ /*01e0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*01f0*/ MOV R2, UR6 ; /* 0x0000000600027c02 */ /* 0x000fe20008000f00 */ /*0200*/ IMAD.WIDE R4, R19.reuse, 0x4, R6 ; /* 0x0000000413047825 */ /* 0x040fe200078e0206 */ /*0210*/ MOV R3, UR7 ; /* 0x0000000700037c02 */ /* 0x000fe20008000f00 */ /*0220*/ LDG.E R35, [R6.64] ; /* 0x0000000406237981 */ /* 0x0000a8000c1e1900 */ /*0230*/ IMAD.WIDE R2, R18, 0x4, R2 ; /* 0x0000000412027825 */ /* 0x000fe200078e0202 */ /*0240*/ LDG.E R27, [R4.64] ; /* 0x00000004041b7981 */ /* 0x0002e8000c1e1900 */ /*0250*/ LDG.E R36, [R2.64] ; /* 0x0000000402247981 */ /* 0x000ea2000c1e1900 */ /*0260*/ IMAD.WIDE R10, R19, 0x4, R4 ; /* 0x00000004130a7825 */ /* 0x000fc600078e0204 */ /*0270*/ LDG.E R28, [R2.64+0x4] ; /* 0x00000404021c7981 */ /* 0x000ee6000c1e1900 */ /*0280*/ IMAD.WIDE R12, R19.reuse, 0x4, R10 ; /* 0x00000004130c7825 */ /* 0x040fe200078e020a */ /*0290*/ LDG.E R26, [R10.64] ; /* 0x000000040a1a7981 */ /* 0x000968000c1e1900 */ /*02a0*/ LDG.E R25, [R2.64+0x8] ; /* 0x0000080402197981 */ /* 0x000f68000c1e1900 */ /*02b0*/ LDG.E R24, [R12.64] ; /* 0x000000040c187981 */ /* 0x000168000c1e1900 */ /*02c0*/ LDG.E R23, [R2.64+0xc] ; /* 0x00000c0402177981 */ /* 0x000f62000c1e1900 */ /*02d0*/ IMAD.WIDE R16, R19, 0x4, R12 ; /* 0x0000000413107825 */ /* 0x000fc600078e020c */ /*02e0*/ LDG.E R30, [R2.64+0x10] ; /* 0x00001004021e7981 */ /* 0x000f66000c1e1900 */ /*02f0*/ IMAD.WIDE R14, R19.reuse, 0x4, R16 ; /* 0x00000004130e7825 */ /* 0x040fe200078e0210 */ /*0300*/ LDG.E R29, [R16.64] ; /* 0x00000004101d7981 */ /* 0x000168000c1e1900 */ /*0310*/ LDG.E R31, [R2.64+0x14] ; /* 0x00001404021f7981 */ /* 0x000f62000c1e1900 */ /*0320*/ IMAD.WIDE R8, R19, 0x4, R14 ; /* 0x0000000413087825 */ /* 0x000fc600078e020e */ /*0330*/ LDG.E R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000966000c1e1900 */ /*0340*/ IMAD.WIDE R4, R19.reuse, 0x4, R8 ; /* 0x0000000413047825 */ /* 0x042fe200078e0208 */ /*0350*/ LDG.E R32, [R8.64] ; /* 0x0000000408207981 */ /* 0x000368000c1e1900 */ /*0360*/ LDG.E R33, [R2.64+0x18] ; /* 0x0000180402217981 */ /* 0x000f62000c1e1900 */ /*0370*/ IMAD.WIDE R6, R19, 0x4, R4 ; /* 0x0000000413067825 */ /* 0x001fc600078e0204 */ /*0380*/ LDG.E R15, [R4.64] ; /* 0x00000004040f7981 */ /* 0x010126000c1e1900 */ /*0390*/ IMAD.WIDE R10, R19.reuse, 0x4, R6 ; /* 0x00000004130a7825 */ /* 0x040fe200078e0206 */ /*03a0*/ LDG.E R37, [R2.64+0x1c] ; /* 0x00001c0402257981 */ /* 0x000f28000c1e1900 */ /*03b0*/ LDG.E R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000122000c1e1900 */ /*03c0*/ IMAD.WIDE R12, R19, 0x4, R10 ; /* 0x00000004130c7825 */ /* 0x000fcc00078e020a */ /*03d0*/ IMAD.WIDE R16, R19.reuse, 0x4, R12 ; /* 0x0000000413107825 */ /* 0x040fe400078e020c */ /*03e0*/ LDG.E R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000528000c1e1900 */ /*03f0*/ IMAD.WIDE R8, R19.reuse, 0x4, R16 ; /* 0x0000000413087825 */ /* 0x042fe200078e0210 */ /*0400*/ LDG.E R7, [R2.64+0x2c] ; /* 0x00002c0402077981 */ /* 0x001f28000c1e1900 */ /*0410*/ LDG.E R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000122000c1e1900 */ /*0420*/ IMAD.WIDE R4, R19, 0x4, R8 ; /* 0x0000000413047825 */ /* 0x000fc600078e0208 */ /*0430*/ LDG.E R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f28000c1e1900 */ /*0440*/ LDG.E R17, [R2.64+0x38] ; /* 0x0000380402117981 */ /* 0x001f22000c1e1900 */ /*0450*/ FFMA R36, R35, R36, R34 ; /* 0x0000002423247223 */ /* 0x004fc60000000022 */ /*0460*/ LDG.E R35, [R2.64+0x20] ; /* 0x0000200402237981 */ /* 0x000ea2000c1e1900 */ /*0470*/ FFMA R36, R27, R28, R36 ; /* 0x0000001c1b247223 */ /* 0x008fc60000000024 */ /*0480*/ LDG.E R34, [R10.64] ; /* 0x000000040a227981 */ /* 0x0000e8000c1e1900 */ /*0490*/ LDG.E R27, [R2.64+0x24] ; /* 0x00002404021b7981 */ /* 0x000ee8000c1e1900 */ /*04a0*/ LDG.E R28, [R2.64+0x28] ; /* 0x00002804021c7981 */ /* 0x000ee2000c1e1900 */ /*04b0*/ FFMA R25, R26, R25, R36 ; /* 0x000000191a197223 */ /* 0x020fc60000000024 */ /*04c0*/ LDG.E R36, [R2.64+0x34] ; /* 0x0000340402247981 */ /* 0x000f62000c1e1900 */ /*04d0*/ FFMA R26, R24, R23, R25 ; /* 0x00000017181a7223 */ /* 0x000fe20000000019 */ /*04e0*/ IMAD.WIDE R24, R19.reuse, 0x4, R4 ; /* 0x0000000413187825 */ /* 0x040fe400078e0204 */ /*04f0*/ LDG.E R23, [R2.64+0x30] ; /* 0x0000300402177981 */ /* 0x000f68000c1e1900 */ /*0500*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000362000c1e1900 */ /*0510*/ IMAD.WIDE R10, R19, 0x4, R24 ; /* 0x00000004130a7825 */ /* 0x001fc600078e0218 */ /*0520*/ LDG.E R13, [R24.64] ; /* 0x00000004180d7981 */ /* 0x000168000c1e1900 */ /*0530*/ LDG.E R5, [R10.64] ; /* 0x000000040a057981 */ /* 0x002f68000c1e1900 */ /*0540*/ LDG.E R24, [R2.64+0x3c] ; /* 0x00003c0402187981 */ /* 0x001f62000c1e1900 */ /*0550*/ FFMA R29, R29, R30, R26 ; /* 0x0000001e1d1d7223 */ /* 0x000fc8000000001a */ /*0560*/ FFMA R29, R14, R31, R29 ; /* 0x0000001f0e1d7223 */ /* 0x000fc8000000001d */ /*0570*/ FFMA R32, R32, R33, R29 ; /* 0x0000002120207223 */ /* 0x000fc8000000001d */ /*0580*/ FFMA R15, R15, R37, R32 ; /* 0x000000250f0f7223 */ /* 0x010fe20000000020 */ /*0590*/ IADD3 R22, R22, -0x10, RZ ; /* 0xfffffff016167810 */ /* 0x000fc80007ffe0ff */ /*05a0*/ ISETP.GT.AND P1, PT, R22, 0xc, PT ; /* 0x0000000c1600780c */ /* 0x000fe20003f24270 */ /*05b0*/ UIADD3 UR6, UP0, UR6, 0x40, URZ ; /* 0x0000004006067890 */ /* 0x000fe2000ff1e03f */ /*05c0*/ IADD3 R21, R21, 0x10, RZ ; /* 0x0000001015157810 */ /* 0x000fc60007ffe0ff */ /*05d0*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*05e0*/ FFMA R15, R6, R35, R15 ; /* 0x00000023060f7223 */ /* 0x004fc8000000000f */ /*05f0*/ FFMA R15, R34, R27, R15 ; /* 0x0000001b220f7223 */ /* 0x008fc8000000000f */ /*0600*/ FFMA R15, R12, R28, R15 ; /* 0x0000001c0c0f7223 */ /* 0x000fc8000000000f */ /*0610*/ FFMA R7, R16, R7, R15 ; /* 0x0000000710077223 */ /* 0x000fc8000000000f */ /*0620*/ FFMA R7, R8, R23, R7 ; /* 0x0000001708077223 */ /* 0x020fc80000000007 */ /*0630*/ FFMA R4, R4, R36, R7 ; /* 0x0000002404047223 */ /* 0x000fc80000000007 */ /*0640*/ FFMA R4, R13, R17, R4 ; /* 0x000000110d047223 */ /* 0x000fe20000000004 */ /*0650*/ IMAD.WIDE R6, R19, 0x4, R10 ; /* 0x0000000413067825 */ /* 0x000fc600078e020a */ /*0660*/ FFMA R34, R5, R24, R4 ; /* 0x0000001805227223 */ /* 0x000fe20000000004 */ /*0670*/ @P1 BRA 0x1f0 ; /* 0xfffffb7000001947 */ /* 0x000fea000383ffff */ /*0680*/ ISETP.GT.AND P1, PT, R22, 0x4, PT ; /* 0x000000041600780c */ /* 0x000fda0003f24270 */ /*0690*/ @!P1 BRA 0x920 ; /* 0x0000028000009947 */ /* 0x000fea0003800000 */ /*06a0*/ IMAD.WIDE R16, R19, 0x4, R6 ; /* 0x0000000413107825 */ /* 0x000fe200078e0206 */ /*06b0*/ MOV R2, UR6 ; /* 0x0000000600027c02 */ /* 0x000fe20008000f00 */ /*06c0*/ LDG.E R13, [R6.64] ; /* 0x00000004060d7981 */ /* 0x0000a2000c1e1900 */ /*06d0*/ MOV R3, UR7 ; /* 0x0000000700037c02 */ /* 0x000fc60008000f00 */ /*06e0*/ IMAD.WIDE R24, R19, 0x4, R16 ; /* 0x0000000413187825 */ /* 0x000fe200078e0210 */ /*06f0*/ LDG.E R14, [R16.64] ; /* 0x00000004100e7981 */ /* 0x0002e6000c1e1900 */ /*0700*/ IMAD.WIDE R2, R18, 0x4, R2 ; /* 0x0000000412027825 */ /* 0x000fc800078e0202 */ /*0710*/ IMAD.WIDE R26, R19.reuse, 0x4, R24 ; /* 0x00000004131a7825 */ /* 0x040fe200078e0218 */ /*0720*/ LDG.E R12, [R2.64] ; /* 0x00000004020c7981 */ /* 0x000ea8000c1e1900 */ /*0730*/ LDG.E R15, [R2.64+0x4] ; /* 0x00000404020f7981 */ /* 0x000ee2000c1e1900 */ /*0740*/ IMAD.WIDE R4, R19, 0x4, R26 ; /* 0x0000000413047825 */ /* 0x000fc600078e021a */ /*0750*/ LDG.E R24, [R24.64] ; /* 0x0000000418187981 */ /* 0x000968000c1e1900 */ /*0760*/ LDG.E R23, [R2.64+0x8] ; /* 0x0000080402177981 */ /* 0x000f62000c1e1900 */ /*0770*/ IMAD.WIDE R8, R19, 0x4, R4 ; /* 0x0000000413087825 */ /* 0x000fc600078e0204 */ /*0780*/ LDG.E R26, [R26.64] ; /* 0x000000041a1a7981 */ /* 0x000168000c1e1900 */ /*0790*/ LDG.E R28, [R2.64+0xc] ; /* 0x00000c04021c7981 */ /* 0x000f62000c1e1900 */ /*07a0*/ IMAD.WIDE R10, R19, 0x4, R8 ; /* 0x00000004130a7825 */ /* 0x000fc600078e0208 */ /*07b0*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000f68000c1e1900 */ /*07c0*/ LDG.E R29, [R2.64+0x10] ; /* 0x00001004021d7981 */ /* 0x000f62000c1e1900 */ /*07d0*/ IMAD.WIDE R6, R19, 0x4, R10 ; /* 0x0000000413067825 */ /* 0x001fc600078e020a */ /*07e0*/ LDG.E R9, [R8.64] ; /* 0x0000000408097981 */ /* 0x000f68000c1e1900 */ /*07f0*/ LDG.E R16, [R2.64+0x14] ; /* 0x0000140402107981 */ /* 0x002f68000c1e1900 */ /*0800*/ LDG.E R17, [R10.64] ; /* 0x000000040a117981 */ /* 0x000f68000c1e1900 */ /*0810*/ LDG.E R25, [R2.64+0x18] ; /* 0x0000180402197981 */ /* 0x010f28000c1e1900 */ /*0820*/ LDG.E R30, [R2.64+0x1c] ; /* 0x00001c04021e7981 */ /* 0x000f28000c1e1900 */ /*0830*/ LDG.E R27, [R6.64] ; /* 0x00000004061b7981 */ /* 0x000122000c1e1900 */ /*0840*/ UIADD3 UR6, UP0, UR6, 0x20, URZ ; /* 0x0000002006067890 */ /* 0x000fe2000ff1e03f */ /*0850*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40003f0e170 */ /*0860*/ IADD3 R21, R21, 0x8, RZ ; /* 0x0000000815157810 */ /* 0x000fe40007ffe0ff */ /*0870*/ IADD3 R22, R22, -0x8, RZ ; /* 0xfffffff816167810 */ /* 0x000fe20007ffe0ff */ /*0880*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*0890*/ IMAD.WIDE R6, R19, 0x4, R6 ; /* 0x0000000413067825 */ /* 0x001fe200078e0206 */ /*08a0*/ FFMA R13, R13, R12, R34 ; /* 0x0000000c0d0d7223 */ /* 0x004fc80000000022 */ /*08b0*/ FFMA R13, R14, R15, R13 ; /* 0x0000000f0e0d7223 */ /* 0x008fc8000000000d */ /*08c0*/ FFMA R13, R24, R23, R13 ; /* 0x00000017180d7223 */ /* 0x020fc8000000000d */ /*08d0*/ FFMA R13, R26, R28, R13 ; /* 0x0000001c1a0d7223 */ /* 0x000fc8000000000d */ /*08e0*/ FFMA R4, R4, R29, R13 ; /* 0x0000001d04047223 */ /* 0x000fc8000000000d */ /*08f0*/ FFMA R4, R9, R16, R4 ; /* 0x0000001009047223 */ /* 0x000fc80000000004 */ /*0900*/ FFMA R4, R17, R25, R4 ; /* 0x0000001911047223 */ /* 0x010fc80000000004 */ /*0910*/ FFMA R34, R27, R30, R4 ; /* 0x0000001e1b227223 */ /* 0x000fe20000000004 */ /*0920*/ ISETP.NE.OR P0, PT, R22, RZ, P0 ; /* 0x000000ff1600720c */ /* 0x000fda0000705670 */ /*0930*/ @!P0 BRA 0xad0 ; /* 0x0000019000008947 */ /* 0x000fea0003800000 */ /*0940*/ MOV R2, UR6 ; /* 0x0000000600027c02 */ /* 0x000fe20008000f00 */ /*0950*/ IMAD.WIDE R8, R19, 0x4, R6 ; /* 0x0000000413087825 */ /* 0x000fe200078e0206 */ /*0960*/ MOV R3, UR7 ; /* 0x0000000700037c02 */ /* 0x000fe20008000f00 */ /*0970*/ LDG.E R7, [R6.64] ; /* 0x0000000406077981 */ /* 0x000ea8000c1e1900 */ /*0980*/ IMAD.WIDE R4, R18, 0x4, R2 ; /* 0x0000000412047825 */ /* 0x000fc800078e0202 */ /*0990*/ IMAD.WIDE R10, R19.reuse, 0x4, R8 ; /* 0x00000004130a7825 */ /* 0x040fe200078e0208 */ /*09a0*/ LDG.E R12, [R4.64] ; /* 0x00000004040c7981 */ /* 0x000ea8000c1e1900 */ /*09b0*/ LDG.E R9, [R8.64] ; /* 0x0000000408097981 */ /* 0x000ee2000c1e1900 */ /*09c0*/ IMAD.WIDE R2, R19, 0x4, R10 ; /* 0x0000000413027825 */ /* 0x000fc600078e020a */ /*09d0*/ LDG.E R13, [R4.64+0x4] ; /* 0x00000404040d7981 */ /* 0x000ee8000c1e1900 */ /*09e0*/ LDG.E R15, [R10.64] ; /* 0x000000040a0f7981 */ /* 0x000f28000c1e1900 */ /*09f0*/ LDG.E R14, [R4.64+0x8] ; /* 0x00000804040e7981 */ /* 0x000f28000c1e1900 */ /*0a00*/ LDG.E R16, [R4.64+0xc] ; /* 0x00000c0404107981 */ /* 0x000f68000c1e1900 */ /*0a10*/ LDG.E R17, [R2.64] ; /* 0x0000000402117981 */ /* 0x000f62000c1e1900 */ /*0a20*/ IADD3 R22, R22, -0x4, RZ ; /* 0xfffffffc16167810 */ /* 0x000fc80007ffe0ff */ /*0a30*/ ISETP.NE.AND P0, PT, R22, RZ, PT ; /* 0x000000ff1600720c */ /* 0x000fe20003f05270 */ /*0a40*/ UIADD3 UR6, UP0, UR6, 0x10, URZ ; /* 0x0000001006067890 */ /* 0x000fe2000ff1e03f */ /*0a50*/ IADD3 R21, R21, 0x4, RZ ; /* 0x0000000415157810 */ /* 0x000fc60007ffe0ff */ /*0a60*/ UIADD3.X UR7, URZ, UR7, URZ, UP0, !UPT ; /* 0x000000073f077290 */ /* 0x000fe200087fe43f */ /*0a70*/ FFMA R12, R7, R12, R34 ; /* 0x0000000c070c7223 */ /* 0x004fc80000000022 */ /*0a80*/ FFMA R12, R9, R13, R12 ; /* 0x0000000d090c7223 */ /* 0x008fe2000000000c */ /*0a90*/ IMAD.WIDE R6, R19, 0x4, R2 ; /* 0x0000000413067825 */ /* 0x000fc600078e0202 */ /*0aa0*/ FFMA R12, R15, R14, R12 ; /* 0x0000000e0f0c7223 */ /* 0x010fc8000000000c */ /*0ab0*/ FFMA R34, R17, R16, R12 ; /* 0x0000001011227223 */ /* 0x020fe2000000000c */ /*0ac0*/ @P0 BRA 0x940 ; /* 0xfffffe7000000947 */ /* 0x000fea000383ffff */ /*0ad0*/ ISETP.NE.AND P0, PT, R20, RZ, PT ; /* 0x000000ff1400720c */ /* 0x000fda0003f05270 */ /*0ae0*/ @!P0 BRA 0xbf0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0af0*/ IADD3 R2, R18, R21, RZ ; /* 0x0000001512027210 */ /* 0x000fe20007ffe0ff */ /*0b00*/ IMAD R4, R21, c[0x0][0x178], R0 ; /* 0x00005e0015047a24 */ /* 0x000fe200078e0200 */ /*0b10*/ MOV R5, 0x4 ; /* 0x0000000400057802 */ /* 0x000fca0000000f00 */ /*0b20*/ IMAD.WIDE R2, R2, R5, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fc800078e0205 */ /*0b30*/ IMAD.WIDE R4, R4, R5, c[0x0][0x168] ; /* 0x00005a0004047625 */ /* 0x000fe200078e0205 */ /*0b40*/ MOV R6, R2 ; /* 0x0000000200067202 */ /* 0x000fc80000000f00 */ /*0b50*/ MOV R2, R6 ; /* 0x0000000600027202 */ /* 0x000fe20000000f00 */ /*0b60*/ LDG.E R7, [R4.64] ; /* 0x0000000404077981 */ /* 0x0000aa000c1e1900 */ /*0b70*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x0002a2000c1e1900 */ /*0b80*/ IADD3 R20, R20, -0x1, RZ ; /* 0xffffffff14147810 */ /* 0x000fe40007ffe0ff */ /*0b90*/ IADD3 R6, P1, R6, 0x4, RZ ; /* 0x0000000406067810 */ /* 0x000fc40007f3e0ff */ /*0ba0*/ ISETP.NE.AND P0, PT, R20, RZ, PT ; /* 0x000000ff1400720c */ /* 0x000fe20003f05270 */ /*0bb0*/ IMAD.WIDE R4, R19, 0x4, R4 ; /* 0x0000000413047825 */ /* 0x001fe200078e0204 */ /*0bc0*/ IADD3.X R3, RZ, R3, RZ, P1, !PT ; /* 0x00000003ff037210 */ /* 0x002fe20000ffe4ff */ /*0bd0*/ FFMA R34, R7, R2, R34 ; /* 0x0000000207227223 */ /* 0x004fd40000000022 */ /*0be0*/ @P0 BRA 0xb50 ; /* 0xffffff6000000947 */ /* 0x000fea000383ffff */ /*0bf0*/ IADD3 R2, R0, R18, RZ ; /* 0x0000001200027210 */ /* 0x000fe40007ffe0ff */ /*0c00*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fca0000000f00 */ /*0c10*/ IMAD.WIDE R2, R2, R3, c[0x0][0x170] ; /* 0x00005c0002027625 */ /* 0x000fca00078e0203 */ /*0c20*/ STG.E [R2.64], R34 ; /* 0x0000002202007986 */ /* 0x000fe2000c101904 */ /*0c30*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0c40*/ BRA 0xc40; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0c50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ca0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ce0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cf0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __global__ void gpuMM(float *A, float *B, float *C, int N) { // Matrix multiplication for NxN matrices C=A*B // Each thread computes a single element of C int row = blockIdx.y*blockDim.y + threadIdx.y; int col = blockIdx.x*blockDim.x + threadIdx.x; float sum = 0.0; for (int n = 0; n < N; ++n) sum += A[row*N+n]*B[n*N+col]; C[row*N+col] = sum; // if(row%50 ==5) // printf("%f \t %f \t %f\n",A[row*N+col], B[row*N+col], C[row*N+col]); }
.text .file "gpuMM.hip" .globl _Z20__device_stub__gpuMMPfS_S_i # -- Begin function _Z20__device_stub__gpuMMPfS_S_i .type _Z20__device_stub__gpuMMPfS_S_i,@function _Z20__device_stub__gpuMMPfS_S_i: # @_Z20__device_stub__gpuMMPfS_S_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z5gpuMMPfS_S_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z20__device_stub__gpuMMPfS_S_i, .Lfunc_end0-_Z20__device_stub__gpuMMPfS_S_i .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z5gpuMMPfS_S_i, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z5gpuMMPfS_S_i,@object # @_Z5gpuMMPfS_S_i .section .rodata,"a",@progbits .globl _Z5gpuMMPfS_S_i .p2align 3, 0x0 _Z5gpuMMPfS_S_i: .quad _Z20__device_stub__gpuMMPfS_S_i .size _Z5gpuMMPfS_S_i, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z5gpuMMPfS_S_i" .size .L__unnamed_1, 16 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z20__device_stub__gpuMMPfS_S_i .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z5gpuMMPfS_S_i .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z5gpuMMPfS_S_i ; -- Begin function _Z5gpuMMPfS_S_i .globl _Z5gpuMMPfS_S_i .p2align 8 .type _Z5gpuMMPfS_S_i,@function _Z5gpuMMPfS_S_i: ; @_Z5gpuMMPfS_S_i ; %bb.0: s_clause 0x1 s_load_b32 s3, s[0:1], 0x2c s_load_b32 s2, s[0:1], 0x18 v_bfe_u32 v1, v0, 10, 10 s_clause 0x1 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[0:1], s[0:1], 0x10 s_waitcnt lgkmcnt(0) s_lshr_b32 s8, s3, 16 s_and_b32 s3, s3, 0xffff v_mad_u64_u32 v[2:3], null, s15, s8, v[1:2] v_and_b32_e32 v3, 0x3ff, v0 s_cmp_lt_i32 s2, 1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_mad_u64_u32 v[0:1], null, s14, s3, v[3:4] v_mul_lo_u32 v1, v2, s2 s_cbranch_scc1 .LBB0_3 ; %bb.1: ; %.lr.ph.preheader s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_ashrrev_i32_e32 v2, 31, v1 v_mov_b32_e32 v6, 0 v_mov_b32_e32 v4, v0 s_mov_b32 s3, s2 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[2:3], 2, v[1:2] v_add_co_u32 v2, vcc_lo, s4, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s5, v3, vcc_lo .LBB0_2: ; %.lr.ph ; =>This Inner Loop Header: Depth=1 v_ashrrev_i32_e32 v5, 31, v4 s_add_i32 s3, s3, -1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_cmp_eq_u32 s3, 0 v_lshlrev_b64 v[7:8], 2, v[4:5] v_add_nc_u32_e32 v4, s2, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v7, vcc_lo, s6, v7 v_add_co_ci_u32_e32 v8, vcc_lo, s7, v8, vcc_lo global_load_b32 v5, v[2:3], off global_load_b32 v7, v[7:8], off v_add_co_u32 v2, vcc_lo, v2, 4 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v3, vcc_lo s_waitcnt vmcnt(0) v_fmac_f32_e32 v6, v5, v7 s_cbranch_scc0 .LBB0_2 s_branch .LBB0_4 .LBB0_3: v_mov_b32_e32 v6, 0 .LBB0_4: ; %Flow40 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v0, v1, v0 v_ashrrev_i32_e32 v1, 31, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[0:1] v_add_co_u32 v0, vcc_lo, s0, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo global_store_b32 v[0:1], v6, off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z5gpuMMPfS_S_i .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 288 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 9 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z5gpuMMPfS_S_i, .Lfunc_end0-_Z5gpuMMPfS_S_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 308 ; NumSgprs: 18 ; NumVgprs: 9 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 9 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: hidden_block_count_x - .offset: 36 .size: 4 .value_kind: hidden_block_count_y - .offset: 40 .size: 4 .value_kind: hidden_block_count_z - .offset: 44 .size: 2 .value_kind: hidden_group_size_x - .offset: 46 .size: 2 .value_kind: hidden_group_size_y - .offset: 48 .size: 2 .value_kind: hidden_group_size_z - .offset: 50 .size: 2 .value_kind: hidden_remainder_x - .offset: 52 .size: 2 .value_kind: hidden_remainder_y - .offset: 54 .size: 2 .value_kind: hidden_remainder_z - .offset: 72 .size: 8 .value_kind: hidden_global_offset_x - .offset: 80 .size: 8 .value_kind: hidden_global_offset_y - .offset: 88 .size: 8 .value_kind: hidden_global_offset_z - .offset: 96 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 288 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z5gpuMMPfS_S_i .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z5gpuMMPfS_S_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 9 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
a46503864cdaf4749d9359b4ac17659ad45f4c28
#include <stdio.h> #include "cuda_runtime.h" #include "device_launch_parameters.h" #include "string.h" void printDevice(cudaDeviceProp prop){ printf("\t Name: \t%s\n",prop.name); printf("\t Capability Major/Minor version number: %d.%d\n", prop.major, prop.minor); printf("\t Total amount of global memory: \t%.0f MBytes (%llu bytes)\n", (float)prop.totalGlobalMem/1048576.0f, (unsigned long long) prop.totalGlobalMem); printf("\t maxThreadsPerBlock: \t%d\n",prop.maxThreadsPerBlock); printf("\t totalConstMen: \t%d\n",prop.totalConstMem); printf("\t sharedMemPerBlcok: \t%d\n",prop.sharedMemPerBlock); printf("\t regsPerBlock: \t%d\n",prop.regsPerBlock); printf("\t maxThreadsPerMultiProcessor: \t%d\n",prop.maxThreadsPerMultiProcessor); printf("\t multiProcessorCount: \t%d\n",prop.multiProcessorCount); } int main(){ int count; cudaGetDeviceCount(&count); printf("There are %d devices.\n",count); int i; for(i = 0; i < count; i++){ cudaDeviceProp prop; if(cudaGetDeviceProperties(&prop,i) == cudaSuccess){ printf("The %dth device's informations\n",i + 1); printDevice(prop); } } return 0; }
.file "tmpxft_003668bb_00000000-6_task1-1.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2031: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2031: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "\t Name: \t%s\n" .LC1: .string "\t Capability Major/Minor version number: %d.%d\n" .LC3: .string "\t Total amount of global memory: \t%.0f MBytes (%llu bytes)\n" .LC4: .string "\t maxThreadsPerBlock: \t%d\n" .LC5: .string "\t totalConstMen: \t%d\n" .LC6: .string "\t sharedMemPerBlcok: \t%d\n" .LC7: .string "\t regsPerBlock: \t%d\n" .LC8: .string "\t maxThreadsPerMultiProcessor: \t%d\n" .LC9: .string "\t multiProcessorCount: \t%d\n" .text .globl _Z11printDevice14cudaDeviceProp .type _Z11printDevice14cudaDeviceProp, @function _Z11printDevice14cudaDeviceProp: .LFB2027: .cfi_startproc endbr64 pushq %rdx .cfi_def_cfa_offset 16 leaq .LC0(%rip), %rsi movl $2, %edi xorl %eax, %eax leaq 16(%rsp), %rdx call __printf_chk@PLT movl 376(%rsp), %edx movl $2, %edi xorl %eax, %eax movl 380(%rsp), %ecx leaq .LC1(%rip), %rsi call __printf_chk@PLT movq 304(%rsp), %rdx testq %rdx, %rdx js .L3 cvtsi2ssq %rdx, %xmm0 jmp .L4 .L3: movq %rdx, %rax movq %rdx, %rcx shrq %rax andl $1, %ecx orq %rcx, %rax cvtsi2ssq %rax, %xmm0 addss %xmm0, %xmm0 .L4: mulss .LC2(%rip), %xmm0 leaq .LC3(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT movl $2, %edi xorl %eax, %eax movl 336(%rsp), %edx leaq .LC4(%rip), %rsi call __printf_chk@PLT movq 368(%rsp), %rdx leaq .LC5(%rip), %rsi xorl %eax, %eax movl $2, %edi call __printf_chk@PLT movq 312(%rsp), %rdx leaq .LC6(%rip), %rsi xorl %eax, %eax movl $2, %edi call __printf_chk@PLT movl 320(%rsp), %edx leaq .LC7(%rip), %rsi xorl %eax, %eax movl $2, %edi call __printf_chk@PLT movl 640(%rsp), %edx leaq .LC8(%rip), %rsi xorl %eax, %eax movl $2, %edi call __printf_chk@PLT movl 404(%rsp), %edx leaq .LC9(%rip), %rsi xorl %eax, %eax movl $2, %edi call __printf_chk@PLT popq %rax .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size _Z11printDevice14cudaDeviceProp, .-_Z11printDevice14cudaDeviceProp .section .rodata.str1.1 .LC10: .string "There are %d devices.\n" .LC11: .string "The %dth device's informations\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2028: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 leaq .LC11(%rip), %r12 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 xorl %ebx, %ebx subq $1056, %rsp .cfi_def_cfa_offset 1088 movq %fs:40, %rax movq %rax, 1048(%rsp) xorl %eax, %eax leaq 12(%rsp), %rdi call cudaGetDeviceCount@PLT movl 12(%rsp), %edx movl $2, %edi xorl %eax, %eax leaq .LC10(%rip), %rsi call __printf_chk@PLT .L8: cmpl %ebx, 12(%rsp) jle .L13 leaq 16(%rsp), %rbp movl %ebx, %esi incl %ebx movq %rbp, %rdi call cudaGetDeviceProperties_v2@PLT testl %eax, %eax jne .L8 movl %ebx, %edx movq %r12, %rsi movl $2, %edi call __printf_chk@PLT subq $1040, %rsp .cfi_def_cfa_offset 2128 movl $258, %ecx movq %rbp, %rsi movq %rsp, %rdi rep movsl call _Z11printDevice14cudaDeviceProp addq $1040, %rsp .cfi_def_cfa_offset 1088 jmp .L8 .L13: movq 1048(%rsp), %rax subq %fs:40, %rax je .L11 call __stack_chk_fail@PLT .L11: addq $1056, %rsp .cfi_def_cfa_offset 32 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2028: .size main, .-main .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2054: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT movq %rax, %rdi movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2054: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC2: .long 897581056 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89
#include <stdio.h> #include "hip/hip_runtime.h" #include "string.h" void printDevice(hipDeviceProp_t prop){ printf("\t Name: \t%s\n",prop.name); printf("\t Capability Major/Minor version number: %d.%d\n", prop.major, prop.minor); printf("\t Total amount of global memory: \t%.0f MBytes (%llu bytes)\n", (float)prop.totalGlobalMem/1048576.0f, (unsigned long long) prop.totalGlobalMem); printf("\t maxThreadsPerBlock: \t%d\n",prop.maxThreadsPerBlock); printf("\t totalConstMen: \t%d\n",prop.totalConstMem); printf("\t sharedMemPerBlcok: \t%d\n",prop.sharedMemPerBlock); printf("\t regsPerBlock: \t%d\n",prop.regsPerBlock); printf("\t maxThreadsPerMultiProcessor: \t%d\n",prop.maxThreadsPerMultiProcessor); printf("\t multiProcessorCount: \t%d\n",prop.multiProcessorCount); } int main(){ int count; hipGetDeviceCount(&count); printf("There are %d devices.\n",count); int i; for(i = 0; i < count; i++){ hipDeviceProp_t prop; if(hipGetDeviceProperties(&prop,i) == hipSuccess){ printf("The %dth device's informations\n",i + 1); printDevice(prop); } } return 0; }
.text .file "task1-1.hip" .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function _Z11printDevice20hipDeviceProp_tR0600 .LCPI0_0: .long 0x35800000 # float 9.53674316E-7 .text .globl _Z11printDevice20hipDeviceProp_tR0600 .type _Z11printDevice20hipDeviceProp_tR0600,@function _Z11printDevice20hipDeviceProp_tR0600: # @_Z11printDevice20hipDeviceProp_tR0600 .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 leaq 16(%rsp), %rbx movl $.L.str, %edi movq %rbx, %rsi xorl %eax, %eax callq printf movl 360(%rbx), %esi movl 364(%rbx), %edx movl $.L.str.1, %edi xorl %eax, %eax callq printf movq 288(%rbx), %rsi testq %rsi, %rsi js .LBB0_1 # %bb.2: cvtsi2ss %rsi, %xmm0 jmp .LBB0_3 .LBB0_1: movq %rsi, %rax shrq %rax movl %esi, %ecx andl $1, %ecx orq %rax, %rcx cvtsi2ss %rcx, %xmm0 addss %xmm0, %xmm0 .LBB0_3: mulss .LCPI0_0(%rip), %xmm0 cvtss2sd %xmm0, %xmm0 movl $.L.str.2, %edi movb $1, %al callq printf movl 336(%rsp), %esi movl $.L.str.3, %edi xorl %eax, %eax callq printf movq 368(%rsp), %rsi movl $.L.str.4, %edi xorl %eax, %eax callq printf movq 312(%rsp), %rsi movl $.L.str.5, %edi xorl %eax, %eax callq printf movl 320(%rsp), %esi movl $.L.str.6, %edi xorl %eax, %eax callq printf movl 640(%rsp), %esi movl $.L.str.7, %edi xorl %eax, %eax callq printf movl 404(%rsp), %esi movl $.L.str.8, %edi xorl %eax, %eax callq printf popq %rbx .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z11printDevice20hipDeviceProp_tR0600, .Lfunc_end0-_Z11printDevice20hipDeviceProp_tR0600 .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 subq $2952, %rsp # imm = 0xB88 .cfi_def_cfa_offset 2976 .cfi_offset %rbx, -24 .cfi_offset %rbp, -16 leaq 1476(%rsp), %rbx movq %rbx, %rdi callq hipGetDeviceCount movl (%rbx), %esi movl $.L.str.9, %edi xorl %eax, %eax callq printf cmpl $0, (%rbx) jle .LBB1_5 # %bb.1: # %.lr.ph.preheader leaq 1480(%rsp), %rbx xorl %ebp, %ebp .LBB1_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 movq %rbx, %rdi movl %ebp, %esi callq hipGetDevicePropertiesR0600 incl %ebp testl %eax, %eax jne .LBB1_4 # %bb.3: # in Loop: Header=BB1_2 Depth=1 movl $.L.str.10, %edi movl %ebp, %esi xorl %eax, %eax callq printf movl $184, %ecx movq %rsp, %rdi movq %rbx, %rsi rep;movsq (%rsi), %es:(%rdi) callq _Z11printDevice20hipDeviceProp_tR0600 .LBB1_4: # %.lr.ph._crit_edge # in Loop: Header=BB1_2 Depth=1 cmpl 1476(%rsp), %ebp jl .LBB1_2 .LBB1_5: # %._crit_edge xorl %eax, %eax addq $2952, %rsp # imm = 0xB88 .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "\t Name: \t%s\n" .size .L.str, 13 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "\t Capability Major/Minor version number: %d.%d\n" .size .L.str.1, 51 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "\t Total amount of global memory: \t%.0f MBytes (%llu bytes)\n" .size .L.str.2, 60 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "\t maxThreadsPerBlock: \t%d\n" .size .L.str.3, 27 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz "\t totalConstMen: \t%d\n" .size .L.str.4, 22 .type .L.str.5,@object # @.str.5 .L.str.5: .asciz "\t sharedMemPerBlcok: \t%d\n" .size .L.str.5, 26 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz "\t regsPerBlock: \t%d\n" .size .L.str.6, 21 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz "\t maxThreadsPerMultiProcessor: \t%d\n" .size .L.str.7, 36 .type .L.str.8,@object # @.str.8 .L.str.8: .asciz "\t multiProcessorCount: \t%d\n" .size .L.str.8, 28 .type .L.str.9,@object # @.str.9 .L.str.9: .asciz "There are %d devices.\n" .size .L.str.9, 23 .type .L.str.10,@object # @.str.10 .L.str.10: .asciz "The %dth device's informations\n" .size .L.str.10, 32 .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_
.text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .amdgpu_metadata --- amdhsa.kernels: [] amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
a47590b6345810e1e142910f2fc9a9d47a9bd4d1
#include "includes.h" __global__ void kArgMinColumnwise(float* mat, float* target, unsigned int width, unsigned int height) { __shared__ float min_vals[32]; __shared__ unsigned int min_args[32]; float cur_min = 2e38; unsigned int cur_arg = 0; float val = 0; for (unsigned int i = threadIdx.x; i < height; i += 32) { val = mat[i * width + blockIdx.x]; if (val < cur_min) { cur_min = val; cur_arg = i; } } min_vals[threadIdx.x] = cur_min; min_args[threadIdx.x] = cur_arg; __syncthreads(); if (threadIdx.x == 0) { cur_min = 2e38; cur_arg = 0; for (unsigned int i = 0; i < 32; i++) if (min_vals[i] < cur_min) { cur_min = min_vals[i]; cur_arg = min_args[i]; } target[blockIdx.x] = cur_arg; } }
.file "tmpxft_0034d4b8_00000000-6_kArgMinColumnwise.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z41__device_stub__Z17kArgMinColumnwisePfS_jjPfS_jj .type _Z41__device_stub__Z17kArgMinColumnwisePfS_jjPfS_jj, @function _Z41__device_stub__Z17kArgMinColumnwisePfS_jjPfS_jj: .LFB2032: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rsi, 16(%rsp) leaq 68(%rsp), %rsi movl %edx, 12(%rsp) leaq 40(%rsp), %rdx movl %ecx, 8(%rsp) leaq 48(%rsp), %rcx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 64(%rsp) movq %rax, 104(%rsp) leaq 16(%rsp), %rax movq %rax, 112(%rsp) leaq 12(%rsp), %rax movq %rax, 120(%rsp) leaq 8(%rsp), %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _Z17kArgMinColumnwisePfS_jj(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L2: movq 136(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z41__device_stub__Z17kArgMinColumnwisePfS_jjPfS_jj, .-_Z41__device_stub__Z17kArgMinColumnwisePfS_jjPfS_jj .globl _Z17kArgMinColumnwisePfS_jj .type _Z17kArgMinColumnwisePfS_jj, @function _Z17kArgMinColumnwisePfS_jj: .LFB2033: .cfi_startproc endbr64 jmp _Z41__device_stub__Z17kArgMinColumnwisePfS_jjPfS_jj .cfi_endproc .LFE2033: .size _Z17kArgMinColumnwisePfS_jj, .-_Z17kArgMinColumnwisePfS_jj .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z17kArgMinColumnwisePfS_jj" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z17kArgMinColumnwisePfS_jj(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z17kArgMinColumnwisePfS_jj .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0030*/ BSSY B0, 0x5c0 ; /* 0x0000058000007945 */ /* 0x000fe20003800000 */ /*0040*/ IMAD.MOV.U32 R3, RZ, RZ, RZ ; /* 0x000000ffff037224 */ /* 0x000fe400078e00ff */ /*0050*/ IMAD.MOV.U32 R13, RZ, RZ, 0x7f167699 ; /* 0x7f167699ff0d7424 */ /* 0x000fe200078e00ff */ /*0060*/ ISETP.GE.U32.AND P0, PT, R0, c[0x0][0x174], PT ; /* 0x00005d0000007a0c */ /* 0x001fda0003f06070 */ /*0070*/ @P0 BRA 0x5b0 ; /* 0x0000053000000947 */ /* 0x000fea0003800000 */ /*0080*/ S2R R5, SR_CTAID.X ; /* 0x0000000000057919 */ /* 0x000e220000002500 */ /*0090*/ ISETP.GE.U32.AND P2, PT, R0, c[0x0][0x174], PT ; /* 0x00005d0000007a0c */ /* 0x000fe20003f46070 */ /*00a0*/ IMAD.MOV.U32 R2, RZ, RZ, R0 ; /* 0x000000ffff027224 */ /* 0x000fd800078e0000 */ /*00b0*/ @P2 IMAD.MOV.U32 R7, RZ, RZ, 0x4 ; /* 0x00000004ff072424 */ /* 0x000fe400078e00ff */ /*00c0*/ @P2 IMAD R6, R2, c[0x0][0x170], R5 ; /* 0x00005c0002062a24 */ /* 0x001fc800078e0205 */ /*00d0*/ @P2 IMAD.WIDE.U32 R6, R6, R7, c[0x0][0x160] ; /* 0x0000580006062625 */ /* 0x000fcc00078e0007 */ /*00e0*/ @P2 LDG.E R6, [R6.64] ; /* 0x0000000406062981 */ /* 0x000ea2000c1e1900 */ /*00f0*/ IMAD.MOV.U32 R13, RZ, RZ, 0x7f167699 ; /* 0x7f167699ff0d7424 */ /* 0x000fe200078e00ff */ /*0100*/ BSSY B1, 0x3c0 ; /* 0x000002b000017945 */ /* 0x000fe20003800000 */ /*0110*/ IMAD.MOV.U32 R3, RZ, RZ, RZ ; /* 0x000000ffff037224 */ /* 0x000fc600078e00ff */ /*0120*/ @P2 FSETP.GEU.AND P3, PT, R6, R13, PT ; /* 0x0000000d0600220b */ /* 0x004fc80003f6e000 */ /*0130*/ @P2 SEL R3, R2.reuse, R3, !P3 ; /* 0x0000000302032207 */ /* 0x040fe40005800000 */ /*0140*/ @P2 IADD3 R2, R2, 0x20, RZ ; /* 0x0000002002022810 */ /* 0x000fe40007ffe0ff */ /*0150*/ @P2 FSEL R13, R6, R13, !P3 ; /* 0x0000000d060d2208 */ /* 0x000fe40005800000 */ /*0160*/ ISETP.GE.U32.AND P0, PT, R2.reuse, c[0x0][0x174], PT ; /* 0x00005d0002007a0c */ /* 0x040fe40003f06070 */ /*0170*/ IADD3 R4, -R2, c[0x0][0x174], RZ ; /* 0x00005d0002047a10 */ /* 0x000fc80007ffe1ff */ /*0180*/ ISETP.LE.U32.OR P1, PT, R4, 0x60, P0 ; /* 0x000000600400780c */ /* 0x000fe40000723470 */ /*0190*/ PLOP3.LUT P0, PT, P2, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fd6000170e170 */ /*01a0*/ @P1 BRA 0x3b0 ; /* 0x0000020000001947 */ /* 0x000fea0003800000 */ /*01b0*/ IMAD.MOV.U32 R15, RZ, RZ, c[0x0][0x174] ; /* 0x00005d00ff0f7624 */ /* 0x000fe200078e00ff */ /*01c0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*01d0*/ IADD3 R15, R15, -0x60, RZ ; /* 0xffffffa00f0f7810 */ /* 0x000fe40007ffe0ff */ /*01e0*/ IMAD.MOV.U32 R17, RZ, RZ, 0x4 ; /* 0x00000004ff117424 */ /* 0x000fe200078e00ff */ /*01f0*/ IADD3 R4, R2.reuse, 0x20, RZ ; /* 0x0000002002047810 */ /* 0x040fe20007ffe0ff */ /*0200*/ IMAD R6, R2, c[0x0][0x170], R5 ; /* 0x00005c0002067a24 */ /* 0x000fc800078e0205 */ /*0210*/ IMAD.WIDE.U32 R6, R6, R17, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fc800078e0011 */ /*0220*/ IMAD R8, R4, c[0x0][0x170], R5 ; /* 0x00005c0004087a24 */ /* 0x000fe400078e0205 */ /*0230*/ LDG.E R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea4000c1e1900 */ /*0240*/ IMAD.WIDE.U32 R8, R8, R17, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fcc00078e0011 */ /*0250*/ LDG.E R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000ee2000c1e1900 */ /*0260*/ IADD3 R12, R2, 0x40, RZ ; /* 0x00000040020c7810 */ /* 0x000fca0007ffe0ff */ /*0270*/ IMAD R10, R12, c[0x0][0x170], R5 ; /* 0x00005c000c0a7a24 */ /* 0x000fc800078e0205 */ /*0280*/ IMAD.WIDE.U32 R10, R10, R17, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fcc00078e0011 */ /*0290*/ LDG.E R11, [R10.64] ; /* 0x000000040a0b7981 */ /* 0x000f22000c1e1900 */ /*02a0*/ FSETP.GEU.AND P1, PT, R6, R13, PT ; /* 0x0000000d0600720b */ /* 0x004fc80003f2e000 */ /*02b0*/ FSEL R13, R6, R13, !P1 ; /* 0x0000000d060d7208 */ /* 0x000fc80004800000 */ /*02c0*/ FSETP.GEU.AND P2, PT, R8, R13, PT ; /* 0x0000000d0800720b */ /* 0x008fda0003f4e000 */ /*02d0*/ @P2 SEL R4, R2.reuse, R3, !P1 ; /* 0x0000000302042207 */ /* 0x040fe40004800000 */ /*02e0*/ IADD3 R3, R2, 0x60, RZ ; /* 0x0000006002037810 */ /* 0x000fca0007ffe0ff */ /*02f0*/ IMAD R6, R3, c[0x0][0x170], R5 ; /* 0x00005c0003067a24 */ /* 0x000fc800078e0205 */ /*0300*/ IMAD.WIDE.U32 R6, R6, R17, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fcc00078e0011 */ /*0310*/ LDG.E R7, [R6.64] ; /* 0x0000000406077981 */ /* 0x000ea2000c1e1900 */ /*0320*/ FSEL R8, R8, R13, !P2 ; /* 0x0000000d08087208 */ /* 0x000fe40005000000 */ /*0330*/ IADD3 R2, R2, 0x80, RZ ; /* 0x0000008002027810 */ /* 0x000fe40007ffe0ff */ /*0340*/ FSETP.GEU.AND P1, PT, R11.reuse, R8.reuse, PT ; /* 0x000000080b00720b */ /* 0x0d0fe40003f2e000 */ /*0350*/ ISETP.GE.U32.AND P3, PT, R2, R15, PT ; /* 0x0000000f0200720c */ /* 0x000fe40003f66070 */ /*0360*/ FSEL R8, R11, R8, !P1 ; /* 0x000000080b087208 */ /* 0x000fc80004800000 */ /*0370*/ FSETP.GEU.AND P2, PT, R7, R8, PT ; /* 0x000000080700720b */ /* 0x004fc80003f4e000 */ /*0380*/ FSEL R13, R7, R8, !P2 ; /* 0x00000008070d7208 */ /* 0x000fd20005000000 */ /*0390*/ @P2 SEL R3, R12, R4, !P1 ; /* 0x000000040c032207 */ /* 0x000fe20004800000 */ /*03a0*/ @!P3 BRA 0x1e0 ; /* 0xfffffe300000b947 */ /* 0x000fea000383ffff */ /*03b0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*03c0*/ ISETP.GE.U32.AND P1, PT, R2.reuse, c[0x0][0x174], PT ; /* 0x00005d0002007a0c */ /* 0x040fe20003f26070 */ /*03d0*/ BSSY B1, 0x520 ; /* 0x0000014000017945 */ /* 0x000fe20003800000 */ /*03e0*/ IADD3 R4, -R2, c[0x0][0x174], RZ ; /* 0x00005d0002047a10 */ /* 0x000fc80007ffe1ff */ /*03f0*/ ISETP.LE.U32.OR P1, PT, R4, 0x20, P1 ; /* 0x000000200400780c */ /* 0x000fda0000f23470 */ /*0400*/ @P1 BRA 0x510 ; /* 0x0000010000001947 */ /* 0x000fea0003800000 */ /*0410*/ IMAD.MOV.U32 R7, RZ, RZ, 0x4 ; /* 0x00000004ff077424 */ /* 0x000fe200078e00ff */ /*0420*/ IADD3 R4, R2.reuse, 0x20, RZ ; /* 0x0000002002047810 */ /* 0x040fe20007ffe0ff */ /*0430*/ IMAD R8, R2, c[0x0][0x170], R5 ; /* 0x00005c0002087a24 */ /* 0x000fc800078e0205 */ /*0440*/ IMAD.WIDE.U32 R8, R8, R7, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fc800078e0007 */ /*0450*/ IMAD R6, R4, c[0x0][0x170], R5 ; /* 0x00005c0004067a24 */ /* 0x000fe400078e0205 */ /*0460*/ LDG.E R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000ea4000c1e1900 */ /*0470*/ IMAD.WIDE.U32 R6, R6, R7, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fcc00078e0007 */ /*0480*/ LDG.E R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ee2000c1e1900 */ /*0490*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*04a0*/ FSETP.GEU.AND P1, PT, R8, R13, PT ; /* 0x0000000d0800720b */ /* 0x004fc80003f2e000 */ /*04b0*/ FSEL R13, R8, R13, !P1 ; /* 0x0000000d080d7208 */ /* 0x000fc80004800000 */ /*04c0*/ FSETP.GEU.AND P2, PT, R6, R13, PT ; /* 0x0000000d0600720b */ /* 0x008fc80003f4e000 */ /*04d0*/ FSEL R13, R6, R13, !P2 ; /* 0x0000000d060d7208 */ /* 0x000fd20005000000 */ /*04e0*/ @P2 SEL R4, R2.reuse, R3, !P1 ; /* 0x0000000302042207 */ /* 0x040fe40004800000 */ /*04f0*/ IADD3 R2, R2, 0x40, RZ ; /* 0x0000004002027810 */ /* 0x000fc60007ffe0ff */ /*0500*/ IMAD.MOV.U32 R3, RZ, RZ, R4 ; /* 0x000000ffff037224 */ /* 0x000fe400078e0004 */ /*0510*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0520*/ ISETP.LT.U32.OR P0, PT, R2, c[0x0][0x174], P0 ; /* 0x00005d0002007a0c */ /* 0x000fda0000701470 */ /*0530*/ @!P0 BRA 0x5b0 ; /* 0x0000007000008947 */ /* 0x000fea0003800000 */ /*0540*/ IMAD.MOV.U32 R4, RZ, RZ, 0x4 ; /* 0x00000004ff047424 */ /* 0x000fe400078e00ff */ /*0550*/ IMAD R5, R2, c[0x0][0x170], R5 ; /* 0x00005c0002057a24 */ /* 0x000fc800078e0205 */ /*0560*/ IMAD.WIDE.U32 R4, R5, R4, c[0x0][0x160] ; /* 0x0000580005047625 */ /* 0x000fcc00078e0004 */ /*0570*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea4000c1e1900 */ /*0580*/ FSETP.GEU.AND P0, PT, R4, R13, PT ; /* 0x0000000d0400720b */ /* 0x004fc80003f0e000 */ /*0590*/ FSEL R13, R4, R13, !P0 ; /* 0x0000000d040d7208 */ /* 0x000fe40004000000 */ /*05a0*/ SEL R3, R2, R3, !P0 ; /* 0x0000000302037207 */ /* 0x000fe40004000000 */ /*05b0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*05c0*/ STS [R0.X4], R13 ; /* 0x0000000d00007388 */ /* 0x0001e20000004800 */ /*05d0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*05e0*/ STS [R0.X4+0x80], R3 ; /* 0x0000800300007388 */ /* 0x0001e80000004800 */ /*05f0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0600*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0610*/ LDS.128 R16, [RZ] ; /* 0x00000000ff107984 */ /* 0x001e280000000c00 */ /*0620*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x000fe80000000c00 */ /*0630*/ LDS.128 R24, [0x80] ; /* 0x00008000ff187984 */ /* 0x000e680000000c00 */ /*0640*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000fe80000000c00 */ /*0650*/ LDS.128 R12, [0x90] ; /* 0x00009000ff0c7984 */ /* 0x000ea80000000c00 */ /*0660*/ LDS.128 R20, [0xa0] ; /* 0x0000a000ff147984 */ /* 0x000ee80000000c00 */ /*0670*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */ /* 0x000f220000002500 */ /*0680*/ FMNMX R0, R16, 1.99999993605713849301e+38, PT ; /* 0x7f16769910007809 */ /* 0x001fc40003800000 */ /*0690*/ FSETP.GEU.AND P2, PT, R16, 1.99999993605713849301e+38, PT ; /* 0x7f1676991000780b */ /* 0x000fe40003f4e000 */ /*06a0*/ FSETP.GEU.AND P6, PT, R17, R0, PT ; /* 0x000000001100720b */ /* 0x000fc80003fce000 */ /*06b0*/ FSEL R3, R17, R0, !P6 ; /* 0x0000000011037208 */ /* 0x000fc80007000000 */ /*06c0*/ FSETP.GEU.AND P0, PT, R18, R3, PT ; /* 0x000000031200720b */ /* 0x000fc80003f0e000 */ /*06d0*/ FSEL R0, R18, R3, !P0 ; /* 0x0000000312007208 */ /* 0x000fe20004000000 */ /*06e0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x4 ; /* 0x00000004ff037424 */ /* 0x000fe200078e00ff */ /*06f0*/ @P6 SEL R25, R24, RZ, !P2 ; /* 0x000000ff18196207 */ /* 0x002fe40005000000 */ /*0700*/ FSETP.GEU.AND P4, PT, R19, R0, PT ; /* 0x000000001300720b */ /* 0x000fe20003f8e000 */ /*0710*/ IMAD.WIDE.U32 R2, R2, R3, c[0x0][0x168] ; /* 0x00005a0002027625 */ /* 0x010fc600078e0003 */ /*0720*/ FSEL R19, R19, R0, !P4 ; /* 0x0000000013137208 */ /* 0x000fc80006000000 */ /*0730*/ FSETP.GEU.AND P1, PT, R4, R19, PT ; /* 0x000000130400720b */ /* 0x000fc80003f2e000 */ /*0740*/ FSEL R4, R4, R19, !P1 ; /* 0x0000001304047208 */ /* 0x000fe40004800000 */ /*0750*/ LDS.128 R16, [0x30] ; /* 0x00003000ff107984 */ /* 0x000e220000000c00 */ /*0760*/ @P4 SEL R27, R26, R25, !P0 ; /* 0x000000191a1b4207 */ /* 0x000fe40004000000 */ /*0770*/ FSETP.GEU.AND P5, PT, R5, R4, PT ; /* 0x000000040500720b */ /* 0x000fc80003fae000 */ /*0780*/ FSEL R5, R5, R4, !P5 ; /* 0x0000000405057208 */ /* 0x000fc80006800000 */ /*0790*/ FSETP.GEU.AND P3, PT, R6, R5, PT ; /* 0x000000050600720b */ /* 0x000fc80003f6e000 */ /*07a0*/ FSEL R6, R6, R5, !P3 ; /* 0x0000000506067208 */ /* 0x000fe40005800000 */ /*07b0*/ @P5 SEL R13, R12, R27, !P1 ; /* 0x0000001b0c0d5207 */ /* 0x004fe40004800000 */ /*07c0*/ FSETP.GEU.AND P6, PT, R7, R6, PT ; /* 0x000000060700720b */ /* 0x000fc80003fce000 */ /*07d0*/ FSEL R7, R7, R6, !P6 ; /* 0x0000000607077208 */ /* 0x000fc80007000000 */ /*07e0*/ FSETP.GEU.AND P2, PT, R8, R7, PT ; /* 0x000000070800720b */ /* 0x000fc80003f4e000 */ /*07f0*/ FSEL R8, R8, R7, !P2 ; /* 0x0000000708087208 */ /* 0x000fe40005000000 */ /*0800*/ LDS.128 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e620000000c00 */ /*0810*/ @P6 SEL R15, R14, R13, !P3 ; /* 0x0000000d0e0f6207 */ /* 0x000fe40005800000 */ /*0820*/ FSETP.GEU.AND P4, PT, R9, R8, PT ; /* 0x000000080900720b */ /* 0x000fc80003f8e000 */ /*0830*/ FSEL R9, R9, R8, !P4 ; /* 0x0000000809097208 */ /* 0x000fc80006000000 */ /*0840*/ FSETP.GEU.AND P0, PT, R10, R9, PT ; /* 0x000000090a00720b */ /* 0x000fc80003f0e000 */ /*0850*/ FSEL R10, R10, R9, !P0 ; /* 0x000000090a0a7208 */ /* 0x000fe40004000000 */ /*0860*/ @P4 SEL R21, R20, R15, !P2 ; /* 0x0000000f14154207 */ /* 0x008fe40005000000 */ /*0870*/ FSETP.GEU.AND P1, PT, R11.reuse, R10.reuse, PT ; /* 0x0000000a0b00720b */ /* 0x0c0fe20003f2e000 */ /*0880*/ LDS.128 R12, [0x50] ; /* 0x00005000ff0c7984 */ /* 0x000fe60000000c00 */ /*0890*/ FSEL R11, R11, R10, !P1 ; /* 0x0000000a0b0b7208 */ /* 0x000fc80004800000 */ /*08a0*/ FSETP.GEU.AND P5, PT, R16, R11, PT ; /* 0x0000000b1000720b */ /* 0x001fc80003fae000 */ /*08b0*/ FSEL R16, R16, R11, !P5 ; /* 0x0000000b10107208 */ /* 0x000fe40006800000 */ /*08c0*/ LDS.128 R8, [0xb0] ; /* 0x0000b000ff087984 */ /* 0x000e220000000c00 */ /*08d0*/ @P1 SEL R23, R22, R21, !P0 ; /* 0x0000001516171207 */ /* 0x000fe40004000000 */ /*08e0*/ FSETP.GEU.AND P6, PT, R17, R16, PT ; /* 0x000000101100720b */ /* 0x000fc80003fce000 */ /*08f0*/ FSEL R17, R17, R16, !P6 ; /* 0x0000001011117208 */ /* 0x000fc80007000000 */ /*0900*/ FSETP.GEU.AND P3, PT, R18, R17, PT ; /* 0x000000111200720b */ /* 0x000fc80003f6e000 */ /*0910*/ FSEL R18, R18, R17, !P3 ; /* 0x0000001112127208 */ /* 0x000fc80005800000 */ /*0920*/ FSETP.GEU.AND P4, PT, R19, R18, PT ; /* 0x000000121300720b */ /* 0x000fc80003f8e000 */ /*0930*/ FSEL R19, R19, R18, !P4 ; /* 0x0000001213137208 */ /* 0x000fc80006000000 */ /*0940*/ FSETP.GEU.AND P2, PT, R4, R19, PT ; /* 0x000000130400720b */ /* 0x002fc80003f4e000 */ /*0950*/ FSEL R4, R4, R19, !P2 ; /* 0x0000001304047208 */ /* 0x000fe40005000000 */ /*0960*/ LDS.128 R16, [0xc0] ; /* 0x0000c000ff107984 */ /* 0x000e640000000c00 */ /*0970*/ FSETP.GEU.AND P0, PT, R5, R4, PT ; /* 0x000000040500720b */ /* 0x000fc80003f0e000 */ /*0980*/ FSEL R5, R5, R4, !P0 ; /* 0x0000000405057208 */ /* 0x000fe40004000000 */ /*0990*/ @P6 SEL R9, R8, R23, !P5 ; /* 0x0000001708096207 */ /* 0x001fe40006800000 */ /*09a0*/ FSETP.GEU.AND P1, PT, R6, R5, PT ; /* 0x000000050600720b */ /* 0x000fe20003f2e000 */ /*09b0*/ LDS.128 R20, [0x60] ; /* 0x00006000ff147984 */ /* 0x000e220000000c00 */ /*09c0*/ @P4 SEL R11, R10, R9, !P3 ; /* 0x000000090a0b4207 */ /* 0x000fe40005800000 */ /*09d0*/ FSEL R6, R6, R5, !P1 ; /* 0x0000000506067208 */ /* 0x000fc80004800000 */ /*09e0*/ FSETP.GEU.AND P6, PT, R7, R6, PT ; /* 0x000000060700720b */ /* 0x000fc80003fce000 */ /*09f0*/ FSEL R7, R7, R6, !P6 ; /* 0x0000000607077208 */ /* 0x000fc80007000000 */ /*0a00*/ FSETP.GEU.AND P5, PT, R12, R7, PT ; /* 0x000000070c00720b */ /* 0x000fc80003fae000 */ /*0a10*/ FSEL R12, R12, R7, !P5 ; /* 0x000000070c0c7208 */ /* 0x000fe40006800000 */ /*0a20*/ LDS.128 R4, [0xd0] ; /* 0x0000d000ff047984 */ /* 0x000ea40000000c00 */ /*0a30*/ FSETP.GEU.AND P4, PT, R13, R12, PT ; /* 0x0000000c0d00720b */ /* 0x000fc80003f8e000 */ /*0a40*/ FSEL R13, R13, R12, !P4 ; /* 0x0000000c0d0d7208 */ /* 0x000fe40006000000 */ /*0a50*/ @P0 SEL R17, R16, R11, !P2 ; /* 0x0000000b10110207 */ /* 0x002fe40005000000 */ /*0a60*/ FSETP.GEU.AND P3, PT, R14, R13, PT ; /* 0x0000000d0e00720b */ /* 0x000fe20003f6e000 */ /*0a70*/ LDS.128 R8, [0x70] ; /* 0x00007000ff087984 */ /* 0x000e620000000c00 */ /*0a80*/ @P6 SEL R19, R18, R17, !P1 ; /* 0x0000001112136207 */ /* 0x000fe40004800000 */ /*0a90*/ FSEL R14, R14, R13, !P3 ; /* 0x0000000d0e0e7208 */ /* 0x000fc80005800000 */ /*0aa0*/ FSETP.GEU.AND P0, PT, R15, R14, PT ; /* 0x0000000e0f00720b */ /* 0x000fc80003f0e000 */ /*0ab0*/ FSEL R15, R15, R14, !P0 ; /* 0x0000000e0f0f7208 */ /* 0x000fc80004000000 */ /*0ac0*/ FSETP.GEU.AND P2, PT, R20, R15, PT ; /* 0x0000000f1400720b */ /* 0x001fc80003f4e000 */ /*0ad0*/ FSEL R20, R20, R15, !P2 ; /* 0x0000000f14147208 */ /* 0x000fe40005000000 */ /*0ae0*/ LDS.128 R12, [0xe0] ; /* 0x0000e000ff0c7984 */ /* 0x000e240000000c00 */ /*0af0*/ FSETP.GEU.AND P1, PT, R21, R20, PT ; /* 0x000000141500720b */ /* 0x000fc80003f2e000 */ /*0b00*/ FSEL R21, R21, R20, !P1 ; /* 0x0000001415157208 */ /* 0x000fe40004800000 */ /*0b10*/ @P4 SEL R5, R4, R19, !P5 ; /* 0x0000001304054207 */ /* 0x004fe40006800000 */ /*0b20*/ FSETP.GEU.AND P6, PT, R22, R21, PT ; /* 0x000000151600720b */ /* 0x000fe20003fce000 */ /*0b30*/ LDS.128 R16, [0xf0] ; /* 0x0000f000ff107984 */ /* 0x000ea20000000c00 */ /*0b40*/ @P0 SEL R7, R6, R5, !P3 ; /* 0x0000000506070207 */ /* 0x000fe40005800000 */ /*0b50*/ FSEL R22, R22, R21, !P6 ; /* 0x0000001516167208 */ /* 0x000fc80007000000 */ /*0b60*/ FSETP.GEU.AND P4, PT, R23, R22, PT ; /* 0x000000161700720b */ /* 0x000fc80003f8e000 */ /*0b70*/ FSEL R23, R23, R22, !P4 ; /* 0x0000001617177208 */ /* 0x000fc80006000000 */ /*0b80*/ FSETP.GEU.AND P5, PT, R8, R23, PT ; /* 0x000000170800720b */ /* 0x002fc80003fae000 */ /*0b90*/ FSEL R8, R8, R23, !P5 ; /* 0x0000001708087208 */ /* 0x000fc80006800000 */ /*0ba0*/ FSETP.GEU.AND P3, PT, R9, R8, PT ; /* 0x000000080900720b */ /* 0x000fc80003f6e000 */ /*0bb0*/ FSEL R9, R9, R8, !P3 ; /* 0x0000000809097208 */ /* 0x000fe40005800000 */ /*0bc0*/ @P1 SEL R13, R12, R7, !P2 ; /* 0x000000070c0d1207 */ /* 0x001fe40005000000 */ /*0bd0*/ FSETP.GEU.AND P0, PT, R10, R9, PT ; /* 0x000000090a00720b */ /* 0x000fe40003f0e000 */ /*0be0*/ @P4 SEL R15, R14, R13, !P6 ; /* 0x0000000d0e0f4207 */ /* 0x000fe40007000000 */ /*0bf0*/ FSEL R10, R10, R9, !P0 ; /* 0x000000090a0a7208 */ /* 0x000fc80004000000 */ /*0c00*/ FSETP.GEU.AND P1, PT, R11, R10, PT ; /* 0x0000000a0b00720b */ /* 0x000fe40003f2e000 */ /*0c10*/ @P3 SEL R17, R16, R15, !P5 ; /* 0x0000000f10113207 */ /* 0x004fd60006800000 */ /*0c20*/ @P1 SEL R19, R18, R17, !P0 ; /* 0x0000001112131207 */ /* 0x000fc80004000000 */ /*0c30*/ I2FP.F32.U32 R19, R19 ; /* 0x0000001300137245 */ /* 0x000fca0000201000 */ /*0c40*/ STG.E [R2.64], R19 ; /* 0x0000001302007986 */ /* 0x000fe2000c101904 */ /*0c50*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0c60*/ BRA 0xc60; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0c70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0c90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ca0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ce0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0cf0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __global__ void kArgMinColumnwise(float* mat, float* target, unsigned int width, unsigned int height) { __shared__ float min_vals[32]; __shared__ unsigned int min_args[32]; float cur_min = 2e38; unsigned int cur_arg = 0; float val = 0; for (unsigned int i = threadIdx.x; i < height; i += 32) { val = mat[i * width + blockIdx.x]; if (val < cur_min) { cur_min = val; cur_arg = i; } } min_vals[threadIdx.x] = cur_min; min_args[threadIdx.x] = cur_arg; __syncthreads(); if (threadIdx.x == 0) { cur_min = 2e38; cur_arg = 0; for (unsigned int i = 0; i < 32; i++) if (min_vals[i] < cur_min) { cur_min = min_vals[i]; cur_arg = min_args[i]; } target[blockIdx.x] = cur_arg; } }
.text .file "kArgMinColumnwise.hip" .globl _Z32__device_stub__kArgMinColumnwisePfS_jj # -- Begin function _Z32__device_stub__kArgMinColumnwisePfS_jj .type _Z32__device_stub__kArgMinColumnwisePfS_jj,@function _Z32__device_stub__kArgMinColumnwisePfS_jj: # @_Z32__device_stub__kArgMinColumnwisePfS_jj .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 12(%rsp), %rsi movl %edx, (%rsi) leaq 8(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z17kArgMinColumnwisePfS_jj, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z32__device_stub__kArgMinColumnwisePfS_jj, .Lfunc_end0-_Z32__device_stub__kArgMinColumnwisePfS_jj .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z17kArgMinColumnwisePfS_jj, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z17kArgMinColumnwisePfS_jj,@object # @_Z17kArgMinColumnwisePfS_jj .section .rodata,"a",@progbits .globl _Z17kArgMinColumnwisePfS_jj .p2align 3, 0x0 _Z17kArgMinColumnwisePfS_jj: .quad _Z32__device_stub__kArgMinColumnwisePfS_jj .size _Z17kArgMinColumnwisePfS_jj, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z17kArgMinColumnwisePfS_jj" .size .L__unnamed_1, 28 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z32__device_stub__kArgMinColumnwisePfS_jj .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z17kArgMinColumnwisePfS_jj .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z17kArgMinColumnwisePfS_jj ; -- Begin function _Z17kArgMinColumnwisePfS_jj .globl _Z17kArgMinColumnwisePfS_jj .p2align 8 .type _Z17kArgMinColumnwisePfS_jj,@function _Z17kArgMinColumnwisePfS_jj: ; @_Z17kArgMinColumnwisePfS_jj ; %bb.0: s_clause 0x1 s_load_b64 s[6:7], s[0:1], 0x10 s_load_b128 s[0:3], s[0:1], 0x0 v_dual_mov_b32 v3, 0 :: v_dual_mov_b32 v4, 0x7f167699 s_mov_b32 s4, s15 s_mov_b32 s5, exec_lo s_waitcnt lgkmcnt(0) v_cmpx_gt_u32_e64 s7, v0 s_cbranch_execz .LBB0_4 ; %bb.1: ; %.lr.ph v_mad_u64_u32 v[1:2], null, v0, s6, s[4:5] v_dual_mov_b32 v3, 0 :: v_dual_mov_b32 v4, 0x7f167699 v_dual_mov_b32 v2, 0 :: v_dual_mov_b32 v5, v0 s_lshl_b32 s8, s6, 5 s_mov_b32 s6, 0 .LBB0_2: ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_lshlrev_b64 v[6:7], 2, v[1:2] v_add_nc_u32_e32 v1, s8, v1 v_add_co_u32 v6, vcc_lo, s0, v6 s_delay_alu instid0(VALU_DEP_3) v_add_co_ci_u32_e32 v7, vcc_lo, s1, v7, vcc_lo global_load_b32 v6, v[6:7], off s_waitcnt vmcnt(0) v_cmp_lt_f32_e32 vcc_lo, v6, v4 v_dual_cndmask_b32 v4, v4, v6 :: v_dual_cndmask_b32 v3, v3, v5 v_add_nc_u32_e32 v5, 32, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) v_cmp_le_u32_e32 vcc_lo, s7, v5 s_or_b32 s6, vcc_lo, s6 s_and_not1_b32 exec_lo, exec_lo, s6 s_cbranch_execnz .LBB0_2 ; %bb.3: ; %Flow51 s_or_b32 exec_lo, exec_lo, s6 .LBB0_4: ; %Flow52 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s5 v_lshlrev_b32_e32 v1, 2, v0 s_mov_b32 s0, 0 s_mov_b32 s1, exec_lo ds_store_2addr_b32 v1, v3, v4 offset1:32 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB0_10 ; %bb.5: ; %.preheader.preheader v_dual_mov_b32 v0, 0 :: v_dual_mov_b32 v1, 0x7f167699 .LBB0_6: ; %.preheader ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, s0 ds_load_b32 v2, v2 offset:128 s_waitcnt lgkmcnt(0) v_cmp_nlt_f32_e32 vcc_lo, v2, v1 s_cbranch_vccnz .LBB0_8 ; %bb.7: ; in Loop: Header=BB0_6 Depth=1 v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, v2 ds_load_b32 v0, v0 .LBB0_8: ; in Loop: Header=BB0_6 Depth=1 s_add_i32 s0, s0, 4 s_delay_alu instid0(SALU_CYCLE_1) s_cmpk_eq_i32 s0, 0x80 s_cbranch_scc0 .LBB0_6 ; %bb.9: s_mov_b32 s5, 0 s_waitcnt lgkmcnt(0) v_cvt_f32_u32_e32 v0, v0 s_lshl_b64 s[0:1], s[4:5], 2 v_mov_b32_e32 v1, 0 s_add_u32 s0, s2, s0 s_addc_u32 s1, s3, s1 global_store_b32 v1, v0, s[0:1] .LBB0_10: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z17kArgMinColumnwisePfS_jj .amdhsa_group_segment_fixed_size 256 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 24 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 8 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z17kArgMinColumnwisePfS_jj, .Lfunc_end0-_Z17kArgMinColumnwisePfS_jj ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 344 ; NumSgprs: 18 ; NumVgprs: 8 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 256 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 8 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: by_value - .offset: 20 .size: 4 .value_kind: by_value .group_segment_fixed_size: 256 .kernarg_segment_align: 8 .kernarg_segment_size: 24 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z17kArgMinColumnwisePfS_jj .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z17kArgMinColumnwisePfS_jj.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 8 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
7ac2298407c592b9a8432ed911cf6a09e3c3247e
#include "includes.h" __device__ void warpReduce(volatile float *sdata, int tid, int bid, int size) { if (bid + 32 < size) sdata[tid] += sdata[tid + 32]; if (bid + 16 < size) sdata[tid] += sdata[tid + 16]; if (bid + 8 < size) sdata[tid] += sdata[tid + 8]; if (bid + 4 < size) sdata[tid] += sdata[tid + 4]; if (bid + 2 < size) sdata[tid] += sdata[tid + 2]; if (bid + 1 < size) sdata[tid] += sdata[tid + 1]; } __global__ void naive_sum(float *input, int size, float *out) { const unsigned int tid = threadIdx.x; const unsigned int bid = blockIdx.x * blockDim.x * 2 + tid; extern __shared__ float sdata[]; if (!(bid < size)) return; sdata[tid] = input[bid]; if (bid + blockDim.x < size) sdata[tid] += input[bid + blockDim.x]; __syncthreads(); for (unsigned int offset = blockDim.x/2; offset > 32; offset /= 2) { if (tid < offset && bid + offset < size) sdata[tid] += sdata[tid + offset]; __syncthreads(); } if (tid < 32) warpReduce(sdata, tid, bid, size); if (tid == 0) out[blockIdx.x] = sdata[0]; }
.file "tmpxft_00269281_00000000-6_naive_sum.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2011: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2011: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z10warpReducePVfiii .type _Z10warpReducePVfiii, @function _Z10warpReducePVfiii: .LFB2008: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE2008: .size _Z10warpReducePVfiii, .-_Z10warpReducePVfiii .globl _Z31__device_stub__Z9naive_sumPfiS_PfiS_ .type _Z31__device_stub__Z9naive_sumPfiS_PfiS_, @function _Z31__device_stub__Z9naive_sumPfiS_PfiS_: .LFB2033: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movl %esi, 20(%rsp) leaq 60(%rsp), %rsi movq %rdx, 8(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 20(%rsp), %rax movq %rax, 104(%rsp) leaq 8(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L4 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z9naive_sumPfiS_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L4: movq 120(%rsp), %rax subq %fs:40, %rax je .L6 call __stack_chk_fail@PLT .L6: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2033: .size _Z31__device_stub__Z9naive_sumPfiS_PfiS_, .-_Z31__device_stub__Z9naive_sumPfiS_PfiS_ .globl _Z9naive_sumPfiS_ .type _Z9naive_sumPfiS_, @function _Z9naive_sumPfiS_: .LFB2034: .cfi_startproc endbr64 jmp _Z31__device_stub__Z9naive_sumPfiS_PfiS_ .cfi_endproc .LFE2034: .size _Z9naive_sumPfiS_, .-_Z9naive_sumPfiS_ .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z9naive_sumPfiS_" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2036: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z9naive_sumPfiS_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2036: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z9naive_sumPfiS_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e220000002500 */ /*0020*/ IMAD.MOV.U32 R9, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff097624 */ /* 0x000fe400078e00ff */ /*0030*/ IMAD.MOV.U32 R8, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff087624 */ /* 0x000fe200078e00ff */ /*0040*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e220000002100 */ /*0050*/ IMAD.SHL.U32 R2, R9, 0x2, RZ ; /* 0x0000000209027824 */ /* 0x000fc800078e00ff */ /*0060*/ IMAD R2, R2, R0, R3 ; /* 0x0000000002027224 */ /* 0x001fca00078e0203 */ /*0070*/ ISETP.GE.U32.AND P0, PT, R2, c[0x0][0x168], PT ; /* 0x00005a0002007a0c */ /* 0x000fda0003f06070 */ /*0080*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0090*/ IADD3 R6, R2, c[0x0][0x0], RZ ; /* 0x0000000002067a10 */ /* 0x000fe20007ffe0ff */ /*00a0*/ IMAD.MOV.U32 R7, RZ, RZ, 0x4 ; /* 0x00000004ff077424 */ /* 0x000fe200078e00ff */ /*00b0*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe40000000a00 */ /*00c0*/ ISETP.GE.U32.AND P0, PT, R6, c[0x0][0x168], PT ; /* 0x00005a0006007a0c */ /* 0x000fe20003f06070 */ /*00d0*/ IMAD.WIDE.U32 R4, R2, R7, c[0x0][0x160] ; /* 0x0000580002047625 */ /* 0x000fcc00078e0007 */ /*00e0*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000eac000c1e1900 */ /*00f0*/ @!P0 IMAD.WIDE.U32 R6, R6, R7, c[0x0][0x160] ; /* 0x0000580006068625 */ /* 0x000fcc00078e0007 */ /*0100*/ @!P0 LDG.E R7, [R6.64] ; /* 0x0000000406078981 */ /* 0x000ee2000c1e1900 */ /*0110*/ ISETP.GE.U32.AND P3, PT, R9, 0x42, PT ; /* 0x000000420900780c */ /* 0x000fe40003f66070 */ /*0120*/ ISETP.GT.U32.AND P2, PT, R3.reuse, 0x1f, PT ; /* 0x0000001f0300780c */ /* 0x040fe40003f44070 */ /*0130*/ ISETP.NE.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fe20003f25270 */ /*0140*/ STS [R3.X4], R4 ; /* 0x0000000403007388 */ /* 0x0041e20000004800 */ /*0150*/ @!P0 FADD R10, R4, R7 ; /* 0x00000007040a8221 */ /* 0x008fca0000000000 */ /*0160*/ @!P0 STS [R3.X4], R10 ; /* 0x0000000a03008388 */ /* 0x0001e80000004800 */ /*0170*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0180*/ @!P3 BRA 0x270 ; /* 0x000000e00000b947 */ /* 0x000fea0003800000 */ /*0190*/ IMAD.SHL.U32 R4, R3, 0x4, RZ ; /* 0x0000000403047824 */ /* 0x001fe400078e00ff */ /*01a0*/ SHF.R.U32.HI R7, RZ, 0x1, R8 ; /* 0x00000001ff077819 */ /* 0x000fca0000011608 */ /*01b0*/ IMAD.IADD R5, R2, 0x1, R7 ; /* 0x0000000102057824 */ /* 0x000fca00078e0207 */ /*01c0*/ ISETP.GE.U32.AND P0, PT, R5, c[0x0][0x168], PT ; /* 0x00005a0005007a0c */ /* 0x000fc80003f06070 */ /*01d0*/ ISETP.GE.U32.OR P0, PT, R3, R7, P0 ; /* 0x000000070300720c */ /* 0x000fda0000706470 */ /*01e0*/ @!P0 IMAD R5, R7, 0x4, R4 ; /* 0x0000000407058824 */ /* 0x000fe200078e0204 */ /*01f0*/ @!P0 LDS R6, [R3.X4] ; /* 0x0000000003068984 */ /* 0x000fea0000004800 */ /*0200*/ @!P0 LDS R5, [R5] ; /* 0x0000000005058984 */ /* 0x000e240000000800 */ /*0210*/ @!P0 FADD R6, R6, R5 ; /* 0x0000000506068221 */ /* 0x001fca0000000000 */ /*0220*/ @!P0 STS [R3.X4], R6 ; /* 0x0000000603008388 */ /* 0x0001e80000004800 */ /*0230*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0240*/ ISETP.GT.U32.AND P0, PT, R8, 0x83, PT ; /* 0x000000830800780c */ /* 0x000fe20003f04070 */ /*0250*/ IMAD.MOV.U32 R8, RZ, RZ, R7 ; /* 0x000000ffff087224 */ /* 0x000fd800078e0007 */ /*0260*/ @P0 BRA 0x1a0 ; /* 0xffffff3000000947 */ /* 0x001fea000383ffff */ /*0270*/ BSSY B0, 0x4e0 ; /* 0x0000026000007945 */ /* 0x001fe20003800000 */ /*0280*/ @P2 BRA 0x4d0 ; /* 0x0000024000002947 */ /* 0x000fea0003800000 */ /*0290*/ IADD3 R4, R2.reuse, 0x20, RZ ; /* 0x0000002002047810 */ /* 0x040fe40007ffe0ff */ /*02a0*/ IADD3 R6, R2, 0x10, RZ ; /* 0x0000001002067810 */ /* 0x000fe40007ffe0ff */ /*02b0*/ ISETP.GE.AND P0, PT, R4, c[0x0][0x168], PT ; /* 0x00005a0004007a0c */ /* 0x000fe40003f06270 */ /*02c0*/ ISETP.GE.AND P2, PT, R6, c[0x0][0x168], PT ; /* 0x00005a0006007a0c */ /* 0x000fe40003f46270 */ /*02d0*/ IADD3 R7, R2, 0x8, RZ ; /* 0x0000000802077810 */ /* 0x000fd20007ffe0ff */ /*02e0*/ @!P0 LDS R4, [R3.X4] ; /* 0x0000000003048984 */ /* 0x000fe80000004800 */ /*02f0*/ @!P0 LDS R5, [R3.X4+0x80] ; /* 0x0000800003058984 */ /* 0x000e240000004800 */ /*0300*/ @!P0 FADD R4, R4, R5 ; /* 0x0000000504048221 */ /* 0x001fca0000000000 */ /*0310*/ @!P0 STS [R3.X4], R4 ; /* 0x0000000403008388 */ /* 0x000fe20000004800 */ /*0320*/ ISETP.GE.AND P0, PT, R7, c[0x0][0x168], PT ; /* 0x00005a0007007a0c */ /* 0x000fe40003f06270 */ /*0330*/ IADD3 R7, R2, 0x4, RZ ; /* 0x0000000402077810 */ /* 0x000fe20007ffe0ff */ /*0340*/ @!P2 LDS R5, [R3.X4] ; /* 0x000000000305a984 */ /* 0x000fe80000004800 */ /*0350*/ @!P2 LDS R6, [R3.X4+0x40] ; /* 0x000040000306a984 */ /* 0x000e240000004800 */ /*0360*/ @!P2 FADD R6, R5, R6 ; /* 0x000000060506a221 */ /* 0x001fca0000000000 */ /*0370*/ @!P2 STS [R3.X4], R6 ; /* 0x000000060300a388 */ /* 0x000fe20000004800 */ /*0380*/ ISETP.GE.AND P2, PT, R7, c[0x0][0x168], PT ; /* 0x00005a0007007a0c */ /* 0x000fe40003f46270 */ /*0390*/ IADD3 R7, R2.reuse, 0x2, RZ ; /* 0x0000000202077810 */ /* 0x040fe20007ffe0ff */ /*03a0*/ @!P0 LDS R5, [R3.X4] ; /* 0x0000000003058984 */ /* 0x000fe20000004800 */ /*03b0*/ IADD3 R2, R2, 0x1, RZ ; /* 0x0000000102027810 */ /* 0x000fc60007ffe0ff */ /*03c0*/ @!P0 LDS R8, [R3.X4+0x20] ; /* 0x0000200003088984 */ /* 0x000e240000004800 */ /*03d0*/ @!P0 FADD R8, R5, R8 ; /* 0x0000000805088221 */ /* 0x001fca0000000000 */ /*03e0*/ @!P0 STS [R3.X4], R8 ; /* 0x0000000803008388 */ /* 0x000fe20000004800 */ /*03f0*/ ISETP.GE.AND P0, PT, R7, c[0x0][0x168], PT ; /* 0x00005a0007007a0c */ /* 0x000fc60003f06270 */ /*0400*/ @!P2 LDS R4, [R3.X4] ; /* 0x000000000304a984 */ /* 0x000fe80000004800 */ /*0410*/ @!P2 LDS R5, [R3.X4+0x10] ; /* 0x000010000305a984 */ /* 0x000e240000004800 */ /*0420*/ @!P2 FADD R4, R4, R5 ; /* 0x000000050404a221 */ /* 0x001fca0000000000 */ /*0430*/ @!P2 STS [R3.X4], R4 ; /* 0x000000040300a388 */ /* 0x000fe20000004800 */ /*0440*/ ISETP.GE.AND P2, PT, R2, c[0x0][0x168], PT ; /* 0x00005a0002007a0c */ /* 0x000fc60003f46270 */ /*0450*/ @!P0 LDS R5, [R3.X4] ; /* 0x0000000003058984 */ /* 0x000fe80000004800 */ /*0460*/ @!P0 LDS R6, [R3.X4+0x8] ; /* 0x0000080003068984 */ /* 0x000e240000004800 */ /*0470*/ @!P0 FADD R6, R5, R6 ; /* 0x0000000605068221 */ /* 0x001fca0000000000 */ /*0480*/ @!P0 STS [R3.X4], R6 ; /* 0x0000000603008388 */ /* 0x000fe80000004800 */ /*0490*/ @!P2 LDS R2, [R3.X4] ; /* 0x000000000302a984 */ /* 0x000fe80000004800 */ /*04a0*/ @!P2 LDS R5, [R3.X4+0x4] ; /* 0x000004000305a984 */ /* 0x000e240000004800 */ /*04b0*/ @!P2 FADD R2, R2, R5 ; /* 0x000000050202a221 */ /* 0x001fca0000000000 */ /*04c0*/ @!P2 STS [R3.X4], R2 ; /* 0x000000020300a388 */ /* 0x0001e40000004800 */ /*04d0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*04e0*/ @P1 EXIT ; /* 0x000000000000194d */ /* 0x000fea0003800000 */ /*04f0*/ LDS R5, [RZ] ; /* 0x00000000ff057984 */ /* 0x000e620000000800 */ /*0500*/ IMAD.MOV.U32 R3, RZ, RZ, 0x4 ; /* 0x00000004ff037424 */ /* 0x001fc800078e00ff */ /*0510*/ IMAD.WIDE.U32 R2, R0, R3, c[0x0][0x170] ; /* 0x00005c0000027625 */ /* 0x000fca00078e0003 */ /*0520*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x002fe2000c101904 */ /*0530*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0540*/ BRA 0x540; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0550*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0560*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0570*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0580*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0590*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*05f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" __device__ void warpReduce(volatile float *sdata, int tid, int bid, int size) { if (bid + 32 < size) sdata[tid] += sdata[tid + 32]; if (bid + 16 < size) sdata[tid] += sdata[tid + 16]; if (bid + 8 < size) sdata[tid] += sdata[tid + 8]; if (bid + 4 < size) sdata[tid] += sdata[tid + 4]; if (bid + 2 < size) sdata[tid] += sdata[tid + 2]; if (bid + 1 < size) sdata[tid] += sdata[tid + 1]; } __global__ void naive_sum(float *input, int size, float *out) { const unsigned int tid = threadIdx.x; const unsigned int bid = blockIdx.x * blockDim.x * 2 + tid; extern __shared__ float sdata[]; if (!(bid < size)) return; sdata[tid] = input[bid]; if (bid + blockDim.x < size) sdata[tid] += input[bid + blockDim.x]; __syncthreads(); for (unsigned int offset = blockDim.x/2; offset > 32; offset /= 2) { if (tid < offset && bid + offset < size) sdata[tid] += sdata[tid + offset]; __syncthreads(); } if (tid < 32) warpReduce(sdata, tid, bid, size); if (tid == 0) out[blockIdx.x] = sdata[0]; }
.text .file "naive_sum.hip" .globl _Z24__device_stub__naive_sumPfiS_ # -- Begin function _Z24__device_stub__naive_sumPfiS_ .type _Z24__device_stub__naive_sumPfiS_,@function _Z24__device_stub__naive_sumPfiS_: # @_Z24__device_stub__naive_sumPfiS_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 12(%rsp), %rcx movl %esi, (%rcx) leaq 32(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z9naive_sumPfiS_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z24__device_stub__naive_sumPfiS_, .Lfunc_end0-_Z24__device_stub__naive_sumPfiS_ .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z9naive_sumPfiS_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z9naive_sumPfiS_,@object # @_Z9naive_sumPfiS_ .section .rodata,"a",@progbits .globl _Z9naive_sumPfiS_ .p2align 3, 0x0 _Z9naive_sumPfiS_: .quad _Z24__device_stub__naive_sumPfiS_ .size _Z9naive_sumPfiS_, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z9naive_sumPfiS_" .size .L__unnamed_1, 18 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z24__device_stub__naive_sumPfiS_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z9naive_sumPfiS_ .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z9naive_sumPfiS_ ; -- Begin function _Z9naive_sumPfiS_ .globl _Z9naive_sumPfiS_ .p2align 8 .type _Z9naive_sumPfiS_,@function _Z9naive_sumPfiS_: ; @_Z9naive_sumPfiS_ ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x24 s_load_b32 s5, s[0:1], 0x8 s_waitcnt lgkmcnt(0) s_and_b32 s6, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_i32 s2, s15, s6 v_lshl_add_u32 v1, s2, 1, v0 s_mov_b32 s2, exec_lo s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_u32_e64 s5, v1 s_cbranch_execz .LBB0_23 ; %bb.1: s_load_b64 s[2:3], s[0:1], 0x0 v_mov_b32_e32 v2, 0 v_lshl_add_u32 v5, v0, 2, 0 s_mov_b32 s4, s15 s_mov_b32 s7, exec_lo s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], 2, v[1:2] s_waitcnt lgkmcnt(0) v_add_co_u32 v3, vcc_lo, s2, v3 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, s3, v4, vcc_lo global_load_b32 v6, v[3:4], off v_add_nc_u32_e32 v3, s6, v1 s_waitcnt vmcnt(0) ds_store_b32 v5, v6 v_cmpx_gt_u32_e64 s5, v3 s_cbranch_execz .LBB0_3 ; %bb.2: v_mov_b32_e32 v4, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[2:3], 2, v[3:4] v_add_co_u32 v2, vcc_lo, s2, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s3, v3, vcc_lo global_load_b32 v2, v[2:3], off s_waitcnt vmcnt(0) v_add_f32_e32 v2, v6, v2 ds_store_b32 v5, v2 .LBB0_3: s_or_b32 exec_lo, exec_lo, s7 s_cmpk_lt_u32 s6, 0x42 s_waitcnt lgkmcnt(0) s_barrier .LBB0_4: ; =>This Inner Loop Header: Depth=1 buffer_gl0_inv s_cbranch_scc1 .LBB0_8 ; %bb.5: ; %.lr.ph ; in Loop: Header=BB0_4 Depth=1 s_lshr_b32 s3, s6, 1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v2, s3, v1 v_cmp_gt_u32_e32 vcc_lo, s3, v0 v_cmp_gt_u32_e64 s2, s5, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s7, vcc_lo, s2 s_and_saveexec_b32 s2, s7 s_cbranch_execz .LBB0_7 ; %bb.6: ; in Loop: Header=BB0_4 Depth=1 v_lshl_add_u32 v2, s3, 2, v5 ds_load_b32 v2, v2 ds_load_b32 v3, v5 s_waitcnt lgkmcnt(0) v_add_f32_e32 v2, v2, v3 ds_store_b32 v5, v2 .LBB0_7: ; in Loop: Header=BB0_4 Depth=1 s_or_b32 exec_lo, exec_lo, s2 s_waitcnt lgkmcnt(0) s_barrier s_cmpk_lt_u32 s6, 0x84 s_mov_b32 s6, s3 s_branch .LBB0_4 .LBB0_8: ; %._crit_edge s_mov_b32 s3, exec_lo v_cmpx_gt_u32_e32 32, v0 s_cbranch_execz .LBB0_21 ; %bb.9: v_add_nc_u32_e32 v2, 32, v1 s_mov_b32 s6, exec_lo s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_i32_e64 s5, v2 s_cbranch_execz .LBB0_11 ; %bb.10: v_add_nc_u32_e32 v2, 0x80, v5 v_cmp_ne_u32_e64 s2, -1, v5 s_mov_b64 s[8:9], src_shared_base s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_ne_u32_e32 vcc_lo, -1, v2 v_cndmask_b32_e64 v3, 0, s9, s2 v_cndmask_b32_e32 v6, 0, v2, vcc_lo v_cndmask_b32_e64 v7, 0, s9, vcc_lo v_cndmask_b32_e64 v2, 0, v5, s2 flat_load_b32 v4, v[6:7] glc dlc s_waitcnt vmcnt(0) flat_load_b32 v6, v[2:3] glc dlc s_waitcnt vmcnt(0) lgkmcnt(0) v_add_f32_e32 v4, v4, v6 flat_store_b32 v[2:3], v4 dlc s_waitcnt_vscnt null, 0x0 .LBB0_11: s_or_b32 exec_lo, exec_lo, s6 v_add_nc_u32_e32 v2, 16, v1 s_mov_b32 s6, exec_lo s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_i32_e64 s5, v2 s_cbranch_execz .LBB0_13 ; %bb.12: v_add_nc_u32_e32 v2, 64, v5 v_cmp_ne_u32_e64 s2, -1, v5 s_mov_b64 s[8:9], src_shared_base s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_ne_u32_e32 vcc_lo, -1, v2 v_cndmask_b32_e64 v3, 0, s9, s2 v_cndmask_b32_e32 v6, 0, v2, vcc_lo v_cndmask_b32_e64 v7, 0, s9, vcc_lo v_cndmask_b32_e64 v2, 0, v5, s2 flat_load_b32 v4, v[6:7] glc dlc s_waitcnt vmcnt(0) flat_load_b32 v6, v[2:3] glc dlc s_waitcnt vmcnt(0) lgkmcnt(0) v_add_f32_e32 v4, v4, v6 flat_store_b32 v[2:3], v4 dlc s_waitcnt_vscnt null, 0x0 .LBB0_13: s_or_b32 exec_lo, exec_lo, s6 v_add_nc_u32_e32 v2, 8, v1 s_mov_b32 s6, exec_lo s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_i32_e64 s5, v2 s_cbranch_execz .LBB0_15 ; %bb.14: v_add_nc_u32_e32 v2, 32, v5 v_cmp_ne_u32_e64 s2, -1, v5 s_mov_b64 s[8:9], src_shared_base s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_ne_u32_e32 vcc_lo, -1, v2 v_cndmask_b32_e64 v3, 0, s9, s2 v_cndmask_b32_e32 v6, 0, v2, vcc_lo v_cndmask_b32_e64 v7, 0, s9, vcc_lo v_cndmask_b32_e64 v2, 0, v5, s2 flat_load_b32 v4, v[6:7] glc dlc s_waitcnt vmcnt(0) flat_load_b32 v6, v[2:3] glc dlc s_waitcnt vmcnt(0) lgkmcnt(0) v_add_f32_e32 v4, v4, v6 flat_store_b32 v[2:3], v4 dlc s_waitcnt_vscnt null, 0x0 .LBB0_15: s_or_b32 exec_lo, exec_lo, s6 v_add_nc_u32_e32 v2, 4, v1 s_mov_b32 s6, exec_lo s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_i32_e64 s5, v2 s_cbranch_execz .LBB0_17 ; %bb.16: v_add_nc_u32_e32 v2, 16, v5 v_cmp_ne_u32_e64 s2, -1, v5 s_mov_b64 s[8:9], src_shared_base s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_ne_u32_e32 vcc_lo, -1, v2 v_cndmask_b32_e64 v3, 0, s9, s2 v_cndmask_b32_e32 v6, 0, v2, vcc_lo v_cndmask_b32_e64 v7, 0, s9, vcc_lo v_cndmask_b32_e64 v2, 0, v5, s2 flat_load_b32 v4, v[6:7] glc dlc s_waitcnt vmcnt(0) flat_load_b32 v6, v[2:3] glc dlc s_waitcnt vmcnt(0) lgkmcnt(0) v_add_f32_e32 v4, v4, v6 flat_store_b32 v[2:3], v4 dlc s_waitcnt_vscnt null, 0x0 .LBB0_17: s_or_b32 exec_lo, exec_lo, s6 v_add_nc_u32_e32 v2, 2, v1 s_mov_b32 s6, exec_lo s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_i32_e64 s5, v2 s_cbranch_execz .LBB0_19 ; %bb.18: v_add_nc_u32_e32 v2, 8, v5 v_cmp_ne_u32_e64 s2, -1, v5 s_mov_b64 s[8:9], src_shared_base s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_ne_u32_e32 vcc_lo, -1, v2 v_cndmask_b32_e64 v3, 0, s9, s2 v_cndmask_b32_e32 v6, 0, v2, vcc_lo v_cndmask_b32_e64 v7, 0, s9, vcc_lo v_cndmask_b32_e64 v2, 0, v5, s2 flat_load_b32 v4, v[6:7] glc dlc s_waitcnt vmcnt(0) flat_load_b32 v6, v[2:3] glc dlc s_waitcnt vmcnt(0) lgkmcnt(0) v_add_f32_e32 v4, v4, v6 flat_store_b32 v[2:3], v4 dlc s_waitcnt_vscnt null, 0x0 .LBB0_19: s_or_b32 exec_lo, exec_lo, s6 v_add_nc_u32_e32 v1, 1, v1 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_i32_e32 vcc_lo, s5, v1 s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_21 ; %bb.20: v_add_nc_u32_e32 v1, 4, v5 v_cmp_ne_u32_e64 s2, -1, v5 s_mov_b64 s[6:7], src_shared_base s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_ne_u32_e32 vcc_lo, -1, v1 v_cndmask_b32_e64 v2, 0, s7, s2 v_cndmask_b32_e32 v3, 0, v1, vcc_lo v_cndmask_b32_e64 v4, 0, s7, vcc_lo v_cndmask_b32_e64 v1, 0, v5, s2 flat_load_b32 v3, v[3:4] glc dlc s_waitcnt vmcnt(0) flat_load_b32 v4, v[1:2] glc dlc s_waitcnt vmcnt(0) lgkmcnt(0) v_add_f32_e32 v3, v3, v4 flat_store_b32 v[1:2], v3 dlc s_waitcnt_vscnt null, 0x0 .LBB0_21: ; %Flow40 s_or_b32 exec_lo, exec_lo, s3 v_cmp_eq_u32_e32 vcc_lo, 0, v0 s_mov_b32 s5, 0 s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_23 ; %bb.22: v_mov_b32_e32 v0, 0 s_load_b64 s[0:1], s[0:1], 0x10 s_lshl_b64 s[2:3], s[4:5], 2 ds_load_b32 v1, v0 s_waitcnt lgkmcnt(0) s_add_u32 s0, s0, s2 s_addc_u32 s1, s1, s3 global_store_b32 v0, v1, s[0:1] .LBB0_23: s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z9naive_sumPfiS_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 8 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z9naive_sumPfiS_, .Lfunc_end0-_Z9naive_sumPfiS_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 1148 ; NumSgprs: 18 ; NumVgprs: 8 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 8 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym sdata .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims - .offset: 144 .size: 4 .value_kind: hidden_dynamic_lds_size .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z9naive_sumPfiS_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z9naive_sumPfiS_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 8 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
c34eab667010f0dc4560f0d1e31f65b167715827
__global__ void swap(int *A,int n){ int idi = blockIdx.y*blockDim.y+threadIdx.y; int idj = blockIdx.x*blockDim.x+threadIdx.x; if(idi<n && idj<=idi){ if(idj%2==0 && idj<n-1){ int temp=A[idi*n+idj]; A[idi*n+idj]=A[idi*n+idj+1]; A[idi*n+idj+1]=temp; } int temp=idi; idi=idj; idj=temp; if(idi!=idj && idj%2==0 && idj<n-1){ int temp=A[idi*n+idj]; A[idi*n+idj]=A[idi*n+idj+1]; A[idi*n+idj+1]=temp; } __syncthreads(); temp=A[idi*n+idj]; A[idi*n+idj]=A[idj*n+idi]; A[idj*n+idi]=temp; } }
.file "tmpxft_003002db_00000000-6_kernel.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z24__device_stub__Z4swapPiiPii .type _Z24__device_stub__Z4swapPiiPii, @function _Z24__device_stub__Z4swapPiiPii: .LFB2032: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movl %esi, 4(%rsp) leaq 40(%rsp), %rdi leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) leaq 4(%rsp), %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z4swapPii(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L2: movq 104(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z24__device_stub__Z4swapPiiPii, .-_Z24__device_stub__Z4swapPiiPii .globl _Z4swapPii .type _Z4swapPii, @function _Z4swapPii: .LFB2033: .cfi_startproc endbr64 jmp _Z24__device_stub__Z4swapPiiPii .cfi_endproc .LFE2033: .size _Z4swapPii, .-_Z4swapPii .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z4swapPii" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z4swapPii(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z4swapPii .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.Y ; /* 0x0000000000007919 */ /* 0x000e280000002600 */ /*0020*/ S2R R3, SR_TID.Y ; /* 0x0000000000037919 */ /* 0x000e280000002200 */ /*0030*/ S2R R5, SR_CTAID.X ; /* 0x0000000000057919 */ /* 0x000e680000002500 */ /*0040*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */ /* 0x000e620000002100 */ /*0050*/ IMAD R0, R0, c[0x0][0x4], R3 ; /* 0x0000010000007a24 */ /* 0x001fca00078e0203 */ /*0060*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x168], PT ; /* 0x00005a0000007a0c */ /* 0x000fe20003f06270 */ /*0070*/ IMAD R5, R5, c[0x0][0x0], R2 ; /* 0x0000000005057a24 */ /* 0x002fca00078e0202 */ /*0080*/ ISETP.GT.OR P0, PT, R5, R0, P0 ; /* 0x000000000500720c */ /* 0x000fda0000704670 */ /*0090*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*00a0*/ ULDC UR4, c[0x0][0x168] ; /* 0x00005a0000047ab9 */ /* 0x000fe20000000800 */ /*00b0*/ LOP3.LUT R2, R5, 0x1, RZ, 0xc0, !PT ; /* 0x0000000105027812 */ /* 0x000fe200078ec0ff */ /*00c0*/ UIADD3 UR4, UR4, -0x1, URZ ; /* 0xffffffff04047890 */ /* 0x000fe2000fffe03f */ /*00d0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x4 ; /* 0x00000004ff067424 */ /* 0x000fe200078e00ff */ /*00e0*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fc80000000a00 */ /*00f0*/ ISETP.GE.AND P0, PT, R5, UR4, PT ; /* 0x0000000405007c0c */ /* 0x000fc8000bf06270 */ /*0100*/ ISETP.EQ.U32.OR P0, PT, R2, 0x1, P0 ; /* 0x000000010200780c */ /* 0x000fe20000702470 */ /*0110*/ IMAD R2, R0, c[0x0][0x168], R5 ; /* 0x00005a0000027a24 */ /* 0x000fc800078e0205 */ /*0120*/ IMAD.WIDE R2, R2, R6, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fd000078e0206 */ /*0130*/ @!P0 LDG.E R9, [R2.64+0x4] ; /* 0x0000040602098981 */ /* 0x000ea8000c1e1900 */ /*0140*/ @!P0 LDG.E R7, [R2.64] ; /* 0x0000000602078981 */ /* 0x000ee2000c1e1900 */ /*0150*/ LOP3.LUT R4, R0, 0x1, RZ, 0xc0, !PT ; /* 0x0000000100047812 */ /* 0x000fc800078ec0ff */ /*0160*/ ISETP.NE.U32.AND P1, PT, R4, 0x1, PT ; /* 0x000000010400780c */ /* 0x000fc80003f25070 */ /*0170*/ ISETP.EQ.OR P1, PT, R5.reuse, R0, !P1 ; /* 0x000000000500720c */ /* 0x040fe20004f22670 */ /*0180*/ IMAD R5, R5, c[0x0][0x168], R0 ; /* 0x00005a0005057a24 */ /* 0x000fc600078e0200 */ /*0190*/ ISETP.GE.OR P1, PT, R0, UR4, P1 ; /* 0x0000000400007c0c */ /* 0x000fe20008f26670 */ /*01a0*/ IMAD.WIDE R4, R5, R6, c[0x0][0x160] ; /* 0x0000580005047625 */ /* 0x000fe200078e0206 */ /*01b0*/ @!P0 STG.E [R2.64], R9 ; /* 0x0000000902008986 */ /* 0x004fe8000c101906 */ /*01c0*/ @!P0 STG.E [R2.64+0x4], R7 ; /* 0x0000040702008986 */ /* 0x008fee000c101906 */ /*01d0*/ @!P1 LDG.E R13, [R4.64+0x4] ; /* 0x00000406040d9981 */ /* 0x000ea8000c1e1900 */ /*01e0*/ @!P1 LDG.E R11, [R4.64] ; /* 0x00000006040b9981 */ /* 0x000ee8000c1e1900 */ /*01f0*/ @!P1 STG.E [R4.64], R13 ; /* 0x0000000d04009986 */ /* 0x004fe8000c101906 */ /*0200*/ @!P1 STG.E [R4.64+0x4], R11 ; /* 0x0000040b04009986 */ /* 0x008fe8000c101906 */ /*0210*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0220*/ LDG.E R17, [R2.64] ; /* 0x0000000602117981 */ /* 0x000ea8000c1e1900 */ /*0230*/ LDG.E R15, [R4.64] ; /* 0x00000006040f7981 */ /* 0x000ee8000c1e1900 */ /*0240*/ STG.E [R4.64], R17 ; /* 0x0000001104007986 */ /* 0x004fe8000c101906 */ /*0250*/ STG.E [R2.64], R15 ; /* 0x0000000f02007986 */ /* 0x008fe2000c101906 */ /*0260*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0270*/ BRA 0x270; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0280*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0290*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> __global__ void swap(int *A,int n){ int idi = blockIdx.y*blockDim.y+threadIdx.y; int idj = blockIdx.x*blockDim.x+threadIdx.x; if(idi<n && idj<=idi){ if(idj%2==0 && idj<n-1){ int temp=A[idi*n+idj]; A[idi*n+idj]=A[idi*n+idj+1]; A[idi*n+idj+1]=temp; } int temp=idi; idi=idj; idj=temp; if(idi!=idj && idj%2==0 && idj<n-1){ int temp=A[idi*n+idj]; A[idi*n+idj]=A[idi*n+idj+1]; A[idi*n+idj+1]=temp; } __syncthreads(); temp=A[idi*n+idj]; A[idi*n+idj]=A[idj*n+idi]; A[idj*n+idi]=temp; } }
.text .file "kernel.hip" .globl _Z19__device_stub__swapPii # -- Begin function _Z19__device_stub__swapPii .type _Z19__device_stub__swapPii,@function _Z19__device_stub__swapPii: # @_Z19__device_stub__swapPii .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 4(%rsp), %rcx movl %esi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z4swapPii, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z19__device_stub__swapPii, .Lfunc_end0-_Z19__device_stub__swapPii .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z4swapPii, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z4swapPii,@object # @_Z4swapPii .section .rodata,"a",@progbits .globl _Z4swapPii .p2align 3, 0x0 _Z4swapPii: .quad _Z19__device_stub__swapPii .size _Z4swapPii, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z4swapPii" .size .L__unnamed_1, 11 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z19__device_stub__swapPii .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z4swapPii .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z4swapPii ; -- Begin function _Z4swapPii .globl _Z4swapPii .p2align 8 .type _Z4swapPii,@function _Z4swapPii: ; @_Z4swapPii ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x1c s_load_b32 s4, s[0:1], 0x8 v_bfe_u32 v2, v0, 10, 10 v_and_b32_e32 v3, 0x3ff, v0 s_waitcnt lgkmcnt(0) s_lshr_b32 s3, s2, 16 s_and_b32 s2, s2, 0xffff s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mad_u64_u32 v[0:1], null, s15, s3, v[2:3] v_mad_u64_u32 v[1:2], null, s14, s2, v[3:4] v_cmp_gt_i32_e32 vcc_lo, s4, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_le_i32_e64 s2, v1, v0 s_and_b32 s2, vcc_lo, s2 s_delay_alu instid0(SALU_CYCLE_1) s_and_saveexec_b32 s3, s2 s_cbranch_execz .LBB0_6 ; %bb.1: s_load_b64 s[2:3], s[0:1], 0x0 v_and_b32_e32 v2, 1, v1 s_add_i32 s1, s4, -1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_i32_e64 s0, s1, v1 v_cmp_eq_u32_e32 vcc_lo, 0, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s5, vcc_lo, s0 s_and_saveexec_b32 s0, s5 s_cbranch_execz .LBB0_3 ; %bb.2: v_mad_u64_u32 v[2:3], null, v0, s4, v[1:2] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v3, 31, v2 v_lshlrev_b64 v[2:3], 2, v[2:3] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, s2, v2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v3, vcc_lo global_load_b64 v[4:5], v[2:3], off s_waitcnt vmcnt(0) v_mov_b32_e32 v6, v4 global_store_b64 v[2:3], v[5:6], off .LBB0_3: s_or_b32 exec_lo, exec_lo, s0 v_mad_u64_u32 v[2:3], null, v1, s4, v[0:1] v_and_b32_e32 v4, 1, v0 v_cmp_ne_u32_e32 vcc_lo, v1, v0 v_cmp_gt_i32_e64 s1, s1, v0 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cmp_eq_u32_e64 s0, 0, v4 v_ashrrev_i32_e32 v3, 31, v2 s_and_b32 s0, vcc_lo, s0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) v_lshlrev_b64 v[2:3], 2, v[2:3] s_and_b32 s1, s0, s1 s_and_saveexec_b32 s0, s1 s_cbranch_execz .LBB0_5 ; %bb.4: s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_add_co_u32 v4, vcc_lo, s2, v2 v_add_co_ci_u32_e32 v5, vcc_lo, s3, v3, vcc_lo global_load_b64 v[6:7], v[4:5], off s_waitcnt vmcnt(0) v_mov_b32_e32 v8, v6 global_store_b64 v[4:5], v[7:8], off .LBB0_5: ; %._crit_edge s_or_b32 exec_lo, exec_lo, s0 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[4:5], null, v0, s4, v[1:2] s_waitcnt lgkmcnt(0) s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv v_ashrrev_i32_e32 v5, 31, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[4:5] v_add_co_u32 v0, vcc_lo, s2, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, s3, v1, vcc_lo v_add_co_u32 v2, vcc_lo, s2, v2 v_add_co_ci_u32_e32 v3, vcc_lo, s3, v3, vcc_lo s_clause 0x1 global_load_b32 v4, v[0:1], off global_load_b32 v5, v[2:3], off s_waitcnt vmcnt(1) global_store_b32 v[2:3], v4, off s_waitcnt vmcnt(0) global_store_b32 v[0:1], v5, off .LBB0_6: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z4swapPii .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 9 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z4swapPii, .Lfunc_end0-_Z4swapPii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 472 ; NumSgprs: 18 ; NumVgprs: 9 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 9 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 4 .value_kind: by_value - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z4swapPii .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z4swapPii.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 9 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
fb54e922f7400cea4a0cc19495dca14b02ee3089
#include <cuda.h> #include <ctime> #include <stdio.h> #include <iostream> int K = 256; int N = 1024 * 32; int sizeVector = (N * 32 * 20); #define CUDA_CHECK_RETURN(value) ((cudaError_t)value != cudaSuccess) ? printf("Error %s at line %d in the file %s\n", cudaGetErrorString((cudaError_t)value), __LINE__, __FILE__) : printf("") __global__ void addKernel(int *a, int *b, int *c) { int i = threadIdx.x + blockIdx.x * blockDim.x; c[i] = a[i] + b[i]; } __global__ void mulKernel(int *a, int *b, int *c) { int i = threadIdx.x + blockIdx.x * blockDim.x; c[i] = a[i] * b[i]; } void VectorOps() { cudaStream_t stream0, stream1; int *a; int *b; int *c; CUDA_CHECK_RETURN(cudaHostAlloc((void**)&a, sizeVector * sizeof(int), cudaHostAllocDefault)); CUDA_CHECK_RETURN(cudaHostAlloc((void**)&b, sizeVector * sizeof(int), cudaHostAllocDefault)); CUDA_CHECK_RETURN(cudaHostAlloc((void**)&c, sizeVector * sizeof(int), cudaHostAllocDefault)); for(int i = 0; i < sizeVector; i++) { a[i] = rand() % 20; b[i] = rand() % 20; } int *dev_a0 = 0; int *dev_b0 = 0; int *dev_c0 = 0; int *dev_a1 = 0; int *dev_b1 = 0; int *dev_c1 = 0; cudaEvent_t start, stop; CUDA_CHECK_RETURN(cudaStreamCreate(&stream0)); CUDA_CHECK_RETURN(cudaStreamCreate(&stream1)); float time; CUDA_CHECK_RETURN(cudaEventCreate(&start)); CUDA_CHECK_RETURN(cudaEventCreate(&stop)); CUDA_CHECK_RETURN(cudaMalloc((void**)&dev_c0, sizeVector * sizeof(int))); CUDA_CHECK_RETURN(cudaMalloc((void**)&dev_a0, sizeVector * sizeof(int))); CUDA_CHECK_RETURN(cudaMalloc((void**)&dev_b0, sizeVector * sizeof(int))); CUDA_CHECK_RETURN(cudaMalloc((void**)&dev_c1, sizeVector * sizeof(int))); CUDA_CHECK_RETURN(cudaMalloc((void**)&dev_a1, sizeVector * sizeof(int))); CUDA_CHECK_RETURN(cudaMalloc((void**)&dev_b1, sizeVector * sizeof(int))); CUDA_CHECK_RETURN(cudaEventSynchronize(start)); CUDA_CHECK_RETURN(cudaEventRecord(start, 0)); for(int i = 0; i < sizeVector; i += N) { CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_a0, a + i, N * sizeof(int), cudaMemcpyHostToDevice, stream0)); CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_b0, b + i, N * sizeof(int), cudaMemcpyHostToDevice, stream0)); addKernel <<< N / K, K, 0, stream0 >>> (dev_a0, dev_b0, dev_c0); CUDA_CHECK_RETURN(cudaMemcpyAsync(c + i, dev_c0, N * sizeof(int), cudaMemcpyDeviceToHost, stream0)); } CUDA_CHECK_RETURN(cudaStreamSynchronize(stream0)); CUDA_CHECK_RETURN(cudaEventRecord(stop, 0)); CUDA_CHECK_RETURN(cudaEventSynchronize(stop)); CUDA_CHECK_RETURN(cudaDeviceSynchronize()); CUDA_CHECK_RETURN(cudaEventElapsedTime(&time, start, stop)); printf("\nV.1-Add Time: %f ms\n", time); for(int i = sizeVector - 10; i < sizeVector; i++) { std::cout << a[i] << " " << b[i] << " " << c[i] << std::endl; } for(int i = 0; i < sizeVector; i++) { a[i] = rand() % 20; b[i] = rand() % 20; } CUDA_CHECK_RETURN(cudaEventSynchronize(start)); CUDA_CHECK_RETURN(cudaEventRecord(start, 0)); for(int i = 0; i < sizeVector; i += N) { CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_a1, a + i, N * sizeof(int), cudaMemcpyHostToDevice, stream1)); CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_b1, b + i, N * sizeof(int), cudaMemcpyHostToDevice, stream1)); mulKernel <<< N / K, K, 0, stream1 >>> (dev_a1, dev_b1, dev_c1); CUDA_CHECK_RETURN(cudaMemcpyAsync(c + i, dev_c1, N * sizeof(int), cudaMemcpyDeviceToHost, stream1)); } CUDA_CHECK_RETURN(cudaStreamSynchronize(stream1)); CUDA_CHECK_RETURN(cudaEventRecord(stop, 0)); CUDA_CHECK_RETURN(cudaEventSynchronize(stop)); CUDA_CHECK_RETURN(cudaDeviceSynchronize()); CUDA_CHECK_RETURN(cudaEventElapsedTime(&time, start, stop)); printf("\nV.1-Mul Time: %f ms\n", time); for(int i = sizeVector - 10; i < sizeVector; i++) { std::cout << a[i] << " " << b[i] << " " << c[i] << std::endl; } for(int i = 0; i < sizeVector; i++) { a[i] = rand() % 20; b[i] = rand() % 20; } CUDA_CHECK_RETURN(cudaEventSynchronize(start)); CUDA_CHECK_RETURN(cudaEventRecord(start, 0)); for(int i = 0; i < sizeVector; i += N * 2) { CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_a0, a + i, N * sizeof(int), cudaMemcpyHostToDevice, stream0)); CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_b0, b + i, N * sizeof(int), cudaMemcpyHostToDevice, stream0)); addKernel <<< N / K, K, 0, stream0 >>> (dev_a0, dev_b0, dev_c0); CUDA_CHECK_RETURN(cudaMemcpyAsync(c + i, dev_c0, N * sizeof(int), cudaMemcpyDeviceToHost, stream0)); CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_a1, a + i + N, N * sizeof(int), cudaMemcpyHostToDevice, stream1)); CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_b1, b + i + N, N * sizeof(int), cudaMemcpyHostToDevice, stream1)); addKernel <<< N / K, K, 0, stream1 >>> (dev_a1, dev_b1, dev_c1); CUDA_CHECK_RETURN(cudaMemcpyAsync(c + i + N, dev_c1, N * sizeof(int), cudaMemcpyDeviceToHost, stream1)); } CUDA_CHECK_RETURN(cudaStreamSynchronize(stream0)); CUDA_CHECK_RETURN(cudaStreamSynchronize(stream1)); CUDA_CHECK_RETURN(cudaEventRecord(stop, 0)); CUDA_CHECK_RETURN(cudaEventSynchronize(stop)); CUDA_CHECK_RETURN(cudaDeviceSynchronize()); CUDA_CHECK_RETURN(cudaEventElapsedTime(&time, start, stop)); printf("\nV.2-Add Time: %f ms\n", time); for(int i = sizeVector - 10; i < sizeVector; i++) { std::cout << a[i] << " " << b[i] << " " << c[i] << std::endl; } for(int i = 0; i < sizeVector; i++) { a[i] = rand() % 20; b[i] = rand() % 20; } CUDA_CHECK_RETURN(cudaEventSynchronize(start)); CUDA_CHECK_RETURN(cudaEventRecord(start, 0)); for(int i = 0; i < sizeVector; i += N * 2) { CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_a0, a + i, N * sizeof(int), cudaMemcpyHostToDevice, stream0)); CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_b0, b + i, N * sizeof(int), cudaMemcpyHostToDevice, stream0)); mulKernel <<< N / K, K, 0, stream0 >>> (dev_a0, dev_b0, dev_c0); CUDA_CHECK_RETURN(cudaMemcpyAsync(c + i, dev_c0, N * sizeof(int), cudaMemcpyDeviceToHost, stream0)); CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_a1, a + i + N, N * sizeof(int), cudaMemcpyHostToDevice, stream1)); CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_b1, b + i + N, N * sizeof(int), cudaMemcpyHostToDevice, stream1)); mulKernel <<< N / K, K, 0, stream1 >>> (dev_a1, dev_b1, dev_c1); CUDA_CHECK_RETURN(cudaMemcpyAsync(c + i + N, dev_c1, N * sizeof(int), cudaMemcpyDeviceToHost, stream1)); } CUDA_CHECK_RETURN(cudaStreamSynchronize(stream0)); CUDA_CHECK_RETURN(cudaStreamSynchronize(stream1)); CUDA_CHECK_RETURN(cudaEventRecord(stop, 0)); CUDA_CHECK_RETURN(cudaEventSynchronize(stop)); CUDA_CHECK_RETURN(cudaDeviceSynchronize()); CUDA_CHECK_RETURN(cudaEventElapsedTime(&time, start, stop)); printf("\nV.2-Mul Time: %f ms\n", time); for(int i = sizeVector - 10; i < sizeVector; i++) { std::cout << a[i] << " " << b[i] << " " << c[i] << std::endl; } for(int i = 0; i < sizeVector; i++) { a[i] = rand() % 20; b[i] = rand() % 20; } CUDA_CHECK_RETURN(cudaEventSynchronize(start)); CUDA_CHECK_RETURN(cudaEventRecord(start, 0)); for(int i = 0; i < sizeVector; i += N * 2) { CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_a0, a + i, N * sizeof(int), cudaMemcpyHostToDevice, stream0)); CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_a1, a + i + N, N * sizeof(int), cudaMemcpyHostToDevice, stream1)); CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_b0, b + i, N * sizeof(int), cudaMemcpyHostToDevice, stream0)); CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_b1, b + i + N, N * sizeof(int), cudaMemcpyHostToDevice, stream1)); addKernel <<< N / K, K, 0, stream0 >>> (dev_a0, dev_b0, dev_c0); addKernel <<< N / K, K, 0, stream1 >>> (dev_a1, dev_b1, dev_c1); CUDA_CHECK_RETURN(cudaMemcpyAsync(c + i, dev_c0, N * sizeof(int), cudaMemcpyDeviceToHost, stream0)); CUDA_CHECK_RETURN(cudaMemcpyAsync(c + i + N, dev_c1, N * sizeof(int), cudaMemcpyDeviceToHost, stream1)); } CUDA_CHECK_RETURN(cudaStreamSynchronize(stream0)); CUDA_CHECK_RETURN(cudaStreamSynchronize(stream1)); CUDA_CHECK_RETURN(cudaEventRecord(stop, 0)); CUDA_CHECK_RETURN(cudaEventSynchronize(stop)); CUDA_CHECK_RETURN(cudaDeviceSynchronize()); CUDA_CHECK_RETURN(cudaEventElapsedTime(&time, start, stop)); printf("\nV.3-Add Time: %f ms\n", time); for(int i = sizeVector - 10; i < sizeVector; i++) { std::cout << a[i] << " " << b[i] << " " << c[i] << std::endl; } for(int i = 0; i < sizeVector; i++) { a[i] = rand() % 20; b[i] = rand() % 20; } CUDA_CHECK_RETURN(cudaEventSynchronize(start)); CUDA_CHECK_RETURN(cudaEventRecord(start, 0)); for(int i = 0; i < sizeVector; i += N * 2) { CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_a0, a + i, N * sizeof(int), cudaMemcpyHostToDevice, stream0)); CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_a1, a + i + N, N * sizeof(int), cudaMemcpyHostToDevice, stream1)); CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_b0, b + i, N * sizeof(int), cudaMemcpyHostToDevice, stream0)); CUDA_CHECK_RETURN(cudaMemcpyAsync(dev_b1, b + i + N, N * sizeof(int), cudaMemcpyHostToDevice, stream1)); mulKernel <<< N / K, K, 0, stream0 >>> (dev_a0, dev_b0, dev_c0); mulKernel <<< N / K, K, 0, stream1 >>> (dev_a1, dev_b1, dev_c1); CUDA_CHECK_RETURN(cudaMemcpyAsync(c + i, dev_c0, N * sizeof(int), cudaMemcpyDeviceToHost, stream0)); CUDA_CHECK_RETURN(cudaMemcpyAsync(c + i + N, dev_c1, N * sizeof(int), cudaMemcpyDeviceToHost, stream1)); } CUDA_CHECK_RETURN(cudaStreamSynchronize(stream0)); CUDA_CHECK_RETURN(cudaStreamSynchronize(stream1)); CUDA_CHECK_RETURN(cudaEventRecord(stop, 0)); CUDA_CHECK_RETURN(cudaEventSynchronize(stop)); CUDA_CHECK_RETURN(cudaDeviceSynchronize()); CUDA_CHECK_RETURN(cudaEventElapsedTime(&time, start, stop)); printf("\nV.3-Mul Time: %f ms\n", time); for(int i = sizeVector - 10; i < sizeVector; i++) { std::cout << a[i] << " " << b[i] << " " << c[i] << std::endl; } CUDA_CHECK_RETURN(cudaFreeHost(a)); CUDA_CHECK_RETURN(cudaFreeHost(b)); CUDA_CHECK_RETURN(cudaFreeHost(c)); CUDA_CHECK_RETURN(cudaFree(dev_a0)); CUDA_CHECK_RETURN(cudaFree(dev_a1)); CUDA_CHECK_RETURN(cudaFree(dev_b0)); CUDA_CHECK_RETURN(cudaFree(dev_b1)); CUDA_CHECK_RETURN(cudaFree(dev_c0)); CUDA_CHECK_RETURN(cudaFree(dev_c1)); } float cuda_memory_malloc_test(int size, bool up) { cudaEvent_t start, stop; int *a, *dev_a; float elapsedTime = 0.0f; CUDA_CHECK_RETURN(cudaEventCreate(&start)); CUDA_CHECK_RETURN(cudaEventCreate(&stop)); a = (int*)malloc(size * sizeof(*a)); CUDA_CHECK_RETURN(cudaMalloc((void**)&dev_a, size * sizeof(*dev_a))); CUDA_CHECK_RETURN(cudaEventSynchronize(start)); CUDA_CHECK_RETURN(cudaEventRecord(start, 0)); for (int i = 0; i < 100; i++) { if(up) { CUDA_CHECK_RETURN(cudaMemcpy(dev_a, a, size * sizeof(*dev_a), cudaMemcpyHostToDevice)); } else { CUDA_CHECK_RETURN(cudaMemcpy(a, dev_a, size * sizeof(*dev_a), cudaMemcpyDeviceToHost)); } } CUDA_CHECK_RETURN(cudaEventRecord(stop, 0)); CUDA_CHECK_RETURN(cudaEventSynchronize(stop)); CUDA_CHECK_RETURN(cudaEventElapsedTime(&elapsedTime, start, stop)); free(a); CUDA_CHECK_RETURN(cudaFree(dev_a)); CUDA_CHECK_RETURN(cudaEventDestroy(start)); CUDA_CHECK_RETURN(cudaEventDestroy(stop)); return elapsedTime; } float cuda_alloc_memory_malloc_test(int size, bool up) { cudaEvent_t start, stop; int *a, *dev_a; float elapsedTime = 0.0f; CUDA_CHECK_RETURN(cudaEventCreate(&start)); CUDA_CHECK_RETURN(cudaEventCreate(&stop)); CUDA_CHECK_RETURN(cudaMalloc((void**)&dev_a, size * sizeof(*dev_a))); CUDA_CHECK_RETURN(cudaHostAlloc((void**)&a, size * sizeof(*a),cudaHostAllocDefault)); CUDA_CHECK_RETURN(cudaEventSynchronize(start)); CUDA_CHECK_RETURN(cudaEventRecord(start, 0)); for (int i = 0; i < 100; i++) { if (up) { CUDA_CHECK_RETURN(cudaMemcpy(dev_a, a, size * sizeof(*a), cudaMemcpyHostToDevice)); } else { CUDA_CHECK_RETURN(cudaMemcpy(a, dev_a, size * sizeof(*a), cudaMemcpyDeviceToHost)); } } CUDA_CHECK_RETURN(cudaEventRecord(stop, 0)); CUDA_CHECK_RETURN(cudaEventSynchronize(stop)); CUDA_CHECK_RETURN(cudaEventElapsedTime(&elapsedTime, start, stop)); CUDA_CHECK_RETURN(cudaFree(dev_a)); CUDA_CHECK_RETURN(cudaFreeHost(a)); CUDA_CHECK_RETURN(cudaEventDestroy(start)); CUDA_CHECK_RETURN(cudaEventDestroy(stop)); return elapsedTime; } int main() { srand(time(NULL)); float elapsedTime; float MB = (float)100 * sizeVector * sizeof(int)/1024/1024; elapsedTime = cuda_memory_malloc_test(sizeVector, true); printf("Without block pages GPU: %3.5f ms\n",elapsedTime); printf("\tMB GPU %3.1f\n", MB/(elapsedTime/1000)); elapsedTime = cuda_memory_malloc_test(sizeVector, false); printf("Without block pages CPU: %3.5f ms\n", elapsedTime); printf("\tMB CPU %3.1f\n", MB / (elapsedTime / 1000)); elapsedTime = cuda_alloc_memory_malloc_test(sizeVector, true); printf("Block pages GPU: %3.5f ms\n", elapsedTime); printf("\tMB GPU %3.1f\n", MB / (elapsedTime / 1000)); elapsedTime = cuda_alloc_memory_malloc_test(sizeVector, false); printf("Block pages CPU: %3.5f ms\n", elapsedTime); printf("\tMB CPU %3.1f\n", MB / (elapsedTime / 1000)); VectorOps(); return 0; }
.file "tmpxft_00220479_00000000-6_lab6.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB3641: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE3641: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .align 2 .type _ZNSolsEPFRSoS_E.isra.0, @function _ZNSolsEPFRSoS_E.isra.0: .LFB4299: .cfi_startproc jmp *%rsi .cfi_endproc .LFE4299: .size _ZNSolsEPFRSoS_E.isra.0, .-_ZNSolsEPFRSoS_E.isra.0 .section .rodata.str1.1,"aMS",@progbits,1 .LC1: .string "/home/ubuntu/Datasets/stackv2/train-structured/makisto/pgp/master/pgp/Lab6/lab6.cu" .LC2: .string "Error %s at line %d in the file %s\n" .LC3: .string "" .text .globl _Z23cuda_memory_malloc_testib .type _Z23cuda_memory_malloc_testib, @function _Z23cuda_memory_malloc_testib: .LFB3636: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movl %esi, %r13d pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movslq %edi, %rbx subq $48, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax leaq 16(%rsp), %rbp movl $0x00000000, 12(%rsp) movq %rbp, %rdi call cudaEventCreate@PLT testl %eax, %eax je .L4 movq %rbp, %rdi call cudaEventCreate@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $302, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L5 .L4: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L5: leaq 24(%rsp), %rbp movq %rbp, %rdi call cudaEventCreate@PLT testl %eax, %eax je .L6 movq %rbp, %rdi call cudaEventCreate@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $303, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L7 .L6: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L7: salq $2, %rbx leaq 32(%rsp), %r12 movq %rbx, %rdi call malloc@PLT movq %rbx, %rsi movq %r12, %rdi movq %rax, %rbp call cudaMalloc@PLT testl %eax, %eax je .L8 movq %rbx, %rsi movq %r12, %rdi call cudaMalloc@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $306, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L9 .L8: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L9: movq 16(%rsp), %rdi call cudaEventSynchronize@PLT testl %eax, %eax je .L10 movq 16(%rsp), %rdi call cudaEventSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $308, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L11 .L10: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L11: movq 16(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT testl %eax, %eax je .L12 movq 16(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $309, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L13 .L12: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L13: movl $100, %r12d leaq .LC2(%rip), %r14 .L17: movq 32(%rsp), %rdi testb %r13b, %r13b je .L14 movl $1, %ecx movq %rbx, %rdx movq %rbp, %rsi call cudaMemcpy@PLT testl %eax, %eax je .L15 movq 32(%rsp), %rdi movl $1, %ecx movq %rbx, %rdx movq %rbp, %rsi call cudaMemcpy@PLT movl %eax, %edi call cudaGetErrorString@PLT leaq .LC1(%rip), %r8 movl $315, %ecx movq %rax, %rdx jmp .L39 .L15: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L16 .L14: movq %rdi, %rsi movl $2, %ecx movq %rbx, %rdx movq %rbp, %rdi call cudaMemcpy@PLT testl %eax, %eax je .L15 movq 32(%rsp), %rsi movl $2, %ecx movq %rbx, %rdx movq %rbp, %rdi call cudaMemcpy@PLT movl %eax, %edi call cudaGetErrorString@PLT leaq .LC1(%rip), %r8 movl $319, %ecx movq %rax, %rdx .L39: movq %r14, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L16: decl %r12d jne .L17 movq 24(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT testl %eax, %eax je .L18 movq 24(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $323, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L19 .L18: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L19: movq 24(%rsp), %rdi call cudaEventSynchronize@PLT testl %eax, %eax je .L20 movq 24(%rsp), %rdi call cudaEventSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $324, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L21 .L20: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L21: leaq 12(%rsp), %rbx movq 24(%rsp), %rdx movq 16(%rsp), %rsi movq %rbx, %rdi call cudaEventElapsedTime@PLT testl %eax, %eax je .L22 movq 24(%rsp), %rdx movq 16(%rsp), %rsi movq %rbx, %rdi call cudaEventElapsedTime@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $325, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L23 .L22: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L23: movq %rbp, %rdi call free@PLT movq 32(%rsp), %rdi call cudaFree@PLT testl %eax, %eax je .L24 movq 32(%rsp), %rdi call cudaFree@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $329, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L25 .L24: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L25: movq 16(%rsp), %rdi call cudaEventDestroy@PLT testl %eax, %eax je .L26 movq 16(%rsp), %rdi call cudaEventDestroy@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $330, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L27 .L26: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L27: movq 24(%rsp), %rdi call cudaEventDestroy@PLT testl %eax, %eax je .L28 movq 24(%rsp), %rdi call cudaEventDestroy@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $331, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L29 .L28: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L29: movss 12(%rsp), %xmm0 movq 40(%rsp), %rax subq %fs:40, %rax je .L30 call __stack_chk_fail@PLT .L30: addq $48, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3636: .size _Z23cuda_memory_malloc_testib, .-_Z23cuda_memory_malloc_testib .globl _Z29cuda_alloc_memory_malloc_testib .type _Z29cuda_alloc_memory_malloc_testib, @function _Z29cuda_alloc_memory_malloc_testib: .LFB3637: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movl %esi, %r12d pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movslq %edi, %rbx subq $56, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax leaq 8(%rsp), %rbp movl $0x00000000, 4(%rsp) movq %rbp, %rdi call cudaEventCreate@PLT testl %eax, %eax je .L42 movq %rbp, %rdi call cudaEventCreate@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $342, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L43 .L42: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L43: leaq 16(%rsp), %rbp movq %rbp, %rdi call cudaEventCreate@PLT testl %eax, %eax je .L44 movq %rbp, %rdi call cudaEventCreate@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $343, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L45 .L44: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L45: salq $2, %rbx leaq 32(%rsp), %rbp movq %rbx, %rsi movq %rbp, %rdi call cudaMalloc@PLT testl %eax, %eax je .L46 movq %rbx, %rsi movq %rbp, %rdi call cudaMalloc@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $345, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L47 .L46: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L47: leaq 24(%rsp), %rbp xorl %edx, %edx movq %rbx, %rsi movq %rbp, %rdi call cudaHostAlloc@PLT testl %eax, %eax je .L48 xorl %edx, %edx movq %rbx, %rsi movq %rbp, %rdi call cudaHostAlloc@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $346, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L49 .L48: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L49: movq 8(%rsp), %rdi call cudaEventSynchronize@PLT testl %eax, %eax je .L50 movq 8(%rsp), %rdi call cudaEventSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $348, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L51 .L50: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L51: movq 8(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT testl %eax, %eax je .L52 movq 8(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $349, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L53 .L52: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L53: movl $100, %ebp leaq .LC2(%rip), %r13 .L57: movq 32(%rsp), %rax movq 24(%rsp), %rdi testb %r12b, %r12b je .L54 movq %rdi, %rsi movl $1, %ecx movq %rbx, %rdx movq %rax, %rdi call cudaMemcpy@PLT testl %eax, %eax je .L55 movq 24(%rsp), %rsi movq 32(%rsp), %rdi movl $1, %ecx movq %rbx, %rdx call cudaMemcpy@PLT movl %eax, %edi call cudaGetErrorString@PLT leaq .LC1(%rip), %r8 movl $355, %ecx movq %rax, %rdx jmp .L81 .L55: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L56 .L54: movl $2, %ecx movq %rbx, %rdx movq %rax, %rsi call cudaMemcpy@PLT testl %eax, %eax je .L55 movq 32(%rsp), %rsi movq 24(%rsp), %rdi movl $2, %ecx movq %rbx, %rdx call cudaMemcpy@PLT movl %eax, %edi call cudaGetErrorString@PLT leaq .LC1(%rip), %r8 movl $359, %ecx movq %rax, %rdx .L81: movq %r13, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L56: decl %ebp jne .L57 movq 16(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT testl %eax, %eax je .L58 movq 16(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $363, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L59 .L58: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L59: movq 16(%rsp), %rdi call cudaEventSynchronize@PLT testl %eax, %eax je .L60 movq 16(%rsp), %rdi call cudaEventSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $364, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L61 .L60: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L61: leaq 4(%rsp), %rbx movq 16(%rsp), %rdx movq 8(%rsp), %rsi movq %rbx, %rdi call cudaEventElapsedTime@PLT testl %eax, %eax je .L62 movq 16(%rsp), %rdx movq 8(%rsp), %rsi movq %rbx, %rdi call cudaEventElapsedTime@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $365, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L63 .L62: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L63: movq 32(%rsp), %rdi call cudaFree@PLT testl %eax, %eax je .L64 movq 32(%rsp), %rdi call cudaFree@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $367, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L65 .L64: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L65: movq 24(%rsp), %rdi call cudaFreeHost@PLT testl %eax, %eax je .L66 movq 24(%rsp), %rdi call cudaFreeHost@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $368, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L67 .L66: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L67: movq 8(%rsp), %rdi call cudaEventDestroy@PLT testl %eax, %eax je .L68 movq 8(%rsp), %rdi call cudaEventDestroy@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $369, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L69 .L68: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L69: movq 16(%rsp), %rdi call cudaEventDestroy@PLT testl %eax, %eax je .L70 movq 16(%rsp), %rdi call cudaEventDestroy@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $370, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L71 .L70: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L71: movss 4(%rsp), %xmm0 movq 40(%rsp), %rax subq %fs:40, %rax je .L72 call __stack_chk_fail@PLT .L72: addq $56, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3637: .size _Z29cuda_alloc_memory_malloc_testib, .-_Z29cuda_alloc_memory_malloc_testib .globl _Z32__device_stub__Z9addKernelPiS_S_PiS_S_ .type _Z32__device_stub__Z9addKernelPiS_S_PiS_S_, @function _Z32__device_stub__Z9addKernelPiS_S_PiS_S_: .LFB3663: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rdx, 8(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 8(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L82 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z9addKernelPiS_S_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L82: movq 120(%rsp), %rax subq %fs:40, %rax je .L84 call __stack_chk_fail@PLT .L84: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3663: .size _Z32__device_stub__Z9addKernelPiS_S_PiS_S_, .-_Z32__device_stub__Z9addKernelPiS_S_PiS_S_ .globl _Z9addKernelPiS_S_ .type _Z9addKernelPiS_S_, @function _Z9addKernelPiS_S_: .LFB3664: .cfi_startproc endbr64 jmp _Z32__device_stub__Z9addKernelPiS_S_PiS_S_ .cfi_endproc .LFE3664: .size _Z9addKernelPiS_S_, .-_Z9addKernelPiS_S_ .globl _Z32__device_stub__Z9mulKernelPiS_S_PiS_S_ .type _Z32__device_stub__Z9mulKernelPiS_S_PiS_S_, @function _Z32__device_stub__Z9mulKernelPiS_S_PiS_S_: .LFB3665: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rdx, 8(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 8(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L87 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z9mulKernelPiS_S_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L87: movq 120(%rsp), %rax subq %fs:40, %rax je .L89 call __stack_chk_fail@PLT .L89: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3665: .size _Z32__device_stub__Z9mulKernelPiS_S_PiS_S_, .-_Z32__device_stub__Z9mulKernelPiS_S_PiS_S_ .globl _Z9mulKernelPiS_S_ .type _Z9mulKernelPiS_S_, @function _Z9mulKernelPiS_S_: .LFB3666: .cfi_startproc endbr64 jmp _Z32__device_stub__Z9mulKernelPiS_S_PiS_S_ .cfi_endproc .LFE3666: .size _Z9mulKernelPiS_S_, .-_Z9mulKernelPiS_S_ .section .rodata.str1.1 .LC4: .string "\nV.1-Add Time: %f ms\n" .LC5: .string " " .LC6: .string "\nV.1-Mul Time: %f ms\n" .LC7: .string "\nV.2-Add Time: %f ms\n" .LC8: .string "\nV.2-Mul Time: %f ms\n" .LC9: .string "\nV.3-Add Time: %f ms\n" .LC10: .string "\nV.3-Mul Time: %f ms\n" .text .globl _Z9VectorOpsv .type _Z9VectorOpsv, @function _Z9VectorOpsv: .LFB3635: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 xorl %edx, %edx pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 subq $144, %rsp .cfi_def_cfa_offset 192 movslq sizeVector(%rip), %rsi movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rbx salq $2, %rsi movq %rbx, %rdi call cudaHostAlloc@PLT testl %eax, %eax je .L93 movslq sizeVector(%rip), %rsi xorl %edx, %edx movq %rbx, %rdi salq $2, %rsi call cudaHostAlloc@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $31, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L94 .L93: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L94: movslq sizeVector(%rip), %rsi leaq 32(%rsp), %rbx xorl %edx, %edx movq %rbx, %rdi salq $2, %rsi call cudaHostAlloc@PLT testl %eax, %eax je .L95 movslq sizeVector(%rip), %rsi xorl %edx, %edx movq %rbx, %rdi salq $2, %rsi call cudaHostAlloc@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $32, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L96 .L95: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L96: movslq sizeVector(%rip), %rsi leaq 40(%rsp), %rbx xorl %edx, %edx movq %rbx, %rdi salq $2, %rsi call cudaHostAlloc@PLT testl %eax, %eax je .L97 movslq sizeVector(%rip), %rsi xorl %edx, %edx movq %rbx, %rdi salq $2, %rsi call cudaHostAlloc@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $33, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L99: xorl %ebx, %ebx movl $20, %ebp jmp .L98 .L97: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L99 .L98: cmpl %ebx, sizeVector(%rip) jle .L337 call rand@PLT cltd idivl %ebp movq 24(%rsp), %rax movl %edx, (%rax,%rbx,4) call rand@PLT cltd idivl %ebp movq 32(%rsp), %rax movl %edx, (%rax,%rbx,4) incq %rbx jmp .L98 .L337: leaq 8(%rsp), %rbx xorl %eax, %eax movq %rbx, %rdi movq %rax, 48(%rsp) movq %rax, 56(%rsp) movq %rax, 64(%rsp) movq %rax, 72(%rsp) movq %rax, 80(%rsp) movq %rax, 88(%rsp) call cudaStreamCreate@PLT testl %eax, %eax je .L101 movq %rbx, %rdi call cudaStreamCreate@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $51, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L102 .L101: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L102: leaq 16(%rsp), %rbx movq %rbx, %rdi call cudaStreamCreate@PLT testl %eax, %eax je .L103 movq %rbx, %rdi call cudaStreamCreate@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $52, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L104 .L103: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L104: leaq 96(%rsp), %rbx movq %rbx, %rdi call cudaEventCreate@PLT testl %eax, %eax je .L105 movq %rbx, %rdi call cudaEventCreate@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $55, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L106 .L105: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L106: leaq 104(%rsp), %rbx movq %rbx, %rdi call cudaEventCreate@PLT testl %eax, %eax je .L107 movq %rbx, %rdi call cudaEventCreate@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $56, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L108 .L107: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L108: movslq sizeVector(%rip), %rsi leaq 64(%rsp), %rbx movq %rbx, %rdi salq $2, %rsi call cudaMalloc@PLT testl %eax, %eax je .L109 movslq sizeVector(%rip), %rsi movq %rbx, %rdi salq $2, %rsi call cudaMalloc@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $58, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L110 .L109: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L110: movslq sizeVector(%rip), %rsi leaq 48(%rsp), %rbx movq %rbx, %rdi salq $2, %rsi call cudaMalloc@PLT testl %eax, %eax je .L111 movslq sizeVector(%rip), %rsi movq %rbx, %rdi salq $2, %rsi call cudaMalloc@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $59, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L112 .L111: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L112: movslq sizeVector(%rip), %rsi leaq 56(%rsp), %rbx movq %rbx, %rdi salq $2, %rsi call cudaMalloc@PLT testl %eax, %eax je .L113 movslq sizeVector(%rip), %rsi movq %rbx, %rdi salq $2, %rsi call cudaMalloc@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $60, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L114 .L113: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L114: movslq sizeVector(%rip), %rsi leaq 88(%rsp), %rbx movq %rbx, %rdi salq $2, %rsi call cudaMalloc@PLT testl %eax, %eax je .L115 movslq sizeVector(%rip), %rsi movq %rbx, %rdi salq $2, %rsi call cudaMalloc@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $61, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L116 .L115: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L116: movslq sizeVector(%rip), %rsi leaq 72(%rsp), %rbx movq %rbx, %rdi salq $2, %rsi call cudaMalloc@PLT testl %eax, %eax je .L117 movslq sizeVector(%rip), %rsi movq %rbx, %rdi salq $2, %rsi call cudaMalloc@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $62, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L118 .L117: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L118: movslq sizeVector(%rip), %rsi leaq 80(%rsp), %rbx movq %rbx, %rdi salq $2, %rsi call cudaMalloc@PLT testl %eax, %eax je .L119 movslq sizeVector(%rip), %rsi movq %rbx, %rdi salq $2, %rsi call cudaMalloc@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $63, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L120 .L119: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L120: movq 96(%rsp), %rdi call cudaEventSynchronize@PLT testl %eax, %eax je .L121 movq 96(%rsp), %rdi call cudaEventSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $65, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L122 .L121: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L122: movq 96(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT testl %eax, %eax je .L123 movq 96(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $66, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L125: xorl %ebp, %ebp leaq .LC3(%rip), %r12 jmp .L124 .L123: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L125 .L133: movslq N(%rip), %rdx movq 24(%rsp), %rsi movslq %ebp, %rbx movl $1, %ecx salq $2, %rbx movq 48(%rsp), %rdi salq $2, %rdx addq %rbx, %rsi call cudaMemcpyAsync@PLT testl %eax, %eax je .L126 movq 24(%rsp), %rsi movq 8(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 48(%rsp), %rdi addq %rbx, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $70, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L127: movq 32(%rsp), %rsi movq 8(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 56(%rsp), %rdi addq %rbx, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT testl %eax, %eax je .L128 movq 32(%rsp), %rsi movq 8(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 56(%rsp), %rdi addq %rbx, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $71, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L129: movl N(%rip), %eax movl K(%rip), %ecx xorl %r8d, %r8d movabsq $4294967297, %rsi movq %rsi, 128(%rsp) movq 8(%rsp), %r9 cltd movl %ecx, 124(%rsp) idivl %ecx movq %rsi, 116(%rsp) movl 132(%rsp), %ecx movq 124(%rsp), %rdx movl 120(%rsp), %esi movl %eax, 112(%rsp) movq 112(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L130 movq 64(%rsp), %rdx movq 56(%rsp), %rsi movq 48(%rsp), %rdi call _Z32__device_stub__Z9addKernelPiS_S_PiS_S_ .L130: movq 40(%rsp), %rdi movq 8(%rsp), %r8 movl $2, %ecx movslq N(%rip), %rdx movq 64(%rsp), %rsi addq %rbx, %rdi salq $2, %rdx call cudaMemcpyAsync@PLT testl %eax, %eax je .L131 movq 8(%rsp), %r8 movq 64(%rsp), %rsi movl $2, %ecx movslq N(%rip), %rdx addq 40(%rsp), %rbx movq %rbx, %rdi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $75, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L132: addl N(%rip), %ebp .L124: cmpl %ebp, sizeVector(%rip) movq 8(%rsp), %r8 jg .L133 jmp .L338 .L126: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L127 .L128: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L129 .L131: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L132 .L338: movq %r8, %rdi call cudaStreamSynchronize@PLT testl %eax, %eax je .L134 movq 8(%rsp), %rdi call cudaStreamSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $78, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L135 .L134: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L135: movq 104(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT testl %eax, %eax je .L136 movq 104(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $80, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L137 .L136: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L137: movq 104(%rsp), %rdi call cudaEventSynchronize@PLT testl %eax, %eax je .L138 movq 104(%rsp), %rdi call cudaEventSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $81, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L139 .L138: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L139: call cudaDeviceSynchronize@PLT testl %eax, %eax je .L140 call cudaDeviceSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $82, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L141 .L140: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L141: leaq 4(%rsp), %rbp movq 104(%rsp), %rdx movq 96(%rsp), %rsi movq %rbp, %rdi call cudaEventElapsedTime@PLT testl %eax, %eax je .L142 movq 104(%rsp), %rdx movq 96(%rsp), %rsi movq %rbp, %rdi call cudaEventElapsedTime@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $83, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L143 .L142: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L143: leaq .LC4(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd 4(%rsp), %xmm0 call __printf_chk@PLT movl sizeVector(%rip), %eax leaq _ZSt4cout(%rip), %r13 leal -10(%rax), %r12d movslq %r12d, %rbx salq $2, %rbx .L144: cmpl %r12d, sizeVector(%rip) jle .L339 movq 24(%rsp), %rax movq %r13, %rdi leaq .LC5(%rip), %r14 incl %r12d movl (%rax,%rbx), %esi call _ZNSolsEi@PLT movq %r14, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %rax, %rdi movq 32(%rsp), %rax movl (%rax,%rbx), %esi call _ZNSolsEi@PLT movq %r14, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %rax, %rdi movq 40(%rsp), %rax movl (%rax,%rbx), %esi addq $4, %rbx call _ZNSolsEi@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E.isra.0 jmp .L144 .L339: xorl %ebx, %ebx movl $20, %r12d .L146: cmpl %ebx, sizeVector(%rip) jle .L340 call rand@PLT cltd idivl %r12d movq 24(%rsp), %rax movl %edx, (%rax,%rbx,4) call rand@PLT cltd idivl %r12d movq 32(%rsp), %rax movl %edx, (%rax,%rbx,4) incq %rbx jmp .L146 .L340: movq 96(%rsp), %rdi call cudaEventSynchronize@PLT testl %eax, %eax je .L148 movq 96(%rsp), %rdi call cudaEventSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $98, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L149 .L148: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L149: movq 96(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT testl %eax, %eax je .L150 movq 96(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $99, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L152: xorl %r12d, %r12d leaq .LC3(%rip), %r13 jmp .L151 .L150: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L152 .L160: movslq N(%rip), %rdx movq 24(%rsp), %rsi movslq %r12d, %rbx movl $1, %ecx salq $2, %rbx movq 72(%rsp), %rdi salq $2, %rdx addq %rbx, %rsi call cudaMemcpyAsync@PLT testl %eax, %eax je .L153 movq 24(%rsp), %rsi movq 16(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 72(%rsp), %rdi addq %rbx, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $103, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L154: movq 32(%rsp), %rsi movq 16(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 80(%rsp), %rdi addq %rbx, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT testl %eax, %eax je .L155 movq 32(%rsp), %rsi movq 16(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 80(%rsp), %rdi addq %rbx, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $104, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L156: movl N(%rip), %eax movl K(%rip), %ecx xorl %r8d, %r8d movabsq $4294967297, %rsi movq %rsi, 128(%rsp) movq 16(%rsp), %r9 cltd movl %ecx, 124(%rsp) idivl %ecx movq %rsi, 116(%rsp) movl 132(%rsp), %ecx movq 124(%rsp), %rdx movl 120(%rsp), %esi movl %eax, 112(%rsp) movq 112(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L157 movq 88(%rsp), %rdx movq 80(%rsp), %rsi movq 72(%rsp), %rdi call _Z32__device_stub__Z9mulKernelPiS_S_PiS_S_ .L157: movq 40(%rsp), %rdi movq 16(%rsp), %r8 movl $2, %ecx movslq N(%rip), %rdx movq 88(%rsp), %rsi addq %rbx, %rdi salq $2, %rdx call cudaMemcpyAsync@PLT testl %eax, %eax je .L158 movq 16(%rsp), %r8 movq 88(%rsp), %rsi movl $2, %ecx movslq N(%rip), %rdx addq 40(%rsp), %rbx movq %rbx, %rdi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $108, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L159: addl N(%rip), %r12d .L151: cmpl %r12d, sizeVector(%rip) movq 16(%rsp), %r8 jg .L160 jmp .L341 .L153: movq %r13, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L154 .L155: movq %r13, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L156 .L158: movq %r13, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L159 .L341: movq %r8, %rdi call cudaStreamSynchronize@PLT testl %eax, %eax je .L161 movq 16(%rsp), %rdi call cudaStreamSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $111, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L162 .L161: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L162: movq 104(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT testl %eax, %eax je .L163 movq 104(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $113, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L164 .L163: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L164: movq 104(%rsp), %rdi call cudaEventSynchronize@PLT testl %eax, %eax je .L165 movq 104(%rsp), %rdi call cudaEventSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $114, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L166 .L165: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L166: call cudaDeviceSynchronize@PLT testl %eax, %eax je .L167 call cudaDeviceSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $115, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L168 .L167: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L168: movq 104(%rsp), %rdx movq 96(%rsp), %rsi movq %rbp, %rdi call cudaEventElapsedTime@PLT testl %eax, %eax je .L169 movq 104(%rsp), %rdx movq 96(%rsp), %rsi movq %rbp, %rdi call cudaEventElapsedTime@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $116, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L170 .L169: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L170: leaq .LC6(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd 4(%rsp), %xmm0 call __printf_chk@PLT movl sizeVector(%rip), %eax leaq _ZSt4cout(%rip), %r13 leal -10(%rax), %r12d movslq %r12d, %rbx salq $2, %rbx .L171: cmpl %r12d, sizeVector(%rip) jle .L342 movq 24(%rsp), %rax movq %r13, %rdi leaq .LC5(%rip), %r14 incl %r12d movl (%rax,%rbx), %esi call _ZNSolsEi@PLT movq %r14, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %rax, %rdi movq 32(%rsp), %rax movl (%rax,%rbx), %esi call _ZNSolsEi@PLT movq %r14, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %rax, %rdi movq 40(%rsp), %rax movl (%rax,%rbx), %esi addq $4, %rbx call _ZNSolsEi@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E.isra.0 jmp .L171 .L342: xorl %ebx, %ebx movl $20, %r12d .L173: cmpl %ebx, sizeVector(%rip) jle .L343 call rand@PLT cltd idivl %r12d movq 24(%rsp), %rax movl %edx, (%rax,%rbx,4) call rand@PLT cltd idivl %r12d movq 32(%rsp), %rax movl %edx, (%rax,%rbx,4) incq %rbx jmp .L173 .L343: movq 96(%rsp), %rdi call cudaEventSynchronize@PLT testl %eax, %eax je .L175 movq 96(%rsp), %rdi call cudaEventSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $131, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L176 .L175: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L176: movq 96(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT testl %eax, %eax je .L177 movq 96(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $132, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L179: xorl %r13d, %r13d leaq .LC3(%rip), %r12 jmp .L178 .L177: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L179 .L194: movslq N(%rip), %rdx movq 24(%rsp), %rsi movslq %r13d, %rbx movl $1, %ecx leaq 0(,%rbx,4), %r14 movq 48(%rsp), %rdi salq $2, %rdx addq %r14, %rsi call cudaMemcpyAsync@PLT testl %eax, %eax je .L180 movq 24(%rsp), %rsi movq 8(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 48(%rsp), %rdi addq %r14, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $136, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L181: movq 32(%rsp), %rsi movq 8(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 56(%rsp), %rdi addq %r14, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT testl %eax, %eax je .L182 movq 32(%rsp), %rsi movq 8(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 56(%rsp), %rdi addq %r14, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $137, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L183: movl N(%rip), %eax movl K(%rip), %ecx xorl %r8d, %r8d movabsq $4294967297, %rsi movq %rsi, 128(%rsp) movq 8(%rsp), %r9 cltd movl %ecx, 124(%rsp) idivl %ecx movq %rsi, 116(%rsp) movl 132(%rsp), %ecx movq 124(%rsp), %rdx movl 120(%rsp), %esi movl %eax, 112(%rsp) movq 112(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L184 movq 64(%rsp), %rdx movq 56(%rsp), %rsi movq 48(%rsp), %rdi call _Z32__device_stub__Z9addKernelPiS_S_PiS_S_ .L184: movq 40(%rsp), %rdi movq 8(%rsp), %r8 movl $2, %ecx movslq N(%rip), %rdx movq 64(%rsp), %rsi addq %r14, %rdi salq $2, %rdx call cudaMemcpyAsync@PLT testl %eax, %eax je .L185 movq 40(%rsp), %rdi movq 8(%rsp), %r8 movl $2, %ecx movslq N(%rip), %rdx movq 64(%rsp), %rsi addq %r14, %rdi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $141, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L186: movslq N(%rip), %rax movq 24(%rsp), %rcx movq 16(%rsp), %r8 movq 72(%rsp), %rdi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rsi movl $1, %ecx call cudaMemcpyAsync@PLT testl %eax, %eax je .L187 movslq N(%rip), %rax movq 24(%rsp), %rcx movq 16(%rsp), %r8 movq 72(%rsp), %rdi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rsi movl $1, %ecx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $143, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L188: movslq N(%rip), %rax movq 32(%rsp), %rcx movq 16(%rsp), %r8 movq 80(%rsp), %rdi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rsi movl $1, %ecx call cudaMemcpyAsync@PLT testl %eax, %eax je .L189 movslq N(%rip), %rax movq 32(%rsp), %rcx movq 16(%rsp), %r8 movq 80(%rsp), %rdi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rsi movl $1, %ecx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $144, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L190: movl N(%rip), %eax movl K(%rip), %ecx xorl %r8d, %r8d movabsq $4294967297, %rsi movq %rsi, 128(%rsp) movq 16(%rsp), %r9 cltd movl %ecx, 124(%rsp) idivl %ecx movq %rsi, 116(%rsp) movl 132(%rsp), %ecx movq 124(%rsp), %rdx movl 120(%rsp), %esi movl %eax, 112(%rsp) movq 112(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L191 movq 88(%rsp), %rdx movq 80(%rsp), %rsi movq 72(%rsp), %rdi call _Z32__device_stub__Z9addKernelPiS_S_PiS_S_ .L191: movslq N(%rip), %rax movq 40(%rsp), %rcx movq 16(%rsp), %r8 movq 88(%rsp), %rsi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rdi movl $2, %ecx call cudaMemcpyAsync@PLT testl %eax, %eax je .L192 movslq N(%rip), %rax movq 40(%rsp), %rcx movq 16(%rsp), %r8 movq 88(%rsp), %rsi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rdi movl $2, %ecx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $148, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L193: movl N(%rip), %eax leal 0(%r13,%rax,2), %r13d .L178: cmpl %r13d, sizeVector(%rip) movq 8(%rsp), %r8 jg .L194 jmp .L344 .L180: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L181 .L182: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L183 .L185: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L186 .L187: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L188 .L189: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L190 .L192: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L193 .L344: movq %r8, %rdi call cudaStreamSynchronize@PLT testl %eax, %eax je .L195 movq 8(%rsp), %rdi call cudaStreamSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $151, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L196 .L195: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L196: movq 16(%rsp), %rdi call cudaStreamSynchronize@PLT testl %eax, %eax je .L197 movq 16(%rsp), %rdi call cudaStreamSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $152, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L198 .L197: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L198: movq 104(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT testl %eax, %eax je .L199 movq 104(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $154, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L200 .L199: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L200: movq 104(%rsp), %rdi call cudaEventSynchronize@PLT testl %eax, %eax je .L201 movq 104(%rsp), %rdi call cudaEventSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $155, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L202 .L201: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L202: call cudaDeviceSynchronize@PLT testl %eax, %eax je .L203 call cudaDeviceSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $156, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L204 .L203: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L204: movq 104(%rsp), %rdx movq 96(%rsp), %rsi movq %rbp, %rdi call cudaEventElapsedTime@PLT testl %eax, %eax je .L205 movq 104(%rsp), %rdx movq 96(%rsp), %rsi movq %rbp, %rdi call cudaEventElapsedTime@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $157, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L206 .L205: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L206: leaq .LC7(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd 4(%rsp), %xmm0 call __printf_chk@PLT movl sizeVector(%rip), %eax leaq _ZSt4cout(%rip), %r12 leal -10(%rax), %ebp movslq %ebp, %rbx salq $2, %rbx .L207: cmpl %ebp, sizeVector(%rip) jle .L345 movq 24(%rsp), %rax movq %r12, %rdi leaq .LC5(%rip), %r13 incl %ebp movl (%rax,%rbx), %esi call _ZNSolsEi@PLT movq %r13, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %rax, %rdi movq 32(%rsp), %rax movl (%rax,%rbx), %esi call _ZNSolsEi@PLT movq %r13, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %rax, %rdi movq 40(%rsp), %rax movl (%rax,%rbx), %esi addq $4, %rbx call _ZNSolsEi@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E.isra.0 jmp .L207 .L345: xorl %ebx, %ebx movl $20, %ebp .L209: cmpl %ebx, sizeVector(%rip) jle .L346 call rand@PLT cltd idivl %ebp movq 24(%rsp), %rax movl %edx, (%rax,%rbx,4) call rand@PLT cltd idivl %ebp movq 32(%rsp), %rax movl %edx, (%rax,%rbx,4) incq %rbx jmp .L209 .L346: movq 96(%rsp), %rdi call cudaEventSynchronize@PLT testl %eax, %eax je .L211 movq 96(%rsp), %rdi call cudaEventSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $172, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L212 .L211: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L212: movq 96(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT testl %eax, %eax je .L213 movq 96(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $173, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L215: xorl %r13d, %r13d leaq .LC3(%rip), %r12 jmp .L214 .L213: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L215 .L230: movslq N(%rip), %rdx movq 24(%rsp), %rsi movslq %r13d, %rbx movl $1, %ecx leaq 0(,%rbx,4), %rbp movq 48(%rsp), %rdi salq $2, %rdx addq %rbp, %rsi call cudaMemcpyAsync@PLT testl %eax, %eax je .L216 movq 24(%rsp), %rsi movq 8(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 48(%rsp), %rdi addq %rbp, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $177, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L217: movq 32(%rsp), %rsi movq 8(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 56(%rsp), %rdi addq %rbp, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT testl %eax, %eax je .L218 movq 32(%rsp), %rsi movq 8(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 56(%rsp), %rdi addq %rbp, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $178, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L219: movl N(%rip), %eax movl K(%rip), %ecx xorl %r8d, %r8d movabsq $4294967297, %rsi movq %rsi, 128(%rsp) movq 8(%rsp), %r9 cltd movl %ecx, 124(%rsp) idivl %ecx movq %rsi, 116(%rsp) movl 132(%rsp), %ecx movq 124(%rsp), %rdx movl 120(%rsp), %esi movl %eax, 112(%rsp) movq 112(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L220 movq 64(%rsp), %rdx movq 56(%rsp), %rsi movq 48(%rsp), %rdi call _Z32__device_stub__Z9mulKernelPiS_S_PiS_S_ .L220: movq 40(%rsp), %rdi movq 8(%rsp), %r8 movl $2, %ecx movslq N(%rip), %rdx movq 64(%rsp), %rsi addq %rbp, %rdi salq $2, %rdx call cudaMemcpyAsync@PLT testl %eax, %eax je .L221 movq 40(%rsp), %rdi movq 8(%rsp), %r8 movl $2, %ecx movslq N(%rip), %rdx movq 64(%rsp), %rsi addq %rbp, %rdi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $182, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L222: movslq N(%rip), %rax movq 24(%rsp), %rcx movq 16(%rsp), %r8 movq 72(%rsp), %rdi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rsi movl $1, %ecx call cudaMemcpyAsync@PLT testl %eax, %eax je .L223 movslq N(%rip), %rax movq 24(%rsp), %rcx movq 16(%rsp), %r8 movq 72(%rsp), %rdi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rsi movl $1, %ecx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $184, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L224: movslq N(%rip), %rax movq 32(%rsp), %rcx movq 16(%rsp), %r8 movq 80(%rsp), %rdi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rsi movl $1, %ecx call cudaMemcpyAsync@PLT testl %eax, %eax je .L225 movslq N(%rip), %rax movq 32(%rsp), %rcx movq 16(%rsp), %r8 movq 80(%rsp), %rdi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rsi movl $1, %ecx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $185, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L226: movl N(%rip), %eax movl K(%rip), %ecx xorl %r8d, %r8d movabsq $4294967297, %rsi movq %rsi, 128(%rsp) movq 16(%rsp), %r9 cltd movl %ecx, 124(%rsp) idivl %ecx movq %rsi, 116(%rsp) movl 132(%rsp), %ecx movq 124(%rsp), %rdx movl 120(%rsp), %esi movl %eax, 112(%rsp) movq 112(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L227 movq 88(%rsp), %rdx movq 80(%rsp), %rsi movq 72(%rsp), %rdi call _Z32__device_stub__Z9mulKernelPiS_S_PiS_S_ .L227: movslq N(%rip), %rax movq 40(%rsp), %rcx movq 16(%rsp), %r8 movq 88(%rsp), %rsi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rdi movl $2, %ecx call cudaMemcpyAsync@PLT testl %eax, %eax je .L228 movslq N(%rip), %rax movq 40(%rsp), %rcx movq 16(%rsp), %r8 movq 88(%rsp), %rsi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rdi movl $2, %ecx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $189, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L229: movl N(%rip), %eax leal 0(%r13,%rax,2), %r13d .L214: cmpl %r13d, sizeVector(%rip) movq 8(%rsp), %r8 jg .L230 jmp .L347 .L216: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L217 .L218: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L219 .L221: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L222 .L223: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L224 .L225: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L226 .L228: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L229 .L347: movq %r8, %rdi call cudaStreamSynchronize@PLT testl %eax, %eax je .L231 movq 8(%rsp), %rdi call cudaStreamSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $192, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L232 .L231: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L232: movq 16(%rsp), %rdi call cudaStreamSynchronize@PLT testl %eax, %eax je .L233 movq 16(%rsp), %rdi call cudaStreamSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $193, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L234 .L233: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L234: movq 104(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT testl %eax, %eax je .L235 movq 104(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $195, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L236 .L235: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L236: movq 104(%rsp), %rdi call cudaEventSynchronize@PLT testl %eax, %eax je .L237 movq 104(%rsp), %rdi call cudaEventSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $196, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L238 .L237: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L238: call cudaDeviceSynchronize@PLT testl %eax, %eax je .L239 call cudaDeviceSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $197, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L240 .L239: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L240: leaq 4(%rsp), %rbp movq 104(%rsp), %rdx movq 96(%rsp), %rsi movq %rbp, %rdi call cudaEventElapsedTime@PLT testl %eax, %eax je .L241 movq 104(%rsp), %rdx movq 96(%rsp), %rsi movq %rbp, %rdi call cudaEventElapsedTime@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $198, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L242 .L241: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L242: leaq .LC8(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd 4(%rsp), %xmm0 call __printf_chk@PLT movl sizeVector(%rip), %eax leaq _ZSt4cout(%rip), %r13 leal -10(%rax), %r12d movslq %r12d, %rbx salq $2, %rbx .L243: cmpl %r12d, sizeVector(%rip) jle .L348 movq 24(%rsp), %rax movq %r13, %rdi leaq .LC5(%rip), %r14 incl %r12d movl (%rax,%rbx), %esi call _ZNSolsEi@PLT movq %r14, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %rax, %rdi movq 32(%rsp), %rax movl (%rax,%rbx), %esi call _ZNSolsEi@PLT movq %r14, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %rax, %rdi movq 40(%rsp), %rax movl (%rax,%rbx), %esi addq $4, %rbx call _ZNSolsEi@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E.isra.0 jmp .L243 .L348: xorl %ebx, %ebx movl $20, %r12d .L245: cmpl %ebx, sizeVector(%rip) jle .L349 call rand@PLT cltd idivl %r12d movq 24(%rsp), %rax movl %edx, (%rax,%rbx,4) call rand@PLT cltd idivl %r12d movq 32(%rsp), %rax movl %edx, (%rax,%rbx,4) incq %rbx jmp .L245 .L349: movq 96(%rsp), %rdi call cudaEventSynchronize@PLT testl %eax, %eax je .L247 movq 96(%rsp), %rdi call cudaEventSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $213, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L248 .L247: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L248: movq 96(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT testl %eax, %eax je .L249 movq 96(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $214, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L251: xorl %r13d, %r13d leaq .LC3(%rip), %r12 jmp .L250 .L249: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L251 .L266: movslq N(%rip), %rdx movq 24(%rsp), %rsi movslq %r13d, %rbx movl $1, %ecx leaq 0(,%rbx,4), %r14 movq 48(%rsp), %rdi salq $2, %rdx addq %r14, %rsi call cudaMemcpyAsync@PLT testl %eax, %eax je .L252 movq 24(%rsp), %rsi movq 8(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 48(%rsp), %rdi addq %r14, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $218, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L253: movslq N(%rip), %rax movq 24(%rsp), %rcx movq 16(%rsp), %r8 movq 72(%rsp), %rdi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rsi movl $1, %ecx call cudaMemcpyAsync@PLT testl %eax, %eax je .L254 movslq N(%rip), %rax movq 24(%rsp), %rcx movq 16(%rsp), %r8 movq 72(%rsp), %rdi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rsi movl $1, %ecx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $219, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L255: movq 32(%rsp), %rsi movq 8(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 56(%rsp), %rdi addq %r14, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT testl %eax, %eax je .L256 movq 32(%rsp), %rsi movq 8(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 56(%rsp), %rdi addq %r14, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $220, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L257: movslq N(%rip), %rax movq 32(%rsp), %rcx movq 16(%rsp), %r8 movq 80(%rsp), %rdi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rsi movl $1, %ecx call cudaMemcpyAsync@PLT testl %eax, %eax je .L258 movslq N(%rip), %rax movq 32(%rsp), %rcx movq 16(%rsp), %r8 movq 80(%rsp), %rdi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rsi movl $1, %ecx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $221, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L259: movl N(%rip), %eax movl K(%rip), %ecx xorl %r8d, %r8d movabsq $4294967297, %rsi movq %rsi, 128(%rsp) movq 8(%rsp), %r9 cltd movl %ecx, 124(%rsp) idivl %ecx movq %rsi, 116(%rsp) movl 132(%rsp), %ecx movq 124(%rsp), %rdx movl 120(%rsp), %esi movl %eax, 112(%rsp) movq 112(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L260 movq 64(%rsp), %rdx movq 56(%rsp), %rsi movq 48(%rsp), %rdi call _Z32__device_stub__Z9addKernelPiS_S_PiS_S_ .L260: movl N(%rip), %eax movl K(%rip), %ecx xorl %r8d, %r8d movabsq $4294967297, %rsi movq %rsi, 128(%rsp) movq 16(%rsp), %r9 cltd movl %ecx, 124(%rsp) idivl %ecx movq %rsi, 116(%rsp) movl 132(%rsp), %ecx movq 124(%rsp), %rdx movl 120(%rsp), %esi movl %eax, 112(%rsp) movq 112(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L261 movq 88(%rsp), %rdx movq 80(%rsp), %rsi movq 72(%rsp), %rdi call _Z32__device_stub__Z9addKernelPiS_S_PiS_S_ .L261: movq 40(%rsp), %rdi movq 8(%rsp), %r8 movl $2, %ecx movslq N(%rip), %rdx movq 64(%rsp), %rsi addq %r14, %rdi salq $2, %rdx call cudaMemcpyAsync@PLT testl %eax, %eax je .L262 movq 40(%rsp), %rdi movq 8(%rsp), %r8 movl $2, %ecx movslq N(%rip), %rdx movq 64(%rsp), %rsi addq %r14, %rdi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $226, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L263: movslq N(%rip), %rax movq 40(%rsp), %rcx movq 16(%rsp), %r8 movq 88(%rsp), %rsi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rdi movl $2, %ecx call cudaMemcpyAsync@PLT testl %eax, %eax je .L264 movslq N(%rip), %rax movq 40(%rsp), %rcx movq 16(%rsp), %r8 movq 88(%rsp), %rsi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rdi movl $2, %ecx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $227, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L265: movl N(%rip), %eax leal 0(%r13,%rax,2), %r13d .L250: cmpl %r13d, sizeVector(%rip) movq 8(%rsp), %r8 jg .L266 jmp .L350 .L252: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L253 .L254: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L255 .L256: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L257 .L258: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L259 .L262: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L263 .L264: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L265 .L350: movq %r8, %rdi call cudaStreamSynchronize@PLT testl %eax, %eax je .L267 movq 8(%rsp), %rdi call cudaStreamSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $230, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L268 .L267: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L268: movq 16(%rsp), %rdi call cudaStreamSynchronize@PLT testl %eax, %eax je .L269 movq 16(%rsp), %rdi call cudaStreamSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $231, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L270 .L269: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L270: movq 104(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT testl %eax, %eax je .L271 movq 104(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $233, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L272 .L271: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L272: movq 104(%rsp), %rdi call cudaEventSynchronize@PLT testl %eax, %eax je .L273 movq 104(%rsp), %rdi call cudaEventSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $234, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L274 .L273: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L274: call cudaDeviceSynchronize@PLT testl %eax, %eax je .L275 call cudaDeviceSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $235, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L276 .L275: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L276: movq 104(%rsp), %rdx movq 96(%rsp), %rsi movq %rbp, %rdi call cudaEventElapsedTime@PLT testl %eax, %eax je .L277 movq 104(%rsp), %rdx movq 96(%rsp), %rsi movq %rbp, %rdi call cudaEventElapsedTime@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $236, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L278 .L277: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L278: leaq .LC9(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd 4(%rsp), %xmm0 call __printf_chk@PLT movl sizeVector(%rip), %eax leaq _ZSt4cout(%rip), %r13 leal -10(%rax), %r12d movslq %r12d, %rbx salq $2, %rbx .L279: cmpl %r12d, sizeVector(%rip) jle .L351 movq 24(%rsp), %rax movq %r13, %rdi leaq .LC5(%rip), %r14 incl %r12d movl (%rax,%rbx), %esi call _ZNSolsEi@PLT movq %r14, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %rax, %rdi movq 32(%rsp), %rax movl (%rax,%rbx), %esi call _ZNSolsEi@PLT movq %r14, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %rax, %rdi movq 40(%rsp), %rax movl (%rax,%rbx), %esi addq $4, %rbx call _ZNSolsEi@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E.isra.0 jmp .L279 .L351: xorl %ebx, %ebx movl $20, %r12d .L281: cmpl %ebx, sizeVector(%rip) jle .L352 call rand@PLT cltd idivl %r12d movq 24(%rsp), %rax movl %edx, (%rax,%rbx,4) call rand@PLT cltd idivl %r12d movq 32(%rsp), %rax movl %edx, (%rax,%rbx,4) incq %rbx jmp .L281 .L352: movq 96(%rsp), %rdi call cudaEventSynchronize@PLT testl %eax, %eax je .L283 movq 96(%rsp), %rdi call cudaEventSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $251, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L284 .L283: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L284: movq 96(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT testl %eax, %eax je .L285 movq 96(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $252, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L287: xorl %r13d, %r13d leaq .LC3(%rip), %r12 jmp .L286 .L285: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L287 .L302: movslq N(%rip), %rdx movq 24(%rsp), %rsi movslq %r13d, %rbx movl $1, %ecx leaq 0(,%rbx,4), %r14 movq 48(%rsp), %rdi salq $2, %rdx addq %r14, %rsi call cudaMemcpyAsync@PLT testl %eax, %eax je .L288 movq 24(%rsp), %rsi movq 8(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 48(%rsp), %rdi addq %r14, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $256, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L289: movslq N(%rip), %rax movq 24(%rsp), %rcx movq 16(%rsp), %r8 movq 72(%rsp), %rdi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rsi movl $1, %ecx call cudaMemcpyAsync@PLT testl %eax, %eax je .L290 movslq N(%rip), %rax movq 24(%rsp), %rcx movq 16(%rsp), %r8 movq 72(%rsp), %rdi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rsi movl $1, %ecx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $257, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L291: movq 32(%rsp), %rsi movq 8(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 56(%rsp), %rdi addq %r14, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT testl %eax, %eax je .L292 movq 32(%rsp), %rsi movq 8(%rsp), %r8 movl $1, %ecx movslq N(%rip), %rdx movq 56(%rsp), %rdi addq %r14, %rsi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $258, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L293: movslq N(%rip), %rax movq 32(%rsp), %rcx movq 16(%rsp), %r8 movq 80(%rsp), %rdi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rsi movl $1, %ecx call cudaMemcpyAsync@PLT testl %eax, %eax je .L294 movslq N(%rip), %rax movq 32(%rsp), %rcx movq 16(%rsp), %r8 movq 80(%rsp), %rdi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rsi movl $1, %ecx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $259, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L295: movl N(%rip), %eax movl K(%rip), %ecx xorl %r8d, %r8d movabsq $4294967297, %rsi movq %rsi, 128(%rsp) movq 8(%rsp), %r9 cltd movl %ecx, 124(%rsp) idivl %ecx movq %rsi, 116(%rsp) movl 132(%rsp), %ecx movq 124(%rsp), %rdx movl 120(%rsp), %esi movl %eax, 112(%rsp) movq 112(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L296 movq 64(%rsp), %rdx movq 56(%rsp), %rsi movq 48(%rsp), %rdi call _Z32__device_stub__Z9mulKernelPiS_S_PiS_S_ .L296: movl N(%rip), %eax movl K(%rip), %ecx xorl %r8d, %r8d movabsq $4294967297, %rsi movq %rsi, 128(%rsp) movq 16(%rsp), %r9 cltd movl %ecx, 124(%rsp) idivl %ecx movq %rsi, 116(%rsp) movl 132(%rsp), %ecx movq 124(%rsp), %rdx movl 120(%rsp), %esi movl %eax, 112(%rsp) movq 112(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L297 movq 88(%rsp), %rdx movq 80(%rsp), %rsi movq 72(%rsp), %rdi call _Z32__device_stub__Z9mulKernelPiS_S_PiS_S_ .L297: movq 40(%rsp), %rdi movq 8(%rsp), %r8 movl $2, %ecx movslq N(%rip), %rdx movq 64(%rsp), %rsi addq %r14, %rdi salq $2, %rdx call cudaMemcpyAsync@PLT testl %eax, %eax je .L298 movq 40(%rsp), %rdi movq 8(%rsp), %r8 movl $2, %ecx movslq N(%rip), %rdx movq 64(%rsp), %rsi addq %r14, %rdi salq $2, %rdx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $264, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L299: movslq N(%rip), %rax movq 40(%rsp), %rcx movq 16(%rsp), %r8 movq 88(%rsp), %rsi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rdi movl $2, %ecx call cudaMemcpyAsync@PLT testl %eax, %eax je .L300 movslq N(%rip), %rax movq 40(%rsp), %rcx movq 16(%rsp), %r8 movq 88(%rsp), %rsi leaq 0(,%rax,4), %rdx addq %rbx, %rax leaq (%rcx,%rax,4), %rdi movl $2, %ecx call cudaMemcpyAsync@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $265, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT .L301: movl N(%rip), %eax leal 0(%r13,%rax,2), %r13d .L286: cmpl %r13d, sizeVector(%rip) movq 8(%rsp), %r8 jg .L302 jmp .L353 .L288: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L289 .L290: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L291 .L292: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L293 .L294: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L295 .L298: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L299 .L300: movq %r12, %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT jmp .L301 .L353: movq %r8, %rdi call cudaStreamSynchronize@PLT testl %eax, %eax je .L303 movq 8(%rsp), %rdi call cudaStreamSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $268, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L304 .L303: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L304: movq 16(%rsp), %rdi call cudaStreamSynchronize@PLT testl %eax, %eax je .L305 movq 16(%rsp), %rdi call cudaStreamSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $269, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L306 .L305: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L306: movq 104(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT testl %eax, %eax je .L307 movq 104(%rsp), %rdi xorl %esi, %esi call cudaEventRecord@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $271, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L308 .L307: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L308: movq 104(%rsp), %rdi call cudaEventSynchronize@PLT testl %eax, %eax je .L309 movq 104(%rsp), %rdi call cudaEventSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $272, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L310 .L309: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L310: call cudaDeviceSynchronize@PLT testl %eax, %eax je .L311 call cudaDeviceSynchronize@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $273, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L312 .L311: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L312: movq 104(%rsp), %rdx movq 96(%rsp), %rsi movq %rbp, %rdi call cudaEventElapsedTime@PLT testl %eax, %eax je .L313 movq 104(%rsp), %rdx movq 96(%rsp), %rsi movq %rbp, %rdi call cudaEventElapsedTime@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $274, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L314 .L313: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L314: leaq .LC10(%rip), %rsi movl $2, %edi movb $1, %al cvtss2sd 4(%rsp), %xmm0 call __printf_chk@PLT movl sizeVector(%rip), %eax leaq _ZSt4cout(%rip), %r12 leal -10(%rax), %ebp movslq %ebp, %rbx salq $2, %rbx .L315: cmpl %ebp, sizeVector(%rip) movq 24(%rsp), %rdi jle .L354 movl (%rdi,%rbx), %esi movq %r12, %rdi leaq .LC5(%rip), %r13 incl %ebp call _ZNSolsEi@PLT movq %r13, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %rax, %rdi movq 32(%rsp), %rax movl (%rax,%rbx), %esi call _ZNSolsEi@PLT movq %r13, %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %rax, %rdi movq 40(%rsp), %rax movl (%rax,%rbx), %esi addq $4, %rbx call _ZNSolsEi@PLT movq _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@GOTPCREL(%rip), %rsi movq %rax, %rdi call _ZNSolsEPFRSoS_E.isra.0 jmp .L315 .L354: call cudaFreeHost@PLT testl %eax, %eax je .L317 movq 24(%rsp), %rdi call cudaFreeHost@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $283, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L318 .L317: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L318: movq 32(%rsp), %rdi call cudaFreeHost@PLT testl %eax, %eax je .L319 movq 32(%rsp), %rdi call cudaFreeHost@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $284, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L320 .L319: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L320: movq 40(%rsp), %rdi call cudaFreeHost@PLT testl %eax, %eax je .L321 movq 40(%rsp), %rdi call cudaFreeHost@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $285, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L322 .L321: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L322: movq 48(%rsp), %rdi call cudaFree@PLT testl %eax, %eax je .L323 movq 48(%rsp), %rdi call cudaFree@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $287, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L324 .L323: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L324: movq 72(%rsp), %rdi call cudaFree@PLT testl %eax, %eax je .L325 movq 72(%rsp), %rdi call cudaFree@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $288, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L326 .L325: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L326: movq 56(%rsp), %rdi call cudaFree@PLT testl %eax, %eax je .L327 movq 56(%rsp), %rdi call cudaFree@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $289, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L328 .L327: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L328: movq 80(%rsp), %rdi call cudaFree@PLT testl %eax, %eax je .L329 movq 80(%rsp), %rdi call cudaFree@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $290, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L330 .L329: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L330: movq 64(%rsp), %rdi call cudaFree@PLT testl %eax, %eax je .L331 movq 64(%rsp), %rdi call cudaFree@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $291, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L332 .L331: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L332: movq 88(%rsp), %rdi call cudaFree@PLT testl %eax, %eax je .L333 movq 88(%rsp), %rdi call cudaFree@PLT movl %eax, %edi call cudaGetErrorString@PLT movl $292, %ecx movl $2, %edi leaq .LC1(%rip), %r8 movq %rax, %rdx leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT jmp .L92 .L333: leaq .LC3(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L92: movq 136(%rsp), %rax subq %fs:40, %rax je .L335 call __stack_chk_fail@PLT .L335: addq $144, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3635: .size _Z9VectorOpsv, .-_Z9VectorOpsv .section .rodata.str1.1 .LC14: .string "Without block pages GPU: %3.5f ms\n" .LC16: .string "\tMB GPU %3.1f\n" .LC17: .string "Without block pages CPU: %3.5f ms\n" .LC18: .string "\tMB CPU %3.1f\n" .LC19: .string "Block pages GPU: %3.5f ms\n" .LC20: .string "Block pages CPU: %3.5f ms\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB3638: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 xorl %edi, %edi pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 leaq .LC16(%rip), %rbp pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 leaq .LC18(%rip), %rbx subq $16, %rsp .cfi_def_cfa_offset 48 call time@PLT movl %eax, %edi call srand@PLT movl sizeVector(%rip), %edi movl $1, %esi movss .LC13(%rip), %xmm1 cvtsi2ssl %edi, %xmm0 mulss .LC11(%rip), %xmm0 mulss .LC12(%rip), %xmm0 mulss %xmm1, %xmm0 mulss %xmm1, %xmm0 movd %xmm0, %r14d call _Z23cuda_memory_malloc_testib leaq .LC14(%rip), %rsi movl $2, %edi movb $1, %al movaps %xmm0, %xmm1 cvtss2sd %xmm0, %xmm0 movss %xmm1, 12(%rsp) call __printf_chk@PLT movd %r14d, %xmm0 movq %rbp, %rsi movb $1, %al movss 12(%rsp), %xmm1 divss .LC15(%rip), %xmm1 divss %xmm1, %xmm0 movl $2, %edi cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT movl sizeVector(%rip), %edi xorl %esi, %esi call _Z23cuda_memory_malloc_testib leaq .LC17(%rip), %rsi movl $2, %edi movb $1, %al movaps %xmm0, %xmm1 cvtss2sd %xmm0, %xmm0 movss %xmm1, 12(%rsp) call __printf_chk@PLT movd %r14d, %xmm0 movq %rbx, %rsi movb $1, %al movss 12(%rsp), %xmm1 divss .LC15(%rip), %xmm1 divss %xmm1, %xmm0 movl $2, %edi cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT movl sizeVector(%rip), %edi movl $1, %esi call _Z29cuda_alloc_memory_malloc_testib leaq .LC19(%rip), %rsi movl $2, %edi movb $1, %al movaps %xmm0, %xmm1 cvtss2sd %xmm0, %xmm0 movss %xmm1, 12(%rsp) call __printf_chk@PLT movd %r14d, %xmm0 movq %rbp, %rsi movb $1, %al movss 12(%rsp), %xmm1 divss .LC15(%rip), %xmm1 divss %xmm1, %xmm0 movl $2, %edi cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT movl sizeVector(%rip), %edi xorl %esi, %esi call _Z29cuda_alloc_memory_malloc_testib leaq .LC20(%rip), %rsi movl $2, %edi movb $1, %al movaps %xmm0, %xmm1 cvtss2sd %xmm0, %xmm0 movss %xmm1, 12(%rsp) call __printf_chk@PLT movd %r14d, %xmm0 movq %rbx, %rsi movb $1, %al movss 12(%rsp), %xmm1 divss .LC15(%rip), %xmm1 divss %xmm1, %xmm0 movl $2, %edi cvtss2sd %xmm0, %xmm0 call __printf_chk@PLT call _Z9VectorOpsv addq $16, %rsp .cfi_def_cfa_offset 32 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3638: .size main, .-main .section .rodata.str1.1 .LC21: .string "_Z9mulKernelPiS_S_" .LC22: .string "_Z9addKernelPiS_S_" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB3668: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC21(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z9mulKernelPiS_S_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC22(%rip), %rdx orl $-1, %r8d leaq _Z9addKernelPiS_S_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE3668: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .text.startup .type _GLOBAL__sub_I_K, @function _GLOBAL__sub_I_K: .LFB4296: .cfi_startproc endbr64 imull $640, N(%rip), %eax movl %eax, sizeVector(%rip) ret .cfi_endproc .LFE4296: .size _GLOBAL__sub_I_K, .-_GLOBAL__sub_I_K .section .init_array .align 8 .quad _GLOBAL__sub_I_K .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .globl sizeVector .bss .align 4 .type sizeVector, @object .size sizeVector, 4 sizeVector: .zero 4 .globl N .data .align 4 .type N, @object .size N, 4 N: .long 32768 .globl K .align 4 .type K, @object .size K, 4 K: .long 256 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC11: .long 1120403456 .align 4 .LC12: .long 1082130432 .align 4 .LC13: .long 981467136 .align 4 .LC15: .long 1148846080 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z9mulKernelPiS_S_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R6, SR_TID.X ; /* 0x0000000000067919 */ /* 0x000e220000002100 */ /*0020*/ MOV R7, 0x4 ; /* 0x0000000400077802 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe40000000a00 */ /*0040*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x000e240000002500 */ /*0050*/ IMAD R6, R3, c[0x0][0x0], R6 ; /* 0x0000000003067a24 */ /* 0x001fc800078e0206 */ /*0060*/ IMAD.WIDE R2, R6, R7, c[0x0][0x160] ; /* 0x0000580006027625 */ /* 0x000fc800078e0207 */ /*0070*/ IMAD.WIDE R4, R6.reuse, R7.reuse, c[0x0][0x168] ; /* 0x00005a0006047625 */ /* 0x0c0fe400078e0207 */ /*0080*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea8000c1e1900 */ /*0090*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea2000c1e1900 */ /*00a0*/ IMAD.WIDE R6, R6, R7, c[0x0][0x170] ; /* 0x00005c0006067625 */ /* 0x000fc800078e0207 */ /*00b0*/ IMAD R9, R2, R5, RZ ; /* 0x0000000502097224 */ /* 0x004fca00078e02ff */ /*00c0*/ STG.E [R6.64], R9 ; /* 0x0000000906007986 */ /* 0x000fe2000c101904 */ /*00d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00e0*/ BRA 0xe0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z9addKernelPiS_S_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R6, SR_TID.X ; /* 0x0000000000067919 */ /* 0x000e220000002100 */ /*0020*/ MOV R7, 0x4 ; /* 0x0000000400077802 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe40000000a00 */ /*0040*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x000e240000002500 */ /*0050*/ IMAD R6, R3, c[0x0][0x0], R6 ; /* 0x0000000003067a24 */ /* 0x001fc800078e0206 */ /*0060*/ IMAD.WIDE R2, R6, R7, c[0x0][0x160] ; /* 0x0000580006027625 */ /* 0x000fc800078e0207 */ /*0070*/ IMAD.WIDE R4, R6.reuse, R7.reuse, c[0x0][0x168] ; /* 0x00005a0006047625 */ /* 0x0c0fe400078e0207 */ /*0080*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea8000c1e1900 */ /*0090*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea2000c1e1900 */ /*00a0*/ IMAD.WIDE R6, R6, R7, c[0x0][0x170] ; /* 0x00005c0006067625 */ /* 0x000fe200078e0207 */ /*00b0*/ IADD3 R9, R2, R5, RZ ; /* 0x0000000502097210 */ /* 0x004fca0007ffe0ff */ /*00c0*/ STG.E [R6.64], R9 ; /* 0x0000000906007986 */ /* 0x000fe2000c101904 */ /*00d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00e0*/ BRA 0xe0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <ctime> #include <stdio.h> #include <iostream> int K = 256; int N = 1024 * 32; int sizeVector = (N * 32 * 20); #define CUDA_CHECK_RETURN(value) ((hipError_t)value != hipSuccess) ? printf("Error %s at line %d in the file %s\n", hipGetErrorString((hipError_t)value), __LINE__, __FILE__) : printf("") __global__ void addKernel(int *a, int *b, int *c) { int i = threadIdx.x + blockIdx.x * blockDim.x; c[i] = a[i] + b[i]; } __global__ void mulKernel(int *a, int *b, int *c) { int i = threadIdx.x + blockIdx.x * blockDim.x; c[i] = a[i] * b[i]; } void VectorOps() { hipStream_t stream0, stream1; int *a; int *b; int *c; CUDA_CHECK_RETURN(hipHostAlloc((void**)&a, sizeVector * sizeof(int), hipHostMallocDefault)); CUDA_CHECK_RETURN(hipHostAlloc((void**)&b, sizeVector * sizeof(int), hipHostMallocDefault)); CUDA_CHECK_RETURN(hipHostAlloc((void**)&c, sizeVector * sizeof(int), hipHostMallocDefault)); for(int i = 0; i < sizeVector; i++) { a[i] = rand() % 20; b[i] = rand() % 20; } int *dev_a0 = 0; int *dev_b0 = 0; int *dev_c0 = 0; int *dev_a1 = 0; int *dev_b1 = 0; int *dev_c1 = 0; hipEvent_t start, stop; CUDA_CHECK_RETURN(hipStreamCreate(&stream0)); CUDA_CHECK_RETURN(hipStreamCreate(&stream1)); float time; CUDA_CHECK_RETURN(hipEventCreate(&start)); CUDA_CHECK_RETURN(hipEventCreate(&stop)); CUDA_CHECK_RETURN(hipMalloc((void**)&dev_c0, sizeVector * sizeof(int))); CUDA_CHECK_RETURN(hipMalloc((void**)&dev_a0, sizeVector * sizeof(int))); CUDA_CHECK_RETURN(hipMalloc((void**)&dev_b0, sizeVector * sizeof(int))); CUDA_CHECK_RETURN(hipMalloc((void**)&dev_c1, sizeVector * sizeof(int))); CUDA_CHECK_RETURN(hipMalloc((void**)&dev_a1, sizeVector * sizeof(int))); CUDA_CHECK_RETURN(hipMalloc((void**)&dev_b1, sizeVector * sizeof(int))); CUDA_CHECK_RETURN(hipEventSynchronize(start)); CUDA_CHECK_RETURN(hipEventRecord(start, 0)); for(int i = 0; i < sizeVector; i += N) { CUDA_CHECK_RETURN(hipMemcpyAsync(dev_a0, a + i, N * sizeof(int), hipMemcpyHostToDevice, stream0)); CUDA_CHECK_RETURN(hipMemcpyAsync(dev_b0, b + i, N * sizeof(int), hipMemcpyHostToDevice, stream0)); addKernel <<< N / K, K, 0, stream0 >>> (dev_a0, dev_b0, dev_c0); CUDA_CHECK_RETURN(hipMemcpyAsync(c + i, dev_c0, N * sizeof(int), hipMemcpyDeviceToHost, stream0)); } CUDA_CHECK_RETURN(hipStreamSynchronize(stream0)); CUDA_CHECK_RETURN(hipEventRecord(stop, 0)); CUDA_CHECK_RETURN(hipEventSynchronize(stop)); CUDA_CHECK_RETURN(hipDeviceSynchronize()); CUDA_CHECK_RETURN(hipEventElapsedTime(&time, start, stop)); printf("\nV.1-Add Time: %f ms\n", time); for(int i = sizeVector - 10; i < sizeVector; i++) { std::cout << a[i] << " " << b[i] << " " << c[i] << std::endl; } for(int i = 0; i < sizeVector; i++) { a[i] = rand() % 20; b[i] = rand() % 20; } CUDA_CHECK_RETURN(hipEventSynchronize(start)); CUDA_CHECK_RETURN(hipEventRecord(start, 0)); for(int i = 0; i < sizeVector; i += N) { CUDA_CHECK_RETURN(hipMemcpyAsync(dev_a1, a + i, N * sizeof(int), hipMemcpyHostToDevice, stream1)); CUDA_CHECK_RETURN(hipMemcpyAsync(dev_b1, b + i, N * sizeof(int), hipMemcpyHostToDevice, stream1)); mulKernel <<< N / K, K, 0, stream1 >>> (dev_a1, dev_b1, dev_c1); CUDA_CHECK_RETURN(hipMemcpyAsync(c + i, dev_c1, N * sizeof(int), hipMemcpyDeviceToHost, stream1)); } CUDA_CHECK_RETURN(hipStreamSynchronize(stream1)); CUDA_CHECK_RETURN(hipEventRecord(stop, 0)); CUDA_CHECK_RETURN(hipEventSynchronize(stop)); CUDA_CHECK_RETURN(hipDeviceSynchronize()); CUDA_CHECK_RETURN(hipEventElapsedTime(&time, start, stop)); printf("\nV.1-Mul Time: %f ms\n", time); for(int i = sizeVector - 10; i < sizeVector; i++) { std::cout << a[i] << " " << b[i] << " " << c[i] << std::endl; } for(int i = 0; i < sizeVector; i++) { a[i] = rand() % 20; b[i] = rand() % 20; } CUDA_CHECK_RETURN(hipEventSynchronize(start)); CUDA_CHECK_RETURN(hipEventRecord(start, 0)); for(int i = 0; i < sizeVector; i += N * 2) { CUDA_CHECK_RETURN(hipMemcpyAsync(dev_a0, a + i, N * sizeof(int), hipMemcpyHostToDevice, stream0)); CUDA_CHECK_RETURN(hipMemcpyAsync(dev_b0, b + i, N * sizeof(int), hipMemcpyHostToDevice, stream0)); addKernel <<< N / K, K, 0, stream0 >>> (dev_a0, dev_b0, dev_c0); CUDA_CHECK_RETURN(hipMemcpyAsync(c + i, dev_c0, N * sizeof(int), hipMemcpyDeviceToHost, stream0)); CUDA_CHECK_RETURN(hipMemcpyAsync(dev_a1, a + i + N, N * sizeof(int), hipMemcpyHostToDevice, stream1)); CUDA_CHECK_RETURN(hipMemcpyAsync(dev_b1, b + i + N, N * sizeof(int), hipMemcpyHostToDevice, stream1)); addKernel <<< N / K, K, 0, stream1 >>> (dev_a1, dev_b1, dev_c1); CUDA_CHECK_RETURN(hipMemcpyAsync(c + i + N, dev_c1, N * sizeof(int), hipMemcpyDeviceToHost, stream1)); } CUDA_CHECK_RETURN(hipStreamSynchronize(stream0)); CUDA_CHECK_RETURN(hipStreamSynchronize(stream1)); CUDA_CHECK_RETURN(hipEventRecord(stop, 0)); CUDA_CHECK_RETURN(hipEventSynchronize(stop)); CUDA_CHECK_RETURN(hipDeviceSynchronize()); CUDA_CHECK_RETURN(hipEventElapsedTime(&time, start, stop)); printf("\nV.2-Add Time: %f ms\n", time); for(int i = sizeVector - 10; i < sizeVector; i++) { std::cout << a[i] << " " << b[i] << " " << c[i] << std::endl; } for(int i = 0; i < sizeVector; i++) { a[i] = rand() % 20; b[i] = rand() % 20; } CUDA_CHECK_RETURN(hipEventSynchronize(start)); CUDA_CHECK_RETURN(hipEventRecord(start, 0)); for(int i = 0; i < sizeVector; i += N * 2) { CUDA_CHECK_RETURN(hipMemcpyAsync(dev_a0, a + i, N * sizeof(int), hipMemcpyHostToDevice, stream0)); CUDA_CHECK_RETURN(hipMemcpyAsync(dev_b0, b + i, N * sizeof(int), hipMemcpyHostToDevice, stream0)); mulKernel <<< N / K, K, 0, stream0 >>> (dev_a0, dev_b0, dev_c0); CUDA_CHECK_RETURN(hipMemcpyAsync(c + i, dev_c0, N * sizeof(int), hipMemcpyDeviceToHost, stream0)); CUDA_CHECK_RETURN(hipMemcpyAsync(dev_a1, a + i + N, N * sizeof(int), hipMemcpyHostToDevice, stream1)); CUDA_CHECK_RETURN(hipMemcpyAsync(dev_b1, b + i + N, N * sizeof(int), hipMemcpyHostToDevice, stream1)); mulKernel <<< N / K, K, 0, stream1 >>> (dev_a1, dev_b1, dev_c1); CUDA_CHECK_RETURN(hipMemcpyAsync(c + i + N, dev_c1, N * sizeof(int), hipMemcpyDeviceToHost, stream1)); } CUDA_CHECK_RETURN(hipStreamSynchronize(stream0)); CUDA_CHECK_RETURN(hipStreamSynchronize(stream1)); CUDA_CHECK_RETURN(hipEventRecord(stop, 0)); CUDA_CHECK_RETURN(hipEventSynchronize(stop)); CUDA_CHECK_RETURN(hipDeviceSynchronize()); CUDA_CHECK_RETURN(hipEventElapsedTime(&time, start, stop)); printf("\nV.2-Mul Time: %f ms\n", time); for(int i = sizeVector - 10; i < sizeVector; i++) { std::cout << a[i] << " " << b[i] << " " << c[i] << std::endl; } for(int i = 0; i < sizeVector; i++) { a[i] = rand() % 20; b[i] = rand() % 20; } CUDA_CHECK_RETURN(hipEventSynchronize(start)); CUDA_CHECK_RETURN(hipEventRecord(start, 0)); for(int i = 0; i < sizeVector; i += N * 2) { CUDA_CHECK_RETURN(hipMemcpyAsync(dev_a0, a + i, N * sizeof(int), hipMemcpyHostToDevice, stream0)); CUDA_CHECK_RETURN(hipMemcpyAsync(dev_a1, a + i + N, N * sizeof(int), hipMemcpyHostToDevice, stream1)); CUDA_CHECK_RETURN(hipMemcpyAsync(dev_b0, b + i, N * sizeof(int), hipMemcpyHostToDevice, stream0)); CUDA_CHECK_RETURN(hipMemcpyAsync(dev_b1, b + i + N, N * sizeof(int), hipMemcpyHostToDevice, stream1)); addKernel <<< N / K, K, 0, stream0 >>> (dev_a0, dev_b0, dev_c0); addKernel <<< N / K, K, 0, stream1 >>> (dev_a1, dev_b1, dev_c1); CUDA_CHECK_RETURN(hipMemcpyAsync(c + i, dev_c0, N * sizeof(int), hipMemcpyDeviceToHost, stream0)); CUDA_CHECK_RETURN(hipMemcpyAsync(c + i + N, dev_c1, N * sizeof(int), hipMemcpyDeviceToHost, stream1)); } CUDA_CHECK_RETURN(hipStreamSynchronize(stream0)); CUDA_CHECK_RETURN(hipStreamSynchronize(stream1)); CUDA_CHECK_RETURN(hipEventRecord(stop, 0)); CUDA_CHECK_RETURN(hipEventSynchronize(stop)); CUDA_CHECK_RETURN(hipDeviceSynchronize()); CUDA_CHECK_RETURN(hipEventElapsedTime(&time, start, stop)); printf("\nV.3-Add Time: %f ms\n", time); for(int i = sizeVector - 10; i < sizeVector; i++) { std::cout << a[i] << " " << b[i] << " " << c[i] << std::endl; } for(int i = 0; i < sizeVector; i++) { a[i] = rand() % 20; b[i] = rand() % 20; } CUDA_CHECK_RETURN(hipEventSynchronize(start)); CUDA_CHECK_RETURN(hipEventRecord(start, 0)); for(int i = 0; i < sizeVector; i += N * 2) { CUDA_CHECK_RETURN(hipMemcpyAsync(dev_a0, a + i, N * sizeof(int), hipMemcpyHostToDevice, stream0)); CUDA_CHECK_RETURN(hipMemcpyAsync(dev_a1, a + i + N, N * sizeof(int), hipMemcpyHostToDevice, stream1)); CUDA_CHECK_RETURN(hipMemcpyAsync(dev_b0, b + i, N * sizeof(int), hipMemcpyHostToDevice, stream0)); CUDA_CHECK_RETURN(hipMemcpyAsync(dev_b1, b + i + N, N * sizeof(int), hipMemcpyHostToDevice, stream1)); mulKernel <<< N / K, K, 0, stream0 >>> (dev_a0, dev_b0, dev_c0); mulKernel <<< N / K, K, 0, stream1 >>> (dev_a1, dev_b1, dev_c1); CUDA_CHECK_RETURN(hipMemcpyAsync(c + i, dev_c0, N * sizeof(int), hipMemcpyDeviceToHost, stream0)); CUDA_CHECK_RETURN(hipMemcpyAsync(c + i + N, dev_c1, N * sizeof(int), hipMemcpyDeviceToHost, stream1)); } CUDA_CHECK_RETURN(hipStreamSynchronize(stream0)); CUDA_CHECK_RETURN(hipStreamSynchronize(stream1)); CUDA_CHECK_RETURN(hipEventRecord(stop, 0)); CUDA_CHECK_RETURN(hipEventSynchronize(stop)); CUDA_CHECK_RETURN(hipDeviceSynchronize()); CUDA_CHECK_RETURN(hipEventElapsedTime(&time, start, stop)); printf("\nV.3-Mul Time: %f ms\n", time); for(int i = sizeVector - 10; i < sizeVector; i++) { std::cout << a[i] << " " << b[i] << " " << c[i] << std::endl; } CUDA_CHECK_RETURN(hipHostFree(a)); CUDA_CHECK_RETURN(hipHostFree(b)); CUDA_CHECK_RETURN(hipHostFree(c)); CUDA_CHECK_RETURN(hipFree(dev_a0)); CUDA_CHECK_RETURN(hipFree(dev_a1)); CUDA_CHECK_RETURN(hipFree(dev_b0)); CUDA_CHECK_RETURN(hipFree(dev_b1)); CUDA_CHECK_RETURN(hipFree(dev_c0)); CUDA_CHECK_RETURN(hipFree(dev_c1)); } float cuda_memory_malloc_test(int size, bool up) { hipEvent_t start, stop; int *a, *dev_a; float elapsedTime = 0.0f; CUDA_CHECK_RETURN(hipEventCreate(&start)); CUDA_CHECK_RETURN(hipEventCreate(&stop)); a = (int*)malloc(size * sizeof(*a)); CUDA_CHECK_RETURN(hipMalloc((void**)&dev_a, size * sizeof(*dev_a))); CUDA_CHECK_RETURN(hipEventSynchronize(start)); CUDA_CHECK_RETURN(hipEventRecord(start, 0)); for (int i = 0; i < 100; i++) { if(up) { CUDA_CHECK_RETURN(hipMemcpy(dev_a, a, size * sizeof(*dev_a), hipMemcpyHostToDevice)); } else { CUDA_CHECK_RETURN(hipMemcpy(a, dev_a, size * sizeof(*dev_a), hipMemcpyDeviceToHost)); } } CUDA_CHECK_RETURN(hipEventRecord(stop, 0)); CUDA_CHECK_RETURN(hipEventSynchronize(stop)); CUDA_CHECK_RETURN(hipEventElapsedTime(&elapsedTime, start, stop)); free(a); CUDA_CHECK_RETURN(hipFree(dev_a)); CUDA_CHECK_RETURN(hipEventDestroy(start)); CUDA_CHECK_RETURN(hipEventDestroy(stop)); return elapsedTime; } float cuda_alloc_memory_malloc_test(int size, bool up) { hipEvent_t start, stop; int *a, *dev_a; float elapsedTime = 0.0f; CUDA_CHECK_RETURN(hipEventCreate(&start)); CUDA_CHECK_RETURN(hipEventCreate(&stop)); CUDA_CHECK_RETURN(hipMalloc((void**)&dev_a, size * sizeof(*dev_a))); CUDA_CHECK_RETURN(hipHostAlloc((void**)&a, size * sizeof(*a),hipHostMallocDefault)); CUDA_CHECK_RETURN(hipEventSynchronize(start)); CUDA_CHECK_RETURN(hipEventRecord(start, 0)); for (int i = 0; i < 100; i++) { if (up) { CUDA_CHECK_RETURN(hipMemcpy(dev_a, a, size * sizeof(*a), hipMemcpyHostToDevice)); } else { CUDA_CHECK_RETURN(hipMemcpy(a, dev_a, size * sizeof(*a), hipMemcpyDeviceToHost)); } } CUDA_CHECK_RETURN(hipEventRecord(stop, 0)); CUDA_CHECK_RETURN(hipEventSynchronize(stop)); CUDA_CHECK_RETURN(hipEventElapsedTime(&elapsedTime, start, stop)); CUDA_CHECK_RETURN(hipFree(dev_a)); CUDA_CHECK_RETURN(hipHostFree(a)); CUDA_CHECK_RETURN(hipEventDestroy(start)); CUDA_CHECK_RETURN(hipEventDestroy(stop)); return elapsedTime; } int main() { srand(time(NULL)); float elapsedTime; float MB = (float)100 * sizeVector * sizeof(int)/1024/1024; elapsedTime = cuda_memory_malloc_test(sizeVector, true); printf("Without block pages GPU: %3.5f ms\n",elapsedTime); printf("\tMB GPU %3.1f\n", MB/(elapsedTime/1000)); elapsedTime = cuda_memory_malloc_test(sizeVector, false); printf("Without block pages CPU: %3.5f ms\n", elapsedTime); printf("\tMB CPU %3.1f\n", MB / (elapsedTime / 1000)); elapsedTime = cuda_alloc_memory_malloc_test(sizeVector, true); printf("Block pages GPU: %3.5f ms\n", elapsedTime); printf("\tMB GPU %3.1f\n", MB / (elapsedTime / 1000)); elapsedTime = cuda_alloc_memory_malloc_test(sizeVector, false); printf("Block pages CPU: %3.5f ms\n", elapsedTime); printf("\tMB CPU %3.1f\n", MB / (elapsedTime / 1000)); VectorOps(); return 0; }
.text .file "lab6.hip" # Start of file scope inline assembly .globl _ZSt21ios_base_library_initv # End of file scope inline assembly .globl _Z24__device_stub__addKernelPiS_S_ # -- Begin function _Z24__device_stub__addKernelPiS_S_ .type _Z24__device_stub__addKernelPiS_S_,@function _Z24__device_stub__addKernelPiS_S_: # @_Z24__device_stub__addKernelPiS_S_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z9addKernelPiS_S_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z24__device_stub__addKernelPiS_S_, .Lfunc_end0-_Z24__device_stub__addKernelPiS_S_ .cfi_endproc # -- End function .globl _Z24__device_stub__mulKernelPiS_S_ # -- Begin function _Z24__device_stub__mulKernelPiS_S_ .type _Z24__device_stub__mulKernelPiS_S_,@function _Z24__device_stub__mulKernelPiS_S_: # @_Z24__device_stub__mulKernelPiS_S_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z9mulKernelPiS_S_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z24__device_stub__mulKernelPiS_S_, .Lfunc_end1-_Z24__device_stub__mulKernelPiS_S_ .cfi_endproc # -- End function .globl _Z9VectorOpsv # -- Begin function _Z9VectorOpsv .type _Z9VectorOpsv,@function _Z9VectorOpsv: # @_Z9VectorOpsv .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $120, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 48(%rsp), %rdi xorl %edx, %edx callq hipHostAlloc testl %eax, %eax je .LBB2_2 # %bb.1: movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 48(%rsp), %rdi xorl %edx, %edx callq hipHostAlloc movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $31, %edx xorl %eax, %eax callq printf .LBB2_2: movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 40(%rsp), %rdi xorl %edx, %edx callq hipHostAlloc testl %eax, %eax je .LBB2_4 # %bb.3: movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 40(%rsp), %rdi xorl %edx, %edx callq hipHostAlloc movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $32, %edx xorl %eax, %eax callq printf .LBB2_4: movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 64(%rsp), %rdi xorl %edx, %edx callq hipHostAlloc testl %eax, %eax je .LBB2_6 # %bb.5: movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 64(%rsp), %rdi xorl %edx, %edx callq hipHostAlloc movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $33, %edx xorl %eax, %eax callq printf .LBB2_6: cmpl $0, sizeVector(%rip) jle .LBB2_9 # %bb.7: # %.lr.ph.preheader xorl %ebx, %ebx .LBB2_8: # %.lr.ph # =>This Inner Loop Header: Depth=1 callq rand cltq imulq $1717986919, %rax, %rcx # imm = 0x66666667 movq %rcx, %rdx shrq $63, %rdx sarq $35, %rcx addl %edx, %ecx shll $2, %ecx leal (%rcx,%rcx,4), %ecx subl %ecx, %eax movq 48(%rsp), %rcx movl %eax, (%rcx,%rbx,4) callq rand cltq imulq $1717986919, %rax, %rcx # imm = 0x66666667 movq %rcx, %rdx shrq $63, %rdx sarq $35, %rcx addl %edx, %ecx shll $2, %ecx leal (%rcx,%rcx,4), %ecx subl %ecx, %eax movq 40(%rsp), %rcx movl %eax, (%rcx,%rbx,4) incq %rbx movslq sizeVector(%rip), %rax cmpq %rax, %rbx jl .LBB2_8 .LBB2_9: # %._crit_edge xorl %eax, %eax movq %rax, 112(%rsp) movq %rax, 104(%rsp) movq %rax, 96(%rsp) movq %rax, 88(%rsp) movq %rax, 80(%rsp) movq %rax, 72(%rsp) leaq 16(%rsp), %rdi callq hipStreamCreate testl %eax, %eax je .LBB2_11 # %bb.10: leaq 16(%rsp), %rdi callq hipStreamCreate movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $51, %edx xorl %eax, %eax callq printf .LBB2_11: leaq 8(%rsp), %rdi callq hipStreamCreate testl %eax, %eax je .LBB2_13 # %bb.12: leaq 8(%rsp), %rdi callq hipStreamCreate movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $52, %edx xorl %eax, %eax callq printf .LBB2_13: leaq 32(%rsp), %rdi callq hipEventCreate testl %eax, %eax je .LBB2_15 # %bb.14: leaq 32(%rsp), %rdi callq hipEventCreate movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $55, %edx xorl %eax, %eax callq printf .LBB2_15: leaq 24(%rsp), %rdi callq hipEventCreate testl %eax, %eax je .LBB2_17 # %bb.16: leaq 24(%rsp), %rdi callq hipEventCreate movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $56, %edx xorl %eax, %eax callq printf .LBB2_17: movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 96(%rsp), %rdi callq hipMalloc testl %eax, %eax je .LBB2_19 # %bb.18: movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 96(%rsp), %rdi callq hipMalloc movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $58, %edx xorl %eax, %eax callq printf .LBB2_19: movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 112(%rsp), %rdi callq hipMalloc testl %eax, %eax je .LBB2_21 # %bb.20: movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 112(%rsp), %rdi callq hipMalloc movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $59, %edx xorl %eax, %eax callq printf .LBB2_21: movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 104(%rsp), %rdi callq hipMalloc testl %eax, %eax je .LBB2_23 # %bb.22: movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 104(%rsp), %rdi callq hipMalloc movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $60, %edx xorl %eax, %eax callq printf .LBB2_23: movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 72(%rsp), %rdi callq hipMalloc testl %eax, %eax je .LBB2_25 # %bb.24: movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 72(%rsp), %rdi callq hipMalloc movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $61, %edx xorl %eax, %eax callq printf .LBB2_25: movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 88(%rsp), %rdi callq hipMalloc testl %eax, %eax je .LBB2_27 # %bb.26: movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 88(%rsp), %rdi callq hipMalloc movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $62, %edx xorl %eax, %eax callq printf .LBB2_27: movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 80(%rsp), %rdi callq hipMalloc testl %eax, %eax je .LBB2_29 # %bb.28: movslq sizeVector(%rip), %rsi shlq $2, %rsi leaq 80(%rsp), %rdi callq hipMalloc movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $63, %edx xorl %eax, %eax callq printf .LBB2_29: movq 32(%rsp), %rdi callq hipEventSynchronize testl %eax, %eax je .LBB2_31 # %bb.30: movq 32(%rsp), %rdi callq hipEventSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $65, %edx xorl %eax, %eax callq printf .LBB2_31: movq 32(%rsp), %rdi xorl %esi, %esi callq hipEventRecord testl %eax, %eax je .LBB2_33 # %bb.32: movq 32(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $66, %edx xorl %eax, %eax callq printf .LBB2_33: movabsq $4294967296, %r14 # imm = 0x100000000 cmpl $0, sizeVector(%rip) jle .LBB2_44 # %bb.34: # %.lr.ph352.preheader movl N(%rip), %eax xorl %ebp, %ebp .LBB2_35: # %.lr.ph352 # =>This Inner Loop Header: Depth=1 movq 112(%rsp), %rdi movslq %ebp, %rbx shlq $2, %rbx movq 48(%rsp), %rsi addq %rbx, %rsi movslq %eax, %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_37 # %bb.36: # in Loop: Header=BB2_35 Depth=1 movq 112(%rsp), %rdi movq 48(%rsp), %rsi addq %rbx, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $70, %edx xorl %eax, %eax callq printf .LBB2_37: # in Loop: Header=BB2_35 Depth=1 movq 104(%rsp), %rdi movq 40(%rsp), %rsi addq %rbx, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_39 # %bb.38: # in Loop: Header=BB2_35 Depth=1 movq 104(%rsp), %rdi movq 40(%rsp), %rsi addq %rbx, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $71, %edx xorl %eax, %eax callq printf .LBB2_39: # in Loop: Header=BB2_35 Depth=1 movl N(%rip), %eax movl K(%rip), %ecx cltd idivl %ecx # kill: def $eax killed $eax def $rax movq 16(%rsp), %r9 orq %r14, %rax orq %r14, %rcx movq %rax, %rdi movl $1, %esi movq %rcx, %rdx movl $1, %ecx xorl %r8d, %r8d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_41 # %bb.40: # in Loop: Header=BB2_35 Depth=1 movq 112(%rsp), %rdi movq 104(%rsp), %rsi movq 96(%rsp), %rdx callq _Z24__device_stub__addKernelPiS_S_ .LBB2_41: # in Loop: Header=BB2_35 Depth=1 movq 64(%rsp), %rdi addq %rbx, %rdi movq 96(%rsp), %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_43 # %bb.42: # in Loop: Header=BB2_35 Depth=1 addq 64(%rsp), %rbx movq 96(%rsp), %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movq %rbx, %rdi movl $2, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $75, %edx xorl %eax, %eax callq printf .LBB2_43: # in Loop: Header=BB2_35 Depth=1 movl N(%rip), %eax addl %eax, %ebp cmpl sizeVector(%rip), %ebp jl .LBB2_35 .LBB2_44: # %._crit_edge353 movq 16(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax je .LBB2_46 # %bb.45: movq 16(%rsp), %rdi callq hipStreamSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $78, %edx xorl %eax, %eax callq printf .LBB2_46: movq 24(%rsp), %rdi xorl %esi, %esi callq hipEventRecord testl %eax, %eax je .LBB2_48 # %bb.47: movq 24(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $80, %edx xorl %eax, %eax callq printf .LBB2_48: movq 24(%rsp), %rdi callq hipEventSynchronize testl %eax, %eax je .LBB2_50 # %bb.49: movq 24(%rsp), %rdi callq hipEventSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $81, %edx xorl %eax, %eax callq printf .LBB2_50: callq hipDeviceSynchronize testl %eax, %eax je .LBB2_52 # %bb.51: callq hipDeviceSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $82, %edx xorl %eax, %eax callq printf .LBB2_52: movq 32(%rsp), %rsi movq 24(%rsp), %rdx leaq 60(%rsp), %rdi callq hipEventElapsedTime testl %eax, %eax je .LBB2_54 # %bb.53: movq 32(%rsp), %rsi movq 24(%rsp), %rdx leaq 60(%rsp), %rdi callq hipEventElapsedTime movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $83, %edx xorl %eax, %eax callq printf .LBB2_54: # %.lr.ph356.preheader cvtss2sd 60(%rsp), %xmm0 movl $.L.str.3, %edi movb $1, %al callq printf movl sizeVector(%rip), %eax addl $-10, %eax movslq %eax, %r15 .LBB2_55: # %.lr.ph356 # =>This Inner Loop Header: Depth=1 movq 48(%rsp), %rax movl (%rax,%r15,4), %esi movl $_ZSt4cout, %edi callq _ZNSolsEi movq %rax, %rbx movl $.L.str.4, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 40(%rsp), %rax movl (%rax,%r15,4), %esi movq %rbx, %rdi callq _ZNSolsEi movq %rax, %rbx movl $.L.str.4, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 64(%rsp), %rax movl (%rax,%r15,4), %esi movq %rbx, %rdi callq _ZNSolsEi movq %rax, %rbx movq (%rax), %rax movq -24(%rax), %rdi addq %rbx, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %rbx, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv incq %r15 movslq sizeVector(%rip), %rax cmpq %rax, %r15 jl .LBB2_55 # %bb.56: # %.preheader348 testl %eax, %eax jle .LBB2_59 # %bb.57: # %.lr.ph358.preheader xorl %ebx, %ebx .LBB2_58: # %.lr.ph358 # =>This Inner Loop Header: Depth=1 callq rand cltq imulq $1717986919, %rax, %rcx # imm = 0x66666667 movq %rcx, %rdx shrq $63, %rdx sarq $35, %rcx addl %edx, %ecx shll $2, %ecx leal (%rcx,%rcx,4), %ecx subl %ecx, %eax movq 48(%rsp), %rcx movl %eax, (%rcx,%rbx,4) callq rand cltq imulq $1717986919, %rax, %rcx # imm = 0x66666667 movq %rcx, %rdx shrq $63, %rdx sarq $35, %rcx addl %edx, %ecx shll $2, %ecx leal (%rcx,%rcx,4), %ecx subl %ecx, %eax movq 40(%rsp), %rcx movl %eax, (%rcx,%rbx,4) incq %rbx movslq sizeVector(%rip), %rax cmpq %rax, %rbx jl .LBB2_58 .LBB2_59: # %._crit_edge359 movq 32(%rsp), %rdi callq hipEventSynchronize testl %eax, %eax je .LBB2_61 # %bb.60: movq 32(%rsp), %rdi callq hipEventSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $98, %edx xorl %eax, %eax callq printf .LBB2_61: movq 32(%rsp), %rdi xorl %esi, %esi callq hipEventRecord testl %eax, %eax je .LBB2_63 # %bb.62: movq 32(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $99, %edx xorl %eax, %eax callq printf .LBB2_63: cmpl $0, sizeVector(%rip) jle .LBB2_74 # %bb.64: # %.lr.ph362.preheader movl N(%rip), %eax xorl %ebp, %ebp .LBB2_65: # %.lr.ph362 # =>This Inner Loop Header: Depth=1 movq 88(%rsp), %rdi movslq %ebp, %rbx shlq $2, %rbx movq 48(%rsp), %rsi addq %rbx, %rsi movslq %eax, %rdx shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_67 # %bb.66: # in Loop: Header=BB2_65 Depth=1 movq 88(%rsp), %rdi movq 48(%rsp), %rsi addq %rbx, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $103, %edx xorl %eax, %eax callq printf .LBB2_67: # in Loop: Header=BB2_65 Depth=1 movq 80(%rsp), %rdi movq 40(%rsp), %rsi addq %rbx, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_69 # %bb.68: # in Loop: Header=BB2_65 Depth=1 movq 80(%rsp), %rdi movq 40(%rsp), %rsi addq %rbx, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $104, %edx xorl %eax, %eax callq printf .LBB2_69: # in Loop: Header=BB2_65 Depth=1 movl N(%rip), %eax movl K(%rip), %ecx cltd idivl %ecx # kill: def $eax killed $eax def $rax movq 8(%rsp), %r9 orq %r14, %rax orq %r14, %rcx movq %rax, %rdi movl $1, %esi movq %rcx, %rdx movl $1, %ecx xorl %r8d, %r8d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_71 # %bb.70: # in Loop: Header=BB2_65 Depth=1 movq 88(%rsp), %rdi movq 80(%rsp), %rsi movq 72(%rsp), %rdx callq _Z24__device_stub__mulKernelPiS_S_ .LBB2_71: # in Loop: Header=BB2_65 Depth=1 movq 64(%rsp), %rdi addq %rbx, %rdi movq 72(%rsp), %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 8(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_73 # %bb.72: # in Loop: Header=BB2_65 Depth=1 addq 64(%rsp), %rbx movq 72(%rsp), %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 8(%rsp), %r8 movq %rbx, %rdi movl $2, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $108, %edx xorl %eax, %eax callq printf .LBB2_73: # in Loop: Header=BB2_65 Depth=1 movl N(%rip), %eax addl %eax, %ebp cmpl sizeVector(%rip), %ebp jl .LBB2_65 .LBB2_74: # %._crit_edge363 movq 8(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax je .LBB2_76 # %bb.75: movq 8(%rsp), %rdi callq hipStreamSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $111, %edx xorl %eax, %eax callq printf .LBB2_76: movq 24(%rsp), %rdi xorl %esi, %esi callq hipEventRecord testl %eax, %eax je .LBB2_78 # %bb.77: movq 24(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $113, %edx xorl %eax, %eax callq printf .LBB2_78: movq 24(%rsp), %rdi callq hipEventSynchronize testl %eax, %eax je .LBB2_80 # %bb.79: movq 24(%rsp), %rdi callq hipEventSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $114, %edx xorl %eax, %eax callq printf .LBB2_80: callq hipDeviceSynchronize testl %eax, %eax je .LBB2_82 # %bb.81: callq hipDeviceSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $115, %edx xorl %eax, %eax callq printf .LBB2_82: movq 32(%rsp), %rsi movq 24(%rsp), %rdx leaq 60(%rsp), %rdi callq hipEventElapsedTime testl %eax, %eax je .LBB2_84 # %bb.83: movq 32(%rsp), %rsi movq 24(%rsp), %rdx leaq 60(%rsp), %rdi callq hipEventElapsedTime movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $116, %edx xorl %eax, %eax callq printf .LBB2_84: # %.lr.ph366.preheader cvtss2sd 60(%rsp), %xmm0 movl $.L.str.5, %edi movb $1, %al callq printf movl sizeVector(%rip), %eax addl $-10, %eax movslq %eax, %r15 .LBB2_85: # %.lr.ph366 # =>This Inner Loop Header: Depth=1 movq 48(%rsp), %rax movl (%rax,%r15,4), %esi movl $_ZSt4cout, %edi callq _ZNSolsEi movq %rax, %rbx movl $.L.str.4, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 40(%rsp), %rax movl (%rax,%r15,4), %esi movq %rbx, %rdi callq _ZNSolsEi movq %rax, %rbx movl $.L.str.4, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 64(%rsp), %rax movl (%rax,%r15,4), %esi movq %rbx, %rdi callq _ZNSolsEi movq %rax, %rbx movq (%rax), %rax movq -24(%rax), %rdi addq %rbx, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %rbx, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv incq %r15 movslq sizeVector(%rip), %rax cmpq %rax, %r15 jl .LBB2_85 # %bb.86: # %.preheader347 testl %eax, %eax jle .LBB2_89 # %bb.87: # %.lr.ph368.preheader xorl %ebx, %ebx .LBB2_88: # %.lr.ph368 # =>This Inner Loop Header: Depth=1 callq rand cltq imulq $1717986919, %rax, %rcx # imm = 0x66666667 movq %rcx, %rdx shrq $63, %rdx sarq $35, %rcx addl %edx, %ecx shll $2, %ecx leal (%rcx,%rcx,4), %ecx subl %ecx, %eax movq 48(%rsp), %rcx movl %eax, (%rcx,%rbx,4) callq rand cltq imulq $1717986919, %rax, %rcx # imm = 0x66666667 movq %rcx, %rdx shrq $63, %rdx sarq $35, %rcx addl %edx, %ecx shll $2, %ecx leal (%rcx,%rcx,4), %ecx subl %ecx, %eax movq 40(%rsp), %rcx movl %eax, (%rcx,%rbx,4) incq %rbx movslq sizeVector(%rip), %rax cmpq %rax, %rbx jl .LBB2_88 .LBB2_89: # %._crit_edge369 movq 32(%rsp), %rdi callq hipEventSynchronize testl %eax, %eax je .LBB2_91 # %bb.90: movq 32(%rsp), %rdi callq hipEventSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $131, %edx xorl %eax, %eax callq printf .LBB2_91: movq 32(%rsp), %rdi xorl %esi, %esi callq hipEventRecord testl %eax, %eax je .LBB2_93 # %bb.92: movq 32(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $132, %edx xorl %eax, %eax callq printf .LBB2_93: cmpl $0, sizeVector(%rip) jle .LBB2_112 # %bb.94: # %.lr.ph372.preheader movl N(%rip), %eax xorl %ebx, %ebx .LBB2_95: # %.lr.ph372 # =>This Inner Loop Header: Depth=1 movq 112(%rsp), %rdi movslq %ebx, %r15 shlq $2, %r15 movq 48(%rsp), %rsi addq %r15, %rsi movslq %eax, %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_97 # %bb.96: # in Loop: Header=BB2_95 Depth=1 movq 112(%rsp), %rdi movq 48(%rsp), %rsi addq %r15, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $136, %edx xorl %eax, %eax callq printf .LBB2_97: # in Loop: Header=BB2_95 Depth=1 movq 104(%rsp), %rdi movq 40(%rsp), %rsi addq %r15, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_99 # %bb.98: # in Loop: Header=BB2_95 Depth=1 movq 104(%rsp), %rdi movq 40(%rsp), %rsi addq %r15, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $137, %edx xorl %eax, %eax callq printf .LBB2_99: # in Loop: Header=BB2_95 Depth=1 movl N(%rip), %eax movl K(%rip), %ecx cltd idivl %ecx # kill: def $eax killed $eax def $rax movq 16(%rsp), %r9 orq %r14, %rax orq %r14, %rcx movq %rax, %rdi movl $1, %esi movq %rcx, %rdx movl $1, %ecx xorl %r8d, %r8d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_101 # %bb.100: # in Loop: Header=BB2_95 Depth=1 movq 112(%rsp), %rdi movq 104(%rsp), %rsi movq 96(%rsp), %rdx callq _Z24__device_stub__addKernelPiS_S_ .LBB2_101: # in Loop: Header=BB2_95 Depth=1 movq 64(%rsp), %rdi addq %r15, %rdi movq 96(%rsp), %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_103 # %bb.102: # in Loop: Header=BB2_95 Depth=1 movq 64(%rsp), %rdi addq %r15, %rdi movq 96(%rsp), %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $141, %edx xorl %eax, %eax callq printf .LBB2_103: # in Loop: Header=BB2_95 Depth=1 movq 88(%rsp), %rdi movq 48(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_105 # %bb.104: # in Loop: Header=BB2_95 Depth=1 movq 88(%rsp), %rdi movq 48(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $143, %edx xorl %eax, %eax callq printf .LBB2_105: # in Loop: Header=BB2_95 Depth=1 movq 80(%rsp), %rdi movq 40(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_107 # %bb.106: # in Loop: Header=BB2_95 Depth=1 movq 80(%rsp), %rdi movq 40(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $144, %edx xorl %eax, %eax callq printf .LBB2_107: # in Loop: Header=BB2_95 Depth=1 movl N(%rip), %eax movl K(%rip), %ecx cltd idivl %ecx # kill: def $eax killed $eax def $rax movq 8(%rsp), %r9 orq %r14, %rax orq %r14, %rcx movq %rax, %rdi movl $1, %esi movq %rcx, %rdx movl $1, %ecx xorl %r8d, %r8d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_109 # %bb.108: # in Loop: Header=BB2_95 Depth=1 movq 88(%rsp), %rdi movq 80(%rsp), %rsi movq 72(%rsp), %rdx callq _Z24__device_stub__addKernelPiS_S_ .LBB2_109: # in Loop: Header=BB2_95 Depth=1 movq 64(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rdi movq 72(%rsp), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_111 # %bb.110: # in Loop: Header=BB2_95 Depth=1 addq 64(%rsp), %r15 movslq N(%rip), %rdx leaq (%r15,%rdx,4), %rdi movq 72(%rsp), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $148, %edx xorl %eax, %eax callq printf .LBB2_111: # in Loop: Header=BB2_95 Depth=1 movl N(%rip), %eax leal (%rbx,%rax,2), %ebx cmpl sizeVector(%rip), %ebx jl .LBB2_95 .LBB2_112: # %._crit_edge373 movq 16(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax je .LBB2_114 # %bb.113: movq 16(%rsp), %rdi callq hipStreamSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $151, %edx xorl %eax, %eax callq printf .LBB2_114: movq 8(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax je .LBB2_116 # %bb.115: movq 8(%rsp), %rdi callq hipStreamSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $152, %edx xorl %eax, %eax callq printf .LBB2_116: movq 24(%rsp), %rdi xorl %esi, %esi callq hipEventRecord testl %eax, %eax je .LBB2_118 # %bb.117: movq 24(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $154, %edx xorl %eax, %eax callq printf .LBB2_118: movq 24(%rsp), %rdi callq hipEventSynchronize testl %eax, %eax je .LBB2_120 # %bb.119: movq 24(%rsp), %rdi callq hipEventSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $155, %edx xorl %eax, %eax callq printf .LBB2_120: callq hipDeviceSynchronize testl %eax, %eax je .LBB2_122 # %bb.121: callq hipDeviceSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $156, %edx xorl %eax, %eax callq printf .LBB2_122: movq 32(%rsp), %rsi movq 24(%rsp), %rdx leaq 60(%rsp), %rdi callq hipEventElapsedTime testl %eax, %eax je .LBB2_124 # %bb.123: movq 32(%rsp), %rsi movq 24(%rsp), %rdx leaq 60(%rsp), %rdi callq hipEventElapsedTime movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $157, %edx xorl %eax, %eax callq printf .LBB2_124: # %.lr.ph376.preheader cvtss2sd 60(%rsp), %xmm0 movl $.L.str.6, %edi movb $1, %al callq printf movl sizeVector(%rip), %eax addl $-10, %eax movslq %eax, %r15 .LBB2_125: # %.lr.ph376 # =>This Inner Loop Header: Depth=1 movq 48(%rsp), %rax movl (%rax,%r15,4), %esi movl $_ZSt4cout, %edi callq _ZNSolsEi movq %rax, %rbx movl $.L.str.4, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 40(%rsp), %rax movl (%rax,%r15,4), %esi movq %rbx, %rdi callq _ZNSolsEi movq %rax, %rbx movl $.L.str.4, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 64(%rsp), %rax movl (%rax,%r15,4), %esi movq %rbx, %rdi callq _ZNSolsEi movq %rax, %rbx movq (%rax), %rax movq -24(%rax), %rdi addq %rbx, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %rbx, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv incq %r15 movslq sizeVector(%rip), %rax cmpq %rax, %r15 jl .LBB2_125 # %bb.126: # %.preheader346 testl %eax, %eax jle .LBB2_129 # %bb.127: # %.lr.ph378.preheader xorl %ebx, %ebx .LBB2_128: # %.lr.ph378 # =>This Inner Loop Header: Depth=1 callq rand cltq imulq $1717986919, %rax, %rcx # imm = 0x66666667 movq %rcx, %rdx shrq $63, %rdx sarq $35, %rcx addl %edx, %ecx shll $2, %ecx leal (%rcx,%rcx,4), %ecx subl %ecx, %eax movq 48(%rsp), %rcx movl %eax, (%rcx,%rbx,4) callq rand cltq imulq $1717986919, %rax, %rcx # imm = 0x66666667 movq %rcx, %rdx shrq $63, %rdx sarq $35, %rcx addl %edx, %ecx shll $2, %ecx leal (%rcx,%rcx,4), %ecx subl %ecx, %eax movq 40(%rsp), %rcx movl %eax, (%rcx,%rbx,4) incq %rbx movslq sizeVector(%rip), %rax cmpq %rax, %rbx jl .LBB2_128 .LBB2_129: # %._crit_edge379 movq 32(%rsp), %rdi callq hipEventSynchronize testl %eax, %eax je .LBB2_131 # %bb.130: movq 32(%rsp), %rdi callq hipEventSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $172, %edx xorl %eax, %eax callq printf .LBB2_131: movq 32(%rsp), %rdi xorl %esi, %esi callq hipEventRecord testl %eax, %eax je .LBB2_133 # %bb.132: movq 32(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $173, %edx xorl %eax, %eax callq printf .LBB2_133: cmpl $0, sizeVector(%rip) jle .LBB2_152 # %bb.134: # %.lr.ph382.preheader movl N(%rip), %eax xorl %ebx, %ebx .LBB2_135: # %.lr.ph382 # =>This Inner Loop Header: Depth=1 movq 112(%rsp), %rdi movslq %ebx, %r15 shlq $2, %r15 movq 48(%rsp), %rsi addq %r15, %rsi movslq %eax, %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_137 # %bb.136: # in Loop: Header=BB2_135 Depth=1 movq 112(%rsp), %rdi movq 48(%rsp), %rsi addq %r15, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $177, %edx xorl %eax, %eax callq printf .LBB2_137: # in Loop: Header=BB2_135 Depth=1 movq 104(%rsp), %rdi movq 40(%rsp), %rsi addq %r15, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_139 # %bb.138: # in Loop: Header=BB2_135 Depth=1 movq 104(%rsp), %rdi movq 40(%rsp), %rsi addq %r15, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $178, %edx xorl %eax, %eax callq printf .LBB2_139: # in Loop: Header=BB2_135 Depth=1 movl N(%rip), %eax movl K(%rip), %ecx cltd idivl %ecx # kill: def $eax killed $eax def $rax movq 16(%rsp), %r9 orq %r14, %rax orq %r14, %rcx movq %rax, %rdi movl $1, %esi movq %rcx, %rdx movl $1, %ecx xorl %r8d, %r8d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_141 # %bb.140: # in Loop: Header=BB2_135 Depth=1 movq 112(%rsp), %rdi movq 104(%rsp), %rsi movq 96(%rsp), %rdx callq _Z24__device_stub__mulKernelPiS_S_ .LBB2_141: # in Loop: Header=BB2_135 Depth=1 movq 64(%rsp), %rdi addq %r15, %rdi movq 96(%rsp), %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_143 # %bb.142: # in Loop: Header=BB2_135 Depth=1 movq 64(%rsp), %rdi addq %r15, %rdi movq 96(%rsp), %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $182, %edx xorl %eax, %eax callq printf .LBB2_143: # in Loop: Header=BB2_135 Depth=1 movq 88(%rsp), %rdi movq 48(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_145 # %bb.144: # in Loop: Header=BB2_135 Depth=1 movq 88(%rsp), %rdi movq 48(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $184, %edx xorl %eax, %eax callq printf .LBB2_145: # in Loop: Header=BB2_135 Depth=1 movq 80(%rsp), %rdi movq 40(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_147 # %bb.146: # in Loop: Header=BB2_135 Depth=1 movq 80(%rsp), %rdi movq 40(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $185, %edx xorl %eax, %eax callq printf .LBB2_147: # in Loop: Header=BB2_135 Depth=1 movl N(%rip), %eax movl K(%rip), %ecx cltd idivl %ecx # kill: def $eax killed $eax def $rax movq 8(%rsp), %r9 orq %r14, %rax orq %r14, %rcx movq %rax, %rdi movl $1, %esi movq %rcx, %rdx movl $1, %ecx xorl %r8d, %r8d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_149 # %bb.148: # in Loop: Header=BB2_135 Depth=1 movq 88(%rsp), %rdi movq 80(%rsp), %rsi movq 72(%rsp), %rdx callq _Z24__device_stub__mulKernelPiS_S_ .LBB2_149: # in Loop: Header=BB2_135 Depth=1 movq 64(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rdi movq 72(%rsp), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_151 # %bb.150: # in Loop: Header=BB2_135 Depth=1 addq 64(%rsp), %r15 movslq N(%rip), %rdx leaq (%r15,%rdx,4), %rdi movq 72(%rsp), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $189, %edx xorl %eax, %eax callq printf .LBB2_151: # in Loop: Header=BB2_135 Depth=1 movl N(%rip), %eax leal (%rbx,%rax,2), %ebx cmpl sizeVector(%rip), %ebx jl .LBB2_135 .LBB2_152: # %._crit_edge383 movq 16(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax je .LBB2_154 # %bb.153: movq 16(%rsp), %rdi callq hipStreamSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $192, %edx xorl %eax, %eax callq printf .LBB2_154: movq 8(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax je .LBB2_156 # %bb.155: movq 8(%rsp), %rdi callq hipStreamSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $193, %edx xorl %eax, %eax callq printf .LBB2_156: movq 24(%rsp), %rdi xorl %esi, %esi callq hipEventRecord testl %eax, %eax je .LBB2_158 # %bb.157: movq 24(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $195, %edx xorl %eax, %eax callq printf .LBB2_158: movq 24(%rsp), %rdi callq hipEventSynchronize testl %eax, %eax je .LBB2_160 # %bb.159: movq 24(%rsp), %rdi callq hipEventSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $196, %edx xorl %eax, %eax callq printf .LBB2_160: callq hipDeviceSynchronize testl %eax, %eax je .LBB2_162 # %bb.161: callq hipDeviceSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $197, %edx xorl %eax, %eax callq printf .LBB2_162: movq 32(%rsp), %rsi movq 24(%rsp), %rdx leaq 60(%rsp), %rdi callq hipEventElapsedTime testl %eax, %eax je .LBB2_164 # %bb.163: movq 32(%rsp), %rsi movq 24(%rsp), %rdx leaq 60(%rsp), %rdi callq hipEventElapsedTime movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $198, %edx xorl %eax, %eax callq printf .LBB2_164: # %.lr.ph386.preheader cvtss2sd 60(%rsp), %xmm0 movl $.L.str.7, %edi movb $1, %al callq printf movl sizeVector(%rip), %eax addl $-10, %eax movslq %eax, %r15 .LBB2_165: # %.lr.ph386 # =>This Inner Loop Header: Depth=1 movq 48(%rsp), %rax movl (%rax,%r15,4), %esi movl $_ZSt4cout, %edi callq _ZNSolsEi movq %rax, %rbx movl $.L.str.4, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 40(%rsp), %rax movl (%rax,%r15,4), %esi movq %rbx, %rdi callq _ZNSolsEi movq %rax, %rbx movl $.L.str.4, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 64(%rsp), %rax movl (%rax,%r15,4), %esi movq %rbx, %rdi callq _ZNSolsEi movq %rax, %rbx movq (%rax), %rax movq -24(%rax), %rdi addq %rbx, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %rbx, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv incq %r15 movslq sizeVector(%rip), %rax cmpq %rax, %r15 jl .LBB2_165 # %bb.166: # %.preheader345 testl %eax, %eax jle .LBB2_169 # %bb.167: # %.lr.ph388.preheader xorl %ebx, %ebx .LBB2_168: # %.lr.ph388 # =>This Inner Loop Header: Depth=1 callq rand cltq imulq $1717986919, %rax, %rcx # imm = 0x66666667 movq %rcx, %rdx shrq $63, %rdx sarq $35, %rcx addl %edx, %ecx shll $2, %ecx leal (%rcx,%rcx,4), %ecx subl %ecx, %eax movq 48(%rsp), %rcx movl %eax, (%rcx,%rbx,4) callq rand cltq imulq $1717986919, %rax, %rcx # imm = 0x66666667 movq %rcx, %rdx shrq $63, %rdx sarq $35, %rcx addl %edx, %ecx shll $2, %ecx leal (%rcx,%rcx,4), %ecx subl %ecx, %eax movq 40(%rsp), %rcx movl %eax, (%rcx,%rbx,4) incq %rbx movslq sizeVector(%rip), %rax cmpq %rax, %rbx jl .LBB2_168 .LBB2_169: # %._crit_edge389 movq 32(%rsp), %rdi callq hipEventSynchronize testl %eax, %eax je .LBB2_171 # %bb.170: movq 32(%rsp), %rdi callq hipEventSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $213, %edx xorl %eax, %eax callq printf .LBB2_171: movq 32(%rsp), %rdi xorl %esi, %esi callq hipEventRecord testl %eax, %eax je .LBB2_173 # %bb.172: movq 32(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $214, %edx xorl %eax, %eax callq printf .LBB2_173: cmpl $0, sizeVector(%rip) jle .LBB2_192 # %bb.174: # %.lr.ph392.preheader movl N(%rip), %eax xorl %ebx, %ebx .LBB2_175: # %.lr.ph392 # =>This Inner Loop Header: Depth=1 movq 112(%rsp), %rdi movslq %ebx, %r15 shlq $2, %r15 movq 48(%rsp), %rsi addq %r15, %rsi movslq %eax, %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_177 # %bb.176: # in Loop: Header=BB2_175 Depth=1 movq 112(%rsp), %rdi movq 48(%rsp), %rsi addq %r15, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $218, %edx xorl %eax, %eax callq printf .LBB2_177: # in Loop: Header=BB2_175 Depth=1 movq 88(%rsp), %rdi movq 48(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_179 # %bb.178: # in Loop: Header=BB2_175 Depth=1 movq 88(%rsp), %rdi movq 48(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $219, %edx xorl %eax, %eax callq printf .LBB2_179: # in Loop: Header=BB2_175 Depth=1 movq 104(%rsp), %rdi movq 40(%rsp), %rsi addq %r15, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_181 # %bb.180: # in Loop: Header=BB2_175 Depth=1 movq 104(%rsp), %rdi movq 40(%rsp), %rsi addq %r15, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $220, %edx xorl %eax, %eax callq printf .LBB2_181: # in Loop: Header=BB2_175 Depth=1 movq 80(%rsp), %rdi movq 40(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_183 # %bb.182: # in Loop: Header=BB2_175 Depth=1 movq 80(%rsp), %rdi movq 40(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $221, %edx xorl %eax, %eax callq printf .LBB2_183: # in Loop: Header=BB2_175 Depth=1 movl N(%rip), %eax movl K(%rip), %ecx cltd idivl %ecx # kill: def $eax killed $eax def $rax movq 16(%rsp), %r9 orq %r14, %rax orq %r14, %rcx movq %rax, %rdi movl $1, %esi movq %rcx, %rdx movl $1, %ecx xorl %r8d, %r8d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_185 # %bb.184: # in Loop: Header=BB2_175 Depth=1 movq 112(%rsp), %rdi movq 104(%rsp), %rsi movq 96(%rsp), %rdx callq _Z24__device_stub__addKernelPiS_S_ .LBB2_185: # in Loop: Header=BB2_175 Depth=1 movl N(%rip), %eax movl K(%rip), %ecx cltd idivl %ecx # kill: def $eax killed $eax def $rax movq 8(%rsp), %r9 orq %r14, %rax orq %r14, %rcx movq %rax, %rdi movl $1, %esi movq %rcx, %rdx movl $1, %ecx xorl %r8d, %r8d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_187 # %bb.186: # in Loop: Header=BB2_175 Depth=1 movq 88(%rsp), %rdi movq 80(%rsp), %rsi movq 72(%rsp), %rdx callq _Z24__device_stub__addKernelPiS_S_ .LBB2_187: # in Loop: Header=BB2_175 Depth=1 movq 64(%rsp), %rdi addq %r15, %rdi movq 96(%rsp), %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_189 # %bb.188: # in Loop: Header=BB2_175 Depth=1 movq 64(%rsp), %rdi addq %r15, %rdi movq 96(%rsp), %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $226, %edx xorl %eax, %eax callq printf .LBB2_189: # in Loop: Header=BB2_175 Depth=1 movq 64(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rdi movq 72(%rsp), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_191 # %bb.190: # in Loop: Header=BB2_175 Depth=1 addq 64(%rsp), %r15 movslq N(%rip), %rdx leaq (%r15,%rdx,4), %rdi movq 72(%rsp), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $227, %edx xorl %eax, %eax callq printf .LBB2_191: # in Loop: Header=BB2_175 Depth=1 movl N(%rip), %eax leal (%rbx,%rax,2), %ebx cmpl sizeVector(%rip), %ebx jl .LBB2_175 .LBB2_192: # %._crit_edge393 movq 16(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax je .LBB2_194 # %bb.193: movq 16(%rsp), %rdi callq hipStreamSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $230, %edx xorl %eax, %eax callq printf .LBB2_194: movq 8(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax je .LBB2_196 # %bb.195: movq 8(%rsp), %rdi callq hipStreamSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $231, %edx xorl %eax, %eax callq printf .LBB2_196: movq 24(%rsp), %rdi xorl %esi, %esi callq hipEventRecord testl %eax, %eax je .LBB2_198 # %bb.197: movq 24(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $233, %edx xorl %eax, %eax callq printf .LBB2_198: movq 24(%rsp), %rdi callq hipEventSynchronize testl %eax, %eax je .LBB2_200 # %bb.199: movq 24(%rsp), %rdi callq hipEventSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $234, %edx xorl %eax, %eax callq printf .LBB2_200: callq hipDeviceSynchronize testl %eax, %eax je .LBB2_202 # %bb.201: callq hipDeviceSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $235, %edx xorl %eax, %eax callq printf .LBB2_202: movq 32(%rsp), %rsi movq 24(%rsp), %rdx leaq 60(%rsp), %rdi callq hipEventElapsedTime testl %eax, %eax je .LBB2_204 # %bb.203: movq 32(%rsp), %rsi movq 24(%rsp), %rdx leaq 60(%rsp), %rdi callq hipEventElapsedTime movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $236, %edx xorl %eax, %eax callq printf .LBB2_204: # %.lr.ph396.preheader cvtss2sd 60(%rsp), %xmm0 movl $.L.str.8, %edi movb $1, %al callq printf movl sizeVector(%rip), %eax addl $-10, %eax movslq %eax, %r15 .LBB2_205: # %.lr.ph396 # =>This Inner Loop Header: Depth=1 movq 48(%rsp), %rax movl (%rax,%r15,4), %esi movl $_ZSt4cout, %edi callq _ZNSolsEi movq %rax, %rbx movl $.L.str.4, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 40(%rsp), %rax movl (%rax,%r15,4), %esi movq %rbx, %rdi callq _ZNSolsEi movq %rax, %rbx movl $.L.str.4, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 64(%rsp), %rax movl (%rax,%r15,4), %esi movq %rbx, %rdi callq _ZNSolsEi movq %rax, %rbx movq (%rax), %rax movq -24(%rax), %rdi addq %rbx, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %rbx, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv incq %r15 movslq sizeVector(%rip), %rax cmpq %rax, %r15 jl .LBB2_205 # %bb.206: # %.preheader testl %eax, %eax jle .LBB2_209 # %bb.207: # %.lr.ph398.preheader xorl %ebx, %ebx .LBB2_208: # %.lr.ph398 # =>This Inner Loop Header: Depth=1 callq rand cltq imulq $1717986919, %rax, %rcx # imm = 0x66666667 movq %rcx, %rdx shrq $63, %rdx sarq $35, %rcx addl %edx, %ecx shll $2, %ecx leal (%rcx,%rcx,4), %ecx subl %ecx, %eax movq 48(%rsp), %rcx movl %eax, (%rcx,%rbx,4) callq rand cltq imulq $1717986919, %rax, %rcx # imm = 0x66666667 movq %rcx, %rdx shrq $63, %rdx sarq $35, %rcx addl %edx, %ecx shll $2, %ecx leal (%rcx,%rcx,4), %ecx subl %ecx, %eax movq 40(%rsp), %rcx movl %eax, (%rcx,%rbx,4) incq %rbx movslq sizeVector(%rip), %rax cmpq %rax, %rbx jl .LBB2_208 .LBB2_209: # %._crit_edge399 movq 32(%rsp), %rdi callq hipEventSynchronize testl %eax, %eax je .LBB2_211 # %bb.210: movq 32(%rsp), %rdi callq hipEventSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $251, %edx xorl %eax, %eax callq printf .LBB2_211: movq 32(%rsp), %rdi xorl %esi, %esi callq hipEventRecord testl %eax, %eax je .LBB2_213 # %bb.212: movq 32(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $252, %edx xorl %eax, %eax callq printf .LBB2_213: cmpl $0, sizeVector(%rip) jle .LBB2_232 # %bb.214: # %.lr.ph402.preheader movl N(%rip), %eax xorl %ebx, %ebx .LBB2_215: # %.lr.ph402 # =>This Inner Loop Header: Depth=1 movq 112(%rsp), %rdi movslq %ebx, %r15 shlq $2, %r15 movq 48(%rsp), %rsi addq %r15, %rsi movslq %eax, %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_217 # %bb.216: # in Loop: Header=BB2_215 Depth=1 movq 112(%rsp), %rdi movq 48(%rsp), %rsi addq %r15, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $256, %edx # imm = 0x100 xorl %eax, %eax callq printf .LBB2_217: # in Loop: Header=BB2_215 Depth=1 movq 88(%rsp), %rdi movq 48(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_219 # %bb.218: # in Loop: Header=BB2_215 Depth=1 movq 88(%rsp), %rdi movq 48(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $257, %edx # imm = 0x101 xorl %eax, %eax callq printf .LBB2_219: # in Loop: Header=BB2_215 Depth=1 movq 104(%rsp), %rdi movq 40(%rsp), %rsi addq %r15, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_221 # %bb.220: # in Loop: Header=BB2_215 Depth=1 movq 104(%rsp), %rdi movq 40(%rsp), %rsi addq %r15, %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $258, %edx # imm = 0x102 xorl %eax, %eax callq printf .LBB2_221: # in Loop: Header=BB2_215 Depth=1 movq 80(%rsp), %rdi movq 40(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_223 # %bb.222: # in Loop: Header=BB2_215 Depth=1 movq 80(%rsp), %rdi movq 40(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $1, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $259, %edx # imm = 0x103 xorl %eax, %eax callq printf .LBB2_223: # in Loop: Header=BB2_215 Depth=1 movl N(%rip), %eax movl K(%rip), %ecx cltd idivl %ecx # kill: def $eax killed $eax def $rax movq 16(%rsp), %r9 orq %r14, %rax orq %r14, %rcx movq %rax, %rdi movl $1, %esi movq %rcx, %rdx movl $1, %ecx xorl %r8d, %r8d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_225 # %bb.224: # in Loop: Header=BB2_215 Depth=1 movq 112(%rsp), %rdi movq 104(%rsp), %rsi movq 96(%rsp), %rdx callq _Z24__device_stub__mulKernelPiS_S_ .LBB2_225: # in Loop: Header=BB2_215 Depth=1 movl N(%rip), %eax movl K(%rip), %ecx cltd idivl %ecx # kill: def $eax killed $eax def $rax movq 8(%rsp), %r9 orq %r14, %rax orq %r14, %rcx movq %rax, %rdi movl $1, %esi movq %rcx, %rdx movl $1, %ecx xorl %r8d, %r8d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_227 # %bb.226: # in Loop: Header=BB2_215 Depth=1 movq 88(%rsp), %rdi movq 80(%rsp), %rsi movq 72(%rsp), %rdx callq _Z24__device_stub__mulKernelPiS_S_ .LBB2_227: # in Loop: Header=BB2_215 Depth=1 movq 64(%rsp), %rdi addq %r15, %rdi movq 96(%rsp), %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_229 # %bb.228: # in Loop: Header=BB2_215 Depth=1 movq 64(%rsp), %rdi addq %r15, %rdi movq 96(%rsp), %rsi movslq N(%rip), %rdx shlq $2, %rdx movq 16(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $264, %edx # imm = 0x108 xorl %eax, %eax callq printf .LBB2_229: # in Loop: Header=BB2_215 Depth=1 movq 64(%rsp), %rax addq %r15, %rax movslq N(%rip), %rdx leaq (%rax,%rdx,4), %rdi movq 72(%rsp), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync testl %eax, %eax je .LBB2_231 # %bb.230: # in Loop: Header=BB2_215 Depth=1 addq 64(%rsp), %r15 movslq N(%rip), %rdx leaq (%r15,%rdx,4), %rdi movq 72(%rsp), %rsi shlq $2, %rdx movq 8(%rsp), %r8 movl $2, %ecx callq hipMemcpyAsync movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $265, %edx # imm = 0x109 xorl %eax, %eax callq printf .LBB2_231: # in Loop: Header=BB2_215 Depth=1 movl N(%rip), %eax leal (%rbx,%rax,2), %ebx cmpl sizeVector(%rip), %ebx jl .LBB2_215 .LBB2_232: # %._crit_edge403 movq 16(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax je .LBB2_234 # %bb.233: movq 16(%rsp), %rdi callq hipStreamSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $268, %edx # imm = 0x10C xorl %eax, %eax callq printf .LBB2_234: movq 8(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax je .LBB2_236 # %bb.235: movq 8(%rsp), %rdi callq hipStreamSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $269, %edx # imm = 0x10D xorl %eax, %eax callq printf .LBB2_236: movq 24(%rsp), %rdi xorl %esi, %esi callq hipEventRecord testl %eax, %eax je .LBB2_238 # %bb.237: movq 24(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $271, %edx # imm = 0x10F xorl %eax, %eax callq printf .LBB2_238: movq 24(%rsp), %rdi callq hipEventSynchronize testl %eax, %eax je .LBB2_240 # %bb.239: movq 24(%rsp), %rdi callq hipEventSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $272, %edx # imm = 0x110 xorl %eax, %eax callq printf .LBB2_240: callq hipDeviceSynchronize testl %eax, %eax je .LBB2_242 # %bb.241: callq hipDeviceSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $273, %edx # imm = 0x111 xorl %eax, %eax callq printf .LBB2_242: movq 32(%rsp), %rsi movq 24(%rsp), %rdx leaq 60(%rsp), %rdi callq hipEventElapsedTime testl %eax, %eax je .LBB2_244 # %bb.243: movq 32(%rsp), %rsi movq 24(%rsp), %rdx leaq 60(%rsp), %rdi callq hipEventElapsedTime movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $274, %edx # imm = 0x112 xorl %eax, %eax callq printf .LBB2_244: # %.lr.ph406.preheader cvtss2sd 60(%rsp), %xmm0 movl $.L.str.9, %edi movb $1, %al callq printf movl sizeVector(%rip), %eax addl $-10, %eax movslq %eax, %r14 .LBB2_245: # %.lr.ph406 # =>This Inner Loop Header: Depth=1 movq 48(%rsp), %rax movl (%rax,%r14,4), %esi movl $_ZSt4cout, %edi callq _ZNSolsEi movq %rax, %rbx movl $.L.str.4, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 40(%rsp), %rax movl (%rax,%r14,4), %esi movq %rbx, %rdi callq _ZNSolsEi movq %rax, %rbx movl $.L.str.4, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 64(%rsp), %rax movl (%rax,%r14,4), %esi movq %rbx, %rdi callq _ZNSolsEi movq %rax, %rbx movq (%rax), %rax movq -24(%rax), %rdi addq %rbx, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %rbx, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv incq %r14 movslq sizeVector(%rip), %rax cmpq %rax, %r14 jl .LBB2_245 # %bb.246: # %._crit_edge407 movq 48(%rsp), %rdi callq hipHostFree testl %eax, %eax je .LBB2_248 # %bb.247: movq 48(%rsp), %rdi callq hipHostFree movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $283, %edx # imm = 0x11B xorl %eax, %eax callq printf .LBB2_248: movq 40(%rsp), %rdi callq hipHostFree testl %eax, %eax je .LBB2_250 # %bb.249: movq 40(%rsp), %rdi callq hipHostFree movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $284, %edx # imm = 0x11C xorl %eax, %eax callq printf .LBB2_250: movq 64(%rsp), %rdi callq hipHostFree testl %eax, %eax je .LBB2_252 # %bb.251: movq 64(%rsp), %rdi callq hipHostFree movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $285, %edx # imm = 0x11D xorl %eax, %eax callq printf .LBB2_252: movq 112(%rsp), %rdi callq hipFree testl %eax, %eax je .LBB2_254 # %bb.253: movq 112(%rsp), %rdi callq hipFree movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $287, %edx # imm = 0x11F xorl %eax, %eax callq printf .LBB2_254: movq 88(%rsp), %rdi callq hipFree testl %eax, %eax je .LBB2_256 # %bb.255: movq 88(%rsp), %rdi callq hipFree movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $288, %edx # imm = 0x120 xorl %eax, %eax callq printf .LBB2_256: movq 104(%rsp), %rdi callq hipFree testl %eax, %eax je .LBB2_258 # %bb.257: movq 104(%rsp), %rdi callq hipFree movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $289, %edx # imm = 0x121 xorl %eax, %eax callq printf .LBB2_258: movq 80(%rsp), %rdi callq hipFree testl %eax, %eax je .LBB2_260 # %bb.259: movq 80(%rsp), %rdi callq hipFree movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $290, %edx # imm = 0x122 xorl %eax, %eax callq printf .LBB2_260: movq 96(%rsp), %rdi callq hipFree testl %eax, %eax je .LBB2_262 # %bb.261: movq 96(%rsp), %rdi callq hipFree movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $291, %edx # imm = 0x123 xorl %eax, %eax callq printf .LBB2_262: movq 72(%rsp), %rdi callq hipFree testl %eax, %eax je .LBB2_264 # %bb.263: movq 72(%rsp), %rdi callq hipFree movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $292, %edx # imm = 0x124 xorl %eax, %eax callq printf .LBB2_264: addq $120, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size _Z9VectorOpsv, .Lfunc_end2-_Z9VectorOpsv .cfi_endproc # -- End function .globl _Z23cuda_memory_malloc_testib # -- Begin function _Z23cuda_memory_malloc_testib .type _Z23cuda_memory_malloc_testib,@function _Z23cuda_memory_malloc_testib: # @_Z23cuda_memory_malloc_testib .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $32, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %esi, %ebp movl %edi, %ebx movl $0, 20(%rsp) leaq 8(%rsp), %rdi callq hipEventCreate testl %eax, %eax je .LBB3_2 # %bb.1: leaq 8(%rsp), %rdi callq hipEventCreate movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $302, %edx # imm = 0x12E xorl %eax, %eax callq printf .LBB3_2: movq %rsp, %rdi callq hipEventCreate testl %eax, %eax je .LBB3_4 # %bb.3: movq %rsp, %rdi callq hipEventCreate movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $303, %edx # imm = 0x12F xorl %eax, %eax callq printf .LBB3_4: movslq %ebx, %r14 shlq $2, %r14 movq %r14, %rdi callq malloc movq %rax, %rbx leaq 24(%rsp), %rdi movq %r14, %rsi callq hipMalloc testl %eax, %eax je .LBB3_6 # %bb.5: leaq 24(%rsp), %rdi movq %r14, %rsi callq hipMalloc movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $306, %edx # imm = 0x132 xorl %eax, %eax callq printf .LBB3_6: movq 8(%rsp), %rdi callq hipEventSynchronize testl %eax, %eax je .LBB3_8 # %bb.7: movq 8(%rsp), %rdi callq hipEventSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $308, %edx # imm = 0x134 xorl %eax, %eax callq printf .LBB3_8: movq 8(%rsp), %rdi xorl %esi, %esi callq hipEventRecord testl %eax, %eax je .LBB3_10 # %bb.9: movq 8(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $309, %edx # imm = 0x135 xorl %eax, %eax callq printf .LBB3_10: # %.preheader movl $100, %r12d .LBB3_11: # =>This Inner Loop Header: Depth=1 movq 24(%rsp), %rsi testb %bpl, %bpl je .LBB3_14 # %bb.12: # in Loop: Header=BB3_11 Depth=1 movq %rsi, %rdi movq %rbx, %rsi movq %r14, %rdx movl $1, %ecx callq hipMemcpy testl %eax, %eax je .LBB3_17 # %bb.13: # in Loop: Header=BB3_11 Depth=1 movq 24(%rsp), %rdi movq %rbx, %rsi movq %r14, %rdx movl $1, %ecx callq hipMemcpy movl $315, %r15d # imm = 0x13B jmp .LBB3_16 .LBB3_14: # in Loop: Header=BB3_11 Depth=1 movq %rbx, %rdi movq %r14, %rdx movl $2, %ecx callq hipMemcpy testl %eax, %eax je .LBB3_17 # %bb.15: # in Loop: Header=BB3_11 Depth=1 movq 24(%rsp), %rsi movq %rbx, %rdi movq %r14, %rdx movl $2, %ecx callq hipMemcpy movl $319, %r15d # imm = 0x13F .LBB3_16: # %.sink.split # in Loop: Header=BB3_11 Depth=1 movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl %r15d, %edx xorl %eax, %eax callq printf .LBB3_17: # in Loop: Header=BB3_11 Depth=1 decl %r12d jne .LBB3_11 # %bb.18: movq (%rsp), %rdi xorl %esi, %esi callq hipEventRecord testl %eax, %eax je .LBB3_20 # %bb.19: movq (%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $323, %edx # imm = 0x143 xorl %eax, %eax callq printf .LBB3_20: movq (%rsp), %rdi callq hipEventSynchronize testl %eax, %eax je .LBB3_22 # %bb.21: movq (%rsp), %rdi callq hipEventSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $324, %edx # imm = 0x144 xorl %eax, %eax callq printf .LBB3_22: movq 8(%rsp), %rsi movq (%rsp), %rdx leaq 20(%rsp), %rdi callq hipEventElapsedTime testl %eax, %eax je .LBB3_24 # %bb.23: movq 8(%rsp), %rsi movq (%rsp), %rdx leaq 20(%rsp), %rdi callq hipEventElapsedTime movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $325, %edx # imm = 0x145 xorl %eax, %eax callq printf .LBB3_24: movq %rbx, %rdi callq free movq 24(%rsp), %rdi callq hipFree testl %eax, %eax je .LBB3_26 # %bb.25: movq 24(%rsp), %rdi callq hipFree movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $329, %edx # imm = 0x149 xorl %eax, %eax callq printf .LBB3_26: movq 8(%rsp), %rdi callq hipEventDestroy testl %eax, %eax je .LBB3_28 # %bb.27: movq 8(%rsp), %rdi callq hipEventDestroy movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $330, %edx # imm = 0x14A xorl %eax, %eax callq printf .LBB3_28: movq (%rsp), %rdi callq hipEventDestroy testl %eax, %eax je .LBB3_30 # %bb.29: movq (%rsp), %rdi callq hipEventDestroy movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $331, %edx # imm = 0x14B xorl %eax, %eax callq printf .LBB3_30: movss 20(%rsp), %xmm0 # xmm0 = mem[0],zero,zero,zero addq $32, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end3: .size _Z23cuda_memory_malloc_testib, .Lfunc_end3-_Z23cuda_memory_malloc_testib .cfi_endproc # -- End function .globl _Z29cuda_alloc_memory_malloc_testib # -- Begin function _Z29cuda_alloc_memory_malloc_testib .type _Z29cuda_alloc_memory_malloc_testib,@function _Z29cuda_alloc_memory_malloc_testib: # @_Z29cuda_alloc_memory_malloc_testib .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $40, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %esi, %ebx movl %edi, %ebp movl $0, 36(%rsp) leaq 8(%rsp), %rdi callq hipEventCreate testl %eax, %eax je .LBB4_2 # %bb.1: leaq 8(%rsp), %rdi callq hipEventCreate movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $342, %edx # imm = 0x156 xorl %eax, %eax callq printf .LBB4_2: movq %rsp, %rdi callq hipEventCreate testl %eax, %eax je .LBB4_4 # %bb.3: movq %rsp, %rdi callq hipEventCreate movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $343, %edx # imm = 0x157 xorl %eax, %eax callq printf .LBB4_4: movslq %ebp, %r14 shlq $2, %r14 leaq 16(%rsp), %rdi movq %r14, %rsi callq hipMalloc testl %eax, %eax je .LBB4_6 # %bb.5: leaq 16(%rsp), %rdi movq %r14, %rsi callq hipMalloc movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $345, %edx # imm = 0x159 xorl %eax, %eax callq printf .LBB4_6: leaq 24(%rsp), %rdi movq %r14, %rsi xorl %edx, %edx callq hipHostAlloc testl %eax, %eax je .LBB4_8 # %bb.7: leaq 24(%rsp), %rdi movq %r14, %rsi xorl %edx, %edx callq hipHostAlloc movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $346, %edx # imm = 0x15A xorl %eax, %eax callq printf .LBB4_8: movq 8(%rsp), %rdi callq hipEventSynchronize testl %eax, %eax je .LBB4_10 # %bb.9: movq 8(%rsp), %rdi callq hipEventSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $348, %edx # imm = 0x15C xorl %eax, %eax callq printf .LBB4_10: movq 8(%rsp), %rdi xorl %esi, %esi callq hipEventRecord testl %eax, %eax je .LBB4_12 # %bb.11: movq 8(%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $349, %edx # imm = 0x15D xorl %eax, %eax callq printf .LBB4_12: # %.preheader movl $100, %r15d .LBB4_13: # =>This Inner Loop Header: Depth=1 testb %bl, %bl je .LBB4_16 # %bb.14: # in Loop: Header=BB4_13 Depth=1 movq 16(%rsp), %rdi movq 24(%rsp), %rsi movq %r14, %rdx movl $1, %ecx callq hipMemcpy testl %eax, %eax je .LBB4_19 # %bb.15: # in Loop: Header=BB4_13 Depth=1 movq 16(%rsp), %rdi movq 24(%rsp), %rsi movq %r14, %rdx movl $1, %ecx callq hipMemcpy movl $355, %ebp # imm = 0x163 jmp .LBB4_18 .LBB4_16: # in Loop: Header=BB4_13 Depth=1 movq 24(%rsp), %rdi movq 16(%rsp), %rsi movq %r14, %rdx movl $2, %ecx callq hipMemcpy testl %eax, %eax je .LBB4_19 # %bb.17: # in Loop: Header=BB4_13 Depth=1 movq 24(%rsp), %rdi movq 16(%rsp), %rsi movq %r14, %rdx movl $2, %ecx callq hipMemcpy movl $359, %ebp # imm = 0x167 .LBB4_18: # %.sink.split # in Loop: Header=BB4_13 Depth=1 movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl %ebp, %edx xorl %eax, %eax callq printf .LBB4_19: # in Loop: Header=BB4_13 Depth=1 decl %r15d jne .LBB4_13 # %bb.20: movq (%rsp), %rdi xorl %esi, %esi callq hipEventRecord testl %eax, %eax je .LBB4_22 # %bb.21: movq (%rsp), %rdi xorl %esi, %esi callq hipEventRecord movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $363, %edx # imm = 0x16B xorl %eax, %eax callq printf .LBB4_22: movq (%rsp), %rdi callq hipEventSynchronize testl %eax, %eax je .LBB4_24 # %bb.23: movq (%rsp), %rdi callq hipEventSynchronize movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $364, %edx # imm = 0x16C xorl %eax, %eax callq printf .LBB4_24: movq 8(%rsp), %rsi movq (%rsp), %rdx leaq 36(%rsp), %rdi callq hipEventElapsedTime testl %eax, %eax je .LBB4_26 # %bb.25: movq 8(%rsp), %rsi movq (%rsp), %rdx leaq 36(%rsp), %rdi callq hipEventElapsedTime movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $365, %edx # imm = 0x16D xorl %eax, %eax callq printf .LBB4_26: movq 16(%rsp), %rdi callq hipFree testl %eax, %eax je .LBB4_28 # %bb.27: movq 16(%rsp), %rdi callq hipFree movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $367, %edx # imm = 0x16F xorl %eax, %eax callq printf .LBB4_28: movq 24(%rsp), %rdi callq hipHostFree testl %eax, %eax je .LBB4_30 # %bb.29: movq 24(%rsp), %rdi callq hipHostFree movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $368, %edx # imm = 0x170 xorl %eax, %eax callq printf .LBB4_30: movq 8(%rsp), %rdi callq hipEventDestroy testl %eax, %eax je .LBB4_32 # %bb.31: movq 8(%rsp), %rdi callq hipEventDestroy movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $369, %edx # imm = 0x171 xorl %eax, %eax callq printf .LBB4_32: movq (%rsp), %rdi callq hipEventDestroy testl %eax, %eax je .LBB4_34 # %bb.33: movq (%rsp), %rdi callq hipEventDestroy movl %eax, %edi callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %ecx movq %rax, %rsi movl $370, %edx # imm = 0x172 xorl %eax, %eax callq printf .LBB4_34: movss 36(%rsp), %xmm0 # xmm0 = mem[0],zero,zero,zero addq $40, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end4: .size _Z29cuda_alloc_memory_malloc_testib, .Lfunc_end4-_Z29cuda_alloc_memory_malloc_testib .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function main .LCPI5_0: .long 0x42c80000 # float 100 .LCPI5_1: .long 0x40800000 # float 4 .LCPI5_2: .long 0x3a800000 # float 9.765625E-4 .LCPI5_3: .long 0x447a0000 # float 1000 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rax .cfi_def_cfa_offset 16 xorl %edi, %edi callq time movl %eax, %edi callq srand movl sizeVector(%rip), %edi cvtsi2ss %edi, %xmm1 mulss .LCPI5_0(%rip), %xmm1 mulss .LCPI5_1(%rip), %xmm1 movss .LCPI5_2(%rip), %xmm0 # xmm0 = mem[0],zero,zero,zero mulss %xmm0, %xmm1 mulss %xmm0, %xmm1 movss %xmm1, 4(%rsp) # 4-byte Spill movl $1, %esi callq _Z23cuda_memory_malloc_testib movss %xmm0, (%rsp) # 4-byte Spill cvtss2sd %xmm0, %xmm0 movl $.L.str.10, %edi movb $1, %al callq printf movss (%rsp), %xmm1 # 4-byte Reload # xmm1 = mem[0],zero,zero,zero divss .LCPI5_3(%rip), %xmm1 movss 4(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero divss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 movl $.L.str.11, %edi movb $1, %al callq printf movl sizeVector(%rip), %edi xorl %esi, %esi callq _Z23cuda_memory_malloc_testib movss %xmm0, (%rsp) # 4-byte Spill cvtss2sd %xmm0, %xmm0 movl $.L.str.12, %edi movb $1, %al callq printf movss (%rsp), %xmm1 # 4-byte Reload # xmm1 = mem[0],zero,zero,zero divss .LCPI5_3(%rip), %xmm1 movss 4(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero divss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 movl $.L.str.13, %edi movb $1, %al callq printf movl sizeVector(%rip), %edi movl $1, %esi callq _Z29cuda_alloc_memory_malloc_testib movss %xmm0, (%rsp) # 4-byte Spill cvtss2sd %xmm0, %xmm0 movl $.L.str.14, %edi movb $1, %al callq printf movss (%rsp), %xmm1 # 4-byte Reload # xmm1 = mem[0],zero,zero,zero divss .LCPI5_3(%rip), %xmm1 movss 4(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero divss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 movl $.L.str.11, %edi movb $1, %al callq printf movl sizeVector(%rip), %edi xorl %esi, %esi callq _Z29cuda_alloc_memory_malloc_testib movss %xmm0, (%rsp) # 4-byte Spill cvtss2sd %xmm0, %xmm0 movl $.L.str.15, %edi movb $1, %al callq printf movss (%rsp), %xmm1 # 4-byte Reload # xmm1 = mem[0],zero,zero,zero divss .LCPI5_3(%rip), %xmm1 movss 4(%rsp), %xmm0 # 4-byte Reload # xmm0 = mem[0],zero,zero,zero divss %xmm1, %xmm0 cvtss2sd %xmm0, %xmm0 movl $.L.str.13, %edi movb $1, %al callq printf callq _Z9VectorOpsv xorl %eax, %eax popq %rcx .cfi_def_cfa_offset 8 retq .Lfunc_end5: .size main, .Lfunc_end5-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB6_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB6_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z9addKernelPiS_S_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z9mulKernelPiS_S_, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end6: .size __hip_module_ctor, .Lfunc_end6-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB7_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB7_2: retq .Lfunc_end7: .size __hip_module_dtor, .Lfunc_end7-__hip_module_dtor .cfi_endproc # -- End function .type K,@object # @K .data .globl K .p2align 2, 0x0 K: .long 256 # 0x100 .size K, 4 .type N,@object # @N .globl N .p2align 2, 0x0 N: .long 32768 # 0x8000 .size N, 4 .type sizeVector,@object # @sizeVector .globl sizeVector .p2align 2, 0x0 sizeVector: .long 20971520 # 0x1400000 .size sizeVector, 4 .type _Z9addKernelPiS_S_,@object # @_Z9addKernelPiS_S_ .section .rodata,"a",@progbits .globl _Z9addKernelPiS_S_ .p2align 3, 0x0 _Z9addKernelPiS_S_: .quad _Z24__device_stub__addKernelPiS_S_ .size _Z9addKernelPiS_S_, 8 .type _Z9mulKernelPiS_S_,@object # @_Z9mulKernelPiS_S_ .globl _Z9mulKernelPiS_S_ .p2align 3, 0x0 _Z9mulKernelPiS_S_: .quad _Z24__device_stub__mulKernelPiS_S_ .size _Z9mulKernelPiS_S_, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "Error %s at line %d in the file %s\n" .size .L.str, 36 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "/home/ubuntu/Datasets/stackv2/train-structured-repos-hip-sm89/makisto/pgp/master/pgp/Lab6/lab6.hip" .size .L.str.1, 99 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "\nV.1-Add Time: %f ms\n" .size .L.str.3, 22 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz " " .size .L.str.4, 2 .type .L.str.5,@object # @.str.5 .L.str.5: .asciz "\nV.1-Mul Time: %f ms\n" .size .L.str.5, 22 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz "\nV.2-Add Time: %f ms\n" .size .L.str.6, 22 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz "\nV.2-Mul Time: %f ms\n" .size .L.str.7, 22 .type .L.str.8,@object # @.str.8 .L.str.8: .asciz "\nV.3-Add Time: %f ms\n" .size .L.str.8, 22 .type .L.str.9,@object # @.str.9 .L.str.9: .asciz "\nV.3-Mul Time: %f ms\n" .size .L.str.9, 22 .type .L.str.10,@object # @.str.10 .L.str.10: .asciz "Without block pages GPU: %3.5f ms\n" .size .L.str.10, 35 .type .L.str.11,@object # @.str.11 .L.str.11: .asciz "\tMB GPU %3.1f\n" .size .L.str.11, 15 .type .L.str.12,@object # @.str.12 .L.str.12: .asciz "Without block pages CPU: %3.5f ms\n" .size .L.str.12, 35 .type .L.str.13,@object # @.str.13 .L.str.13: .asciz "\tMB CPU %3.1f\n" .size .L.str.13, 15 .type .L.str.14,@object # @.str.14 .L.str.14: .asciz "Block pages GPU: %3.5f ms\n" .size .L.str.14, 27 .type .L.str.15,@object # @.str.15 .L.str.15: .asciz "Block pages CPU: %3.5f ms\n" .size .L.str.15, 27 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z9addKernelPiS_S_" .size .L__unnamed_1, 19 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_Z9mulKernelPiS_S_" .size .L__unnamed_2, 19 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z24__device_stub__addKernelPiS_S_ .addrsig_sym _Z24__device_stub__mulKernelPiS_S_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z9addKernelPiS_S_ .addrsig_sym _Z9mulKernelPiS_S_ .addrsig_sym _ZSt4cout .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z9addKernelPiS_S_ ; -- Begin function _Z9addKernelPiS_S_ .globl _Z9addKernelPiS_S_ .p2align 8 .type _Z9addKernelPiS_S_,@function _Z9addKernelPiS_S_: ; @_Z9addKernelPiS_S_ ; %bb.0: s_clause 0x2 s_load_b32 s2, s[0:1], 0x24 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[0:1], s[0:1], 0x10 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[1:2] v_add_co_u32 v2, vcc_lo, s4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s5, v1, vcc_lo v_add_co_u32 v4, vcc_lo, s6, v0 v_add_co_ci_u32_e32 v5, vcc_lo, s7, v1, vcc_lo v_add_co_u32 v0, vcc_lo, s0, v0 global_load_b32 v2, v[2:3], off global_load_b32 v3, v[4:5], off v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo s_waitcnt vmcnt(0) v_add_nc_u32_e32 v2, v3, v2 global_store_b32 v[0:1], v2, off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z9addKernelPiS_S_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 6 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z9addKernelPiS_S_, .Lfunc_end0-_Z9addKernelPiS_S_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 152 ; NumSgprs: 18 ; NumVgprs: 6 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 6 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z9mulKernelPiS_S_ ; -- Begin function _Z9mulKernelPiS_S_ .globl _Z9mulKernelPiS_S_ .p2align 8 .type _Z9mulKernelPiS_S_,@function _Z9mulKernelPiS_S_: ; @_Z9mulKernelPiS_S_ ; %bb.0: s_clause 0x2 s_load_b32 s2, s[0:1], 0x24 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[0:1], s[0:1], 0x10 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] v_ashrrev_i32_e32 v2, 31, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[1:2] v_add_co_u32 v2, vcc_lo, s4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s5, v1, vcc_lo v_add_co_u32 v4, vcc_lo, s6, v0 v_add_co_ci_u32_e32 v5, vcc_lo, s7, v1, vcc_lo v_add_co_u32 v0, vcc_lo, s0, v0 global_load_b32 v2, v[2:3], off global_load_b32 v3, v[4:5], off v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo s_waitcnt vmcnt(0) v_mul_lo_u32 v2, v3, v2 global_store_b32 v[0:1], v2, off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z9mulKernelPiS_S_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 6 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end1: .size _Z9mulKernelPiS_S_, .Lfunc_end1-_Z9mulKernelPiS_S_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 156 ; NumSgprs: 18 ; NumVgprs: 6 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 6 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z9addKernelPiS_S_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z9addKernelPiS_S_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 6 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z9mulKernelPiS_S_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z9mulKernelPiS_S_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 6 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
ed9d5ef8971e54acece0bcd1e6d514fcea73b00d
#include <stdio.h> #include "imageutils.cuh" // dimensions of the thread blocks #define NUM_BLOCKS_X 16 #define NUM_BLOCKS_Y 16 __global__ void rgba_to_negative( uchar4 *rgbaImage, uchar4 *negativeImage, int numRows, int numCols ) { // finding pixel assigned to this thread int thread_x = blockDim.x * blockIdx.x + threadIdx.x; int thread_y = blockDim.y * blockIdx.y + threadIdx.y; int idx = thread_x * numCols + thread_y; // thread is out of range (happens when block dimensions don't allign) if(thread_x >= numRows || thread_y >= numCols) { // if (idx < numRows * numCols) should also work return; } negativeImage[idx].x = 255 - rgbaImage[idx].x; negativeImage[idx].y = 255 - rgbaImage[idx].y; negativeImage[idx].z = 255 - rgbaImage[idx].z; } int main() { // load input picture PPMImage *input_image = readPPM("../PPMImages/Poivron.ppm"); const int dim_x = input_image->x; const int dim_y = input_image->y; // dimension and size of both arrays for testing const int RGB_SIZE = dim_x * dim_y; const int RGB_BYTES = RGB_SIZE * sizeof(uchar4); const int NEGATIVE_SIZE = dim_x * dim_y; const int NEGATIVE_BYTES = NEGATIVE_SIZE * sizeof(uchar4); // calculating grid and block dimensions of threads int grid_size_x = (dim_x + NUM_BLOCKS_X - 1) / NUM_BLOCKS_X; int grid_size_y = (dim_y + NUM_BLOCKS_Y - 1) / NUM_BLOCKS_Y; dim3 grid_dims = dim3(grid_size_x, grid_size_y, 1); dim3 block_dims = dim3(NUM_BLOCKS_X, NUM_BLOCKS_Y, 1); // memory pointers uchar4 *h_image_rgb; uchar4 *h_image_negative; uchar4 *d_image_rgb; uchar4 *d_image_negative; // memory allocation on host h_image_rgb = PPM_to_uchar4(input_image, 255); h_image_negative = (uchar4 *) malloc(NEGATIVE_BYTES); // memory allocation on device cudaMalloc((void **) &d_image_rgb, RGB_BYTES); cudaMalloc((void **) &d_image_negative, NEGATIVE_BYTES); // transferring input array to device memory cudaMemcpy(d_image_rgb, h_image_rgb, RGB_BYTES, cudaMemcpyHostToDevice); // launching kernels rgba_to_negative<<<grid_dims, block_dims>>>( d_image_rgb, d_image_negative, dim_x, dim_y ); // getting back the negative image cudaMemcpy(h_image_negative, d_image_negative, NEGATIVE_BYTES, cudaMemcpyDeviceToHost); // save resulting file PPMImage *result = uchar4_to_PPM(h_image_negative, dim_x, dim_y); writePPM("../PPMResults/Poivron_neg.ppm", result); // free host memory free(h_image_rgb); free(h_image_negative); // free device memory cudaFree(d_image_rgb); cudaFree(d_image_negative); return 0; }
.file "tmpxft_0035ad28_00000000-6_negative.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2035: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2035: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "rb" .LC1: .string "Unable to open file '%s'\n" .LC2: .string "Invalid image format (must be 'P6')\n" .LC3: .string "Unable to allocate memory\n" .LC4: .string "%d %d" .LC5: .string "Invalid image size (error loading '%s')\n" .LC6: .string "%d" .LC7: .string "Invalid rgb component (error loading '%s')\n" .LC8: .string "'%s' does not have 8-bits components\n" .LC9: .string "Error loading image '%s'\n" .text .globl _Z7readPPMPKc .type _Z7readPPMPKc, @function _Z7readPPMPKc: .LFB2027: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 leaq .LC0(%rip), %rsi pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %rdi, %r12 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $40, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 24(%rsp) xorl %eax, %eax call fopen@PLT movq %r12, %rcx leaq .LC1(%rip), %rdx testq %rax, %rax je .L23 leaq 8(%rsp), %rdi movq %rax, %rcx movl $16, %edx movq %rax, %rbx movl $16, %esi call __fgets_chk@PLT testq %rax, %rax jne .L4 movq %r12, %rdi call perror@PLT .L22: movl $1, %edi call exit@PLT .L4: cmpb $80, 8(%rsp) jne .L5 cmpb $54, 9(%rsp) je .L6 .L5: leaq .LC2(%rip), %rdx jmp .L24 .L6: movl $16, %edi call malloc@PLT movq %rax, %rbp testq %rax, %rax jne .L21 leaq .LC3(%rip), %rdx .L24: movq stderr(%rip), %rdi movl $2, %esi xorl %eax, %eax call __fprintf_chk@PLT jmp .L22 .L9: movq %rbx, %rdi call getc@PLT cmpl $10, %eax jne .L9 .L21: movq %rbx, %rdi call getc@PLT cmpl $35, %eax je .L9 movq %rbx, %rsi movl %eax, %edi call ungetc@PLT leaq 4(%rbp), %rcx movq %rbp, %rdx movq %rbx, %rdi leaq .LC4(%rip), %rsi xorl %eax, %eax call __isoc23_fscanf@PLT movq %r12, %rcx leaq .LC5(%rip), %rdx cmpl $2, %eax jne .L23 leaq 4(%rsp), %rdx xorl %eax, %eax leaq .LC6(%rip), %rsi movq %rbx, %rdi call __isoc23_fscanf@PLT movq %r12, %rcx leaq .LC7(%rip), %rdx decl %eax jne .L23 cmpl $255, 4(%rsp) leaq .LC8(%rip), %rdx jne .L23 .L12: movq %rbx, %rdi call fgetc@PLT cmpl $10, %eax jne .L12 movl 0(%rbp), %r14d movl 4(%rbp), %r15d movl %r14d, %r13d imull %r15d, %r13d movslq %r13d, %r13 leaq 0(%r13,%r13,2), %r13 movq %r13, %rdi call malloc@PLT leal (%r14,%r14,2), %edx movslq %r15d, %rcx movq %rbx, %r8 movq %rax, 8(%rbp) movslq %edx, %rdx movq %rax, %rdi movq %r13, %rsi call __fread_chk@PLT movslq 4(%rbp), %rdx cmpq %rax, %rdx je .L13 movq %r12, %rcx leaq .LC9(%rip), %rdx .L23: movq stderr(%rip), %rdi movl $2, %esi xorl %eax, %eax call __fprintf_chk@PLT jmp .L22 .L13: movq %rbx, %rdi call fclose@PLT movq 24(%rsp), %rax subq %fs:40, %rax je .L14 call __stack_chk_fail@PLT .L14: addq $40, %rsp .cfi_def_cfa_offset 56 movq %rbp, %rax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size _Z7readPPMPKc, .-_Z7readPPMPKc .section .rodata.str1.1 .LC10: .string "wb" .LC11: .string "P6\n" .LC12: .string "%d %d\n" .LC13: .string "%d\n" .text .globl _Z8writePPMPKcP8PPMImage .type _Z8writePPMPKcP8PPMImage, @function _Z8writePPMPKcP8PPMImage: .LFB2028: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 movq %rdi, %r12 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 movq %rsi, %rbp leaq .LC10(%rip), %rsi pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 call fopen@PLT testq %rax, %rax jne .L27 movq stderr(%rip), %rdi movq %r12, %rcx movl $2, %esi xorl %eax, %eax leaq .LC1(%rip), %rdx call __fprintf_chk@PLT movl $1, %edi call exit@PLT .L27: movq %rax, %rbx movq %rax, %rdi movl $2, %esi xorl %eax, %eax leaq .LC11(%rip), %rdx call __fprintf_chk@PLT movl 4(%rbp), %r8d movl 0(%rbp), %ecx movq %rbx, %rdi leaq .LC12(%rip), %rdx movl $2, %esi xorl %eax, %eax call __fprintf_chk@PLT movq %rbx, %rdi movl $255, %ecx xorl %eax, %eax leaq .LC13(%rip), %rdx movl $2, %esi call __fprintf_chk@PLT imull $3, 0(%rbp), %esi movq 8(%rbp), %rdi movq %rbx, %rcx movslq 4(%rbp), %rdx movslq %esi, %rsi call fwrite@PLT movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 jmp fclose@PLT .cfi_endproc .LFE2028: .size _Z8writePPMPKcP8PPMImage, .-_Z8writePPMPKcP8PPMImage .section .rodata.str1.1 .LC14: .string "P2\n" .LC15: .string "%d " .LC16: .string "\n" .text .globl _Z14writeGrayScalePKcPhii .type _Z14writeGrayScalePKcPhii, @function _Z14writeGrayScalePKcPhii: .LFB2029: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 movq %rsi, %r15 leaq .LC10(%rip), %rsi pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 movq %rdi, %r13 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movl %edx, %r12d pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 movl %ecx, %ebp pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $24, %rsp .cfi_def_cfa_offset 80 call fopen@PLT testq %rax, %rax jne .L30 movq stderr(%rip), %rdi movq %r13, %rcx movl $2, %esi xorl %eax, %eax leaq .LC1(%rip), %rdx call __fprintf_chk@PLT movl $1, %edi call exit@PLT .L30: movq %rax, %rbx movq %rax, %rdi leaq .LC14(%rip), %rdx xorl %eax, %eax movl $2, %esi xorl %r13d, %r13d xorl %r14d, %r14d call __fprintf_chk@PLT movl %ebp, %r8d movl %r12d, %ecx movl $2, %esi leaq .LC12(%rip), %rdx movq %rbx, %rdi xorl %eax, %eax call __fprintf_chk@PLT movl $255, %ecx movq %rbx, %rdi xorl %eax, %eax leaq .LC13(%rip), %rdx movl $2, %esi call __fprintf_chk@PLT .L31: cmpl %r12d, %r14d jge .L33 xorl %r8d, %r8d movslq %r13d, %r9 .L34: cmpl %r8d, %ebp jle .L36 leaq (%r15,%r9), %rax movl $2, %esi movq %rbx, %rdi movq %r8, (%rsp) movzbl (%rax,%r8), %ecx leaq .LC15(%rip), %rdx xorl %eax, %eax movq %r9, 8(%rsp) call __fprintf_chk@PLT movq (%rsp), %r8 movq 8(%rsp), %r9 incq %r8 jmp .L34 .L36: leaq .LC16(%rip), %rdx movq %rbx, %rdi xorl %eax, %eax incl %r14d movl $2, %esi addl %ebp, %r13d call __fprintf_chk@PLT jmp .L31 .L33: addq $24, %rsp .cfi_def_cfa_offset 56 movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 jmp fclose@PLT .cfi_endproc .LFE2029: .size _Z14writeGrayScalePKcPhii, .-_Z14writeGrayScalePKcPhii .globl _Z13PPM_to_uchar4P8PPMImagei .type _Z13PPM_to_uchar4P8PPMImagei, @function _Z13PPM_to_uchar4P8PPMImagei: .LFB2030: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movl %esi, %r12d pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movq %rdi, %rbx pushq %rcx .cfi_def_cfa_offset 48 movl (%rdi), %r13d movl 4(%rdi), %ebp movl %r13d, %edi imull %ebp, %edi movslq %edi, %rdi salq $2, %rdi call malloc@PLT xorl %edi, %edi xorl %r8d, %r8d .L38: cmpl %r8d, %r13d jle .L37 movslq %edi, %rdx xorl %ecx, %ecx leaq (%rdx,%rdx,2), %rsi leaq (%rax,%rdx,4), %rdx .L41: cmpl %ecx, %ebp jle .L43 movq 8(%rbx), %r9 incl %ecx addq $4, %rdx addq %rsi, %r9 addq $3, %rsi movb (%r9), %r10b movb %r10b, -4(%rdx) movb 2(%r9), %r10b movb %r10b, -3(%rdx) movb 1(%r9), %r9b movb %r12b, -1(%rdx) movb %r9b, -2(%rdx) jmp .L41 .L43: incl %r8d addl %ebp, %edi jmp .L38 .L37: popq %rdx .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2030: .size _Z13PPM_to_uchar4P8PPMImagei, .-_Z13PPM_to_uchar4P8PPMImagei .globl _Z13uchar4_to_PPMP6uchar4ii .type _Z13uchar4_to_PPMP6uchar4ii, @function _Z13uchar4_to_PPMP6uchar4ii: .LFB2031: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 movq %rdi, %r13 movl $16, %edi pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movl %esi, %r12d pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movl %edx, %ebp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 pushq %rcx .cfi_def_cfa_offset 48 call malloc@PLT movl %r12d, %edi imull %ebp, %edi movl %r12d, (%rax) movq %rax, %rbx movl %ebp, 4(%rax) movslq %edi, %rdi leaq (%rdi,%rdi,2), %rdi call malloc@PLT xorl %edi, %edi xorl %r8d, %r8d movq %rax, 8(%rbx) .L45: cmpl %r12d, %r8d jge .L44 movslq %edi, %rdx xorl %esi, %esi leaq 0(%r13,%rdx,4), %rcx leaq (%rdx,%rdx,2), %rdx addq %rax, %rdx .L48: cmpl %ebp, %esi jge .L50 movb (%rcx), %r9b incl %esi addq $4, %rcx addq $3, %rdx movb %r9b, -3(%rdx) movb -3(%rcx), %r9b movb %r9b, -1(%rdx) movb -2(%rcx), %r9b movb %r9b, -2(%rdx) jmp .L48 .L50: incl %r8d addl %ebp, %edi jmp .L45 .L44: popq %rdx .cfi_def_cfa_offset 40 movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2031: .size _Z13uchar4_to_PPMP6uchar4ii, .-_Z13uchar4_to_PPMP6uchar4ii .globl _Z47__device_stub__Z16rgba_to_negativeP6uchar4S0_iiP6uchar4S0_ii .type _Z47__device_stub__Z16rgba_to_negativeP6uchar4S0_iiP6uchar4S0_ii, @function _Z47__device_stub__Z16rgba_to_negativeP6uchar4S0_iiP6uchar4S0_ii: .LFB2057: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rsi, 16(%rsp) leaq 68(%rsp), %rsi movl %edx, 12(%rsp) leaq 40(%rsp), %rdx movl %ecx, 8(%rsp) leaq 48(%rsp), %rcx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 64(%rsp) movq %rax, 104(%rsp) leaq 16(%rsp), %rax movq %rax, 112(%rsp) leaq 12(%rsp), %rax movq %rax, 120(%rsp) leaq 8(%rsp), %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L51 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _Z16rgba_to_negativeP6uchar4S0_ii(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L51: movq 136(%rsp), %rax subq %fs:40, %rax je .L53 call __stack_chk_fail@PLT .L53: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2057: .size _Z47__device_stub__Z16rgba_to_negativeP6uchar4S0_iiP6uchar4S0_ii, .-_Z47__device_stub__Z16rgba_to_negativeP6uchar4S0_iiP6uchar4S0_ii .globl _Z16rgba_to_negativeP6uchar4S0_ii .type _Z16rgba_to_negativeP6uchar4S0_ii, @function _Z16rgba_to_negativeP6uchar4S0_ii: .LFB2058: .cfi_startproc endbr64 jmp _Z47__device_stub__Z16rgba_to_negativeP6uchar4S0_iiP6uchar4S0_ii .cfi_endproc .LFE2058: .size _Z16rgba_to_negativeP6uchar4S0_ii, .-_Z16rgba_to_negativeP6uchar4S0_ii .section .rodata.str1.1 .LC17: .string "../PPMImages/Poivron.ppm" .LC18: .string "../PPMResults/Poivron_neg.ppm" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2032: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 leaq .LC17(%rip), %rdi pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 subq $48, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax call _Z7readPPMPKc movl $16, %ecx movl $255, %esi movl $1, 24(%rsp) movl (%rax), %r13d movl 4(%rax), %r14d movq %rax, %rdi movl $1, 36(%rsp) leal 15(%r13), %eax movl %r13d, %ebx cltd imull %r14d, %ebx idivl %ecx sall $2, %ebx movslq %ebx, %rbx movl %eax, 16(%rsp) leal 15(%r14), %eax cltd idivl %ecx movl %eax, 20(%rsp) movabsq $68719476752, %rax movq %rax, 28(%rsp) call _Z13PPM_to_uchar4P8PPMImagei movq %rbx, %rdi movq %rax, %r12 call malloc@PLT movq %rsp, %rdi movq %rbx, %rsi movq %rax, %rbp call cudaMalloc@PLT leaq 8(%rsp), %rdi movq %rbx, %rsi call cudaMalloc@PLT movq (%rsp), %rdi movq %rbx, %rdx movq %r12, %rsi movl $1, %ecx call cudaMemcpy@PLT movl 36(%rsp), %ecx movl 24(%rsp), %esi xorl %r9d, %r9d movq 28(%rsp), %rdx movq 16(%rsp), %rdi xorl %r8d, %r8d call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L57 movq 8(%rsp), %rsi movq (%rsp), %rdi movl %r14d, %ecx movl %r13d, %edx call _Z47__device_stub__Z16rgba_to_negativeP6uchar4S0_iiP6uchar4S0_ii .L57: movq 8(%rsp), %rsi movl $2, %ecx movq %rbx, %rdx movq %rbp, %rdi call cudaMemcpy@PLT movl %r14d, %edx movl %r13d, %esi movq %rbp, %rdi call _Z13uchar4_to_PPMP6uchar4ii leaq .LC18(%rip), %rdi movq %rax, %rsi call _Z8writePPMPKcP8PPMImage movq %r12, %rdi call free@PLT movq %rbp, %rdi call free@PLT movq (%rsp), %rdi call cudaFree@PLT movq 8(%rsp), %rdi call cudaFree@PLT movq 40(%rsp), %rax subq %fs:40, %rax je .L58 call __stack_chk_fail@PLT .L58: addq $48, %rsp .cfi_def_cfa_offset 48 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size main, .-main .section .rodata.str1.1 .LC19: .string "_Z16rgba_to_negativeP6uchar4S0_ii" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2060: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC19(%rip), %rdx movq %rax, %rdi leaq _Z16rgba_to_negativeP6uchar4S0_ii(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2060: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z16rgba_to_negativeP6uchar4S0_ii .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R3, SR_CTAID.Y ; /* 0x0000000000037919 */ /* 0x000e280000002600 */ /*0020*/ S2R R2, SR_TID.Y ; /* 0x0000000000027919 */ /* 0x000e280000002200 */ /*0030*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e680000002500 */ /*0040*/ S2R R5, SR_TID.X ; /* 0x0000000000057919 */ /* 0x000e620000002100 */ /*0050*/ IMAD R3, R3, c[0x0][0x4], R2 ; /* 0x0000010003037a24 */ /* 0x001fca00078e0202 */ /*0060*/ ISETP.GE.AND P0, PT, R3, c[0x0][0x174], PT ; /* 0x00005d0003007a0c */ /* 0x000fe20003f06270 */ /*0070*/ IMAD R0, R0, c[0x0][0x0], R5 ; /* 0x0000000000007a24 */ /* 0x002fca00078e0205 */ /*0080*/ ISETP.GE.OR P0, PT, R0, c[0x0][0x170], P0 ; /* 0x00005c0000007a0c */ /* 0x000fda0000706670 */ /*0090*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*00a0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x4 ; /* 0x00000004ff097424 */ /* 0x000fe200078e00ff */ /*00b0*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*00c0*/ IMAD R0, R0, c[0x0][0x174], R3 ; /* 0x00005d0000007a24 */ /* 0x000fc800078e0203 */ /*00d0*/ IMAD.WIDE R2, R0, R9, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fcc00078e0209 */ /*00e0*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea4000c1e1900 */ /*00f0*/ PRMT R4, R2.reuse, 0x7770, RZ ; /* 0x0000777002047816 */ /* 0x044fe400000000ff */ /*0100*/ PRMT R5, R2.reuse, 0x7771, RZ ; /* 0x0000777102057816 */ /* 0x040fe400000000ff */ /*0110*/ PRMT R6, R2, 0x7772, RZ ; /* 0x0000777202067816 */ /* 0x000fe400000000ff */ /*0120*/ LOP3.LUT R8, RZ, R4, RZ, 0x33, !PT ; /* 0x00000004ff087212 */ /* 0x000fe400078e33ff */ /*0130*/ LOP3.LUT R7, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff077212 */ /* 0x000fe200078e33ff */ /*0140*/ IMAD.WIDE R4, R0, R9, c[0x0][0x168] ; /* 0x00005a0000047625 */ /* 0x000fe200078e0209 */ /*0150*/ LOP3.LUT R9, RZ, R6, RZ, 0x33, !PT ; /* 0x00000006ff097212 */ /* 0x000fc400078e33ff */ /*0160*/ PRMT R7, R7, 0x7604, R8 ; /* 0x0000760407077816 */ /* 0x000fc60000000008 */ /*0170*/ STG.E.U8 [R4.64+0x2], R9 ; /* 0x0000020904007986 */ /* 0x000fe8000c101104 */ /*0180*/ STG.E.U16 [R4.64], R7 ; /* 0x0000000704007986 */ /* 0x000fe2000c101504 */ /*0190*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*01a0*/ BRA 0x1a0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0200*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0210*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0220*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0230*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> #include "imageutils.cuh" // dimensions of the thread blocks #define NUM_BLOCKS_X 16 #define NUM_BLOCKS_Y 16 __global__ void rgba_to_negative( uchar4 *rgbaImage, uchar4 *negativeImage, int numRows, int numCols ) { // finding pixel assigned to this thread int thread_x = blockDim.x * blockIdx.x + threadIdx.x; int thread_y = blockDim.y * blockIdx.y + threadIdx.y; int idx = thread_x * numCols + thread_y; // thread is out of range (happens when block dimensions don't allign) if(thread_x >= numRows || thread_y >= numCols) { // if (idx < numRows * numCols) should also work return; } negativeImage[idx].x = 255 - rgbaImage[idx].x; negativeImage[idx].y = 255 - rgbaImage[idx].y; negativeImage[idx].z = 255 - rgbaImage[idx].z; } int main() { // load input picture PPMImage *input_image = readPPM("../PPMImages/Poivron.ppm"); const int dim_x = input_image->x; const int dim_y = input_image->y; // dimension and size of both arrays for testing const int RGB_SIZE = dim_x * dim_y; const int RGB_BYTES = RGB_SIZE * sizeof(uchar4); const int NEGATIVE_SIZE = dim_x * dim_y; const int NEGATIVE_BYTES = NEGATIVE_SIZE * sizeof(uchar4); // calculating grid and block dimensions of threads int grid_size_x = (dim_x + NUM_BLOCKS_X - 1) / NUM_BLOCKS_X; int grid_size_y = (dim_y + NUM_BLOCKS_Y - 1) / NUM_BLOCKS_Y; dim3 grid_dims = dim3(grid_size_x, grid_size_y, 1); dim3 block_dims = dim3(NUM_BLOCKS_X, NUM_BLOCKS_Y, 1); // memory pointers uchar4 *h_image_rgb; uchar4 *h_image_negative; uchar4 *d_image_rgb; uchar4 *d_image_negative; // memory allocation on host h_image_rgb = PPM_to_uchar4(input_image, 255); h_image_negative = (uchar4 *) malloc(NEGATIVE_BYTES); // memory allocation on device hipMalloc((void **) &d_image_rgb, RGB_BYTES); hipMalloc((void **) &d_image_negative, NEGATIVE_BYTES); // transferring input array to device memory hipMemcpy(d_image_rgb, h_image_rgb, RGB_BYTES, hipMemcpyHostToDevice); // launching kernels rgba_to_negative<<<grid_dims, block_dims>>>( d_image_rgb, d_image_negative, dim_x, dim_y ); // getting back the negative image hipMemcpy(h_image_negative, d_image_negative, NEGATIVE_BYTES, hipMemcpyDeviceToHost); // save resulting file PPMImage *result = uchar4_to_PPM(h_image_negative, dim_x, dim_y); writePPM("../PPMResults/Poivron_neg.ppm", result); // free host memory free(h_image_rgb); free(h_image_negative); // free device memory hipFree(d_image_rgb); hipFree(d_image_negative); return 0; }
.text .file "negative.hip" .globl _Z7readPPMPKc # -- Begin function _Z7readPPMPKc .type _Z7readPPMPKc,@function _Z7readPPMPKc: # @_Z7readPPMPKc .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $32, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rdi, %rbx movl $.L.str, %esi callq fopen testq %rax, %rax je .LBB0_14 # %bb.1: movq %rax, %r14 leaq 16(%rsp), %rdi movl $16, %esi movq %rax, %rdx callq fgets testq %rax, %rax je .LBB0_15 # %bb.2: cmpb $80, 16(%rsp) jne .LBB0_16 # %bb.3: cmpb $54, 17(%rsp) jne .LBB0_16 # %bb.4: movl $16, %edi callq malloc testq %rax, %rax je .LBB0_17 # %bb.5: movq %rax, %r15 .LBB0_6: # =>This Loop Header: Depth=1 # Child Loop BB0_7 Depth 2 movq %r14, %rdi callq getc cmpl $35, %eax jne .LBB0_8 .LBB0_7: # %.preheader44 # Parent Loop BB0_6 Depth=1 # => This Inner Loop Header: Depth=2 movq %r14, %rdi callq getc cmpl $10, %eax jne .LBB0_7 jmp .LBB0_6 .LBB0_8: # %._crit_edge movl %eax, %edi movq %r14, %rsi callq ungetc movq %r15, %rcx addq $4, %rcx movl $.L.str.4, %esi movq %r14, %rdi movq %r15, %rdx xorl %eax, %eax callq __isoc23_fscanf cmpl $2, %eax jne .LBB0_20 # %bb.9: leaq 12(%rsp), %rdx movl $.L.str.6, %esi movq %r14, %rdi xorl %eax, %eax callq __isoc23_fscanf cmpl $1, %eax jne .LBB0_21 # %bb.10: cmpl $255, 12(%rsp) jne .LBB0_22 .LBB0_11: # %.preheader # =>This Inner Loop Header: Depth=1 movq %r14, %rdi callq fgetc cmpl $10, %eax jne .LBB0_11 # %bb.12: movslq (%r15), %rax movslq 4(%r15), %r12 leaq (%rax,%rax,2), %r13 movq %r13, %rdi imulq %r12, %rdi callq malloc movq %rax, 8(%r15) movq %rax, %rdi movq %r13, %rsi movq %r12, %rdx movq %r14, %rcx callq fread movslq 4(%r15), %rcx cmpq %rcx, %rax jne .LBB0_23 # %bb.13: movq %r14, %rdi callq fclose movq %r15, %rax addq $32, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB0_14: .cfi_def_cfa_offset 80 movq stderr(%rip), %rdi movl $.L.str.1, %esi jmp .LBB0_24 .LBB0_15: movq %rbx, %rdi callq perror jmp .LBB0_19 .LBB0_16: movq stderr(%rip), %rcx movl $.L.str.2, %edi movl $36, %esi jmp .LBB0_18 .LBB0_17: movq stderr(%rip), %rcx movl $.L.str.3, %edi movl $26, %esi .LBB0_18: movl $1, %edx callq fwrite jmp .LBB0_19 .LBB0_20: movq stderr(%rip), %rdi movl $.L.str.5, %esi jmp .LBB0_24 .LBB0_21: movq stderr(%rip), %rdi movl $.L.str.7, %esi jmp .LBB0_24 .LBB0_22: movq stderr(%rip), %rdi movl $.L.str.8, %esi jmp .LBB0_24 .LBB0_23: movq stderr(%rip), %rdi movl $.L.str.9, %esi .LBB0_24: movq %rbx, %rdx xorl %eax, %eax callq fprintf .LBB0_19: movl $1, %edi callq exit .Lfunc_end0: .size _Z7readPPMPKc, .Lfunc_end0-_Z7readPPMPKc .cfi_endproc # -- End function .globl _Z8writePPMPKcP8PPMImage # -- Begin function _Z8writePPMPKcP8PPMImage .type _Z8writePPMPKcP8PPMImage,@function _Z8writePPMPKcP8PPMImage: # @_Z8writePPMPKcP8PPMImage .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rsi, %rbx movq %rdi, %r15 movl $.L.str.10, %esi callq fopen testq %rax, %rax je .LBB1_1 # %bb.2: movq %rax, %r14 movl $.L.str.11, %edi movl $3, %esi movl $1, %edx movq %rax, %rcx callq fwrite movl (%rbx), %edx movl 4(%rbx), %ecx movl $.L.str.12, %esi movq %r14, %rdi xorl %eax, %eax callq fprintf movl $.L.str.13, %esi movq %r14, %rdi movl $255, %edx xorl %eax, %eax callq fprintf movq 8(%rbx), %rdi movslq (%rbx), %rax leaq (%rax,%rax,2), %rsi movslq 4(%rbx), %rdx movq %r14, %rcx callq fwrite movq %r14, %rdi popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 jmp fclose # TAILCALL .LBB1_1: .cfi_def_cfa_offset 32 movq stderr(%rip), %rdi movl $.L.str.1, %esi movq %r15, %rdx xorl %eax, %eax callq fprintf movl $1, %edi callq exit .Lfunc_end1: .size _Z8writePPMPKcP8PPMImage, .Lfunc_end1-_Z8writePPMPKcP8PPMImage .cfi_endproc # -- End function .globl _Z14writeGrayScalePKcPhii # -- Begin function _Z14writeGrayScalePKcPhii .type _Z14writeGrayScalePKcPhii,@function _Z14writeGrayScalePKcPhii: # @_Z14writeGrayScalePKcPhii .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $24, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %ecx, %ebx movl %edx, %ebp movq %rsi, 8(%rsp) # 8-byte Spill movq %rdi, %r12 movl $.L.str.10, %esi callq fopen testq %rax, %rax je .LBB2_8 # %bb.1: movq %rax, %r15 movl $.L.str.14, %edi movl $3, %esi movl $1, %edx movq %rax, %rcx callq fwrite movl $.L.str.12, %esi movq %r15, %rdi movl %ebp, %edx movl %ebx, %ecx xorl %eax, %eax callq fprintf movl $.L.str.13, %esi movq %r15, %rdi movl $255, %edx xorl %eax, %eax callq fprintf testl %ebp, %ebp jle .LBB2_7 # %bb.2: # %.preheader.lr.ph movl %ebp, %eax movq %rax, 16(%rsp) # 8-byte Spill movl %ebx, %r13d xorl %ebp, %ebp xorl %r14d, %r14d movl %ebx, 4(%rsp) # 4-byte Spill .LBB2_3: # %.preheader # =>This Loop Header: Depth=1 # Child Loop BB2_5 Depth 2 testl %ebx, %ebx jle .LBB2_6 # %bb.4: # %.lr.ph # in Loop: Header=BB2_3 Depth=1 movl %ebp, %r12d addq 8(%rsp), %r12 # 8-byte Folded Reload xorl %ebx, %ebx .LBB2_5: # Parent Loop BB2_3 Depth=1 # => This Inner Loop Header: Depth=2 movzbl (%r12,%rbx), %edx movl $.L.str.15, %esi movq %r15, %rdi xorl %eax, %eax callq fprintf incq %rbx cmpq %rbx, %r13 jne .LBB2_5 .LBB2_6: # %._crit_edge # in Loop: Header=BB2_3 Depth=1 movl $10, %edi movq %r15, %rsi callq fputc@PLT incq %r14 movl 4(%rsp), %ebx # 4-byte Reload addl %ebx, %ebp cmpq 16(%rsp), %r14 # 8-byte Folded Reload jne .LBB2_3 .LBB2_7: # %._crit_edge26 movq %r15, %rdi addq $24, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 jmp fclose # TAILCALL .LBB2_8: .cfi_def_cfa_offset 80 movq stderr(%rip), %rdi movl $.L.str.1, %esi movq %r12, %rdx xorl %eax, %eax callq fprintf movl $1, %edi callq exit .Lfunc_end2: .size _Z14writeGrayScalePKcPhii, .Lfunc_end2-_Z14writeGrayScalePKcPhii .cfi_endproc # -- End function .globl _Z13PPM_to_uchar4P8PPMImagei # -- Begin function _Z13PPM_to_uchar4P8PPMImagei .type _Z13PPM_to_uchar4P8PPMImagei,@function _Z13PPM_to_uchar4P8PPMImagei: # @_Z13PPM_to_uchar4P8PPMImagei .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movl %esi, %ebx movq %rdi, %r14 movl (%rdi), %r15d movl 4(%rdi), %r12d movl %r12d, %eax imull %r15d, %eax movslq %eax, %rdi shlq $2, %rdi callq malloc testl %r15d, %r15d jle .LBB3_6 # %bb.1: # %.preheader.lr.ph movq %rax, %rcx addq $3, %rcx xorl %edx, %edx xorl %esi, %esi .LBB3_2: # %.preheader # =>This Loop Header: Depth=1 # Child Loop BB3_4 Depth 2 testl %r12d, %r12d jle .LBB3_5 # %bb.3: # %.lr.ph # in Loop: Header=BB3_2 Depth=1 movl %edx, %edi leaq (%rdi,%rdi,2), %r8 leaq (%rcx,%rdi,4), %rdi movq 8(%r14), %r9 addq %r9, %r8 addq $2, %r8 xorl %r9d, %r9d .LBB3_4: # Parent Loop BB3_2 Depth=1 # => This Inner Loop Header: Depth=2 movb -2(%r8), %r10b movb %r10b, -3(%rdi,%r9,4) movb (%r8), %r10b movb %r10b, -2(%rdi,%r9,4) movb -1(%r8), %r10b movb %r10b, -1(%rdi,%r9,4) movb %bl, (%rdi,%r9,4) incq %r9 addq $3, %r8 cmpq %r9, %r12 jne .LBB3_4 .LBB3_5: # %._crit_edge # in Loop: Header=BB3_2 Depth=1 incq %rsi addl %r12d, %edx cmpq %r15, %rsi jne .LBB3_2 .LBB3_6: # %._crit_edge30 addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end3: .size _Z13PPM_to_uchar4P8PPMImagei, .Lfunc_end3-_Z13PPM_to_uchar4P8PPMImagei .cfi_endproc # -- End function .globl _Z13uchar4_to_PPMP15HIP_vector_typeIhLj4EEii # -- Begin function _Z13uchar4_to_PPMP15HIP_vector_typeIhLj4EEii .type _Z13uchar4_to_PPMP15HIP_vector_typeIhLj4EEii,@function _Z13uchar4_to_PPMP15HIP_vector_typeIhLj4EEii: # @_Z13uchar4_to_PPMP15HIP_vector_typeIhLj4EEii .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %edx, %ebx movl %esi, %ebp movq %rdi, %r14 movl $16, %edi callq malloc movq %rax, %r15 movl %ebp, (%rax) movl %ebx, 4(%rax) movl %ebx, %eax imull %ebp, %eax cltq leaq (%rax,%rax,2), %rdi callq malloc movq %rax, 8(%r15) testl %ebp, %ebp jle .LBB4_6 # %bb.1: # %.preheader.lr.ph movl %ebp, %ecx movl %ebx, %edx addq $2, %rax addq $2, %r14 xorl %esi, %esi xorl %edi, %edi .LBB4_2: # %.preheader # =>This Loop Header: Depth=1 # Child Loop BB4_4 Depth 2 testl %ebx, %ebx jle .LBB4_5 # %bb.3: # %.lr.ph # in Loop: Header=BB4_2 Depth=1 movl %esi, %r9d leaq (%r9,%r9,2), %r8 addq %rax, %r8 leaq (%r14,%r9,4), %r9 xorl %r10d, %r10d .LBB4_4: # Parent Loop BB4_2 Depth=1 # => This Inner Loop Header: Depth=2 movb -2(%r9,%r10,4), %r11b movb %r11b, -2(%r8) movb -1(%r9,%r10,4), %r11b movb %r11b, (%r8) movb (%r9,%r10,4), %r11b movb %r11b, -1(%r8) incq %r10 addq $3, %r8 cmpq %r10, %rdx jne .LBB4_4 .LBB4_5: # %._crit_edge # in Loop: Header=BB4_2 Depth=1 incq %rdi addl %ebx, %esi cmpq %rcx, %rdi jne .LBB4_2 .LBB4_6: # %._crit_edge32 movq %r15, %rax addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end4: .size _Z13uchar4_to_PPMP15HIP_vector_typeIhLj4EEii, .Lfunc_end4-_Z13uchar4_to_PPMP15HIP_vector_typeIhLj4EEii .cfi_endproc # -- End function .globl _Z31__device_stub__rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii # -- Begin function _Z31__device_stub__rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii .type _Z31__device_stub__rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii,@function _Z31__device_stub__rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii: # @_Z31__device_stub__rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 12(%rsp), %rsi movl %edx, (%rsi) leaq 8(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end5: .size _Z31__device_stub__rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii, .Lfunc_end5-_Z31__device_stub__rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $24, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl $.L.str.17, %edi callq _Z7readPPMPKc movl (%rax), %ebx movl 4(%rax), %r14d movl %ebx, %r15d imull %r14d, %r15d shll $2, %r15d leal 15(%rbx), %ecx leal 30(%rbx), %edx testl %ecx, %ecx cmovnsl %ecx, %edx sarl $4, %edx leal 15(%r14), %ecx leal 30(%r14), %ebp testl %ecx, %ecx cmovnsl %ecx, %ebp sarl $4, %ebp shlq $32, %rbp orq %rdx, %rbp movq %rax, %rdi movl $255, %esi callq _Z13PPM_to_uchar4P8PPMImagei movq %rax, %r12 movslq %r15d, %r13 movq %r13, %rdi callq malloc movq %rax, 16(%rsp) # 8-byte Spill leaq 8(%rsp), %r15 movq %r15, %rdi movq %r13, %rsi callq hipMalloc movq %rsp, %rdi movq %r13, %rsi callq hipMalloc movq (%r15), %rdi movq %r12, %r15 movq %r12, %rsi movq %r13, %rdx movl $1, %ecx callq hipMemcpy movabsq $68719476752, %rdx # imm = 0x1000000010 movq %rbp, %rdi movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB6_2 # %bb.1: movq 8(%rsp), %rdi movq (%rsp), %rsi movl %ebx, %edx movl %r14d, %ecx callq _Z31__device_stub__rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii .LBB6_2: movq (%rsp), %rsi movq 16(%rsp), %r12 # 8-byte Reload movq %r12, %rdi movq %r13, %rdx movl $2, %ecx callq hipMemcpy movq %r12, %rdi movl %ebx, %esi movl %r14d, %edx callq _Z13uchar4_to_PPMP15HIP_vector_typeIhLj4EEii movl $.L.str.18, %edi movq %rax, %rsi callq _Z8writePPMPKcP8PPMImage movq %r15, %rdi callq free movq %r12, %rdi callq free movq 8(%rsp), %rdi callq hipFree movq (%rsp), %rdi callq hipFree xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end6: .size main, .Lfunc_end6-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB7_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB7_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end7: .size __hip_module_ctor, .Lfunc_end7-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB8_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB8_2: retq .Lfunc_end8: .size __hip_module_dtor, .Lfunc_end8-__hip_module_dtor .cfi_endproc # -- End function .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "rb" .size .L.str, 3 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "Unable to open file '%s'\n" .size .L.str.1, 26 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "Invalid image format (must be 'P6')\n" .size .L.str.2, 37 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "Unable to allocate memory\n" .size .L.str.3, 27 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz "%d %d" .size .L.str.4, 6 .type .L.str.5,@object # @.str.5 .L.str.5: .asciz "Invalid image size (error loading '%s')\n" .size .L.str.5, 41 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz "%d" .size .L.str.6, 3 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz "Invalid rgb component (error loading '%s')\n" .size .L.str.7, 44 .type .L.str.8,@object # @.str.8 .L.str.8: .asciz "'%s' does not have 8-bits components\n" .size .L.str.8, 38 .type .L.str.9,@object # @.str.9 .L.str.9: .asciz "Error loading image '%s'\n" .size .L.str.9, 26 .type .L.str.10,@object # @.str.10 .L.str.10: .asciz "wb" .size .L.str.10, 3 .type .L.str.11,@object # @.str.11 .L.str.11: .asciz "P6\n" .size .L.str.11, 4 .type .L.str.12,@object # @.str.12 .L.str.12: .asciz "%d %d\n" .size .L.str.12, 7 .type .L.str.13,@object # @.str.13 .L.str.13: .asciz "%d\n" .size .L.str.13, 4 .type .L.str.14,@object # @.str.14 .L.str.14: .asciz "P2\n" .size .L.str.14, 4 .type .L.str.15,@object # @.str.15 .L.str.15: .asciz "%d " .size .L.str.15, 4 .type _Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii,@object # @_Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii .section .rodata,"a",@progbits .globl _Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii .p2align 3, 0x0 _Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii: .quad _Z31__device_stub__rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii .size _Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii, 8 .type .L.str.17,@object # @.str.17 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.17: .asciz "../PPMImages/Poivron.ppm" .size .L.str.17, 25 .type .L.str.18,@object # @.str.18 .L.str.18: .asciz "../PPMResults/Poivron_neg.ppm" .size .L.str.18, 30 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii" .size .L__unnamed_1, 51 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z31__device_stub__rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii ; -- Begin function _Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii .globl _Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii .p2align 8 .type _Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii,@function _Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii: ; @_Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii ; %bb.0: s_clause 0x1 s_load_b32 s4, s[0:1], 0x24 s_load_b64 s[2:3], s[0:1], 0x10 v_and_b32_e32 v2, 0x3ff, v0 v_bfe_u32 v3, v0, 10, 10 s_waitcnt lgkmcnt(0) s_lshr_b32 s5, s4, 16 s_and_b32 s4, s4, 0xffff s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mad_u64_u32 v[0:1], null, s14, s4, v[2:3] v_mad_u64_u32 v[1:2], null, s15, s5, v[3:4] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_i32_e32 vcc_lo, s2, v0 v_cmp_gt_i32_e64 s2, s3, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s2, vcc_lo, s2 s_and_saveexec_b32 s4, s2 s_cbranch_execz .LBB0_2 ; %bb.1: s_load_b128 s[4:7], s[0:1], 0x0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, v0, s3, v[1:2] v_ashrrev_i32_e32 v3, 31, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[2:3] s_waitcnt lgkmcnt(0) v_add_co_u32 v2, vcc_lo, s4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s5, v1, vcc_lo v_add_co_u32 v0, vcc_lo, s6, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s7, v1, vcc_lo global_load_u8 v4, v[2:3], off s_waitcnt vmcnt(0) v_xor_b32_e32 v4, -1, v4 global_store_b8 v[0:1], v4, off global_load_u8 v4, v[2:3], off offset:1 s_waitcnt vmcnt(0) v_xor_b32_e32 v4, -1, v4 global_store_b8 v[0:1], v4, off offset:1 global_load_u8 v2, v[2:3], off offset:2 s_waitcnt vmcnt(0) v_xor_b32_e32 v2, -1, v2 global_store_b8 v[0:1], v2, off offset:2 .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 5 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii, .Lfunc_end0-_Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 256 ; NumSgprs: 18 ; NumVgprs: 5 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 5 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: by_value - .offset: 20 .size: 4 .value_kind: by_value - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z16rgba_to_negativeP15HIP_vector_typeIhLj4EES1_ii.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 5 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
8edb7a1b8b92c0be515207c7374a19e674969b25
#include <iostream> #include <stdio.h> #include <stdlib.h> #include <cuda.h> #include <cuda_runtime.h> #include <vector> #define num 25 __global__ void gpuAdd(int *d_a, int *d_b, int* d_c, int N=num) { int tid = blockIdx.x; if(tid < N) { d_c[tid] = d_a[tid] + d_b[tid]; printf("%d + %d = %d\n", d_a[tid], d_b[tid], d_c[tid]); } } void cpuAdd(int *h_a, int *h_b, int *h_c, int N=num) { for(int i = 0; i < N; i++) h_c[i] = h_a[i] + h_b[i]; } void cpuAdd_vec(std::vector<int> &h_a, std::vector<int> &h_b, std::vector<int> &h_c, int N=num) { for(int i = 0; i < N; i++) h_c[i] = h_a[i] + h_b[i]; } int main(void) { // int N; // std::cout << "N?"; // std::cin >> N; int N=num; std::cout << "N is " << num << "\n"; int *d_a, *d_b, *d_c;//device pointer to store answer std::cout <<"Device allocate.. "; cudaMalloc((void**)&d_a, N*sizeof(int)); cudaMalloc((void**)&d_b, N*sizeof(int)); cudaMalloc((void**)&d_c, N*sizeof(int)); std::vector<int> h_a(N), h_b(N), h_c(N); // int // *h_a = (int*)malloc(N*sizeof(int)), // *h_b = (int*)malloc(N*sizeof(int)), // *h_c = (int*)malloc(N*sizeof(int)); std::cout << "Allocated\n"; for(int i=0; i<N; i++) { h_a[i] = i; h_b[i] = i * i; h_c[i] = i; } std::cout << "Finished!!!\n"; //copy host to device cudaMemcpy(d_a, h_a.data(), N*sizeof(int), cudaMemcpyHostToDevice); cudaMemcpy(d_b, h_b.data(), N*sizeof(int), cudaMemcpyHostToDevice); std::cout << "Ported to device\n"; clock_t start, end; // start = clock(); //// cpuAdd(h_a, h_b, h_c); // cpuAdd_vec(h_a, h_b, h_c); // end = clock(); // std:: cout << "CPU time: " << (double)(end-start)/ CLOCKS_PER_SEC << "\n"; start = clock(); gpuAdd <<<N, 1>>> (d_a, d_b, d_c, N); cudaDeviceSynchronize(); end = clock(); std:: cout << "GPU time: " << (double)(end-start)/ CLOCKS_PER_SEC <<'\n'; // free(h_a); // free(h_b); // free(h_c); cudaFree(d_a); cudaFree(d_b); cudaFree(d_c); return 0; }
.file "tmpxft_003a349a_00000000-6_4_vec_add.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB4003: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE4003: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z6cpuAddPiS_S_i .type _Z6cpuAddPiS_S_i, @function _Z6cpuAddPiS_S_i: .LFB3998: .cfi_startproc endbr64 xorl %eax, %eax .L3: cmpl %eax, %ecx jle .L6 movl (%rsi,%rax,4), %r8d addl (%rdi,%rax,4), %r8d movl %r8d, (%rdx,%rax,4) incq %rax jmp .L3 .L6: ret .cfi_endproc .LFE3998: .size _Z6cpuAddPiS_S_i, .-_Z6cpuAddPiS_S_i .globl _Z10cpuAdd_vecRSt6vectorIiSaIiEES2_S2_i .type _Z10cpuAdd_vecRSt6vectorIiSaIiEES2_S2_i, @function _Z10cpuAdd_vecRSt6vectorIiSaIiEES2_S2_i: .LFB3999: .cfi_startproc endbr64 xorl %eax, %eax .L8: cmpl %eax, %ecx jle .L10 movq (%rdi), %r10 movq (%rsi), %r8 movq (%rdx), %r9 movl (%r8,%rax,4), %r8d addl (%r10,%rax,4), %r8d movl %r8d, (%r9,%rax,4) incq %rax jmp .L8 .L10: ret .cfi_endproc .LFE3999: .size _Z10cpuAdd_vecRSt6vectorIiSaIiEES2_S2_i, .-_Z10cpuAdd_vecRSt6vectorIiSaIiEES2_S2_i .globl _Z30__device_stub__Z6gpuAddPiS_S_iPiS_S_i .type _Z30__device_stub__Z6gpuAddPiS_S_iPiS_S_i, @function _Z30__device_stub__Z6gpuAddPiS_S_iPiS_S_i: .LFB4025: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rsi, 16(%rsp) leaq 68(%rsp), %rsi movq %rdx, 8(%rsp) leaq 40(%rsp), %rdx movl %ecx, 4(%rsp) leaq 48(%rsp), %rcx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 64(%rsp) movq %rax, 104(%rsp) leaq 16(%rsp), %rax movq %rax, 112(%rsp) leaq 8(%rsp), %rax movq %rax, 120(%rsp) leaq 4(%rsp), %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L11 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _Z6gpuAddPiS_S_i(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L11: movq 136(%rsp), %rax subq %fs:40, %rax je .L13 call __stack_chk_fail@PLT .L13: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE4025: .size _Z30__device_stub__Z6gpuAddPiS_S_iPiS_S_i, .-_Z30__device_stub__Z6gpuAddPiS_S_iPiS_S_i .globl _Z6gpuAddPiS_S_i .type _Z6gpuAddPiS_S_i, @function _Z6gpuAddPiS_S_i: .LFB4026: .cfi_startproc endbr64 jmp _Z30__device_stub__Z6gpuAddPiS_S_iPiS_S_i .cfi_endproc .LFE4026: .size _Z6gpuAddPiS_S_i, .-_Z6gpuAddPiS_S_i .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z6gpuAddPiS_S_i" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB4028: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z6gpuAddPiS_S_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE4028: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .rodata._ZNSt6vectorIiSaIiEEC2EmRKS0_.str1.1,"aMS",@progbits,1 .LC1: .string "cannot create std::vector larger than max_size()" .section .text._ZNSt6vectorIiSaIiEEC2EmRKS0_,"axG",@progbits,_ZNSt6vectorIiSaIiEEC5EmRKS0_,comdat .align 2 .weak _ZNSt6vectorIiSaIiEEC2EmRKS0_ .type _ZNSt6vectorIiSaIiEEC2EmRKS0_, @function _ZNSt6vectorIiSaIiEEC2EmRKS0_: .LFB4337: .cfi_startproc endbr64 movabsq $2305843009213693951, %rax pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 cmpq %rsi, %rax jnb .L19 leaq .LC1(%rip), %rdi call _ZSt20__throw_length_errorPKc@PLT .L19: movq %rsi, %rbp xorl %esi, %esi movq %rdi, %rbx xorl %eax, %eax movq %rsi, (%rdi) leaq 0(,%rbp,4), %r12 movq %rsi, 8(%rdi) movq %rsi, 16(%rdi) testq %rbp, %rbp je .L20 movq %r12, %rdi call _Znwm@PLT .L20: addq %rax, %r12 movq %rax, (%rbx) movq %rax, 8(%rbx) movq %r12, 16(%rbx) testq %rbp, %rbp je .L21 xorl %ecx, %ecx addq $4, %rax movl %ecx, -4(%rax) decq %rbp je .L21 .L22: cmpq %rax, %r12 je .L21 xorl %edx, %edx addq $4, %rax movl %edx, -4(%rax) jmp .L22 .L21: movq %rax, 8(%rbx) popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE4337: .size _ZNSt6vectorIiSaIiEEC2EmRKS0_, .-_ZNSt6vectorIiSaIiEEC2EmRKS0_ .weak _ZNSt6vectorIiSaIiEEC1EmRKS0_ .set _ZNSt6vectorIiSaIiEEC1EmRKS0_,_ZNSt6vectorIiSaIiEEC2EmRKS0_ .section .text._ZNSt6vectorIiSaIiEED2Ev,"axG",@progbits,_ZNSt6vectorIiSaIiEED5Ev,comdat .align 2 .weak _ZNSt6vectorIiSaIiEED2Ev .type _ZNSt6vectorIiSaIiEED2Ev, @function _ZNSt6vectorIiSaIiEED2Ev: .LFB4340: .cfi_startproc endbr64 movq (%rdi), %rax testq %rax, %rax je .L33 movq 16(%rdi), %rsi movq %rax, %rdi subq %rax, %rsi jmp _ZdlPvm@PLT .L33: ret .cfi_endproc .LFE4340: .size _ZNSt6vectorIiSaIiEED2Ev, .-_ZNSt6vectorIiSaIiEED2Ev .weak _ZNSt6vectorIiSaIiEED1Ev .set _ZNSt6vectorIiSaIiEED1Ev,_ZNSt6vectorIiSaIiEED2Ev .section .rodata.str1.1 .LC2: .string "N is " .LC3: .string "\n" .LC4: .string "Device allocate.. " .LC5: .string "Allocated\n" .LC6: .string "Finished!!!\n" .LC7: .string "Ported to device\n" .LC8: .string "GPU time: " .section .text.startup .globl main .type main, @function main: .LFB4000: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA4000 endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 leaq .LC2(%rip), %rsi pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 leaq _ZSt4cout(%rip), %rbx movq %rbx, %rdi subq $152, %rsp .cfi_def_cfa_offset 208 movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 112(%rsp), %rbp leaq 88(%rsp), %r13 .LEHB0: call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl $25, %esi movq %rax, %rdi call _ZNSolsEi@PLT leaq .LC3(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT leaq .LC4(%rip), %rsi movq %rbx, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT leaq 16(%rsp), %rdi movl $100, %esi call cudaMalloc@PLT leaq 24(%rsp), %rdi movl $100, %esi call cudaMalloc@PLT leaq 32(%rsp), %rdi movl $100, %esi call cudaMalloc@PLT leaq 64(%rsp), %rax movq %rbp, %rdx movl $25, %esi movq %rax, %rdi movq %rax, 8(%rsp) call _ZNSt6vectorIiSaIiEEC1EmRKS0_ .LEHE0: movq %rbp, %rdx movl $25, %esi movq %r13, %rdi .LEHB1: call _ZNSt6vectorIiSaIiEEC1EmRKS0_ .LEHE1: leaq 52(%rsp), %r15 movl $25, %esi movq %rbp, %rdi movq %r15, %rdx .LEHB2: call _ZNSt6vectorIiSaIiEEC1EmRKS0_ .LEHE2: leaq .LC5(%rip), %rsi movq %rbx, %rdi .LEHB3: call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq 64(%rsp), %r14 movq 88(%rsp), %r12 xorl %eax, %eax movq 112(%rsp), %rdx .L36: movl %eax, %ecx movl %eax, (%r14,%rax,4) imull %eax, %ecx movl %ecx, (%r12,%rax,4) movl %eax, (%rdx,%rax,4) incq %rax cmpq $25, %rax jne .L36 leaq .LC6(%rip), %rsi movq %rbx, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq 16(%rsp), %rdi movl $1, %ecx movl $100, %edx movq %r14, %rsi call cudaMemcpy@PLT movq 24(%rsp), %rdi movl $1, %ecx movl $100, %edx movq %r12, %rsi call cudaMemcpy@PLT leaq .LC7(%rip), %rsi movq %rbx, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT call clock@PLT xorl %r9d, %r9d xorl %r8d, %r8d movl $1, %ecx movl $1, %esi movl $1, 60(%rsp) movq %rax, %r14 movabsq $4294967297, %rdx movabsq $4294967321, %rdi movq %rdx, 52(%rsp) movq %rdi, 40(%rsp) movl $1, 48(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax je .L37 .L39: call cudaDeviceSynchronize@PLT jmp .L56 .L37: movq 32(%rsp), %rdx movq 24(%rsp), %rsi movl $25, %ecx movq 16(%rsp), %rdi call _Z30__device_stub__Z6gpuAddPiS_S_iPiS_S_i jmp .L39 .L56: call clock@PLT leaq .LC8(%rip), %rsi movq %rbx, %rdi movq %rax, %r12 call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT subq %r14, %r12 movq %rax, %rdi cvtsi2sdq %r12, %xmm0 divsd .LC9(%rip), %xmm0 call _ZNSo9_M_insertIdEERSoT_@PLT movb $10, 52(%rsp) movq %rax, %rdi movq (%rax), %rax movq -24(%rax), %rax cmpq $0, 16(%rdi,%rax) je .L40 movl $1, %edx movq %r15, %rsi call _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l@PLT .L42: movq 16(%rsp), %rdi call cudaFree@PLT jmp .L57 .L40: movl $10, %esi call _ZNSo3putEc@PLT jmp .L42 .L57: movq 24(%rsp), %rdi call cudaFree@PLT movq 32(%rsp), %rdi call cudaFree@PLT .LEHE3: movq %rbp, %rdi call _ZNSt6vectorIiSaIiEED1Ev movq %r13, %rdi call _ZNSt6vectorIiSaIiEED1Ev movq 8(%rsp), %rdi call _ZNSt6vectorIiSaIiEED1Ev movq 136(%rsp), %rax subq %fs:40, %rax je .L47 jmp .L54 .L50: endbr64 movq %rax, %rbx .L43: movq %rbp, %rdi call _ZNSt6vectorIiSaIiEED1Ev jmp .L44 .L49: endbr64 movq %rax, %rbx .L44: movq %r13, %rdi call _ZNSt6vectorIiSaIiEED1Ev jmp .L45 .L48: endbr64 movq %rax, %rbx .L45: movq 8(%rsp), %rdi call _ZNSt6vectorIiSaIiEED1Ev movq 136(%rsp), %rax subq %fs:40, %rax jne .L54 movq %rbx, %rdi .LEHB4: call _Unwind_Resume@PLT .LEHE4: .L54: call __stack_chk_fail@PLT .L47: addq $152, %rsp .cfi_def_cfa_offset 56 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE4000: .globl __gxx_personality_v0 .section .gcc_except_table,"a",@progbits .LLSDA4000: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE4000-.LLSDACSB4000 .LLSDACSB4000: .uleb128 .LEHB0-.LFB4000 .uleb128 .LEHE0-.LEHB0 .uleb128 0 .uleb128 0 .uleb128 .LEHB1-.LFB4000 .uleb128 .LEHE1-.LEHB1 .uleb128 .L48-.LFB4000 .uleb128 0 .uleb128 .LEHB2-.LFB4000 .uleb128 .LEHE2-.LEHB2 .uleb128 .L49-.LFB4000 .uleb128 0 .uleb128 .LEHB3-.LFB4000 .uleb128 .LEHE3-.LEHB3 .uleb128 .L50-.LFB4000 .uleb128 0 .uleb128 .LEHB4-.LFB4000 .uleb128 .LEHE4-.LEHB4 .uleb128 0 .uleb128 0 .LLSDACSE4000: .section .text.startup .size main, .-main .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC9: .long 0 .long 1093567616 .hidden DW.ref.__gxx_personality_v0 .weak DW.ref.__gxx_personality_v0 .section .data.rel.local.DW.ref.__gxx_personality_v0,"awG",@progbits,DW.ref.__gxx_personality_v0,comdat .align 8 .type DW.ref.__gxx_personality_v0, @object .size DW.ref.__gxx_personality_v0, 8 DW.ref.__gxx_personality_v0: .quad __gxx_personality_v0 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z6gpuAddPiS_S_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fc800078e00ff */ /*0010*/ S2R R10, SR_CTAID.X ; /* 0x00000000000a7919 */ /* 0x000e220000002500 */ /*0020*/ IADD3 R1, R1, -0x10, RZ ; /* 0xfffffff001017810 */ /* 0x000fc80007ffe0ff */ /*0030*/ IADD3 R6, P1, R1, c[0x0][0x20], RZ ; /* 0x0000080001067a10 */ /* 0x000fe40007f3e0ff */ /*0040*/ ISETP.GE.AND P0, PT, R10, c[0x0][0x178], PT ; /* 0x00005e000a007a0c */ /* 0x001fda0003f06270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ IMAD.MOV.U32 R11, RZ, RZ, 0x4 ; /* 0x00000004ff0b7424 */ /* 0x000fe200078e00ff */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*0080*/ IMAD.WIDE R2, R10, R11, c[0x0][0x160] ; /* 0x000058000a027625 */ /* 0x000fc800078e020b */ /*0090*/ IMAD.WIDE R8, R10.reuse, R11.reuse, c[0x0][0x168] ; /* 0x00005a000a087625 */ /* 0x0c0fe200078e020b */ /*00a0*/ LDG.E R5, [R2.64] ; /* 0x0000000402057981 */ /* 0x000ea8000c1e1900 */ /*00b0*/ LDG.E R0, [R8.64] ; /* 0x0000000408007981 */ /* 0x000ea2000c1e1900 */ /*00c0*/ IMAD.WIDE R10, R10, R11, c[0x0][0x170] ; /* 0x00005c000a0a7625 */ /* 0x000fc800078e020b */ /*00d0*/ IMAD.IADD R0, R0, 0x1, R5 ; /* 0x0000000100007824 */ /* 0x004fca00078e0205 */ /*00e0*/ STG.E [R10.64], R0 ; /* 0x000000000a007986 */ /* 0x0001e8000c101904 */ /*00f0*/ LDG.E R13, [R8.64] ; /* 0x00000004080d7981 */ /* 0x000ea8000c1e1900 */ /*0100*/ LDG.E R12, [R2.64] ; /* 0x00000004020c7981 */ /* 0x000ea2000c1e1900 */ /*0110*/ MOV R14, 0x0 ; /* 0x00000000000e7802 */ /* 0x000fe20000000f00 */ /*0120*/ IMAD.X R7, RZ, RZ, c[0x0][0x24], P1 ; /* 0x00000900ff077624 */ /* 0x000fc400008e06ff */ /*0130*/ STL [R1+0x8], R0 ; /* 0x0000080001007387 */ /* 0x0001e20000100800 */ /*0140*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x8] ; /* 0x01000200ff047624 */ /* 0x000fe400078e00ff */ /*0150*/ LDC.64 R14, c[0x4][R14] ; /* 0x010000000e0e7b82 */ /* 0x000e620000000a00 */ /*0160*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0xc] ; /* 0x01000300ff057624 */ /* 0x000fe200078e00ff */ /*0170*/ STL.64 [R1], R12 ; /* 0x0000000c01007387 */ /* 0x0041ec0000100a00 */ /*0180*/ LEPC R2 ; /* 0x000000000002734e */ /* 0x002fe40000000000 */ /*0190*/ MOV R9, 0x200 ; /* 0x0000020000097802 */ /* 0x000fe40000000f00 */ /*01a0*/ MOV R20, 0x180 ; /* 0x0000018000147802 */ /* 0x000fe40000000f00 */ /*01b0*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*01c0*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x001fc40000000f00 */ /*01d0*/ IADD3 R20, P0, P1, -R20, R9, R2 ; /* 0x0000000914147210 */ /* 0x000fc8000791e102 */ /*01e0*/ IADD3.X R21, ~R0, R21, R3, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2503 */ /*01f0*/ CALL.ABS.NOINC R14 ; /* 0x000000000e007343 */ /* 0x000fea0003c00000 */ /*0200*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0210*/ BRA 0x210; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0220*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0230*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0280*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0290*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <iostream> #include <stdio.h> #include <stdlib.h> #include <hip/hip_runtime.h> #include <vector> #define num 25 __global__ void gpuAdd(int *d_a, int *d_b, int* d_c, int N=num) { int tid = blockIdx.x; if(tid < N) { d_c[tid] = d_a[tid] + d_b[tid]; printf("%d + %d = %d\n", d_a[tid], d_b[tid], d_c[tid]); } } void cpuAdd(int *h_a, int *h_b, int *h_c, int N=num) { for(int i = 0; i < N; i++) h_c[i] = h_a[i] + h_b[i]; } void cpuAdd_vec(std::vector<int> &h_a, std::vector<int> &h_b, std::vector<int> &h_c, int N=num) { for(int i = 0; i < N; i++) h_c[i] = h_a[i] + h_b[i]; } int main(void) { // int N; // std::cout << "N?"; // std::cin >> N; int N=num; std::cout << "N is " << num << "\n"; int *d_a, *d_b, *d_c;//device pointer to store answer std::cout <<"Device allocate.. "; hipMalloc((void**)&d_a, N*sizeof(int)); hipMalloc((void**)&d_b, N*sizeof(int)); hipMalloc((void**)&d_c, N*sizeof(int)); std::vector<int> h_a(N), h_b(N), h_c(N); // int // *h_a = (int*)malloc(N*sizeof(int)), // *h_b = (int*)malloc(N*sizeof(int)), // *h_c = (int*)malloc(N*sizeof(int)); std::cout << "Allocated\n"; for(int i=0; i<N; i++) { h_a[i] = i; h_b[i] = i * i; h_c[i] = i; } std::cout << "Finished!!!\n"; //copy host to device hipMemcpy(d_a, h_a.data(), N*sizeof(int), hipMemcpyHostToDevice); hipMemcpy(d_b, h_b.data(), N*sizeof(int), hipMemcpyHostToDevice); std::cout << "Ported to device\n"; clock_t start, end; // start = clock(); //// cpuAdd(h_a, h_b, h_c); // cpuAdd_vec(h_a, h_b, h_c); // end = clock(); // std:: cout << "CPU time: " << (double)(end-start)/ CLOCKS_PER_SEC << "\n"; start = clock(); gpuAdd <<<N, 1>>> (d_a, d_b, d_c, N); hipDeviceSynchronize(); end = clock(); std:: cout << "GPU time: " << (double)(end-start)/ CLOCKS_PER_SEC <<'\n'; // free(h_a); // free(h_b); // free(h_c); hipFree(d_a); hipFree(d_b); hipFree(d_c); return 0; }
.text .file "4_vec_add.hip" # Start of file scope inline assembly .globl _ZSt21ios_base_library_initv # End of file scope inline assembly .globl _Z21__device_stub__gpuAddPiS_S_i # -- Begin function _Z21__device_stub__gpuAddPiS_S_i .type _Z21__device_stub__gpuAddPiS_S_i,@function _Z21__device_stub__gpuAddPiS_S_i: # @_Z21__device_stub__gpuAddPiS_S_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z6gpuAddPiS_S_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z21__device_stub__gpuAddPiS_S_i, .Lfunc_end0-_Z21__device_stub__gpuAddPiS_S_i .cfi_endproc # -- End function .globl _Z6cpuAddPiS_S_i # -- Begin function _Z6cpuAddPiS_S_i .type _Z6cpuAddPiS_S_i,@function _Z6cpuAddPiS_S_i: # @_Z6cpuAddPiS_S_i .cfi_startproc # %bb.0: testl %ecx, %ecx jle .LBB1_3 # %bb.1: # %.lr.ph.preheader movl %ecx, %eax xorl %ecx, %ecx .LBB1_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 movl (%rsi,%rcx,4), %r8d addl (%rdi,%rcx,4), %r8d movl %r8d, (%rdx,%rcx,4) incq %rcx cmpq %rcx, %rax jne .LBB1_2 .LBB1_3: # %._crit_edge retq .Lfunc_end1: .size _Z6cpuAddPiS_S_i, .Lfunc_end1-_Z6cpuAddPiS_S_i .cfi_endproc # -- End function .globl _Z10cpuAdd_vecRSt6vectorIiSaIiEES2_S2_i # -- Begin function _Z10cpuAdd_vecRSt6vectorIiSaIiEES2_S2_i .type _Z10cpuAdd_vecRSt6vectorIiSaIiEES2_S2_i,@function _Z10cpuAdd_vecRSt6vectorIiSaIiEES2_S2_i: # @_Z10cpuAdd_vecRSt6vectorIiSaIiEES2_S2_i .cfi_startproc # %bb.0: testl %ecx, %ecx jle .LBB2_3 # %bb.1: # %.lr.ph movq (%rdi), %rax movq (%rsi), %rsi movq (%rdx), %rdx movl %ecx, %ecx xorl %edi, %edi .LBB2_2: # =>This Inner Loop Header: Depth=1 movl (%rsi,%rdi,4), %r8d addl (%rax,%rdi,4), %r8d movl %r8d, (%rdx,%rdi,4) incq %rdi cmpq %rdi, %rcx jne .LBB2_2 .LBB2_3: # %._crit_edge retq .Lfunc_end2: .size _Z10cpuAdd_vecRSt6vectorIiSaIiEES2_S2_i, .Lfunc_end2-_Z10cpuAdd_vecRSt6vectorIiSaIiEES2_S2_i .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function main .LCPI3_0: .quad 0x412e848000000000 # double 1.0E+6 .text .globl main .type main,@function main: # @main .Lfunc_begin0: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception0 # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $40, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movl $_ZSt4cout, %edi movl $.L.str, %esi movl $5, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $25, %esi callq _ZNSolsEi movl $.L.str.1, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.2, %esi movl $18, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l leaq 24(%rsp), %rdi movl $100, %esi callq hipMalloc leaq 16(%rsp), %rdi movl $100, %esi callq hipMalloc leaq 32(%rsp), %rdi movl $100, %esi callq hipMalloc movl $100, %edi callq _Znwm movq %rax, %rbx xorpd %xmm0, %xmm0 movupd %xmm0, (%rax) movupd %xmm0, 16(%rax) movupd %xmm0, 32(%rax) movupd %xmm0, 48(%rax) movupd %xmm0, 64(%rax) movupd %xmm0, 80(%rax) movl $0, 96(%rax) .Ltmp0: movl $100, %edi callq _Znwm .Ltmp1: # %bb.1: movq %rax, %r14 xorpd %xmm0, %xmm0 movupd %xmm0, 80(%rax) movupd %xmm0, 64(%rax) movupd %xmm0, 48(%rax) movupd %xmm0, 32(%rax) movupd %xmm0, 16(%rax) movupd %xmm0, (%rax) movl $0, 96(%rax) .Ltmp3: movl $_ZSt4cout, %edi movl $.L.str.3, %esi movl $10, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l .Ltmp4: # %bb.2: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc.exit.preheader xorl %eax, %eax .LBB3_3: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc.exit # =>This Inner Loop Header: Depth=1 movl %eax, (%rbx,%rax,4) movl %eax, %ecx imull %eax, %ecx movl %ecx, (%r14,%rax,4) incq %rax cmpq $25, %rax jne .LBB3_3 # %bb.4: .Ltmp5: movl $_ZSt4cout, %edi movl $.L.str.4, %esi movl $12, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l .Ltmp6: # %bb.5: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc.exit37 movq 24(%rsp), %rdi .Ltmp7: movl $100, %edx movq %rbx, %rsi movl $1, %ecx callq hipMemcpy .Ltmp8: # %bb.6: movq 16(%rsp), %rdi .Ltmp9: movl $100, %edx movq %r14, %rsi movl $1, %ecx callq hipMemcpy .Ltmp10: # %bb.7: .Ltmp11: movl $_ZSt4cout, %edi movl $.L.str.5, %esi movl $17, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l .Ltmp12: # %bb.8: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc.exit38 callq clock movq %rax, %r15 .Ltmp14: movabsq $4294967321, %rdi # imm = 0x100000019 movabsq $4294967297, %rdx # imm = 0x100000001 movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration .Ltmp15: # %bb.9: testl %eax, %eax jne .LBB3_11 # %bb.10: movq 24(%rsp), %rdi movq 16(%rsp), %rsi movq 32(%rsp), %rdx .Ltmp16: movl $25, %ecx callq _Z21__device_stub__gpuAddPiS_S_i .Ltmp17: .LBB3_11: .Ltmp18: callq hipDeviceSynchronize .Ltmp19: # %bb.12: callq clock movq %rax, %r12 .Ltmp20: movl $_ZSt4cout, %edi movl $.L.str.6, %esi movl $10, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l .Ltmp21: # %bb.13: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc.exit39 subq %r15, %r12 cvtsi2sd %r12, %xmm0 divsd .LCPI3_0(%rip), %xmm0 .Ltmp22: movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ .Ltmp23: # %bb.14: # %_ZNSolsEd.exit movb $10, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB3_16 # %bb.15: .Ltmp24: leaq 15(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l .Ltmp25: jmp .LBB3_17 .LBB3_16: .Ltmp26: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .Ltmp27: .LBB3_17: movq 24(%rsp), %rdi .Ltmp28: callq hipFree .Ltmp29: # %bb.18: movq 16(%rsp), %rdi .Ltmp30: callq hipFree .Ltmp31: # %bb.19: movq 32(%rsp), %rdi .Ltmp32: callq hipFree .Ltmp33: # %bb.20: # %_ZNSt6vectorIiSaIiEED2Ev.exit44 movq %r14, %rdi callq _ZdlPv movq %rbx, %rdi callq _ZdlPv xorl %eax, %eax addq $40, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB3_25: .cfi_def_cfa_offset 80 .Ltmp2: movq %rax, %r15 jmp .LBB3_23 .LBB3_21: .Ltmp13: jmp .LBB3_22 .LBB3_24: .Ltmp34: .LBB3_22: # %_ZNSt6vectorIiSaIiEED2Ev.exit48 movq %rax, %r15 movq %r14, %rdi callq _ZdlPv .LBB3_23: # %_ZNSt6vectorIiSaIiEED2Ev.exit50 movq %rbx, %rdi callq _ZdlPv movq %r15, %rdi callq _Unwind_Resume@PLT .Lfunc_end3: .size main, .Lfunc_end3-main .cfi_endproc .section .gcc_except_table,"a",@progbits .p2align 2, 0x0 GCC_except_table3: .Lexception0: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end0-.Lcst_begin0 .Lcst_begin0: .uleb128 .Lfunc_begin0-.Lfunc_begin0 # >> Call Site 1 << .uleb128 .Ltmp0-.Lfunc_begin0 # Call between .Lfunc_begin0 and .Ltmp0 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp0-.Lfunc_begin0 # >> Call Site 2 << .uleb128 .Ltmp1-.Ltmp0 # Call between .Ltmp0 and .Ltmp1 .uleb128 .Ltmp2-.Lfunc_begin0 # jumps to .Ltmp2 .byte 0 # On action: cleanup .uleb128 .Ltmp3-.Lfunc_begin0 # >> Call Site 3 << .uleb128 .Ltmp12-.Ltmp3 # Call between .Ltmp3 and .Ltmp12 .uleb128 .Ltmp13-.Lfunc_begin0 # jumps to .Ltmp13 .byte 0 # On action: cleanup .uleb128 .Ltmp14-.Lfunc_begin0 # >> Call Site 4 << .uleb128 .Ltmp33-.Ltmp14 # Call between .Ltmp14 and .Ltmp33 .uleb128 .Ltmp34-.Lfunc_begin0 # jumps to .Ltmp34 .byte 0 # On action: cleanup .uleb128 .Ltmp33-.Lfunc_begin0 # >> Call Site 5 << .uleb128 .Lfunc_end3-.Ltmp33 # Call between .Ltmp33 and .Lfunc_end3 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end0: .p2align 2, 0x0 # -- End function .text .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB4_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB4_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z6gpuAddPiS_S_i, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end4: .size __hip_module_ctor, .Lfunc_end4-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB5_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB5_2: retq .Lfunc_end5: .size __hip_module_dtor, .Lfunc_end5-__hip_module_dtor .cfi_endproc # -- End function .type _Z6gpuAddPiS_S_i,@object # @_Z6gpuAddPiS_S_i .section .rodata,"a",@progbits .globl _Z6gpuAddPiS_S_i .p2align 3, 0x0 _Z6gpuAddPiS_S_i: .quad _Z21__device_stub__gpuAddPiS_S_i .size _Z6gpuAddPiS_S_i, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "N is " .size .L.str, 6 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "\n" .size .L.str.1, 2 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "Device allocate.. " .size .L.str.2, 19 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "Allocated\n" .size .L.str.3, 11 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz "Finished!!!\n" .size .L.str.4, 13 .type .L.str.5,@object # @.str.5 .L.str.5: .asciz "Ported to device\n" .size .L.str.5, 18 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz "GPU time: " .size .L.str.6, 11 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z6gpuAddPiS_S_i" .size .L__unnamed_1, 17 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z21__device_stub__gpuAddPiS_S_i .addrsig_sym __gxx_personality_v0 .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Unwind_Resume .addrsig_sym _Z6gpuAddPiS_S_i .addrsig_sym _ZSt4cout .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z6gpuAddPiS_S_i ; -- Begin function _Z6gpuAddPiS_S_i .globl _Z6gpuAddPiS_S_i .p2align 8 .type _Z6gpuAddPiS_S_i,@function _Z6gpuAddPiS_S_i: ; @_Z6gpuAddPiS_S_i ; %bb.0: s_load_b32 s3, s[0:1], 0x18 s_waitcnt lgkmcnt(0) s_cmp_ge_i32 s15, s3 s_cbranch_scc1 .LBB0_225 ; %bb.1: s_clause 0x1 s_load_b128 s[4:7], s[0:1], 0x0 s_load_b64 s[8:9], s[0:1], 0x10 s_mov_b32 s2, s15 s_ashr_i32 s3, s15, 31 v_mbcnt_lo_u32_b32 v2, -1, 0 s_lshl_b64 s[2:3], s[2:3], 2 s_delay_alu instid0(VALU_DEP_1) v_mov_b32_e32 v6, v2 s_waitcnt lgkmcnt(0) s_add_u32 s4, s4, s2 s_addc_u32 s5, s5, s3 s_add_u32 s6, s6, s2 s_addc_u32 s7, s7, s3 s_load_b32 s10, s[4:5], 0x0 s_load_b32 s14, s[6:7], 0x0 s_waitcnt lgkmcnt(0) s_add_i32 s14, s14, s10 s_delay_alu instid0(SALU_CYCLE_1) v_dual_mov_b32 v3, 0 :: v_dual_mov_b32 v0, s14 s_add_u32 s2, s8, s2 s_addc_u32 s3, s9, s3 global_store_b32 v3, v0, s[2:3] s_clause 0x1 global_load_b32 v34, v3, s[4:5] global_load_b32 v5, v3, s[6:7] s_load_b64 s[2:3], s[0:1], 0x70 v_mov_b32_e32 v0, 0 v_mov_b32_e32 v1, 0 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v6 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v6 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_7 ; %bb.2: s_waitcnt lgkmcnt(0) global_load_b64 v[9:10], v3, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[0:1], v3, s[2:3] offset:40 global_load_b64 v[7:8], v3, s[2:3] s_mov_b32 s4, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v10 v_and_b32_e32 v0, v0, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v1, v1, 24 v_mul_hi_u32 v4, v0, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v4, v1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v7, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, v8, v1, vcc_lo global_load_b64 v[7:8], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v3, v[7:10], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[0:1], v[9:10] s_cbranch_execz .LBB0_6 ; %bb.3: ; %.preheader3.i.i.i.preheader v_mov_b32_e32 v4, 0 s_mov_b32 s5, 0 .LBB0_4: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[7:8], v4, s[2:3] offset:40 global_load_b64 v[11:12], v4, s[2:3] v_dual_mov_b32 v10, v1 :: v_dual_mov_b32 v9, v0 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v7, v7, v9 s_waitcnt vmcnt(0) v_mad_u64_u32 v[0:1], null, v7, 24, v[11:12] v_and_b32_e32 v11, v8, v10 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[7:8], null, v11, 24, v[1:2] v_mov_b32_e32 v1, v7 global_load_b64 v[7:8], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v4, v[7:10], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[9:10] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_4 ; %bb.5: ; %Flow439 s_or_b32 exec_lo, exec_lo, s5 .LBB0_6: ; %Flow441 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_7: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[7:8], v3, s[2:3] offset:40 global_load_b128 v[10:13], v3, s[2:3] v_readfirstlane_b32 s4, v0 v_readfirstlane_b32 s5, v1 s_mov_b32 s10, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v7 v_readfirstlane_b32 s7, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_9 ; %bb.8: v_dual_mov_b32 v14, s10 :: v_dual_mov_b32 v15, 0 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v10, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s10, v11, vcc_lo v_dual_mov_b32 v16, 2 :: v_dual_mov_b32 v17, 1 global_store_b128 v[0:1], v[14:17], off offset:8 .LBB0_9: s_or_b32 exec_lo, exec_lo, s11 v_mov_b32_e32 v7, 0 s_lshl_b64 s[6:7], s[6:7], 12 s_mov_b32 s16, 0 s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v12, s6 v_lshlrev_b64 v[0:1], 6, v[6:7] v_mov_b32_e32 v6, 33 v_add_co_ci_u32_e32 v4, vcc_lo, s7, v13, vcc_lo s_mov_b32 s17, s16 s_mov_b32 s18, s16 s_delay_alu instid0(VALU_DEP_3) v_add_co_u32 v0, vcc_lo, v3, v0 s_mov_b32 s19, s16 v_add_co_ci_u32_e32 v1, vcc_lo, v4, v1, vcc_lo v_mov_b32_e32 v8, v7 v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v12, s16 v_dual_mov_b32 v13, s17 :: v_dual_mov_b32 v14, s18 v_mov_b32_e32 v15, s19 s_clause 0x3 global_store_b128 v[0:1], v[6:9], off global_store_b128 v[0:1], v[12:15], off offset:16 global_store_b128 v[0:1], v[12:15], off offset:32 global_store_b128 v[0:1], v[12:15], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_17 ; %bb.10: s_clause 0x1 global_load_b64 v[14:15], v7, s[2:3] offset:32 glc global_load_b64 v[3:4], v7, s[2:3] offset:40 s_mov_b32 s7, exec_lo v_dual_mov_b32 v12, s4 :: v_dual_mov_b32 v13, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v4, s5, v4 v_and_b32_e32 v3, s4, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v4, v4, 24 v_mul_hi_u32 v6, v3, 24 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v4, v6, v4 v_add_co_u32 v3, vcc_lo, v10, v3 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, v11, v4, vcc_lo global_store_b64 v[3:4], v[14:15], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v7, v[12:15], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[8:9], v[14:15] s_cbranch_execz .LBB0_13 ; %bb.11: ; %.preheader1.i.i.i.preheader v_mov_b32_e32 v12, 0 s_mov_b32 s10, 0 .LBB0_12: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v6, s4 :: v_dual_mov_b32 v7, s5 s_sleep 1 global_store_b64 v[3:4], v[8:9], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[6:7], v12, v[6:9], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_12 .LBB0_13: ; %Flow437 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v7, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v6, s10, 0 global_load_b64 v[3:4], v7, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v6 s_cbranch_execz .LBB0_15 ; %bb.14: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v6, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[3:4], v[6:7], off offset:8 .LBB0_15: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[6:7], v[3:4], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[6:7] s_cbranch_vccnz .LBB0_17 ; %bb.16: global_load_b32 v3, v[3:4], off offset:24 v_mov_b32_e32 v4, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v3 s_waitcnt_vscnt null, 0x0 global_store_b64 v[6:7], v[3:4], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_17: ; %Flow438 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v3, vcc_lo, v10, s9 v_add_co_ci_u32_e32 v4, vcc_lo, s8, v11, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v3, 20 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v4, vcc_lo .LBB0_18: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v6, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_20 ; %bb.19: ; in Loop: Header=BB0_18 Depth=1 global_load_b32 v6, v[3:4], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v6, 1, v6 .LBB0_20: ; in Loop: Header=BB0_18 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v6 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_22 ; %bb.21: ; in Loop: Header=BB0_18 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_23 .LBB0_22: ; in Loop: Header=BB0_18 Depth=1 s_mov_b32 s1, -1 .LBB0_23: ; %Flow432 ; in Loop: Header=BB0_18 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_18 ; %bb.24: global_load_b64 v[6:7], v[0:1], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_28 ; %bb.25: v_mov_b32_e32 v3, 0 s_clause 0x2 global_load_b64 v[0:1], v3, s[2:3] offset:40 global_load_b64 v[12:13], v3, s[2:3] offset:24 glc global_load_b64 v[10:11], v3, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v4, vcc_lo, v0, 1 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v4, s4 v_add_co_ci_u32_e32 v9, vcc_lo, s5, v14, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[8:9] v_dual_cndmask_b32 v8, v8, v4 :: v_dual_cndmask_b32 v9, v9, v14 v_and_b32_e32 v0, v8, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v9, v1 v_mul_hi_u32 v4, v0, 24 v_mul_lo_u32 v0, v0, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v0, vcc_lo, v10, v0 v_mov_b32_e32 v10, v12 v_mul_lo_u32 v1, v1, 24 v_add_nc_u32_e32 v1, v4, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v1, vcc_lo, v11, v1, vcc_lo v_mov_b32_e32 v11, v13 global_store_b64 v[0:1], v[12:13], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v3, v[8:11], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[10:11], v[12:13] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_28 ; %bb.26: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB0_27: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[0:1], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[12:13], v3, v[8:11], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[12:13], v[10:11] v_dual_mov_b32 v10, v12 :: v_dual_mov_b32 v11, v13 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_27 .LBB0_28: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[4:5] s_add_u32 s4, s4, .str@rel32@lo+4 s_addc_u32 s5, s5, .str@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_lg_u64 s[4:5], 0 s_cbranch_scc0 .LBB0_114 ; %bb.29: s_waitcnt vmcnt(0) v_dual_mov_b32 v12, 2 :: v_dual_and_b32 v35, 2, v6 v_dual_mov_b32 v1, 0 :: v_dual_and_b32 v8, -3, v6 v_mov_b32_e32 v9, v7 v_mov_b32_e32 v13, 1 s_mov_b64 s[6:7], 14 .LBB0_30: ; =>This Loop Header: Depth=1 ; Child Loop BB0_33 Depth 2 ; Child Loop BB0_40 Depth 2 ; Child Loop BB0_48 Depth 2 ; Child Loop BB0_56 Depth 2 ; Child Loop BB0_64 Depth 2 ; Child Loop BB0_72 Depth 2 ; Child Loop BB0_80 Depth 2 ; Child Loop BB0_88 Depth 2 ; Child Loop BB0_96 Depth 2 ; Child Loop BB0_102 Depth 2 ; Child Loop BB0_111 Depth 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u64_e64 s0, s[6:7], 56 ; implicit-def: $vgpr16_vgpr17 ; implicit-def: $sgpr16 s_and_b32 s0, s0, exec_lo s_cselect_b32 s8, s6, 56 s_cselect_b32 s9, s7, 0 s_cmp_gt_u32 s8, 7 s_mov_b32 s0, -1 s_cbranch_scc1 .LBB0_35 ; %bb.31: ; in Loop: Header=BB0_30 Depth=1 v_mov_b32_e32 v16, 0 v_mov_b32_e32 v17, 0 s_cmp_eq_u32 s8, 0 s_cbranch_scc1 .LBB0_34 ; %bb.32: ; %.preheader31.i.preheader ; in Loop: Header=BB0_30 Depth=1 s_lshl_b64 s[0:1], s[8:9], 3 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], s[4:5] .LBB0_33: ; %.preheader31.i ; Parent Loop BB0_30 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v0, v1, s[12:13] s_waitcnt vmcnt(0) v_and_b32_e32 v0, 0xffff, v0 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[0:1] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_add_u32 s12, s12, 1 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s0, s10 v_or_b32_e32 v16, v3, v16 v_or_b32_e32 v17, v4, v17 s_cbranch_scc1 .LBB0_33 .LBB0_34: ; %Flow408 ; in Loop: Header=BB0_30 Depth=1 s_mov_b32 s0, 0 s_mov_b32 s16, 0 .LBB0_35: ; %Flow410 ; in Loop: Header=BB0_30 Depth=1 s_and_not1_b32 vcc_lo, exec_lo, s0 s_mov_b64 s[0:1], s[4:5] s_cbranch_vccnz .LBB0_37 ; %bb.36: ; in Loop: Header=BB0_30 Depth=1 global_load_b64 v[16:17], v1, s[4:5] s_add_i32 s16, s8, -8 s_add_u32 s0, s4, 8 s_addc_u32 s1, s5, 0 .LBB0_37: ; %.loopexit32.i ; in Loop: Header=BB0_30 Depth=1 s_cmp_gt_u32 s16, 7 s_cbranch_scc1 .LBB0_42 ; %bb.38: ; in Loop: Header=BB0_30 Depth=1 v_mov_b32_e32 v18, 0 v_mov_b32_e32 v19, 0 s_cmp_eq_u32 s16, 0 s_cbranch_scc1 .LBB0_41 ; %bb.39: ; %.preheader29.i.preheader ; in Loop: Header=BB0_30 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_40: ; %.preheader29.i ; Parent Loop BB0_30 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s18, s0, s12 s_addc_u32 s19, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v0, v1, s[18:19] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v0, 0xffff, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[0:1] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s16, s12 v_or_b32_e32 v18, v3, v18 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v19, v4, v19 s_cbranch_scc1 .LBB0_40 .LBB0_41: ; %Flow403 ; in Loop: Header=BB0_30 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s15, 0 s_branch .LBB0_43 .LBB0_42: ; in Loop: Header=BB0_30 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr18_vgpr19 ; implicit-def: $sgpr15 .LBB0_43: ; %Flow405 ; in Loop: Header=BB0_30 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_45 ; %bb.44: ; in Loop: Header=BB0_30 Depth=1 global_load_b64 v[18:19], v1, s[0:1] s_add_i32 s15, s16, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_45: ; %.loopexit30.i ; in Loop: Header=BB0_30 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_50 ; %bb.46: ; in Loop: Header=BB0_30 Depth=1 v_mov_b32_e32 v20, 0 v_mov_b32_e32 v21, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_49 ; %bb.47: ; %.preheader27.i.preheader ; in Loop: Header=BB0_30 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_48: ; %.preheader27.i ; Parent Loop BB0_30 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v0, v1, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v0, 0xffff, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[0:1] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v20, v3, v20 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v21, v4, v21 s_cbranch_scc1 .LBB0_48 .LBB0_49: ; %Flow398 ; in Loop: Header=BB0_30 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s16, 0 s_branch .LBB0_51 .LBB0_50: ; in Loop: Header=BB0_30 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $sgpr16 .LBB0_51: ; %Flow400 ; in Loop: Header=BB0_30 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_53 ; %bb.52: ; in Loop: Header=BB0_30 Depth=1 global_load_b64 v[20:21], v1, s[0:1] s_add_i32 s16, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_53: ; %.loopexit28.i ; in Loop: Header=BB0_30 Depth=1 s_cmp_gt_u32 s16, 7 s_cbranch_scc1 .LBB0_58 ; %bb.54: ; in Loop: Header=BB0_30 Depth=1 v_mov_b32_e32 v22, 0 v_mov_b32_e32 v23, 0 s_cmp_eq_u32 s16, 0 s_cbranch_scc1 .LBB0_57 ; %bb.55: ; %.preheader25.i.preheader ; in Loop: Header=BB0_30 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_56: ; %.preheader25.i ; Parent Loop BB0_30 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s18, s0, s12 s_addc_u32 s19, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v0, v1, s[18:19] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v0, 0xffff, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[0:1] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s16, s12 v_or_b32_e32 v22, v3, v22 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v23, v4, v23 s_cbranch_scc1 .LBB0_56 .LBB0_57: ; %Flow393 ; in Loop: Header=BB0_30 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s15, 0 s_branch .LBB0_59 .LBB0_58: ; in Loop: Header=BB0_30 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr22_vgpr23 ; implicit-def: $sgpr15 .LBB0_59: ; %Flow395 ; in Loop: Header=BB0_30 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_61 ; %bb.60: ; in Loop: Header=BB0_30 Depth=1 global_load_b64 v[22:23], v1, s[0:1] s_add_i32 s15, s16, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_61: ; %.loopexit26.i ; in Loop: Header=BB0_30 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_66 ; %bb.62: ; in Loop: Header=BB0_30 Depth=1 v_mov_b32_e32 v24, 0 v_mov_b32_e32 v25, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_65 ; %bb.63: ; %.preheader23.i.preheader ; in Loop: Header=BB0_30 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_64: ; %.preheader23.i ; Parent Loop BB0_30 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v0, v1, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v0, 0xffff, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[0:1] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v24, v3, v24 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v25, v4, v25 s_cbranch_scc1 .LBB0_64 .LBB0_65: ; %Flow388 ; in Loop: Header=BB0_30 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s16, 0 s_branch .LBB0_67 .LBB0_66: ; in Loop: Header=BB0_30 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $sgpr16 .LBB0_67: ; %Flow390 ; in Loop: Header=BB0_30 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_69 ; %bb.68: ; in Loop: Header=BB0_30 Depth=1 global_load_b64 v[24:25], v1, s[0:1] s_add_i32 s16, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_69: ; %.loopexit24.i ; in Loop: Header=BB0_30 Depth=1 s_cmp_gt_u32 s16, 7 s_cbranch_scc1 .LBB0_74 ; %bb.70: ; in Loop: Header=BB0_30 Depth=1 v_mov_b32_e32 v26, 0 v_mov_b32_e32 v27, 0 s_cmp_eq_u32 s16, 0 s_cbranch_scc1 .LBB0_73 ; %bb.71: ; %.preheader21.i.preheader ; in Loop: Header=BB0_30 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_72: ; %.preheader21.i ; Parent Loop BB0_30 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s18, s0, s12 s_addc_u32 s19, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v0, v1, s[18:19] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v0, 0xffff, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[0:1] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s16, s12 v_or_b32_e32 v26, v3, v26 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v27, v4, v27 s_cbranch_scc1 .LBB0_72 .LBB0_73: ; %Flow383 ; in Loop: Header=BB0_30 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s15, 0 s_branch .LBB0_75 .LBB0_74: ; in Loop: Header=BB0_30 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr26_vgpr27 ; implicit-def: $sgpr15 .LBB0_75: ; %Flow385 ; in Loop: Header=BB0_30 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_77 ; %bb.76: ; in Loop: Header=BB0_30 Depth=1 global_load_b64 v[26:27], v1, s[0:1] s_add_i32 s15, s16, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_77: ; %.loopexit22.i ; in Loop: Header=BB0_30 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_82 ; %bb.78: ; in Loop: Header=BB0_30 Depth=1 v_mov_b32_e32 v28, 0 v_mov_b32_e32 v29, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_81 ; %bb.79: ; %.preheader.i.preheader ; in Loop: Header=BB0_30 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], s[0:1] .LBB0_80: ; %.preheader.i ; Parent Loop BB0_30 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v0, v1, s[12:13] s_add_i32 s15, s15, -1 s_waitcnt vmcnt(0) v_and_b32_e32 v0, 0xffff, v0 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[3:4], s10, v[0:1] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_add_u32 s12, s12, 1 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s15, 0 v_or_b32_e32 v28, v3, v28 v_or_b32_e32 v29, v4, v29 s_cbranch_scc1 .LBB0_80 .LBB0_81: ; %Flow378 ; in Loop: Header=BB0_30 Depth=1 s_mov_b32 s10, 0 s_branch .LBB0_83 .LBB0_82: ; in Loop: Header=BB0_30 Depth=1 s_mov_b32 s10, -1 .LBB0_83: ; %Flow380 ; in Loop: Header=BB0_30 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_85 ; %bb.84: ; in Loop: Header=BB0_30 Depth=1 global_load_b64 v[28:29], v1, s[0:1] .LBB0_85: ; %.loopexit.i ; in Loop: Header=BB0_30 Depth=1 v_dual_mov_b32 v0, v2 :: v_dual_mov_b32 v3, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_readfirstlane_b32 s0, v0 v_mov_b32_e32 v4, 0 v_cmp_eq_u32_e64 s0, s0, v0 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_91 ; %bb.86: ; in Loop: Header=BB0_30 Depth=1 global_load_b64 v[32:33], v1, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[3:4], v1, s[2:3] offset:40 global_load_b64 v[10:11], v1, s[2:3] s_mov_b32 s10, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v33 v_and_b32_e32 v3, v3, v32 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v4, v4, 24 v_mul_hi_u32 v14, v3, 24 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v4, v14, v4 s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v10, v3 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, v11, v4, vcc_lo global_load_b64 v[30:31], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[3:4], v1, v[30:33], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[3:4], v[32:33] s_cbranch_execz .LBB0_90 ; %bb.87: ; %.preheader3.i.i19.i.preheader ; in Loop: Header=BB0_30 Depth=1 s_mov_b32 s11, 0 .LBB0_88: ; %.preheader3.i.i19.i ; Parent Loop BB0_30 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 s_clause 0x1 global_load_b64 v[10:11], v1, s[2:3] offset:40 global_load_b64 v[14:15], v1, s[2:3] v_dual_mov_b32 v33, v4 :: v_dual_mov_b32 v32, v3 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v10, v10, v32 s_waitcnt vmcnt(0) v_mad_u64_u32 v[3:4], null, v10, 24, v[14:15] v_and_b32_e32 v14, v11, v33 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[10:11], null, v14, 24, v[4:5] v_mov_b32_e32 v4, v10 global_load_b64 v[30:31], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[3:4], v1, v[30:33], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[3:4], v[32:33] s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_88 ; %bb.89: ; %Flow373 ; in Loop: Header=BB0_30 Depth=1 s_or_b32 exec_lo, exec_lo, s11 .LBB0_90: ; %Flow375 ; in Loop: Header=BB0_30 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s10 .LBB0_91: ; %.loopexit4.i.i14.i ; in Loop: Header=BB0_30 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_clause 0x1 global_load_b64 v[10:11], v1, s[2:3] offset:40 global_load_b128 v[30:33], v1, s[2:3] v_readfirstlane_b32 s10, v3 v_readfirstlane_b32 s11, v4 s_mov_b32 s17, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s12, v10 v_readfirstlane_b32 s13, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[12:13], s[10:11], s[12:13] s_mul_i32 s1, s13, 24 s_mul_hi_u32 s15, s12, 24 s_mul_i32 s16, s12, 24 s_and_saveexec_b32 s18, s0 s_cbranch_execz .LBB0_93 ; %bb.92: ; in Loop: Header=BB0_30 Depth=1 v_dual_mov_b32 v10, s17 :: v_dual_mov_b32 v11, v1 s_add_i32 s17, s15, s1 s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v30, s16 v_add_co_ci_u32_e32 v4, vcc_lo, s17, v31, vcc_lo global_store_b128 v[3:4], v[10:13], off offset:8 .LBB0_93: ; in Loop: Header=BB0_30 Depth=1 s_or_b32 exec_lo, exec_lo, s18 v_cmp_gt_u64_e64 vcc_lo, s[6:7], 56 v_or_b32_e32 v3, 0, v9 v_or_b32_e32 v4, v8, v35 s_lshl_b64 s[12:13], s[12:13], 12 s_lshl_b32 s17, s8, 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_add_i32 s17, s17, 28 v_dual_cndmask_b32 v15, v3, v9 :: v_dual_cndmask_b32 v8, v4, v8 v_lshlrev_b64 v[3:4], 6, v[0:1] s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v32, s12 v_add_co_ci_u32_e32 v9, vcc_lo, s13, v33, vcc_lo s_and_b32 s17, s17, 0x1e0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v3, vcc_lo, v0, v3 v_and_or_b32 v14, 0xffffff1f, v8, s17 v_add_co_ci_u32_e32 v4, vcc_lo, v9, v4, vcc_lo s_clause 0x3 global_store_b128 v[3:4], v[14:17], off global_store_b128 v[3:4], v[18:21], off offset:16 global_store_b128 v[3:4], v[22:25], off offset:32 global_store_b128 v[3:4], v[26:29], off offset:48 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_101 ; %bb.94: ; in Loop: Header=BB0_30 Depth=1 s_clause 0x1 global_load_b64 v[18:19], v1, s[2:3] offset:32 glc global_load_b64 v[8:9], v1, s[2:3] offset:40 v_dual_mov_b32 v16, s10 :: v_dual_mov_b32 v17, s11 s_waitcnt vmcnt(0) v_readfirstlane_b32 s18, v8 v_readfirstlane_b32 s19, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[18:19], s[18:19], s[10:11] s_mul_i32 s13, s19, 24 s_mul_hi_u32 s17, s18, 24 s_mul_i32 s18, s18, 24 s_add_i32 s17, s17, s13 v_add_co_u32 v14, vcc_lo, v30, s18 v_add_co_ci_u32_e32 v15, vcc_lo, s17, v31, vcc_lo s_mov_b32 s13, exec_lo global_store_b64 v[14:15], v[18:19], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v1, v[16:19], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[10:11], v[18:19] s_cbranch_execz .LBB0_97 ; %bb.95: ; %.preheader1.i.i17.i.preheader ; in Loop: Header=BB0_30 Depth=1 s_mov_b32 s17, 0 .LBB0_96: ; %.preheader1.i.i17.i ; Parent Loop BB0_30 Depth=1 ; => This Inner Loop Header: Depth=2 v_dual_mov_b32 v8, s10 :: v_dual_mov_b32 v9, s11 s_sleep 1 global_store_b64 v[14:15], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v1, v[8:11], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[10:11] v_dual_mov_b32 v11, v9 :: v_dual_mov_b32 v10, v8 s_or_b32 s17, vcc_lo, s17 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s17 s_cbranch_execnz .LBB0_96 .LBB0_97: ; %Flow371 ; in Loop: Header=BB0_30 Depth=1 s_or_b32 exec_lo, exec_lo, s13 global_load_b64 v[8:9], v1, s[2:3] offset:16 s_mov_b32 s17, exec_lo s_mov_b32 s13, exec_lo v_mbcnt_lo_u32_b32 v0, s17, 0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB0_99 ; %bb.98: ; in Loop: Header=BB0_30 Depth=1 s_bcnt1_i32_b32 s17, s17 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v0, s17 s_waitcnt vmcnt(0) global_atomic_add_u64 v[8:9], v[0:1], off offset:8 .LBB0_99: ; in Loop: Header=BB0_30 Depth=1 s_or_b32 exec_lo, exec_lo, s13 s_waitcnt vmcnt(0) global_load_b64 v[10:11], v[8:9], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[10:11] s_cbranch_vccnz .LBB0_101 ; %bb.100: ; in Loop: Header=BB0_30 Depth=1 global_load_b32 v0, v[8:9], off offset:24 s_waitcnt vmcnt(0) v_readfirstlane_b32 s13, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[10:11], v[0:1], off s_and_b32 m0, s13, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_101: ; %Flow372 ; in Loop: Header=BB0_30 Depth=1 s_or_b32 exec_lo, exec_lo, s12 s_add_i32 s15, s15, s1 v_add_co_u32 v0, vcc_lo, v30, s16 v_add_co_ci_u32_e32 v9, vcc_lo, s15, v31, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v8, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v9, vcc_lo .LBB0_102: ; Parent Loop BB0_30 Depth=1 ; => This Inner Loop Header: Depth=2 v_mov_b32_e32 v0, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_104 ; %bb.103: ; in Loop: Header=BB0_102 Depth=2 global_load_b32 v0, v[8:9], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v0, 1, v0 .LBB0_104: ; in Loop: Header=BB0_102 Depth=2 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v0 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_106 ; %bb.105: ; in Loop: Header=BB0_102 Depth=2 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_107 .LBB0_106: ; in Loop: Header=BB0_102 Depth=2 s_mov_b32 s1, -1 .LBB0_107: ; %Flow366 ; in Loop: Header=BB0_102 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_102 ; %bb.108: ; in Loop: Header=BB0_30 Depth=1 global_load_b128 v[8:11], v[3:4], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_112 ; %bb.109: ; in Loop: Header=BB0_30 Depth=1 s_clause 0x2 global_load_b64 v[3:4], v1, s[2:3] offset:40 global_load_b64 v[10:11], v1, s[2:3] offset:24 glc global_load_b64 v[16:17], v1, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v0, vcc_lo, v3, 1 v_add_co_ci_u32_e32 v18, vcc_lo, 0, v4, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v14, vcc_lo, v0, s10 v_add_co_ci_u32_e32 v15, vcc_lo, s11, v18, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[14:15] v_dual_cndmask_b32 v15, v15, v18 :: v_dual_cndmask_b32 v14, v14, v0 v_and_b32_e32 v0, v15, v4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v3, v14, v3 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v4, v3, 24 v_mul_lo_u32 v3, v3, 24 v_add_nc_u32_e32 v0, v4, v0 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v3, vcc_lo, v16, v3 v_mov_b32_e32 v16, v10 v_add_co_ci_u32_e32 v4, vcc_lo, v17, v0, vcc_lo v_mov_b32_e32 v17, v11 global_store_b64 v[3:4], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[16:17], v1, v[14:17], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[16:17], v[10:11] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_112 ; %bb.110: ; %.preheader.i.i16.i.preheader ; in Loop: Header=BB0_30 Depth=1 s_mov_b32 s0, 0 .LBB0_111: ; %.preheader.i.i16.i ; Parent Loop BB0_30 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_store_b64 v[3:4], v[16:17], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v1, v[14:17], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[10:11], v[16:17] v_dual_mov_b32 v17, v11 :: v_dual_mov_b32 v16, v10 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_111 .LBB0_112: ; %__ockl_hostcall_preview.exit20.i ; in Loop: Header=BB0_30 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_sub_u32 s6, s6, s8 s_subb_u32 s7, s7, s9 s_add_u32 s4, s4, s8 s_addc_u32 s5, s5, s9 s_cmp_lg_u64 s[6:7], 0 s_cbranch_scc1 .LBB0_30 ; %bb.113: ; %Flow411 s_mov_b32 s0, 0 s_branch .LBB0_115 .LBB0_114: s_mov_b32 s0, -1 ; implicit-def: $vgpr8_vgpr9 .LBB0_115: ; %Flow426 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s0 s_cbranch_vccz .LBB0_144 ; %bb.116: s_waitcnt vmcnt(0) v_mov_b32_e32 v8, v2 v_mov_b32_e32 v0, 0 v_mov_b32_e32 v1, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v8 v_cmp_eq_u32_e64 s0, s0, v8 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_122 ; %bb.117: v_mov_b32_e32 v3, 0 s_mov_b32 s4, exec_lo global_load_b64 v[11:12], v3, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[0:1], v3, s[2:3] offset:40 global_load_b64 v[9:10], v3, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v0, v0, v11 v_and_b32_e32 v1, v1, v12 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v4, v0, 24 v_mul_lo_u32 v1, v1, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v4, v1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v9, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, v10, v1, vcc_lo global_load_b64 v[9:10], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v3, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[0:1], v[11:12] s_cbranch_execz .LBB0_121 ; %bb.118: ; %.preheader3.i.i.i21.preheader s_mov_b32 s5, 0 .LBB0_119: ; %.preheader3.i.i.i21 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[9:10], v3, s[2:3] offset:40 global_load_b64 v[13:14], v3, s[2:3] v_dual_mov_b32 v12, v1 :: v_dual_mov_b32 v11, v0 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v4, v9, v11 s_waitcnt vmcnt(0) v_mad_u64_u32 v[0:1], null, v4, 24, v[13:14] v_and_b32_e32 v4, v10, v12 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v4, 24, v[1:2] v_mov_b32_e32 v1, v9 global_load_b64 v[9:10], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v3, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[11:12] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_119 ; %bb.120: ; %Flow423 s_or_b32 exec_lo, exec_lo, s5 .LBB0_121: ; %Flow425 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_122: ; %.loopexit4.i.i.i16 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v9, 0 v_readfirstlane_b32 s4, v0 v_readfirstlane_b32 s5, v1 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[3:4], v9, s[2:3] offset:40 global_load_b128 v[10:13], v9, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v3 v_readfirstlane_b32 s7, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_124 ; %bb.123: v_dual_mov_b32 v14, s10 :: v_dual_mov_b32 v15, v9 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v10, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s10, v11, vcc_lo v_dual_mov_b32 v16, 2 :: v_dual_mov_b32 v17, 1 global_store_b128 v[0:1], v[14:17], off offset:8 .LBB0_124: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[0:1], 6, v[8:9] s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v12, s6 v_add_co_ci_u32_e32 v4, vcc_lo, s7, v13, vcc_lo s_mov_b32 s16, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v3, v0 s_mov_b32 s17, s16 s_mov_b32 s18, s16 s_mov_b32 s19, s16 v_and_or_b32 v6, 0xffffff1f, v6, 32 v_add_co_ci_u32_e32 v1, vcc_lo, v4, v1, vcc_lo v_mov_b32_e32 v8, v9 v_dual_mov_b32 v12, s16 :: v_dual_mov_b32 v15, s19 v_dual_mov_b32 v13, s17 :: v_dual_mov_b32 v14, s18 s_clause 0x3 global_store_b128 v[0:1], v[6:9], off global_store_b128 v[0:1], v[12:15], off offset:16 global_store_b128 v[0:1], v[12:15], off offset:32 global_store_b128 v[0:1], v[12:15], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_132 ; %bb.125: v_dual_mov_b32 v12, 0 :: v_dual_mov_b32 v13, s4 v_mov_b32_e32 v14, s5 s_clause 0x1 global_load_b64 v[15:16], v12, s[2:3] offset:32 glc global_load_b64 v[3:4], v12, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v3 v_readfirstlane_b32 s11, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v3, vcc_lo, v10, s10 v_add_co_ci_u32_e32 v4, vcc_lo, s11, v11, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[3:4], v[15:16], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v12, v[13:16], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[8:9], v[15:16] s_cbranch_execz .LBB0_128 ; %bb.126: ; %.preheader1.i.i.i19.preheader s_mov_b32 s10, 0 .LBB0_127: ; %.preheader1.i.i.i19 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v6, s4 :: v_dual_mov_b32 v7, s5 s_sleep 1 global_store_b64 v[3:4], v[8:9], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[6:7], v12, v[6:9], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_127 .LBB0_128: ; %Flow421 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v7, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v6, s10, 0 global_load_b64 v[3:4], v7, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v6 s_cbranch_execz .LBB0_130 ; %bb.129: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v6, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[3:4], v[6:7], off offset:8 .LBB0_130: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[6:7], v[3:4], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[6:7] s_cbranch_vccnz .LBB0_132 ; %bb.131: global_load_b32 v3, v[3:4], off offset:24 v_mov_b32_e32 v4, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v3 s_waitcnt_vscnt null, 0x0 global_store_b64 v[6:7], v[3:4], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_132: ; %Flow422 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v3, vcc_lo, v10, s9 v_add_co_ci_u32_e32 v4, vcc_lo, s8, v11, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v3, 20 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v4, vcc_lo .LBB0_133: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v6, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_135 ; %bb.134: ; in Loop: Header=BB0_133 Depth=1 global_load_b32 v6, v[3:4], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v6, 1, v6 .LBB0_135: ; in Loop: Header=BB0_133 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v6 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_137 ; %bb.136: ; in Loop: Header=BB0_133 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_138 .LBB0_137: ; in Loop: Header=BB0_133 Depth=1 s_mov_b32 s1, -1 .LBB0_138: ; %Flow416 ; in Loop: Header=BB0_133 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_133 ; %bb.139: global_load_b128 v[8:11], v[0:1], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_143 ; %bb.140: v_mov_b32_e32 v3, 0 s_clause 0x2 global_load_b64 v[0:1], v3, s[2:3] offset:40 global_load_b64 v[6:7], v3, s[2:3] offset:24 glc global_load_b64 v[12:13], v3, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v4, vcc_lo, v0, 1 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v10, vcc_lo, v4, s4 v_add_co_ci_u32_e32 v11, vcc_lo, s5, v14, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[10:11] v_dual_cndmask_b32 v10, v10, v4 :: v_dual_cndmask_b32 v11, v11, v14 v_and_b32_e32 v0, v10, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v11, v1 v_mul_hi_u32 v4, v0, 24 v_mul_lo_u32 v0, v0, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v0, vcc_lo, v12, v0 v_mov_b32_e32 v12, v6 v_mul_lo_u32 v1, v1, 24 v_add_nc_u32_e32 v1, v4, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v1, vcc_lo, v13, v1, vcc_lo v_mov_b32_e32 v13, v7 global_store_b64 v[0:1], v[6:7], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[12:13], v3, v[10:13], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[12:13], v[6:7] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_143 ; %bb.141: ; %.preheader.i.i.i18.preheader s_mov_b32 s0, 0 .LBB0_142: ; %.preheader.i.i.i18 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[0:1], v[12:13], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[6:7], v3, v[10:13], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[12:13] v_dual_mov_b32 v13, v7 :: v_dual_mov_b32 v12, v6 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_142 .LBB0_143: ; %__ockl_hostcall_preview.exit.i s_or_b32 exec_lo, exec_lo, s1 .LBB0_144: ; %__ockl_printf_append_string_n.exit s_waitcnt vmcnt(0) v_mov_b32_e32 v10, v2 v_mov_b32_e32 v0, 0 v_mov_b32_e32 v1, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v10 v_cmp_eq_u32_e64 s0, s0, v10 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_150 ; %bb.145: v_mov_b32_e32 v3, 0 s_mov_b32 s4, exec_lo global_load_b64 v[13:14], v3, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[0:1], v3, s[2:3] offset:40 global_load_b64 v[6:7], v3, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v0, v0, v13 v_and_b32_e32 v1, v1, v14 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v4, v0, 24 v_mul_lo_u32 v1, v1, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v4, v1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v6, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, v7, v1, vcc_lo global_load_b64 v[11:12], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v3, v[11:14], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[0:1], v[13:14] s_cbranch_execz .LBB0_149 ; %bb.146: ; %.preheader3.i.i.i28.preheader s_mov_b32 s5, 0 .LBB0_147: ; %.preheader3.i.i.i28 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[6:7], v3, s[2:3] offset:40 global_load_b64 v[11:12], v3, s[2:3] v_dual_mov_b32 v14, v1 :: v_dual_mov_b32 v13, v0 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v4, v6, v13 s_waitcnt vmcnt(0) v_mad_u64_u32 v[0:1], null, v4, 24, v[11:12] v_and_b32_e32 v4, v7, v14 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[6:7], null, v4, 24, v[1:2] v_mov_b32_e32 v1, v6 global_load_b64 v[11:12], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v3, v[11:14], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[13:14] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_147 ; %bb.148: ; %Flow359 s_or_b32 exec_lo, exec_lo, s5 .LBB0_149: ; %Flow361 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_150: ; %.loopexit4.i.i.i22 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v11, 0 v_readfirstlane_b32 s4, v0 v_readfirstlane_b32 s5, v1 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[3:4], v11, s[2:3] offset:40 global_load_b128 v[12:15], v11, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v3 v_readfirstlane_b32 s7, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_152 ; %bb.151: v_dual_mov_b32 v16, s10 :: v_dual_mov_b32 v17, v11 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v12, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s10, v13, vcc_lo v_dual_mov_b32 v18, 2 :: v_dual_mov_b32 v19, 1 global_store_b128 v[0:1], v[16:19], off offset:8 .LBB0_152: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[0:1], 6, v[10:11] s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v14, s6 v_add_co_ci_u32_e32 v4, vcc_lo, s7, v15, vcc_lo s_mov_b32 s16, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v3, v0 s_mov_b32 s17, s16 s_mov_b32 s18, s16 s_mov_b32 s19, s16 v_and_or_b32 v8, 0xffffff1f, v8, 32 v_add_co_ci_u32_e32 v1, vcc_lo, v4, v1, vcc_lo v_mov_b32_e32 v10, v34 v_dual_mov_b32 v14, s16 :: v_dual_mov_b32 v17, s19 v_dual_mov_b32 v15, s17 :: v_dual_mov_b32 v16, s18 s_clause 0x3 global_store_b128 v[0:1], v[8:11], off global_store_b128 v[0:1], v[14:17], off offset:16 global_store_b128 v[0:1], v[14:17], off offset:32 global_store_b128 v[0:1], v[14:17], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_160 ; %bb.153: v_dual_mov_b32 v10, 0 :: v_dual_mov_b32 v15, s5 v_mov_b32_e32 v14, s4 s_clause 0x1 global_load_b64 v[16:17], v10, s[2:3] offset:32 glc global_load_b64 v[3:4], v10, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v3 v_readfirstlane_b32 s11, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v3, vcc_lo, v12, s10 v_add_co_ci_u32_e32 v4, vcc_lo, s11, v13, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[3:4], v[16:17], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v10, v[14:17], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[8:9], v[16:17] s_cbranch_execz .LBB0_156 ; %bb.154: ; %.preheader1.i.i.i26.preheader s_mov_b32 s10, 0 .LBB0_155: ; %.preheader1.i.i.i26 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v6, s4 :: v_dual_mov_b32 v7, s5 s_sleep 1 global_store_b64 v[3:4], v[8:9], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[6:7], v10, v[6:9], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[6:7], v[8:9] v_dual_mov_b32 v9, v7 :: v_dual_mov_b32 v8, v6 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_155 .LBB0_156: ; %Flow357 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v7, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v6, s10, 0 global_load_b64 v[3:4], v7, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v6 s_cbranch_execz .LBB0_158 ; %bb.157: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v6, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[3:4], v[6:7], off offset:8 .LBB0_158: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[6:7], v[3:4], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[6:7] s_cbranch_vccnz .LBB0_160 ; %bb.159: global_load_b32 v3, v[3:4], off offset:24 v_mov_b32_e32 v4, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v3 s_waitcnt_vscnt null, 0x0 global_store_b64 v[6:7], v[3:4], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_160: ; %Flow358 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v3, vcc_lo, v12, s9 v_add_co_ci_u32_e32 v4, vcc_lo, s8, v13, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v3, 20 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v4, vcc_lo .LBB0_161: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v6, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_163 ; %bb.162: ; in Loop: Header=BB0_161 Depth=1 global_load_b32 v6, v[3:4], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v6, 1, v6 .LBB0_163: ; in Loop: Header=BB0_161 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v6 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_165 ; %bb.164: ; in Loop: Header=BB0_161 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_166 .LBB0_165: ; in Loop: Header=BB0_161 Depth=1 s_mov_b32 s1, -1 .LBB0_166: ; %Flow352 ; in Loop: Header=BB0_161 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_161 ; %bb.167: global_load_b64 v[3:4], v[0:1], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_171 ; %bb.168: v_mov_b32_e32 v10, 0 s_clause 0x2 global_load_b64 v[0:1], v10, s[2:3] offset:40 global_load_b64 v[11:12], v10, s[2:3] offset:24 glc global_load_b64 v[8:9], v10, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v13, vcc_lo, v0, 1 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, v13, s4 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v14, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[6:7] v_dual_cndmask_b32 v7, v7, v14 :: v_dual_cndmask_b32 v6, v6, v13 v_and_b32_e32 v1, v7, v1 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v0, v6, v0 v_mul_lo_u32 v1, v1, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v13, v0, 24 v_mul_lo_u32 v0, v0, 24 v_add_nc_u32_e32 v1, v13, v1 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v0, vcc_lo, v8, v0 v_mov_b32_e32 v8, v11 v_add_co_ci_u32_e32 v1, vcc_lo, v9, v1, vcc_lo v_mov_b32_e32 v9, v12 global_store_b64 v[0:1], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[8:9], v10, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[8:9], v[11:12] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_171 ; %bb.169: ; %.preheader.i.i.i25.preheader s_mov_b32 s0, 0 .LBB0_170: ; %.preheader.i.i.i25 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[0:1], v[8:9], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[11:12], v10, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[11:12], v[8:9] v_dual_mov_b32 v8, v11 :: v_dual_mov_b32 v9, v12 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_170 .LBB0_171: ; %__ockl_printf_append_args.exit s_or_b32 exec_lo, exec_lo, s1 v_dual_mov_b32 v11, v2 :: v_dual_mov_b32 v0, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_readfirstlane_b32 s0, v11 v_mov_b32_e32 v1, 0 v_cmp_eq_u32_e64 s0, s0, v11 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_177 ; %bb.172: v_mov_b32_e32 v6, 0 s_mov_b32 s4, exec_lo global_load_b64 v[9:10], v6, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[0:1], v6, s[2:3] offset:40 global_load_b64 v[7:8], v6, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v1, v1, v10 v_and_b32_e32 v0, v0, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v1, v1, 24 v_mul_hi_u32 v12, v0, 24 v_mul_lo_u32 v0, v0, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v1, v12, v1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v7, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, v8, v1, vcc_lo global_load_b64 v[7:8], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v6, v[7:10], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[0:1], v[9:10] s_cbranch_execz .LBB0_176 ; %bb.173: ; %.preheader3.i.i.i35.preheader s_mov_b32 s5, 0 .LBB0_174: ; %.preheader3.i.i.i35 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[7:8], v6, s[2:3] offset:40 global_load_b64 v[12:13], v6, s[2:3] v_dual_mov_b32 v10, v1 :: v_dual_mov_b32 v9, v0 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v7, v7, v9 s_waitcnt vmcnt(0) v_mad_u64_u32 v[0:1], null, v7, 24, v[12:13] v_and_b32_e32 v12, v8, v10 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[7:8], null, v12, 24, v[1:2] v_mov_b32_e32 v1, v7 global_load_b64 v[7:8], v[0:1], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[0:1], v6, v[7:10], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[9:10] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_174 ; %bb.175: ; %Flow345 s_or_b32 exec_lo, exec_lo, s5 .LBB0_176: ; %Flow347 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_177: ; %.loopexit4.i.i.i29 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v12, 0 v_readfirstlane_b32 s4, v0 v_readfirstlane_b32 s5, v1 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[13:14], v12, s[2:3] offset:40 global_load_b128 v[7:10], v12, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v13 v_readfirstlane_b32 s7, v14 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_179 ; %bb.178: v_dual_mov_b32 v13, s10 :: v_dual_mov_b32 v14, v12 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v7, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s10, v8, vcc_lo v_dual_mov_b32 v15, 2 :: v_dual_mov_b32 v16, 1 global_store_b128 v[0:1], v[13:16], off offset:8 .LBB0_179: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[0:1], 6, v[11:12] s_waitcnt vmcnt(0) v_add_co_u32 v6, vcc_lo, v9, s6 v_add_co_ci_u32_e32 v9, vcc_lo, s7, v10, vcc_lo s_mov_b32 s16, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v6, v0 s_mov_b32 s17, s16 s_mov_b32 s18, s16 s_mov_b32 s19, s16 v_and_or_b32 v3, 0xffffff1f, v3, 32 v_add_co_ci_u32_e32 v1, vcc_lo, v9, v1, vcc_lo v_dual_mov_b32 v6, v12 :: v_dual_mov_b32 v9, s16 v_dual_mov_b32 v10, s17 :: v_dual_mov_b32 v11, s18 v_mov_b32_e32 v12, s19 s_clause 0x3 global_store_b128 v[0:1], v[3:6], off global_store_b128 v[0:1], v[9:12], off offset:16 global_store_b128 v[0:1], v[9:12], off offset:32 global_store_b128 v[0:1], v[9:12], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_187 ; %bb.180: v_dual_mov_b32 v11, 0 :: v_dual_mov_b32 v12, s4 v_mov_b32_e32 v13, s5 s_clause 0x1 global_load_b64 v[14:15], v11, s[2:3] offset:32 glc global_load_b64 v[3:4], v11, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v3 v_readfirstlane_b32 s11, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v9, vcc_lo, v7, s10 v_add_co_ci_u32_e32 v10, vcc_lo, s11, v8, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[9:10], v[14:15], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v11, v[12:15], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[5:6], v[14:15] s_cbranch_execz .LBB0_183 ; %bb.181: ; %.preheader1.i.i.i33.preheader s_mov_b32 s10, 0 .LBB0_182: ; %.preheader1.i.i.i33 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v3, s4 :: v_dual_mov_b32 v4, s5 s_sleep 1 global_store_b64 v[9:10], v[5:6], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[3:4], v11, v[3:6], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[3:4], v[5:6] v_dual_mov_b32 v6, v4 :: v_dual_mov_b32 v5, v3 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_182 .LBB0_183: ; %Flow343 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v6, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v5, s10, 0 global_load_b64 v[3:4], v6, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v5 s_cbranch_execz .LBB0_185 ; %bb.184: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v5, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[3:4], v[5:6], off offset:8 .LBB0_185: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[5:6], v[3:4], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[5:6] s_cbranch_vccnz .LBB0_187 ; %bb.186: global_load_b32 v3, v[3:4], off offset:24 v_mov_b32_e32 v4, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v3 s_waitcnt_vscnt null, 0x0 global_store_b64 v[5:6], v[3:4], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_187: ; %Flow344 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v3, vcc_lo, v7, s9 v_add_co_ci_u32_e32 v4, vcc_lo, s8, v8, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v3, 20 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v4, vcc_lo .LBB0_188: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v5, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_190 ; %bb.189: ; in Loop: Header=BB0_188 Depth=1 global_load_b32 v5, v[3:4], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v5, 1, v5 .LBB0_190: ; in Loop: Header=BB0_188 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v5 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_192 ; %bb.191: ; in Loop: Header=BB0_188 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_193 .LBB0_192: ; in Loop: Header=BB0_188 Depth=1 s_mov_b32 s1, -1 .LBB0_193: ; %Flow338 ; in Loop: Header=BB0_188 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_188 ; %bb.194: global_load_b64 v[0:1], v[0:1], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_198 ; %bb.195: v_mov_b32_e32 v9, 0 s_clause 0x2 global_load_b64 v[5:6], v9, s[2:3] offset:40 global_load_b64 v[10:11], v9, s[2:3] offset:24 glc global_load_b64 v[7:8], v9, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v12, vcc_lo, v5, 1 v_add_co_ci_u32_e32 v13, vcc_lo, 0, v6, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v12, s4 v_add_co_ci_u32_e32 v4, vcc_lo, s5, v13, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[3:4] v_dual_cndmask_b32 v4, v4, v13 :: v_dual_cndmask_b32 v3, v3, v12 v_and_b32_e32 v6, v4, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v5, v3, v5 v_mul_lo_u32 v6, v6, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v12, v5, 24 v_mul_lo_u32 v5, v5, 24 v_add_nc_u32_e32 v6, v12, v6 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v7, vcc_lo, v7, v5 v_mov_b32_e32 v5, v10 v_add_co_ci_u32_e32 v8, vcc_lo, v8, v6, vcc_lo v_mov_b32_e32 v6, v11 global_store_b64 v[7:8], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v9, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[5:6], v[10:11] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_198 ; %bb.196: ; %.preheader.i.i.i32.preheader s_mov_b32 s0, 0 .LBB0_197: ; %.preheader.i.i.i32 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[7:8], v[5:6], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v9, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[10:11], v[5:6] v_dual_mov_b32 v5, v10 :: v_dual_mov_b32 v6, v11 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_197 .LBB0_198: ; %__ockl_printf_append_args.exit36 s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v2 v_mov_b32_e32 v8, 0 v_mov_b32_e32 v9, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v2 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_204 ; %bb.199: v_mov_b32_e32 v3, 0 s_mov_b32 s4, exec_lo global_load_b64 v[6:7], v3, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[4:5], v3, s[2:3] offset:40 global_load_b64 v[8:9], v3, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v10, v4, 24 v_mul_lo_u32 v5, v5, 24 v_mul_lo_u32 v4, v4, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v5, v10, v5 s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v8, v4 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v5, vcc_lo, v9, v5, vcc_lo global_load_b64 v[4:5], v[4:5], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[8:9], v[6:7] s_cbranch_execz .LBB0_203 ; %bb.200: ; %.preheader3.i.i.i43.preheader s_mov_b32 s5, 0 .LBB0_201: ; %.preheader3.i.i.i43 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[4:5], v3, s[2:3] offset:40 global_load_b64 v[10:11], v3, s[2:3] v_dual_mov_b32 v6, v8 :: v_dual_mov_b32 v7, v9 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v4, v4, v6 v_and_b32_e32 v5, v5, v7 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[8:9], null, v4, 24, v[10:11] v_mov_b32_e32 v4, v9 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[4:5] global_load_b64 v[4:5], v[8:9], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[8:9], v3, v[4:7], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[8:9], v[6:7] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_201 ; %bb.202: ; %Flow331 s_or_b32 exec_lo, exec_lo, s5 .LBB0_203: ; %Flow333 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_204: ; %.loopexit4.i.i.i37 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, 0 v_readfirstlane_b32 s4, v8 v_readfirstlane_b32 s5, v9 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[10:11], v3, s[2:3] offset:40 global_load_b128 v[4:7], v3, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v10 v_readfirstlane_b32 s7, v11 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_206 ; %bb.205: v_dual_mov_b32 v8, s10 :: v_dual_mov_b32 v9, v3 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v12, vcc_lo, v4, s9 v_add_co_ci_u32_e32 v13, vcc_lo, s10, v5, vcc_lo v_dual_mov_b32 v10, 2 :: v_dual_mov_b32 v11, 1 global_store_b128 v[12:13], v[8:11], off offset:8 .LBB0_206: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[8:9], 6, v[2:3] s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, s6 v_add_co_ci_u32_e32 v6, vcc_lo, s7, v7, vcc_lo s_mov_b32 s16, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v10, vcc_lo, v2, v8 s_mov_b32 s17, s16 s_mov_b32 s18, s16 s_mov_b32 s19, s16 v_and_or_b32 v0, 0xffffff1d, v0, 34 v_add_co_ci_u32_e32 v11, vcc_lo, v6, v9, vcc_lo v_mov_b32_e32 v2, s14 v_dual_mov_b32 v6, s16 :: v_dual_mov_b32 v9, s19 v_dual_mov_b32 v7, s17 :: v_dual_mov_b32 v8, s18 s_clause 0x3 global_store_b128 v[10:11], v[0:3], off global_store_b128 v[10:11], v[6:9], off offset:16 global_store_b128 v[10:11], v[6:9], off offset:32 global_store_b128 v[10:11], v[6:9], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_214 ; %bb.207: v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v9, s4 v_mov_b32_e32 v10, s5 s_clause 0x1 global_load_b64 v[11:12], v8, s[2:3] offset:32 glc global_load_b64 v[0:1], v8, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v0 v_readfirstlane_b32 s11, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v6, vcc_lo, v4, s10 v_add_co_ci_u32_e32 v7, vcc_lo, s11, v5, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[6:7], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v8, v[9:12], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[11:12] s_cbranch_execz .LBB0_210 ; %bb.208: ; %.preheader1.i.i.i41.preheader s_mov_b32 s10, 0 .LBB0_209: ; %.preheader1.i.i.i41 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[6:7], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v8, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_209 .LBB0_210: ; %Flow329 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v3, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v2, s10, 0 global_load_b64 v[0:1], v3, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_212 ; %bb.211: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB0_212: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_214 ; %bb.213: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_214: ; %Flow330 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v4, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v5, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_215: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_217 ; %bb.216: ; in Loop: Header=BB0_215 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_217: ; in Loop: Header=BB0_215 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_219 ; %bb.218: ; in Loop: Header=BB0_215 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_220 .LBB0_219: ; in Loop: Header=BB0_215 Depth=1 s_mov_b32 s1, -1 .LBB0_220: ; %Flow324 ; in Loop: Header=BB0_215 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_215 ; %bb.221: s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_225 ; %bb.222: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[2:3] offset:40 global_load_b64 v[7:8], v6, s[2:3] offset:24 glc global_load_b64 v[4:5], v6, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s4 v_add_co_ci_u32_e32 v1, vcc_lo, s5, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_225 ; %bb.223: ; %.preheader.i.i.i40.preheader s_mov_b32 s0, 0 .LBB0_224: ; %.preheader.i.i.i40 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_224 .LBB0_225: ; %__ockl_printf_append_args.exit44 s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z6gpuAddPiS_S_i .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 288 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 36 .amdhsa_next_free_sgpr 20 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z6gpuAddPiS_S_i, .Lfunc_end0-_Z6gpuAddPiS_S_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 9512 ; NumSgprs: 22 ; NumVgprs: 36 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 4 ; NumSGPRsForWavesPerEU: 22 ; NumVGPRsForWavesPerEU: 36 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type .str,@object ; @.str .section .rodata.str1.1,"aMS",@progbits,1 .str: .asciz "%d + %d = %d\n" .size .str, 14 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: hidden_block_count_x - .offset: 36 .size: 4 .value_kind: hidden_block_count_y - .offset: 40 .size: 4 .value_kind: hidden_block_count_z - .offset: 44 .size: 2 .value_kind: hidden_group_size_x - .offset: 46 .size: 2 .value_kind: hidden_group_size_y - .offset: 48 .size: 2 .value_kind: hidden_group_size_z - .offset: 50 .size: 2 .value_kind: hidden_remainder_x - .offset: 52 .size: 2 .value_kind: hidden_remainder_y - .offset: 54 .size: 2 .value_kind: hidden_remainder_z - .offset: 72 .size: 8 .value_kind: hidden_global_offset_x - .offset: 80 .size: 8 .value_kind: hidden_global_offset_y - .offset: 88 .size: 8 .value_kind: hidden_global_offset_z - .offset: 96 .size: 2 .value_kind: hidden_grid_dims - .offset: 112 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 288 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z6gpuAddPiS_S_i .private_segment_fixed_size: 0 .sgpr_count: 22 .sgpr_spill_count: 0 .symbol: _Z6gpuAddPiS_S_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 36 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
6c2148ec6838d657134c109c8c13d660648f0e19
#include <stdio.h> #include<stdlib.h> #include<string.h> #include "cuda_runtime.h" #include "device_launch_parameters.h" #define BLOCK_SIZE 1024 #define SECTION_SIZE 2*BLOCK_SIZE __global__ void listScanKernel(float * input, float * output, int len) { __shared__ float list[SECTION_SIZE]; unsigned int t = threadIdx.x; unsigned int start = blockIdx.x*blockDim.x; list[t] = ((t+start) < len ) ? input[t+start]:0.0f; list[t+blockDim.x] = ((start+t+blockDim.x) < len) ? input[start+t+blockDim.x]:0.0f; for(unsigned int stride =1;stride<= BLOCK_SIZE; stride*=2) { int index = (t+1)*stride*2-1; if(index<SECTION_SIZE) list[index]+=list[index-stride]; __syncthreads(); } for(unsigned int stride = BLOCK_SIZE/2;stride>0;stride/=2) { __syncthreads(); int index = (t+1)*stride*2-1; if(index+stride < SECTION_SIZE ) list[index+stride]+=list[index]; } __syncthreads(); if(t+start < len) output[t+start] = list[t]; } __global__ void loadSumArrayKernel(float *input, float *sumArray, int len) { unsigned int t = threadIdx.x; unsigned int start = blockIdx.x*blockDim.x; unsigned int lastBlockId = (len-1)/BLOCK_SIZE; unsigned int lastThreadIdx = (len%BLOCK_SIZE-1); if(t+start<len) { if(blockIdx.x == lastBlockId) sumArray[blockIdx.x] = input[lastThreadIdx+start]; else sumArray[blockIdx.x] = input[start+blockDim.x-1]; } } __global__ void listScanSumKernel(float *input, float *output,int len) { __shared__ float sumArray[SECTION_SIZE]; unsigned int t = threadIdx.x; unsigned int start = blockIdx.x*blockDim.x; if(t+start<len && blockIdx.x>0) { output[t+start]+=input[blockIdx.x-1]; __syncthreads(); } } void totalCPU(float * input, float * output, int len) { int i=0; output[0]=input[0]; for(i=1;i<len;i++) output[i] = output[i-1]+input[i]; printf("\n*****CPU calculation******\n"); } void loadValue(char *FileInput,int len,float *a,float *b) { FILE *file; int i=0; char buff[100]; memset(b,0,len); file = fopen(FileInput,"r"); if(!file) { printf("\nNo file found!"); system("pause"); exit(0); } while(fgets(buff,len,file)) { a[i] = atof(buff); i++; } fclose(file); } void storeResult(char *fileOutput,float *arr,unsigned int len) { FILE *file; int count=0; file = fopen(fileOutput,"w"); if(!file) { printf("\nCannot create file!"); system("pause"); exit(0); } fprintf(file,"%d\n",len); for(count =0 ;count<len;count++) { fprintf(file,"%.0f\n",arr[count]); } fclose(file); } void dispRes(float *arr,int len) { int i=0; printf("result = "); for(i=0;i<len;i++) printf("%4.0f ",arr[i]); system("pause"); } int main(int argc,char*argv[]) { float * hostInput; // The input 1D list float * hostOutput; // The output list float * deviceInput; float *deviceSumArray; float *deviceSumArrayOutput; float * deviceOutput; int numElements = (int) (atoi)(argv[3]); // number of elements in the input list hostInput = (float*)malloc(numElements*sizeof(float)); hostOutput = (float*)malloc(numElements*sizeof(float)); //cuda memory allocation on the device cudaMalloc((void**)&deviceInput,numElements*sizeof(float)); cudaMalloc((void**)&deviceOutput,numElements*sizeof(float)); cudaMalloc((void**)&deviceSumArray,numElements*sizeof(float)); cudaMalloc((void**)&deviceSumArrayOutput,numElements*sizeof(float)); printf("Loading values to the array...\n"); loadValue(argv[1],numElements,hostInput,hostOutput); //cuda memory copy from host to device cudaMemcpy(deviceInput,hostInput,numElements*sizeof(float),cudaMemcpyHostToDevice); //CPU equivalent totalCPU(hostInput,hostOutput,numElements); dispRes(hostOutput,numElements); printf("Calling CUDA kernel...\n"); dim3 DimGrid((numElements-1)/BLOCK_SIZE+1,1,1); dim3 DimBlock(BLOCK_SIZE,1,1); listScanKernel<<<DimGrid,DimBlock>>>(deviceInput,deviceOutput,numElements); loadSumArrayKernel<<<DimGrid,DimBlock>>>(deviceOutput,deviceSumArray,numElements); listScanKernel<<<DimGrid,DimBlock>>>(deviceSumArray,deviceSumArrayOutput,numElements); listScanSumKernel<<<DimGrid,DimBlock>>>(deviceSumArrayOutput,deviceOutput,numElements); //cuda memory copy from device to host cudaMemcpy(hostOutput,deviceOutput,numElements*sizeof(float),cudaMemcpyDeviceToHost); dispRes(hostOutput,numElements); storeResult(argv[2],hostOutput,numElements); free(hostInput); free(hostOutput); cudaFree(deviceInput); cudaFree(deviceOutput); return 0; }
.file "tmpxft_0030bc17_00000000-6_kernel.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2034: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2034: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "\n*****CPU calculation******\n" .text .globl _Z8totalCPUPfS_i .type _Z8totalCPUPfS_i, @function _Z8totalCPUPfS_i: .LFB2027: .cfi_startproc endbr64 movss (%rdi), %xmm0 xorl %eax, %eax movss %xmm0, (%rsi) .L3: incq %rax cmpl %eax, %edx jle .L6 movss -4(%rsi,%rax,4), %xmm0 addss (%rdi,%rax,4), %xmm0 movss %xmm0, (%rsi,%rax,4) jmp .L3 .L6: leaq .LC0(%rip), %rsi movl $2, %edi xorl %eax, %eax jmp __printf_chk@PLT .cfi_endproc .LFE2027: .size _Z8totalCPUPfS_i, .-_Z8totalCPUPfS_i .section .rodata.str1.1 .LC1: .string "r" .LC2: .string "\nNo file found!" .LC3: .string "pause" .text .globl _Z9loadValuePciPfS0_ .type _Z9loadValuePciPfS0_, @function _Z9loadValuePciPfS0_: .LFB2028: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 movq %rdi, %r8 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movl %esi, %r12d pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movq %rdx, %rbx movq %rcx, %rdx movslq %esi, %rcx movq %rdx, %rdi leaq .LC1(%rip), %rsi subq $120, %rsp .cfi_def_cfa_offset 160 movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax rep stosb movq %r8, %rdi call fopen@PLT testq %rax, %rax je .L8 movq %rax, %rbp leaq 4(%rsp), %r13 jmp .L9 .L8: leaq .LC2(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT leaq .LC3(%rip), %rdi call system@PLT xorl %edi, %edi call exit@PLT .L9: movq %rbp, %rcx movl %r12d, %edx movl $100, %esi movq %r13, %rdi call __fgets_chk@PLT testq %rax, %rax je .L13 movq %r13, %rdi addq $4, %rbx call atof@PLT cvtsd2ss %xmm0, %xmm0 movss %xmm0, -4(%rbx) jmp .L9 .L13: movq %rbp, %rdi call fclose@PLT movq 104(%rsp), %rax subq %fs:40, %rax je .L11 call __stack_chk_fail@PLT .L11: addq $120, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2028: .size _Z9loadValuePciPfS0_, .-_Z9loadValuePciPfS0_ .section .rodata.str1.1 .LC4: .string "w" .LC5: .string "\nCannot create file!" .LC6: .string "%d\n" .LC7: .string "%.0f\n" .text .globl _Z11storeResultPcPfj .type _Z11storeResultPcPfj, @function _Z11storeResultPcPfj: .LFB2029: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %rsi, %r13 leaq .LC4(%rip), %rsi pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movl %edx, %ebp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 call fopen@PLT testq %rax, %rax jne .L15 leaq .LC5(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT leaq .LC3(%rip), %rdi call system@PLT xorl %edi, %edi call exit@PLT .L15: movq %rax, %rdi movq %rax, %rbx movl %ebp, %ecx movl $2, %esi leaq .LC6(%rip), %rdx xorl %eax, %eax xorl %r12d, %r12d call __fprintf_chk@PLT leaq .LC7(%rip), %r14 .L16: cmpq %rbp, %r12 je .L19 movq %r14, %rdx movl $2, %esi movq %rbx, %rdi movb $1, %al cvtss2sd 0(%r13,%r12,4), %xmm0 call __fprintf_chk@PLT incq %r12 jmp .L16 .L19: movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp fclose@PLT .cfi_endproc .LFE2029: .size _Z11storeResultPcPfj, .-_Z11storeResultPcPfj .section .rodata.str1.1 .LC8: .string "result = " .LC9: .string "%4.0f " .text .globl _Z7dispResPfi .type _Z7dispResPfi, @function _Z7dispResPfi: .LFB2030: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 xorl %eax, %eax leaq .LC9(%rip), %r13 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movq %rdi, %r12 movl $2, %edi pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movl %esi, %ebp leaq .LC8(%rip), %rsi pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 xorl %ebx, %ebx pushq %rdx .cfi_def_cfa_offset 48 call __printf_chk@PLT .L21: cmpl %ebx, %ebp jle .L24 movq %r13, %rsi movl $2, %edi movb $1, %al cvtss2sd (%r12,%rbx,4), %xmm0 call __printf_chk@PLT incq %rbx jmp .L21 .L24: popq %rax .cfi_def_cfa_offset 40 leaq .LC3(%rip), %rdi popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 jmp system@PLT .cfi_endproc .LFE2030: .size _Z7dispResPfi, .-_Z7dispResPfi .globl _Z37__device_stub__Z14listScanKernelPfS_iPfS_i .type _Z37__device_stub__Z14listScanKernelPfS_iPfS_i, @function _Z37__device_stub__Z14listScanKernelPfS_iPfS_i: .LFB2056: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movl %edx, 12(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 12(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L25 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z14listScanKernelPfS_i(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L25: movq 120(%rsp), %rax subq %fs:40, %rax je .L27 call __stack_chk_fail@PLT .L27: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2056: .size _Z37__device_stub__Z14listScanKernelPfS_iPfS_i, .-_Z37__device_stub__Z14listScanKernelPfS_iPfS_i .globl _Z14listScanKernelPfS_i .type _Z14listScanKernelPfS_i, @function _Z14listScanKernelPfS_i: .LFB2057: .cfi_startproc endbr64 jmp _Z37__device_stub__Z14listScanKernelPfS_iPfS_i .cfi_endproc .LFE2057: .size _Z14listScanKernelPfS_i, .-_Z14listScanKernelPfS_i .globl _Z41__device_stub__Z18loadSumArrayKernelPfS_iPfS_i .type _Z41__device_stub__Z18loadSumArrayKernelPfS_iPfS_i, @function _Z41__device_stub__Z18loadSumArrayKernelPfS_iPfS_i: .LFB2058: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movl %edx, 12(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 12(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L30 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z18loadSumArrayKernelPfS_i(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L30: movq 120(%rsp), %rax subq %fs:40, %rax je .L32 call __stack_chk_fail@PLT .L32: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2058: .size _Z41__device_stub__Z18loadSumArrayKernelPfS_iPfS_i, .-_Z41__device_stub__Z18loadSumArrayKernelPfS_iPfS_i .globl _Z18loadSumArrayKernelPfS_i .type _Z18loadSumArrayKernelPfS_i, @function _Z18loadSumArrayKernelPfS_i: .LFB2059: .cfi_startproc endbr64 jmp _Z41__device_stub__Z18loadSumArrayKernelPfS_iPfS_i .cfi_endproc .LFE2059: .size _Z18loadSumArrayKernelPfS_i, .-_Z18loadSumArrayKernelPfS_i .globl _Z40__device_stub__Z17listScanSumKernelPfS_iPfS_i .type _Z40__device_stub__Z17listScanSumKernelPfS_iPfS_i, @function _Z40__device_stub__Z17listScanSumKernelPfS_iPfS_i: .LFB2060: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movl %edx, 12(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 12(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L35 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z17listScanSumKernelPfS_i(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L35: movq 120(%rsp), %rax subq %fs:40, %rax je .L37 call __stack_chk_fail@PLT .L37: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2060: .size _Z40__device_stub__Z17listScanSumKernelPfS_iPfS_i, .-_Z40__device_stub__Z17listScanSumKernelPfS_iPfS_i .globl _Z17listScanSumKernelPfS_i .type _Z17listScanSumKernelPfS_i, @function _Z17listScanSumKernelPfS_i: .LFB2061: .cfi_startproc endbr64 jmp _Z40__device_stub__Z17listScanSumKernelPfS_iPfS_i .cfi_endproc .LFE2061: .size _Z17listScanSumKernelPfS_i, .-_Z17listScanSumKernelPfS_i .section .rodata.str1.1 .LC10: .string "Loading values to the array...\n" .LC11: .string "Calling CUDA kernel...\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2031: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rsi, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 subq $64, %rsp .cfi_def_cfa_offset 112 movq 24(%rsi), %rdi movq %fs:40, %rax movq %rax, 56(%rsp) xorl %eax, %eax call atoi@PLT movslq %eax, %rbp movq %rbp, %rbx salq $2, %rbp movq %rbp, %rdi call malloc@PLT movq %rbp, %rdi movq %rax, %r13 call malloc@PLT movq %rsp, %rdi movq %rbp, %rsi movq %rax, %r12 call cudaMalloc@PLT leaq 24(%rsp), %rdi movq %rbp, %rsi call cudaMalloc@PLT leaq 8(%rsp), %rdi movq %rbp, %rsi call cudaMalloc@PLT leaq 16(%rsp), %rdi movq %rbp, %rsi call cudaMalloc@PLT leaq .LC10(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT movq 8(%r14), %rdi movq %r12, %rcx movq %r13, %rdx movl %ebx, %esi call _Z9loadValuePciPfS0_ movq (%rsp), %rdi movq %rbp, %rdx movq %r13, %rsi movl $1, %ecx call cudaMemcpy@PLT movl %ebx, %edx movq %r12, %rsi movq %r13, %rdi call _Z8totalCPUPfS_i movl %ebx, %esi movq %r12, %rdi call _Z7dispResPfi leaq .LC11(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT leal -1(%rbx), %eax movl $1024, %ecx xorl %r9d, %r9d cltd xorl %r8d, %r8d movl $1, 52(%rsp) idivl %ecx movl $4194305, %edx movl $1, %ecx salq $10, %rdx movq %rdx, 44(%rsp) incl %eax movl %eax, 32(%rsp) movabsq $4294967297, %rax movq %rax, 36(%rsp) movq 32(%rsp), %rdi movl 40(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L41 movq 24(%rsp), %rsi movq (%rsp), %rdi movl %ebx, %edx call _Z37__device_stub__Z14listScanKernelPfS_iPfS_i .L41: movl 52(%rsp), %ecx movq 44(%rsp), %rdx xorl %r9d, %r9d xorl %r8d, %r8d movq 32(%rsp), %rdi movl 40(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L42 movq 8(%rsp), %rsi movq 24(%rsp), %rdi movl %ebx, %edx call _Z41__device_stub__Z18loadSumArrayKernelPfS_iPfS_i .L42: movl 52(%rsp), %ecx movq 44(%rsp), %rdx xorl %r9d, %r9d xorl %r8d, %r8d movq 32(%rsp), %rdi movl 40(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L43 movq 16(%rsp), %rsi movq 8(%rsp), %rdi movl %ebx, %edx call _Z37__device_stub__Z14listScanKernelPfS_iPfS_i .L43: movl 52(%rsp), %ecx movq 44(%rsp), %rdx xorl %r9d, %r9d xorl %r8d, %r8d movq 32(%rsp), %rdi movl 40(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L44 movq 24(%rsp), %rsi movq 16(%rsp), %rdi movl %ebx, %edx call _Z40__device_stub__Z17listScanSumKernelPfS_iPfS_i .L44: movq 24(%rsp), %rsi movl $2, %ecx movq %rbp, %rdx movq %r12, %rdi call cudaMemcpy@PLT movl %ebx, %esi movq %r12, %rdi call _Z7dispResPfi movq 16(%r14), %rdi movl %ebx, %edx movq %r12, %rsi call _Z11storeResultPcPfj movq %r13, %rdi call free@PLT movq %r12, %rdi call free@PLT movq (%rsp), %rdi call cudaFree@PLT movq 24(%rsp), %rdi call cudaFree@PLT movq 56(%rsp), %rax subq %fs:40, %rax je .L45 call __stack_chk_fail@PLT .L45: addq $64, %rsp .cfi_def_cfa_offset 48 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2031: .size main, .-main .section .rodata.str1.1 .LC12: .string "_Z17listScanSumKernelPfS_i" .LC13: .string "_Z18loadSumArrayKernelPfS_i" .LC14: .string "_Z14listScanKernelPfS_i" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2063: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC12(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z17listScanSumKernelPfS_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC13(%rip), %rdx orl $-1, %r8d leaq _Z18loadSumArrayKernelPfS_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC14(%rip), %rdx orl $-1, %r8d leaq _Z14listScanKernelPfS_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2063: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z17listScanSumKernelPfS_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000e280000002100 */ /*0020*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x000e240000002500 */ /*0030*/ IMAD R4, R3, c[0x0][0x0], R4 ; /* 0x0000000003047a24 */ /* 0x001fca00078e0204 */ /*0040*/ ISETP.GE.U32.AND P0, PT, R4, c[0x0][0x170], PT ; /* 0x00005c0004007a0c */ /* 0x000fc80003f06070 */ /*0050*/ ISETP.EQ.OR P0, PT, R3, RZ, P0 ; /* 0x000000ff0300720c */ /* 0x000fda0000702670 */ /*0060*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0070*/ IADD3 R2, R3, -0x1, RZ ; /* 0xffffffff03027810 */ /* 0x000fe20007ffe0ff */ /*0080*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0090*/ MOV R5, 0x4 ; /* 0x0000000400057802 */ /* 0x000fca0000000f00 */ /*00a0*/ IMAD.WIDE.U32 R2, R2, R5, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fc800078e0005 */ /*00b0*/ IMAD.WIDE.U32 R4, R4, R5, c[0x0][0x168] ; /* 0x00005a0004047625 */ /* 0x000fe400078e0005 */ /*00c0*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea8000c1e1900 */ /*00d0*/ LDG.E R0, [R4.64] ; /* 0x0000000404007981 */ /* 0x000ea4000c1e1900 */ /*00e0*/ FADD R7, R0, R3 ; /* 0x0000000300077221 */ /* 0x004fca0000000000 */ /*00f0*/ STG.E [R4.64], R7 ; /* 0x0000000704007986 */ /* 0x000fe8000c101904 */ /*0100*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0110*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0120*/ BRA 0x120; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z18loadSumArrayKernelPfS_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R4, SR_CTAID.X ; /* 0x0000000000047919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0030*/ IMAD R0, R4, c[0x0][0x0], R3 ; /* 0x0000000004007a24 */ /* 0x001fca00078e0203 */ /*0040*/ ISETP.GE.U32.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fda0003f06070 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff057624 */ /* 0x000fe200078e00ff */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0080*/ IMAD.MOV.U32 R7, RZ, RZ, 0x4 ; /* 0x00000004ff077424 */ /* 0x000fc600078e00ff */ /*0090*/ IADD3 R0, R5, -0x1, RZ ; /* 0xffffffff05007810 */ /* 0x000fc80007ffe0ff */ /*00a0*/ SHF.R.S32.HI R3, RZ, 0x1f, R0 ; /* 0x0000001fff037819 */ /* 0x000fc80000011400 */ /*00b0*/ LEA.HI R3, R3, R0, RZ, 0xa ; /* 0x0000000003037211 */ /* 0x000fc800078f50ff */ /*00c0*/ SHF.R.S32.HI R3, RZ, 0xa, R3 ; /* 0x0000000aff037819 */ /* 0x000fc80000011403 */ /*00d0*/ ISETP.NE.AND P0, PT, R4.reuse, R3, PT ; /* 0x000000030400720c */ /* 0x040fe20003f05270 */ /*00e0*/ IMAD.WIDE.U32 R2, R4, R7, c[0x0][0x168] ; /* 0x00005a0004027625 */ /* 0x000fd800078e0007 */ /*00f0*/ @!P0 BRA 0x170 ; /* 0x0000007000008947 */ /* 0x000fea0003800000 */ /*0100*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x0] ; /* 0x00000000ff057624 */ /* 0x000fc800078e00ff */ /*0110*/ IMAD R0, R4, R5, c[0x0][0x0] ; /* 0x0000000004007624 */ /* 0x000fca00078e0205 */ /*0120*/ IADD3 R0, R0, -0x1, RZ ; /* 0xffffffff00007810 */ /* 0x000fca0007ffe0ff */ /*0130*/ IMAD.WIDE.U32 R4, R0, R7, c[0x0][0x160] ; /* 0x0000580000047625 */ /* 0x000fcc00078e0007 */ /*0140*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea8000c1e1900 */ /*0150*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x004fe2000c101904 */ /*0160*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0170*/ SHF.R.S32.HI R0, RZ, 0x1f, R5 ; /* 0x0000001fff007819 */ /* 0x000fc80000011405 */ /*0180*/ LEA.HI R0, R0, c[0x0][0x170], RZ, 0xa ; /* 0x00005c0000007a11 */ /* 0x000fc800078f50ff */ /*0190*/ LOP3.LUT R0, R0, 0xfffffc00, RZ, 0xc0, !PT ; /* 0xfffffc0000007812 */ /* 0x000fc800078ec0ff */ /*01a0*/ IADD3 R0, -R0, c[0x0][0x170], RZ ; /* 0x00005c0000007a10 */ /* 0x000fca0007ffe1ff */ /*01b0*/ IMAD R0, R4, c[0x0][0x0], R0 ; /* 0x0000000004007a24 */ /* 0x000fca00078e0200 */ /*01c0*/ IADD3 R0, R0, -0x1, RZ ; /* 0xffffffff00007810 */ /* 0x000fca0007ffe0ff */ /*01d0*/ IMAD.WIDE.U32 R4, R0, R7, c[0x0][0x160] ; /* 0x0000580000047625 */ /* 0x000fcc00078e0007 */ /*01e0*/ LDG.E R5, [R4.64] ; /* 0x0000000404057981 */ /* 0x000ea8000c1e1900 */ /*01f0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x004fe2000c101904 */ /*0200*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0210*/ BRA 0x210; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0220*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0230*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0240*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0280*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0290*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z14listScanKernelPfS_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x000e220000002500 */ /*0020*/ CS2R R10, SRZ ; /* 0x00000000000a7805 */ /* 0x000fe2000001ff00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe40000000a00 */ /*0040*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*0050*/ IMAD R2, R3, c[0x0][0x0], R0 ; /* 0x0000000003027a24 */ /* 0x001fe400078e0200 */ /*0060*/ IMAD.MOV.U32 R3, RZ, RZ, 0x4 ; /* 0x00000004ff037424 */ /* 0x000fc600078e00ff */ /*0070*/ IADD3 R8, R2.reuse, c[0x0][0x0], RZ ; /* 0x0000000002087a10 */ /* 0x040fe40007ffe0ff */ /*0080*/ ISETP.GE.U32.AND P0, PT, R2, c[0x0][0x170], PT ; /* 0x00005c0002007a0c */ /* 0x000fe40003f06070 */ /*0090*/ ISETP.GE.U32.AND P1, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fd60003f26070 */ /*00a0*/ @!P0 IMAD.WIDE.U32 R6, R2, R3, c[0x0][0x160] ; /* 0x0000580002068625 */ /* 0x000fc800078e0003 */ /*00b0*/ @!P1 IMAD.WIDE.U32 R8, R8, R3, c[0x0][0x160] ; /* 0x0000580008089625 */ /* 0x000fe200078e0003 */ /*00c0*/ @!P0 LDG.E R11, [R6.64] ; /* 0x00000004060b8981 */ /* 0x0000a8000c1e1900 */ /*00d0*/ @!P1 LDG.E R10, [R8.64] ; /* 0x00000004080a9981 */ /* 0x0002e2000c1e1900 */ /*00e0*/ IMAD.SHL.U32 R5, R0.reuse, 0x2, RZ ; /* 0x0000000200057824 */ /* 0x040fe400078e00ff */ /*00f0*/ IMAD.SHL.U32 R4, R0, 0x4, RZ ; /* 0x0000000400047824 */ /* 0x000fc600078e00ff */ /*0100*/ ISETP.GT.AND P1, PT, R5, 0x7fe, PT ; /* 0x000007fe0500780c */ /* 0x000fe20003f24270 */ /*0110*/ IMAD R13, R3, c[0x0][0x0], R4 ; /* 0x00000000030d7a24 */ /* 0x000fe200078e0204 */ /*0120*/ IADD3 R12, R4, 0x3, RZ ; /* 0x00000003040c7810 */ /* 0x000fe20007ffe0ff */ /*0130*/ IMAD.SHL.U32 R7, R0, 0x8, RZ ; /* 0x0000000800077824 */ /* 0x001fe200078e00ff */ /*0140*/ IADD3 R6, R5, 0x2, RZ ; /* 0x0000000205067810 */ /* 0x000fe40007ffe0ff */ /*0150*/ ISETP.GT.AND P2, PT, R12, 0x7ff, PT ; /* 0x000007ff0c00780c */ /* 0x000fe40003f44270 */ /*0160*/ IADD3 R9, R7.reuse, 0x7, RZ ; /* 0x0000000707097810 */ /* 0x042fe40007ffe0ff */ /*0170*/ IADD3 R7, R7, 0xb, RZ ; /* 0x0000000b07077810 */ /* 0x000fc40007ffe0ff */ /*0180*/ IADD3 R4, R4, 0x5, RZ ; /* 0x0000000504047810 */ /* 0x000fe20007ffe0ff */ /*0190*/ STS [R0.X4], R11 ; /* 0x0000000b00007388 */ /* 0x004fe80000004800 */ /*01a0*/ STS [R13], R10 ; /* 0x0000000a0d007388 */ /* 0x008fe80000000800 */ /*01b0*/ @!P1 LDS.64 R14, [R0.X8] ; /* 0x00000000000e9984 */ /* 0x000e240000008a00 */ /*01c0*/ @!P1 FADD R15, R14, R15 ; /* 0x0000000f0e0f9221 */ /* 0x001fca0000000000 */ /*01d0*/ @!P1 STS [R0.X8+0x4], R15 ; /* 0x0000040f00009388 */ /* 0x000fe80000008800 */ /*01e0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*01f0*/ ISETP.GT.AND P1, PT, R9, 0x7ff, PT ; /* 0x000007ff0900780c */ /* 0x000fca0003f24270 */ /*0200*/ @!P2 LDS R8, [R6.X8+-0xc] ; /* 0xfffff4000608a984 */ /* 0x000fe80000008800 */ /*0210*/ @!P2 LDS R17, [R6.X8+-0x4] ; /* 0xfffffc000611a984 */ /* 0x000e240000008800 */ /*0220*/ @!P2 FADD R11, R8, R17 ; /* 0x00000011080ba221 */ /* 0x001fe20000000000 */ /*0230*/ IMAD.SHL.U32 R8, R6, 0x8, RZ ; /* 0x0000000806087824 */ /* 0x000fc800078e00ff */ /*0240*/ @!P2 STS [R6.X8+-0x4], R11 ; /* 0xfffffc0b0600a388 */ /* 0x000fe20000008800 */ /*0250*/ IADD3 R15, R8, -0x1, RZ ; /* 0xffffffff080f7810 */ /* 0x000fc60007ffe0ff */ /*0260*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0270*/ ISETP.GT.AND P2, PT, R15, 0x7ff, PT ; /* 0x000007ff0f00780c */ /* 0x000fe20003f44270 */ /*0280*/ IMAD.IADD R12, R8.reuse, 0x1, R15 ; /* 0x00000001080c7824 */ /* 0x040fe200078e020f */ /*0290*/ IADD3 R8, R8, 0x7, RZ ; /* 0x0000000708087810 */ /* 0x000fc60007ffe0ff */ /*02a0*/ @!P1 LDS R9, [R6.X16+-0x14] ; /* 0xffffec0006099984 */ /* 0x000fe8000000c800 */ /*02b0*/ @!P1 LDS R10, [R6.X16+-0x4] ; /* 0xfffffc00060a9984 */ /* 0x000e24000000c800 */ /*02c0*/ @!P1 FADD R13, R9, R10 ; /* 0x0000000a090d9221 */ /* 0x001fe20000000000 */ /*02d0*/ SHF.L.U32 R9, R6, 0x5, RZ ; /* 0x0000000506097819 */ /* 0x000fc800000006ff */ /*02e0*/ @!P1 STS [R6.X16+-0x4], R13 ; /* 0xfffffc0d06009388 */ /* 0x000fe8000000c800 */ /*02f0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0300*/ ISETP.GT.AND P1, PT, R12, 0x7ff, PT ; /* 0x000007ff0c00780c */ /* 0x000fca0003f24270 */ /*0310*/ @!P2 LDS R10, [R9+-0x24] ; /* 0xffffdc00090aa984 */ /* 0x000fe80000000800 */ /*0320*/ @!P2 LDS R11, [R9+-0x4] ; /* 0xfffffc00090ba984 */ /* 0x000e240000000800 */ /*0330*/ @!P2 FADD R14, R10, R11 ; /* 0x0000000b0a0ea221 */ /* 0x001fe20000000000 */ /*0340*/ IMAD.SHL.U32 R10, R6.reuse, 0x40, RZ ; /* 0x00000040060a7824 */ /* 0x040fe400078e00ff */ /*0350*/ IMAD.SHL.U32 R11, R6.reuse, 0x10, RZ ; /* 0x00000010060b7824 */ /* 0x040fe400078e00ff */ /*0360*/ @!P2 STS [R9+-0x4], R14 ; /* 0xfffffc0e0900a388 */ /* 0x000fe40000000800 */ /*0370*/ IMAD.IADD R18, R11.reuse, 0x1, R12 ; /* 0x000000010b127824 */ /* 0x040fe200078e020c */ /*0380*/ SHF.L.U32 R12, R6, 0x7, RZ ; /* 0x00000007060c7819 */ /* 0x000fe200000006ff */ /*0390*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*03a0*/ IADD3 R11, R11, 0xf, RZ ; /* 0x0000000f0b0b7810 */ /* 0x000fc40007ffe0ff */ /*03b0*/ ISETP.GT.AND P2, PT, R18, 0x7ff, PT ; /* 0x000007ff1200780c */ /* 0x000fe20003f44270 */ /*03c0*/ IMAD.IADD R18, R9, 0x1, R18 ; /* 0x0000000109127824 */ /* 0x000fe400078e0212 */ /*03d0*/ @!P1 LDS R15, [R10+-0x44] ; /* 0xffffbc000a0f9984 */ /* 0x000fe80000000800 */ /*03e0*/ @!P1 LDS R16, [R10+-0x4] ; /* 0xfffffc000a109984 */ /* 0x000e240000000800 */ /*03f0*/ @!P1 FADD R15, R15, R16 ; /* 0x000000100f0f9221 */ /* 0x001fe20000000000 */ /*0400*/ IADD3 R16, R12, -0x1, RZ ; /* 0xffffffff0c107810 */ /* 0x000fc80007ffe0ff */ /*0410*/ @!P1 STS [R10+-0x4], R15 ; /* 0xfffffc0f0a009388 */ /* 0x000fe80000000800 */ /*0420*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0430*/ ISETP.GT.AND P1, PT, R18, 0x7ff, PT ; /* 0x000007ff1200780c */ /* 0x000fca0003f24270 */ /*0440*/ @!P2 LDS R13, [R12+-0x84] ; /* 0xffff7c000c0da984 */ /* 0x000fe80000000800 */ /*0450*/ @!P2 LDS R14, [R12+-0x4] ; /* 0xfffffc000c0ea984 */ /* 0x000e240000000800 */ /*0460*/ @!P2 FADD R17, R13, R14 ; /* 0x0000000e0d11a221 */ /* 0x001fe20000000000 */ /*0470*/ IMAD.SHL.U32 R13, R6, 0x100, RZ ; /* 0x00000100060d7824 */ /* 0x000fc800078e00ff */ /*0480*/ @!P2 STS [R12+-0x4], R17 ; /* 0xfffffc110c00a388 */ /* 0x0001e80000000800 */ /*0490*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*04a0*/ ISETP.GT.AND P2, PT, R16, 0x7ff, PT ; /* 0x000007ff1000780c */ /* 0x000fe40003f44270 */ /*04b0*/ IADD3 R17, R13, -0x1, RZ ; /* 0xffffffff0d117810 */ /* 0x001fc60007ffe0ff */ /*04c0*/ @!P1 LDS R14, [R13+-0x104] ; /* 0xfffefc000d0e9984 */ /* 0x000fe80000000800 */ /*04d0*/ @!P1 LDS R15, [R13+-0x4] ; /* 0xfffffc000d0f9984 */ /* 0x000e240000000800 */ /*04e0*/ @!P1 FADD R16, R14, R15 ; /* 0x0000000f0e109221 */ /* 0x001fe20000000000 */ /*04f0*/ IMAD.SHL.U32 R14, R6, 0x200, RZ ; /* 0x00000200060e7824 */ /* 0x000fc800078e00ff */ /*0500*/ @!P1 STS [R13+-0x4], R16 ; /* 0xfffffc100d009388 */ /* 0x0001e80000000800 */ /*0510*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0520*/ ISETP.GT.AND P1, PT, R17, 0x7ff, PT ; /* 0x000007ff1100780c */ /* 0x000fe40003f24270 */ /*0530*/ IADD3 R16, R14, -0x1, RZ ; /* 0xffffffff0e107810 */ /* 0x001fc60007ffe0ff */ /*0540*/ @!P2 LDS R15, [R14+-0x204] ; /* 0xfffdfc000e0fa984 */ /* 0x000fe80000000800 */ /*0550*/ @!P2 LDS R18, [R14+-0x4] ; /* 0xfffffc000e12a984 */ /* 0x000e240000000800 */ /*0560*/ @!P2 FADD R17, R15, R18 ; /* 0x000000120f11a221 */ /* 0x001fe20000000000 */ /*0570*/ SHF.L.U32 R15, R6, 0xa, RZ ; /* 0x0000000a060f7819 */ /* 0x000fc800000006ff */ /*0580*/ @!P2 STS [R14+-0x4], R17 ; /* 0xfffffc110e00a388 */ /* 0x0001e80000000800 */ /*0590*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*05a0*/ ISETP.GT.AND P2, PT, R16, 0x7ff, PT ; /* 0x000007ff1000780c */ /* 0x000fe20003f44270 */ /*05b0*/ IMAD.SHL.U32 R16, R6, 0x800, RZ ; /* 0x0000080006107824 */ /* 0x000fe200078e00ff */ /*05c0*/ IADD3 R17, R15, -0x1, RZ ; /* 0xffffffff0f117810 */ /* 0x001fc60007ffe0ff */ /*05d0*/ @!P1 LDS R18, [R15+-0x404] ; /* 0xfffbfc000f129984 */ /* 0x000fe80000000800 */ /*05e0*/ @!P1 LDS R19, [R15+-0x4] ; /* 0xfffffc000f139984 */ /* 0x000e240000000800 */ /*05f0*/ @!P1 FADD R18, R18, R19 ; /* 0x0000001312129221 */ /* 0x001fca0000000000 */ /*0600*/ @!P1 STS [R15+-0x4], R18 ; /* 0xfffffc120f009388 */ /* 0x000fe80000000800 */ /*0610*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0620*/ ISETP.GT.AND P1, PT, R17, 0x7ff, PT ; /* 0x000007ff1100780c */ /* 0x000fe40003f24270 */ /*0630*/ IADD3 R17, R14, 0x1ff, RZ ; /* 0x000001ff0e117810 */ /* 0x000fc60007ffe0ff */ /*0640*/ @!P2 LDS R19, [R16+-0x804] ; /* 0xfff7fc001013a984 */ /* 0x000fe80000000800 */ /*0650*/ @!P2 LDS R20, [R16+-0x4] ; /* 0xfffffc001014a984 */ /* 0x000e240000000800 */ /*0660*/ @!P2 FADD R19, R19, R20 ; /* 0x000000141313a221 */ /* 0x001fe20000000000 */ /*0670*/ IMAD.SHL.U32 R20, R5, 0x1000, RZ ; /* 0x0000100005147824 */ /* 0x000fc800078e00ff */ /*0680*/ @!P2 STS [R16+-0x4], R19 ; /* 0xfffffc131000a388 */ /* 0x0001e80000000800 */ /*0690*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*06a0*/ ISETP.GT.U32.AND P2, PT, R17, 0x7ff, PT ; /* 0x000007ff1100780c */ /* 0x000fe40003f44070 */ /*06b0*/ IADD3 R19, R13, 0xff, RZ ; /* 0x000000ff0d137810 */ /* 0x001fc60007ffe0ff */ /*06c0*/ @!P1 LDS R5, [R20+0x1ffc] ; /* 0x001ffc0014059984 */ /* 0x000fe80000000800 */ /*06d0*/ @!P1 LDS R18, [R20+0xffc] ; /* 0x000ffc0014129984 */ /* 0x000e240000000800 */ /*06e0*/ @!P1 FADD R5, R5, R18 ; /* 0x0000001205059221 */ /* 0x001fca0000000000 */ /*06f0*/ @!P1 STS [R20+0x1ffc], R5 ; /* 0x001ffc0514009388 */ /* 0x000fe80000000800 */ /*0700*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0710*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0720*/ ISETP.GT.U32.AND P1, PT, R19, 0x7ff, PT ; /* 0x000007ff1300780c */ /* 0x000fc40003f24070 */ /*0730*/ IADD3 R19, R12, 0x7f, RZ ; /* 0x0000007f0c137810 */ /* 0x000fc60007ffe0ff */ /*0740*/ @!P2 LDS R17, [R16+0x7fc] ; /* 0x0007fc001011a984 */ /* 0x000fe80000000800 */ /*0750*/ @!P2 LDS R18, [R16+-0x4] ; /* 0xfffffc001012a984 */ /* 0x000e240000000800 */ /*0760*/ @!P2 FADD R17, R17, R18 ; /* 0x000000121111a221 */ /* 0x001fca0000000000 */ /*0770*/ @!P2 STS [R16+0x7fc], R17 ; /* 0x0007fc111000a388 */ /* 0x0001e80000000800 */ /*0780*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0790*/ ISETP.GT.U32.AND P2, PT, R19, 0x7ff, PT ; /* 0x000007ff1300780c */ /* 0x000fe40003f44070 */ /*07a0*/ IADD3 R16, R10, 0x3f, RZ ; /* 0x0000003f0a107810 */ /* 0x001fc60007ffe0ff */ /*07b0*/ @!P1 LDS R18, [R15+0x3fc] ; /* 0x0003fc000f129984 */ /* 0x000fe80000000800 */ /*07c0*/ @!P1 LDS R5, [R15+-0x4] ; /* 0xfffffc000f059984 */ /* 0x000e240000000800 */ /*07d0*/ @!P1 FADD R18, R18, R5 ; /* 0x0000000512129221 */ /* 0x001fca0000000000 */ /*07e0*/ @!P1 STS [R15+0x3fc], R18 ; /* 0x0003fc120f009388 */ /* 0x0001e80000000800 */ /*07f0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0800*/ ISETP.GT.U32.AND P1, PT, R16, 0x7ff, PT ; /* 0x000007ff1000780c */ /* 0x000fe40003f24070 */ /*0810*/ IADD3 R15, R9, 0x1f, RZ ; /* 0x0000001f090f7810 */ /* 0x001fc60007ffe0ff */ /*0820*/ @!P2 LDS R5, [R14+0x1fc] ; /* 0x0001fc000e05a984 */ /* 0x000fe80000000800 */ /*0830*/ @!P2 LDS R20, [R14+-0x4] ; /* 0xfffffc000e14a984 */ /* 0x000e240000000800 */ /*0840*/ @!P2 FADD R5, R5, R20 ; /* 0x000000140505a221 */ /* 0x001fca0000000000 */ /*0850*/ @!P2 STS [R14+0x1fc], R5 ; /* 0x0001fc050e00a388 */ /* 0x000fe80000000800 */ /*0860*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0870*/ ISETP.GT.U32.AND P2, PT, R15, 0x7ff, PT ; /* 0x000007ff0f00780c */ /* 0x000fca0003f44070 */ /*0880*/ @!P1 LDS R16, [R13+0xfc] ; /* 0x0000fc000d109984 */ /* 0x000fe80000000800 */ /*0890*/ @!P1 LDS R17, [R13+-0x4] ; /* 0xfffffc000d119984 */ /* 0x000e240000000800 */ /*08a0*/ @!P1 FADD R16, R16, R17 ; /* 0x0000001110109221 */ /* 0x001fca0000000000 */ /*08b0*/ @!P1 STS [R13+0xfc], R16 ; /* 0x0000fc100d009388 */ /* 0x000fe80000000800 */ /*08c0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*08d0*/ ISETP.GT.U32.AND P1, PT, R11, 0x7ff, PT ; /* 0x000007ff0b00780c */ /* 0x000fca0003f24070 */ /*08e0*/ @!P2 LDS R15, [R12+0x7c] ; /* 0x00007c000c0fa984 */ /* 0x000fe80000000800 */ /*08f0*/ @!P2 LDS R18, [R12+-0x4] ; /* 0xfffffc000c12a984 */ /* 0x000e240000000800 */ /*0900*/ @!P2 FADD R15, R15, R18 ; /* 0x000000120f0fa221 */ /* 0x001fca0000000000 */ /*0910*/ @!P2 STS [R12+0x7c], R15 ; /* 0x00007c0f0c00a388 */ /* 0x000fe80000000800 */ /*0920*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0930*/ ISETP.GT.U32.AND P2, PT, R8, 0x7ff, PT ; /* 0x000007ff0800780c */ /* 0x000fca0003f44070 */ /*0940*/ @!P1 LDS R5, [R10+0x3c] ; /* 0x00003c000a059984 */ /* 0x000fe80000000800 */ /*0950*/ @!P1 LDS R14, [R10+-0x4] ; /* 0xfffffc000a0e9984 */ /* 0x000e240000000800 */ /*0960*/ @!P1 FADD R5, R5, R14 ; /* 0x0000000e05059221 */ /* 0x001fca0000000000 */ /*0970*/ @!P1 STS [R10+0x3c], R5 ; /* 0x00003c050a009388 */ /* 0x000fe80000000800 */ /*0980*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0990*/ ISETP.GT.U32.AND P1, PT, R7, 0x7ff, PT ; /* 0x000007ff0700780c */ /* 0x000fca0003f24070 */ /*09a0*/ @!P2 LDS R8, [R9+0x1c] ; /* 0x00001c000908a984 */ /* 0x000fe80000000800 */ /*09b0*/ @!P2 LDS R11, [R9+-0x4] ; /* 0xfffffc00090ba984 */ /* 0x000e240000000800 */ /*09c0*/ @!P2 FADD R8, R8, R11 ; /* 0x0000000b0808a221 */ /* 0x001fca0000000000 */ /*09d0*/ @!P2 STS [R9+0x1c], R8 ; /* 0x00001c080900a388 */ /* 0x000fe80000000800 */ /*09e0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*09f0*/ ISETP.GT.U32.AND P2, PT, R4, 0x7ff, PT ; /* 0x000007ff0400780c */ /* 0x000fca0003f44070 */ /*0a00*/ @!P1 LDS R7, [R6.X16+0xc] ; /* 0x00000c0006079984 */ /* 0x000fe8000000c800 */ /*0a10*/ @!P1 LDS R12, [R6.X16+-0x4] ; /* 0xfffffc00060c9984 */ /* 0x000e24000000c800 */ /*0a20*/ @!P1 FADD R7, R7, R12 ; /* 0x0000000c07079221 */ /* 0x001fca0000000000 */ /*0a30*/ @!P1 STS [R6.X16+0xc], R7 ; /* 0x00000c0706009388 */ /* 0x000fe8000000c800 */ /*0a40*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0a50*/ ISETP.GT.U32.AND P1, PT, R6, 0x7ff, PT ; /* 0x000007ff0600780c */ /* 0x000fca0003f24070 */ /*0a60*/ @!P2 LDS R4, [R6.X8+0x4] ; /* 0x000004000604a984 */ /* 0x000fe80000008800 */ /*0a70*/ @!P2 LDS R5, [R6.X8+-0x4] ; /* 0xfffffc000605a984 */ /* 0x000e240000008800 */ /*0a80*/ @!P2 FADD R5, R4, R5 ; /* 0x000000050405a221 */ /* 0x001fca0000000000 */ /*0a90*/ @!P2 STS [R6.X8+0x4], R5 ; /* 0x000004050600a388 */ /* 0x000fe80000008800 */ /*0aa0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0ab0*/ @!P1 LDS R4, [R0.X8+0x8] ; /* 0x0000080000049984 */ /* 0x000fe80000008800 */ /*0ac0*/ @!P1 LDS R9, [R0.X8+0x4] ; /* 0x0000040000099984 */ /* 0x000e240000008800 */ /*0ad0*/ @!P1 FADD R9, R4, R9 ; /* 0x0000000904099221 */ /* 0x001fca0000000000 */ /*0ae0*/ @!P1 STS [R0.X8+0x8], R9 ; /* 0x0000080900009388 */ /* 0x0001e80000008800 */ /*0af0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0b00*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0b10*/ LDS R5, [R0.X4] ; /* 0x0000000000057984 */ /* 0x001e220000004800 */ /*0b20*/ IMAD.WIDE.U32 R2, R2, R3, c[0x0][0x168] ; /* 0x00005a0002027625 */ /* 0x000fca00078e0003 */ /*0b30*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*0b40*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0b50*/ BRA 0xb50; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0b60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ba0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0bb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0bc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0bd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0be0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0bf0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <stdio.h> #include<stdlib.h> #include<string.h> #include "hip/hip_runtime.h" #define BLOCK_SIZE 1024 #define SECTION_SIZE 2*BLOCK_SIZE __global__ void listScanKernel(float * input, float * output, int len) { __shared__ float list[SECTION_SIZE]; unsigned int t = threadIdx.x; unsigned int start = blockIdx.x*blockDim.x; list[t] = ((t+start) < len ) ? input[t+start]:0.0f; list[t+blockDim.x] = ((start+t+blockDim.x) < len) ? input[start+t+blockDim.x]:0.0f; for(unsigned int stride =1;stride<= BLOCK_SIZE; stride*=2) { int index = (t+1)*stride*2-1; if(index<SECTION_SIZE) list[index]+=list[index-stride]; __syncthreads(); } for(unsigned int stride = BLOCK_SIZE/2;stride>0;stride/=2) { __syncthreads(); int index = (t+1)*stride*2-1; if(index+stride < SECTION_SIZE ) list[index+stride]+=list[index]; } __syncthreads(); if(t+start < len) output[t+start] = list[t]; } __global__ void loadSumArrayKernel(float *input, float *sumArray, int len) { unsigned int t = threadIdx.x; unsigned int start = blockIdx.x*blockDim.x; unsigned int lastBlockId = (len-1)/BLOCK_SIZE; unsigned int lastThreadIdx = (len%BLOCK_SIZE-1); if(t+start<len) { if(blockIdx.x == lastBlockId) sumArray[blockIdx.x] = input[lastThreadIdx+start]; else sumArray[blockIdx.x] = input[start+blockDim.x-1]; } } __global__ void listScanSumKernel(float *input, float *output,int len) { __shared__ float sumArray[SECTION_SIZE]; unsigned int t = threadIdx.x; unsigned int start = blockIdx.x*blockDim.x; if(t+start<len && blockIdx.x>0) { output[t+start]+=input[blockIdx.x-1]; __syncthreads(); } } void totalCPU(float * input, float * output, int len) { int i=0; output[0]=input[0]; for(i=1;i<len;i++) output[i] = output[i-1]+input[i]; printf("\n*****CPU calculation******\n"); } void loadValue(char *FileInput,int len,float *a,float *b) { FILE *file; int i=0; char buff[100]; memset(b,0,len); file = fopen(FileInput,"r"); if(!file) { printf("\nNo file found!"); system("pause"); exit(0); } while(fgets(buff,len,file)) { a[i] = atof(buff); i++; } fclose(file); } void storeResult(char *fileOutput,float *arr,unsigned int len) { FILE *file; int count=0; file = fopen(fileOutput,"w"); if(!file) { printf("\nCannot create file!"); system("pause"); exit(0); } fprintf(file,"%d\n",len); for(count =0 ;count<len;count++) { fprintf(file,"%.0f\n",arr[count]); } fclose(file); } void dispRes(float *arr,int len) { int i=0; printf("result = "); for(i=0;i<len;i++) printf("%4.0f ",arr[i]); system("pause"); } int main(int argc,char*argv[]) { float * hostInput; // The input 1D list float * hostOutput; // The output list float * deviceInput; float *deviceSumArray; float *deviceSumArrayOutput; float * deviceOutput; int numElements = (int) (atoi)(argv[3]); // number of elements in the input list hostInput = (float*)malloc(numElements*sizeof(float)); hostOutput = (float*)malloc(numElements*sizeof(float)); //cuda memory allocation on the device hipMalloc((void**)&deviceInput,numElements*sizeof(float)); hipMalloc((void**)&deviceOutput,numElements*sizeof(float)); hipMalloc((void**)&deviceSumArray,numElements*sizeof(float)); hipMalloc((void**)&deviceSumArrayOutput,numElements*sizeof(float)); printf("Loading values to the array...\n"); loadValue(argv[1],numElements,hostInput,hostOutput); //cuda memory copy from host to device hipMemcpy(deviceInput,hostInput,numElements*sizeof(float),hipMemcpyHostToDevice); //CPU equivalent totalCPU(hostInput,hostOutput,numElements); dispRes(hostOutput,numElements); printf("Calling CUDA kernel...\n"); dim3 DimGrid((numElements-1)/BLOCK_SIZE+1,1,1); dim3 DimBlock(BLOCK_SIZE,1,1); listScanKernel<<<DimGrid,DimBlock>>>(deviceInput,deviceOutput,numElements); loadSumArrayKernel<<<DimGrid,DimBlock>>>(deviceOutput,deviceSumArray,numElements); listScanKernel<<<DimGrid,DimBlock>>>(deviceSumArray,deviceSumArrayOutput,numElements); listScanSumKernel<<<DimGrid,DimBlock>>>(deviceSumArrayOutput,deviceOutput,numElements); //cuda memory copy from device to host hipMemcpy(hostOutput,deviceOutput,numElements*sizeof(float),hipMemcpyDeviceToHost); dispRes(hostOutput,numElements); storeResult(argv[2],hostOutput,numElements); free(hostInput); free(hostOutput); hipFree(deviceInput); hipFree(deviceOutput); return 0; }
.text .file "kernel.hip" .globl _Z29__device_stub__listScanKernelPfS_i # -- Begin function _Z29__device_stub__listScanKernelPfS_i .type _Z29__device_stub__listScanKernelPfS_i,@function _Z29__device_stub__listScanKernelPfS_i: # @_Z29__device_stub__listScanKernelPfS_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 12(%rsp), %rsi movl %edx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z14listScanKernelPfS_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z29__device_stub__listScanKernelPfS_i, .Lfunc_end0-_Z29__device_stub__listScanKernelPfS_i .cfi_endproc # -- End function .globl _Z33__device_stub__loadSumArrayKernelPfS_i # -- Begin function _Z33__device_stub__loadSumArrayKernelPfS_i .type _Z33__device_stub__loadSumArrayKernelPfS_i,@function _Z33__device_stub__loadSumArrayKernelPfS_i: # @_Z33__device_stub__loadSumArrayKernelPfS_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 12(%rsp), %rsi movl %edx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z18loadSumArrayKernelPfS_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z33__device_stub__loadSumArrayKernelPfS_i, .Lfunc_end1-_Z33__device_stub__loadSumArrayKernelPfS_i .cfi_endproc # -- End function .globl _Z32__device_stub__listScanSumKernelPfS_i # -- Begin function _Z32__device_stub__listScanSumKernelPfS_i .type _Z32__device_stub__listScanSumKernelPfS_i,@function _Z32__device_stub__listScanSumKernelPfS_i: # @_Z32__device_stub__listScanSumKernelPfS_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 12(%rsp), %rsi movl %edx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z17listScanSumKernelPfS_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size _Z32__device_stub__listScanSumKernelPfS_i, .Lfunc_end2-_Z32__device_stub__listScanSumKernelPfS_i .cfi_endproc # -- End function .globl _Z8totalCPUPfS_i # -- Begin function _Z8totalCPUPfS_i .type _Z8totalCPUPfS_i,@function _Z8totalCPUPfS_i: # @_Z8totalCPUPfS_i .cfi_startproc # %bb.0: movss (%rdi), %xmm0 # xmm0 = mem[0],zero,zero,zero movss %xmm0, (%rsi) cmpl $2, %edx jl .LBB3_3 # %bb.1: # %.lr.ph.preheader movl %edx, %eax movss (%rsi), %xmm0 # xmm0 = mem[0],zero,zero,zero movl $1, %ecx .LBB3_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 addss (%rdi,%rcx,4), %xmm0 movss %xmm0, (%rsi,%rcx,4) incq %rcx cmpq %rcx, %rax jne .LBB3_2 .LBB3_3: # %._crit_edge movl $.Lstr, %edi jmp puts@PLT # TAILCALL .Lfunc_end3: .size _Z8totalCPUPfS_i, .Lfunc_end3-_Z8totalCPUPfS_i .cfi_endproc # -- End function .globl _Z9loadValuePciPfS0_ # -- Begin function _Z9loadValuePciPfS0_ .type _Z9loadValuePciPfS0_,@function _Z9loadValuePciPfS0_: # @_Z9loadValuePciPfS0_ .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $104, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rdx, %rbx movl %esi, %ebp movq %rdi, %r14 movslq %esi, %rdx movq %rcx, %rdi xorl %esi, %esi callq memset@PLT movl $.L.str.1, %esi movq %r14, %rdi callq fopen testq %rax, %rax je .LBB4_5 # %bb.1: # %.preheader movq %rax, %r14 movq %rsp, %rdi movl %ebp, %esi movq %rax, %rdx callq fgets testq %rax, %rax je .LBB4_4 # %bb.2: movq %rsp, %r15 .LBB4_3: # %.lr.ph # =>This Inner Loop Header: Depth=1 movq %r15, %rdi callq atof cvtsd2ss %xmm0, %xmm0 movss %xmm0, (%rbx) movq %r15, %rdi movl %ebp, %esi movq %r14, %rdx callq fgets addq $4, %rbx testq %rax, %rax jne .LBB4_3 .LBB4_4: # %._crit_edge movq %r14, %rdi callq fclose addq $104, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB4_5: .cfi_def_cfa_offset 144 movl $.L.str.2, %edi xorl %eax, %eax callq printf movl $.L.str.3, %edi callq system xorl %edi, %edi callq exit .Lfunc_end4: .size _Z9loadValuePciPfS0_, .Lfunc_end4-_Z9loadValuePciPfS0_ .cfi_endproc # -- End function .globl _Z11storeResultPcPfj # -- Begin function _Z11storeResultPcPfj .type _Z11storeResultPcPfj,@function _Z11storeResultPcPfj: # @_Z11storeResultPcPfj .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %edx, %ebp movq %rsi, %rbx movl $.L.str.4, %esi callq fopen testq %rax, %rax je .LBB5_5 # %bb.1: movq %rax, %r14 movl $.L.str.6, %esi movq %rax, %rdi movl %ebp, %edx xorl %eax, %eax callq fprintf testl %ebp, %ebp je .LBB5_4 # %bb.2: # %.lr.ph.preheader movl %ebp, %r15d xorl %r12d, %r12d .LBB5_3: # %.lr.ph # =>This Inner Loop Header: Depth=1 xorps %xmm0, %xmm0 cvtss2sd (%rbx,%r12,4), %xmm0 movl $.L.str.7, %esi movq %r14, %rdi movb $1, %al callq fprintf incq %r12 cmpq %r12, %r15 jne .LBB5_3 .LBB5_4: # %._crit_edge movq %r14, %rdi popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 jmp fclose # TAILCALL .LBB5_5: .cfi_def_cfa_offset 48 movl $.L.str.5, %edi xorl %eax, %eax callq printf movl $.L.str.3, %edi callq system xorl %edi, %edi callq exit .Lfunc_end5: .size _Z11storeResultPcPfj, .Lfunc_end5-_Z11storeResultPcPfj .cfi_endproc # -- End function .globl _Z7dispResPfi # -- Begin function _Z7dispResPfi .type _Z7dispResPfi,@function _Z7dispResPfi: # @_Z7dispResPfi .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %esi, %ebp movq %rdi, %rbx movl $.L.str.8, %edi xorl %eax, %eax callq printf testl %ebp, %ebp jle .LBB6_3 # %bb.1: # %.lr.ph.preheader movl %ebp, %r14d xorl %r15d, %r15d .LBB6_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 xorps %xmm0, %xmm0 cvtss2sd (%rbx,%r15,4), %xmm0 movl $.L.str.9, %edi movb $1, %al callq printf incq %r15 cmpq %r15, %r14 jne .LBB6_2 .LBB6_3: # %._crit_edge movl $.L.str.3, %edi addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 jmp system # TAILCALL .Lfunc_end6: .size _Z7dispResPfi, .Lfunc_end6-_Z7dispResPfi .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $40, %rsp .cfi_def_cfa_offset 96 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %rbp movq 24(%rsi), %rdi callq atoi movl %eax, %r14d movslq %eax, %rbx leaq (,%rbx,4), %r13 movq %r13, %rdi callq malloc movq %rax, %r15 movq %r13, %rdi callq malloc movq %rax, %r12 leaq 8(%rsp), %rdi movq %r13, %rsi callq hipMalloc movq %rsp, %rdi movq %r13, %rsi callq hipMalloc leaq 24(%rsp), %rdi movq %r13, %rsi callq hipMalloc leaq 16(%rsp), %rdi movq %r13, %rsi callq hipMalloc movl $.Lstr.1, %edi callq puts@PLT movq %rbp, 32(%rsp) # 8-byte Spill movq 8(%rbp), %rdi movl %ebx, %esi movq %r15, %rdx movq %r12, %rcx callq _Z9loadValuePciPfS0_ leaq 8(%rsp), %rax movq (%rax), %rdi movq %r15, %rsi movq %r13, %rdx movl $1, %ecx callq hipMemcpy movss (%r15), %xmm0 # xmm0 = mem[0],zero,zero,zero movss %xmm0, (%r12) cmpl $2, %ebx jl .LBB7_3 # %bb.1: # %.lr.ph.preheader.i movl %r14d, %eax movss (%r12), %xmm0 # xmm0 = mem[0],zero,zero,zero movl $1, %ecx .LBB7_2: # %.lr.ph.i # =>This Inner Loop Header: Depth=1 addss (%r15,%rcx,4), %xmm0 movss %xmm0, (%r12,%rcx,4) incq %rcx cmpq %rcx, %rax jne .LBB7_2 .LBB7_3: # %_Z8totalCPUPfS_i.exit movabsq $4294968320, %rbp # imm = 0x100000400 movl $.Lstr, %edi callq puts@PLT movq %r12, %rdi movl %r14d, %esi callq _Z7dispResPfi movl $.Lstr.2, %edi callq puts@PLT leal -1(%r14), %eax movl %r14d, %ecx addl $1022, %ecx # imm = 0x3FE testl %eax, %eax cmovnsl %eax, %ecx sarl $10, %ecx incl %ecx leaq (%rcx,%rbp), %rbx addq $-1024, %rbx # imm = 0xFC00 movq %rbx, %rdi movl $1, %esi movq %rbp, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB7_5 # %bb.4: movq 8(%rsp), %rdi movq (%rsp), %rsi movl %r14d, %edx callq _Z29__device_stub__listScanKernelPfS_i .LBB7_5: movq %rbx, %rdi movl $1, %esi movq %rbp, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB7_7 # %bb.6: movq (%rsp), %rdi movq 24(%rsp), %rsi movl %r14d, %edx callq _Z33__device_stub__loadSumArrayKernelPfS_i .LBB7_7: movq %rbx, %rdi movl $1, %esi movq %rbp, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB7_9 # %bb.8: movq 24(%rsp), %rdi movq 16(%rsp), %rsi movl %r14d, %edx callq _Z29__device_stub__listScanKernelPfS_i .LBB7_9: movq %rbx, %rdi movl $1, %esi movq %rbp, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB7_11 # %bb.10: movq 16(%rsp), %rdi movq (%rsp), %rsi movl %r14d, %edx callq _Z32__device_stub__listScanSumKernelPfS_i .LBB7_11: movq (%rsp), %rsi movq %r12, %rdi movq %r13, %rdx movl $2, %ecx callq hipMemcpy movq %r12, %rdi movl %r14d, %esi callq _Z7dispResPfi movq 32(%rsp), %rax # 8-byte Reload movq 16(%rax), %rdi movq %r12, %rsi movl %r14d, %edx callq _Z11storeResultPcPfj movq %r15, %rdi callq free movq %r12, %rdi callq free movq 8(%rsp), %rdi callq hipFree movq (%rsp), %rdi callq hipFree xorl %eax, %eax addq $40, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end7: .size main, .Lfunc_end7-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB8_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB8_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z14listScanKernelPfS_i, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z18loadSumArrayKernelPfS_i, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z17listScanSumKernelPfS_i, %esi movl $.L__unnamed_3, %edx movl $.L__unnamed_3, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end8: .size __hip_module_ctor, .Lfunc_end8-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB9_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB9_2: retq .Lfunc_end9: .size __hip_module_dtor, .Lfunc_end9-__hip_module_dtor .cfi_endproc # -- End function .type _Z14listScanKernelPfS_i,@object # @_Z14listScanKernelPfS_i .section .rodata,"a",@progbits .globl _Z14listScanKernelPfS_i .p2align 3, 0x0 _Z14listScanKernelPfS_i: .quad _Z29__device_stub__listScanKernelPfS_i .size _Z14listScanKernelPfS_i, 8 .type _Z18loadSumArrayKernelPfS_i,@object # @_Z18loadSumArrayKernelPfS_i .globl _Z18loadSumArrayKernelPfS_i .p2align 3, 0x0 _Z18loadSumArrayKernelPfS_i: .quad _Z33__device_stub__loadSumArrayKernelPfS_i .size _Z18loadSumArrayKernelPfS_i, 8 .type _Z17listScanSumKernelPfS_i,@object # @_Z17listScanSumKernelPfS_i .globl _Z17listScanSumKernelPfS_i .p2align 3, 0x0 _Z17listScanSumKernelPfS_i: .quad _Z32__device_stub__listScanSumKernelPfS_i .size _Z17listScanSumKernelPfS_i, 8 .type .L.str.1,@object # @.str.1 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.1: .asciz "r" .size .L.str.1, 2 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "\nNo file found!" .size .L.str.2, 16 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "pause" .size .L.str.3, 6 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz "w" .size .L.str.4, 2 .type .L.str.5,@object # @.str.5 .L.str.5: .asciz "\nCannot create file!" .size .L.str.5, 21 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz "%d\n" .size .L.str.6, 4 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz "%.0f\n" .size .L.str.7, 6 .type .L.str.8,@object # @.str.8 .L.str.8: .asciz "result = " .size .L.str.8, 10 .type .L.str.9,@object # @.str.9 .L.str.9: .asciz "%4.0f " .size .L.str.9, 7 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z14listScanKernelPfS_i" .size .L__unnamed_1, 24 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_Z18loadSumArrayKernelPfS_i" .size .L__unnamed_2, 28 .type .L__unnamed_3,@object # @2 .L__unnamed_3: .asciz "_Z17listScanSumKernelPfS_i" .size .L__unnamed_3, 27 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "\n*****CPU calculation******" .size .Lstr, 28 .type .Lstr.1,@object # @str.1 .Lstr.1: .asciz "Loading values to the array..." .size .Lstr.1, 31 .type .Lstr.2,@object # @str.2 .Lstr.2: .asciz "Calling CUDA kernel..." .size .Lstr.2, 23 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z29__device_stub__listScanKernelPfS_i .addrsig_sym _Z33__device_stub__loadSumArrayKernelPfS_i .addrsig_sym _Z32__device_stub__listScanSumKernelPfS_i .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z14listScanKernelPfS_i .addrsig_sym _Z18loadSumArrayKernelPfS_i .addrsig_sym _Z17listScanSumKernelPfS_i .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z14listScanKernelPfS_i ; -- Begin function _Z14listScanKernelPfS_i .globl _Z14listScanKernelPfS_i .p2align 8 .type _Z14listScanKernelPfS_i,@function _Z14listScanKernelPfS_i: ; @_Z14listScanKernelPfS_i ; %bb.0: s_clause 0x2 s_load_b32 s3, s[0:1], 0x24 s_load_b32 s2, s[0:1], 0x10 s_load_b128 s[4:7], s[0:1], 0x0 v_mov_b32_e32 v3, 0 v_mov_b32_e32 v5, 0 s_waitcnt lgkmcnt(0) s_and_b32 s1, s3, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s1, v[0:1] v_cmp_gt_u32_e32 vcc_lo, s2, v1 s_and_saveexec_b32 s3, vcc_lo s_cbranch_execz .LBB0_2 ; %bb.1: v_mov_b32_e32 v2, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[4:5], 2, v[1:2] v_add_co_u32 v4, s0, s4, v4 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v5, s0, s5, v5, s0 global_load_b32 v5, v[4:5], off .LBB0_2: s_or_b32 exec_lo, exec_lo, s3 v_add_nc_u32_e32 v2, s1, v1 v_lshlrev_b32_e32 v4, 2, v0 s_delay_alu instid0(VALU_DEP_2) v_cmp_gt_u32_e64 s0, s2, v2 s_waitcnt vmcnt(0) ds_store_b32 v4, v5 s_and_saveexec_b32 s2, s0 s_cbranch_execz .LBB0_4 ; %bb.3: v_mov_b32_e32 v3, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[2:3], 2, v[2:3] v_add_co_u32 v2, s0, s4, v2 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v3, s0, s5, v3, s0 global_load_b32 v3, v[2:3], off .LBB0_4: s_or_b32 exec_lo, exec_lo, s2 v_lshl_add_u32 v5, s1, 2, v4 v_add_nc_u32_e32 v2, 1, v0 s_mov_b32 s1, 1 s_waitcnt vmcnt(0) ds_store_b32 v5, v3 .LBB0_5: ; =>This Inner Loop Header: Depth=1 v_mul_lo_u32 v3, s1, v2 s_mov_b32 s2, exec_lo s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_u32_e32 0x401, v3 s_cbranch_execz .LBB0_7 ; %bb.6: ; in Loop: Header=BB0_5 Depth=1 v_lshl_add_u32 v3, v3, 1, -1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_subrev_nc_u32_e32 v5, s1, v3 v_lshlrev_b32_e32 v3, 2, v3 v_lshlrev_b32_e32 v5, 2, v5 ds_load_b32 v5, v5 ds_load_b32 v6, v3 s_waitcnt lgkmcnt(0) v_add_f32_e32 v5, v5, v6 ds_store_b32 v3, v5 .LBB0_7: ; in Loop: Header=BB0_5 Depth=1 s_or_b32 exec_lo, exec_lo, s2 s_lshl_b32 s0, s1, 1 s_cmpk_gt_u32 s1, 0x200 s_mov_b32 s1, s0 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_cbranch_scc0 .LBB0_5 ; %bb.8: ; %.preheader v_lshl_add_u32 v0, v0, 1, 2 s_movk_i32 s1, 0x200 .LBB0_9: ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1) v_mad_u32_u24 v2, v0, s1, -1 s_mov_b32 s2, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_add_nc_u32_e32 v3, s1, v2 s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_u32_e32 0x800, v3 s_cbranch_execz .LBB0_11 ; %bb.10: ; in Loop: Header=BB0_9 Depth=1 v_lshlrev_b32_e32 v2, 2, v2 v_lshlrev_b32_e32 v3, 2, v3 ds_load_b32 v2, v2 ds_load_b32 v5, v3 s_waitcnt lgkmcnt(0) v_add_f32_e32 v2, v2, v5 ds_store_b32 v3, v2 .LBB0_11: ; in Loop: Header=BB0_9 Depth=1 s_or_b32 exec_lo, exec_lo, s2 s_lshr_b32 s0, s1, 1 s_cmp_lt_u32 s1, 2 s_mov_b32 s1, s0 s_cbranch_scc0 .LBB0_9 ; %bb.12: s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_and_saveexec_b32 s0, vcc_lo s_cbranch_execz .LBB0_14 ; %bb.13: ds_load_b32 v3, v4 v_mov_b32_e32 v2, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[1:2] v_add_co_u32 v0, vcc_lo, s6, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, s7, v1, vcc_lo s_waitcnt lgkmcnt(0) global_store_b32 v[0:1], v3, off .LBB0_14: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z14listScanKernelPfS_i .amdhsa_group_segment_fixed_size 8192 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 7 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z14listScanKernelPfS_i, .Lfunc_end0-_Z14listScanKernelPfS_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 568 ; NumSgprs: 18 ; NumVgprs: 7 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 8192 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 7 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z18loadSumArrayKernelPfS_i ; -- Begin function _Z18loadSumArrayKernelPfS_i .globl _Z18loadSumArrayKernelPfS_i .p2align 8 .type _Z18loadSumArrayKernelPfS_i,@function _Z18loadSumArrayKernelPfS_i: ; @_Z18loadSumArrayKernelPfS_i ; %bb.0: s_clause 0x1 s_load_b32 s4, s[0:1], 0x24 s_load_b32 s3, s[0:1], 0x10 s_mov_b32 s6, exec_lo s_waitcnt lgkmcnt(0) s_and_b32 s5, s4, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_i32 s4, s15, s5 v_add_nc_u32_e32 v0, s4, v0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_gt_u32_e64 s3, v0 s_cbranch_execz .LBB1_2 ; %bb.1: ; %.sink.split s_load_b128 s[8:11], s[0:1], 0x0 s_add_i32 s0, s3, -1 s_ashr_i32 s1, s3, 31 s_ashr_i32 s6, s0, 31 s_lshr_b32 s1, s1, 22 s_lshr_b32 s6, s6, 22 s_add_i32 s1, s3, s1 s_add_i32 s0, s0, s6 s_and_b32 s1, s1, 0xfffffc00 s_ashr_i32 s0, s0, 10 s_sub_i32 s1, s3, s1 s_cmp_eq_u32 s15, s0 s_mov_b32 s2, s15 s_mov_b32 s3, 0 s_cselect_b32 s5, s1, s5 s_lshl_b64 s[0:1], s[2:3], 2 s_add_i32 s2, s4, s5 s_waitcnt lgkmcnt(0) s_add_u32 s0, s10, s0 s_addc_u32 s1, s11, s1 s_add_i32 s2, s2, -1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_lshl_b64 s[2:3], s[2:3], 2 s_add_u32 s2, s8, s2 s_addc_u32 s3, s9, s3 s_load_b32 s2, s[2:3], 0x0 s_waitcnt lgkmcnt(0) v_dual_mov_b32 v0, 0 :: v_dual_mov_b32 v1, s2 global_store_b32 v0, v1, s[0:1] .LBB1_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z18loadSumArrayKernelPfS_i .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 2 .amdhsa_next_free_sgpr 16 .amdhsa_reserve_vcc 0 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end1: .size _Z18loadSumArrayKernelPfS_i, .Lfunc_end1-_Z18loadSumArrayKernelPfS_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 212 ; NumSgprs: 16 ; NumVgprs: 2 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 1 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 16 ; NumVGPRsForWavesPerEU: 2 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z17listScanSumKernelPfS_i ; -- Begin function _Z17listScanSumKernelPfS_i .globl _Z17listScanSumKernelPfS_i .p2align 8 .type _Z17listScanSumKernelPfS_i,@function _Z17listScanSumKernelPfS_i: ; @_Z17listScanSumKernelPfS_i ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x24 s_load_b32 s3, s[0:1], 0x10 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_cmp_lg_u32 s15, 0 v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] s_cselect_b32 s2, -1, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1) v_cmp_gt_u32_e32 vcc_lo, s3, v1 s_mov_b32 s3, 0 s_and_b32 s2, s2, vcc_lo s_and_saveexec_b32 s4, s2 s_cbranch_execz .LBB2_2 ; %bb.1: s_load_b128 s[4:7], s[0:1], 0x0 v_mov_b32_e32 v2, 0 s_add_i32 s2, s15, -1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_lshl_b64 s[0:1], s[2:3], 2 v_lshlrev_b64 v[0:1], 2, v[1:2] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, s6, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s7, v1, vcc_lo s_add_u32 s0, s4, s0 s_addc_u32 s1, s5, s1 s_load_b32 s0, s[0:1], 0x0 global_load_b32 v2, v[0:1], off s_waitcnt vmcnt(0) lgkmcnt(0) v_add_f32_e32 v2, s0, v2 global_store_b32 v[0:1], v2, off s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv .LBB2_2: s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z17listScanSumKernelPfS_i .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 3 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end2: .size _Z17listScanSumKernelPfS_i, .Lfunc_end2-_Z17listScanSumKernelPfS_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 184 ; NumSgprs: 18 ; NumVgprs: 3 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 3 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: by_value - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 8192 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z14listScanKernelPfS_i .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z14listScanKernelPfS_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 7 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: by_value - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z18loadSumArrayKernelPfS_i .private_segment_fixed_size: 0 .sgpr_count: 16 .sgpr_spill_count: 0 .symbol: _Z18loadSumArrayKernelPfS_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 2 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: by_value - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z17listScanSumKernelPfS_i .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z17listScanSumKernelPfS_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 3 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
4782d67eef92bb66e700082fef50605075d0358f
#include <stdio.h> __global__ void vectorAdd(const float *a, const float *b, float *c, int numElements) { int i = blockDim.x * blockIdx.x + threadIdx.x; if (i < numElements) { c[i] = a[i] + b[i]; } } int main(int argc, char *argv[]) { int numElements = 5e+4; // Allocate vectors a, b and c in host memory. size_t numBytes = sizeof(float) * numElements; float *h_a = (float *)malloc(numBytes); float *h_b = (float *)malloc(numBytes); float *h_c = (float *)malloc(numBytes); // Initialize vectors a and b. for (int i = 0; i < numElements; ++i) { h_a[i] = rand() / (float)RAND_MAX; h_b[i] = rand() / (float)RAND_MAX; } // Allocate vectors a, b and c in device memory. float *d_a; float *d_b; float *d_c; cudaMalloc((void **)&d_a, numBytes); cudaMalloc((void **)&d_b, numBytes); cudaMalloc((void **)&d_c, numBytes); // Copy vectors a and b from host memory to device memory synchronously. cudaMemcpy(d_a, h_a, numBytes, cudaMemcpyHostToDevice); cudaMemcpy(d_b, h_b, numBytes, cudaMemcpyHostToDevice); // Determine the number of threads per block and the number of blocks per grid. int numThreadsPerBlock = 256; int numBlocksPerGrid = (numElements + numThreadsPerBlock - 1) / numThreadsPerBlock; // Invoke the kernel on device asynchronously. vectorAdd<<<numBlocksPerGrid, numThreadsPerBlock>>>(d_a, d_b, d_c, numElements); // Copy vector c from device memory to host memory synchronously. cudaMemcpy(h_c, d_c, numBytes, cudaMemcpyDeviceToHost); // Validate the result. for (int i = 0; i < numElements; ++i) { float actual = h_c[i]; float expected = h_a[i] + h_b[i]; if (fabs(actual - expected) > 1e-7) { printf("h_c[%d] = %f, expected = %f\n", i, actual, expected); break; } } // Cleanup. cudaFree(d_c); cudaFree(d_b); cudaFree(d_a); cudaDeviceReset(); free(h_c); free(h_b); free(h_a); }
.file "tmpxft_0032df65_00000000-6_vectorAdd.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z35__device_stub__Z9vectorAddPKfS0_PfiPKfS0_Pfi .type _Z35__device_stub__Z9vectorAddPKfS0_PfiPKfS0_Pfi, @function _Z35__device_stub__Z9vectorAddPKfS0_PfiPKfS0_Pfi: .LFB2052: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rsi, 16(%rsp) leaq 68(%rsp), %rsi movq %rdx, 8(%rsp) leaq 40(%rsp), %rdx movl %ecx, 4(%rsp) leaq 48(%rsp), %rcx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 64(%rsp) movq %rax, 104(%rsp) leaq 16(%rsp), %rax movq %rax, 112(%rsp) leaq 8(%rsp), %rax movq %rax, 120(%rsp) leaq 4(%rsp), %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _Z9vectorAddPKfS0_Pfi(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L2: movq 136(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z35__device_stub__Z9vectorAddPKfS0_PfiPKfS0_Pfi, .-_Z35__device_stub__Z9vectorAddPKfS0_PfiPKfS0_Pfi .globl _Z9vectorAddPKfS0_Pfi .type _Z9vectorAddPKfS0_Pfi, @function _Z9vectorAddPKfS0_Pfi: .LFB2053: .cfi_startproc endbr64 jmp _Z35__device_stub__Z9vectorAddPKfS0_PfiPKfS0_Pfi .cfi_endproc .LFE2053: .size _Z9vectorAddPKfS0_Pfi, .-_Z9vectorAddPKfS0_Pfi .section .rodata.str1.1,"aMS",@progbits,1 .LC3: .string "h_c[%d] = %f, expected = %f\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 movl $200000, %edi xorl %r13d, %r13d pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 subq $72, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 56(%rsp) xorl %eax, %eax call malloc@PLT movl $200000, %edi movq %rax, %rbx call malloc@PLT movl $200000, %edi movq %rax, %rbp call malloc@PLT movq %rax, %r12 .L9: call rand@PLT cvtsi2ssl %eax, %xmm0 mulss .LC0(%rip), %xmm0 movss %xmm0, (%rbx,%r13) call rand@PLT cvtsi2ssl %eax, %xmm0 mulss .LC0(%rip), %xmm0 movss %xmm0, 0(%rbp,%r13) addq $4, %r13 cmpq $200000, %r13 jne .L9 leaq 8(%rsp), %rdi movl $200000, %esi call cudaMalloc@PLT leaq 16(%rsp), %rdi movl $200000, %esi call cudaMalloc@PLT leaq 24(%rsp), %rdi movl $200000, %esi call cudaMalloc@PLT movq 8(%rsp), %rdi movl $1, %ecx movq %rbx, %rsi movl $200000, %edx call cudaMemcpy@PLT movq 16(%rsp), %rdi movl $1, %ecx movq %rbp, %rsi movl $200000, %edx call cudaMemcpy@PLT movl $16777217, %edx xorl %r9d, %r9d xorl %r8d, %r8d movl $1073741873, %edi salq $8, %rdx movl $1, %ecx movl $1, %esi salq $2, %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L10 movq 24(%rsp), %rdx movq 16(%rsp), %rsi movl $50000, %ecx movq 8(%rsp), %rdi call _Z35__device_stub__Z9vectorAddPKfS0_PfiPKfS0_Pfi .L10: movq 24(%rsp), %rsi movl $200000, %edx movl $2, %ecx movq %r12, %rdi call cudaMemcpy@PLT movsd .LC2(%rip), %xmm4 xorl %edx, %edx movss .LC1(%rip), %xmm3 .L14: movss (%r12,%rdx,4), %xmm0 movss (%rbx,%rdx,4), %xmm1 addss 0(%rbp,%rdx,4), %xmm1 movaps %xmm0, %xmm2 subss %xmm1, %xmm2 andps %xmm3, %xmm2 cvtss2sd %xmm2, %xmm2 comisd %xmm4, %xmm2 jbe .L19 movl $2, %edi movb $2, %al cvtss2sd %xmm0, %xmm0 cvtss2sd %xmm1, %xmm1 leaq .LC3(%rip), %rsi call __printf_chk@PLT jmp .L13 .L19: incq %rdx cmpq $50000, %rdx jne .L14 .L13: movq 24(%rsp), %rdi call cudaFree@PLT movq 16(%rsp), %rdi call cudaFree@PLT movq 8(%rsp), %rdi call cudaFree@PLT call cudaDeviceReset@PLT movq %r12, %rdi call free@PLT movq %rbp, %rdi call free@PLT movq %rbx, %rdi call free@PLT movq 56(%rsp), %rax subq %fs:40, %rax je .L15 call __stack_chk_fail@PLT .L15: addq $72, %rsp .cfi_def_cfa_offset 40 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC4: .string "_Z9vectorAddPKfS0_Pfi" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC4(%rip), %rdx movq %rax, %rdi leaq _Z9vectorAddPKfS0_Pfi(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC0: .long 805306368 .section .rodata.cst16,"aM",@progbits,16 .align 16 .LC1: .long 2147483647 .long 0 .long 0 .long 0 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC2: .long -1698910392 .long 1048238066 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z9vectorAddPKfS0_Pfi .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R6, SR_CTAID.X ; /* 0x0000000000067919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0030*/ IMAD R6, R6, c[0x0][0x0], R3 ; /* 0x0000000006067a24 */ /* 0x001fca00078e0203 */ /*0040*/ ISETP.GE.AND P0, PT, R6, c[0x0][0x178], PT ; /* 0x00005e0006007a0c */ /* 0x000fda0003f06270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ MOV R7, 0x4 ; /* 0x0000000400077802 */ /* 0x000fe20000000f00 */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0080*/ IMAD.WIDE R4, R6, R7, c[0x0][0x168] ; /* 0x00005a0006047625 */ /* 0x000fc800078e0207 */ /*0090*/ IMAD.WIDE R2, R6.reuse, R7.reuse, c[0x0][0x160] ; /* 0x0000580006027625 */ /* 0x0c0fe400078e0207 */ /*00a0*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea8000c1e1900 */ /*00b0*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea2000c1e1900 */ /*00c0*/ IMAD.WIDE R6, R6, R7, c[0x0][0x170] ; /* 0x00005c0006067625 */ /* 0x000fe200078e0207 */ /*00d0*/ FADD R9, R4, R3 ; /* 0x0000000304097221 */ /* 0x004fca0000000000 */ /*00e0*/ STG.E [R6.64], R9 ; /* 0x0000000906007986 */ /* 0x000fe2000c101904 */ /*00f0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0100*/ BRA 0x100; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> __global__ void vectorAdd(const float *a, const float *b, float *c, int numElements) { int i = blockDim.x * blockIdx.x + threadIdx.x; if (i < numElements) { c[i] = a[i] + b[i]; } } int main(int argc, char *argv[]) { int numElements = 5e+4; // Allocate vectors a, b and c in host memory. size_t numBytes = sizeof(float) * numElements; float *h_a = (float *)malloc(numBytes); float *h_b = (float *)malloc(numBytes); float *h_c = (float *)malloc(numBytes); // Initialize vectors a and b. for (int i = 0; i < numElements; ++i) { h_a[i] = rand() / (float)RAND_MAX; h_b[i] = rand() / (float)RAND_MAX; } // Allocate vectors a, b and c in device memory. float *d_a; float *d_b; float *d_c; hipMalloc((void **)&d_a, numBytes); hipMalloc((void **)&d_b, numBytes); hipMalloc((void **)&d_c, numBytes); // Copy vectors a and b from host memory to device memory synchronously. hipMemcpy(d_a, h_a, numBytes, hipMemcpyHostToDevice); hipMemcpy(d_b, h_b, numBytes, hipMemcpyHostToDevice); // Determine the number of threads per block and the number of blocks per grid. int numThreadsPerBlock = 256; int numBlocksPerGrid = (numElements + numThreadsPerBlock - 1) / numThreadsPerBlock; // Invoke the kernel on device asynchronously. vectorAdd<<<numBlocksPerGrid, numThreadsPerBlock>>>(d_a, d_b, d_c, numElements); // Copy vector c from device memory to host memory synchronously. hipMemcpy(h_c, d_c, numBytes, hipMemcpyDeviceToHost); // Validate the result. for (int i = 0; i < numElements; ++i) { float actual = h_c[i]; float expected = h_a[i] + h_b[i]; if (fabs(actual - expected) > 1e-7) { printf("h_c[%d] = %f, expected = %f\n", i, actual, expected); break; } } // Cleanup. hipFree(d_c); hipFree(d_b); hipFree(d_a); hipDeviceReset(); free(h_c); free(h_b); free(h_a); }
.text .file "vectorAdd.hip" .globl _Z24__device_stub__vectorAddPKfS0_Pfi # -- Begin function _Z24__device_stub__vectorAddPKfS0_Pfi .type _Z24__device_stub__vectorAddPKfS0_Pfi,@function _Z24__device_stub__vectorAddPKfS0_Pfi: # @_Z24__device_stub__vectorAddPKfS0_Pfi .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z9vectorAddPKfS0_Pfi, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z24__device_stub__vectorAddPKfS0_Pfi, .Lfunc_end0-_Z24__device_stub__vectorAddPKfS0_Pfi .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function main .LCPI1_0: .long 0x30000000 # float 4.65661287E-10 .section .rodata.cst16,"aM",@progbits,16 .p2align 4, 0x0 .LCPI1_1: .long 0x7fffffff # float NaN .long 0x7fffffff # float NaN .long 0x7fffffff # float NaN .long 0x7fffffff # float NaN .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 .LCPI1_2: .quad 0x3e7ad7f29abcaf48 # double 9.9999999999999995E-8 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $32, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movl $200000, %edi # imm = 0x30D40 callq malloc movq %rax, %rbx movl $200000, %edi # imm = 0x30D40 callq malloc movq %rax, %r14 movl $200000, %edi # imm = 0x30D40 callq malloc movq %rax, %r15 xorl %r12d, %r12d .LBB1_1: # =>This Inner Loop Header: Depth=1 callq rand xorps %xmm0, %xmm0 cvtsi2ss %eax, %xmm0 movss .LCPI1_0(%rip), %xmm1 # xmm1 = mem[0],zero,zero,zero mulss %xmm1, %xmm0 movss %xmm0, (%rbx,%r12,4) callq rand xorps %xmm0, %xmm0 cvtsi2ss %eax, %xmm0 mulss .LCPI1_0(%rip), %xmm0 movss %xmm0, (%r14,%r12,4) incq %r12 cmpq $50000, %r12 # imm = 0xC350 jne .LBB1_1 # %bb.2: leaq 24(%rsp), %r12 movl $200000, %esi # imm = 0x30D40 movq %r12, %rdi callq hipMalloc leaq 16(%rsp), %r13 movl $200000, %esi # imm = 0x30D40 movq %r13, %rdi callq hipMalloc leaq 8(%rsp), %rdi movl $200000, %esi # imm = 0x30D40 callq hipMalloc movq (%r12), %rdi movl $200000, %edx # imm = 0x30D40 movq %rbx, %rsi movl $1, %ecx callq hipMemcpy movq (%r13), %rdi movl $200000, %edx # imm = 0x30D40 movq %r14, %rsi movl $1, %ecx callq hipMemcpy movabsq $4294967492, %rdi # imm = 0x1000000C4 leaq 60(%rdi), %rdx movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_4 # %bb.3: movq 24(%rsp), %rdi movq 16(%rsp), %rsi movq 8(%rsp), %rdx movl $50000, %ecx # imm = 0xC350 callq _Z24__device_stub__vectorAddPKfS0_Pfi .LBB1_4: movq 8(%rsp), %rsi movl $200000, %edx # imm = 0x30D40 movq %r15, %rdi movl $2, %ecx callq hipMemcpy xorl %esi, %esi movaps .LCPI1_1(%rip), %xmm0 # xmm0 = [NaN,NaN,NaN,NaN] movsd .LCPI1_2(%rip), %xmm1 # xmm1 = mem[0],zero .LBB1_5: # =>This Inner Loop Header: Depth=1 movss (%r15,%rsi,4), %xmm2 # xmm2 = mem[0],zero,zero,zero movss (%rbx,%rsi,4), %xmm3 # xmm3 = mem[0],zero,zero,zero addss (%r14,%rsi,4), %xmm3 movaps %xmm2, %xmm4 subss %xmm3, %xmm4 andps %xmm0, %xmm4 cvtss2sd %xmm4, %xmm4 ucomisd %xmm1, %xmm4 ja .LBB1_6 # %bb.7: # %.critedge # in Loop: Header=BB1_5 Depth=1 incq %rsi cmpq $50000, %rsi # imm = 0xC350 jne .LBB1_5 jmp .LBB1_8 .LBB1_6: xorps %xmm0, %xmm0 cvtss2sd %xmm2, %xmm0 xorps %xmm1, %xmm1 cvtss2sd %xmm3, %xmm1 movl $.L.str, %edi # kill: def $esi killed $esi killed $rsi movb $2, %al callq printf .LBB1_8: # %.loopexit movq 8(%rsp), %rdi callq hipFree movq 16(%rsp), %rdi callq hipFree movq 24(%rsp), %rdi callq hipFree callq hipDeviceReset movq %r15, %rdi callq free movq %r14, %rdi callq free movq %rbx, %rdi callq free xorl %eax, %eax addq $32, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z9vectorAddPKfS0_Pfi, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z9vectorAddPKfS0_Pfi,@object # @_Z9vectorAddPKfS0_Pfi .section .rodata,"a",@progbits .globl _Z9vectorAddPKfS0_Pfi .p2align 3, 0x0 _Z9vectorAddPKfS0_Pfi: .quad _Z24__device_stub__vectorAddPKfS0_Pfi .size _Z9vectorAddPKfS0_Pfi, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "h_c[%d] = %f, expected = %f\n" .size .L.str, 29 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z9vectorAddPKfS0_Pfi" .size .L__unnamed_1, 22 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z24__device_stub__vectorAddPKfS0_Pfi .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z9vectorAddPKfS0_Pfi .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z9vectorAddPKfS0_Pfi ; -- Begin function _Z9vectorAddPKfS0_Pfi .globl _Z9vectorAddPKfS0_Pfi .p2align 8 .type _Z9vectorAddPKfS0_Pfi,@function _Z9vectorAddPKfS0_Pfi: ; @_Z9vectorAddPKfS0_Pfi ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x2c s_load_b32 s3, s[0:1], 0x18 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] s_mov_b32 s2, exec_lo v_cmpx_gt_i32_e64 s3, v1 s_cbranch_execz .LBB0_2 ; %bb.1: s_load_b128 s[4:7], s[0:1], 0x0 v_ashrrev_i32_e32 v2, 31, v1 s_load_b64 s[0:1], s[0:1], 0x10 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[1:2] s_waitcnt lgkmcnt(0) v_add_co_u32 v2, vcc_lo, s4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s5, v1, vcc_lo v_add_co_u32 v4, vcc_lo, s6, v0 v_add_co_ci_u32_e32 v5, vcc_lo, s7, v1, vcc_lo v_add_co_u32 v0, vcc_lo, s0, v0 global_load_b32 v2, v[2:3], off global_load_b32 v3, v[4:5], off v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo s_waitcnt vmcnt(0) v_add_f32_e32 v2, v2, v3 global_store_b32 v[0:1], v2, off .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z9vectorAddPKfS0_Pfi .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 288 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 6 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z9vectorAddPKfS0_Pfi, .Lfunc_end0-_Z9vectorAddPKfS0_Pfi ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 180 ; NumSgprs: 18 ; NumVgprs: 6 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 6 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: hidden_block_count_x - .offset: 36 .size: 4 .value_kind: hidden_block_count_y - .offset: 40 .size: 4 .value_kind: hidden_block_count_z - .offset: 44 .size: 2 .value_kind: hidden_group_size_x - .offset: 46 .size: 2 .value_kind: hidden_group_size_y - .offset: 48 .size: 2 .value_kind: hidden_group_size_z - .offset: 50 .size: 2 .value_kind: hidden_remainder_x - .offset: 52 .size: 2 .value_kind: hidden_remainder_y - .offset: 54 .size: 2 .value_kind: hidden_remainder_z - .offset: 72 .size: 8 .value_kind: hidden_global_offset_x - .offset: 80 .size: 8 .value_kind: hidden_global_offset_y - .offset: 88 .size: 8 .value_kind: hidden_global_offset_z - .offset: 96 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 288 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z9vectorAddPKfS0_Pfi .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z9vectorAddPKfS0_Pfi.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 6 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
b1e366df184b8e455601e99b544d07715e15aed7
#include <stdio.h> #include <time.h> #include <malloc.h> #define CUDA_CHECK_RETURN(value) {\ cudaError_t _m_cudaStat = value;\ if (_m_cudaStat != cudaSuccess) {\ fprintf(stderr, "Error \"%s\" at line %d in file %s\n",\ cudaGetErrorString(_m_cudaStat), __LINE__, __FILE__);\ exit(1);\ }\ } //макрос для обработки ошибок __global__ void gTranspose0(float* storage_d, float* storage_d_t){ int i=threadIdx.x+blockIdx.x*blockDim.x; int j=threadIdx.y+blockIdx.y*blockDim.y; int N=blockDim.x*gridDim.x; storage_d_t[j+i*N]=storage_d[i+j*N]; } __global__ void gInitializeMatrixByRows(long long n, double* matrix_d){ int i = threadIdx.x + blockIdx.x * blockDim.x; int j = threadIdx.y + blockIdx.y * blockDim.y; int N = blockDim.x * gridDim.x; matrix_d[i+j*N] = (double)(i+j*N); } __global__ void gInitializeMatrixByColumns(long long n, double* matrix_d){ int i = threadIdx.x + blockIdx.x * blockDim.x; int j = threadIdx.y + blockIdx.y * blockDim.y; int N = blockDim.x * gridDim.x; matrix_d[j+i*N] = (double)(j+i*N); } int main(int argc, char *argv[]) { //установить предпочтительную конфигурацию кэша для текущего устройства: //cudaFuncSetCacheConfig(gInitVectors, cudaFuncCachePreferL1); if (argc < 3) { printf("Error: run program with 2 args: n, threads per block\n"); return 1; } long long n, threads; n = atoi(argv[1]); threads = atoi(argv[2]); double *matrix1_d, *matrix2_d; for (int i = 0; i < 10; i++) { CUDA_CHECK_RETURN(cudaMalloc((void**)&matrix1_d, n * n * sizeof(double))); gInitializeMatrixByRows <<< n / threads, threads >>> (n, matrix1_d); cudaDeviceSynchronize(); CUDA_CHECK_RETURN(cudaGetLastError()); cudaFree(matrix1_d); CUDA_CHECK_RETURN(cudaMalloc((void**)&matrix2_d, n * n * sizeof(double))); gInitializeMatrixByColumns <<< n / threads, threads >>> (n, matrix2_d); cudaDeviceSynchronize(); CUDA_CHECK_RETURN(cudaGetLastError()); cudaFree(matrix2_d); } return 0; }
.file "tmpxft_00247e16_00000000-6_matrix.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z33__device_stub__Z11gTranspose0PfS_PfS_ .type _Z33__device_stub__Z11gTranspose0PfS_PfS_, @function _Z33__device_stub__Z11gTranspose0PfS_PfS_: .LFB2052: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movq %rsi, (%rsp) leaq 40(%rsp), %rdi leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z11gTranspose0PfS_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L2: movq 104(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z33__device_stub__Z11gTranspose0PfS_PfS_, .-_Z33__device_stub__Z11gTranspose0PfS_PfS_ .globl _Z11gTranspose0PfS_ .type _Z11gTranspose0PfS_, @function _Z11gTranspose0PfS_: .LFB2053: .cfi_startproc endbr64 jmp _Z33__device_stub__Z11gTranspose0PfS_PfS_ .cfi_endproc .LFE2053: .size _Z11gTranspose0PfS_, .-_Z11gTranspose0PfS_ .globl _Z44__device_stub__Z23gInitializeMatrixByRowsxPdxPd .type _Z44__device_stub__Z23gInitializeMatrixByRowsxPdxPd, @function _Z44__device_stub__Z23gInitializeMatrixByRowsxPdxPd: .LFB2054: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movq %rsi, (%rsp) leaq 40(%rsp), %rdi leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L8 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z23gInitializeMatrixByRowsxPd(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L8: movq 104(%rsp), %rax subq %fs:40, %rax je .L10 call __stack_chk_fail@PLT .L10: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2054: .size _Z44__device_stub__Z23gInitializeMatrixByRowsxPdxPd, .-_Z44__device_stub__Z23gInitializeMatrixByRowsxPdxPd .globl _Z23gInitializeMatrixByRowsxPd .type _Z23gInitializeMatrixByRowsxPd, @function _Z23gInitializeMatrixByRowsxPd: .LFB2055: .cfi_startproc endbr64 jmp _Z44__device_stub__Z23gInitializeMatrixByRowsxPdxPd .cfi_endproc .LFE2055: .size _Z23gInitializeMatrixByRowsxPd, .-_Z23gInitializeMatrixByRowsxPd .globl _Z47__device_stub__Z26gInitializeMatrixByColumnsxPdxPd .type _Z47__device_stub__Z26gInitializeMatrixByColumnsxPdxPd, @function _Z47__device_stub__Z26gInitializeMatrixByColumnsxPdxPd: .LFB2056: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movq %rsi, (%rsp) leaq 40(%rsp), %rdi leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L13 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z26gInitializeMatrixByColumnsxPd(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L13: movq 104(%rsp), %rax subq %fs:40, %rax je .L15 call __stack_chk_fail@PLT .L15: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2056: .size _Z47__device_stub__Z26gInitializeMatrixByColumnsxPdxPd, .-_Z47__device_stub__Z26gInitializeMatrixByColumnsxPdxPd .globl _Z26gInitializeMatrixByColumnsxPd .type _Z26gInitializeMatrixByColumnsxPd, @function _Z26gInitializeMatrixByColumnsxPd: .LFB2057: .cfi_startproc endbr64 jmp _Z47__device_stub__Z26gInitializeMatrixByColumnsxPdxPd .cfi_endproc .LFE2057: .size _Z26gInitializeMatrixByColumnsxPd, .-_Z26gInitializeMatrixByColumnsxPd .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "Error: run program with 2 args: n, threads per block\n" .LC1: .string "/home/ubuntu/Datasets/stackv2/train-structured/gedenteen/CUDA/main/lab3/matrix.cu" .LC2: .string "Error \"%s\" at line %d in file %s\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $72, %rsp .cfi_def_cfa_offset 128 movq %fs:40, %rax movq %rax, 56(%rsp) xorl %eax, %eax cmpl $2, %edi jg .L19 leaq .LC0(%rip), %rsi movl $2, %edi call __printf_chk@PLT movl $1, %eax jmp .L18 .L19: movq 8(%rsi), %rdi movq %rsi, %rbp movl $10, %r13d movabsq $4294967297, %r12 call atoi@PLT movq 16(%rbp), %rdi movslq %eax, %rbx call atoi@PLT movslq %eax, %r14 movq %rbx, %rax imulq %rbx, %rax movq %r14, %rbp salq $3, %rax movq %rax, 8(%rsp) .L27: movq 8(%rsp), %rsi leaq 16(%rsp), %rdi call cudaMalloc@PLT movl %eax, %edi testl %eax, %eax je .L21 call cudaGetErrorString@PLT leaq .LC1(%rip), %r9 movl $50, %r8d movq %rax, %rcx jmp .L31 .L21: movq %rbx, %rax movq %r12, 48(%rsp) movl 52(%rsp), %ecx xorl %r9d, %r9d cqto movq %r12, 36(%rsp) movl 40(%rsp), %esi xorl %r8d, %r8d idivq %r14 movl %ebp, 44(%rsp) movq 44(%rsp), %rdx movl %eax, 32(%rsp) movq 32(%rsp), %rdi movq %rax, %r15 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L22 movq 16(%rsp), %rsi movq %rbx, %rdi call _Z44__device_stub__Z23gInitializeMatrixByRowsxPdxPd .L22: call cudaDeviceSynchronize@PLT call cudaGetLastError@PLT movl %eax, %edi testl %eax, %eax je .L23 call cudaGetErrorString@PLT leaq .LC1(%rip), %r9 movl $53, %r8d movq %rax, %rcx .L31: movq stderr(%rip), %rdi leaq .LC2(%rip), %rdx movl $2, %esi xorl %eax, %eax call __fprintf_chk@PLT movl $1, %edi call exit@PLT .L23: movq 16(%rsp), %rdi call cudaFree@PLT movq 8(%rsp), %rsi leaq 24(%rsp), %rdi call cudaMalloc@PLT movl %eax, %edi testl %eax, %eax je .L24 call cudaGetErrorString@PLT leaq .LC1(%rip), %r9 movl $56, %r8d movq %rax, %rcx jmp .L31 .L24: movq %r12, 48(%rsp) movl 52(%rsp), %ecx xorl %r9d, %r9d xorl %r8d, %r8d movq %r12, 36(%rsp) movl 40(%rsp), %esi movl %ebp, 44(%rsp) movq 44(%rsp), %rdx movl %r15d, 32(%rsp) movq 32(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L25 movq 24(%rsp), %rsi movq %rbx, %rdi call _Z47__device_stub__Z26gInitializeMatrixByColumnsxPdxPd .L25: call cudaDeviceSynchronize@PLT call cudaGetLastError@PLT movl %eax, %edi testl %eax, %eax je .L26 call cudaGetErrorString@PLT leaq .LC1(%rip), %r9 movl $59, %r8d movq %rax, %rcx jmp .L31 .L26: movq 24(%rsp), %rdi call cudaFree@PLT decl %r13d jne .L27 xorl %eax, %eax .L18: movq 56(%rsp), %rdx subq %fs:40, %rdx je .L28 call __stack_chk_fail@PLT .L28: addq $72, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC3: .string "_Z26gInitializeMatrixByColumnsxPd" .LC4: .string "_Z23gInitializeMatrixByRowsxPd" .LC5: .string "_Z11gTranspose0PfS_" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2059: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC3(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z26gInitializeMatrixByColumnsxPd(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC4(%rip), %rdx orl $-1, %r8d leaq _Z23gInitializeMatrixByRowsxPd(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC5(%rip), %rdx orl $-1, %r8d leaq _Z11gTranspose0PfS_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2059: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z26gInitializeMatrixByColumnsxPd .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0020*/ ULDC UR4, c[0x0][0x0] ; /* 0x0000000000047ab9 */ /* 0x000fe40000000800 */ /*0030*/ ULDC UR5, c[0x0][0xc] ; /* 0x0000030000057ab9 */ /* 0x000fe20000000800 */ /*0040*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x000e220000002500 */ /*0050*/ UIMAD UR4, UR4, UR5, URZ ; /* 0x00000005040472a4 */ /* 0x000fc6000f8e023f */ /*0060*/ S2R R2, SR_TID.Y ; /* 0x0000000000027919 */ /* 0x000e680000002200 */ /*0070*/ S2R R5, SR_CTAID.Y ; /* 0x0000000000057919 */ /* 0x000e620000002600 */ /*0080*/ IMAD R0, R3, c[0x0][0x0], R0 ; /* 0x0000000003007a24 */ /* 0x001fe400078e0200 */ /*0090*/ IMAD R3, R5, c[0x0][0x4], R2 ; /* 0x0000010005037a24 */ /* 0x002fe200078e0202 */ /*00a0*/ MOV R5, 0x8 ; /* 0x0000000800057802 */ /* 0x000fc60000000f00 */ /*00b0*/ IMAD R0, R0, UR4, R3 ; /* 0x0000000400007c24 */ /* 0x000fe2000f8e0203 */ /*00c0*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*00d0*/ I2F.F64 R2, R0 ; /* 0x0000000000027312 */ /* 0x000e220000201c00 */ /*00e0*/ IMAD.WIDE R4, R0, R5, c[0x0][0x168] ; /* 0x00005a0000047625 */ /* 0x000fca00078e0205 */ /*00f0*/ STG.E.64 [R4.64], R2 ; /* 0x0000000204007986 */ /* 0x001fe2000c101b04 */ /*0100*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0110*/ BRA 0x110; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z23gInitializeMatrixByRowsxPd .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R0, SR_TID.Y ; /* 0x0000000000007919 */ /* 0x000e220000002200 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*0030*/ S2R R7, SR_CTAID.Y ; /* 0x0000000000077919 */ /* 0x000e280000002600 */ /*0040*/ S2R R5, SR_CTAID.X ; /* 0x0000000000057919 */ /* 0x000e680000002500 */ /*0050*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000ea20000002100 */ /*0060*/ IMAD R0, R7, c[0x0][0x4], R0 ; /* 0x0000010007007a24 */ /* 0x001fc800078e0200 */ /*0070*/ IMAD R0, R0, c[0x0][0xc], R5 ; /* 0x0000030000007a24 */ /* 0x002fe200078e0205 */ /*0080*/ MOV R5, 0x8 ; /* 0x0000000800057802 */ /* 0x000fc60000000f00 */ /*0090*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x004fc800078e0203 */ /*00a0*/ I2F.F64 R2, R0 ; /* 0x0000000000027312 */ /* 0x000e220000201c00 */ /*00b0*/ IMAD.WIDE R4, R0, R5, c[0x0][0x168] ; /* 0x00005a0000047625 */ /* 0x000fca00078e0205 */ /*00c0*/ STG.E.64 [R4.64], R2 ; /* 0x0000000204007986 */ /* 0x001fe2000c101b04 */ /*00d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00e0*/ BRA 0xe0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z11gTranspose0PfS_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0020*/ ULDC UR4, c[0x0][0x0] ; /* 0x0000000000047ab9 */ /* 0x000fe20000000800 */ /*0030*/ MOV R4, 0x4 ; /* 0x0000000400047802 */ /* 0x000fe20000000f00 */ /*0040*/ ULDC UR5, c[0x0][0xc] ; /* 0x0000030000057ab9 */ /* 0x000fe20000000800 */ /*0050*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x000e220000002500 */ /*0060*/ UIMAD UR4, UR4, UR5, URZ ; /* 0x00000005040472a4 */ /* 0x000fe4000f8e023f */ /*0070*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fe20000000a00 */ /*0080*/ S2R R5, SR_TID.Y ; /* 0x0000000000057919 */ /* 0x000e680000002200 */ /*0090*/ S2R R2, SR_CTAID.Y ; /* 0x0000000000027919 */ /* 0x000e620000002600 */ /*00a0*/ IMAD R0, R3, c[0x0][0x0], R0 ; /* 0x0000000003007a24 */ /* 0x001fc400078e0200 */ /*00b0*/ IMAD R5, R2, c[0x0][0x4], R5 ; /* 0x0000010002057a24 */ /* 0x002fc800078e0205 */ /*00c0*/ IMAD R2, R5, UR4, R0 ; /* 0x0000000405027c24 */ /* 0x000fc8000f8e0200 */ /*00d0*/ IMAD.WIDE R2, R2, R4, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fcc00078e0204 */ /*00e0*/ LDG.E R3, [R2.64] ; /* 0x0000000602037981 */ /* 0x000ea2000c1e1900 */ /*00f0*/ IMAD R5, R0, UR4, R5 ; /* 0x0000000400057c24 */ /* 0x000fc8000f8e0205 */ /*0100*/ IMAD.WIDE R4, R5, R4, c[0x0][0x168] ; /* 0x00005a0005047625 */ /* 0x000fca00078e0204 */ /*0110*/ STG.E [R4.64], R3 ; /* 0x0000000304007986 */ /* 0x004fe2000c101906 */ /*0120*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0130*/ BRA 0x130; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> #include <time.h> #include <malloc.h> #define CUDA_CHECK_RETURN(value) {\ hipError_t _m_cudaStat = value;\ if (_m_cudaStat != hipSuccess) {\ fprintf(stderr, "Error \"%s\" at line %d in file %s\n",\ hipGetErrorString(_m_cudaStat), __LINE__, __FILE__);\ exit(1);\ }\ } //макрос для обработки ошибок __global__ void gTranspose0(float* storage_d, float* storage_d_t){ int i=threadIdx.x+blockIdx.x*blockDim.x; int j=threadIdx.y+blockIdx.y*blockDim.y; int N=blockDim.x*gridDim.x; storage_d_t[j+i*N]=storage_d[i+j*N]; } __global__ void gInitializeMatrixByRows(long long n, double* matrix_d){ int i = threadIdx.x + blockIdx.x * blockDim.x; int j = threadIdx.y + blockIdx.y * blockDim.y; int N = blockDim.x * gridDim.x; matrix_d[i+j*N] = (double)(i+j*N); } __global__ void gInitializeMatrixByColumns(long long n, double* matrix_d){ int i = threadIdx.x + blockIdx.x * blockDim.x; int j = threadIdx.y + blockIdx.y * blockDim.y; int N = blockDim.x * gridDim.x; matrix_d[j+i*N] = (double)(j+i*N); } int main(int argc, char *argv[]) { //установить предпочтительную конфигурацию кэша для текущего устройства: //cudaFuncSetCacheConfig(gInitVectors, cudaFuncCachePreferL1); if (argc < 3) { printf("Error: run program with 2 args: n, threads per block\n"); return 1; } long long n, threads; n = atoi(argv[1]); threads = atoi(argv[2]); double *matrix1_d, *matrix2_d; for (int i = 0; i < 10; i++) { CUDA_CHECK_RETURN(hipMalloc((void**)&matrix1_d, n * n * sizeof(double))); gInitializeMatrixByRows <<< n / threads, threads >>> (n, matrix1_d); hipDeviceSynchronize(); CUDA_CHECK_RETURN(hipGetLastError()); hipFree(matrix1_d); CUDA_CHECK_RETURN(hipMalloc((void**)&matrix2_d, n * n * sizeof(double))); gInitializeMatrixByColumns <<< n / threads, threads >>> (n, matrix2_d); hipDeviceSynchronize(); CUDA_CHECK_RETURN(hipGetLastError()); hipFree(matrix2_d); } return 0; }
.text .file "matrix.hip" .globl _Z26__device_stub__gTranspose0PfS_ # -- Begin function _Z26__device_stub__gTranspose0PfS_ .type _Z26__device_stub__gTranspose0PfS_,@function _Z26__device_stub__gTranspose0PfS_: # @_Z26__device_stub__gTranspose0PfS_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z11gTranspose0PfS_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z26__device_stub__gTranspose0PfS_, .Lfunc_end0-_Z26__device_stub__gTranspose0PfS_ .cfi_endproc # -- End function .globl _Z38__device_stub__gInitializeMatrixByRowsxPd # -- Begin function _Z38__device_stub__gInitializeMatrixByRowsxPd .type _Z38__device_stub__gInitializeMatrixByRowsxPd,@function _Z38__device_stub__gInitializeMatrixByRowsxPd: # @_Z38__device_stub__gInitializeMatrixByRowsxPd .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z23gInitializeMatrixByRowsxPd, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z38__device_stub__gInitializeMatrixByRowsxPd, .Lfunc_end1-_Z38__device_stub__gInitializeMatrixByRowsxPd .cfi_endproc # -- End function .globl _Z41__device_stub__gInitializeMatrixByColumnsxPd # -- Begin function _Z41__device_stub__gInitializeMatrixByColumnsxPd .type _Z41__device_stub__gInitializeMatrixByColumnsxPd,@function _Z41__device_stub__gInitializeMatrixByColumnsxPd: # @_Z41__device_stub__gInitializeMatrixByColumnsxPd .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z26gInitializeMatrixByColumnsxPd, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size _Z41__device_stub__gInitializeMatrixByColumnsxPd, .Lfunc_end2-_Z41__device_stub__gInitializeMatrixByColumnsxPd .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $24, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 cmpl $2, %edi jg .LBB3_2 # %bb.1: movl $.Lstr, %edi callq puts@PLT movl $1, %eax jmp .LBB3_18 .LBB3_2: movq %rsi, %r14 movq 8(%rsi), %rdi callq atoi movslq %eax, %rbx movq 16(%r14), %rdi callq atoi movslq %eax, %r12 movq %rbx, %r14 imulq %rbx, %r14 shlq $3, %r14 movl %r12d, %r15d btsq $32, %r15 movl $10, %r13d .LBB3_3: # =>This Inner Loop Header: Depth=1 leaq 16(%rsp), %rdi movq %r14, %rsi callq hipMalloc testl %eax, %eax jne .LBB3_4 # %bb.6: # in Loop: Header=BB3_3 Depth=1 movq %rbx, %rax cqto idivq %r12 movl %eax, %ebp movabsq $4294967296, %rax # imm = 0x100000000 orq %rax, %rbp movq %rbp, %rdi movl $1, %esi movq %r15, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB3_8 # %bb.7: # in Loop: Header=BB3_3 Depth=1 movq 16(%rsp), %rsi movq %rbx, %rdi callq _Z38__device_stub__gInitializeMatrixByRowsxPd .LBB3_8: # in Loop: Header=BB3_3 Depth=1 callq hipDeviceSynchronize callq hipGetLastError testl %eax, %eax jne .LBB3_9 # %bb.10: # in Loop: Header=BB3_3 Depth=1 movq 16(%rsp), %rdi callq hipFree leaq 8(%rsp), %rdi movq %r14, %rsi callq hipMalloc testl %eax, %eax jne .LBB3_11 # %bb.12: # in Loop: Header=BB3_3 Depth=1 movq %rbp, %rdi movl $1, %esi movq %r15, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB3_14 # %bb.13: # in Loop: Header=BB3_3 Depth=1 movq 8(%rsp), %rsi movq %rbx, %rdi callq _Z41__device_stub__gInitializeMatrixByColumnsxPd .LBB3_14: # in Loop: Header=BB3_3 Depth=1 callq hipDeviceSynchronize callq hipGetLastError testl %eax, %eax jne .LBB3_15 # %bb.16: # in Loop: Header=BB3_3 Depth=1 movq 8(%rsp), %rdi callq hipFree decl %r13d jne .LBB3_3 # %bb.17: xorl %eax, %eax .LBB3_18: addq $24, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB3_15: .cfi_def_cfa_offset 80 movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.1, %esi movl $.L.str.2, %r8d movq %rbx, %rdi movq %rax, %rdx movl $61, %ecx jmp .LBB3_5 .LBB3_11: movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.1, %esi movl $.L.str.2, %r8d movq %rbx, %rdi movq %rax, %rdx movl $58, %ecx jmp .LBB3_5 .LBB3_9: movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.1, %esi movl $.L.str.2, %r8d movq %rbx, %rdi movq %rax, %rdx movl $55, %ecx jmp .LBB3_5 .LBB3_4: movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.1, %esi movl $.L.str.2, %r8d movq %rbx, %rdi movq %rax, %rdx movl $52, %ecx .LBB3_5: xorl %eax, %eax callq fprintf movl $1, %edi callq exit .Lfunc_end3: .size main, .Lfunc_end3-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB4_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB4_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z11gTranspose0PfS_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z23gInitializeMatrixByRowsxPd, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z26gInitializeMatrixByColumnsxPd, %esi movl $.L__unnamed_3, %edx movl $.L__unnamed_3, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end4: .size __hip_module_ctor, .Lfunc_end4-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB5_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB5_2: retq .Lfunc_end5: .size __hip_module_dtor, .Lfunc_end5-__hip_module_dtor .cfi_endproc # -- End function .type _Z11gTranspose0PfS_,@object # @_Z11gTranspose0PfS_ .section .rodata,"a",@progbits .globl _Z11gTranspose0PfS_ .p2align 3, 0x0 _Z11gTranspose0PfS_: .quad _Z26__device_stub__gTranspose0PfS_ .size _Z11gTranspose0PfS_, 8 .type _Z23gInitializeMatrixByRowsxPd,@object # @_Z23gInitializeMatrixByRowsxPd .globl _Z23gInitializeMatrixByRowsxPd .p2align 3, 0x0 _Z23gInitializeMatrixByRowsxPd: .quad _Z38__device_stub__gInitializeMatrixByRowsxPd .size _Z23gInitializeMatrixByRowsxPd, 8 .type _Z26gInitializeMatrixByColumnsxPd,@object # @_Z26gInitializeMatrixByColumnsxPd .globl _Z26gInitializeMatrixByColumnsxPd .p2align 3, 0x0 _Z26gInitializeMatrixByColumnsxPd: .quad _Z41__device_stub__gInitializeMatrixByColumnsxPd .size _Z26gInitializeMatrixByColumnsxPd, 8 .type .L.str.1,@object # @.str.1 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.1: .asciz "Error \"%s\" at line %d in file %s\n" .size .L.str.1, 34 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "/home/ubuntu/Datasets/stackv2/train-structured-repos-hip-sm89/gedenteen/CUDA/main/lab3/matrix.hip" .size .L.str.2, 98 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z11gTranspose0PfS_" .size .L__unnamed_1, 20 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_Z23gInitializeMatrixByRowsxPd" .size .L__unnamed_2, 31 .type .L__unnamed_3,@object # @2 .L__unnamed_3: .asciz "_Z26gInitializeMatrixByColumnsxPd" .size .L__unnamed_3, 34 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "Error: run program with 2 args: n, threads per block" .size .Lstr, 53 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z26__device_stub__gTranspose0PfS_ .addrsig_sym _Z38__device_stub__gInitializeMatrixByRowsxPd .addrsig_sym _Z41__device_stub__gInitializeMatrixByColumnsxPd .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z11gTranspose0PfS_ .addrsig_sym _Z23gInitializeMatrixByRowsxPd .addrsig_sym _Z26gInitializeMatrixByColumnsxPd .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z11gTranspose0PfS_ ; -- Begin function _Z11gTranspose0PfS_ .globl _Z11gTranspose0PfS_ .p2align 8 .type _Z11gTranspose0PfS_,@function _Z11gTranspose0PfS_: ; @_Z11gTranspose0PfS_ ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x1c s_load_b32 s4, s[0:1], 0x10 v_and_b32_e32 v1, 0x3ff, v0 v_bfe_u32 v0, v0, 10, 10 s_waitcnt lgkmcnt(0) s_and_b32 s5, s2, 0xffff s_lshr_b32 s3, s2, 16 v_mad_u64_u32 v[2:3], null, s14, s5, v[1:2] v_mad_u64_u32 v[3:4], null, s15, s3, v[0:1] s_mul_i32 s4, s4, s5 s_load_b128 s[0:3], s[0:1], 0x0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[0:1], null, v3, s4, v[2:3] v_ashrrev_i32_e32 v1, 31, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[0:1] s_waitcnt lgkmcnt(0) v_add_co_u32 v0, vcc_lo, s0, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo global_load_b32 v4, v[0:1], off s_waitcnt vmcnt(0) v_mad_u64_u32 v[0:1], null, v2, s4, v[3:4] v_ashrrev_i32_e32 v1, 31, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[0:1] v_add_co_u32 v0, vcc_lo, s2, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, s3, v1, vcc_lo global_store_b32 v[0:1], v4, off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z11gTranspose0PfS_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 5 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z11gTranspose0PfS_, .Lfunc_end0-_Z11gTranspose0PfS_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 200 ; NumSgprs: 18 ; NumVgprs: 5 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 5 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .protected _Z23gInitializeMatrixByRowsxPd ; -- Begin function _Z23gInitializeMatrixByRowsxPd .globl _Z23gInitializeMatrixByRowsxPd .p2align 8 .type _Z23gInitializeMatrixByRowsxPd,@function _Z23gInitializeMatrixByRowsxPd: ; @_Z23gInitializeMatrixByRowsxPd ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x1c s_load_b32 s3, s[0:1], 0x10 v_bfe_u32 v1, v0, 10, 10 v_and_b32_e32 v0, 0x3ff, v0 s_load_b64 s[0:1], s[0:1], 0x8 s_waitcnt lgkmcnt(0) s_lshr_b32 s4, s2, 16 s_and_b32 s2, s2, 0xffff v_mad_u64_u32 v[2:3], null, s15, s4, v[1:2] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[3:4], null, v2, s3, s[14:15] v_mad_u64_u32 v[1:2], null, v3, s2, v[0:1] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cvt_f64_i32_e32 v[3:4], v1 v_ashrrev_i32_e32 v2, 31, v1 v_lshlrev_b64 v[0:1], 3, v[1:2] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, s0, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo global_store_b64 v[0:1], v[3:4], off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z23gInitializeMatrixByRowsxPd .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 5 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end1: .size _Z23gInitializeMatrixByRowsxPd, .Lfunc_end1-_Z23gInitializeMatrixByRowsxPd ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 144 ; NumSgprs: 18 ; NumVgprs: 5 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 5 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .protected _Z26gInitializeMatrixByColumnsxPd ; -- Begin function _Z26gInitializeMatrixByColumnsxPd .globl _Z26gInitializeMatrixByColumnsxPd .p2align 8 .type _Z26gInitializeMatrixByColumnsxPd,@function _Z26gInitializeMatrixByColumnsxPd: ; @_Z26gInitializeMatrixByColumnsxPd ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x1c s_load_b32 s3, s[0:1], 0x10 v_and_b32_e32 v1, 0x3ff, v0 v_bfe_u32 v0, v0, 10, 10 s_load_b64 s[0:1], s[0:1], 0x8 s_waitcnt lgkmcnt(0) s_and_b32 s4, s2, 0xffff s_lshr_b32 s2, s2, 16 v_mad_u64_u32 v[2:3], null, s14, s4, v[1:2] s_mul_i32 s3, s3, s4 s_mul_i32 s15, s15, s2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mul_lo_u32 v1, s3, v2 v_add3_u32 v0, s15, v0, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cvt_f64_i32_e32 v[2:3], v0 v_ashrrev_i32_e32 v1, 31, v0 v_lshlrev_b64 v[0:1], 3, v[0:1] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, s0, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo global_store_b64 v[0:1], v[2:3], off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z26gInitializeMatrixByColumnsxPd .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 4 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end2: .size _Z26gInitializeMatrixByColumnsxPd, .Lfunc_end2-_Z26gInitializeMatrixByColumnsxPd ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 152 ; NumSgprs: 18 ; NumVgprs: 4 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 4 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z11gTranspose0PfS_ .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z11gTranspose0PfS_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 5 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .offset: 0 .size: 8 .value_kind: by_value - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z23gInitializeMatrixByRowsxPd .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z23gInitializeMatrixByRowsxPd.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 5 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .offset: 0 .size: 8 .value_kind: by_value - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z26gInitializeMatrixByColumnsxPd .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z26gInitializeMatrixByColumnsxPd.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 4 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
4bbe9d3e36937438d0cd1e55db51683301381b15
#include <stdio.h> #include <cuda.h> void vectorAdd(double* A, double* B,double* C,int n); __global__ void vecAddKernel(double* A, double* B, double* C, int n); int main() { double *h_A, *h_B, *h_C; int i; long N=10000; int size=N*sizeof(double); h_A=(double*)malloc(size); h_B=(double*)malloc(size); h_C=(double*)malloc(size); if(h_A==NULL||h_B==NULL||h_C==NULL) { printf("malloc failed!"); exit(1); } for(i=0;i<N;i++) { h_A[i]=i*2; h_B[i]=i*3; } vectorAdd(h_A,h_B,h_C,N); for(i=0;i<10;i++) { printf("h_C[%d] is %f,should be %f\n",i,h_C[i],h_A[i]+h_B[i]); } return 0; } void vectorAdd(double* A, double* B,double* C,int n) { double *d_A=NULL, *d_B=NULL, *d_C=NULL; int size=sizeof(double)*n; cudaMalloc((void**)&d_A,size); cudaMemcpy(d_A,A,size,cudaMemcpyHostToDevice); cudaMalloc((void**)&d_B,size); cudaMemcpy(d_B,B,size,cudaMemcpyHostToDevice); cudaMalloc((void**)&d_C,size); if(d_A==NULL||d_B==NULL||d_C==NULL){ printf("device allocate memory failed!\n"); } // dim3 dimGrid(65537,65537,65537);//test grid,block size // dim3 dimBlock(1026,1024,64); vecAddKernel<<<ceil(n/1024.0),1024>>>(d_A,d_B,d_C,n); cudaMemcpy(C,d_C,size,cudaMemcpyDeviceToHost); cudaFree(d_A);cudaFree(d_B);cudaFree(d_C); } __global__ void vecAddKernel(double* A, double* B, double* C, int n) { int i=blockDim.x*blockIdx.x+threadIdx.x; if(i<n) { C[i]=A[i]+B[i]; } } //add nvcc -arch compute_13 to enable double /* Device 0: "Quadro K600" CUDA Driver Version / Runtime Version 5.5 / 5.5 CUDA Capability Major/Minor version number: 3.0 Total amount of global memory: 1024 MBytes (1073414144 bytes) ( 1) Multiprocessors, (192) CUDA Cores/MP: 192 CUDA Cores GPU Clock rate: 876 MHz (0.88 GHz) Memory Clock rate: 891 Mhz Memory Bus Width: 128-bit L2 Cache Size: 262144 bytes Maximum Texture Dimension Size (x,y,z) 1D=(65536), 2D=(65536, 65536), 3D=(4096, 4096, 4096) Maximum Layered 1D Texture Size, (num) layers 1D=(16384), 2048 layers Maximum Layered 2D Texture Size, (num) layers 2D=(16384, 16384), 2048 layers Total amount of constant memory: 65536 bytes Total amount of shared memory per block: 49152 bytes Total number of registers available per block: 65536 Warp size: 32 Maximum number of threads per multiprocessor: 2048 Maximum number of threads per block: 1024 Max dimension size of a thread block (x,y,z): (1024, 1024, 64) Max dimension size of a grid size (x,y,z): (2147483647, 65535, 65535) Maximum memory pitch: 2147483647 bytes Texture alignment: 512 bytes Concurrent copy and kernel execution: Yes with 1 copy engine(s) Run time limit on kernels: Yes Integrated GPU sharing Host Memory: No Support host page-locked memory mapping: Yes Alignment requirement for Surfaces: Yes Device has ECC support: Disabled Device supports Unified Addressing (UVA): Yes Device PCI Bus ID / PCI location ID: 5 / 0 Compute Mode: < Default (multiple host threads can use ::cudaSetDevice() with device simultaneously) > deviceQuery, CUDA Driver = CUDART, CUDA Driver Version = 5.5, CUDA Runtime Version = 5.5, NumDevs = 1, Device0 = Quadro K600 Result = PASS */
.file "tmpxft_0025fd5e_00000000-6_vectorAdd.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2031: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2031: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z37__device_stub__Z12vecAddKernelPdS_S_iPdS_S_i .type _Z37__device_stub__Z12vecAddKernelPdS_S_iPdS_S_i, @function _Z37__device_stub__Z12vecAddKernelPdS_S_iPdS_S_i: .LFB2053: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 56(%rsp), %rdi movq %rsi, 16(%rsp) leaq 68(%rsp), %rsi movq %rdx, 8(%rsp) leaq 40(%rsp), %rdx movl %ecx, 4(%rsp) leaq 48(%rsp), %rcx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 64(%rsp) movq %rax, 104(%rsp) leaq 16(%rsp), %rax movq %rax, 112(%rsp) leaq 8(%rsp), %rax movq %rax, 120(%rsp) leaq 4(%rsp), %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _Z12vecAddKernelPdS_S_i(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L2: movq 136(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2053: .size _Z37__device_stub__Z12vecAddKernelPdS_S_iPdS_S_i, .-_Z37__device_stub__Z12vecAddKernelPdS_S_iPdS_S_i .globl _Z12vecAddKernelPdS_S_i .type _Z12vecAddKernelPdS_S_i, @function _Z12vecAddKernelPdS_S_i: .LFB2054: .cfi_startproc endbr64 jmp _Z37__device_stub__Z12vecAddKernelPdS_S_iPdS_S_i .cfi_endproc .LFE2054: .size _Z12vecAddKernelPdS_S_i, .-_Z12vecAddKernelPdS_S_i .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "device allocate memory failed!\n" .text .globl _Z9vectorAddPdS_S_i .type _Z9vectorAddPdS_S_i, @function _Z9vectorAddPdS_S_i: .LFB2028: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %rsi, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rdx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movl %ecx, %ebp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 leal 0(,%rcx,8), %ebx movslq %ebx, %rbx movq %rbx, %rsi subq $64, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 56(%rsp) xorl %eax, %eax leaq 8(%rsp), %rdi xorl %eax, %eax movq %rax, 8(%rsp) movq %rax, 16(%rsp) movq %rax, 24(%rsp) call cudaMalloc@PLT movq 8(%rsp), %rdi movq %rbx, %rdx movq %r14, %rsi movl $1, %ecx call cudaMemcpy@PLT leaq 16(%rsp), %rdi movq %rbx, %rsi call cudaMalloc@PLT movq 16(%rsp), %rdi movq %rbx, %rdx movq %r13, %rsi movl $1, %ecx call cudaMemcpy@PLT leaq 24(%rsp), %rdi movq %rbx, %rsi call cudaMalloc@PLT cmpq $0, 8(%rsp) je .L9 cmpq $0, 16(%rsp) je .L9 cmpq $0, 24(%rsp) jne .L10 .L9: leaq .LC0(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L10: cvtsi2sdl %ebp, %xmm0 mulsd .LC1(%rip), %xmm0 call ceil@PLT movl $4194305, %edx xorl %r9d, %r9d xorl %r8d, %r8d cvttsd2siq %xmm0, %rax salq $10, %rdx movl $1, %ecx movl %eax, 32(%rsp) movabsq $4294967297, %rax movq %rax, 36(%rsp) movq 32(%rsp), %rdi movl 40(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L11 movq 24(%rsp), %rdx movq 16(%rsp), %rsi movl %ebp, %ecx movq 8(%rsp), %rdi call _Z37__device_stub__Z12vecAddKernelPdS_S_iPdS_S_i .L11: movq 24(%rsp), %rsi movl $2, %ecx movq %rbx, %rdx movq %r12, %rdi call cudaMemcpy@PLT movq 8(%rsp), %rdi call cudaFree@PLT movq 16(%rsp), %rdi call cudaFree@PLT movq 24(%rsp), %rdi call cudaFree@PLT movq 56(%rsp), %rax subq %fs:40, %rax je .L12 call __stack_chk_fail@PLT .L12: addq $64, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2028: .size _Z9vectorAddPdS_S_i, .-_Z9vectorAddPdS_S_i .section .rodata.str1.1 .LC2: .string "malloc failed!" .LC3: .string "h_C[%d] is %f,should be %f\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movl $80000, %edi pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 call malloc@PLT movl $80000, %edi movq %rax, %r12 call malloc@PLT movl $80000, %edi movq %rax, %rbp call malloc@PLT testq %r12, %r12 movq %rax, %r13 sete %al testq %rbp, %rbp sete %dl orb %dl, %al jne .L19 xorl %eax, %eax testq %r13, %r13 jne .L15 .L19: movl $2, %edi leaq .LC2(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT movl $1, %edi call exit@PLT .L15: leal (%rax,%rax), %edx cvtsi2sdl %edx, %xmm0 leal (%rax,%rax,2), %edx movsd %xmm0, (%r12,%rax,8) cvtsi2sdl %edx, %xmm0 movsd %xmm0, 0(%rbp,%rax,8) incq %rax cmpq $10000, %rax jne .L15 movl $10000, %ecx movq %r13, %rdx movq %rbp, %rsi movq %r12, %rdi call _Z9vectorAddPdS_S_i xorl %ebx, %ebx leaq .LC3(%rip), %r14 .L17: movsd (%r12,%rbx,8), %xmm1 addsd 0(%rbp,%rbx,8), %xmm1 movl %ebx, %edx movb $2, %al movsd 0(%r13,%rbx,8), %xmm0 movq %r14, %rsi movl $2, %edi incq %rbx call __printf_chk@PLT cmpq $10, %rbx jne .L17 popq %rbx .cfi_def_cfa_offset 40 xorl %eax, %eax popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC4: .string "_Z12vecAddKernelPdS_S_i" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2056: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC4(%rip), %rdx movq %rax, %rdi leaq _Z12vecAddKernelPdS_S_i(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2056: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC1: .long 0 .long 1062207488 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z12vecAddKernelPdS_S_i .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R8, SR_CTAID.X ; /* 0x0000000000087919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0030*/ IMAD R8, R8, c[0x0][0x0], R3 ; /* 0x0000000008087a24 */ /* 0x001fca00078e0203 */ /*0040*/ ISETP.GE.AND P0, PT, R8, c[0x0][0x178], PT ; /* 0x00005e0008007a0c */ /* 0x000fda0003f06270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ MOV R9, 0x8 ; /* 0x0000000800097802 */ /* 0x000fe20000000f00 */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*0080*/ IMAD.WIDE R4, R8, R9, c[0x0][0x168] ; /* 0x00005a0008047625 */ /* 0x000fc800078e0209 */ /*0090*/ IMAD.WIDE R2, R8.reuse, R9.reuse, c[0x0][0x160] ; /* 0x0000580008027625 */ /* 0x0c0fe400078e0209 */ /*00a0*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea8000c1e1b00 */ /*00b0*/ LDG.E.64 R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea2000c1e1b00 */ /*00c0*/ IMAD.WIDE R8, R8, R9, c[0x0][0x170] ; /* 0x00005c0008087625 */ /* 0x000fe200078e0209 */ /*00d0*/ DADD R6, R4, R2 ; /* 0x0000000004067229 */ /* 0x004e0e0000000002 */ /*00e0*/ STG.E.64 [R8.64], R6 ; /* 0x0000000608007986 */ /* 0x001fe2000c101b04 */ /*00f0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0100*/ BRA 0x100; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <stdio.h> #include <hip/hip_runtime.h> void vectorAdd(double* A, double* B,double* C,int n); __global__ void vecAddKernel(double* A, double* B, double* C, int n); int main() { double *h_A, *h_B, *h_C; int i; long N=10000; int size=N*sizeof(double); h_A=(double*)malloc(size); h_B=(double*)malloc(size); h_C=(double*)malloc(size); if(h_A==NULL||h_B==NULL||h_C==NULL) { printf("malloc failed!"); exit(1); } for(i=0;i<N;i++) { h_A[i]=i*2; h_B[i]=i*3; } vectorAdd(h_A,h_B,h_C,N); for(i=0;i<10;i++) { printf("h_C[%d] is %f,should be %f\n",i,h_C[i],h_A[i]+h_B[i]); } return 0; } void vectorAdd(double* A, double* B,double* C,int n) { double *d_A=NULL, *d_B=NULL, *d_C=NULL; int size=sizeof(double)*n; hipMalloc((void**)&d_A,size); hipMemcpy(d_A,A,size,hipMemcpyHostToDevice); hipMalloc((void**)&d_B,size); hipMemcpy(d_B,B,size,hipMemcpyHostToDevice); hipMalloc((void**)&d_C,size); if(d_A==NULL||d_B==NULL||d_C==NULL){ printf("device allocate memory failed!\n"); } // dim3 dimGrid(65537,65537,65537);//test grid,block size // dim3 dimBlock(1026,1024,64); vecAddKernel<<<ceil(n/1024.0),1024>>>(d_A,d_B,d_C,n); hipMemcpy(C,d_C,size,hipMemcpyDeviceToHost); hipFree(d_A);hipFree(d_B);hipFree(d_C); } __global__ void vecAddKernel(double* A, double* B, double* C, int n) { int i=blockDim.x*blockIdx.x+threadIdx.x; if(i<n) { C[i]=A[i]+B[i]; } } //add nvcc -arch compute_13 to enable double /* Device 0: "Quadro K600" CUDA Driver Version / Runtime Version 5.5 / 5.5 CUDA Capability Major/Minor version number: 3.0 Total amount of global memory: 1024 MBytes (1073414144 bytes) ( 1) Multiprocessors, (192) CUDA Cores/MP: 192 CUDA Cores GPU Clock rate: 876 MHz (0.88 GHz) Memory Clock rate: 891 Mhz Memory Bus Width: 128-bit L2 Cache Size: 262144 bytes Maximum Texture Dimension Size (x,y,z) 1D=(65536), 2D=(65536, 65536), 3D=(4096, 4096, 4096) Maximum Layered 1D Texture Size, (num) layers 1D=(16384), 2048 layers Maximum Layered 2D Texture Size, (num) layers 2D=(16384, 16384), 2048 layers Total amount of constant memory: 65536 bytes Total amount of shared memory per block: 49152 bytes Total number of registers available per block: 65536 Warp size: 32 Maximum number of threads per multiprocessor: 2048 Maximum number of threads per block: 1024 Max dimension size of a thread block (x,y,z): (1024, 1024, 64) Max dimension size of a grid size (x,y,z): (2147483647, 65535, 65535) Maximum memory pitch: 2147483647 bytes Texture alignment: 512 bytes Concurrent copy and kernel execution: Yes with 1 copy engine(s) Run time limit on kernels: Yes Integrated GPU sharing Host Memory: No Support host page-locked memory mapping: Yes Alignment requirement for Surfaces: Yes Device has ECC support: Disabled Device supports Unified Addressing (UVA): Yes Device PCI Bus ID / PCI location ID: 5 / 0 Compute Mode: < Default (multiple host threads can use ::cudaSetDevice() with device simultaneously) > deviceQuery, CUDA Driver = CUDART, CUDA Driver Version = 5.5, CUDA Runtime Version = 5.5, NumDevs = 1, Device0 = Quadro K600 Result = PASS */
.text .file "vectorAdd.hip" .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movl $80000, %edi # imm = 0x13880 callq malloc movq %rax, %rbx movl $80000, %edi # imm = 0x13880 callq malloc movq %rax, %r14 movl $80000, %edi # imm = 0x13880 callq malloc testq %rbx, %rbx je .LBB0_8 # %bb.1: testq %r14, %r14 je .LBB0_8 # %bb.2: movq %rax, %r15 testq %rax, %rax je .LBB0_8 # %bb.3: # %.preheader.preheader xorl %eax, %eax xorl %ecx, %ecx .LBB0_4: # %.preheader # =>This Inner Loop Header: Depth=1 xorps %xmm0, %xmm0 cvtsi2sd %eax, %xmm0 movsd %xmm0, (%rbx,%rax,4) xorps %xmm0, %xmm0 cvtsi2sd %ecx, %xmm0 movsd %xmm0, (%r14,%rax,4) addl $3, %ecx addq $2, %rax cmpq $20000, %rax # imm = 0x4E20 jne .LBB0_4 # %bb.5: movq %rbx, %rdi movq %r14, %rsi movq %r15, %rdx movl $10000, %ecx # imm = 0x2710 callq _Z9vectorAddPdS_S_i xorl %r12d, %r12d .LBB0_6: # =>This Inner Loop Header: Depth=1 movsd (%r15,%r12,8), %xmm0 # xmm0 = mem[0],zero movsd (%rbx,%r12,8), %xmm1 # xmm1 = mem[0],zero addsd (%r14,%r12,8), %xmm1 movl $.L.str.1, %edi movl %r12d, %esi movb $2, %al callq printf incq %r12 cmpq $10, %r12 jne .LBB0_6 # %bb.7: xorl %eax, %eax addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB0_8: .cfi_def_cfa_offset 48 movl $.L.str, %edi xorl %eax, %eax callq printf movl $1, %edi callq exit .Lfunc_end0: .size main, .Lfunc_end0-main .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _Z9vectorAddPdS_S_i .LCPI1_0: .quad 0x3f50000000000000 # double 9.765625E-4 .text .globl _Z9vectorAddPdS_S_i .type _Z9vectorAddPdS_S_i,@function _Z9vectorAddPdS_S_i: # @_Z9vectorAddPdS_S_i .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $40, %rsp .cfi_def_cfa_offset 96 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 # kill: def $ecx killed $ecx def $rcx movq %rdx, 32(%rsp) # 8-byte Spill movq %rsi, %r13 movq %rdi, %rbx xorl %ebp, %ebp leaq 16(%rsp), %r12 movq %rbp, (%r12) leaq 8(%rsp), %r14 movq %rbp, (%r14) movq %rsp, %rax movq %rbp, (%rax) movq %rcx, 24(%rsp) # 8-byte Spill leal (,%rcx,8), %eax movslq %eax, %r15 movq %r12, %rdi movq %r15, %rsi callq hipMalloc movq (%r12), %rdi movq %rbx, %rsi movq %r15, %rdx movl $1, %ecx callq hipMemcpy movq %r14, %rdi movq %r15, %rsi callq hipMalloc movq (%r14), %rdi movq %r13, %rsi movq %r15, %rdx movl $1, %ecx callq hipMemcpy movq %rsp, %rdi movq %r15, %rsi callq hipMalloc cmpq %rbp, (%r12) je .LBB1_3 # %bb.1: cmpq $0, 8(%rsp) je .LBB1_3 # %bb.2: cmpq $0, (%rsp) jne .LBB1_4 .LBB1_3: movl $.Lstr, %edi callq puts@PLT .LBB1_4: movq 24(%rsp), %rbx # 8-byte Reload cvtsi2sd %ebx, %xmm0 mulsd .LCPI1_0(%rip), %xmm0 callq ceil@PLT cvttsd2si %xmm0, %rax movl %eax, %edi btsq $32, %rdi movabsq $4294967296, %rdx # imm = 0x100000000 orq $1024, %rdx # imm = 0x400 movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_6 # %bb.5: movq 16(%rsp), %rdi movq 8(%rsp), %rsi movq (%rsp), %rdx movl %ebx, %ecx callq _Z27__device_stub__vecAddKernelPdS_S_i .LBB1_6: movq (%rsp), %rsi movq 32(%rsp), %rdi # 8-byte Reload movq %r15, %rdx movl $2, %ecx callq hipMemcpy movq 16(%rsp), %rdi callq hipFree movq 8(%rsp), %rdi callq hipFree movq (%rsp), %rdi callq hipFree addq $40, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z9vectorAddPdS_S_i, .Lfunc_end1-_Z9vectorAddPdS_S_i .cfi_endproc # -- End function .globl _Z27__device_stub__vecAddKernelPdS_S_i # -- Begin function _Z27__device_stub__vecAddKernelPdS_S_i .type _Z27__device_stub__vecAddKernelPdS_S_i,@function _Z27__device_stub__vecAddKernelPdS_S_i: # @_Z27__device_stub__vecAddKernelPdS_S_i .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z12vecAddKernelPdS_S_i, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size _Z27__device_stub__vecAddKernelPdS_S_i, .Lfunc_end2-_Z27__device_stub__vecAddKernelPdS_S_i .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB3_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB3_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z12vecAddKernelPdS_S_i, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end3: .size __hip_module_ctor, .Lfunc_end3-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB4_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB4_2: retq .Lfunc_end4: .size __hip_module_dtor, .Lfunc_end4-__hip_module_dtor .cfi_endproc # -- End function .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "malloc failed!" .size .L.str, 15 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "h_C[%d] is %f,should be %f\n" .size .L.str.1, 28 .type _Z12vecAddKernelPdS_S_i,@object # @_Z12vecAddKernelPdS_S_i .section .rodata,"a",@progbits .globl _Z12vecAddKernelPdS_S_i .p2align 3, 0x0 _Z12vecAddKernelPdS_S_i: .quad _Z27__device_stub__vecAddKernelPdS_S_i .size _Z12vecAddKernelPdS_S_i, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z12vecAddKernelPdS_S_i" .size .L__unnamed_1, 24 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "device allocate memory failed!" .size .Lstr, 31 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z27__device_stub__vecAddKernelPdS_S_i .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z12vecAddKernelPdS_S_i .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z12vecAddKernelPdS_S_i ; -- Begin function _Z12vecAddKernelPdS_S_i .globl _Z12vecAddKernelPdS_S_i .p2align 8 .type _Z12vecAddKernelPdS_S_i,@function _Z12vecAddKernelPdS_S_i: ; @_Z12vecAddKernelPdS_S_i ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x2c s_load_b32 s3, s[0:1], 0x18 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] s_mov_b32 s2, exec_lo v_cmpx_gt_i32_e64 s3, v1 s_cbranch_execz .LBB0_2 ; %bb.1: s_load_b128 s[4:7], s[0:1], 0x0 v_ashrrev_i32_e32 v2, 31, v1 s_load_b64 s[0:1], s[0:1], 0x10 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 3, v[1:2] s_waitcnt lgkmcnt(0) v_add_co_u32 v2, vcc_lo, s4, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, s5, v1, vcc_lo v_add_co_u32 v4, vcc_lo, s6, v0 v_add_co_ci_u32_e32 v5, vcc_lo, s7, v1, vcc_lo v_add_co_u32 v0, vcc_lo, s0, v0 global_load_b64 v[2:3], v[2:3], off global_load_b64 v[4:5], v[4:5], off v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo s_waitcnt vmcnt(0) v_add_f64 v[2:3], v[2:3], v[4:5] global_store_b64 v[0:1], v[2:3], off .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z12vecAddKernelPdS_S_i .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 288 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 6 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z12vecAddKernelPdS_S_i, .Lfunc_end0-_Z12vecAddKernelPdS_S_i ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 184 ; NumSgprs: 18 ; NumVgprs: 6 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 6 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: hidden_block_count_x - .offset: 36 .size: 4 .value_kind: hidden_block_count_y - .offset: 40 .size: 4 .value_kind: hidden_block_count_z - .offset: 44 .size: 2 .value_kind: hidden_group_size_x - .offset: 46 .size: 2 .value_kind: hidden_group_size_y - .offset: 48 .size: 2 .value_kind: hidden_group_size_z - .offset: 50 .size: 2 .value_kind: hidden_remainder_x - .offset: 52 .size: 2 .value_kind: hidden_remainder_y - .offset: 54 .size: 2 .value_kind: hidden_remainder_z - .offset: 72 .size: 8 .value_kind: hidden_global_offset_x - .offset: 80 .size: 8 .value_kind: hidden_global_offset_y - .offset: 88 .size: 8 .value_kind: hidden_global_offset_z - .offset: 96 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 288 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z12vecAddKernelPdS_S_i .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z12vecAddKernelPdS_S_i.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 6 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
ba002e0a017df1958c16ced9d8edbfe46607428d
#include <cuda_runtime.h> #include <device_launch_parameters.h> #include <stdlib.h> #include <stdio.h> #include <math.h> #include <assert.h> #include <iostream> #define Shared_Mem_Size 16*16*4 // CUDA kernel for vector addition __global__ void tile_MatrixMul(int* a, int* b, int* c, int n, int tile_size) { //statically-sized memory __shared__ int A[Shared_Mem_Size]; __shared__ int B[Shared_Mem_Size]; int tx = threadIdx.x; int ty = threadIdx.y; int bx = blockIdx.x; int by = blockIdx.y; //cal global row and col postions for this thread int row = by * tile_size + ty; int col = bx * tile_size + tx; //Intermidiate sum for element being written int temp_val = 0; //sweet tiles over entire matrix for (int i = 0; i < (n / tile_size); i++) { /* Every thread in a threadblock loads one element into shared memory The element location in shared memory corresponds to the thread's position in the threadblock (e.g thread[0,0] loads for A[0 * tile_size + 0] and B[0 * tile_size + 0]) Explanation of indexing parameters for A: row*n: Indexes the global row for this thread (loop invariant) i*tile_size: Indexes new set of column each iteration tx: Indexes the column within that set for B: col: Indexes the global column this thread (loop invariant) i*tile_size*n: Indexes next set of rows each iteration ty*n: Indexes the row within that set */ A[(ty * tile_size) + tx] = a[row * n + (i * tile_size + tx)]; B[(ty * tile_size) + tx] = b[(i * tile_size * n + ty * n) + col]; //Ensure all threads have loaded their data before proceeding __syncthreads(); //cal all temp values for this tile for (int j = 0; j < tile_size; j++) { temp_val += A[(ty * tile_size) + j] * B[(j * tile_size) + tx]; } //Ensure some threads dont progress and stomp current shared memory values __syncthreads(); } c[(row * n) + col] = temp_val; } // Initialize void Mat_init(int* a, int n) { for (int i = 0; i < n; i++) { for (int j = 0; j < n; j++) { a[i * n + j] = rand() % 100; } } } // Check MatrixMul add result void check_answer(int* a, int* b, int* c, int n) { int* result = (int*)malloc(n * n * sizeof(int)); for (int i = 0; i < n; i++) { for (int j = 0; j < n; j++) { for (int k = 0; k < n; k++) { result[i * n + j] += a[i * n + k] * b[k * n + j]; } } } for (int i = 0; i < n; i++) { for (int j = 0; j < n; j++) { assert(c[i * n + j] == result[i * n + j]); } } } int main() { // matrix of size 1024 x 1024 int n = 1 << 10; //host memory pointers int* h_a, * h_b, * h_c; // Allocation size for all vectors size_t bytes = sizeof(int) * n * n; h_a = (int*)malloc(bytes); h_b = (int*)malloc(bytes); h_c = (int*)malloc(bytes); //device memory pointers int* d_a, * d_b, * d_c; cudaMalloc(&d_a, bytes); cudaMalloc(&d_b, bytes); cudaMalloc(&d_c, bytes); // Initialize vectors a and b with random values between 0 and 99 Mat_init(h_a, n); Mat_init(h_b, n); cudaMemcpy(d_a, h_a, bytes, cudaMemcpyHostToDevice); cudaMemcpy(d_b, h_b, bytes, cudaMemcpyHostToDevice); // Threadblock size int BLOCKS = 16; // Grid size int GRID = (int)ceil(n / BLOCKS); //use dim3 objects dim3 grid(GRID, GRID); dim3 threads(BLOCKS, BLOCKS); // Launch kernel on default stream w/o shmem tile_MatrixMul <<<grid, threads >>> (d_a, d_b, d_c, n, BLOCKS); //copy result back to host cudaMemcpy(h_c, d_c, bytes, cudaMemcpyDeviceToHost); // Check result for errors check_answer(h_a, h_b, h_c, n); free(h_a); free(h_b); free(h_c); cudaFree(d_a); cudaFree(d_b); cudaFree(d_c); printf("COMPLETED SUCCESFULLY\n"); return 0; }
.file "tmpxft_00259bba_00000000-6_Tile_Matrix_mul.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB3640: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE3640: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z8Mat_initPii .type _Z8Mat_initPii, @function _Z8Mat_initPii: .LFB3635: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 movl $100, %r14d pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 movslq %esi, %r13 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 xorl %r12d, %r12d pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 movq %r13, %rbp salq $2, %r13 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movq %rdi, %rbx pushq %rdx .cfi_def_cfa_offset 64 .L3: cmpl %ebp, %r12d jge .L9 leaq (%rbx,%r13), %r15 .L4: call rand@PLT addq $4, %rbx cltd idivl %r14d movl %edx, -4(%rbx) cmpq %r15, %rbx jne .L4 incl %r12d jmp .L3 .L9: popq %rax .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3635: .size _Z8Mat_initPii, .-_Z8Mat_initPii .globl _Z12check_answerPiS_S_i .type _Z12check_answerPiS_S_i, @function _Z12check_answerPiS_S_i: .LFB3636: .cfi_startproc endbr64 ret .cfi_endproc .LFE3636: .size _Z12check_answerPiS_S_i, .-_Z12check_answerPiS_S_i .globl _Z40__device_stub__Z14tile_MatrixMulPiS_S_iiPiS_S_ii .type _Z40__device_stub__Z14tile_MatrixMulPiS_S_iiPiS_S_ii, @function _Z40__device_stub__Z14tile_MatrixMulPiS_S_iiPiS_S_ii: .LFB3662: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 24(%rsp) leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rdx, 8(%rsp) leaq 32(%rsp), %rdx movl %ecx, 4(%rsp) leaq 40(%rsp), %rcx movl %r8d, (%rsp) movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 8(%rsp), %rax movq %rax, 112(%rsp) leaq 4(%rsp), %rax movq %rax, 120(%rsp) movq %rsp, %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L11 pushq 40(%rsp) .cfi_def_cfa_offset 168 leaq _Z14tile_MatrixMulPiS_S_ii(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 176 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L11: movq 136(%rsp), %rax subq %fs:40, %rax je .L13 call __stack_chk_fail@PLT .L13: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3662: .size _Z40__device_stub__Z14tile_MatrixMulPiS_S_iiPiS_S_ii, .-_Z40__device_stub__Z14tile_MatrixMulPiS_S_iiPiS_S_ii .globl _Z14tile_MatrixMulPiS_S_ii .type _Z14tile_MatrixMulPiS_S_ii, @function _Z14tile_MatrixMulPiS_S_ii: .LFB3663: .cfi_startproc endbr64 jmp _Z40__device_stub__Z14tile_MatrixMulPiS_S_iiPiS_S_ii .cfi_endproc .LFE3663: .size _Z14tile_MatrixMulPiS_S_ii, .-_Z14tile_MatrixMulPiS_S_ii .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "COMPLETED SUCCESFULLY\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB3637: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 movl $4194304, %edi pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $64, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 56(%rsp) xorl %eax, %eax call malloc@PLT movl $4194304, %edi movq %rax, %rbp call malloc@PLT movl $4194304, %edi movq %rax, %rbx call malloc@PLT leaq 8(%rsp), %rdi movl $4194304, %esi movq %rax, %r12 call cudaMalloc@PLT leaq 16(%rsp), %rdi movl $4194304, %esi call cudaMalloc@PLT leaq 24(%rsp), %rdi movl $4194304, %esi call cudaMalloc@PLT movl $1024, %esi movq %rbp, %rdi call _Z8Mat_initPii movl $1024, %esi movq %rbx, %rdi call _Z8Mat_initPii movq 8(%rsp), %rdi movl $1, %ecx movq %rbp, %rsi movl $4194304, %edx call cudaMemcpy@PLT movq 16(%rsp), %rdi movl $1, %ecx movq %rbx, %rsi movl $4194304, %edx call cudaMemcpy@PLT xorl %r9d, %r9d xorl %r8d, %r8d movl $1, %ecx movabsq $68719476752, %rdx movl $1, %esi movabsq $274877907008, %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L17 movq 24(%rsp), %rdx movq 16(%rsp), %rsi movl $1024, %ecx movl $16, %r8d movq 8(%rsp), %rdi call _Z40__device_stub__Z14tile_MatrixMulPiS_S_iiPiS_S_ii .L17: movq 24(%rsp), %rsi movl $2, %ecx movl $4194304, %edx movq %r12, %rdi call cudaMemcpy@PLT movq %rbp, %rdi call free@PLT movq %rbx, %rdi call free@PLT movq %r12, %rdi call free@PLT movq 8(%rsp), %rdi call cudaFree@PLT movq 16(%rsp), %rdi call cudaFree@PLT movq 24(%rsp), %rdi call cudaFree@PLT xorl %eax, %eax movl $2, %edi leaq .LC0(%rip), %rsi call __printf_chk@PLT movq 56(%rsp), %rax subq %fs:40, %rax je .L18 call __stack_chk_fail@PLT .L18: addq $64, %rsp .cfi_def_cfa_offset 32 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3637: .size main, .-main .section .rodata.str1.1 .LC1: .string "_Z14tile_MatrixMulPiS_S_ii" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB3665: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC1(%rip), %rdx movq %rax, %rdi leaq _Z14tile_MatrixMulPiS_S_ii(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE3665: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z14tile_MatrixMulPiS_S_ii .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ IABS R5, c[0x0][0x17c] ; /* 0x00005f0000057a13 */ /* 0x000fe20000000000 */ /*0020*/ ULDC.64 UR4, c[0x0][0x178] ; /* 0x00005e0000047ab9 */ /* 0x000fe20000000a00 */ /*0030*/ MOV R18, RZ ; /* 0x000000ff00127202 */ /* 0x000fe20000000f00 */ /*0040*/ ULOP3.LUT UR4, UR4, UR5, URZ, 0x3c, !UPT ; /* 0x0000000504047292 */ /* 0x000fe2000f8e3c3f */ /*0050*/ I2F.RP R0, R5 ; /* 0x0000000500007306 */ /* 0x000e2a0000209400 */ /*0060*/ ISETP.LE.AND P2, PT, RZ, UR4, PT ; /* 0x00000004ff007c0c */ /* 0x000fe2000bf43270 */ /*0070*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc40000000a00 */ /*0080*/ MUFU.RCP R0, R0 ; /* 0x0000000000007308 */ /* 0x001e240000001000 */ /*0090*/ IADD3 R2, R0, 0xffffffe, RZ ; /* 0x0ffffffe00027810 */ /* 0x001fcc0007ffe0ff */ /*00a0*/ F2I.FTZ.U32.TRUNC.NTZ R3, R2 ; /* 0x0000000200037305 */ /* 0x000064000021f000 */ /*00b0*/ MOV R2, RZ ; /* 0x000000ff00027202 */ /* 0x001fe20000000f00 */ /*00c0*/ IMAD.MOV R4, RZ, RZ, -R3 ; /* 0x000000ffff047224 */ /* 0x002fc800078e0a03 */ /*00d0*/ IMAD R7, R4, R5, RZ ; /* 0x0000000504077224 */ /* 0x000fe200078e02ff */ /*00e0*/ IABS R4, c[0x0][0x178] ; /* 0x00005e0000047a13 */ /* 0x000fc60000000000 */ /*00f0*/ IMAD.HI.U32 R3, R3, R7, R2 ; /* 0x0000000703037227 */ /* 0x000fe400078e0002 */ /*0100*/ S2R R7, SR_CTAID.X ; /* 0x0000000000077919 */ /* 0x000e280000002500 */ /*0110*/ IMAD.HI.U32 R3, R3, R4, RZ ; /* 0x0000000403037227 */ /* 0x000fe200078e00ff */ /*0120*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */ /* 0x000e260000002100 */ /*0130*/ IMAD.MOV R0, RZ, RZ, -R3 ; /* 0x000000ffff007224 */ /* 0x000fc800078e0a03 */ /*0140*/ IMAD R0, R5, R0, R4 ; /* 0x0000000005007224 */ /* 0x000fca00078e0204 */ /*0150*/ ISETP.GT.U32.AND P1, PT, R5, R0, PT ; /* 0x000000000500720c */ /* 0x000fe20003f24070 */ /*0160*/ IMAD R6, R7, c[0x0][0x17c], R2 ; /* 0x00005f0007067a24 */ /* 0x001fd800078e0202 */ /*0170*/ @!P1 IADD3 R0, R0, -R5.reuse, RZ ; /* 0x8000000500009210 */ /* 0x080fe40007ffe0ff */ /*0180*/ @!P1 IADD3 R3, R3, 0x1, RZ ; /* 0x0000000103039810 */ /* 0x000fe40007ffe0ff */ /*0190*/ ISETP.GE.U32.AND P0, PT, R0, R5, PT ; /* 0x000000050000720c */ /* 0x000fe40003f06070 */ /*01a0*/ ISETP.NE.AND P1, PT, RZ, c[0x0][0x17c], PT ; /* 0x00005f00ff007a0c */ /* 0x000fe20003f25270 */ /*01b0*/ S2R R5, SR_CTAID.Y ; /* 0x0000000000057919 */ /* 0x000e280000002600 */ /*01c0*/ S2R R0, SR_TID.Y ; /* 0x0000000000007919 */ /* 0x000e2c0000002200 */ /*01d0*/ @P0 IADD3 R3, R3, 0x1, RZ ; /* 0x0000000103030810 */ /* 0x000fca0007ffe0ff */ /*01e0*/ @!P2 IMAD.MOV R3, RZ, RZ, -R3 ; /* 0x000000ffff03a224 */ /* 0x000fe200078e0a03 */ /*01f0*/ @!P1 LOP3.LUT R3, RZ, c[0x0][0x17c], RZ, 0x33, !PT ; /* 0x00005f00ff039a12 */ /* 0x000fc800078e33ff */ /*0200*/ ISETP.GE.AND P0, PT, R3, 0x1, PT ; /* 0x000000010300780c */ /* 0x000fe20003f06270 */ /*0210*/ IMAD R5, R5, c[0x0][0x17c], R0 ; /* 0x00005f0005057a24 */ /* 0x001fd800078e0200 */ /*0220*/ @!P0 BRA 0xe30 ; /* 0x00000c0000008947 */ /* 0x000fea0003800000 */ /*0230*/ IMAD.MOV.U32 R11, RZ, RZ, c[0x0][0x17c] ; /* 0x00005f00ff0b7624 */ /* 0x000fe200078e00ff */ /*0240*/ LEA R8, R2, 0x1000, 0x2 ; /* 0x0000100002087811 */ /* 0x000fe200078e10ff */ /*0250*/ IMAD R9, R0, c[0x0][0x17c], RZ ; /* 0x00005f0000097a24 */ /* 0x000fe200078e02ff */ /*0260*/ MOV R10, RZ ; /* 0x000000ff000a7202 */ /* 0x000fe20000000f00 */ /*0270*/ IMAD R7, R5, c[0x0][0x178], R2 ; /* 0x00005e0005077a24 */ /* 0x000fe200078e0202 */ /*0280*/ IADD3 R4, R11.reuse, -0x1, RZ ; /* 0xffffffff0b047810 */ /* 0x040fe20007ffe0ff */ /*0290*/ IMAD.MOV.U32 R18, RZ, RZ, RZ ; /* 0x000000ffff127224 */ /* 0x000fe200078e00ff */ /*02a0*/ LOP3.LUT R11, R11, 0x3, RZ, 0xc0, !PT ; /* 0x000000030b0b7812 */ /* 0x000fe400078ec0ff */ /*02b0*/ ISETP.GE.U32.AND P2, PT, R4, 0x3, PT ; /* 0x000000030400780c */ /* 0x000fe40003f46070 */ /*02c0*/ IADD3 R12, R9, R2, RZ ; /* 0x00000002090c7210 */ /* 0x000fc40007ffe0ff */ /*02d0*/ LEA R13, R9, 0x8, 0x2 ; /* 0x00000008090d7811 */ /* 0x000fe400078e10ff */ /*02e0*/ IADD3 R14, -R11, c[0x0][0x17c], RZ ; /* 0x00005f000b0e7a10 */ /* 0x000fe40007ffe1ff */ /*02f0*/ IMAD R15, R10.reuse, c[0x0][0x17c], R0 ; /* 0x00005f000a0f7a24 */ /* 0x040fe400078e0200 */ /*0300*/ IMAD.MOV.U32 R20, RZ, RZ, 0x4 ; /* 0x00000004ff147424 */ /* 0x000fe400078e00ff */ /*0310*/ IMAD R16, R10, c[0x0][0x17c], R7 ; /* 0x00005f000a107a24 */ /* 0x000fe400078e0207 */ /*0320*/ IMAD R15, R15, c[0x0][0x178], R6 ; /* 0x00005e000f0f7a24 */ /* 0x000fe400078e0206 */ /*0330*/ IMAD.WIDE R16, R16, R20, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fc800078e0214 */ /*0340*/ IMAD.WIDE R20, R15, R20, c[0x0][0x168] ; /* 0x00005a000f147625 */ /* 0x000fe400078e0214 */ /*0350*/ LDG.E R17, [R16.64] ; /* 0x0000000410117981 */ /* 0x000ea8000c1e1900 */ /*0360*/ LDG.E R21, [R20.64] ; /* 0x0000000414157981 */ /* 0x000ee2000c1e1900 */ /*0370*/ MOV R15, c[0x0][0x17c] ; /* 0x00005f00000f7a02 */ /* 0x000fe40000000f00 */ /*0380*/ IADD3 R10, R10, 0x1, RZ ; /* 0x000000010a0a7810 */ /* 0x000fe40007ffe0ff */ /*0390*/ ISETP.GE.AND P0, PT, R15, 0x1, PT ; /* 0x000000010f00780c */ /* 0x000fc40003f06270 */ /*03a0*/ ISETP.GE.AND P1, PT, R10, R3, PT ; /* 0x000000030a00720c */ /* 0x000fe20003f26270 */ /*03b0*/ STS [R12.X4], R17 ; /* 0x000000110c007388 */ /* 0x0041e80000004800 */ /*03c0*/ STS [R12.X4+0x1000], R21 ; /* 0x001000150c007388 */ /* 0x0081e80000004800 */ /*03d0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*03e0*/ @!P0 BRA 0xe10 ; /* 0x00000a2000008947 */ /* 0x000fea0003800000 */ /*03f0*/ IMAD.MOV.U32 R16, RZ, RZ, RZ ; /* 0x000000ffff107224 */ /* 0x001fe200078e00ff */ /*0400*/ @!P2 BRA 0xcd0 ; /* 0x000008c00000a947 */ /* 0x000fea0003800000 */ /*0410*/ ISETP.GT.AND P0, PT, R14, RZ, PT ; /* 0x000000ff0e00720c */ /* 0x000fe20003f04270 */ /*0420*/ IMAD.MOV.U32 R4, RZ, RZ, R13 ; /* 0x000000ffff047224 */ /* 0x000fe200078e000d */ /*0430*/ MOV R16, RZ ; /* 0x000000ff00107202 */ /* 0x000fe20000000f00 */ /*0440*/ IMAD.MOV.U32 R17, RZ, RZ, R14 ; /* 0x000000ffff117224 */ /* 0x000fe200078e000e */ /*0450*/ MOV R30, R8 ; /* 0x00000008001e7202 */ /* 0x000fd20000000f00 */ /*0460*/ @!P0 BRA 0xb80 ; /* 0x0000071000008947 */ /* 0x000fea0003800000 */ /*0470*/ ISETP.GT.AND P3, PT, R17, 0xc, PT ; /* 0x0000000c1100780c */ /* 0x000fe40003f64270 */ /*0480*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fd60003f0f070 */ /*0490*/ @!P3 BRA 0x900 ; /* 0x000004600000b947 */ /* 0x000fea0003800000 */ /*04a0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*04b0*/ LDS R19, [R30] ; /* 0x000000001e137984 */ /* 0x000fe20000000800 */ /*04c0*/ LEA R20, R15, R30, 0x2 ; /* 0x0000001e0f147211 */ /* 0x000fe400078e10ff */ /*04d0*/ IADD3 R17, R17, -0x10, RZ ; /* 0xfffffff011117810 */ /* 0x000fe20007ffe0ff */ /*04e0*/ LDS R24, [R4+-0x8] ; /* 0xfffff80004187984 */ /* 0x000e220000000800 */ /*04f0*/ IADD3 R16, R16, 0x10, RZ ; /* 0x0000001010107810 */ /* 0x000fe20007ffe0ff */ /*0500*/ IMAD R32, R15, 0x4, R20 ; /* 0x000000040f207824 */ /* 0x000fe200078e0214 */ /*0510*/ ISETP.GT.AND P3, PT, R17, 0xc, PT ; /* 0x0000000c1100780c */ /* 0x000fe20003f64270 */ /*0520*/ LDS R22, [R4+-0x4] ; /* 0xfffffc0004167984 */ /* 0x000fe60000000800 */ /*0530*/ LEA R34, R15.reuse, R32, 0x2 ; /* 0x000000200f227211 */ /* 0x040fe200078e10ff */ /*0540*/ LDS R23, [R20] ; /* 0x0000000014177984 */ /* 0x000e680000000800 */ /*0550*/ LDS R26, [R4] ; /* 0x00000000041a7984 */ /* 0x000fe20000000800 */ /*0560*/ IMAD R36, R15, 0x4, R34 ; /* 0x000000040f247824 */ /* 0x000fc600078e0222 */ /*0570*/ LDS R31, [R32] ; /* 0x00000000201f7984 */ /* 0x000ea40000000800 */ /*0580*/ LEA R21, R15.reuse, R36, 0x2 ; /* 0x000000240f157211 */ /* 0x040fe400078e10ff */ /*0590*/ LDS R27, [R4+0x4] ; /* 0x00000400041b7984 */ /* 0x000fe60000000800 */ /*05a0*/ IMAD R33, R15.reuse, 0x4, R21 ; /* 0x000000040f217824 */ /* 0x040fe200078e0215 */ /*05b0*/ LDS R30, [R34] ; /* 0x00000000221e7984 */ /* 0x0007280000000800 */ /*05c0*/ LDS R28, [R4+0x8] ; /* 0x00000800041c7984 */ /* 0x000fe20000000800 */ /*05d0*/ LEA R35, R15, R33, 0x2 ; /* 0x000000210f237211 */ /* 0x000fc600078e10ff */ /*05e0*/ LDS R29, [R36] ; /* 0x00000000241d7984 */ /* 0x000b240000000800 */ /*05f0*/ IMAD R34, R15, 0x4, R35 ; /* 0x000000040f227824 */ /* 0x008fe400078e0223 */ /*0600*/ LDS R20, [R4+0xc] ; /* 0x00000c0004147984 */ /* 0x000fe80000000800 */ /*0610*/ LDS R21, [R21] ; /* 0x0000000015157984 */ /* 0x000ee20000000800 */ /*0620*/ IMAD R24, R19, R24, R18 ; /* 0x0000001813187224 */ /* 0x001fc600078e0212 */ /*0630*/ LDS R18, [R4+0x10] ; /* 0x0000100004127984 */ /* 0x000fe80000000800 */ /*0640*/ LDS R19, [R33] ; /* 0x0000000021137984 */ /* 0x000e220000000800 */ /*0650*/ IMAD R32, R23, R22, R24 ; /* 0x0000001617207224 */ /* 0x002fc600078e0218 */ /*0660*/ LDS R25, [R4+0x14] ; /* 0x0000140004197984 */ /* 0x000fe80000000800 */ /*0670*/ LDS R24, [R35] ; /* 0x0000000023187984 */ /* 0x000e620000000800 */ /*0680*/ IMAD R26, R31, R26, R32 ; /* 0x0000001a1f1a7224 */ /* 0x004fe200078e0220 */ /*0690*/ LEA R32, R15.reuse, R34, 0x2 ; /* 0x000000220f207211 */ /* 0x040fe400078e10ff */ /*06a0*/ LDS R22, [R4+0x18] ; /* 0x0000180004167984 */ /* 0x000fe60000000800 */ /*06b0*/ IMAD R36, R15, 0x4, R32 ; /* 0x000000040f247824 */ /* 0x020fe200078e0220 */ /*06c0*/ LDS R23, [R34] ; /* 0x0000000022177984 */ /* 0x0005620000000800 */ /*06d0*/ IMAD R30, R30, R27, R26 ; /* 0x0000001b1e1e7224 */ /* 0x010fc600078e021a */ /*06e0*/ LEA R31, R15, R36, 0x2 ; /* 0x000000240f1f7211 */ /* 0x000fe200078e10ff */ /*06f0*/ LDS R26, [R4+0x1c] ; /* 0x00001c00041a7984 */ /* 0x000fe20000000800 */ /*0700*/ IMAD R30, R29, R28, R30 ; /* 0x0000001c1d1e7224 */ /* 0x000fc600078e021e */ /*0710*/ LDS R27, [R32] ; /* 0x00000000201b7984 */ /* 0x000f220000000800 */ /*0720*/ IMAD R34, R15, 0x4, R31 ; /* 0x000000040f227824 */ /* 0x004fc600078e021f */ /*0730*/ LDS R29, [R4+0x20] ; /* 0x00002000041d7984 */ /* 0x000fe40000000800 */ /*0740*/ LEA R35, R15, R34, 0x2 ; /* 0x000000220f237211 */ /* 0x000fe200078e10ff */ /*0750*/ IMAD R30, R21, R20, R30 ; /* 0x00000014151e7224 */ /* 0x008fe200078e021e */ /*0760*/ LDS R28, [R36] ; /* 0x00000000241c7984 */ /* 0x000ea60000000800 */ /*0770*/ IMAD R37, R15, 0x4, R35 ; /* 0x000000040f257824 */ /* 0x000fe200078e0223 */ /*0780*/ LDS R21, [R4+0x24] ; /* 0x0000240004157984 */ /* 0x000fe20000000800 */ /*0790*/ IMAD R30, R19, R18, R30 ; /* 0x00000012131e7224 */ /* 0x001fc600078e021e */ /*07a0*/ LDS R20, [R31] ; /* 0x000000001f147984 */ /* 0x000e280000000800 */ /*07b0*/ LDS R19, [R4+0x28] ; /* 0x0000280004137984 */ /* 0x000fe20000000800 */ /*07c0*/ IMAD R30, R24, R25, R30 ; /* 0x00000019181e7224 */ /* 0x002fc600078e021e */ /*07d0*/ LDS R18, [R34] ; /* 0x0000000022127984 */ /* 0x000e680000000800 */ /*07e0*/ LDS R25, [R4+0x2c] ; /* 0x00002c0004197984 */ /* 0x000fe20000000800 */ /*07f0*/ IMAD R33, R23, R22, R30 ; /* 0x0000001617217224 */ /* 0x020fc600078e021e */ /*0800*/ LDS R24, [R35] ; /* 0x0000000023187984 */ /* 0x000ee20000000800 */ /*0810*/ LEA R22, R15, R37, 0x2 ; /* 0x000000250f167211 */ /* 0x000fc600078e10ff */ /*0820*/ LDS R32, [R4+0x30] ; /* 0x0000300004207984 */ /* 0x000fe80000000800 */ /*0830*/ LDS R31, [R37] ; /* 0x00000000251f7984 */ /* 0x000f620000000800 */ /*0840*/ IMAD R26, R27, R26, R33 ; /* 0x0000001a1b1a7224 */ /* 0x010fc600078e0221 */ /*0850*/ LDS R30, [R4+0x34] ; /* 0x00003400041e7984 */ /* 0x0009e80000000800 */ /*0860*/ LDS R23, [R22] ; /* 0x0000000016177984 */ /* 0x000f620000000800 */ /*0870*/ IMAD R26, R28, R29, R26 ; /* 0x0000001d1c1a7224 */ /* 0x004fe200078e021a */ /*0880*/ IADD3 R4, R4, 0x40, RZ ; /* 0x0000004004047810 */ /* 0x010fc60007ffe0ff */ /*0890*/ IMAD R20, R20, R21, R26 ; /* 0x0000001514147224 */ /* 0x001fc800078e021a */ /*08a0*/ IMAD R18, R18, R19, R20 ; /* 0x0000001312127224 */ /* 0x002fc800078e0214 */ /*08b0*/ IMAD R18, R24, R25, R18 ; /* 0x0000001918127224 */ /* 0x008fc800078e0212 */ /*08c0*/ IMAD R18, R31, R32, R18 ; /* 0x000000201f127224 */ /* 0x020fc800078e0212 */ /*08d0*/ IMAD R18, R23, R30, R18 ; /* 0x0000001e17127224 */ /* 0x000fe400078e0212 */ /*08e0*/ IMAD R30, R15, 0x4, R22 ; /* 0x000000040f1e7824 */ /* 0x000fe200078e0216 */ /*08f0*/ @P3 BRA 0x4b0 ; /* 0xfffffbb000003947 */ /* 0x000fea000383ffff */ /*0900*/ ISETP.GT.AND P3, PT, R17, 0x4, PT ; /* 0x000000041100780c */ /* 0x000fda0003f64270 */ /*0910*/ @!P3 BRA 0xb60 ; /* 0x000002400000b947 */ /* 0x000fea0003800000 */ /*0920*/ LDS R29, [R30] ; /* 0x000000001e1d7984 */ /* 0x0001e20000000800 */ /*0930*/ LEA R28, R15.reuse, R30, 0x2 ; /* 0x0000001e0f1c7211 */ /* 0x040fe400078e10ff */ /*0940*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0e170 */ /*0950*/ LDS R31, [R4+-0x8] ; /* 0xfffff800041f7984 */ /* 0x000e620000000800 */ /*0960*/ IADD3 R16, R16, 0x8, RZ ; /* 0x0000000810107810 */ /* 0x000fe20007ffe0ff */ /*0970*/ IMAD R32, R15, 0x4, R28 ; /* 0x000000040f207824 */ /* 0x000fe200078e021c */ /*0980*/ IADD3 R17, R17, -0x8, RZ ; /* 0xfffffff811117810 */ /* 0x000fe20007ffe0ff */ /*0990*/ LDS R19, [R4+-0x4] ; /* 0xfffffc0004137984 */ /* 0x000fe60000000800 */ /*09a0*/ LEA R34, R15.reuse, R32, 0x2 ; /* 0x000000200f227211 */ /* 0x040fe200078e10ff */ /*09b0*/ LDS R28, [R28] ; /* 0x000000001c1c7984 */ /* 0x000ea80000000800 */ /*09c0*/ LDS R20, [R4] ; /* 0x0000000004147984 */ /* 0x000fe20000000800 */ /*09d0*/ IMAD R36, R15, 0x4, R34 ; /* 0x000000040f247824 */ /* 0x000fc600078e0222 */ /*09e0*/ LDS R27, [R32] ; /* 0x00000000201b7984 */ /* 0x000ee40000000800 */ /*09f0*/ LEA R21, R15.reuse, R36, 0x2 ; /* 0x000000240f157211 */ /* 0x040fe400078e10ff */ /*0a00*/ LDS R26, [R4+0x4] ; /* 0x00000400041a7984 */ /* 0x000fe60000000800 */ /*0a10*/ IMAD R35, R15.reuse, 0x4, R21 ; /* 0x000000040f237824 */ /* 0x040fe200078e0215 */ /*0a20*/ LDS R25, [R34] ; /* 0x0000000022197984 */ /* 0x000f280000000800 */ /*0a30*/ LDS R24, [R4+0x8] ; /* 0x0000080004187984 */ /* 0x000fe20000000800 */ /*0a40*/ LEA R30, R15, R35, 0x2 ; /* 0x000000230f1e7211 */ /* 0x001fc600078e10ff */ /*0a50*/ LDS R23, [R36] ; /* 0x0000000024177984 */ /* 0x000e280000000800 */ /*0a60*/ LDS R22, [R4+0xc] ; /* 0x00000c0004167984 */ /* 0x000fe80000000800 */ /*0a70*/ LDS R21, [R21] ; /* 0x0000000015157984 */ /* 0x000f620000000800 */ /*0a80*/ IMAD R33, R29, R31, R18 ; /* 0x0000001f1d217224 */ /* 0x002fc600078e0212 */ /*0a90*/ LDS R32, [R4+0x10] ; /* 0x0000100004207984 */ /* 0x000fe80000000800 */ /*0aa0*/ LDS R31, [R35] ; /* 0x00000000231f7984 */ /* 0x000e620000000800 */ /*0ab0*/ IMAD R19, R28, R19, R33 ; /* 0x000000131c137224 */ /* 0x004fc600078e0221 */ /*0ac0*/ LDS R29, [R4+0x14] ; /* 0x00001400041d7984 */ /* 0x0005e80000000800 */ /*0ad0*/ LDS R18, [R30] ; /* 0x000000001e127984 */ /* 0x0008620000000800 */ /*0ae0*/ IMAD R19, R27, R20, R19 ; /* 0x000000141b137224 */ /* 0x008fe200078e0213 */ /*0af0*/ IADD3 R4, R4, 0x20, RZ ; /* 0x0000002004047810 */ /* 0x004fc60007ffe0ff */ /*0b00*/ IMAD R19, R25, R26, R19 ; /* 0x0000001a19137224 */ /* 0x010fe200078e0213 */ /*0b10*/ LEA R30, R15, R30, 0x2 ; /* 0x0000001e0f1e7211 */ /* 0x000fc600078e10ff */ /*0b20*/ IMAD R19, R23, R24, R19 ; /* 0x0000001817137224 */ /* 0x001fc800078e0213 */ /*0b30*/ IMAD R19, R21, R22, R19 ; /* 0x0000001615137224 */ /* 0x020fc800078e0213 */ /*0b40*/ IMAD R19, R31, R32, R19 ; /* 0x000000201f137224 */ /* 0x002fc800078e0213 */ /*0b50*/ IMAD R18, R18, R29, R19 ; /* 0x0000001d12127224 */ /* 0x000fe400078e0213 */ /*0b60*/ ISETP.NE.OR P0, PT, R17, RZ, P0 ; /* 0x000000ff1100720c */ /* 0x000fda0000705670 */ /*0b70*/ @!P0 BRA 0xcd0 ; /* 0x0000015000008947 */ /* 0x000fea0003800000 */ /*0b80*/ IMAD R22, R15, 0x4, R30 ; /* 0x000000040f167824 */ /* 0x000fe200078e021e */ /*0b90*/ LDS R19, [R30] ; /* 0x000000001e137984 */ /* 0x0001e20000000800 */ /*0ba0*/ IADD3 R17, R17, -0x4, RZ ; /* 0xfffffffc11117810 */ /* 0x000fe40007ffe0ff */ /*0bb0*/ IADD3 R16, R16, 0x4, RZ ; /* 0x0000000410107810 */ /* 0x000fe20007ffe0ff */ /*0bc0*/ LDS R20, [R4+-0x8] ; /* 0xfffff80004147984 */ /* 0x000e620000000800 */ /*0bd0*/ LEA R28, R15, R22, 0x2 ; /* 0x000000160f1c7211 */ /* 0x000fe400078e10ff */ /*0be0*/ ISETP.NE.AND P0, PT, R17, RZ, PT ; /* 0x000000ff1100720c */ /* 0x000fe20003f05270 */ /*0bf0*/ LDS R21, [R4+-0x4] ; /* 0xfffffc0004157984 */ /* 0x000fe20000000800 */ /*0c00*/ LEA R32, R15, R28, 0x2 ; /* 0x0000001c0f207211 */ /* 0x000fc600078e10ff */ /*0c10*/ LDS R22, [R22] ; /* 0x0000000016167984 */ /* 0x000ea40000000800 */ /*0c20*/ IMAD R30, R15, 0x4, R32 ; /* 0x000000040f1e7824 */ /* 0x001fe400078e0220 */ /*0c30*/ LDS R23, [R4] ; /* 0x0000000004177984 */ /* 0x000fe80000000800 */ /*0c40*/ LDS R24, [R28] ; /* 0x000000001c187984 */ /* 0x000e280000000800 */ /*0c50*/ LDS R25, [R4+0x4] ; /* 0x0000040004197984 */ /* 0x0007e80000000800 */ /*0c60*/ LDS R26, [R32] ; /* 0x00000000201a7984 */ /* 0x000f220000000800 */ /*0c70*/ IADD3 R4, R4, 0x10, RZ ; /* 0x0000001004047810 */ /* 0x008fe20007ffe0ff */ /*0c80*/ IMAD R19, R19, R20, R18 ; /* 0x0000001413137224 */ /* 0x002fc800078e0212 */ /*0c90*/ IMAD R19, R22, R21, R19 ; /* 0x0000001516137224 */ /* 0x004fc800078e0213 */ /*0ca0*/ IMAD R19, R24, R23, R19 ; /* 0x0000001718137224 */ /* 0x001fc800078e0213 */ /*0cb0*/ IMAD R18, R26, R25, R19 ; /* 0x000000191a127224 */ /* 0x010fe200078e0213 */ /*0cc0*/ @P0 BRA 0xb80 ; /* 0xfffffeb000000947 */ /* 0x000fea000383ffff */ /*0cd0*/ ISETP.NE.AND P0, PT, R11, RZ, PT ; /* 0x000000ff0b00720c */ /* 0x000fda0003f05270 */ /*0ce0*/ @!P0 BRA 0xe10 ; /* 0x0000012000008947 */ /* 0x000fea0003800000 */ /*0cf0*/ IADD3 R4, R9, R16, RZ ; /* 0x0000001009047210 */ /* 0x000fe20007ffe0ff */ /*0d00*/ IMAD R16, R16, c[0x0][0x17c], R2 ; /* 0x00005f0010107a24 */ /* 0x000fe200078e0202 */ /*0d10*/ ISETP.NE.AND P0, PT, R11, 0x1, PT ; /* 0x000000010b00780c */ /* 0x000fe40003f05270 */ /*0d20*/ SHF.L.U32 R20, R4, 0x2, RZ ; /* 0x0000000204147819 */ /* 0x000fe400000006ff */ /*0d30*/ LDS R17, [R16.X4+0x1000] ; /* 0x0010000010117984 */ /* 0x000fe20000004800 */ /*0d40*/ LEA R22, R16, 0x1000, 0x2 ; /* 0x0000100010167811 */ /* 0x000fc600078e10ff */ /*0d50*/ LDS R4, [R20] ; /* 0x0000000014047984 */ /* 0x000e240000000800 */ /*0d60*/ IMAD R18, R17, R4, R18 ; /* 0x0000000411127224 */ /* 0x001fc600078e0212 */ /*0d70*/ @!P0 BRA 0xe10 ; /* 0x0000009000008947 */ /* 0x000fea0003800000 */ /*0d80*/ ISETP.NE.AND P0, PT, R11, 0x2, PT ; /* 0x000000020b00780c */ /* 0x000fe20003f05270 */ /*0d90*/ IMAD R22, R15.reuse, 0x4, R22 ; /* 0x000000040f167824 */ /* 0x040fe200078e0216 */ /*0da0*/ LDS R4, [R20+0x4] ; /* 0x0000040014047984 */ /* 0x000ff60000000800 */ /*0db0*/ @P0 LEA R16, R15, R22, 0x2 ; /* 0x000000160f100211 */ /* 0x000fe200078e10ff */ /*0dc0*/ @P0 LDS R19, [R20+0x8] ; /* 0x0000080014130984 */ /* 0x000fe80000000800 */ /*0dd0*/ LDS R15, [R22] ; /* 0x00000000160f7984 */ /* 0x000e280000000800 */ /*0de0*/ @P0 LDS R17, [R16] ; /* 0x0000000010110984 */ /* 0x000e620000000800 */ /*0df0*/ IMAD R18, R15, R4, R18 ; /* 0x000000040f127224 */ /* 0x001fc800078e0212 */ /*0e00*/ @P0 IMAD R18, R17, R19, R18 ; /* 0x0000001311120224 */ /* 0x002fe400078e0212 */ /*0e10*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x001fec0000010000 */ /*0e20*/ @!P1 BRA 0x2f0 ; /* 0xfffff4c000009947 */ /* 0x000fea000383ffff */ /*0e30*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fe20000000f00 */ /*0e40*/ IMAD R2, R5, c[0x0][0x178], R6 ; /* 0x00005e0005027a24 */ /* 0x000fc800078e0206 */ /*0e50*/ IMAD.WIDE R2, R2, R3, c[0x0][0x170] ; /* 0x00005c0002027625 */ /* 0x000fca00078e0203 */ /*0e60*/ STG.E [R2.64], R18 ; /* 0x0000001202007986 */ /* 0x000fe2000c101904 */ /*0e70*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0e80*/ BRA 0xe80; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0e90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ea0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0eb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ec0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ed0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ee0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ef0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0f00*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0f10*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0f20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0f30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0f40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0f50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0f60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0f70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdlib.h> #include <stdio.h> #include <math.h> #include <assert.h> #include <iostream> #define Shared_Mem_Size 16*16*4 // CUDA kernel for vector addition __global__ void tile_MatrixMul(int* a, int* b, int* c, int n, int tile_size) { //statically-sized memory __shared__ int A[Shared_Mem_Size]; __shared__ int B[Shared_Mem_Size]; int tx = threadIdx.x; int ty = threadIdx.y; int bx = blockIdx.x; int by = blockIdx.y; //cal global row and col postions for this thread int row = by * tile_size + ty; int col = bx * tile_size + tx; //Intermidiate sum for element being written int temp_val = 0; //sweet tiles over entire matrix for (int i = 0; i < (n / tile_size); i++) { /* Every thread in a threadblock loads one element into shared memory The element location in shared memory corresponds to the thread's position in the threadblock (e.g thread[0,0] loads for A[0 * tile_size + 0] and B[0 * tile_size + 0]) Explanation of indexing parameters for A: row*n: Indexes the global row for this thread (loop invariant) i*tile_size: Indexes new set of column each iteration tx: Indexes the column within that set for B: col: Indexes the global column this thread (loop invariant) i*tile_size*n: Indexes next set of rows each iteration ty*n: Indexes the row within that set */ A[(ty * tile_size) + tx] = a[row * n + (i * tile_size + tx)]; B[(ty * tile_size) + tx] = b[(i * tile_size * n + ty * n) + col]; //Ensure all threads have loaded their data before proceeding __syncthreads(); //cal all temp values for this tile for (int j = 0; j < tile_size; j++) { temp_val += A[(ty * tile_size) + j] * B[(j * tile_size) + tx]; } //Ensure some threads dont progress and stomp current shared memory values __syncthreads(); } c[(row * n) + col] = temp_val; } // Initialize void Mat_init(int* a, int n) { for (int i = 0; i < n; i++) { for (int j = 0; j < n; j++) { a[i * n + j] = rand() % 100; } } } // Check MatrixMul add result void check_answer(int* a, int* b, int* c, int n) { int* result = (int*)malloc(n * n * sizeof(int)); for (int i = 0; i < n; i++) { for (int j = 0; j < n; j++) { for (int k = 0; k < n; k++) { result[i * n + j] += a[i * n + k] * b[k * n + j]; } } } for (int i = 0; i < n; i++) { for (int j = 0; j < n; j++) { assert(c[i * n + j] == result[i * n + j]); } } } int main() { // matrix of size 1024 x 1024 int n = 1 << 10; //host memory pointers int* h_a, * h_b, * h_c; // Allocation size for all vectors size_t bytes = sizeof(int) * n * n; h_a = (int*)malloc(bytes); h_b = (int*)malloc(bytes); h_c = (int*)malloc(bytes); //device memory pointers int* d_a, * d_b, * d_c; hipMalloc(&d_a, bytes); hipMalloc(&d_b, bytes); hipMalloc(&d_c, bytes); // Initialize vectors a and b with random values between 0 and 99 Mat_init(h_a, n); Mat_init(h_b, n); hipMemcpy(d_a, h_a, bytes, hipMemcpyHostToDevice); hipMemcpy(d_b, h_b, bytes, hipMemcpyHostToDevice); // Threadblock size int BLOCKS = 16; // Grid size int GRID = (int)ceil(n / BLOCKS); //use dim3 objects dim3 grid(GRID, GRID); dim3 threads(BLOCKS, BLOCKS); // Launch kernel on default stream w/o shmem tile_MatrixMul <<<grid, threads >>> (d_a, d_b, d_c, n, BLOCKS); //copy result back to host hipMemcpy(h_c, d_c, bytes, hipMemcpyDeviceToHost); // Check result for errors check_answer(h_a, h_b, h_c, n); free(h_a); free(h_b); free(h_c); hipFree(d_a); hipFree(d_b); hipFree(d_c); printf("COMPLETED SUCCESFULLY\n"); return 0; }
.text .file "Tile_Matrix_mul.hip" # Start of file scope inline assembly .globl _ZSt21ios_base_library_initv # End of file scope inline assembly .globl _Z29__device_stub__tile_MatrixMulPiS_S_ii # -- Begin function _Z29__device_stub__tile_MatrixMulPiS_S_ii .type _Z29__device_stub__tile_MatrixMulPiS_S_ii,@function _Z29__device_stub__tile_MatrixMulPiS_S_ii: # @_Z29__device_stub__tile_MatrixMulPiS_S_ii .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) movq %rsp, %rcx movl %r8d, (%rcx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z14tile_MatrixMulPiS_S_ii, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z29__device_stub__tile_MatrixMulPiS_S_ii, .Lfunc_end0-_Z29__device_stub__tile_MatrixMulPiS_S_ii .cfi_endproc # -- End function .globl _Z8Mat_initPii # -- Begin function _Z8Mat_initPii .type _Z8Mat_initPii,@function _Z8Mat_initPii: # @_Z8Mat_initPii .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 pushq %rax .cfi_def_cfa_offset 64 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rdi, (%rsp) # 8-byte Spill testl %esi, %esi jle .LBB1_5 # %bb.1: # %.preheader.lr.ph movl %esi, %ebx movl %esi, %r15d xorl %r12d, %r12d xorl %r13d, %r13d .LBB1_2: # %.lr.ph # =>This Loop Header: Depth=1 # Child Loop BB1_3 Depth 2 movl %r12d, %eax movq (%rsp), %rcx # 8-byte Reload leaq (%rcx,%rax,4), %rbp xorl %r14d, %r14d .LBB1_3: # Parent Loop BB1_2 Depth=1 # => This Inner Loop Header: Depth=2 callq rand cltq imulq $1374389535, %rax, %rcx # imm = 0x51EB851F movq %rcx, %rdx shrq $63, %rdx sarq $37, %rcx addl %edx, %ecx imull $100, %ecx, %ecx subl %ecx, %eax movl %eax, (%rbp,%r14,4) incq %r14 cmpq %r14, %r15 jne .LBB1_3 # %bb.4: # %._crit_edge # in Loop: Header=BB1_2 Depth=1 incq %r13 addl %ebx, %r12d cmpq %r15, %r13 jne .LBB1_2 .LBB1_5: # %._crit_edge13 addq $8, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z8Mat_initPii, .Lfunc_end1-_Z8Mat_initPii .cfi_endproc # -- End function .globl _Z12check_answerPiS_S_i # -- Begin function _Z12check_answerPiS_S_i .type _Z12check_answerPiS_S_i,@function _Z12check_answerPiS_S_i: # @_Z12check_answerPiS_S_i .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 pushq %rax .cfi_def_cfa_offset 64 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %ecx, %ebx movq %rsi, (%rsp) # 8-byte Spill movq %rdi, %r15 movl %ecx, %edi imull %edi, %edi shlq $2, %rdi callq malloc testl %ebx, %ebx jle .LBB2_7 # %bb.1: # %.preheader35.lr.ph movl %ebx, %ecx leaq (,%rcx,4), %rdx xorl %esi, %esi xorl %edi, %edi .LBB2_2: # %.preheader34.lr.ph # =>This Loop Header: Depth=1 # Child Loop BB2_3 Depth 2 # Child Loop BB2_4 Depth 3 movl %esi, %r8d leaq (%r15,%r8,4), %r8 movq %rdi, %r9 imulq %rcx, %r9 leaq (%rax,%r9,4), %r9 movq (%rsp), %r10 # 8-byte Reload xorl %r11d, %r11d .LBB2_3: # %.preheader34 # Parent Loop BB2_2 Depth=1 # => This Loop Header: Depth=2 # Child Loop BB2_4 Depth 3 movl (%r9,%r11,4), %ebp movq %r10, %r12 xorl %r13d, %r13d .LBB2_4: # Parent Loop BB2_2 Depth=1 # Parent Loop BB2_3 Depth=2 # => This Inner Loop Header: Depth=3 movl (%r12), %r14d imull (%r8,%r13,4), %r14d addl %r14d, %ebp incq %r13 addq %rdx, %r12 cmpq %r13, %rcx jne .LBB2_4 # %bb.5: # %._crit_edge # in Loop: Header=BB2_3 Depth=2 movl %ebp, (%r9,%r11,4) incq %r11 addq $4, %r10 cmpq %rcx, %r11 jne .LBB2_3 # %bb.6: # %._crit_edge38 # in Loop: Header=BB2_2 Depth=1 incq %rdi addl %ebx, %esi cmpq %rcx, %rdi jne .LBB2_2 .LBB2_7: # %._crit_edge41 addq $8, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size _Z12check_answerPiS_S_i, .Lfunc_end2-_Z12check_answerPiS_S_i .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $24, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl $4194304, %edi # imm = 0x400000 callq malloc movq %rax, %rbx movl $4194304, %edi # imm = 0x400000 callq malloc movq %rax, %r14 movl $4194304, %edi # imm = 0x400000 callq malloc movq %rax, %r15 leaq 16(%rsp), %rdi movl $4194304, %esi # imm = 0x400000 callq hipMalloc leaq 8(%rsp), %rdi movl $4194304, %esi # imm = 0x400000 callq hipMalloc movq %rsp, %rdi movl $4194304, %esi # imm = 0x400000 callq hipMalloc xorl %r12d, %r12d movq %rbx, %r13 .LBB3_1: # %.lr.ph.i # =>This Loop Header: Depth=1 # Child Loop BB3_2 Depth 2 xorl %ebp, %ebp .LBB3_2: # Parent Loop BB3_1 Depth=1 # => This Inner Loop Header: Depth=2 callq rand cltq imulq $1374389535, %rax, %rcx # imm = 0x51EB851F movq %rcx, %rdx shrq $63, %rdx sarq $37, %rcx addl %edx, %ecx imull $100, %ecx, %ecx subl %ecx, %eax movl %eax, (%r13,%rbp,4) incq %rbp cmpq $1024, %rbp # imm = 0x400 jne .LBB3_2 # %bb.3: # %._crit_edge.i # in Loop: Header=BB3_1 Depth=1 incq %r12 addq $4096, %r13 # imm = 0x1000 cmpq $1024, %r12 # imm = 0x400 jne .LBB3_1 # %bb.4: # %.lr.ph.i38.preheader xorl %r12d, %r12d movq %r14, %r13 .LBB3_5: # %.lr.ph.i38 # =>This Loop Header: Depth=1 # Child Loop BB3_6 Depth 2 xorl %ebp, %ebp .LBB3_6: # Parent Loop BB3_5 Depth=1 # => This Inner Loop Header: Depth=2 callq rand cltq imulq $1374389535, %rax, %rcx # imm = 0x51EB851F movq %rcx, %rdx shrq $63, %rdx sarq $37, %rcx addl %edx, %ecx imull $100, %ecx, %ecx subl %ecx, %eax movl %eax, (%r13,%rbp,4) incq %rbp cmpq $1024, %rbp # imm = 0x400 jne .LBB3_6 # %bb.7: # %._crit_edge.i45 # in Loop: Header=BB3_5 Depth=1 incq %r12 addq $4096, %r13 # imm = 0x1000 cmpq $1024, %r12 # imm = 0x400 jne .LBB3_5 # %bb.8: # %_Z8Mat_initPii.exit48 movq 16(%rsp), %rdi movl $4194304, %edx # imm = 0x400000 movq %rbx, %rsi movl $1, %ecx callq hipMemcpy movq 8(%rsp), %rdi movl $4194304, %edx # imm = 0x400000 movq %r14, %rsi movl $1, %ecx callq hipMemcpy movabsq $274877907008, %rdi # imm = 0x4000000040 movabsq $68719476752, %rdx # imm = 0x1000000010 movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB3_10 # %bb.9: movq 16(%rsp), %rdi movq 8(%rsp), %rsi movq (%rsp), %rdx movl $1024, %ecx # imm = 0x400 movl $16, %r8d callq _Z29__device_stub__tile_MatrixMulPiS_S_ii .LBB3_10: movq (%rsp), %rsi movl $4194304, %edx # imm = 0x400000 movq %r15, %rdi movl $2, %ecx callq hipMemcpy movq %rbx, %rdi movq %r14, %rsi movl $1024, %ecx # imm = 0x400 callq _Z12check_answerPiS_S_i movq %rbx, %rdi callq free movq %r14, %rdi callq free movq %r15, %rdi callq free movq 16(%rsp), %rdi callq hipFree movq 8(%rsp), %rdi callq hipFree movq (%rsp), %rdi callq hipFree movl $.Lstr, %edi callq puts@PLT xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end3: .size main, .Lfunc_end3-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB4_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB4_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z14tile_MatrixMulPiS_S_ii, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end4: .size __hip_module_ctor, .Lfunc_end4-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB5_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB5_2: retq .Lfunc_end5: .size __hip_module_dtor, .Lfunc_end5-__hip_module_dtor .cfi_endproc # -- End function .type _Z14tile_MatrixMulPiS_S_ii,@object # @_Z14tile_MatrixMulPiS_S_ii .section .rodata,"a",@progbits .globl _Z14tile_MatrixMulPiS_S_ii .p2align 3, 0x0 _Z14tile_MatrixMulPiS_S_ii: .quad _Z29__device_stub__tile_MatrixMulPiS_S_ii .size _Z14tile_MatrixMulPiS_S_ii, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z14tile_MatrixMulPiS_S_ii" .size .L__unnamed_1, 27 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "COMPLETED SUCCESFULLY" .size .Lstr, 22 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z29__device_stub__tile_MatrixMulPiS_S_ii .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z14tile_MatrixMulPiS_S_ii .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z14tile_MatrixMulPiS_S_ii ; -- Begin function _Z14tile_MatrixMulPiS_S_ii .globl _Z14tile_MatrixMulPiS_S_ii .p2align 8 .type _Z14tile_MatrixMulPiS_S_ii,@function _Z14tile_MatrixMulPiS_S_ii: ; @_Z14tile_MatrixMulPiS_S_ii ; %bb.0: s_load_b256 s[4:11], s[0:1], 0x0 v_and_b32_e32 v3, 0x3ff, v0 v_bfe_u32 v2, v0, 10, 10 s_waitcnt lgkmcnt(0) s_ashr_i32 s0, s11, 31 s_ashr_i32 s12, s10, 31 s_add_i32 s1, s11, s0 s_add_i32 s13, s10, s12 s_xor_b32 s1, s1, s0 s_xor_b32 s13, s13, s12 v_cvt_f32_u32_e32 v1, s1 s_sub_i32 s3, 0, s1 s_xor_b32 s0, s12, s0 v_mad_u64_u32 v[4:5], null, s15, s11, v[2:3] s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_rcp_iflag_f32_e32 v1, v1 s_waitcnt_depctr 0xfff v_mul_f32_e32 v1, 0x4f7ffffe, v1 v_cvt_u32_f32_e32 v1, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_readfirstlane_b32 s2, v1 v_mad_u64_u32 v[0:1], null, s14, s11, v[3:4] v_mul_lo_u32 v4, v4, s10 s_mul_i32 s3, s3, s2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_hi_u32 s3, s2, s3 s_add_i32 s2, s2, s3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_mul_hi_u32 s2, s13, s2 s_mul_i32 s3, s2, s1 s_add_i32 s12, s2, 1 s_sub_i32 s3, s13, s3 s_delay_alu instid0(SALU_CYCLE_1) s_sub_i32 s13, s3, s1 s_cmp_ge_u32 s3, s1 s_cselect_b32 s2, s12, s2 s_cselect_b32 s3, s13, s3 s_add_i32 s12, s2, 1 s_cmp_ge_u32 s3, s1 s_cselect_b32 s1, s12, s2 s_mov_b32 s2, 0 s_xor_b32 s1, s1, s0 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_sub_i32 s1, s1, s0 s_cmp_lt_i32 s1, 1 s_cbranch_scc1 .LBB0_5 ; %bb.1: ; %.lr.ph54 v_mul_lo_u32 v7, v2, s11 s_cmp_gt_i32 s11, 0 v_add_nc_u32_e32 v5, v4, v3 s_cselect_b32 s0, -1, 0 s_lshl_b32 s3, s11, 2 v_cndmask_b32_e64 v9, 0, 1, s0 s_delay_alu instid0(VALU_DEP_3) v_add_lshl_u32 v6, v7, v3, 2 v_lshl_or_b32 v3, v3, 2, 0x1000 v_mov_b32_e32 v1, 0 v_lshlrev_b32_e32 v7, 2, v7 v_cmp_ne_u32_e64 s0, 1, v9 v_add_nc_u32_e32 v8, 0x1000, v6 .LBB0_2: ; =>This Loop Header: Depth=1 ; Child Loop BB0_3 Depth 2 s_mul_i32 s12, s2, s11 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v10, s12, v2 v_add_nc_u32_e32 v9, s12, v5 s_mov_b32 s12, s11 v_mad_u64_u32 v[11:12], null, v10, s10, v[0:1] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v10, 31, v9 v_lshlrev_b64 v[9:10], 2, v[9:10] s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2) v_ashrrev_i32_e32 v12, 31, v11 v_add_co_u32 v9, vcc_lo, s4, v9 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_4) v_lshlrev_b64 v[11:12], 2, v[11:12] v_add_co_ci_u32_e32 v10, vcc_lo, s5, v10, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v11, vcc_lo, s6, v11 v_add_co_ci_u32_e32 v12, vcc_lo, s7, v12, vcc_lo global_load_b32 v13, v[9:10], off global_load_b32 v11, v[11:12], off v_mov_b32_e32 v10, v3 v_mov_b32_e32 v9, v7 s_and_b32 vcc_lo, exec_lo, s0 s_waitcnt vmcnt(1) ds_store_b32 v6, v13 s_waitcnt vmcnt(0) ds_store_b32 v8, v11 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_cbranch_vccnz .LBB0_4 .LBB0_3: ; %.lr.ph ; Parent Loop BB0_2 Depth=1 ; => This Inner Loop Header: Depth=2 ds_load_b32 v13, v9 ds_load_b32 v14, v10 v_add_nc_u32_e32 v9, 4, v9 s_add_i32 s12, s12, -1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) s_cmp_eq_u32 s12, 0 s_waitcnt lgkmcnt(0) v_mad_u64_u32 v[11:12], null, v14, v13, v[1:2] v_dual_mov_b32 v1, v11 :: v_dual_add_nc_u32 v10, s3, v10 s_cbranch_scc0 .LBB0_3 .LBB0_4: ; %._crit_edge ; in Loop: Header=BB0_2 Depth=1 s_add_i32 s2, s2, 1 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_eq_u32 s2, s1 s_barrier buffer_gl0_inv s_cbranch_scc0 .LBB0_2 s_branch .LBB0_6 .LBB0_5: v_mov_b32_e32 v1, 0 .LBB0_6: ; %Flow79 v_add_nc_u32_e32 v2, v4, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v3, 31, v2 v_lshlrev_b64 v[2:3], 2, v[2:3] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, s8, v2 v_add_co_ci_u32_e32 v3, vcc_lo, s9, v3, vcc_lo global_store_b32 v[2:3], v1, off s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z14tile_MatrixMulPiS_S_ii .amdhsa_group_segment_fixed_size 8192 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 15 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z14tile_MatrixMulPiS_S_ii, .Lfunc_end0-_Z14tile_MatrixMulPiS_S_ii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 604 ; NumSgprs: 18 ; NumVgprs: 15 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 8192 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 15 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 4 .value_kind: by_value .group_segment_fixed_size: 8192 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z14tile_MatrixMulPiS_S_ii .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z14tile_MatrixMulPiS_S_ii.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 15 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
05f704ed50e72cb58832ef9f824043f85e2e446a
#include <stdio.h> const int N = 16; __global__ void hello(char *a, int *b) { a[threadIdx.x] += b[threadIdx.x]; } int cuda_test() { char a[N] = "Hello \0\0\0\0\0\0"; int b[N] = {15, 10, 6, 0, -11, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}; char* ad = NULL; int* bd = NULL; printf("%s", a); cudaMalloc((void**)&ad, sizeof(a)); cudaMalloc((void**)&bd, sizeof(b)); cudaMemcpy(ad, a, sizeof(a), cudaMemcpyHostToDevice); cudaMemcpy(bd, b, sizeof(b), cudaMemcpyHostToDevice); dim3 dimBlock(N, 1); dim3 dimGrid(1, 1); hello<<<dimGrid, dimBlock>>>(ad, bd); cudaMemcpy(a, ad, sizeof(a), cudaMemcpyDeviceToHost); cudaFree(ad); cudaFree(bd); printf("%s\n", a); return EXIT_SUCCESS; }
.file "tmpxft_00288b8b_00000000-6_cuda_test.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z26__device_stub__Z5helloPcPiPcPi .type _Z26__device_stub__Z5helloPcPiPcPi, @function _Z26__device_stub__Z5helloPcPiPcPi: .LFB2052: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movq %rsi, (%rsp) leaq 40(%rsp), %rdi leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z5helloPcPi(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L2: movq 104(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z26__device_stub__Z5helloPcPiPcPi, .-_Z26__device_stub__Z5helloPcPiPcPi .globl _Z5helloPcPi .type _Z5helloPcPi, @function _Z5helloPcPi: .LFB2053: .cfi_startproc endbr64 jmp _Z26__device_stub__Z5helloPcPiPcPi .cfi_endproc .LFE2053: .size _Z5helloPcPi, .-_Z5helloPcPi .section .rodata.str1.1,"aMS",@progbits,1 .LC1: .string "%s" .LC2: .string "%s\n" .section .rodata .align 32 .LC0: .long 15 .long 10 .long 6 .long 0 .long -11 .long 1 .long 0 .long 0 .long 0 .long 0 .long 0 .long 0 .long 0 .long 0 .long 0 .long 0 .text .globl _Z9cuda_testv .type _Z9cuda_testv, @function _Z9cuda_testv: .LFB2027: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 xorl %edx, %edx leaq .LC0(%rip), %rsi movl $16, %ecx addq $-128, %rsp .cfi_def_cfa_offset 144 movq %fs:40, %rax movq %rax, 120(%rsp) movabsq $35662932501832, %rax leaq 104(%rsp), %rbx movq %rdx, 112(%rsp) leaq 40(%rsp), %rdi rep movsl movq %rbx, %rdx leaq .LC1(%rip), %rsi movl $2, %edi movq %rax, 104(%rsp) xorl %eax, %eax movq %rax, (%rsp) movq %rax, 8(%rsp) xorl %eax, %eax call __printf_chk@PLT movq %rsp, %rdi movl $16, %esi call cudaMalloc@PLT leaq 8(%rsp), %rdi movl $64, %esi call cudaMalloc@PLT movq (%rsp), %rdi movl $1, %ecx movq %rbx, %rsi movl $16, %edx call cudaMemcpy@PLT movq 8(%rsp), %rdi leaq 40(%rsp), %rsi movl $1, %ecx movl $64, %edx call cudaMemcpy@PLT movl $268435457, %edx xorl %r9d, %r9d xorl %r8d, %r8d salq $4, %rdx movl $1, %ecx movl $1, %esi movabsq $4294967297, %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L9 movq 8(%rsp), %rsi movq (%rsp), %rdi call _Z26__device_stub__Z5helloPcPiPcPi .L9: movq (%rsp), %rsi movl $16, %edx movl $2, %ecx movq %rbx, %rdi call cudaMemcpy@PLT movq (%rsp), %rdi call cudaFree@PLT movq 8(%rsp), %rdi call cudaFree@PLT xorl %eax, %eax movq %rbx, %rdx movl $2, %edi leaq .LC2(%rip), %rsi call __printf_chk@PLT movq 120(%rsp), %rax subq %fs:40, %rax je .L10 call __stack_chk_fail@PLT .L10: subq $-128, %rsp .cfi_def_cfa_offset 16 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size _Z9cuda_testv, .-_Z9cuda_testv .section .rodata.str1.1 .LC3: .string "_Z5helloPcPi" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC3(%rip), %rdx movq %rax, %rdi leaq _Z5helloPcPi(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z5helloPcPi .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */ /* 0x000e220000002100 */ /*0020*/ IMAD.MOV.U32 R3, RZ, RZ, 0x4 ; /* 0x00000004ff037424 */ /* 0x000fe200078e00ff */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0040*/ IADD3 R4, P0, R2.reuse, c[0x0][0x160], RZ ; /* 0x0000580002047a10 */ /* 0x041fe40007f1e0ff */ /*0050*/ IMAD.WIDE.U32 R2, R2, R3, c[0x0][0x168] ; /* 0x00005a0002027625 */ /* 0x000fe400078e0003 */ /*0060*/ IADD3.X R5, RZ, c[0x0][0x164], RZ, P0, !PT ; /* 0x00005900ff057a10 */ /* 0x000fc800007fe4ff */ /*0070*/ LDG.E.U8 R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea8000c1e1100 */ /*0080*/ LDG.E.U8 R0, [R4.64] ; /* 0x0000000404007981 */ /* 0x000ea4000c1e1100 */ /*0090*/ IADD3 R7, R0, R3, RZ ; /* 0x0000000300077210 */ /* 0x004fca0007ffe0ff */ /*00a0*/ STG.E.U8 [R4.64], R7 ; /* 0x0000000704007986 */ /* 0x000fe2000c101104 */ /*00b0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*00c0*/ BRA 0xc0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*00d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> const int N = 16; __global__ void hello(char *a, int *b) { a[threadIdx.x] += b[threadIdx.x]; } int cuda_test() { char a[N] = "Hello \0\0\0\0\0\0"; int b[N] = {15, 10, 6, 0, -11, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}; char* ad = NULL; int* bd = NULL; printf("%s", a); hipMalloc((void**)&ad, sizeof(a)); hipMalloc((void**)&bd, sizeof(b)); hipMemcpy(ad, a, sizeof(a), hipMemcpyHostToDevice); hipMemcpy(bd, b, sizeof(b), hipMemcpyHostToDevice); dim3 dimBlock(N, 1); dim3 dimGrid(1, 1); hello<<<dimGrid, dimBlock>>>(ad, bd); hipMemcpy(a, ad, sizeof(a), hipMemcpyDeviceToHost); hipFree(ad); hipFree(bd); printf("%s\n", a); return EXIT_SUCCESS; }
.text .file "cuda_test.hip" .globl _Z20__device_stub__helloPcPi # -- Begin function _Z20__device_stub__helloPcPi .type _Z20__device_stub__helloPcPi,@function _Z20__device_stub__helloPcPi: # @_Z20__device_stub__helloPcPi .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z5helloPcPi, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z20__device_stub__helloPcPi, .Lfunc_end0-_Z20__device_stub__helloPcPi .cfi_endproc # -- End function .globl _Z9cuda_testv # -- Begin function _Z9cuda_testv .type _Z9cuda_testv,@function _Z9cuda_testv: # @_Z9cuda_testv .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $104, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 16(%rsp), %r14 movl $1819043144, (%r14) # imm = 0x6C6C6548 movw $8303, 4(%r14) # imm = 0x206F xorl %eax, %eax movq %rax, 6(%r14) movw $0, 14(%r14) xorps %xmm0, %xmm0 leaq 32(%rsp), %rbx movaps %xmm0, (%rbx) movaps %xmm0, 16(%rbx) movaps %xmm0, 48(%rbx) movaps %xmm0, 32(%rbx) movabsq $42949672975, %rcx # imm = 0xA0000000F movq %rcx, (%rbx) movl $6, 8(%rbx) movabsq $8589934581, %rcx # imm = 0x1FFFFFFF5 movq %rcx, 16(%rbx) movq %rsp, %r12 movq %rax, (%r12) leaq 8(%rsp), %r15 movq %rax, (%r15) movl $.L.str, %edi movq %r14, %rsi xorl %eax, %eax callq printf movl $16, %esi movq %r12, %rdi callq hipMalloc movl $64, %esi movq %r15, %rdi callq hipMalloc movq (%r12), %rdi movl $16, %edx movq %r14, %rsi movl $1, %ecx callq hipMemcpy movq (%r15), %rdi movl $64, %edx movq %rbx, %rsi movl $1, %ecx callq hipMemcpy movabsq $4294967297, %rdi # imm = 0x100000001 leaq 15(%rdi), %rdx movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_2 # %bb.1: movq (%rsp), %rdi movq 8(%rsp), %rsi callq _Z20__device_stub__helloPcPi .LBB1_2: movq (%rsp), %rsi leaq 16(%rsp), %rbx movl $16, %edx movq %rbx, %rdi movl $2, %ecx callq hipMemcpy movq (%rsp), %rdi callq hipFree movq 8(%rsp), %rdi callq hipFree movq %rbx, %rdi callq puts@PLT xorl %eax, %eax addq $104, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z9cuda_testv, .Lfunc_end1-_Z9cuda_testv .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z5helloPcPi, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z5helloPcPi,@object # @_Z5helloPcPi .section .rodata,"a",@progbits .globl _Z5helloPcPi .p2align 3, 0x0 _Z5helloPcPi: .quad _Z20__device_stub__helloPcPi .size _Z5helloPcPi, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "%s" .size .L.str, 3 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z5helloPcPi" .size .L__unnamed_1, 13 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z20__device_stub__helloPcPi .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z5helloPcPi .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z5helloPcPi ; -- Begin function _Z5helloPcPi .globl _Z5helloPcPi .p2align 8 .type _Z5helloPcPi,@function _Z5helloPcPi: ; @_Z5helloPcPi ; %bb.0: s_load_b128 s[0:3], s[0:1], 0x0 v_lshlrev_b32_e32 v1, 2, v0 s_waitcnt lgkmcnt(0) global_load_b32 v1, v1, s[2:3] global_load_u8 v2, v0, s[0:1] s_waitcnt vmcnt(0) v_add_nc_u16 v1, v2, v1 global_store_b8 v0, v1, s[0:1] s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z5helloPcPi .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 16 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 3 .amdhsa_next_free_sgpr 4 .amdhsa_reserve_vcc 0 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z5helloPcPi, .Lfunc_end0-_Z5helloPcPi ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 64 ; NumSgprs: 4 ; NumVgprs: 3 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 0 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 4 ; NumVGPRsForWavesPerEU: 3 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 16 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z5helloPcPi .private_segment_fixed_size: 0 .sgpr_count: 4 .sgpr_spill_count: 0 .symbol: _Z5helloPcPi.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 3 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
a52627119e4bb36527d32f93b6731b1a04d2c3fb
#include <stdio.h> #include <stdlib.h> __global__ void add(int *a,int *b) { int tid = threadIdx.x; int n=a[tid]; if(tid+2<*b && tid<(*b)/2) { a[tid]=a[tid+2]; a[tid+2]=n; } } int main(void) { int n,a[20],c[20]; printf("Enter value of N:"); n=5; printf("Enter array elements of array A\n"); for(int i=0;i<n;i++) { a[i]=i; } int *d_a,*d_b,*d; int size = sizeof(int); cudaMalloc((void **)&d_a,size*n); cudaMalloc((void **)&d_b,size); cudaMemcpy(d_a,a,size*n,cudaMemcpyHostToDevice); cudaMemcpy(d_b,&n,size,cudaMemcpyHostToDevice); add<<<1,n>>>(d_a,d_b); cudaMemcpy(c,d_a,size*n,cudaMemcpyDeviceToHost); printf("array is :"); for(int i=0;i<n;i++) { printf("%d ",c[i]); } cudaFree(d_a); cudaFree(d_b); return 0; }
.file "tmpxft_00393c79_00000000-6_week63.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z24__device_stub__Z3addPiS_PiS_ .type _Z24__device_stub__Z3addPiS_PiS_, @function _Z24__device_stub__Z3addPiS_PiS_: .LFB2052: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movq %rdi, 8(%rsp) leaq 32(%rsp), %rcx leaq 24(%rsp), %rdx movq %rsi, (%rsp) leaq 40(%rsp), %rdi leaq 52(%rsp), %rsi movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movl $1, 48(%rsp) movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 40(%rsp) movq %rax, 52(%rsp) movl $1, 60(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 32(%rsp) .cfi_def_cfa_offset 136 leaq _Z3addPiS_(%rip), %rdi pushq 32(%rsp) .cfi_def_cfa_offset 144 movq 68(%rsp), %rcx movl 76(%rsp), %r8d movq 56(%rsp), %rsi movl 64(%rsp), %edx leaq 104(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L2: movq 104(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z24__device_stub__Z3addPiS_PiS_, .-_Z24__device_stub__Z3addPiS_PiS_ .globl _Z3addPiS_ .type _Z3addPiS_, @function _Z3addPiS_: .LFB2053: .cfi_startproc endbr64 jmp _Z24__device_stub__Z3addPiS_PiS_ .cfi_endproc .LFE2053: .size _Z3addPiS_, .-_Z3addPiS_ .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "Enter value of N:" .LC1: .string "Enter array elements of array A\n" .LC2: .string "array is :" .LC3: .string "%d " .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 leaq .LC0(%rip), %rsi movl $2, %edi pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $224, %rsp .cfi_def_cfa_offset 256 movq %fs:40, %rax movq %rax, 216(%rsp) xorl %eax, %eax call __printf_chk@PLT leaq .LC1(%rip), %rsi xorl %eax, %eax movl $2, %edi movl $5, 12(%rsp) call __printf_chk@PLT movl 12(%rsp), %esi xorl %eax, %eax .L9: cmpl %eax, %esi leaq 56(%rsp), %rbx jle .L16 movl %eax, (%rbx,%rax,4) incq %rax jmp .L9 .L16: sall $2, %esi leaq 16(%rsp), %rdi movslq %esi, %rsi call cudaMalloc@PLT leaq 24(%rsp), %rdi movl $4, %esi call cudaMalloc@PLT movl 12(%rsp), %eax movq 16(%rsp), %rdi movq %rbx, %rsi movl $1, %ecx leal 0(,%rax,4), %edx movslq %edx, %rdx call cudaMemcpy@PLT movq 24(%rsp), %rdi leaq 12(%rsp), %rsi movl $1, %ecx movl $4, %edx call cudaMemcpy@PLT movl 12(%rsp), %eax xorl %r9d, %r9d xorl %r8d, %r8d movabsq $4294967297, %rdi movl $1, %esi movl $1, 40(%rsp) movq %rdi, 48(%rsp) movl 52(%rsp), %ecx movl %eax, 44(%rsp) movq 44(%rsp), %rdx movq %rdi, 32(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L11 movq 24(%rsp), %rsi movq 16(%rsp), %rdi call _Z24__device_stub__Z3addPiS_PiS_ .L11: movl 12(%rsp), %eax movq 16(%rsp), %rsi movl $2, %ecx xorl %ebx, %ebx leaq 136(%rsp), %rbp leaq .LC3(%rip), %r12 leal 0(,%rax,4), %edx movq %rbp, %rdi movslq %edx, %rdx call cudaMemcpy@PLT leaq .LC2(%rip), %rsi movl $2, %edi xorl %eax, %eax call __printf_chk@PLT .L12: cmpl %ebx, 12(%rsp) jle .L17 movl 0(%rbp,%rbx,4), %edx movq %r12, %rsi movl $2, %edi xorl %eax, %eax incq %rbx call __printf_chk@PLT jmp .L12 .L17: movq 16(%rsp), %rdi call cudaFree@PLT movq 24(%rsp), %rdi call cudaFree@PLT movq 216(%rsp), %rax subq %fs:40, %rax je .L14 call __stack_chk_fail@PLT .L14: addq $224, %rsp .cfi_def_cfa_offset 32 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1 .LC4: .string "_Z3addPiS_" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC4(%rip), %rdx movq %rax, %rdi leaq _Z3addPiS_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z3addPiS_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fe200078e00ff */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0030*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fca00078e00ff */ /*0040*/ LDG.E R3, [R2.64] ; /* 0x0000000402037981 */ /* 0x000ea8000c1e1900 */ /*0050*/ S2R R5, SR_TID.X ; /* 0x0000000000057919 */ /* 0x000e220000002100 */ /*0060*/ LEA.HI R0, R3, R3, RZ, 0x1 ; /* 0x0000000303007211 */ /* 0x004fc800078f08ff */ /*0070*/ SHF.R.S32.HI R4, RZ, 0x1, R0 ; /* 0x00000001ff047819 */ /* 0x000fe40000011400 */ /*0080*/ IADD3 R0, R5.reuse, 0x2, RZ ; /* 0x0000000205007810 */ /* 0x041fe40007ffe0ff */ /*0090*/ ISETP.GE.AND P0, PT, R5, R4, PT ; /* 0x000000040500720c */ /* 0x000fc80003f06270 */ /*00a0*/ ISETP.GE.OR P0, PT, R0, R3, P0 ; /* 0x000000030000720c */ /* 0x000fda0000706670 */ /*00b0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*00c0*/ IMAD.MOV.U32 R2, RZ, RZ, 0x4 ; /* 0x00000004ff027424 */ /* 0x000fc800078e00ff */ /*00d0*/ IMAD.WIDE R2, R5, R2, c[0x0][0x160] ; /* 0x0000580005027625 */ /* 0x000fca00078e0202 */ /*00e0*/ LDG.E R7, [R2.64+0x8] ; /* 0x0000080402077981 */ /* 0x000ea8000c1e1900 */ /*00f0*/ LDG.E R5, [R2.64] ; /* 0x0000000402057981 */ /* 0x000ee8000c1e1900 */ /*0100*/ STG.E [R2.64], R7 ; /* 0x0000000702007986 */ /* 0x004fe8000c101904 */ /*0110*/ STG.E [R2.64+0x8], R5 ; /* 0x0000080502007986 */ /* 0x008fe2000c101904 */ /*0120*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0130*/ BRA 0x130; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> #include <stdlib.h> __global__ void add(int *a,int *b) { int tid = threadIdx.x; int n=a[tid]; if(tid+2<*b && tid<(*b)/2) { a[tid]=a[tid+2]; a[tid+2]=n; } } int main(void) { int n,a[20],c[20]; printf("Enter value of N:"); n=5; printf("Enter array elements of array A\n"); for(int i=0;i<n;i++) { a[i]=i; } int *d_a,*d_b,*d; int size = sizeof(int); hipMalloc((void **)&d_a,size*n); hipMalloc((void **)&d_b,size); hipMemcpy(d_a,a,size*n,hipMemcpyHostToDevice); hipMemcpy(d_b,&n,size,hipMemcpyHostToDevice); add<<<1,n>>>(d_a,d_b); hipMemcpy(c,d_a,size*n,hipMemcpyDeviceToHost); printf("array is :"); for(int i=0;i<n;i++) { printf("%d ",c[i]); } hipFree(d_a); hipFree(d_b); return 0; }
.text .file "week63.hip" .globl _Z18__device_stub__addPiS_ # -- Begin function _Z18__device_stub__addPiS_ .type _Z18__device_stub__addPiS_,@function _Z18__device_stub__addPiS_: # @_Z18__device_stub__addPiS_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 24(%rsp), %rax movq %rdi, (%rax) leaq 16(%rsp), %rcx movq %rsi, (%rcx) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z3addPiS_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $96, %rsp .cfi_adjust_cfa_offset -96 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z18__device_stub__addPiS_, .Lfunc_end0-_Z18__device_stub__addPiS_ .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: # %.lr.ph.preheader pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 subq $200, %rsp .cfi_def_cfa_offset 224 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 xorl %ebx, %ebx movl $.L.str, %edi xorl %eax, %eax callq printf movl $5, 12(%rsp) movl $.Lstr, %edi callq puts@PLT .LBB1_1: # %.lr.ph # =>This Inner Loop Header: Depth=1 movl %ebx, 112(%rsp,%rbx,4) incq %rbx cmpq $5, %rbx jne .LBB1_1 # %bb.2: # %._crit_edge leaq 16(%rsp), %rbx movl $20, %esi movq %rbx, %rdi callq hipMalloc leaq 24(%rsp), %r14 movl $4, %esi movq %r14, %rdi callq hipMalloc movq (%rbx), %rdi leaq 112(%rsp), %rsi movl $20, %edx movl $1, %ecx callq hipMemcpy movq (%r14), %rdi leaq 12(%rsp), %rbx movl $4, %edx movq %rbx, %rsi movl $1, %ecx callq hipMemcpy movl (%rbx), %edx btsq $32, %rdx movabsq $4294967296, %rdi # imm = 0x100000000 orq $1, %rdi movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_4 # %bb.3: movq 16(%rsp), %rdi movq 24(%rsp), %rsi callq _Z18__device_stub__addPiS_ .LBB1_4: movq 16(%rsp), %rsi movslq 12(%rsp), %rdx shlq $2, %rdx leaq 32(%rsp), %rdi movl $2, %ecx callq hipMemcpy movl $.L.str.2, %edi xorl %eax, %eax callq printf cmpl $0, 12(%rsp) jle .LBB1_7 # %bb.5: # %.lr.ph21.preheader xorl %ebx, %ebx .LBB1_6: # %.lr.ph21 # =>This Inner Loop Header: Depth=1 movl 32(%rsp,%rbx,4), %esi movl $.L.str.3, %edi xorl %eax, %eax callq printf incq %rbx movslq 12(%rsp), %rax cmpq %rax, %rbx jl .LBB1_6 .LBB1_7: # %._crit_edge22 movq 16(%rsp), %rdi callq hipFree movq 24(%rsp), %rdi callq hipFree xorl %eax, %eax addq $200, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z3addPiS_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z3addPiS_,@object # @_Z3addPiS_ .section .rodata,"a",@progbits .globl _Z3addPiS_ .p2align 3, 0x0 _Z3addPiS_: .quad _Z18__device_stub__addPiS_ .size _Z3addPiS_, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "Enter value of N:" .size .L.str, 18 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "array is :" .size .L.str.2, 11 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "%d " .size .L.str.3, 4 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z3addPiS_" .size .L__unnamed_1, 11 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "Enter array elements of array A" .size .Lstr, 32 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z18__device_stub__addPiS_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z3addPiS_ .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z3addPiS_ ; -- Begin function _Z3addPiS_ .globl _Z3addPiS_ .p2align 8 .type _Z3addPiS_,@function _Z3addPiS_: ; @_Z3addPiS_ ; %bb.0: s_load_b128 s[4:7], s[0:1], 0x0 v_add_nc_u32_e32 v1, 2, v0 s_waitcnt lgkmcnt(0) s_load_b32 s0, s[6:7], 0x0 s_waitcnt lgkmcnt(0) s_lshr_b32 s1, s0, 1 v_cmp_gt_i32_e32 vcc_lo, s0, v1 v_cmp_gt_u32_e64 s0, s1, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b32 s0, vcc_lo, s0 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_2 ; %bb.1: v_lshlrev_b32_e32 v0, 2, v0 s_clause 0x1 global_load_b32 v1, v0, s[4:5] offset:8 global_load_b32 v2, v0, s[4:5] s_waitcnt vmcnt(1) global_store_b32 v0, v1, s[4:5] s_waitcnt vmcnt(0) global_store_b32 v0, v2, s[4:5] offset:8 .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z3addPiS_ .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 16 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 3 .amdhsa_next_free_sgpr 8 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z3addPiS_, .Lfunc_end0-_Z3addPiS_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 120 ; NumSgprs: 10 ; NumVgprs: 3 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 1 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 10 ; NumVGPRsForWavesPerEU: 3 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 16 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z3addPiS_ .private_segment_fixed_size: 0 .sgpr_count: 10 .sgpr_spill_count: 0 .symbol: _Z3addPiS_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 3 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
185d6c4c104d791bb90df467043d4aabd5d4be3b
#include <thrust/device_vector.h> #include <thrust/host_vector.h> #include <iostream> #include <chrono> int main() { thrust::host_vector<double> host; // thrust::sequence(host.begin(), host.end()); while (std::cin.good()) { double t; std::cin >> t; host.push_back(t); } thrust::device_vector<double> dev(host); // 1. O preço médio das ações nos últimos 10 anos. double media_gpu = thrust::reduce(dev.begin(), dev.end(), 0, thrust::plus<double>()) / dev.size(); // 2. O preço médio das ações no último ano (365 anos atrás). double media_gpu_ua = thrust::reduce(dev.end()-365, dev.end(), 0, thrust::plus<double>()) / dev.size(); // 3. O maior e o menor preço da sequência inteira e do último ano. double max = thrust::reduce(dev.begin(), dev.end(), 0, thrust::maximum<double>()); double min = thrust::reduce(dev.begin(), dev.end(), 0, thrust::minimum<double>()); double max_ua = thrust::reduce(dev.end() - 365, dev.end(), 0, thrust::minimum<double>()); double min_ua = thrust::reduce(dev.end() - 365, dev.end(), 0, thrust::minimum<double>()); std::cout << dev[0] << "\n"; }
.file "tmpxft_00272e37_00000000-6_exemplo5.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .section .text._ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi .type _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi, @function _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi: .LFB8225: .cfi_startproc endbr64 movq %rdi, %rdx movl %esi, %eax ret .cfi_endproc .LFE8225: .size _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi, .-_ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi .section .text._ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .type _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi, @function _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi: .LFB8227: .cfi_startproc endbr64 xorl %eax, %eax cmpq %rdi, 8(%rsi) jne .L2 cmpl %edx, (%rsi) sete %al .L2: ret .cfi_endproc .LFE8227: .size _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi, .-_ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv.str1.1,"aMS",@progbits,1 .LC1: .string "generic" .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv .type _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv: .LFB8237: .cfi_startproc endbr64 leaq .LC1(%rip), %rax ret .cfi_endproc .LFE8237: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv.str1.1,"aMS",@progbits,1 .LC2: .string "system" .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv .type _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv: .LFB8242: .cfi_startproc endbr64 leaq .LC2(%rip), %rax ret .cfi_endproc .LFE8242: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev: .LFB8247: .cfi_startproc endbr64 ret .cfi_endproc .LFE8247: .size _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD1Ev,_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD2Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev: .LFB8252: .cfi_startproc endbr64 ret .cfi_endproc .LFE8252: .size _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD1Ev,_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD2Ev .section .text._ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .type _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE, @function _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE: .LFB8226: .cfi_startproc endbr64 movq (%rdi), %rax pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdx, %rbx call *24(%rax) movq %rdx, %rcx xorl %edx, %edx cmpq %rcx, 8(%rbx) jne .L11 cmpl %eax, (%rbx) sete %dl .L11: movl %edx, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8226: .size _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE, .-_ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv.str1.1,"aMS",@progbits,1 .LC3: .string "cuda" .section .text._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv .type _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv, @function _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv: .LFB8302: .cfi_startproc endbr64 leaq .LC3(%rip), %rax ret .cfi_endproc .LFE8302: .size _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv, .-_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv .section .text._ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev: .LFB8307: .cfi_startproc endbr64 ret .cfi_endproc .LFE8307: .size _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD1Ev,_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD2Ev .text .type nvtxDomainRangePop, @function nvtxDomainRangePop: .LFB8459: .cfi_startproc movq 424+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L18 jmp *%rax .L18: movl $-2, %eax ret .cfi_endproc .LFE8459: .size nvtxDomainRangePop, .-nvtxDomainRangePop .section .text.nvtxEtiGetModuleFunctionTable_v3,"axG",@progbits,nvtxEtiGetModuleFunctionTable_v3,comdat .weak nvtxEtiGetModuleFunctionTable_v3 .hidden nvtxEtiGetModuleFunctionTable_v3 .type nvtxEtiGetModuleFunctionTable_v3, @function nvtxEtiGetModuleFunctionTable_v3: .LFB8470: .cfi_startproc endbr64 decl %edi xorl %eax, %eax cmpl $5, %edi ja .L19 leaq .L22(%rip), %rcx movslq (%rcx,%rdi,4), %rax addq %rcx, %rax notrack jmp *%rax .section .rodata.nvtxEtiGetModuleFunctionTable_v3,"aG",@progbits,nvtxEtiGetModuleFunctionTable_v3,comdat .align 4 .align 4 .L22: .long .L27-.L22 .long .L32-.L22 .long .L25-.L22 .long .L24-.L22 .long .L23-.L22 .long .L21-.L22 .section .text.nvtxEtiGetModuleFunctionTable_v3,"axG",@progbits,nvtxEtiGetModuleFunctionTable_v3,comdat .L27: leaq 560+nvtxGlobals_v3(%rip), %rcx jmp .L36 .L25: leaq 776+nvtxGlobals_v3(%rip), %rcx movl $128, %eax jmp .L26 .L24: leaq 904+nvtxGlobals_v3(%rip), %rcx jmp .L37 .L23: leaq 968+nvtxGlobals_v3(%rip), %rcx .L36: movl $136, %eax jmp .L26 .L21: leaq 1104+nvtxGlobals_v3(%rip), %rcx .L37: movl $64, %eax jmp .L26 .L32: leaq 696+nvtxGlobals_v3(%rip), %rcx movl $80, %eax .L26: testq %rdx, %rdx je .L28 shrl $3, %eax decl %eax movl %eax, (%rdx) .L28: testq %rsi, %rsi jne .L29 .L30: movl $1, %eax ret .L29: movq %rcx, (%rsi) jmp .L30 .L19: ret .cfi_endproc .LFE8470: .size nvtxEtiGetModuleFunctionTable_v3, .-nvtxEtiGetModuleFunctionTable_v3 .section .text.nvtxGetExportTable_v3,"axG",@progbits,nvtxGetExportTable_v3,comdat .weak nvtxGetExportTable_v3 .hidden nvtxGetExportTable_v3 .type nvtxGetExportTable_v3, @function nvtxGetExportTable_v3: .LFB8471: .cfi_startproc endbr64 leaq 8+nvtxGlobals_v3(%rip), %rax cmpl $1, %edi je .L38 cmpl $3, %edi leaq 16(%rax), %rax movl $0, %edx cmovne %rdx, %rax .L38: ret .cfi_endproc .LFE8471: .size nvtxGetExportTable_v3, .-nvtxGetExportTable_v3 .section .text.nvtxEtiSetInjectionNvtxVersion_v3,"axG",@progbits,nvtxEtiSetInjectionNvtxVersion_v3,comdat .weak nvtxEtiSetInjectionNvtxVersion_v3 .hidden nvtxEtiSetInjectionNvtxVersion_v3 .type nvtxEtiSetInjectionNvtxVersion_v3, @function nvtxEtiSetInjectionNvtxVersion_v3: .LFB8472: .cfi_startproc endbr64 ret .cfi_endproc .LFE8472: .size nvtxEtiSetInjectionNvtxVersion_v3, .-nvtxEtiSetInjectionNvtxVersion_v3 .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv .type _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv: .LFB9542: .cfi_startproc endbr64 movq 8(%rdi), %rax ret .cfi_endproc .LFE9542: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv .section .text._ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev .type _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev, @function _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev: .LFB12303: .cfi_startproc endbr64 ret .cfi_endproc .LFE12303: .size _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev, .-_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev .weak _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED1Ev .set _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED1Ev,_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED2Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev .type _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev: .LFB12501: .cfi_startproc endbr64 ret .cfi_endproc .LFE12501: .size _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED1Ev .set _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED1Ev,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED2Ev .section .text._ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_ .type _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_, @function _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_: .LFB13031: .cfi_startproc endbr64 cmpq %rdi, %rsi sete %al ret .cfi_endproc .LFE13031: .size _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_, .-_ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_ .section .text._ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_ .type _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_, @function _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_: .LFB13032: .cfi_startproc endbr64 cmpq %rdi, %rsi sete %al ret .cfi_endproc .LFE13032: .size _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_, .-_ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_ .section .text._ZN4cuda3__410cuda_errorD2Ev,"axG",@progbits,_ZN4cuda3__410cuda_errorD5Ev,comdat .align 2 .weak _ZN4cuda3__410cuda_errorD2Ev .type _ZN4cuda3__410cuda_errorD2Ev, @function _ZN4cuda3__410cuda_errorD2Ev: .LFB6690: .cfi_startproc endbr64 leaq 16+_ZTVN4cuda3__410cuda_errorE(%rip), %rax movq %rax, (%rdi) jmp _ZNSt13runtime_errorD2Ev@PLT .cfi_endproc .LFE6690: .size _ZN4cuda3__410cuda_errorD2Ev, .-_ZN4cuda3__410cuda_errorD2Ev .weak _ZN4cuda3__410cuda_errorD1Ev .set _ZN4cuda3__410cuda_errorD1Ev,_ZN4cuda3__410cuda_errorD2Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system12system_errorD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev: .LFB8311: .cfi_startproc endbr64 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE(%rip), %rax pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx leaq 32(%rdi), %rdi movq %rax, -32(%rdi) call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZNSt13runtime_errorD2Ev@PLT .cfi_endproc .LFE8311: .size _ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev,_ZN6thrust20THRUST_200700_890_NS6system12system_errorD2Ev .section .text._ZN4cuda3__410cuda_errorD0Ev,"axG",@progbits,_ZN4cuda3__410cuda_errorD5Ev,comdat .align 2 .weak _ZN4cuda3__410cuda_errorD0Ev .type _ZN4cuda3__410cuda_errorD0Ev, @function _ZN4cuda3__410cuda_errorD0Ev: .LFB6692: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call _ZN4cuda3__410cuda_errorD1Ev movq 8(%rsp), %rdi movl $16, %esi addq $24, %rsp .cfi_def_cfa_offset 8 jmp _ZdlPvm@PLT .cfi_endproc .LFE6692: .size _ZN4cuda3__410cuda_errorD0Ev, .-_ZN4cuda3__410cuda_errorD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev: .LFB8249: .cfi_startproc endbr64 movl $8, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE8249: .size _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev: .LFB8254: .cfi_startproc endbr64 movl $8, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE8254: .size _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev: .LFB8309: .cfi_startproc endbr64 movl $8, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE8309: .size _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system12system_errorD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev: .LFB8313: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev movq 8(%rsp), %rdi movl $64, %esi addq $24, %rsp .cfi_def_cfa_offset 8 jmp _ZdlPvm@PLT .cfi_endproc .LFE8313: .size _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev .section .text._ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev .type _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev, @function _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev: .LFB12305: .cfi_startproc endbr64 movl $16, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE12305: .size _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev, .-_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev .type _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev: .LFB12503: .cfi_startproc endbr64 movl $8, %esi jmp _ZdlPvm@PLT .cfi_endproc .LFE12503: .size _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev: .LFB9539: .cfi_startproc endbr64 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE(%rip), %rax pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx leaq 8(%rdi), %rdi movq %rax, -8(%rdi) call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZNSt9bad_allocD2Ev@PLT .cfi_endproc .LFE9539: .size _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev .set _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD2Ev .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD5Ev,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev .type _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev, @function _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev: .LFB9541: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev movq 8(%rsp), %rdi movl $40, %esi addq $24, %rsp .cfi_def_cfa_offset 8 jmp _ZdlPvm@PLT .cfi_endproc .LFE9541: .size _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev, .-_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev .text .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB11198: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE11198: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_7minimumIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_7minimumIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB13049: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r8, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %rcx, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rdx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %r9, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L67 subq $80, %rsp .cfi_def_cfa_offset 128 movl $18, %ecx movq %rbx, %rsi movq %rsp, %rdi rep movsl movq (%r14), %rdx movq 0(%r13), %rsi movq (%r12), %rdi call *%rbp addq $80, %rsp .cfi_def_cfa_offset 48 .L67: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE13049: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_7minimumIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_7minimumIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPiyNS0_7minimumIdEEiN4cuda3std3__410__identityEEJS9_SA_ySC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPiyNS0_7minimumIdEEiN4cuda3std3__410__identityEEJS9_SA_ySC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB13050: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r9, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %r8, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rcx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rdx, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %rsi, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L70 movl (%r14), %ecx movq 0(%r13), %rdx movq (%r12), %rsi movq 0(%rbp), %rdi call *%rbx .L70: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE13050: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPiyNS0_7minimumIdEEiN4cuda3std3__410__identityEEJS9_SA_ySC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPiyNS0_7minimumIdEEiN4cuda3std3__410__identityEEJS9_SA_ySC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_7minimumIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_7minimumIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB13051: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r9, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %r8, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rcx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rdx, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %rsi, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L73 movl (%r14), %ecx movl 0(%r13), %edx movq (%r12), %rsi movq 0(%rbp), %rdi call *%rbx .L73: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE13051: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_7minimumIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_7minimumIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_7minimumIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_7minimumIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB13052: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r8, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %rcx, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rdx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %r9, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L76 subq $48, %rsp .cfi_def_cfa_offset 96 movl $10, %ecx movq %rbx, %rsi movq %rsp, %rdi rep movsl movl (%r14), %edx movq 0(%r13), %rsi movq (%r12), %rdi call *%rbp addq $48, %rsp .cfi_def_cfa_offset 48 .L76: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE13052: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_7minimumIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_7minimumIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPijNS0_7minimumIdEEiN4cuda3std3__410__identityEEJS9_SA_jSC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPijNS0_7minimumIdEEiN4cuda3std3__410__identityEEJS9_SA_jSC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB13053: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r9, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %r8, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rcx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rdx, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %rsi, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L79 movl (%r14), %ecx movl 0(%r13), %edx movq (%r12), %rsi movq 0(%rbp), %rdi call *%rbx .L79: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE13053: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPijNS0_7minimumIdEEiN4cuda3std3__410__identityEEJS9_SA_jSC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPijNS0_7minimumIdEEiN4cuda3std3__410__identityEEJS9_SA_jSC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_7maximumIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_7maximumIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB13054: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r8, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %rcx, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rdx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %r9, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L82 subq $80, %rsp .cfi_def_cfa_offset 128 movl $18, %ecx movq %rbx, %rsi movq %rsp, %rdi rep movsl movq (%r14), %rdx movq 0(%r13), %rsi movq (%r12), %rdi call *%rbp addq $80, %rsp .cfi_def_cfa_offset 48 .L82: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE13054: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_7maximumIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_7maximumIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPiyNS0_7maximumIdEEiN4cuda3std3__410__identityEEJS9_SA_ySC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPiyNS0_7maximumIdEEiN4cuda3std3__410__identityEEJS9_SA_ySC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB13055: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r9, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %r8, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rcx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rdx, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %rsi, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L85 movl (%r14), %ecx movq 0(%r13), %rdx movq (%r12), %rsi movq 0(%rbp), %rdi call *%rbx .L85: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE13055: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPiyNS0_7maximumIdEEiN4cuda3std3__410__identityEEJS9_SA_ySC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPiyNS0_7maximumIdEEiN4cuda3std3__410__identityEEJS9_SA_ySC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_7maximumIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_7maximumIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB13056: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r9, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %r8, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rcx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rdx, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %rsi, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L88 movl (%r14), %ecx movl 0(%r13), %edx movq (%r12), %rsi movq 0(%rbp), %rdi call *%rbx .L88: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE13056: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_7maximumIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_7maximumIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_7maximumIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_7maximumIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB13057: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r8, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %rcx, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rdx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %r9, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L91 subq $48, %rsp .cfi_def_cfa_offset 96 movl $10, %ecx movq %rbx, %rsi movq %rsp, %rdi rep movsl movl (%r14), %edx movq 0(%r13), %rsi movq (%r12), %rdi call *%rbp addq $48, %rsp .cfi_def_cfa_offset 48 .L91: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE13057: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_7maximumIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_7maximumIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPijNS0_7maximumIdEEiN4cuda3std3__410__identityEEJS9_SA_jSC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPijNS0_7maximumIdEEiN4cuda3std3__410__identityEEJS9_SA_jSC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB13058: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r9, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %r8, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rcx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rdx, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %rsi, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L94 movl (%r14), %ecx movl 0(%r13), %edx movq (%r12), %rsi movq 0(%rbp), %rdi call *%rbx .L94: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE13058: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPijNS0_7maximumIdEEiN4cuda3std3__410__identityEEJS9_SA_jSC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPijNS0_7maximumIdEEiN4cuda3std3__410__identityEEJS9_SA_jSC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_4plusIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_4plusIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB13059: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r8, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %rcx, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rdx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %r9, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L97 subq $80, %rsp .cfi_def_cfa_offset 128 movl $18, %ecx movq %rbx, %rsi movq %rsp, %rdi rep movsl movq (%r14), %rdx movq 0(%r13), %rsi movq (%r12), %rdi call *%rbp addq $80, %rsp .cfi_def_cfa_offset 48 .L97: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE13059: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_4plusIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_4plusIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPiyNS0_4plusIdEEiN4cuda3std3__410__identityEEJS9_SA_ySC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPiyNS0_4plusIdEEiN4cuda3std3__410__identityEEJS9_SA_ySC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB13060: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r9, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %r8, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rcx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rdx, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %rsi, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L100 movl (%r14), %ecx movq 0(%r13), %rdx movq (%r12), %rsi movq 0(%rbp), %rdi call *%rbx .L100: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE13060: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPiyNS0_4plusIdEEiN4cuda3std3__410__identityEEJS9_SA_ySC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPiyNS0_4plusIdEEiN4cuda3std3__410__identityEEJS9_SA_ySC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_4plusIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_4plusIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB13061: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r9, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %r8, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rcx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rdx, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %rsi, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L103 movl (%r14), %ecx movl 0(%r13), %edx movq (%r12), %rsi movq 0(%rbp), %rdi call *%rbx .L103: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE13061: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_4plusIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_4plusIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_4plusIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_4plusIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB13062: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r8, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %rcx, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rdx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %r9, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L106 subq $48, %rsp .cfi_def_cfa_offset 96 movl $10, %ecx movq %rbx, %rsi movq %rsp, %rdi rep movsl movl (%r14), %edx movq 0(%r13), %rsi movq (%r12), %rdi call *%rbp addq $48, %rsp .cfi_def_cfa_offset 48 .L106: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE13062: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_4plusIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_4plusIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 .align 2 .type _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPijNS0_4plusIdEEiN4cuda3std3__410__identityEEJS9_SA_jSC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0, @function _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPijNS0_4plusIdEEiN4cuda3std3__410__identityEEJS9_SA_jSC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0: .LFB13063: .cfi_startproc pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 movq %rdi, %rax movq %r9, %r14 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 movq %r8, %r13 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 movq %rcx, %r12 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rdx, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %rsi, %rbx movq 12(%rdi), %rdx movl 20(%rdi), %ecx movl 8(%rax), %esi movq (%rdi), %rdi movq 32(%rax), %r9 movq 24(%rax), %r8 call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L109 movl (%r14), %ecx movl 0(%r13), %edx movq (%r12), %rsi movq 0(%rbp), %rdi call *%rbx .L109: popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp cudaPeekAtLastError@PLT .cfi_endproc .LFE13063: .size _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPijNS0_4plusIdEEiN4cuda3std3__410__identityEEJS9_SA_jSC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0, .-_ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPijNS0_4plusIdEEiN4cuda3std3__410__identityEEJS9_SA_jSC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0 .section .text._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE18uninitialized_copyINS1_15normal_iteratorIPdEEEES8_T_S9_S8_.isra.0,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE11fill_insertENS1_15normal_iteratorIPdEEmRKd,comdat .align 2 .type _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE18uninitialized_copyINS1_15normal_iteratorIPdEEEES8_T_S9_S8_.isra.0, @function _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE18uninitialized_copyINS1_15normal_iteratorIPdEEEES8_T_S9_S8_.isra.0: .LFB13064: .cfi_startproc pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx movq %rdx, %rcx subq %rsi, %rbx sarq $3, %rbx imulq $-8, %rbx, %rbx cmpq %rsi, %rdi je .L112 movq %rdi, %rsi movq %rbx, %rdx movq %rcx, %rdi call memmove@PLT movq %rax, %rcx .L112: leaq (%rcx,%rbx), %rax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE13064: .size _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE18uninitialized_copyINS1_15normal_iteratorIPdEEEES8_T_S9_S8_.isra.0, .-_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE18uninitialized_copyINS1_15normal_iteratorIPdEEEES8_T_S9_S8_.isra.0 .text .type _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0, @function _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0: .LFB13070: .cfi_startproc jmp cudaLaunchKernel@PLT .cfi_endproc .LFE13070: .size _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0, .-_Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 .section .text._ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv,"axG",@progbits,_ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv,comdat .weak _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv .hidden _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv .type _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv, @function _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv: .LFB11642: .cfi_startproc endbr64 subq $72, %rsp .cfi_def_cfa_offset 80 movq %fs:40, %rax movq %rax, 56(%rsp) movabsq $4294967297, %rax leaq 16(%rsp), %rcx leaq 8(%rsp), %rdx movl $1, 32(%rsp) leaq 36(%rsp), %rsi leaq 24(%rsp), %rdi movl $1, 44(%rsp) movq %rax, 24(%rsp) movq %rax, 36(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L115 pushq 16(%rsp) .cfi_def_cfa_offset 88 leaq _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv(%rip), %rdi pushq 16(%rsp) .cfi_def_cfa_offset 96 movq 52(%rsp), %rcx movl 60(%rsp), %r8d movq 40(%rsp), %rsi movl 48(%rsp), %edx leaq 64(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 88 popq %rdx .cfi_def_cfa_offset 80 .L115: movq 56(%rsp), %rax subq %fs:40, %rax je .L117 call __stack_chk_fail@PLT .L117: addq $72, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11642: .size _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv, .-_ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv .section .text._ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,comdat .weak _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .hidden _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .type _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, @function _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_: .LFB11764: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 32(%rsp), %rax movq %rdi, 32(%rsp) leaq 64(%rsp), %rdi movq %rax, 88(%rsp) leaq 40(%rsp), %rax movq %rax, 96(%rsp) leaq 24(%rsp), %rax movq %rax, 104(%rsp) leaq 15(%rsp), %rax movq %rax, 112(%rsp) leaq 28(%rsp), %rax movq %rax, 120(%rsp) leaq 14(%rsp), %rax movq %rsi, 40(%rsp) leaq 76(%rsp), %rsi movl %edx, 24(%rsp) leaq 48(%rsp), %rdx movl %ecx, 28(%rsp) leaq 56(%rsp), %rcx movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 64(%rsp) movl $1, 72(%rsp) movq %rax, 76(%rsp) movl $1, 84(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L119 pushq 56(%rsp) .cfi_def_cfa_offset 168 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rdi pushq 56(%rsp) .cfi_def_cfa_offset 176 movq 92(%rsp), %rcx movl 100(%rsp), %r8d movq 80(%rsp), %rsi movl 88(%rsp), %edx leaq 104(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L119: movq 136(%rsp), %rax subq %fs:40, %rax je .L121 call __stack_chk_fail@PLT .L121: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11764: .size _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, .-_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .section .text._ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_,comdat .weak _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .hidden _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .type _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_, @function _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_: .LFB11763: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 8(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rax, 72(%rsp) leaq 16(%rsp), %rax movq %rax, 80(%rsp) leaq 24(%rsp), %rax movq %rax, 88(%rsp) leaq 144(%rsp), %rax movq %rax, 96(%rsp) leaq 7(%rsp), %rax movq %rax, 104(%rsp) leaq 6(%rsp), %rax movq %rdx, 24(%rsp) leaq 32(%rsp), %rdx movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movl $1, 56(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L123 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 88(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L123: movq 120(%rsp), %rax subq %fs:40, %rax je .L125 call __stack_chk_fail@PLT .L125: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11763: .size _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_, .-_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .section .text._ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,comdat .weak _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .hidden _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .type _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, @function _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_: .LFB11762: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 8(%rsp) leaq 64(%rsp), %rdi movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 32(%rsp) leaq 76(%rsp), %rsi movq %rax, 88(%rsp) leaq 32(%rsp), %rax movq %rax, 96(%rsp) leaq 40(%rsp), %rax movq %rax, 104(%rsp) leaq 7(%rsp), %rax movq %rax, 112(%rsp) leaq 28(%rsp), %rax movq %rax, 120(%rsp) leaq 6(%rsp), %rax movq %rdx, 40(%rsp) leaq 48(%rsp), %rdx movl %ecx, 28(%rsp) leaq 56(%rsp), %rcx movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 64(%rsp) movl $1, 72(%rsp) movq %rax, 76(%rsp) movl $1, 84(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L127 pushq 56(%rsp) .cfi_def_cfa_offset 168 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rdi pushq 56(%rsp) .cfi_def_cfa_offset 176 movq 92(%rsp), %rcx movl 100(%rsp), %r8d movq 80(%rsp), %rsi movl 88(%rsp), %edx leaq 104(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L127: movq 136(%rsp), %rax subq %fs:40, %rax je .L129 call __stack_chk_fail@PLT .L129: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11762: .size _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, .-_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .section .text._ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,comdat .weak _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .hidden _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .type _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, @function _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_: .LFB11761: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 32(%rsp), %rax movq %rdi, 32(%rsp) leaq 64(%rsp), %rdi movq %rax, 88(%rsp) leaq 40(%rsp), %rax movq %rax, 96(%rsp) leaq 24(%rsp), %rax movq %rax, 104(%rsp) leaq 15(%rsp), %rax movq %rax, 112(%rsp) leaq 28(%rsp), %rax movq %rax, 120(%rsp) leaq 14(%rsp), %rax movq %rsi, 40(%rsp) leaq 76(%rsp), %rsi movl %edx, 24(%rsp) leaq 48(%rsp), %rdx movl %ecx, 28(%rsp) leaq 56(%rsp), %rcx movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 64(%rsp) movl $1, 72(%rsp) movq %rax, 76(%rsp) movl $1, 84(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L131 pushq 56(%rsp) .cfi_def_cfa_offset 168 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rdi pushq 56(%rsp) .cfi_def_cfa_offset 176 movq 92(%rsp), %rcx movl 100(%rsp), %r8d movq 80(%rsp), %rsi movl 88(%rsp), %edx leaq 104(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L131: movq 136(%rsp), %rax subq %fs:40, %rax je .L133 call __stack_chk_fail@PLT .L133: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11761: .size _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, .-_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .section .text._ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_,comdat .weak _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .hidden _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .type _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_, @function _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_: .LFB11760: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 8(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 24(%rsp) leaq 60(%rsp), %rsi movq %rax, 72(%rsp) leaq 24(%rsp), %rax movq %rax, 80(%rsp) leaq 20(%rsp), %rax movq %rax, 88(%rsp) leaq 144(%rsp), %rax movq %rax, 96(%rsp) leaq 7(%rsp), %rax movq %rax, 104(%rsp) leaq 6(%rsp), %rax movl %edx, 20(%rsp) leaq 32(%rsp), %rdx movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movl $1, 56(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L135 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 88(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L135: movq 120(%rsp), %rax subq %fs:40, %rax je .L137 call __stack_chk_fail@PLT .L137: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11760: .size _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_, .-_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .section .text._ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,comdat .weak _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .hidden _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .type _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, @function _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_: .LFB11759: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 8(%rsp) leaq 48(%rsp), %rdi movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 24(%rsp) leaq 60(%rsp), %rsi movq %rax, 72(%rsp) leaq 24(%rsp), %rax movq %rax, 80(%rsp) leaq 16(%rsp), %rax movq %rax, 88(%rsp) leaq 7(%rsp), %rax movq %rax, 96(%rsp) leaq 20(%rsp), %rax movq %rax, 104(%rsp) leaq 6(%rsp), %rax movl %edx, 16(%rsp) leaq 32(%rsp), %rdx movl %ecx, 20(%rsp) leaq 40(%rsp), %rcx movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movl $1, 56(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L139 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 88(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L139: movq 120(%rsp), %rax subq %fs:40, %rax je .L141 call __stack_chk_fail@PLT .L141: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11759: .size _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, .-_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .section .text._ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,comdat .weak _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .hidden _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .type _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, @function _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_: .LFB11757: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 32(%rsp), %rax movq %rdi, 32(%rsp) leaq 64(%rsp), %rdi movq %rax, 88(%rsp) leaq 40(%rsp), %rax movq %rax, 96(%rsp) leaq 24(%rsp), %rax movq %rax, 104(%rsp) leaq 15(%rsp), %rax movq %rax, 112(%rsp) leaq 28(%rsp), %rax movq %rax, 120(%rsp) leaq 14(%rsp), %rax movq %rsi, 40(%rsp) leaq 76(%rsp), %rsi movl %edx, 24(%rsp) leaq 48(%rsp), %rdx movl %ecx, 28(%rsp) leaq 56(%rsp), %rcx movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 64(%rsp) movl $1, 72(%rsp) movq %rax, 76(%rsp) movl $1, 84(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L143 pushq 56(%rsp) .cfi_def_cfa_offset 168 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rdi pushq 56(%rsp) .cfi_def_cfa_offset 176 movq 92(%rsp), %rcx movl 100(%rsp), %r8d movq 80(%rsp), %rsi movl 88(%rsp), %edx leaq 104(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L143: movq 136(%rsp), %rax subq %fs:40, %rax je .L145 call __stack_chk_fail@PLT .L145: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11757: .size _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, .-_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .section .text._ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_,comdat .weak _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .hidden _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .type _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_, @function _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_: .LFB11756: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 8(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rax, 72(%rsp) leaq 16(%rsp), %rax movq %rax, 80(%rsp) leaq 24(%rsp), %rax movq %rax, 88(%rsp) leaq 144(%rsp), %rax movq %rax, 96(%rsp) leaq 7(%rsp), %rax movq %rax, 104(%rsp) leaq 6(%rsp), %rax movq %rdx, 24(%rsp) leaq 32(%rsp), %rdx movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movl $1, 56(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L147 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 88(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L147: movq 120(%rsp), %rax subq %fs:40, %rax je .L149 call __stack_chk_fail@PLT .L149: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11756: .size _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_, .-_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .section .text._ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,comdat .weak _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .hidden _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .type _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, @function _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_: .LFB11755: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 8(%rsp) leaq 64(%rsp), %rdi movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 32(%rsp) leaq 76(%rsp), %rsi movq %rax, 88(%rsp) leaq 32(%rsp), %rax movq %rax, 96(%rsp) leaq 40(%rsp), %rax movq %rax, 104(%rsp) leaq 7(%rsp), %rax movq %rax, 112(%rsp) leaq 28(%rsp), %rax movq %rax, 120(%rsp) leaq 6(%rsp), %rax movq %rdx, 40(%rsp) leaq 48(%rsp), %rdx movl %ecx, 28(%rsp) leaq 56(%rsp), %rcx movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 64(%rsp) movl $1, 72(%rsp) movq %rax, 76(%rsp) movl $1, 84(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L151 pushq 56(%rsp) .cfi_def_cfa_offset 168 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rdi pushq 56(%rsp) .cfi_def_cfa_offset 176 movq 92(%rsp), %rcx movl 100(%rsp), %r8d movq 80(%rsp), %rsi movl 88(%rsp), %edx leaq 104(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L151: movq 136(%rsp), %rax subq %fs:40, %rax je .L153 call __stack_chk_fail@PLT .L153: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11755: .size _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, .-_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .section .text._ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,comdat .weak _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .hidden _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .type _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, @function _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_: .LFB11754: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 32(%rsp), %rax movq %rdi, 32(%rsp) leaq 64(%rsp), %rdi movq %rax, 88(%rsp) leaq 40(%rsp), %rax movq %rax, 96(%rsp) leaq 24(%rsp), %rax movq %rax, 104(%rsp) leaq 15(%rsp), %rax movq %rax, 112(%rsp) leaq 28(%rsp), %rax movq %rax, 120(%rsp) leaq 14(%rsp), %rax movq %rsi, 40(%rsp) leaq 76(%rsp), %rsi movl %edx, 24(%rsp) leaq 48(%rsp), %rdx movl %ecx, 28(%rsp) leaq 56(%rsp), %rcx movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 64(%rsp) movl $1, 72(%rsp) movq %rax, 76(%rsp) movl $1, 84(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L155 pushq 56(%rsp) .cfi_def_cfa_offset 168 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rdi pushq 56(%rsp) .cfi_def_cfa_offset 176 movq 92(%rsp), %rcx movl 100(%rsp), %r8d movq 80(%rsp), %rsi movl 88(%rsp), %edx leaq 104(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L155: movq 136(%rsp), %rax subq %fs:40, %rax je .L157 call __stack_chk_fail@PLT .L157: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11754: .size _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, .-_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .section .text._ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_,comdat .weak _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .hidden _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .type _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_, @function _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_: .LFB11753: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 8(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 24(%rsp) leaq 60(%rsp), %rsi movq %rax, 72(%rsp) leaq 24(%rsp), %rax movq %rax, 80(%rsp) leaq 20(%rsp), %rax movq %rax, 88(%rsp) leaq 144(%rsp), %rax movq %rax, 96(%rsp) leaq 7(%rsp), %rax movq %rax, 104(%rsp) leaq 6(%rsp), %rax movl %edx, 20(%rsp) leaq 32(%rsp), %rdx movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movl $1, 56(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L159 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 88(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L159: movq 120(%rsp), %rax subq %fs:40, %rax je .L161 call __stack_chk_fail@PLT .L161: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11753: .size _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_, .-_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .section .text._ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,comdat .weak _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .hidden _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .type _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, @function _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_: .LFB11752: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 8(%rsp) leaq 48(%rsp), %rdi movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 24(%rsp) leaq 60(%rsp), %rsi movq %rax, 72(%rsp) leaq 24(%rsp), %rax movq %rax, 80(%rsp) leaq 16(%rsp), %rax movq %rax, 88(%rsp) leaq 7(%rsp), %rax movq %rax, 96(%rsp) leaq 20(%rsp), %rax movq %rax, 104(%rsp) leaq 6(%rsp), %rax movl %edx, 16(%rsp) leaq 32(%rsp), %rdx movl %ecx, 20(%rsp) leaq 40(%rsp), %rcx movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movl $1, 56(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L163 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 88(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L163: movq 120(%rsp), %rax subq %fs:40, %rax je .L165 call __stack_chk_fail@PLT .L165: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11752: .size _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, .-_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .section .text._ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,comdat .weak _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .hidden _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .type _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, @function _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_: .LFB11750: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 32(%rsp), %rax movq %rdi, 32(%rsp) leaq 64(%rsp), %rdi movq %rax, 88(%rsp) leaq 40(%rsp), %rax movq %rax, 96(%rsp) leaq 24(%rsp), %rax movq %rax, 104(%rsp) leaq 15(%rsp), %rax movq %rax, 112(%rsp) leaq 28(%rsp), %rax movq %rax, 120(%rsp) leaq 14(%rsp), %rax movq %rsi, 40(%rsp) leaq 76(%rsp), %rsi movl %edx, 24(%rsp) leaq 48(%rsp), %rdx movl %ecx, 28(%rsp) leaq 56(%rsp), %rcx movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 64(%rsp) movl $1, 72(%rsp) movq %rax, 76(%rsp) movl $1, 84(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L167 pushq 56(%rsp) .cfi_def_cfa_offset 168 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rdi pushq 56(%rsp) .cfi_def_cfa_offset 176 movq 92(%rsp), %rcx movl 100(%rsp), %r8d movq 80(%rsp), %rsi movl 88(%rsp), %edx leaq 104(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L167: movq 136(%rsp), %rax subq %fs:40, %rax je .L169 call __stack_chk_fail@PLT .L169: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11750: .size _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, .-_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .section .text._ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_,comdat .weak _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .hidden _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .type _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_, @function _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_: .LFB11749: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 8(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rax, 72(%rsp) leaq 16(%rsp), %rax movq %rax, 80(%rsp) leaq 24(%rsp), %rax movq %rax, 88(%rsp) leaq 144(%rsp), %rax movq %rax, 96(%rsp) leaq 7(%rsp), %rax movq %rax, 104(%rsp) leaq 6(%rsp), %rax movq %rdx, 24(%rsp) leaq 32(%rsp), %rdx movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movl $1, 56(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L171 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 88(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L171: movq 120(%rsp), %rax subq %fs:40, %rax je .L173 call __stack_chk_fail@PLT .L173: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11749: .size _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_, .-_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .section .text._ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,comdat .weak _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .hidden _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .type _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, @function _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_: .LFB11747: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %rdi, 8(%rsp) leaq 64(%rsp), %rdi movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 32(%rsp) leaq 76(%rsp), %rsi movq %rax, 88(%rsp) leaq 32(%rsp), %rax movq %rax, 96(%rsp) leaq 40(%rsp), %rax movq %rax, 104(%rsp) leaq 7(%rsp), %rax movq %rax, 112(%rsp) leaq 28(%rsp), %rax movq %rax, 120(%rsp) leaq 6(%rsp), %rax movq %rdx, 40(%rsp) leaq 48(%rsp), %rdx movl %ecx, 28(%rsp) leaq 56(%rsp), %rcx movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 64(%rsp) movl $1, 72(%rsp) movq %rax, 76(%rsp) movl $1, 84(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L175 pushq 56(%rsp) .cfi_def_cfa_offset 168 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rdi pushq 56(%rsp) .cfi_def_cfa_offset 176 movq 92(%rsp), %rcx movl 100(%rsp), %r8d movq 80(%rsp), %rsi movl 88(%rsp), %edx leaq 104(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L175: movq 136(%rsp), %rax subq %fs:40, %rax je .L177 call __stack_chk_fail@PLT .L177: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11747: .size _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, .-_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .section .text._ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,comdat .weak _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .hidden _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .type _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, @function _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_: .LFB11746: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 32(%rsp), %rax movq %rdi, 32(%rsp) leaq 64(%rsp), %rdi movq %rax, 88(%rsp) leaq 40(%rsp), %rax movq %rax, 96(%rsp) leaq 24(%rsp), %rax movq %rax, 104(%rsp) leaq 15(%rsp), %rax movq %rax, 112(%rsp) leaq 28(%rsp), %rax movq %rax, 120(%rsp) leaq 14(%rsp), %rax movq %rsi, 40(%rsp) leaq 76(%rsp), %rsi movl %edx, 24(%rsp) leaq 48(%rsp), %rdx movl %ecx, 28(%rsp) leaq 56(%rsp), %rcx movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 64(%rsp) movl $1, 72(%rsp) movq %rax, 76(%rsp) movl $1, 84(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L179 pushq 56(%rsp) .cfi_def_cfa_offset 168 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rdi pushq 56(%rsp) .cfi_def_cfa_offset 176 movq 92(%rsp), %rcx movl 100(%rsp), %r8d movq 80(%rsp), %rsi movl 88(%rsp), %edx leaq 104(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L179: movq 136(%rsp), %rax subq %fs:40, %rax je .L181 call __stack_chk_fail@PLT .L181: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11746: .size _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, .-_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .section .text._ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_,comdat .weak _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .hidden _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .type _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_, @function _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_: .LFB11745: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 8(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 24(%rsp) leaq 60(%rsp), %rsi movq %rax, 72(%rsp) leaq 24(%rsp), %rax movq %rax, 80(%rsp) leaq 20(%rsp), %rax movq %rax, 88(%rsp) leaq 144(%rsp), %rax movq %rax, 96(%rsp) leaq 7(%rsp), %rax movq %rax, 104(%rsp) leaq 6(%rsp), %rax movl %edx, 20(%rsp) leaq 32(%rsp), %rdx movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movl $1, 56(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L183 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 88(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L183: movq 120(%rsp), %rax subq %fs:40, %rax je .L185 call __stack_chk_fail@PLT .L185: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11745: .size _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_, .-_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .section .text._ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,"axG",@progbits,_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_,comdat .weak _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .hidden _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .type _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, @function _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_: .LFB11743: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 8(%rsp) leaq 48(%rsp), %rdi movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 8(%rsp), %rax movq %rsi, 24(%rsp) leaq 60(%rsp), %rsi movq %rax, 72(%rsp) leaq 24(%rsp), %rax movq %rax, 80(%rsp) leaq 16(%rsp), %rax movq %rax, 88(%rsp) leaq 7(%rsp), %rax movq %rax, 96(%rsp) leaq 20(%rsp), %rax movq %rax, 104(%rsp) leaq 6(%rsp), %rax movl %edx, 16(%rsp) leaq 32(%rsp), %rdx movl %ecx, 20(%rsp) leaq 40(%rsp), %rcx movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movl $1, 56(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L187 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 88(%rsp), %r9 call _Z16cudaLaunchKernelIcE9cudaErrorPT_4dim3S3_PPvmP11CUstream_st.isra.0 popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L187: movq 120(%rsp), %rax subq %fs:40, %rax je .L189 call __stack_chk_fail@PLT .L189: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11743: .size _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_, .-_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv.str1.1,"aMS",@progbits,1 .LC4: .string ": " .LC5: .string "basic_string::append" .section .text._ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv .type _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv, @function _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv: .LFB8334: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA8334 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movq %rdi, %rbx subq $56, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax cmpq $0, 40(%rdi) jne .L193 call _ZNKSt13runtime_error4whatEv@PLT leaq 32(%rbx), %r13 movq %rax, %rdi movq %rax, %rbp call strlen@PLT movq 40(%rbx), %rdx movq %rbp, %rcx xorl %esi, %esi movq %rax, %r8 movq %r13, %rdi .LEHB0: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm@PLT cmpl $0, 16(%rbx) je .L193 cmpq $0, 40(%rbx) jne .L195 .L197: movq 24(%rbx), %rsi leaq 8(%rsp), %r12 movl 16(%rbx), %edx movq %r12, %rdi movq (%rsi), %rax call *48(%rax) jmp .L209 .L195: leaq .LC4(%rip), %rsi movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc@PLT .LEHE0: jmp .L197 .L209: movq 16(%rsp), %rdx movq 8(%rsp), %rsi movabsq $4611686018427387903, %rax subq 40(%rbx), %rax cmpq %rdx, %rax jnb .L198 movq 40(%rsp), %rax subq %fs:40, %rax jne .L208 leaq .LC5(%rip), %rdi .LEHB1: call _ZSt20__throw_length_errorPKc@PLT .L198: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm@PLT .LEHE1: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT .L193: movq 32(%rbx), %rbx jmp .L191 .L205: endbr64 movq %rax, %rbp .L200: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbp, %rdi jmp .L201 .L204: endbr64 movq %rax, %rdi .L201: call __cxa_begin_catch@PLT movq %rbx, %rdi call _ZNKSt13runtime_error4whatEv@PLT movq %rax, %rbx call __cxa_end_catch@PLT .L191: movq 40(%rsp), %rax subq %fs:40, %rax je .L203 .L208: call __stack_chk_fail@PLT .L203: addq $56, %rsp .cfi_def_cfa_offset 40 movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8334: .globl __gxx_personality_v0 .section .gcc_except_table._ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,"aG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,comdat .align 4 .LLSDA8334: .byte 0xff .byte 0x9b .uleb128 .LLSDATT8334-.LLSDATTD8334 .LLSDATTD8334: .byte 0x1 .uleb128 .LLSDACSE8334-.LLSDACSB8334 .LLSDACSB8334: .uleb128 .LEHB0-.LFB8334 .uleb128 .LEHE0-.LEHB0 .uleb128 .L204-.LFB8334 .uleb128 0x1 .uleb128 .LEHB1-.LFB8334 .uleb128 .LEHE1-.LEHB1 .uleb128 .L205-.LFB8334 .uleb128 0x3 .LLSDACSE8334: .byte 0x1 .byte 0 .byte 0 .byte 0x7d .align 4 .long 0 .LLSDATT8334: .section .text._ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv,comdat .size _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv, .-_ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv .section .rodata._ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc.str1.1,"aMS",@progbits,1 .LC6: .string "cudaError %d: %s" .section .text.unlikely._ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,"axG",@progbits,_ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,comdat .weak _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .hidden _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .type _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc, @function _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc: .LFB6688: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA6688 endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $288, %rsp .cfi_def_cfa_offset 320 movl %edi, 12(%rsp) movl $16, %edi leaq 24(%rsp), %r12 movq %fs:40, %rax movq %rax, 280(%rsp) xorl %eax, %eax call __cxa_allocate_exception@PLT leaq 24(%rsp), %rdi movl $64, %ecx leaq .LC6(%rip), %r8 movq %rax, %rbx xorl %eax, %eax movl $256, %esi rep stosl pushq %rdx .cfi_def_cfa_offset 328 movl $256, %ecx movl $2, %edx pushq %rbp .cfi_def_cfa_offset 336 movl 28(%rsp), %r9d movq %r12, %rdi call __snprintf_chk@PLT popq %rcx .cfi_def_cfa_offset 328 movq %rbx, %rdi popq %rsi .cfi_def_cfa_offset 320 movq %r12, %rsi call _ZNSt13runtime_errorC2EPKc@PLT leaq 16+_ZTVN4cuda3__410cuda_errorE(%rip), %rax movq %rax, (%rbx) movq 280(%rsp), %rax subq %fs:40, %rax je .L211 call __stack_chk_fail@PLT .L211: leaq _ZN4cuda3__410cuda_errorD1Ev(%rip), %rdx leaq _ZTIN4cuda3__410cuda_errorE(%rip), %rsi movq %rbx, %rdi .LEHB2: call __cxa_throw@PLT .LEHE2: .cfi_endproc .LFE6688: .section .gcc_except_table._ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,"aG",@progbits,_ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,comdat .LLSDA6688: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE6688-.LLSDACSB6688 .LLSDACSB6688: .uleb128 .LEHB2-.LFB6688 .uleb128 .LEHE2-.LEHB2 .uleb128 0 .uleb128 0 .LLSDACSE6688: .section .text.unlikely._ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,"axG",@progbits,_ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc,comdat .size _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc, .-_ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .section .rodata._ZN4cuda3__423__ensure_current_deviceD2Ev.str1.1,"aMS",@progbits,1 .LC7: .string "Failed to set device" .section .text._ZN4cuda3__423__ensure_current_deviceD2Ev,"axG",@progbits,_ZN4cuda3__423__ensure_current_deviceD5Ev,comdat .align 2 .weak _ZN4cuda3__423__ensure_current_deviceD2Ev .type _ZN4cuda3__423__ensure_current_deviceD2Ev, @function _ZN4cuda3__423__ensure_current_deviceD2Ev: .LFB6697: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA6697 endbr64 movl 4(%rdi), %eax cmpl (%rdi), %eax je .L220 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl %eax, %edi call cudaSetDevice@PLT movl %eax, %ebx testl %eax, %eax je .L214 call cudaGetLastError@PLT leaq .LC7(%rip), %rsi movl %ebx, %edi call _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .L214: popq %rbx .cfi_def_cfa_offset 8 ret .L220: .cfi_restore 3 ret .cfi_endproc .LFE6697: .section .gcc_except_table._ZN4cuda3__423__ensure_current_deviceD2Ev,"aG",@progbits,_ZN4cuda3__423__ensure_current_deviceD5Ev,comdat .LLSDA6697: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE6697-.LLSDACSB6697 .LLSDACSB6697: .LLSDACSE6697: .section .text._ZN4cuda3__423__ensure_current_deviceD2Ev,"axG",@progbits,_ZN4cuda3__423__ensure_current_deviceD5Ev,comdat .size _ZN4cuda3__423__ensure_current_deviceD2Ev, .-_ZN4cuda3__423__ensure_current_deviceD2Ev .weak _ZN4cuda3__423__ensure_current_deviceD1Ev .set _ZN4cuda3__423__ensure_current_deviceD1Ev,_ZN4cuda3__423__ensure_current_deviceD2Ev .section .text._ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st,"axG",@progbits,_ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st,comdat .weak _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st .type _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st, @function _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st: .LFB6934: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 call cudaStreamSynchronize@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L226 testl %eax, %eax jne .L223 .L226: movl %ebx, %eax .L223: popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6934: .size _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st, .-_ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st .section .text._ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv,comdat .weak _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv .type _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv, @function _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv: .LFB8245: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 leaq _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result(%rip), %rbx pushq %rcx .cfi_def_cfa_offset 32 movb _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result(%rip), %al testb %al, %al jne .L233 leaq _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L233 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE(%rip), %rax leaq _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD1Ev(%rip), %rdi movq %rbx, %rsi leaq __dso_handle(%rip), %rdx movq %rax, _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result(%rip) call __cxa_atexit@PLT movq %rbp, %rdi call __cxa_guard_release@PLT .L233: movq %rbx, %rax popq %rdx .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8245: .size _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv, .-_ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei .type _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei: .LFB8243: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx subq $32, %rsp .cfi_def_cfa_offset 48 movl %edx, 12(%rsp) movq %fs:40, %rax movq %rax, 24(%rsp) xorl %eax, %eax call _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv movl 12(%rsp), %edx movq %rbx, %rdi movq %rax, %rsi movq (%rax), %rax call *48(%rax) movq 24(%rsp), %rax subq %fs:40, %rax je .L240 call __stack_chk_fail@PLT .L240: addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8243: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei .section .text._ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv,comdat .weak _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv .type _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv, @function _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv: .LFB8250: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 leaq _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result(%rip), %rbx pushq %rcx .cfi_def_cfa_offset 32 movb _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result(%rip), %al testb %al, %al jne .L244 leaq _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L244 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE(%rip), %rax leaq _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD1Ev(%rip), %rdi movq %rbx, %rsi leaq __dso_handle(%rip), %rdx movq %rax, _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result(%rip) call __cxa_atexit@PLT movq %rbp, %rdi call __cxa_guard_release@PLT .L244: movq %rbx, %rax popq %rdx .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8250: .size _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv, .-_ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv .section .text._ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE,comdat .weak _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE .type _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE, @function _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE: .LFB8295: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl %edi, %ebx call _ZN6thrust20THRUST_200700_890_NS6system16generic_categoryEv movq %rax, %rdx movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8295: .size _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE, .-_ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi .type _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi: .LFB8244: .cfi_startproc endbr64 leal -9901(%rsi), %eax pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl %esi, %ebx cmpl $78, %eax ja .L253 leaq .L255(%rip), %rdx movslq (%rdx,%rax,4), %rax addq %rdx, %rax notrack jmp *%rax .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,"aG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,comdat .align 4 .align 4 .L255: .long .L332-.L255 .long .L331-.L255 .long .L330-.L255 .long .L329-.L255 .long .L328-.L255 .long .L327-.L255 .long .L326-.L255 .long .L325-.L255 .long .L324-.L255 .long .L323-.L255 .long .L322-.L255 .long .L321-.L255 .long .L320-.L255 .long .L319-.L255 .long .L318-.L255 .long .L317-.L255 .long .L316-.L255 .long .L315-.L255 .long .L314-.L255 .long .L313-.L255 .long .L312-.L255 .long .L311-.L255 .long .L310-.L255 .long .L309-.L255 .long .L308-.L255 .long .L307-.L255 .long .L306-.L255 .long .L305-.L255 .long .L304-.L255 .long .L303-.L255 .long .L302-.L255 .long .L301-.L255 .long .L300-.L255 .long .L299-.L255 .long .L298-.L255 .long .L297-.L255 .long .L253-.L255 .long .L296-.L255 .long .L295-.L255 .long .L294-.L255 .long .L293-.L255 .long .L292-.L255 .long .L291-.L255 .long .L290-.L255 .long .L289-.L255 .long .L288-.L255 .long .L287-.L255 .long .L286-.L255 .long .L285-.L255 .long .L284-.L255 .long .L283-.L255 .long .L282-.L255 .long .L281-.L255 .long .L280-.L255 .long .L279-.L255 .long .L278-.L255 .long .L277-.L255 .long .L276-.L255 .long .L275-.L255 .long .L274-.L255 .long .L273-.L255 .long .L272-.L255 .long .L271-.L255 .long .L270-.L255 .long .L269-.L255 .long .L268-.L255 .long .L267-.L255 .long .L266-.L255 .long .L265-.L255 .long .L264-.L255 .long .L263-.L255 .long .L262-.L255 .long .L261-.L255 .long .L260-.L255 .long .L259-.L255 .long .L258-.L255 .long .L257-.L255 .long .L256-.L255 .long .L254-.L255 .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi,comdat .L332: movl $9901, %edi jmp .L334 .L331: movl $9902, %edi jmp .L334 .L330: movl $9903, %edi jmp .L334 .L329: movl $9904, %edi jmp .L334 .L288: movl $9946, %edi jmp .L334 .L287: movl $9947, %edi jmp .L334 .L286: movl $9948, %edi jmp .L334 .L285: movl $9949, %edi jmp .L334 .L328: movl $9905, %edi jmp .L334 .L284: movl $9950, %edi jmp .L334 .L327: movl $9906, %edi jmp .L334 .L326: movl $9907, %edi jmp .L334 .L325: movl $9908, %edi jmp .L334 .L324: movl $9909, %edi jmp .L334 .L283: movl $9951, %edi jmp .L334 .L323: movl $9910, %edi jmp .L334 .L282: movl $9952, %edi jmp .L334 .L281: movl $9953, %edi jmp .L334 .L280: movl $9954, %edi jmp .L334 .L279: movl $9955, %edi jmp .L334 .L278: movl $9956, %edi jmp .L334 .L277: movl $9957, %edi jmp .L334 .L292: movl $9942, %edi jmp .L334 .L322: movl $9911, %edi jmp .L334 .L321: movl $9912, %edi jmp .L334 .L289: movl $9945, %edi jmp .L334 .L276: movl $9958, %edi jmp .L334 .L275: movl $9959, %edi jmp .L334 .L291: movl $9943, %edi jmp .L334 .L274: movl $9960, %edi jmp .L334 .L273: movl $9961, %edi jmp .L334 .L272: movl $9962, %edi jmp .L334 .L320: movl $9913, %edi jmp .L334 .L319: movl $9914, %edi jmp .L334 .L318: movl $9915, %edi jmp .L334 .L317: movl $9916, %edi jmp .L334 .L316: movl $9917, %edi jmp .L334 .L271: movl $9963, %edi jmp .L334 .L315: movl $9918, %edi jmp .L334 .L270: movl $9964, %edi jmp .L334 .L314: movl $9919, %edi jmp .L334 .L313: movl $9920, %edi jmp .L334 .L312: movl $9921, %edi jmp .L334 .L269: movl $9965, %edi jmp .L334 .L311: movl $9922, %edi jmp .L334 .L268: movl $9966, %edi jmp .L334 .L267: movl $9967, %edi jmp .L334 .L266: movl $9968, %edi jmp .L334 .L265: movl $9969, %edi jmp .L334 .L264: movl $9970, %edi jmp .L334 .L310: movl $9923, %edi jmp .L334 .L309: movl $9924, %edi jmp .L334 .L308: movl $9925, %edi jmp .L334 .L263: movl $9971, %edi jmp .L334 .L307: movl $9926, %edi jmp .L334 .L306: movl $9927, %edi jmp .L334 .L305: movl $9928, %edi jmp .L334 .L262: movl $9972, %edi jmp .L334 .L304: movl $9929, %edi jmp .L334 .L303: movl $9930, %edi jmp .L334 .L302: movl $9931, %edi jmp .L334 .L261: movl $9973, %edi jmp .L334 .L301: movl $9932, %edi jmp .L334 .L300: movl $9933, %edi jmp .L334 .L260: movl $9974, %edi jmp .L334 .L259: movl $9975, %edi jmp .L334 .L258: movl $9976, %edi jmp .L334 .L290: movl $9944, %edi jmp .L334 .L299: movl $9934, %edi jmp .L334 .L298: movl $9935, %edi jmp .L334 .L297: movl $9936, %edi jmp .L334 .L296: movl $9938, %edi jmp .L334 .L257: movl $9977, %edi jmp .L334 .L256: movl $9978, %edi jmp .L334 .L254: movl $9979, %edi jmp .L334 .L295: movl $9939, %edi jmp .L334 .L294: movl $9940, %edi jmp .L334 .L293: movl $9941, %edi .L334: popq %rbx .cfi_remember_state .cfi_def_cfa_offset 8 jmp _ZN6thrust20THRUST_200700_890_NS6system20make_error_conditionENS1_4errc6errc_tE .L253: .cfi_restore_state call _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv movq %rax, %rdx movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8244: .size _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi .section .text._ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv,comdat .weak _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv .type _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv, @function _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv: .LFB8305: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 leaq _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result(%rip), %rbx pushq %rcx .cfi_def_cfa_offset 32 movb _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result(%rip), %al testb %al, %al jne .L337 leaq _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L337 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE(%rip), %rax leaq _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD1Ev(%rip), %rdi movq %rbx, %rsi leaq __dso_handle(%rip), %rdx movq %rax, _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result(%rip) call __cxa_atexit@PLT movq %rbp, %rdi call __cxa_guard_release@PLT .L337: movq %rbx, %rax popq %rdx .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8305: .size _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv, .-_ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv .section .text._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi .type _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi, @function _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi: .LFB8304: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl %esi, %ebx cmpl $998, %esi jg .L344 call _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv movq %rax, %rdx movl %ebx, %eax popq %rbx .cfi_remember_state .cfi_def_cfa_offset 8 ret .L344: .cfi_restore_state call _ZN6thrust20THRUST_200700_890_NS6system15system_categoryEv movl %ebx, %esi popq %rbx .cfi_def_cfa_offset 8 movq %rax, %rdi movq (%rax), %rax movq 24(%rax), %rax jmp *%rax .cfi_endproc .LFE8304: .size _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi, .-_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,comdat .weak _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .type _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc, @function _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc: .LFB8349: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA8349 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 movq %rsi, %r13 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movl %edi, %ebp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 pushq %rcx .cfi_def_cfa_offset 48 .LEHB3: call cudaGetLastError@PLT .LEHE3: testl %ebp, %ebp je .L348 movl $64, %edi call __cxa_allocate_exception@PLT movq %rax, %rbx call _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv movq %r13, %rsi movq %rbx, %rdi movq %rax, %r12 .LEHB4: call _ZNSt13runtime_errorC2EPKc@PLT .LEHE4: leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE(%rip), %rax xorl %edx, %edx movl %ebp, 16(%rbx) movq %rbx, %rdi movq %rax, (%rbx) leaq 48(%rbx), %rax leaq _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE(%rip), %rsi movq %rdx, 40(%rbx) leaq _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev(%rip), %rdx movq %r12, 24(%rbx) movq %rax, 32(%rbx) movb $0, 48(%rbx) .LEHB5: call __cxa_throw@PLT .L351: endbr64 movq %rax, %rbp .L350: movq %rbx, %rdi call __cxa_free_exception@PLT movq %rbp, %rdi call _Unwind_Resume@PLT .LEHE5: .L348: popq %rax .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8349: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,comdat .LLSDA8349: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE8349-.LLSDACSB8349 .LLSDACSB8349: .uleb128 .LEHB3-.LFB8349 .uleb128 .LEHE3-.LEHB3 .uleb128 0 .uleb128 0 .uleb128 .LEHB4-.LFB8349 .uleb128 .LEHE4-.LEHB4 .uleb128 .L351-.LFB8349 .uleb128 0 .uleb128 .LEHB5-.LFB8349 .uleb128 .LEHE5-.LEHB5 .uleb128 0 .uleb128 0 .LLSDACSE8349: .section .text._ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc,comdat .size _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc, .-_ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .section .rodata._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm.str1.1,"aMS",@progbits,1 .LC8: .string "CUDA free failed" .section .text._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm .type _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm, @function _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm: .LFB12597: .cfi_startproc endbr64 pushq %rcx .cfi_def_cfa_offset 16 movq %rsi, %rdi call cudaFree@PLT testl %eax, %eax je .L353 movl %eax, %edi leaq .LC8(%rip), %rsi popq %rdx .cfi_remember_state .cfi_def_cfa_offset 8 jmp _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .L353: .cfi_restore_state popq %rax .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12597: .size _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm, .-_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm .section .text._ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm .type _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm, @function _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm: .LFB12507: .cfi_startproc endbr64 movq 8(%rdi), %rdi jmp _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm .cfi_endproc .LFE12507: .size _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm, .-_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm .section .rodata.str1.1,"aMS",@progbits,1 .LC9: .string "trivial_device_copy D->H failed" .text .type _ZZN6thrust20THRUST_200700_890_NS8cuda_cub40_GLOBAL__N__0d68c651_11_exemplo5_cu_main22get_value_msvc2005_warINS1_3tagEPiEENS0_14iterator_valueIT0_E4typeERNS1_16execution_policyIT_EES7_EN17war_nvbugs_8816319host_pathERNSA_IS4_EES5_.isra.0, @function _ZZN6thrust20THRUST_200700_890_NS8cuda_cub40_GLOBAL__N__0d68c651_11_exemplo5_cu_main22get_value_msvc2005_warINS1_3tagEPiEENS0_14iterator_valueIT0_E4typeERNS1_16execution_policyIT_EES7_EN17war_nvbugs_8816319host_pathERNSA_IS4_EES5_.isra.0: .LFB13096: .cfi_startproc pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movl $1, %r8d movl $2, %ecx movl $4, %edx subq $16, %rsp .cfi_def_cfa_offset 32 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax leaq 4(%rsp), %rdi call cudaMemcpyAsync@PLT movl $1, %edi movl %eax, %ebx call cudaStreamSynchronize@PLT leaq .LC9(%rip), %rsi movl %ebx, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movq 8(%rsp), %rax subq %fs:40, %rax je .L358 call __stack_chk_fail@PLT .L358: addq $16, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE13096: .size _ZZN6thrust20THRUST_200700_890_NS8cuda_cub40_GLOBAL__N__0d68c651_11_exemplo5_cu_main22get_value_msvc2005_warINS1_3tagEPiEENS0_14iterator_valueIT0_E4typeERNS1_16execution_policyIT_EES7_EN17war_nvbugs_8816319host_pathERNSA_IS4_EES5_.isra.0, .-_ZZN6thrust20THRUST_200700_890_NS8cuda_cub40_GLOBAL__N__0d68c651_11_exemplo5_cu_main22get_value_msvc2005_warINS1_3tagEPiEENS0_14iterator_valueIT0_E4typeERNS1_16execution_policyIT_EES7_EN17war_nvbugs_8816319host_pathERNSA_IS4_EES5_.isra.0 .section .text.nvtxSetInitFunctionsToNoops_v3,"axG",@progbits,nvtxSetInitFunctionsToNoops_v3,comdat .weak nvtxSetInitFunctionsToNoops_v3 .hidden nvtxSetInitFunctionsToNoops_v3 .type nvtxSetInitFunctionsToNoops_v3, @function nvtxSetInitFunctionsToNoops_v3: .LFB8537: .cfi_startproc endbr64 testl %edi, %edi leaq nvtxMarkEx_impl_init_v3(%rip), %rdx setne %al cmpq %rdx, 48+nvtxGlobals_v3(%rip) je .L489 testb %al, %al je .L361 .L489: xorl %r10d, %r10d movq %r10, 48+nvtxGlobals_v3(%rip) .L361: leaq nvtxMarkA_impl_init_v3(%rip), %rdx cmpq %rdx, 56+nvtxGlobals_v3(%rip) je .L490 testb %al, %al je .L363 .L490: xorl %r9d, %r9d movq %r9, 56+nvtxGlobals_v3(%rip) .L363: leaq nvtxMarkW_impl_init_v3(%rip), %rdx cmpq %rdx, 64+nvtxGlobals_v3(%rip) je .L491 testb %al, %al je .L365 .L491: xorl %r8d, %r8d movq %r8, 64+nvtxGlobals_v3(%rip) .L365: leaq nvtxRangeStartEx_impl_init_v3(%rip), %rdx cmpq %rdx, 72+nvtxGlobals_v3(%rip) je .L492 testb %al, %al je .L367 .L492: xorl %edi, %edi movq %rdi, 72+nvtxGlobals_v3(%rip) .L367: leaq nvtxRangeStartA_impl_init_v3(%rip), %rdx cmpq %rdx, 80+nvtxGlobals_v3(%rip) je .L493 testb %al, %al je .L369 .L493: xorl %esi, %esi movq %rsi, 80+nvtxGlobals_v3(%rip) .L369: leaq nvtxRangeStartW_impl_init_v3(%rip), %rdx cmpq %rdx, 88+nvtxGlobals_v3(%rip) je .L494 testb %al, %al je .L371 .L494: xorl %ecx, %ecx movq %rcx, 88+nvtxGlobals_v3(%rip) .L371: leaq nvtxRangeEnd_impl_init_v3(%rip), %rdx cmpq %rdx, 96+nvtxGlobals_v3(%rip) je .L495 testb %al, %al je .L373 .L495: xorl %edx, %edx movq %rdx, 96+nvtxGlobals_v3(%rip) .L373: leaq nvtxRangePushEx_impl_init_v3(%rip), %rdx cmpq %rdx, 104+nvtxGlobals_v3(%rip) je .L496 testb %al, %al je .L375 .L496: xorl %r11d, %r11d movq %r11, 104+nvtxGlobals_v3(%rip) .L375: leaq nvtxRangePushA_impl_init_v3(%rip), %rdx cmpq %rdx, 112+nvtxGlobals_v3(%rip) je .L497 testb %al, %al je .L377 .L497: xorl %r10d, %r10d movq %r10, 112+nvtxGlobals_v3(%rip) .L377: leaq nvtxRangePushW_impl_init_v3(%rip), %rdx cmpq %rdx, 120+nvtxGlobals_v3(%rip) je .L498 testb %al, %al je .L379 .L498: xorl %r9d, %r9d movq %r9, 120+nvtxGlobals_v3(%rip) .L379: leaq nvtxRangePop_impl_init_v3(%rip), %rdx cmpq %rdx, 128+nvtxGlobals_v3(%rip) je .L499 testb %al, %al je .L381 .L499: xorl %r8d, %r8d movq %r8, 128+nvtxGlobals_v3(%rip) .L381: leaq nvtxNameCategoryA_impl_init_v3(%rip), %rdx cmpq %rdx, 136+nvtxGlobals_v3(%rip) je .L500 testb %al, %al je .L383 .L500: xorl %edi, %edi movq %rdi, 136+nvtxGlobals_v3(%rip) .L383: leaq nvtxNameCategoryW_impl_init_v3(%rip), %rdx cmpq %rdx, 144+nvtxGlobals_v3(%rip) je .L501 testb %al, %al je .L385 .L501: xorl %esi, %esi movq %rsi, 144+nvtxGlobals_v3(%rip) .L385: leaq nvtxNameOsThreadA_impl_init_v3(%rip), %rdx cmpq %rdx, 152+nvtxGlobals_v3(%rip) je .L502 testb %al, %al je .L387 .L502: xorl %ecx, %ecx movq %rcx, 152+nvtxGlobals_v3(%rip) .L387: leaq nvtxNameOsThreadW_impl_init_v3(%rip), %rdx cmpq %rdx, 160+nvtxGlobals_v3(%rip) je .L503 testb %al, %al je .L389 .L503: xorl %edx, %edx movq %rdx, 160+nvtxGlobals_v3(%rip) .L389: leaq nvtxNameCuDeviceA_impl_init_v3(%rip), %rdx cmpq %rdx, 168+nvtxGlobals_v3(%rip) je .L504 testb %al, %al je .L391 .L504: xorl %r11d, %r11d movq %r11, 168+nvtxGlobals_v3(%rip) .L391: leaq nvtxNameCuDeviceW_impl_init_v3(%rip), %rdx cmpq %rdx, 176+nvtxGlobals_v3(%rip) je .L505 testb %al, %al je .L393 .L505: xorl %r10d, %r10d movq %r10, 176+nvtxGlobals_v3(%rip) .L393: leaq nvtxNameCuContextA_impl_init_v3(%rip), %rdx cmpq %rdx, 184+nvtxGlobals_v3(%rip) je .L506 testb %al, %al je .L395 .L506: xorl %r9d, %r9d movq %r9, 184+nvtxGlobals_v3(%rip) .L395: leaq nvtxNameCuContextW_impl_init_v3(%rip), %rdx cmpq %rdx, 192+nvtxGlobals_v3(%rip) je .L507 testb %al, %al je .L397 .L507: xorl %r8d, %r8d movq %r8, 192+nvtxGlobals_v3(%rip) .L397: leaq nvtxNameCuStreamA_impl_init_v3(%rip), %rdx cmpq %rdx, 200+nvtxGlobals_v3(%rip) je .L508 testb %al, %al je .L399 .L508: xorl %edi, %edi movq %rdi, 200+nvtxGlobals_v3(%rip) .L399: leaq nvtxNameCuStreamW_impl_init_v3(%rip), %rdx cmpq %rdx, 208+nvtxGlobals_v3(%rip) je .L509 testb %al, %al je .L401 .L509: xorl %esi, %esi movq %rsi, 208+nvtxGlobals_v3(%rip) .L401: leaq nvtxNameCuEventA_impl_init_v3(%rip), %rdx cmpq %rdx, 216+nvtxGlobals_v3(%rip) je .L510 testb %al, %al je .L403 .L510: xorl %ecx, %ecx movq %rcx, 216+nvtxGlobals_v3(%rip) .L403: leaq nvtxNameCuEventW_impl_init_v3(%rip), %rdx cmpq %rdx, 224+nvtxGlobals_v3(%rip) je .L511 testb %al, %al je .L405 .L511: xorl %edx, %edx movq %rdx, 224+nvtxGlobals_v3(%rip) .L405: leaq nvtxNameClDeviceA_impl_init_v3(%rip), %rdx cmpq %rdx, 232+nvtxGlobals_v3(%rip) je .L512 testb %al, %al je .L407 .L512: xorl %r11d, %r11d movq %r11, 232+nvtxGlobals_v3(%rip) .L407: leaq nvtxNameClDeviceW_impl_init_v3(%rip), %rdx cmpq %rdx, 240+nvtxGlobals_v3(%rip) je .L513 testb %al, %al je .L409 .L513: xorl %r10d, %r10d movq %r10, 240+nvtxGlobals_v3(%rip) .L409: leaq nvtxNameClContextA_impl_init_v3(%rip), %rdx cmpq %rdx, 248+nvtxGlobals_v3(%rip) je .L514 testb %al, %al je .L411 .L514: xorl %r9d, %r9d movq %r9, 248+nvtxGlobals_v3(%rip) .L411: leaq nvtxNameClContextW_impl_init_v3(%rip), %rdx cmpq %rdx, 256+nvtxGlobals_v3(%rip) je .L515 testb %al, %al je .L413 .L515: xorl %r8d, %r8d movq %r8, 256+nvtxGlobals_v3(%rip) .L413: leaq nvtxNameClCommandQueueA_impl_init_v3(%rip), %rdx cmpq %rdx, 264+nvtxGlobals_v3(%rip) je .L516 testb %al, %al je .L415 .L516: xorl %edi, %edi movq %rdi, 264+nvtxGlobals_v3(%rip) .L415: leaq nvtxNameClCommandQueueW_impl_init_v3(%rip), %rdx cmpq %rdx, 272+nvtxGlobals_v3(%rip) je .L517 testb %al, %al je .L417 .L517: xorl %esi, %esi movq %rsi, 272+nvtxGlobals_v3(%rip) .L417: leaq nvtxNameClMemObjectA_impl_init_v3(%rip), %rdx cmpq %rdx, 280+nvtxGlobals_v3(%rip) je .L518 testb %al, %al je .L419 .L518: xorl %ecx, %ecx movq %rcx, 280+nvtxGlobals_v3(%rip) .L419: leaq nvtxNameClMemObjectW_impl_init_v3(%rip), %rdx cmpq %rdx, 288+nvtxGlobals_v3(%rip) je .L519 testb %al, %al je .L421 .L519: xorl %edx, %edx movq %rdx, 288+nvtxGlobals_v3(%rip) .L421: leaq nvtxNameClSamplerA_impl_init_v3(%rip), %rdx cmpq %rdx, 296+nvtxGlobals_v3(%rip) je .L520 testb %al, %al je .L423 .L520: xorl %r11d, %r11d movq %r11, 296+nvtxGlobals_v3(%rip) .L423: leaq nvtxNameClSamplerW_impl_init_v3(%rip), %rdx cmpq %rdx, 304+nvtxGlobals_v3(%rip) je .L521 testb %al, %al je .L425 .L521: xorl %r10d, %r10d movq %r10, 304+nvtxGlobals_v3(%rip) .L425: leaq nvtxNameClProgramA_impl_init_v3(%rip), %rdx cmpq %rdx, 312+nvtxGlobals_v3(%rip) je .L522 testb %al, %al je .L427 .L522: xorl %r9d, %r9d movq %r9, 312+nvtxGlobals_v3(%rip) .L427: leaq nvtxNameClProgramW_impl_init_v3(%rip), %rdx cmpq %rdx, 320+nvtxGlobals_v3(%rip) je .L523 testb %al, %al je .L429 .L523: xorl %r8d, %r8d movq %r8, 320+nvtxGlobals_v3(%rip) .L429: leaq nvtxNameClEventA_impl_init_v3(%rip), %rdx cmpq %rdx, 328+nvtxGlobals_v3(%rip) je .L524 testb %al, %al je .L431 .L524: xorl %edi, %edi movq %rdi, 328+nvtxGlobals_v3(%rip) .L431: leaq nvtxNameClEventW_impl_init_v3(%rip), %rdx cmpq %rdx, 336+nvtxGlobals_v3(%rip) je .L525 testb %al, %al je .L433 .L525: xorl %esi, %esi movq %rsi, 336+nvtxGlobals_v3(%rip) .L433: leaq nvtxNameCudaDeviceA_impl_init_v3(%rip), %rdx cmpq %rdx, 344+nvtxGlobals_v3(%rip) je .L526 testb %al, %al je .L435 .L526: xorl %ecx, %ecx movq %rcx, 344+nvtxGlobals_v3(%rip) .L435: leaq nvtxNameCudaDeviceW_impl_init_v3(%rip), %rdx cmpq %rdx, 352+nvtxGlobals_v3(%rip) je .L527 testb %al, %al je .L437 .L527: xorl %edx, %edx movq %rdx, 352+nvtxGlobals_v3(%rip) .L437: leaq nvtxNameCudaStreamA_impl_init_v3(%rip), %rdx cmpq %rdx, 360+nvtxGlobals_v3(%rip) je .L528 testb %al, %al je .L439 .L528: xorl %r11d, %r11d movq %r11, 360+nvtxGlobals_v3(%rip) .L439: leaq nvtxNameCudaStreamW_impl_init_v3(%rip), %rdx cmpq %rdx, 368+nvtxGlobals_v3(%rip) je .L529 testb %al, %al je .L441 .L529: xorl %r10d, %r10d movq %r10, 368+nvtxGlobals_v3(%rip) .L441: leaq nvtxNameCudaEventA_impl_init_v3(%rip), %rdx cmpq %rdx, 376+nvtxGlobals_v3(%rip) je .L530 testb %al, %al je .L443 .L530: xorl %r9d, %r9d movq %r9, 376+nvtxGlobals_v3(%rip) .L443: leaq nvtxNameCudaEventW_impl_init_v3(%rip), %rdx cmpq %rdx, 384+nvtxGlobals_v3(%rip) je .L531 testb %al, %al je .L445 .L531: xorl %r8d, %r8d movq %r8, 384+nvtxGlobals_v3(%rip) .L445: leaq nvtxDomainMarkEx_impl_init_v3(%rip), %rdx cmpq %rdx, 392+nvtxGlobals_v3(%rip) je .L532 testb %al, %al je .L447 .L532: xorl %edi, %edi movq %rdi, 392+nvtxGlobals_v3(%rip) .L447: leaq nvtxDomainRangeStartEx_impl_init_v3(%rip), %rdx cmpq %rdx, 400+nvtxGlobals_v3(%rip) je .L533 testb %al, %al je .L449 .L533: xorl %esi, %esi movq %rsi, 400+nvtxGlobals_v3(%rip) .L449: leaq nvtxDomainRangeEnd_impl_init_v3(%rip), %rdx cmpq %rdx, 408+nvtxGlobals_v3(%rip) je .L534 testb %al, %al je .L451 .L534: xorl %ecx, %ecx movq %rcx, 408+nvtxGlobals_v3(%rip) .L451: leaq nvtxDomainRangePushEx_impl_init_v3(%rip), %rdx cmpq %rdx, 416+nvtxGlobals_v3(%rip) je .L535 testb %al, %al je .L453 .L535: xorl %edx, %edx movq %rdx, 416+nvtxGlobals_v3(%rip) .L453: leaq nvtxDomainRangePop_impl_init_v3(%rip), %rdx cmpq %rdx, 424+nvtxGlobals_v3(%rip) je .L536 testb %al, %al je .L455 .L536: xorl %r11d, %r11d movq %r11, 424+nvtxGlobals_v3(%rip) .L455: leaq nvtxDomainResourceCreate_impl_init_v3(%rip), %rdx cmpq %rdx, 432+nvtxGlobals_v3(%rip) je .L537 testb %al, %al je .L457 .L537: xorl %r10d, %r10d movq %r10, 432+nvtxGlobals_v3(%rip) .L457: leaq nvtxDomainResourceDestroy_impl_init_v3(%rip), %rdx cmpq %rdx, 440+nvtxGlobals_v3(%rip) je .L538 testb %al, %al je .L459 .L538: xorl %r9d, %r9d movq %r9, 440+nvtxGlobals_v3(%rip) .L459: leaq nvtxDomainNameCategoryA_impl_init_v3(%rip), %rdx cmpq %rdx, 448+nvtxGlobals_v3(%rip) je .L539 testb %al, %al je .L461 .L539: xorl %r8d, %r8d movq %r8, 448+nvtxGlobals_v3(%rip) .L461: leaq nvtxDomainNameCategoryW_impl_init_v3(%rip), %rdx cmpq %rdx, 456+nvtxGlobals_v3(%rip) je .L540 testb %al, %al je .L463 .L540: xorl %edi, %edi movq %rdi, 456+nvtxGlobals_v3(%rip) .L463: leaq nvtxDomainRegisterStringA_impl_init_v3(%rip), %rdx cmpq %rdx, 464+nvtxGlobals_v3(%rip) je .L541 testb %al, %al je .L465 .L541: xorl %esi, %esi movq %rsi, 464+nvtxGlobals_v3(%rip) .L465: leaq nvtxDomainRegisterStringW_impl_init_v3(%rip), %rdx cmpq %rdx, 472+nvtxGlobals_v3(%rip) je .L542 testb %al, %al je .L467 .L542: xorl %ecx, %ecx movq %rcx, 472+nvtxGlobals_v3(%rip) .L467: leaq nvtxDomainCreateA_impl_init_v3(%rip), %rdx cmpq %rdx, 480+nvtxGlobals_v3(%rip) je .L543 testb %al, %al je .L469 .L543: xorl %edx, %edx movq %rdx, 480+nvtxGlobals_v3(%rip) .L469: leaq nvtxDomainCreateW_impl_init_v3(%rip), %rdx cmpq %rdx, 488+nvtxGlobals_v3(%rip) je .L544 testb %al, %al je .L471 .L544: xorl %r11d, %r11d movq %r11, 488+nvtxGlobals_v3(%rip) .L471: leaq nvtxDomainDestroy_impl_init_v3(%rip), %rdx cmpq %rdx, 496+nvtxGlobals_v3(%rip) je .L545 testb %al, %al je .L473 .L545: xorl %r10d, %r10d movq %r10, 496+nvtxGlobals_v3(%rip) .L473: leaq nvtxInitialize_impl_init_v3(%rip), %rdx cmpq %rdx, 504+nvtxGlobals_v3(%rip) je .L546 testb %al, %al je .L475 .L546: xorl %r9d, %r9d movq %r9, 504+nvtxGlobals_v3(%rip) .L475: leaq nvtxDomainSyncUserCreate_impl_init_v3(%rip), %rdx cmpq %rdx, 512+nvtxGlobals_v3(%rip) je .L547 testb %al, %al je .L477 .L547: xorl %r8d, %r8d movq %r8, 512+nvtxGlobals_v3(%rip) .L477: leaq nvtxDomainSyncUserDestroy_impl_init_v3(%rip), %rdx cmpq %rdx, 520+nvtxGlobals_v3(%rip) je .L548 testb %al, %al je .L479 .L548: xorl %edi, %edi movq %rdi, 520+nvtxGlobals_v3(%rip) .L479: leaq nvtxDomainSyncUserAcquireStart_impl_init_v3(%rip), %rdx cmpq %rdx, 528+nvtxGlobals_v3(%rip) je .L549 testb %al, %al je .L481 .L549: xorl %esi, %esi movq %rsi, 528+nvtxGlobals_v3(%rip) .L481: leaq nvtxDomainSyncUserAcquireFailed_impl_init_v3(%rip), %rdx cmpq %rdx, 536+nvtxGlobals_v3(%rip) je .L550 testb %al, %al je .L483 .L550: xorl %ecx, %ecx movq %rcx, 536+nvtxGlobals_v3(%rip) .L483: leaq nvtxDomainSyncUserAcquireSuccess_impl_init_v3(%rip), %rdx cmpq %rdx, 544+nvtxGlobals_v3(%rip) je .L551 testb %al, %al je .L485 .L551: xorl %edx, %edx movq %rdx, 544+nvtxGlobals_v3(%rip) .L485: leaq nvtxDomainSyncUserReleasing_impl_init_v3(%rip), %rdx cmpq %rdx, 552+nvtxGlobals_v3(%rip) je .L552 testb %al, %al je .L360 .L552: xorl %eax, %eax movq %rax, 552+nvtxGlobals_v3(%rip) .L360: ret .cfi_endproc .LFE8537: .size nvtxSetInitFunctionsToNoops_v3, .-nvtxSetInitFunctionsToNoops_v3 .section .rodata.nvtxInitializeInjectionLibrary_v3.str1.1,"aMS",@progbits,1 .LC10: .string "NVTX_INJECTION64_PATH" .LC11: .string "InitializeInjectionNvtx2" .section .text.nvtxInitializeInjectionLibrary_v3,"axG",@progbits,nvtxInitializeInjectionLibrary_v3,comdat .weak nvtxInitializeInjectionLibrary_v3 .hidden nvtxInitializeInjectionLibrary_v3 .type nvtxInitializeInjectionLibrary_v3, @function nvtxInitializeInjectionLibrary_v3: .LFB8538: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq .LC10(%rip), %rdi call getenv@PLT movq %rax, %rbx testq %rax, %rax je .L746 movl $1, %esi movq %rax, %rdi call dlopen@PLT movl $4, %edx movq %rax, %rbx testq %rax, %rax je .L745 leaq .LC11(%rip), %rsi movq %rax, %rdi call dlsym@PLT testq %rax, %rax jne .L748 movq %rbx, %rdi call dlclose@PLT movl $5, %edx jmp .L745 .L746: movq InitializeInjectionNvtx2_fnptr(%rip), %rax movl $7, %edx testq %rax, %rax je .L745 .L748: leaq nvtxGetExportTable_v3(%rip), %rdi call *%rax xorl %edx, %edx testl %eax, %eax jne .L745 testq %rbx, %rbx je .L749 movq %rbx, %rdi call dlclose@PLT .L749: movl $6, %edx .L745: movl %edx, %eax popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8538: .size nvtxInitializeInjectionLibrary_v3, .-nvtxInitializeInjectionLibrary_v3 .section .text.nvtxInitOnce_v3,"axG",@progbits,nvtxInitOnce_v3,comdat .weak nvtxInitOnce_v3 .hidden nvtxInitOnce_v3 .type nvtxInitOnce_v3, @function nvtxInitOnce_v3: .LFB8539: .cfi_startproc endbr64 movl nvtxGlobals_v3(%rip), %eax cmpl $2, %eax je .L765 pushq %rdx .cfi_def_cfa_offset 16 movl $1, %eax xorl %edx, %edx mfence lock cmpxchgl %edx, nvtxGlobals_v3(%rip) testl %eax, %eax jne .L768 call nvtxInitializeInjectionLibrary_v3 xorl %edi, %edi testl %eax, %eax setne %dil call nvtxSetInitFunctionsToNoops_v3 movl $2, %eax mfence xchgl nvtxGlobals_v3(%rip), %eax jmp .L757 .L768: mfence movl nvtxGlobals_v3(%rip), %eax cmpl $2, %eax je .L757 call sched_yield@PLT jmp .L768 .L757: popq %rax .cfi_def_cfa_offset 8 ret .L765: ret .cfi_endproc .LFE8539: .size nvtxInitOnce_v3, .-nvtxInitOnce_v3 .section .text.nvtxDomainSyncUserReleasing_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserReleasing_impl_init_v3,comdat .weak nvtxDomainSyncUserReleasing_impl_init_v3 .hidden nvtxDomainSyncUserReleasing_impl_init_v3 .type nvtxDomainSyncUserReleasing_impl_init_v3, @function nvtxDomainSyncUserReleasing_impl_init_v3: .LFB8536: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 552+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L769 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L769: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8536: .size nvtxDomainSyncUserReleasing_impl_init_v3, .-nvtxDomainSyncUserReleasing_impl_init_v3 .section .text.nvtxDomainSyncUserAcquireSuccess_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserAcquireSuccess_impl_init_v3,comdat .weak nvtxDomainSyncUserAcquireSuccess_impl_init_v3 .hidden nvtxDomainSyncUserAcquireSuccess_impl_init_v3 .type nvtxDomainSyncUserAcquireSuccess_impl_init_v3, @function nvtxDomainSyncUserAcquireSuccess_impl_init_v3: .LFB8535: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 544+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L772 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L772: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8535: .size nvtxDomainSyncUserAcquireSuccess_impl_init_v3, .-nvtxDomainSyncUserAcquireSuccess_impl_init_v3 .section .text.nvtxDomainSyncUserAcquireFailed_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserAcquireFailed_impl_init_v3,comdat .weak nvtxDomainSyncUserAcquireFailed_impl_init_v3 .hidden nvtxDomainSyncUserAcquireFailed_impl_init_v3 .type nvtxDomainSyncUserAcquireFailed_impl_init_v3, @function nvtxDomainSyncUserAcquireFailed_impl_init_v3: .LFB8534: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 536+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L775 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L775: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8534: .size nvtxDomainSyncUserAcquireFailed_impl_init_v3, .-nvtxDomainSyncUserAcquireFailed_impl_init_v3 .section .text.nvtxDomainSyncUserAcquireStart_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserAcquireStart_impl_init_v3,comdat .weak nvtxDomainSyncUserAcquireStart_impl_init_v3 .hidden nvtxDomainSyncUserAcquireStart_impl_init_v3 .type nvtxDomainSyncUserAcquireStart_impl_init_v3, @function nvtxDomainSyncUserAcquireStart_impl_init_v3: .LFB8533: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 528+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L778 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L778: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8533: .size nvtxDomainSyncUserAcquireStart_impl_init_v3, .-nvtxDomainSyncUserAcquireStart_impl_init_v3 .section .text.nvtxDomainSyncUserDestroy_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserDestroy_impl_init_v3,comdat .weak nvtxDomainSyncUserDestroy_impl_init_v3 .hidden nvtxDomainSyncUserDestroy_impl_init_v3 .type nvtxDomainSyncUserDestroy_impl_init_v3, @function nvtxDomainSyncUserDestroy_impl_init_v3: .LFB8532: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 520+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L781 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L781: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8532: .size nvtxDomainSyncUserDestroy_impl_init_v3, .-nvtxDomainSyncUserDestroy_impl_init_v3 .section .text.nvtxDomainSyncUserCreate_impl_init_v3,"axG",@progbits,nvtxDomainSyncUserCreate_impl_init_v3,comdat .weak nvtxDomainSyncUserCreate_impl_init_v3 .hidden nvtxDomainSyncUserCreate_impl_init_v3 .type nvtxDomainSyncUserCreate_impl_init_v3, @function nvtxDomainSyncUserCreate_impl_init_v3: .LFB8531: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 512+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L785 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L785: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8531: .size nvtxDomainSyncUserCreate_impl_init_v3, .-nvtxDomainSyncUserCreate_impl_init_v3 .section .text.nvtxInitialize_impl_init_v3,"axG",@progbits,nvtxInitialize_impl_init_v3,comdat .weak nvtxInitialize_impl_init_v3 .hidden nvtxInitialize_impl_init_v3 .type nvtxInitialize_impl_init_v3, @function nvtxInitialize_impl_init_v3: .LFB8502: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 504+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L787 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L787: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8502: .size nvtxInitialize_impl_init_v3, .-nvtxInitialize_impl_init_v3 .section .text.nvtxDomainDestroy_impl_init_v3,"axG",@progbits,nvtxDomainDestroy_impl_init_v3,comdat .weak nvtxDomainDestroy_impl_init_v3 .hidden nvtxDomainDestroy_impl_init_v3 .type nvtxDomainDestroy_impl_init_v3, @function nvtxDomainDestroy_impl_init_v3: .LFB8501: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 496+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L790 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L790: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8501: .size nvtxDomainDestroy_impl_init_v3, .-nvtxDomainDestroy_impl_init_v3 .section .text.nvtxDomainCreateW_impl_init_v3,"axG",@progbits,nvtxDomainCreateW_impl_init_v3,comdat .weak nvtxDomainCreateW_impl_init_v3 .hidden nvtxDomainCreateW_impl_init_v3 .type nvtxDomainCreateW_impl_init_v3, @function nvtxDomainCreateW_impl_init_v3: .LFB8500: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 488+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L794 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L794: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8500: .size nvtxDomainCreateW_impl_init_v3, .-nvtxDomainCreateW_impl_init_v3 .section .text.nvtxDomainCreateA_impl_init_v3,"axG",@progbits,nvtxDomainCreateA_impl_init_v3,comdat .weak nvtxDomainCreateA_impl_init_v3 .hidden nvtxDomainCreateA_impl_init_v3 .type nvtxDomainCreateA_impl_init_v3, @function nvtxDomainCreateA_impl_init_v3: .LFB8499: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 480+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L797 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L797: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8499: .size nvtxDomainCreateA_impl_init_v3, .-nvtxDomainCreateA_impl_init_v3 .section .text.nvtxDomainRegisterStringW_impl_init_v3,"axG",@progbits,nvtxDomainRegisterStringW_impl_init_v3,comdat .weak nvtxDomainRegisterStringW_impl_init_v3 .hidden nvtxDomainRegisterStringW_impl_init_v3 .type nvtxDomainRegisterStringW_impl_init_v3, @function nvtxDomainRegisterStringW_impl_init_v3: .LFB8498: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 472+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L800 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L800: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8498: .size nvtxDomainRegisterStringW_impl_init_v3, .-nvtxDomainRegisterStringW_impl_init_v3 .section .text.nvtxDomainRegisterStringA_impl_init_v3,"axG",@progbits,nvtxDomainRegisterStringA_impl_init_v3,comdat .weak nvtxDomainRegisterStringA_impl_init_v3 .hidden nvtxDomainRegisterStringA_impl_init_v3 .type nvtxDomainRegisterStringA_impl_init_v3, @function nvtxDomainRegisterStringA_impl_init_v3: .LFB8497: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 464+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L803 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L803: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8497: .size nvtxDomainRegisterStringA_impl_init_v3, .-nvtxDomainRegisterStringA_impl_init_v3 .section .text.nvtxDomainNameCategoryW_impl_init_v3,"axG",@progbits,nvtxDomainNameCategoryW_impl_init_v3,comdat .weak nvtxDomainNameCategoryW_impl_init_v3 .hidden nvtxDomainNameCategoryW_impl_init_v3 .type nvtxDomainNameCategoryW_impl_init_v3, @function nvtxDomainNameCategoryW_impl_init_v3: .LFB8496: .cfi_startproc endbr64 subq $40, %rsp .cfi_def_cfa_offset 48 movq %rdi, 24(%rsp) movl %esi, 20(%rsp) movq %rdx, 8(%rsp) call nvtxInitOnce_v3 movq 456+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L805 movq 8(%rsp), %rdx movl 20(%rsp), %esi movq 24(%rsp), %rdi addq $40, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L805: .cfi_restore_state addq $40, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8496: .size nvtxDomainNameCategoryW_impl_init_v3, .-nvtxDomainNameCategoryW_impl_init_v3 .section .text.nvtxDomainNameCategoryA_impl_init_v3,"axG",@progbits,nvtxDomainNameCategoryA_impl_init_v3,comdat .weak nvtxDomainNameCategoryA_impl_init_v3 .hidden nvtxDomainNameCategoryA_impl_init_v3 .type nvtxDomainNameCategoryA_impl_init_v3, @function nvtxDomainNameCategoryA_impl_init_v3: .LFB8495: .cfi_startproc endbr64 subq $40, %rsp .cfi_def_cfa_offset 48 movq %rdi, 24(%rsp) movl %esi, 20(%rsp) movq %rdx, 8(%rsp) call nvtxInitOnce_v3 movq 448+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L808 movq 8(%rsp), %rdx movl 20(%rsp), %esi movq 24(%rsp), %rdi addq $40, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L808: .cfi_restore_state addq $40, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8495: .size nvtxDomainNameCategoryA_impl_init_v3, .-nvtxDomainNameCategoryA_impl_init_v3 .section .text.nvtxDomainResourceDestroy_impl_init_v3,"axG",@progbits,nvtxDomainResourceDestroy_impl_init_v3,comdat .weak nvtxDomainResourceDestroy_impl_init_v3 .hidden nvtxDomainResourceDestroy_impl_init_v3 .type nvtxDomainResourceDestroy_impl_init_v3, @function nvtxDomainResourceDestroy_impl_init_v3: .LFB8494: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 440+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L811 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L811: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8494: .size nvtxDomainResourceDestroy_impl_init_v3, .-nvtxDomainResourceDestroy_impl_init_v3 .section .text.nvtxDomainResourceCreate_impl_init_v3,"axG",@progbits,nvtxDomainResourceCreate_impl_init_v3,comdat .weak nvtxDomainResourceCreate_impl_init_v3 .hidden nvtxDomainResourceCreate_impl_init_v3 .type nvtxDomainResourceCreate_impl_init_v3, @function nvtxDomainResourceCreate_impl_init_v3: .LFB8493: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 432+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L815 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L815: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8493: .size nvtxDomainResourceCreate_impl_init_v3, .-nvtxDomainResourceCreate_impl_init_v3 .section .text.nvtxDomainRangePop_impl_init_v3,"axG",@progbits,nvtxDomainRangePop_impl_init_v3,comdat .weak nvtxDomainRangePop_impl_init_v3 .hidden nvtxDomainRangePop_impl_init_v3 .type nvtxDomainRangePop_impl_init_v3, @function nvtxDomainRangePop_impl_init_v3: .LFB8492: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 8(%rsp), %rdi addq $24, %rsp .cfi_def_cfa_offset 8 jmp nvtxDomainRangePop .cfi_endproc .LFE8492: .size nvtxDomainRangePop_impl_init_v3, .-nvtxDomainRangePop_impl_init_v3 .section .text.nvtxDomainRangePushEx_impl_init_v3,"axG",@progbits,nvtxDomainRangePushEx_impl_init_v3,comdat .weak nvtxDomainRangePushEx_impl_init_v3 .hidden nvtxDomainRangePushEx_impl_init_v3 .type nvtxDomainRangePushEx_impl_init_v3, @function nvtxDomainRangePushEx_impl_init_v3: .LFB8491: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 416+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L820 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L820: .cfi_restore_state movl $-2, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8491: .size nvtxDomainRangePushEx_impl_init_v3, .-nvtxDomainRangePushEx_impl_init_v3 .section .text.nvtxDomainRangeEnd_impl_init_v3,"axG",@progbits,nvtxDomainRangeEnd_impl_init_v3,comdat .weak nvtxDomainRangeEnd_impl_init_v3 .hidden nvtxDomainRangeEnd_impl_init_v3 .type nvtxDomainRangeEnd_impl_init_v3, @function nvtxDomainRangeEnd_impl_init_v3: .LFB8490: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 408+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L822 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L822: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8490: .size nvtxDomainRangeEnd_impl_init_v3, .-nvtxDomainRangeEnd_impl_init_v3 .section .text.nvtxDomainRangeStartEx_impl_init_v3,"axG",@progbits,nvtxDomainRangeStartEx_impl_init_v3,comdat .weak nvtxDomainRangeStartEx_impl_init_v3 .hidden nvtxDomainRangeStartEx_impl_init_v3 .type nvtxDomainRangeStartEx_impl_init_v3, @function nvtxDomainRangeStartEx_impl_init_v3: .LFB8489: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 400+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L826 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L826: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8489: .size nvtxDomainRangeStartEx_impl_init_v3, .-nvtxDomainRangeStartEx_impl_init_v3 .section .text.nvtxDomainMarkEx_impl_init_v3,"axG",@progbits,nvtxDomainMarkEx_impl_init_v3,comdat .weak nvtxDomainMarkEx_impl_init_v3 .hidden nvtxDomainMarkEx_impl_init_v3 .type nvtxDomainMarkEx_impl_init_v3, @function nvtxDomainMarkEx_impl_init_v3: .LFB8488: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 392+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L828 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L828: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8488: .size nvtxDomainMarkEx_impl_init_v3, .-nvtxDomainMarkEx_impl_init_v3 .section .text.nvtxNameCudaEventW_impl_init_v3,"axG",@progbits,nvtxNameCudaEventW_impl_init_v3,comdat .weak nvtxNameCudaEventW_impl_init_v3 .hidden nvtxNameCudaEventW_impl_init_v3 .type nvtxNameCudaEventW_impl_init_v3, @function nvtxNameCudaEventW_impl_init_v3: .LFB8516: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 384+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L831 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L831: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8516: .size nvtxNameCudaEventW_impl_init_v3, .-nvtxNameCudaEventW_impl_init_v3 .section .text.nvtxNameCudaEventA_impl_init_v3,"axG",@progbits,nvtxNameCudaEventA_impl_init_v3,comdat .weak nvtxNameCudaEventA_impl_init_v3 .hidden nvtxNameCudaEventA_impl_init_v3 .type nvtxNameCudaEventA_impl_init_v3, @function nvtxNameCudaEventA_impl_init_v3: .LFB8515: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 376+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L834 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L834: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8515: .size nvtxNameCudaEventA_impl_init_v3, .-nvtxNameCudaEventA_impl_init_v3 .section .text.nvtxNameCudaStreamW_impl_init_v3,"axG",@progbits,nvtxNameCudaStreamW_impl_init_v3,comdat .weak nvtxNameCudaStreamW_impl_init_v3 .hidden nvtxNameCudaStreamW_impl_init_v3 .type nvtxNameCudaStreamW_impl_init_v3, @function nvtxNameCudaStreamW_impl_init_v3: .LFB8514: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 368+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L837 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L837: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8514: .size nvtxNameCudaStreamW_impl_init_v3, .-nvtxNameCudaStreamW_impl_init_v3 .section .text.nvtxNameCudaStreamA_impl_init_v3,"axG",@progbits,nvtxNameCudaStreamA_impl_init_v3,comdat .weak nvtxNameCudaStreamA_impl_init_v3 .hidden nvtxNameCudaStreamA_impl_init_v3 .type nvtxNameCudaStreamA_impl_init_v3, @function nvtxNameCudaStreamA_impl_init_v3: .LFB8513: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 360+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L840 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L840: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8513: .size nvtxNameCudaStreamA_impl_init_v3, .-nvtxNameCudaStreamA_impl_init_v3 .section .text.nvtxNameCudaDeviceW_impl_init_v3,"axG",@progbits,nvtxNameCudaDeviceW_impl_init_v3,comdat .weak nvtxNameCudaDeviceW_impl_init_v3 .hidden nvtxNameCudaDeviceW_impl_init_v3 .type nvtxNameCudaDeviceW_impl_init_v3, @function nvtxNameCudaDeviceW_impl_init_v3: .LFB8512: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 352+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L843 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L843: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8512: .size nvtxNameCudaDeviceW_impl_init_v3, .-nvtxNameCudaDeviceW_impl_init_v3 .section .text.nvtxNameCudaDeviceA_impl_init_v3,"axG",@progbits,nvtxNameCudaDeviceA_impl_init_v3,comdat .weak nvtxNameCudaDeviceA_impl_init_v3 .hidden nvtxNameCudaDeviceA_impl_init_v3 .type nvtxNameCudaDeviceA_impl_init_v3, @function nvtxNameCudaDeviceA_impl_init_v3: .LFB8511: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 344+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L846 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L846: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8511: .size nvtxNameCudaDeviceA_impl_init_v3, .-nvtxNameCudaDeviceA_impl_init_v3 .section .text.nvtxNameClEventW_impl_init_v3,"axG",@progbits,nvtxNameClEventW_impl_init_v3,comdat .weak nvtxNameClEventW_impl_init_v3 .hidden nvtxNameClEventW_impl_init_v3 .type nvtxNameClEventW_impl_init_v3, @function nvtxNameClEventW_impl_init_v3: .LFB8530: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 336+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L849 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L849: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8530: .size nvtxNameClEventW_impl_init_v3, .-nvtxNameClEventW_impl_init_v3 .section .text.nvtxNameClEventA_impl_init_v3,"axG",@progbits,nvtxNameClEventA_impl_init_v3,comdat .weak nvtxNameClEventA_impl_init_v3 .hidden nvtxNameClEventA_impl_init_v3 .type nvtxNameClEventA_impl_init_v3, @function nvtxNameClEventA_impl_init_v3: .LFB8529: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 328+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L852 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L852: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8529: .size nvtxNameClEventA_impl_init_v3, .-nvtxNameClEventA_impl_init_v3 .section .text.nvtxNameClProgramW_impl_init_v3,"axG",@progbits,nvtxNameClProgramW_impl_init_v3,comdat .weak nvtxNameClProgramW_impl_init_v3 .hidden nvtxNameClProgramW_impl_init_v3 .type nvtxNameClProgramW_impl_init_v3, @function nvtxNameClProgramW_impl_init_v3: .LFB8528: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 320+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L855 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L855: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8528: .size nvtxNameClProgramW_impl_init_v3, .-nvtxNameClProgramW_impl_init_v3 .section .text.nvtxNameClProgramA_impl_init_v3,"axG",@progbits,nvtxNameClProgramA_impl_init_v3,comdat .weak nvtxNameClProgramA_impl_init_v3 .hidden nvtxNameClProgramA_impl_init_v3 .type nvtxNameClProgramA_impl_init_v3, @function nvtxNameClProgramA_impl_init_v3: .LFB8527: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 312+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L858 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L858: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8527: .size nvtxNameClProgramA_impl_init_v3, .-nvtxNameClProgramA_impl_init_v3 .section .text.nvtxNameClSamplerW_impl_init_v3,"axG",@progbits,nvtxNameClSamplerW_impl_init_v3,comdat .weak nvtxNameClSamplerW_impl_init_v3 .hidden nvtxNameClSamplerW_impl_init_v3 .type nvtxNameClSamplerW_impl_init_v3, @function nvtxNameClSamplerW_impl_init_v3: .LFB8526: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 304+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L861 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L861: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8526: .size nvtxNameClSamplerW_impl_init_v3, .-nvtxNameClSamplerW_impl_init_v3 .section .text.nvtxNameClSamplerA_impl_init_v3,"axG",@progbits,nvtxNameClSamplerA_impl_init_v3,comdat .weak nvtxNameClSamplerA_impl_init_v3 .hidden nvtxNameClSamplerA_impl_init_v3 .type nvtxNameClSamplerA_impl_init_v3, @function nvtxNameClSamplerA_impl_init_v3: .LFB8525: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 296+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L864 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L864: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8525: .size nvtxNameClSamplerA_impl_init_v3, .-nvtxNameClSamplerA_impl_init_v3 .section .text.nvtxNameClMemObjectW_impl_init_v3,"axG",@progbits,nvtxNameClMemObjectW_impl_init_v3,comdat .weak nvtxNameClMemObjectW_impl_init_v3 .hidden nvtxNameClMemObjectW_impl_init_v3 .type nvtxNameClMemObjectW_impl_init_v3, @function nvtxNameClMemObjectW_impl_init_v3: .LFB8524: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 288+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L867 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L867: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8524: .size nvtxNameClMemObjectW_impl_init_v3, .-nvtxNameClMemObjectW_impl_init_v3 .section .text.nvtxNameClMemObjectA_impl_init_v3,"axG",@progbits,nvtxNameClMemObjectA_impl_init_v3,comdat .weak nvtxNameClMemObjectA_impl_init_v3 .hidden nvtxNameClMemObjectA_impl_init_v3 .type nvtxNameClMemObjectA_impl_init_v3, @function nvtxNameClMemObjectA_impl_init_v3: .LFB8523: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 280+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L870 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L870: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8523: .size nvtxNameClMemObjectA_impl_init_v3, .-nvtxNameClMemObjectA_impl_init_v3 .section .text.nvtxNameClCommandQueueW_impl_init_v3,"axG",@progbits,nvtxNameClCommandQueueW_impl_init_v3,comdat .weak nvtxNameClCommandQueueW_impl_init_v3 .hidden nvtxNameClCommandQueueW_impl_init_v3 .type nvtxNameClCommandQueueW_impl_init_v3, @function nvtxNameClCommandQueueW_impl_init_v3: .LFB8522: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 272+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L873 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L873: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8522: .size nvtxNameClCommandQueueW_impl_init_v3, .-nvtxNameClCommandQueueW_impl_init_v3 .section .text.nvtxNameClCommandQueueA_impl_init_v3,"axG",@progbits,nvtxNameClCommandQueueA_impl_init_v3,comdat .weak nvtxNameClCommandQueueA_impl_init_v3 .hidden nvtxNameClCommandQueueA_impl_init_v3 .type nvtxNameClCommandQueueA_impl_init_v3, @function nvtxNameClCommandQueueA_impl_init_v3: .LFB8521: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 264+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L876 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L876: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8521: .size nvtxNameClCommandQueueA_impl_init_v3, .-nvtxNameClCommandQueueA_impl_init_v3 .section .text.nvtxNameClContextW_impl_init_v3,"axG",@progbits,nvtxNameClContextW_impl_init_v3,comdat .weak nvtxNameClContextW_impl_init_v3 .hidden nvtxNameClContextW_impl_init_v3 .type nvtxNameClContextW_impl_init_v3, @function nvtxNameClContextW_impl_init_v3: .LFB8520: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 256+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L879 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L879: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8520: .size nvtxNameClContextW_impl_init_v3, .-nvtxNameClContextW_impl_init_v3 .section .text.nvtxNameClContextA_impl_init_v3,"axG",@progbits,nvtxNameClContextA_impl_init_v3,comdat .weak nvtxNameClContextA_impl_init_v3 .hidden nvtxNameClContextA_impl_init_v3 .type nvtxNameClContextA_impl_init_v3, @function nvtxNameClContextA_impl_init_v3: .LFB8519: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 248+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L882 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L882: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8519: .size nvtxNameClContextA_impl_init_v3, .-nvtxNameClContextA_impl_init_v3 .section .text.nvtxNameClDeviceW_impl_init_v3,"axG",@progbits,nvtxNameClDeviceW_impl_init_v3,comdat .weak nvtxNameClDeviceW_impl_init_v3 .hidden nvtxNameClDeviceW_impl_init_v3 .type nvtxNameClDeviceW_impl_init_v3, @function nvtxNameClDeviceW_impl_init_v3: .LFB8518: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 240+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L885 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L885: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8518: .size nvtxNameClDeviceW_impl_init_v3, .-nvtxNameClDeviceW_impl_init_v3 .section .text.nvtxNameClDeviceA_impl_init_v3,"axG",@progbits,nvtxNameClDeviceA_impl_init_v3,comdat .weak nvtxNameClDeviceA_impl_init_v3 .hidden nvtxNameClDeviceA_impl_init_v3 .type nvtxNameClDeviceA_impl_init_v3, @function nvtxNameClDeviceA_impl_init_v3: .LFB8517: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 232+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L888 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L888: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8517: .size nvtxNameClDeviceA_impl_init_v3, .-nvtxNameClDeviceA_impl_init_v3 .section .text.nvtxNameCuEventW_impl_init_v3,"axG",@progbits,nvtxNameCuEventW_impl_init_v3,comdat .weak nvtxNameCuEventW_impl_init_v3 .hidden nvtxNameCuEventW_impl_init_v3 .type nvtxNameCuEventW_impl_init_v3, @function nvtxNameCuEventW_impl_init_v3: .LFB8510: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 224+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L891 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L891: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8510: .size nvtxNameCuEventW_impl_init_v3, .-nvtxNameCuEventW_impl_init_v3 .section .text.nvtxNameCuEventA_impl_init_v3,"axG",@progbits,nvtxNameCuEventA_impl_init_v3,comdat .weak nvtxNameCuEventA_impl_init_v3 .hidden nvtxNameCuEventA_impl_init_v3 .type nvtxNameCuEventA_impl_init_v3, @function nvtxNameCuEventA_impl_init_v3: .LFB8509: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 216+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L894 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L894: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8509: .size nvtxNameCuEventA_impl_init_v3, .-nvtxNameCuEventA_impl_init_v3 .section .text.nvtxNameCuStreamW_impl_init_v3,"axG",@progbits,nvtxNameCuStreamW_impl_init_v3,comdat .weak nvtxNameCuStreamW_impl_init_v3 .hidden nvtxNameCuStreamW_impl_init_v3 .type nvtxNameCuStreamW_impl_init_v3, @function nvtxNameCuStreamW_impl_init_v3: .LFB8508: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 208+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L897 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L897: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8508: .size nvtxNameCuStreamW_impl_init_v3, .-nvtxNameCuStreamW_impl_init_v3 .section .text.nvtxNameCuStreamA_impl_init_v3,"axG",@progbits,nvtxNameCuStreamA_impl_init_v3,comdat .weak nvtxNameCuStreamA_impl_init_v3 .hidden nvtxNameCuStreamA_impl_init_v3 .type nvtxNameCuStreamA_impl_init_v3, @function nvtxNameCuStreamA_impl_init_v3: .LFB8507: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 200+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L900 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L900: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8507: .size nvtxNameCuStreamA_impl_init_v3, .-nvtxNameCuStreamA_impl_init_v3 .section .text.nvtxNameCuContextW_impl_init_v3,"axG",@progbits,nvtxNameCuContextW_impl_init_v3,comdat .weak nvtxNameCuContextW_impl_init_v3 .hidden nvtxNameCuContextW_impl_init_v3 .type nvtxNameCuContextW_impl_init_v3, @function nvtxNameCuContextW_impl_init_v3: .LFB8506: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 192+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L903 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L903: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8506: .size nvtxNameCuContextW_impl_init_v3, .-nvtxNameCuContextW_impl_init_v3 .section .text.nvtxNameCuContextA_impl_init_v3,"axG",@progbits,nvtxNameCuContextA_impl_init_v3,comdat .weak nvtxNameCuContextA_impl_init_v3 .hidden nvtxNameCuContextA_impl_init_v3 .type nvtxNameCuContextA_impl_init_v3, @function nvtxNameCuContextA_impl_init_v3: .LFB8505: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 184+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L906 movq (%rsp), %rsi movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L906: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8505: .size nvtxNameCuContextA_impl_init_v3, .-nvtxNameCuContextA_impl_init_v3 .section .text.nvtxNameCuDeviceW_impl_init_v3,"axG",@progbits,nvtxNameCuDeviceW_impl_init_v3,comdat .weak nvtxNameCuDeviceW_impl_init_v3 .hidden nvtxNameCuDeviceW_impl_init_v3 .type nvtxNameCuDeviceW_impl_init_v3, @function nvtxNameCuDeviceW_impl_init_v3: .LFB8504: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 176+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L909 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L909: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8504: .size nvtxNameCuDeviceW_impl_init_v3, .-nvtxNameCuDeviceW_impl_init_v3 .section .text.nvtxNameCuDeviceA_impl_init_v3,"axG",@progbits,nvtxNameCuDeviceA_impl_init_v3,comdat .weak nvtxNameCuDeviceA_impl_init_v3 .hidden nvtxNameCuDeviceA_impl_init_v3 .type nvtxNameCuDeviceA_impl_init_v3, @function nvtxNameCuDeviceA_impl_init_v3: .LFB8503: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 168+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L912 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L912: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8503: .size nvtxNameCuDeviceA_impl_init_v3, .-nvtxNameCuDeviceA_impl_init_v3 .section .text.nvtxNameOsThreadW_impl_init_v3,"axG",@progbits,nvtxNameOsThreadW_impl_init_v3,comdat .weak nvtxNameOsThreadW_impl_init_v3 .hidden nvtxNameOsThreadW_impl_init_v3 .type nvtxNameOsThreadW_impl_init_v3, @function nvtxNameOsThreadW_impl_init_v3: .LFB8487: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 160+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L915 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L915: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8487: .size nvtxNameOsThreadW_impl_init_v3, .-nvtxNameOsThreadW_impl_init_v3 .section .text.nvtxNameOsThreadA_impl_init_v3,"axG",@progbits,nvtxNameOsThreadA_impl_init_v3,comdat .weak nvtxNameOsThreadA_impl_init_v3 .hidden nvtxNameOsThreadA_impl_init_v3 .type nvtxNameOsThreadA_impl_init_v3, @function nvtxNameOsThreadA_impl_init_v3: .LFB8486: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 152+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L918 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L918: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8486: .size nvtxNameOsThreadA_impl_init_v3, .-nvtxNameOsThreadA_impl_init_v3 .section .text.nvtxNameCategoryW_impl_init_v3,"axG",@progbits,nvtxNameCategoryW_impl_init_v3,comdat .weak nvtxNameCategoryW_impl_init_v3 .hidden nvtxNameCategoryW_impl_init_v3 .type nvtxNameCategoryW_impl_init_v3, @function nvtxNameCategoryW_impl_init_v3: .LFB8485: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 144+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L921 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L921: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8485: .size nvtxNameCategoryW_impl_init_v3, .-nvtxNameCategoryW_impl_init_v3 .section .text.nvtxNameCategoryA_impl_init_v3,"axG",@progbits,nvtxNameCategoryA_impl_init_v3,comdat .weak nvtxNameCategoryA_impl_init_v3 .hidden nvtxNameCategoryA_impl_init_v3 .type nvtxNameCategoryA_impl_init_v3, @function nvtxNameCategoryA_impl_init_v3: .LFB8484: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movl %edi, 12(%rsp) movq %rsi, (%rsp) call nvtxInitOnce_v3 movq 136+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L924 movq (%rsp), %rsi movl 12(%rsp), %edi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L924: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8484: .size nvtxNameCategoryA_impl_init_v3, .-nvtxNameCategoryA_impl_init_v3 .section .text.nvtxRangePop_impl_init_v3,"axG",@progbits,nvtxRangePop_impl_init_v3,comdat .weak nvtxRangePop_impl_init_v3 .hidden nvtxRangePop_impl_init_v3 .type nvtxRangePop_impl_init_v3, @function nvtxRangePop_impl_init_v3: .LFB8483: .cfi_startproc endbr64 pushq %rsi .cfi_def_cfa_offset 16 call nvtxInitOnce_v3 movq 128+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L928 popq %rcx .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L928: .cfi_restore_state movl $-2, %eax popq %rdx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8483: .size nvtxRangePop_impl_init_v3, .-nvtxRangePop_impl_init_v3 .section .text.nvtxRangePushW_impl_init_v3,"axG",@progbits,nvtxRangePushW_impl_init_v3,comdat .weak nvtxRangePushW_impl_init_v3 .hidden nvtxRangePushW_impl_init_v3 .type nvtxRangePushW_impl_init_v3, @function nvtxRangePushW_impl_init_v3: .LFB8482: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 120+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L931 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L931: .cfi_restore_state movl $-2, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8482: .size nvtxRangePushW_impl_init_v3, .-nvtxRangePushW_impl_init_v3 .section .text.nvtxRangePushA_impl_init_v3,"axG",@progbits,nvtxRangePushA_impl_init_v3,comdat .weak nvtxRangePushA_impl_init_v3 .hidden nvtxRangePushA_impl_init_v3 .type nvtxRangePushA_impl_init_v3, @function nvtxRangePushA_impl_init_v3: .LFB8481: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 112+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L934 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L934: .cfi_restore_state movl $-2, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8481: .size nvtxRangePushA_impl_init_v3, .-nvtxRangePushA_impl_init_v3 .section .text.nvtxRangePushEx_impl_init_v3,"axG",@progbits,nvtxRangePushEx_impl_init_v3,comdat .weak nvtxRangePushEx_impl_init_v3 .hidden nvtxRangePushEx_impl_init_v3 .type nvtxRangePushEx_impl_init_v3, @function nvtxRangePushEx_impl_init_v3: .LFB8480: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 104+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L937 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L937: .cfi_restore_state movl $-2, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8480: .size nvtxRangePushEx_impl_init_v3, .-nvtxRangePushEx_impl_init_v3 .section .text.nvtxRangeEnd_impl_init_v3,"axG",@progbits,nvtxRangeEnd_impl_init_v3,comdat .weak nvtxRangeEnd_impl_init_v3 .hidden nvtxRangeEnd_impl_init_v3 .type nvtxRangeEnd_impl_init_v3, @function nvtxRangeEnd_impl_init_v3: .LFB8479: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 96+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L939 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L939: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8479: .size nvtxRangeEnd_impl_init_v3, .-nvtxRangeEnd_impl_init_v3 .section .text.nvtxRangeStartW_impl_init_v3,"axG",@progbits,nvtxRangeStartW_impl_init_v3,comdat .weak nvtxRangeStartW_impl_init_v3 .hidden nvtxRangeStartW_impl_init_v3 .type nvtxRangeStartW_impl_init_v3, @function nvtxRangeStartW_impl_init_v3: .LFB8478: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 88+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L943 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L943: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8478: .size nvtxRangeStartW_impl_init_v3, .-nvtxRangeStartW_impl_init_v3 .section .text.nvtxRangeStartA_impl_init_v3,"axG",@progbits,nvtxRangeStartA_impl_init_v3,comdat .weak nvtxRangeStartA_impl_init_v3 .hidden nvtxRangeStartA_impl_init_v3 .type nvtxRangeStartA_impl_init_v3, @function nvtxRangeStartA_impl_init_v3: .LFB8477: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 80+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L946 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L946: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8477: .size nvtxRangeStartA_impl_init_v3, .-nvtxRangeStartA_impl_init_v3 .section .text.nvtxRangeStartEx_impl_init_v3,"axG",@progbits,nvtxRangeStartEx_impl_init_v3,comdat .weak nvtxRangeStartEx_impl_init_v3 .hidden nvtxRangeStartEx_impl_init_v3 .type nvtxRangeStartEx_impl_init_v3, @function nvtxRangeStartEx_impl_init_v3: .LFB8476: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 72+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L949 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L949: .cfi_restore_state xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8476: .size nvtxRangeStartEx_impl_init_v3, .-nvtxRangeStartEx_impl_init_v3 .section .text.nvtxMarkW_impl_init_v3,"axG",@progbits,nvtxMarkW_impl_init_v3,comdat .weak nvtxMarkW_impl_init_v3 .hidden nvtxMarkW_impl_init_v3 .type nvtxMarkW_impl_init_v3, @function nvtxMarkW_impl_init_v3: .LFB8475: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 64+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L951 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L951: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8475: .size nvtxMarkW_impl_init_v3, .-nvtxMarkW_impl_init_v3 .section .text.nvtxMarkA_impl_init_v3,"axG",@progbits,nvtxMarkA_impl_init_v3,comdat .weak nvtxMarkA_impl_init_v3 .hidden nvtxMarkA_impl_init_v3 .type nvtxMarkA_impl_init_v3, @function nvtxMarkA_impl_init_v3: .LFB8474: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 56+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L954 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L954: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8474: .size nvtxMarkA_impl_init_v3, .-nvtxMarkA_impl_init_v3 .section .text.nvtxMarkEx_impl_init_v3,"axG",@progbits,nvtxMarkEx_impl_init_v3,comdat .weak nvtxMarkEx_impl_init_v3 .hidden nvtxMarkEx_impl_init_v3 .type nvtxMarkEx_impl_init_v3, @function nvtxMarkEx_impl_init_v3: .LFB8473: .cfi_startproc endbr64 subq $24, %rsp .cfi_def_cfa_offset 32 movq %rdi, 8(%rsp) call nvtxInitOnce_v3 movq 48+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L957 movq 8(%rsp), %rdi addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 8 jmp *%rax .L957: .cfi_restore_state addq $24, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8473: .size nvtxMarkEx_impl_init_v3, .-nvtxMarkEx_impl_init_v3 .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC5ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .type _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE, @function _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE: .LFB9536: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA9536 endbr64 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE(%rip), %rax pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 xorl %ecx, %ecx pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movq %rsi, %r12 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 leaq 8(%rdi), %rbp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movq %rdi, %rbx pushq %rdx .cfi_def_cfa_offset 48 movq %rax, (%rdi) leaq 24(%rdi), %rax movq %rcx, 16(%rdi) movq %rax, 8(%rdi) movb $0, 24(%rdi) call _ZNKSt9bad_alloc4whatEv@PLT movq %rax, %rdi movq %rax, %r13 call strlen@PLT movq 16(%rbx), %rdx movq %r13, %rcx xorl %esi, %esi movq %rax, %r8 movq %rbp, %rdi .LEHB6: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm@PLT leaq .LC4(%rip), %rsi movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc@PLT movq 8(%r12), %rdx movq (%r12), %rsi movabsq $4611686018427387903, %rax subq 16(%rbx), %rax cmpq %rdx, %rax jnb .L961 leaq .LC5(%rip), %rdi call _ZSt20__throw_length_errorPKc@PLT .L961: movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm@PLT .LEHE6: popq %rax .cfi_remember_state .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .L963: .cfi_restore_state endbr64 movq %rax, %r12 .L962: movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbx, %rdi call _ZNSt9bad_allocD2Ev@PLT movq %r12, %rdi .LEHB7: call _Unwind_Resume@PLT .LEHE7: .cfi_endproc .LFE9536: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC5ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,comdat .LLSDA9536: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE9536-.LLSDACSB9536 .LLSDACSB9536: .uleb128 .LEHB6-.LFB9536 .uleb128 .LEHE6-.LEHB6 .uleb128 .L963-.LFB9536 .uleb128 0 .uleb128 .LEHB7-.LFB9536 .uleb128 .LEHE7-.LEHB7 .uleb128 0 .uleb128 0 .LLSDACSE9536: .section .text._ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC5ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,comdat .size _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE, .-_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .weak _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .set _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,_ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .section .text.unlikely._ZN4cuda3std3__421__throw_runtime_errorEPKc,"axG",@progbits,_ZN4cuda3std3__421__throw_runtime_errorEPKc,comdat .weak _ZN4cuda3std3__421__throw_runtime_errorEPKc .hidden _ZN4cuda3std3__421__throw_runtime_errorEPKc .type _ZN4cuda3std3__421__throw_runtime_errorEPKc, @function _ZN4cuda3std3__421__throw_runtime_errorEPKc: .LFB10468: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA10468 endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movq %rdi, %rbp movl $16, %edi pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 pushq %rax .cfi_def_cfa_offset 32 call __cxa_allocate_exception@PLT movq %rbp, %rsi movq %rax, %rdi movq %rax, %rbx .LEHB8: call _ZNSt13runtime_errorC1EPKc@PLT .LEHE8: movq _ZNSt13runtime_errorD1Ev@GOTPCREL(%rip), %rdx leaq _ZTISt13runtime_error(%rip), %rsi movq %rbx, %rdi .LEHB9: call __cxa_throw@PLT .L968: endbr64 movq %rax, %rbp .L967: movq %rbx, %rdi call __cxa_free_exception@PLT movq %rbp, %rdi call _Unwind_Resume@PLT .LEHE9: .cfi_endproc .LFE10468: .section .gcc_except_table._ZN4cuda3std3__421__throw_runtime_errorEPKc,"aG",@progbits,_ZN4cuda3std3__421__throw_runtime_errorEPKc,comdat .LLSDA10468: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE10468-.LLSDACSB10468 .LLSDACSB10468: .uleb128 .LEHB8-.LFB10468 .uleb128 .LEHE8-.LEHB8 .uleb128 .L968-.LFB10468 .uleb128 0 .uleb128 .LEHB9-.LFB10468 .uleb128 .LEHE9-.LEHB9 .uleb128 0 .uleb128 0 .LLSDACSE10468: .section .text.unlikely._ZN4cuda3std3__421__throw_runtime_errorEPKc,"axG",@progbits,_ZN4cuda3std3__421__throw_runtime_errorEPKc,comdat .size _ZN4cuda3std3__421__throw_runtime_errorEPKc, .-_ZN4cuda3std3__421__throw_runtime_errorEPKc .section .rodata.str1.1 .LC12: .string "_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_" .LC13: .string "_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_" .LC14: .string "_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_" .LC15: .string "_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_" .LC16: .string "_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_" .LC17: .string "_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_" .LC18: .string "_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_" .LC19: .string "_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_" .LC20: .string "_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_" .LC21: .string "_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_" .LC22: .string "_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_" .LC23: .string "_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_" .LC24: .string "_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_" .LC25: .string "_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_" .LC26: .string "_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_" .LC27: .string "_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_" .LC28: .string "_ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_" .LC29: .string "_ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_" .LC30: .string "_ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv" .LC31: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std3__45__cpo5beginE" .LC32: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std3__45__cpo3endE" .LC33: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std3__45__cpo6cbeginE" .LC34: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std3__45__cpo4cendE" .LC35: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std3__45__cpo6rbeginE" .LC36: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std3__45__cpo4rendE" .LC37: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std3__45__cpo7crbeginE" .LC38: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std3__45__cpo5crendE" .LC39: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std3__440_GLOBAL__N__0d68c651_11_exemplo5_cu_main6ignoreE" .LC40: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std3__419piecewise_constructE" .LC41: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std3__48in_placeE" .LC42: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std3__47nulloptE" .LC43: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std3__420unreachable_sentinelE" .LC44: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std6ranges3__45__cpo4swapE" .LC45: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std6ranges3__45__cpo9iter_moveE" .LC46: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std6ranges3__45__cpo7advanceE" .LC47: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std6ranges3__45__cpo5beginE" .LC48: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std6ranges3__45__cpo3endE" .LC49: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std6ranges3__45__cpo6cbeginE" .LC50: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std6ranges3__45__cpo4cendE" .LC51: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std6ranges3__45__cpo9iter_swapE" .LC52: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std6ranges3__45__cpo4nextE" .LC53: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std6ranges3__45__cpo4prevE" .LC54: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std6ranges3__45__cpo4dataE" .LC55: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std6ranges3__45__cpo5cdataE" .LC56: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std6ranges3__45__cpo4sizeE" .LC57: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std6ranges3__45__cpo5ssizeE" .LC58: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main4cuda3std6ranges3__45__cpo8distanceE" .LC59: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main6thrust20THRUST_200700_890_NS8cuda_cub3parE" .LC60: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main6thrust20THRUST_200700_890_NS8cuda_cub10par_nosyncE" .LC61: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main6thrust20THRUST_200700_890_NS6system6detail10sequential3seqE" .LC62: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main6thrust20THRUST_200700_890_NS12placeholders2_1E" .LC63: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main6thrust20THRUST_200700_890_NS12placeholders2_2E" .LC64: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main6thrust20THRUST_200700_890_NS12placeholders2_3E" .LC65: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main6thrust20THRUST_200700_890_NS12placeholders2_4E" .LC66: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main6thrust20THRUST_200700_890_NS12placeholders2_5E" .LC67: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main6thrust20THRUST_200700_890_NS12placeholders2_6E" .LC68: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main6thrust20THRUST_200700_890_NS12placeholders2_7E" .LC69: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main6thrust20THRUST_200700_890_NS12placeholders2_8E" .LC70: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main6thrust20THRUST_200700_890_NS12placeholders2_9E" .LC71: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main6thrust20THRUST_200700_890_NS12placeholders3_10E" .LC72: .string "_ZN38_INTERNAL_0d68c651_11_exemplo5_cu_main6thrust20THRUST_200700_890_NS3seqE" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB11259: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC12(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC13(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC14(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC15(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC16(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC17(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC18(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC19(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi leaq .LC20(%rip), %rdx pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 32 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC21(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC22(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC23(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC24(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC25(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC26(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC27(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi leaq .LC28(%rip), %rdx pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 32 leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC29(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 24 leaq .LC30(%rip), %rdx movq %rbx, %rdi leaq _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 xorl %r8d, %r8d movq %rbx, %rdi pushq $0 .cfi_def_cfa_offset 24 leaq .LC31(%rip), %rdx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo5beginE(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC32(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo3endE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC33(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo6cbeginE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC34(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo4cendE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC35(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo6rbeginE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC36(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo4rendE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC37(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo7crbeginE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC38(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__45__cpo5crendE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC39(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__440_GLOBAL__N__0d68c651_11_exemplo5_cu_main6ignoreE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC40(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__419piecewise_constructE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC41(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__48in_placeE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC42(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__47nulloptE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC43(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std3__420unreachable_sentinelE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC44(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4swapE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC45(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo9iter_moveE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC46(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo7advanceE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC47(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo5beginE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC48(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo3endE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC49(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo6cbeginE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC50(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4cendE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC51(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo9iter_swapE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC52(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4nextE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC53(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4prevE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC54(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4dataE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC55(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo5cdataE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC56(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo4sizeE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC57(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo5ssizeE(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC58(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN4cuda3std6ranges3__45__cpo8distanceE(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC59(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cubL3parE(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC60(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS8cuda_cubL10par_nosyncE(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC61(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS6system6detail10sequentialL3seqE(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC62(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_1E(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC63(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_2E(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC64(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_3E(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC65(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_4E(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC66(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_5E(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC67(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_6E(%rip), %rsi call __cudaRegisterVar@PLT popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC68(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_7E(%rip), %rsi call __cudaRegisterVar@PLT popq %rdi .cfi_def_cfa_offset 24 popq %r8 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC69(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_8E(%rip), %rsi call __cudaRegisterVar@PLT popq %r9 .cfi_def_cfa_offset 24 popq %r10 .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC70(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_9E(%rip), %rsi call __cudaRegisterVar@PLT popq %r11 .cfi_def_cfa_offset 24 popq %rax .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC71(%rip), %rdx xorl %r8d, %r8d movq %rbx, %rdi movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NS12placeholdersL3_10E(%rip), %rsi call __cudaRegisterVar@PLT popq %rax .cfi_def_cfa_offset 24 popq %rdx .cfi_def_cfa_offset 16 pushq $0 .cfi_def_cfa_offset 24 pushq $0 .cfi_def_cfa_offset 32 leaq .LC72(%rip), %rdx movq %rbx, %rdi xorl %r8d, %r8d movq %rdx, %rcx movl $1, %r9d leaq _ZN6thrust20THRUST_200700_890_NSL3seqE(%rip), %rsi call __cudaRegisterVar@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi popq %rcx .cfi_def_cfa_offset 24 popq %rsi .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE11259: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .rodata._ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i.str1.1,"aMS",@progbits,1 .LC73: .string "Failed to query current device" .section .text._ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,"axG",@progbits,_ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,comdat .align 2 .weak _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i .type _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i, @function _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i: .LFB11645: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA11645 endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 movq %rdi, %r13 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %rsi, %r12 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movslq %edx, %rbx subq $168, %rsp .cfi_def_cfa_offset 224 movq %fs:40, %rax movq %rax, 152(%rsp) xorl %eax, %eax movb _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count(%rip), %al testb %al, %al jne .L974 leaq _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count(%rip), %r14 movq %r14, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L974 movq %rsp, %rdi movl $-1, (%rsp) .LEHB10: call cudaGetDeviceCount@PLT movl %eax, %ebp call cudaGetLastError@PLT .LEHE10: testl %ebp, %ebp sete %dl testl %eax, %eax setne %al testb %al, %dl jne .L1001 testl %ebp, %ebp je .L976 .L1001: movl $-1, (%rsp) .L976: movl (%rsp), %eax movq %r14, %rdi movl %eax, _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count(%rip) call __cxa_guard_release@PLT .L974: cmpl _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count(%rip), %ebx jge .L978 testl %ebx, %ebx js .L978 jmp .L1022 .L999: endbr64 movq %rax, %rbx .L980: movq %r14, %rdi call __cxa_guard_abort@PLT jmp .L1021 .L1022: imulq $12, %rbx, %rbp addq %r13, %rbp movl 0(%rbp), %eax cmpl $2, %eax je .L996 jmp .L1023 .L978: movl $101, %eax salq $32, %rax jmp .L984 .L1023: xorl %eax, %eax movl $1, %edx lock cmpxchgl %edx, 0(%rbp) jne .L985 movl (%r12), %eax leaq 4(%rsp), %rdi movl %eax, (%rsp) xorl %eax, %eax movl %eax, 4(%rsp) .LEHB11: call cudaGetDevice@PLT movl %eax, %r12d testl %eax, %eax je .L986 call cudaGetLastError@PLT leaq .LC73(%rip), %rsi movq 152(%rsp), %rax subq %fs:40, %rax je .L1020 jmp .L1019 .L986: movl (%rsp), %edi cmpl %edi, 4(%rsp) je .L988 call cudaSetDevice@PLT movl %eax, %r12d testl %eax, %eax je .L988 call cudaGetLastError@PLT leaq .LC7(%rip), %rsi movq 152(%rsp), %rax subq %fs:40, %rax jne .L1019 .L1020: movl %r12d, %edi call _ZN4cuda3__418__throw_cuda_errorE9cudaErrorPKc .LEHE11: .L988: leaq 8(%rsp), %rdi leaq _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv(%rip), %rsi movq %rsp, %r15 .LEHB12: call cudaFuncGetAttributes@PLT movl %eax, %r14d call cudaGetLastError@PLT .LEHE12: movl %eax, %r12d testl %r14d, %r14d jne .L1002 testl %eax, %eax jne .L990 .L1002: movl %r14d, %r12d .L990: imull $10, 40(%rsp), %eax movq %r15, %rdi movl %eax, 4(%rbp) call _ZN4cuda3__423__ensure_current_deviceD1Ev movl %r12d, 8(%rbp) testl %r12d, %r12d je .L993 .LEHB13: call cudaGetLastError@PLT jmp .L993 .L1000: endbr64 movq %rax, %rbx .L994: movq %r15, %rdi call _ZN4cuda3__423__ensure_current_deviceD1Ev .L1021: movq 152(%rsp), %rax subq %fs:40, %rax jne .L1019 movq %rbx, %rdi call _Unwind_Resume@PLT .LEHE13: .L993: movl $2, 0(%rbp) jmp .L996 .L985: decl %eax jne .L996 .L997: movl 0(%rbp), %eax cmpl $2, %eax jne .L997 .L996: imulq $12, %rbx, %rbx movq 4(%r13,%rbx), %rax .L984: movq 152(%rsp), %rdx subq %fs:40, %rdx je .L998 .L1019: call __stack_chk_fail@PLT .L998: addq $168, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11645: .section .gcc_except_table._ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,"aG",@progbits,_ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,comdat .LLSDA11645: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE11645-.LLSDACSB11645 .LLSDACSB11645: .uleb128 .LEHB10-.LFB11645 .uleb128 .LEHE10-.LEHB10 .uleb128 .L999-.LFB11645 .uleb128 0 .uleb128 .LEHB11-.LFB11645 .uleb128 .LEHE11-.LEHB11 .uleb128 0 .uleb128 0 .uleb128 .LEHB12-.LFB11645 .uleb128 .LEHE12-.LEHB12 .uleb128 .L1000-.LFB11645 .uleb128 0 .uleb128 .LEHB13-.LFB11645 .uleb128 .LEHE13-.LEHB13 .uleb128 0 .uleb128 0 .LLSDACSE11645: .section .text._ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,"axG",@progbits,_ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i,comdat .size _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i, .-_ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i .section .text._ZN3cub17CUB_200700_890_NS10PtxVersionERi,"axG",@progbits,_ZN3cub17CUB_200700_890_NS10PtxVersionERi,comdat .weak _ZN3cub17CUB_200700_890_NS10PtxVersionERi .type _ZN3cub17CUB_200700_890_NS10PtxVersionERi, @function _ZN3cub17CUB_200700_890_NS10PtxVersionERi: .LFB6930: .cfi_startproc endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 movq %rdi, %rbp pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 subq $16, %rsp .cfi_def_cfa_offset 64 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax leaq 4(%rsp), %r13 movl $-1, 4(%rsp) movq %r13, %rdi call cudaGetDevice@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx sete %dl testl %eax, %eax setne %al testb %al, %dl jne .L1031 testl %ebx, %ebx jne .L1031 movl 4(%rsp), %r12d jmp .L1025 .L1031: orl $-1, %r12d .L1025: movb _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache(%rip), %al leaq _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache(%rip), %rbx testb %al, %al jne .L1027 leaq _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache(%rip), %r14 movq %r14, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1027 movl $384, %ecx xorl %eax, %eax movq %rbx, %rdi rep stosl movq %r14, %rdi call __cxa_guard_release@PLT .L1027: movl %r12d, %edx movq %r13, %rsi movq %rbx, %rdi movl %r12d, 4(%rsp) call _ZN3cub17CUB_200700_890_NS23PerDeviceAttributeCacheclIZNS0_10PtxVersionERiiEUlS3_E_EENS1_13DevicePayloadEOT_i movq %rax, %r12 movq %rax, %rbx call cudaGetLastError@PLT shrq $32, %r12 orl %r12d, %eax movl %r12d, %r13d jne .L1024 movl %ebx, 0(%rbp) .L1024: movq 8(%rsp), %rax subq %fs:40, %rax je .L1030 call __stack_chk_fail@PLT .L1030: addq $16, %rsp .cfi_def_cfa_offset 48 movl %r13d, %eax popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE6930: .size _ZN3cub17CUB_200700_890_NS10PtxVersionERi, .-_ZN3cub17CUB_200700_890_NS10PtxVersionERi .section .rodata._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.str1.1,"aMS",@progbits,1 .LC74: .string "basic_string: construction from null is not valid" .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC5IS3_EEPKcRKS3_,comdat .align 2 .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_, @function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_: .LFB11657: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $16, %rsp .cfi_def_cfa_offset 48 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax leaq 16(%rdi), %rax movq %rax, (%rdi) testq %rsi, %rsi jne .L1037 movq 8(%rsp), %rax subq %fs:40, %rax jne .L1042 leaq .LC74(%rip), %rdi call _ZSt19__throw_logic_errorPKc@PLT .L1037: movq %rdi, %rbx movq %rsi, %rdi movq %rsi, %rbp call strlen@PLT movq %rax, (%rsp) leaq 0(%rbp,%rax), %r12 cmpq $15, %rax jbe .L1039 movq %rsp, %rsi xorl %edx, %edx movq %rbx, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm@PLT movq %rax, (%rbx) movq (%rsp), %rax movq %rax, 16(%rbx) .L1039: movq (%rbx), %rdi movq %r12, %rdx movq %rbp, %rsi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_@PLT movq (%rsp), %rax movq (%rbx), %rdx movq %rax, 8(%rbx) movb $0, (%rdx,%rax) movq 8(%rsp), %rax subq %fs:40, %rax je .L1040 .L1042: call __stack_chk_fail@PLT .L1040: addq $16, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE11657: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_, .-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .set _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei.str1.1,"aMS",@progbits,1 .LC75: .string "Unknown error" .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei .type _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei, @function _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei: .LFB8238: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA8238 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movl %edx, %r12d pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 movq %rdi, %rbx subq $24, %rsp .cfi_def_cfa_offset 64 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax movb _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err(%rip), %al testb %al, %al jne .L1045 leaq _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1045 leaq _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err(%rip), %r13 leaq 7(%rsp), %rdx leaq .LC75(%rip), %rsi movq %r13, %rdi .LEHB14: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE14: movq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev@GOTPCREL(%rip), %rdi leaq __dso_handle(%rip), %rdx movq %r13, %rsi call __cxa_atexit@PLT movq %rbp, %rdi call __cxa_guard_release@PLT .L1045: movl %r12d, %edi call strerror@PLT movq %rax, %rsi testq %rax, %rax je .L1047 leaq 7(%rsp), %rdx movq %rbx, %rdi .LEHB15: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ jmp .L1043 .L1047: leaq _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err(%rip), %rsi movq %rbx, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_@PLT jmp .L1043 .L1052: endbr64 movq %rax, %rbx .L1049: movq %rbp, %rdi call __cxa_guard_abort@PLT movq 8(%rsp), %rax subq %fs:40, %rax jne .L1057 movq %rbx, %rdi call _Unwind_Resume@PLT .LEHE15: .L1043: movq 8(%rsp), %rax subq %fs:40, %rax je .L1051 .L1057: call __stack_chk_fail@PLT .L1051: addq $24, %rsp .cfi_def_cfa_offset 40 movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8238: .section .gcc_except_table._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,"aG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,comdat .LLSDA8238: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE8238-.LLSDACSB8238 .LLSDACSB8238: .uleb128 .LEHB14-.LFB8238 .uleb128 .LEHE14-.LEHB14 .uleb128 .L1052-.LFB8238 .uleb128 0 .uleb128 .LEHB15-.LFB8238 .uleb128 .LEHE15-.LEHB15 .uleb128 0 .uleb128 0 .LLSDACSE8238: .section .text._ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei,comdat .size _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei, .-_ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei .section .rodata._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei.str1.1,"aMS",@progbits,1 .LC76: .string "unknown error" .LC77: .string "cudaErrorUnknown" .section .text._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei .type _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei, @function _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei: .LFB8303: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA8303 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 movq %rdi, %r12 movl %edx, %edi pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movl %edx, %ebp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 subq $88, %rsp .cfi_def_cfa_offset 128 movq %fs:40, %rax movq %rax, 72(%rsp) xorl %eax, %eax .LEHB16: call cudaGetErrorString@PLT movl %ebp, %edi movq %rax, %rbx call cudaGetErrorName@PLT movq %rax, %rsi testq %rbx, %rbx jne .L1059 leaq .LC76(%rip), %rbx .L1059: testq %rsi, %rsi jne .L1060 leaq .LC77(%rip), %rsi .L1060: leaq 8(%rsp), %rbp leaq 7(%rsp), %rdx movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE16: leaq .LC4(%rip), %rsi movq %rbp, %rdi .LEHB17: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc@PLT .LEHE17: leaq 40(%rsp), %r13 movq %rax, %rsi movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_@PLT movq %rbx, %rsi movq %r13, %rdi .LEHB18: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc@PLT .LEHE18: movq %rax, %rsi movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_@PLT movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq 72(%rsp), %rax subq %fs:40, %rax je .L1064 jmp .L1069 .L1068: endbr64 movq %rax, %rbx .L1061: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L1062 .L1067: endbr64 movq %rax, %rbx .L1062: movq %rbp, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq 72(%rsp), %rax subq %fs:40, %rax jne .L1069 movq %rbx, %rdi .LEHB19: call _Unwind_Resume@PLT .LEHE19: .L1069: call __stack_chk_fail@PLT .L1064: addq $88, %rsp .cfi_def_cfa_offset 40 movq %r12, %rax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE8303: .section .gcc_except_table._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,"aG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,comdat .LLSDA8303: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE8303-.LLSDACSB8303 .LLSDACSB8303: .uleb128 .LEHB16-.LFB8303 .uleb128 .LEHE16-.LEHB16 .uleb128 0 .uleb128 0 .uleb128 .LEHB17-.LFB8303 .uleb128 .LEHE17-.LEHB17 .uleb128 .L1067-.LFB8303 .uleb128 0 .uleb128 .LEHB18-.LFB8303 .uleb128 .LEHE18-.LEHB18 .uleb128 .L1068-.LFB8303 .uleb128 0 .uleb128 .LEHB19-.LFB8303 .uleb128 .LEHE19-.LEHB19 .uleb128 0 .uleb128 0 .LLSDACSE8303: .section .text._ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei,comdat .size _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei, .-_ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei .section .text._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm .type _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm, @function _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm: .LFB12757: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12757 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 subq $104, %rsp .cfi_def_cfa_offset 144 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax leaq 16(%rsp), %rdi .LEHB20: call cudaMalloc@PLT testl %eax, %eax je .L1072 movl %eax, %ebx leaq 24(%rsp), %r12 call cudaGetLastError@PLT .LEHE20: movl $40, %edi call __cxa_allocate_exception@PLT movq %rax, %rbp call _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv movl %ebx, %edx movq %r12, %rdi movq %rax, %rsi movq (%rax), %rax .LEHB21: call *48(%rax) .LEHE21: leaq 56(%rsp), %r13 movq 24(%rsp), %rsi leaq 15(%rsp), %rdx movq %r13, %rdi .LEHB22: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE22: movq %r13, %rsi movq %rbp, %rdi .LEHB23: call _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .LEHE23: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq 88(%rsp), %rax subq %fs:40, %rax jne .L1082 leaq _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev(%rip), %rdx leaq _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE(%rip), %rsi movq %rbp, %rdi .LEHB24: call __cxa_throw@PLT .L1072: movq 16(%rsp), %rax movq 88(%rsp), %rdx subq %fs:40, %rdx je .L1078 jmp .L1082 .L1081: endbr64 movq %rax, %rbx .L1074: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L1075 .L1080: endbr64 movq %rax, %rbx .L1075: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L1076 .L1079: endbr64 movq %rax, %rbx .L1076: movq %rbp, %rdi call __cxa_free_exception@PLT movq 88(%rsp), %rax subq %fs:40, %rax jne .L1082 movq %rbx, %rdi call _Unwind_Resume@PLT .LEHE24: .L1082: call __stack_chk_fail@PLT .L1078: addq $104, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12757: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,comdat .LLSDA12757: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12757-.LLSDACSB12757 .LLSDACSB12757: .uleb128 .LEHB20-.LFB12757 .uleb128 .LEHE20-.LEHB20 .uleb128 0 .uleb128 0 .uleb128 .LEHB21-.LFB12757 .uleb128 .LEHE21-.LEHB21 .uleb128 .L1079-.LFB12757 .uleb128 0 .uleb128 .LEHB22-.LFB12757 .uleb128 .LEHE22-.LEHB22 .uleb128 .L1080-.LFB12757 .uleb128 0 .uleb128 .LEHB23-.LFB12757 .uleb128 .LEHE23-.LEHB23 .uleb128 .L1081-.LFB12757 .uleb128 0 .uleb128 .LEHB24-.LFB12757 .uleb128 .LEHE24-.LEHB24 .uleb128 0 .uleb128 0 .LLSDACSE12757: .section .text._ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm,comdat .size _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm, .-_ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm .section .text._ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm .type _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm, @function _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm: .LFB12698: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 movq 8(%rdi), %rdi call _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm popq %rdx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12698: .size _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm, .-_ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm .section .text._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE3endEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE3endEv,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE3endEv .type _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE3endEv, @function _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE3endEv: .LFB11730: .cfi_startproc endbr64 movq 24(%rdi), %rdx movq 8(%rdi), %rax leaq (%rax,%rdx,8), %rax ret .cfi_endproc .LFE11730: .size _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE3endEv, .-_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE3endEv .section .text._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE3endEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE3endEv,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE3endEv .type _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE3endEv, @function _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE3endEv: .LFB11962: .cfi_startproc endbr64 movq 24(%rdi), %rdx movq 8(%rdi), %rax leaq (%rax,%rdx,8), %rax ret .cfi_endproc .LFE11962: .size _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE3endEv, .-_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE3endEv .section .text._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE10deallocateEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE10deallocateEv,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE10deallocateEv .type _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE10deallocateEv, @function _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE10deallocateEv: .LFB12211: .cfi_startproc endbr64 movq 16(%rdi), %rsi testq %rsi, %rsi je .L1095 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx movq 8(%rdi), %rdi salq $3, %rsi call _ZdlPvm@PLT xorl %eax, %eax movq %rax, 8(%rbx) movq %rax, 16(%rbx) popq %rbx .cfi_def_cfa_offset 8 ret .L1095: .cfi_restore 3 ret .cfi_endproc .LFE12211: .size _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE10deallocateEv, .-_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE10deallocateEv .section .text._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE11fill_insertENS1_15normal_iteratorIPdEEmRKd,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE11fill_insertENS1_15normal_iteratorIPdEEmRKd,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE11fill_insertENS1_15normal_iteratorIPdEEmRKd .type _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE11fill_insertENS1_15normal_iteratorIPdEEmRKd, @function _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE11fill_insertENS1_15normal_iteratorIPdEEmRKd: .LFB12218: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $56, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax testq %rdx, %rdx je .L1098 movq %rdx, %rbp movq 16(%rdi), %rdx movq 24(%rdi), %r13 movq %rdi, %rbx movq %rsi, %r12 movq %rcx, %r14 movq %rdx, %rax subq %r13, %rax cmpq %rbp, %rax jb .L1101 call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE3endEv movq %r12, %r15 movq %rbx, %rdi subq %rax, %r15 call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE3endEv sarq $3, %r15 movq %rax, (%rsp) movq %r15, %rax negq %rax cmpq %rax, %rbp jnb .L1102 movq %rbx, %rdi imulq $-8, %rbp, %r13 call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE3endEv movq %rbx, %rdi movq %rax, 8(%rsp) call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE3endEv movq %rbx, %rdi movq %rax, %r15 call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE3endEv movq 8(%rsp), %rdx movq %r15, %rsi leaq (%rax,%r13), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE18uninitialized_copyINS1_15normal_iteratorIPdEEEES8_T_S9_S8_.isra.0 movq (%rsp), %rax movq (%rsp), %rcx movq %r12, %rdx addq %rbp, 24(%rbx) addq %r13, %rax movq %rax, %rsi subq %rax, %rdx subq %r12, %rsi addq %rdx, %rcx testq %rsi, %rsi jle .L1103 cmpq %r12, %rcx jns .L1104 .L1103: subq %r12, %rax xorl %edx, %edx jmp .L1105 .L1104: cmpq %rdx, %r13 jle .L1103 sarq $3, %rdx imulq $-8, %rdx, %rdx addq %rdx, %rcx xorl %edx, %edx .L1106: leaq (%rax,%rdx), %rsi cmpq %rsi, %r12 je .L1110 movsd -8(%rax,%rdx), %xmm0 movsd %xmm0, -8(%rcx,%rdx) subq $8, %rdx jmp .L1106 .L1110: movsd (%r14), %xmm0 xorl %eax, %eax jmp .L1108 .L1105: cmpq %rdx, %rax je .L1110 movsd (%r12,%rdx), %xmm0 movsd %xmm0, (%rcx,%rdx) addq $8, %rdx jmp .L1105 .L1108: movsd %xmm0, (%r12,%rax,8) incq %rax cmpq %rax, %rbp jne .L1108 jmp .L1098 .L1102: movq %rbx, %rdi addq %r15, %rbp call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE3endEv movsd (%r14), %xmm0 xorl %edx, %edx .L1112: cmpq %rdx, %rbp je .L1123 movsd %xmm0, (%rax,%rdx,8) incq %rdx jmp .L1112 .L1123: addq %r13, %rbp movq %rbx, %rdi movq %rbp, 24(%rbx) call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE3endEv movq (%rsp), %rsi movq %r12, %rdi movq %rax, %rdx call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE18uninitialized_copyINS1_15normal_iteratorIPdEEEES8_T_S9_S8_.isra.0 subq %r15, 24(%rbx) movsd (%r14), %xmm0 .L1114: cmpq %r12, (%rsp) je .L1098 movsd %xmm0, (%r12) addq $8, %r12 jmp .L1114 .L1101: cmpq %rbp, %r13 movq %rbp, %rax cmovnb %r13, %rax addq %rdx, %rdx addq %r13, %rax cmpq %rdx, %rax cmovb %rdx, %rax xorl %edx, %edx movq %rdx, 32(%rsp) testq %rax, %rax je .L1116 movabsq $1152921504606846975, %rdx cmpq %rdx, %rax cmovbe %rax, %rdx leaq 0(,%rdx,8), %rdi movq %rdx, %r15 call _Znwm@PLT movq %r15, 32(%rsp) movq %rax, 24(%rsp) jmp .L1117 .L1116: xorl %eax, %eax movq %rax, 24(%rsp) .L1117: movq 24(%rsp), %rdx movq 8(%rbx), %rdi movq %r12, %rsi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE18uninitialized_copyINS1_15normal_iteratorIPdEEEES8_T_S9_S8_.isra.0 movsd (%r14), %xmm0 xorl %edx, %edx .L1118: movsd %xmm0, (%rax,%rdx,8) incq %rdx cmpq %rdx, %rbp jne .L1118 movq %rbx, %rdi leaq (%rax,%rbp,8), %r14 addq %rbp, %r13 call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE3endEv movq %r14, %rdx movq %r12, %rdi movq %rax, %rsi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE18uninitialized_copyINS1_15normal_iteratorIPdEEEES8_T_S9_S8_.isra.0 movq 24(%rsp), %rdx movq 8(%rbx), %rax movq %r13, 24(%rbx) leaq 16(%rsp), %rdi movq %rdx, 8(%rbx) movq 32(%rsp), %rdx movq %rax, 24(%rsp) movq 16(%rbx), %rax movq %rdx, 16(%rbx) movq %rax, 32(%rsp) call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE10deallocateEv .L1098: movq 40(%rsp), %rax subq %fs:40, %rax je .L1119 call __stack_chk_fail@PLT .L1119: addq $56, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12218: .size _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE11fill_insertENS1_15normal_iteratorIPdEEmRKd, .-_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE11fill_insertENS1_15normal_iteratorIPdEEmRKd .section .text._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdNS0_16device_allocatorIdEEE10deallocateEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdNS0_16device_allocatorIdEEE10deallocateEv,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdNS0_16device_allocatorIdEEE10deallocateEv .type _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdNS0_16device_allocatorIdEEE10deallocateEv, @function _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdNS0_16device_allocatorIdEEE10deallocateEv: .LFB12234: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12234 endbr64 movq 16(%rdi), %rdx testq %rdx, %rdx je .L1130 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx movq 8(%rdi), %rsi salq $3, %rdx movq (%rdi), %rdi movl $8, %ecx call _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm xorl %eax, %eax movq %rax, 8(%rbx) movq %rax, 16(%rbx) popq %rbx .cfi_def_cfa_offset 8 ret .L1130: .cfi_restore 3 ret .cfi_endproc .LFE12234: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdNS0_16device_allocatorIdEEE10deallocateEv,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdNS0_16device_allocatorIdEEE10deallocateEv,comdat .LLSDA12234: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12234-.LLSDACSB12234 .LLSDACSB12234: .LLSDACSE12234: .section .text._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdNS0_16device_allocatorIdEEE10deallocateEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdNS0_16device_allocatorIdEEE10deallocateEv,comdat .size _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdNS0_16device_allocatorIdEEE10deallocateEv, .-_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdNS0_16device_allocatorIdEEE10deallocateEv .section .rodata .align 32 .LC0: .value 3 .value 48 .long 0 .long 0 .long 0 .long 0 .long 0 .quad 0 .long 0 .zero 4 .quad 0 .section .text._ZN5nvtx32v116event_attributesC2IJEEERKNS0_7messageEDpRKT_,"axG",@progbits,_ZN5nvtx32v116event_attributesC5IJEEERKNS0_7messageEDpRKT_,comdat .align 2 .weak _ZN5nvtx32v116event_attributesC2IJEEERKNS0_7messageEDpRKT_ .type _ZN5nvtx32v116event_attributesC2IJEEERKNS0_7messageEDpRKT_, @function _ZN5nvtx32v116event_attributesC2IJEEERKNS0_7messageEDpRKT_: .LFB12432: .cfi_startproc endbr64 movq %rsi, %rdx movq %rdi, %rax movl $12, %ecx leaq .LC0(%rip), %rsi rep movsl movq 8(%rdx), %rcx movl (%rdx), %edx movq %rcx, 40(%rax) movl %edx, 32(%rax) ret .cfi_endproc .LFE12432: .size _ZN5nvtx32v116event_attributesC2IJEEERKNS0_7messageEDpRKT_, .-_ZN5nvtx32v116event_attributesC2IJEEERKNS0_7messageEDpRKT_ .weak _ZN5nvtx32v116event_attributesC1IJEEERKNS0_7messageEDpRKT_ .set _ZN5nvtx32v116event_attributesC1IJEEERKNS0_7messageEDpRKT_,_ZN5nvtx32v116event_attributesC2IJEEERKNS0_7messageEDpRKT_ .section .rodata._ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC2ERNS0_16execution_policyIS4_EEm.str1.1,"aMS",@progbits,1 .LC78: .string "device free failed" .LC79: .string "temporary_buffer::allocate: get_temporary_buffer failed" .section .text._ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC2ERNS0_16execution_policyIS4_EEm,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC5ERNS0_16execution_policyIS4_EEm,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC2ERNS0_16execution_policyIS4_EEm .type _ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC2ERNS0_16execution_policyIS4_EEm, @function _ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC2ERNS0_16execution_policyIS4_EEm: .LFB12446: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12446 endbr64 pushq %r14 .cfi_def_cfa_offset 16 .cfi_offset 14, -16 xorl %ecx, %ecx pushq %r13 .cfi_def_cfa_offset 24 .cfi_offset 13, -24 pushq %r12 .cfi_def_cfa_offset 32 .cfi_offset 12, -32 pushq %rbp .cfi_def_cfa_offset 40 .cfi_offset 6, -40 pushq %rbx .cfi_def_cfa_offset 48 .cfi_offset 3, -48 movq %rdi, %rbx subq $96, %rsp .cfi_def_cfa_offset 144 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax movq %rsi, (%rdi) movq %rcx, 8(%rdi) movq %rcx, 16(%rdi) testq %rdx, %rdx je .L1135 movq %rdx, %rbp leaq 16(%rsp), %r14 xorl %edx, %edx movq %rbp, %rsi movq %r14, %rdi movq %rdx, 16(%rsp) .LEHB25: call cudaMalloc@PLT movl %eax, %r13d testl %eax, %eax je .L1136 call cudaGetLastError@PLT .LEHE25: movl $40, %edi leaq 56(%rsp), %r12 call __cxa_allocate_exception@PLT movq %rax, %rbp call _ZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEv movl %r13d, %edx movq %r12, %rdi movq %rax, %rsi movq (%rax), %rax .LEHB26: call *48(%rax) .LEHE26: leaq 24(%rsp), %r13 movq 56(%rsp), %rsi leaq 15(%rsp), %rdx movq %r13, %rdi .LEHB27: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE27: movq %r13, %rsi movq %rbp, %rdi .LEHB28: call _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .LEHE28: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L1160 .L1136: movq 16(%rsp), %rdi xorl %eax, %eax testq %rdi, %rdi cmovne %rbp, %rax cmpq %rbp, %rax jnb .L1144 jmp .L1163 .L1155: endbr64 movq %rax, %rbx .L1140: movq %r13, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L1147 .L1154: endbr64 jmp .L1162 .L1153: endbr64 jmp .L1161 .L1163: call cudaFree@PLT leaq .LC78(%rip), %rsi leaq 56(%rsp), %r12 movl %eax, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movl $40, %edi call __cxa_allocate_exception@PLT movq %r14, %rdx leaq .LC79(%rip), %rsi movq %r12, %rdi movq %rax, %rbp .LEHB29: call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_ .LEHE29: movq %r12, %rsi movq %rbp, %rdi .LEHB30: call _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .LEHE30: .L1160: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT movq 88(%rsp), %rax subq %fs:40, %rax jne .L1159 leaq _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev(%rip), %rdx leaq _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE(%rip), %rsi movq %rbp, %rdi .LEHB31: call __cxa_throw@PLT .L1144: movq %rdi, 8(%rbx) movq %rbp, 16(%rbx) jmp .L1134 .L1152: endbr64 .L1162: movq %rax, %rbx .L1147: movq %r12, %rdi call _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv@PLT jmp .L1148 .L1151: endbr64 .L1161: movq %rax, %rbx .L1148: movq %rbp, %rdi call __cxa_free_exception@PLT movq 88(%rsp), %rax subq %fs:40, %rax jne .L1159 movq %rbx, %rdi call _Unwind_Resume@PLT .LEHE31: .L1135: xorl %eax, %eax movq %rax, 8(%rdi) .L1134: movq 88(%rsp), %rax subq %fs:40, %rax je .L1150 .L1159: call __stack_chk_fail@PLT .L1150: addq $96, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %rbp .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r13 .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12446: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC2ERNS0_16execution_policyIS4_EEm,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC5ERNS0_16execution_policyIS4_EEm,comdat .LLSDA12446: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12446-.LLSDACSB12446 .LLSDACSB12446: .uleb128 .LEHB25-.LFB12446 .uleb128 .LEHE25-.LEHB25 .uleb128 0 .uleb128 0 .uleb128 .LEHB26-.LFB12446 .uleb128 .LEHE26-.LEHB26 .uleb128 .L1153-.LFB12446 .uleb128 0 .uleb128 .LEHB27-.LFB12446 .uleb128 .LEHE27-.LEHB27 .uleb128 .L1154-.LFB12446 .uleb128 0 .uleb128 .LEHB28-.LFB12446 .uleb128 .LEHE28-.LEHB28 .uleb128 .L1155-.LFB12446 .uleb128 0 .uleb128 .LEHB29-.LFB12446 .uleb128 .LEHE29-.LEHB29 .uleb128 .L1151-.LFB12446 .uleb128 0 .uleb128 .LEHB30-.LFB12446 .uleb128 .LEHE30-.LEHB30 .uleb128 .L1152-.LFB12446 .uleb128 0 .uleb128 .LEHB31-.LFB12446 .uleb128 .LEHE31-.LEHB31 .uleb128 0 .uleb128 0 .LLSDACSE12446: .section .text._ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC2ERNS0_16execution_policyIS4_EEm,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC5ERNS0_16execution_policyIS4_EEm,comdat .size _ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC2ERNS0_16execution_policyIS4_EEm, .-_ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC2ERNS0_16execution_policyIS4_EEm .weak _ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC1ERNS0_16execution_policyIS4_EEm .set _ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC1ERNS0_16execution_policyIS4_EEm,_ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC2ERNS0_16execution_policyIS4_EEm .section .text._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv .type _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv, @function _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv: .LFB12451: .cfi_startproc endbr64 movq 8(%rdi), %rax ret .cfi_endproc .LFE12451: .size _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv, .-_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv .section .text._ZNK6thrust20THRUST_200700_890_NS15iterator_facadeINS0_10device_ptrIdEEdNS0_8cuda_cub3tagENS0_27random_access_traversal_tagENS0_16device_referenceIdEElEdeEv,"axG",@progbits,_ZNK6thrust20THRUST_200700_890_NS15iterator_facadeINS0_10device_ptrIdEEdNS0_8cuda_cub3tagENS0_27random_access_traversal_tagENS0_16device_referenceIdEElEdeEv,comdat .align 2 .weak _ZNK6thrust20THRUST_200700_890_NS15iterator_facadeINS0_10device_ptrIdEEdNS0_8cuda_cub3tagENS0_27random_access_traversal_tagENS0_16device_referenceIdEElEdeEv .type _ZNK6thrust20THRUST_200700_890_NS15iterator_facadeINS0_10device_ptrIdEEdNS0_8cuda_cub3tagENS0_27random_access_traversal_tagENS0_16device_referenceIdEElEdeEv, @function _ZNK6thrust20THRUST_200700_890_NS15iterator_facadeINS0_10device_ptrIdEEdNS0_8cuda_cub3tagENS0_27random_access_traversal_tagENS0_16device_referenceIdEElEdeEv: .LFB12565: .cfi_startproc endbr64 movq (%rdi), %rax ret .cfi_endproc .LFE12565: .size _ZNK6thrust20THRUST_200700_890_NS15iterator_facadeINS0_10device_ptrIdEEdNS0_8cuda_cub3tagENS0_27random_access_traversal_tagENS0_16device_referenceIdEElEdeEv, .-_ZNK6thrust20THRUST_200700_890_NS15iterator_facadeINS0_10device_ptrIdEEdNS0_8cuda_cub3tagENS0_27random_access_traversal_tagENS0_16device_referenceIdEElEdeEv .section .rodata._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE17allocate_and_copyINS1_15normal_iteratorIPKdEEEEvmT_SB_RNS1_18contiguous_storageIdS4_EE.str1.1,"aMS",@progbits,1 .LC80: .string "assignment exceeds max_size()." .LC81: .string "__copy::trivial_device_copy H->D: failed" .section .text._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE17allocate_and_copyINS1_15normal_iteratorIPKdEEEEvmT_SB_RNS1_18contiguous_storageIdS4_EE,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE17allocate_and_copyINS1_15normal_iteratorIPKdEEEEvmT_SB_RNS1_18contiguous_storageIdS4_EE,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE17allocate_and_copyINS1_15normal_iteratorIPKdEEEEvmT_SB_RNS1_18contiguous_storageIdS4_EE .type _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE17allocate_and_copyINS1_15normal_iteratorIPKdEEEEvmT_SB_RNS1_18contiguous_storageIdS4_EE, @function _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE17allocate_and_copyINS1_15normal_iteratorIPKdEEEEvmT_SB_RNS1_18contiguous_storageIdS4_EE: .LFB12326: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12326 endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 movq %r8, %rbp pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 subq $24, %rsp .cfi_def_cfa_offset 64 movq %fs:40, %rax movq %rax, 8(%rsp) xorl %eax, %eax testq %rsi, %rsi jne .L1167 movq 8(%rsp), %rax subq %fs:40, %rax jne .L1184 addq $24, %rsp .cfi_remember_state .cfi_def_cfa_offset 40 movq %r8, %rdi popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 jmp _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdNS0_16device_allocatorIdEEE10deallocateEv .L1167: .cfi_restore_state movq 16(%rdi), %rbx addq %rbx, %rbx cmpq %rsi, %rbx cmovb %rsi, %rbx cmpq %rsi, %rbx jnb .L1169 movl $16, %edi call __cxa_allocate_exception@PLT leaq .LC80(%rip), %rsi movq %rax, %rdi movq %rax, %rbx .LEHB32: call _ZNSt12length_errorC1EPKc@PLT .LEHE32: movq 8(%rsp), %rax subq %fs:40, %rax jne .L1184 movq _ZNSt12length_errorD1Ev@GOTPCREL(%rip), %rdx leaq _ZTISt12length_error(%rip), %rsi movq %rbx, %rdi .LEHB33: call __cxa_throw@PLT .L1169: movq (%r8), %rdi movq %rdx, %r12 movl $8, %edx movq %rcx, %r13 leaq 0(,%rbx,8), %rsi call _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm .LEHE33: movq %rbx, 16(%rbp) movq %r12, %rbx movq %rax, 8(%rbp) movq %rax, (%rsp) subq %r13, %rbx jns .L1166 movq %rsp, %rdi sarq $3, %rbx call _ZNK6thrust20THRUST_200700_890_NS15iterator_facadeINS0_10device_ptrIdEEdNS0_8cuda_cub3tagENS0_27random_access_traversal_tagENS0_16device_referenceIdEElEdeEv imulq $-8, %rbx, %rdx movl $1, %ecx movq %r12, %rsi movq %rax, %rdi movl $1, %r8d .LEHB34: call cudaMemcpyAsync@PLT movl $1, %edi movl %eax, %ebx call cudaStreamSynchronize@PLT leaq .LC81(%rip), %rsi movl %ebx, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc .LEHE34: jmp .L1166 .L1179: endbr64 movq %rax, %rbp .L1172: movq %rbx, %rdi call __cxa_free_exception@PLT movq %rbp, %rdi movq 8(%rsp), %rax subq %fs:40, %rax je .L1185 jmp .L1184 .L1180: endbr64 movq %rax, %rdi .L1174: call __cxa_begin_catch@PLT movq %rbp, %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdNS0_16device_allocatorIdEEE10deallocateEv movq 8(%rsp), %rax subq %fs:40, %rax jne .L1184 .LEHB35: call __cxa_rethrow@PLT .LEHE35: .L1181: endbr64 movq %rax, %rbx .L1176: call __cxa_end_catch@PLT movq %rbx, %rdi movq 8(%rsp), %rax subq %fs:40, %rax jne .L1184 .L1185: .LEHB36: call _Unwind_Resume@PLT .LEHE36: .L1166: movq 8(%rsp), %rax subq %fs:40, %rax je .L1178 .L1184: call __stack_chk_fail@PLT .L1178: addq $24, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12326: .section .gcc_except_table._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE17allocate_and_copyINS1_15normal_iteratorIPKdEEEEvmT_SB_RNS1_18contiguous_storageIdS4_EE,"aG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE17allocate_and_copyINS1_15normal_iteratorIPKdEEEEvmT_SB_RNS1_18contiguous_storageIdS4_EE,comdat .align 4 .LLSDA12326: .byte 0xff .byte 0x9b .uleb128 .LLSDATT12326-.LLSDATTD12326 .LLSDATTD12326: .byte 0x1 .uleb128 .LLSDACSE12326-.LLSDACSB12326 .LLSDACSB12326: .uleb128 .LEHB32-.LFB12326 .uleb128 .LEHE32-.LEHB32 .uleb128 .L1179-.LFB12326 .uleb128 0 .uleb128 .LEHB33-.LFB12326 .uleb128 .LEHE33-.LEHB33 .uleb128 0 .uleb128 0 .uleb128 .LEHB34-.LFB12326 .uleb128 .LEHE34-.LEHB34 .uleb128 .L1180-.LFB12326 .uleb128 0x1 .uleb128 .LEHB35-.LFB12326 .uleb128 .LEHE35-.LEHB35 .uleb128 .L1181-.LFB12326 .uleb128 0 .uleb128 .LEHB36-.LFB12326 .uleb128 .LEHE36-.LEHB36 .uleb128 0 .uleb128 0 .LLSDACSE12326: .byte 0x1 .byte 0 .align 4 .long 0 .LLSDATT12326: .section .text._ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE17allocate_and_copyINS1_15normal_iteratorIPKdEEEEvmT_SB_RNS1_18contiguous_storageIdS4_EE,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE17allocate_and_copyINS1_15normal_iteratorIPKdEEEEvmT_SB_RNS1_18contiguous_storageIdS4_EE,comdat .size _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE17allocate_and_copyINS1_15normal_iteratorIPKdEEEEvmT_SB_RNS1_18contiguous_storageIdS4_EE, .-_ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE17allocate_and_copyINS1_15normal_iteratorIPKdEEEEvmT_SB_RNS1_18contiguous_storageIdS4_EE .section .text._ZN6thrust20THRUST_200700_890_NSlsIdNS0_10device_ptrIdEENS0_16device_referenceIdEEcSt11char_traitsIcEEERSt13basic_ostreamIT2_T3_ESC_RKNS0_9referenceIT_T0_T1_EE,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NSlsIdNS0_10device_ptrIdEENS0_16device_referenceIdEEcSt11char_traitsIcEEERSt13basic_ostreamIT2_T3_ESC_RKNS0_9referenceIT_T0_T1_EE,comdat .weak _ZN6thrust20THRUST_200700_890_NSlsIdNS0_10device_ptrIdEENS0_16device_referenceIdEEcSt11char_traitsIcEEERSt13basic_ostreamIT2_T3_ESC_RKNS0_9referenceIT_T0_T1_EE .type _ZN6thrust20THRUST_200700_890_NSlsIdNS0_10device_ptrIdEENS0_16device_referenceIdEEcSt11char_traitsIcEEERSt13basic_ostreamIT2_T3_ESC_RKNS0_9referenceIT_T0_T1_EE, @function _ZN6thrust20THRUST_200700_890_NSlsIdNS0_10device_ptrIdEENS0_16device_referenceIdEEcSt11char_traitsIcEEERSt13basic_ostreamIT2_T3_ESC_RKNS0_9referenceIT_T0_T1_EE: .LFB11737: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 movq %rdi, %rbx subq $40, %rsp .cfi_def_cfa_offset 64 movq %fs:40, %rax movq %rax, 24(%rsp) movq (%rsi), %rax leaq 16(%rsp), %rdi movq %rax, 16(%rsp) call _ZNK6thrust20THRUST_200700_890_NS15iterator_facadeINS0_10device_ptrIdEEdNS0_8cuda_cub3tagENS0_27random_access_traversal_tagENS0_16device_referenceIdEElEdeEv movl $1, %r8d movl $2, %ecx movl $8, %edx movq %rax, %rsi leaq 8(%rsp), %rdi call cudaMemcpyAsync@PLT movl $1, %edi movl %eax, %ebp call cudaStreamSynchronize@PLT leaq .LC9(%rip), %rsi movl %ebp, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movsd 8(%rsp), %xmm0 movq 24(%rsp), %rax subq %fs:40, %rax je .L1187 call __stack_chk_fail@PLT .L1187: addq $40, %rsp .cfi_def_cfa_offset 24 movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 jmp _ZNSo9_M_insertIdEERSoT_@PLT .cfi_endproc .LFE11737: .size _ZN6thrust20THRUST_200700_890_NSlsIdNS0_10device_ptrIdEENS0_16device_referenceIdEEcSt11char_traitsIcEEERSt13basic_ostreamIT2_T3_ESC_RKNS0_9referenceIT_T0_T1_EE, .-_ZN6thrust20THRUST_200700_890_NSlsIdNS0_10device_ptrIdEENS0_16device_referenceIdEEcSt11char_traitsIcEEERSt13basic_ostreamIT2_T3_ESC_RKNS0_9referenceIT_T0_T1_EE .section .rodata._ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v.str1.1,"aMS",@progbits,1 .LC82: .string "CCCL" .section .text._ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,"axG",@progbits,_ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,comdat .weak _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v .type _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v, @function _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v: .LFB12608: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12608 endbr64 movb _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d(%rip), %al testb %al, %al jne .L1200 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d(%rip), %rbx movq %rbx, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1192 movq 480+nvtxGlobals_v3(%rip), %rdx xorl %eax, %eax testq %rdx, %rdx je .L1194 leaq .LC82(%rip), %rdi call *%rdx .L1194: movq %rbx, %rdi movq %rax, _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d(%rip) call __cxa_guard_release@PLT .L1192: leaq _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d(%rip), %rax popq %rbx .cfi_def_cfa_offset 8 ret .L1200: .cfi_restore 3 leaq _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d(%rip), %rax ret .cfi_endproc .LFE12608: .section .gcc_except_table._ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,"aG",@progbits,_ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,comdat .LLSDA12608: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12608-.LLSDACSB12608 .LLSDACSB12608: .LLSDACSE12608: .section .text._ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,"axG",@progbits,_ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v,comdat .size _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v, .-_ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v .section .text._ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc,"axG",@progbits,_ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC5EPKc,comdat .align 2 .weak _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc .type _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc, @function _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc: .LFB12520: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12520 endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx subq $16, %rsp .cfi_def_cfa_offset 32 movq %rsi, 8(%rsp) call _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v movq 464+nvtxGlobals_v3(%rip), %rdx movq (%rax), %rdi xorl %eax, %eax testq %rdx, %rdx je .L1204 movq 8(%rsp), %rsi call *%rdx .L1204: movq %rax, (%rbx) addq $16, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12520: .section .gcc_except_table._ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc,"aG",@progbits,_ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC5EPKc,comdat .LLSDA12520: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12520-.LLSDACSB12520 .LLSDACSB12520: .LLSDACSE12520: .section .text._ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc,"axG",@progbits,_ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC5EPKc,comdat .size _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc, .-_ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc .weak _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC1EPKc .set _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC1EPKc,_ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC2EPKc .text .align 2 .type _ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0, @function _ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0: .LFB13145: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA13145 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movq %rsi, %rbp pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 movq %rdi, %rbx pushq %rdx .cfi_def_cfa_offset 32 cmpb $0, 1(%rdi) je .L1209 call _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v movq (%rax), %rdi call nvtxDomainRangePop movb $0, 1(%rbx) .L1209: call _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v movq (%rax), %rdi movq 416+nvtxGlobals_v3(%rip), %rax testq %rax, %rax je .L1210 movq %rbp, %rsi call *%rax .L1210: movb $1, 1(%rbx) popq %rax .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE13145: .section .gcc_except_table,"a",@progbits .LLSDA13145: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE13145-.LLSDACSB13145 .LLSDACSB13145: .LLSDACSE13145: .text .size _ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0, .-_ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0 .section .text._ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev,"axG",@progbits,_ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED5Ev,comdat .align 2 .weak _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev .hidden _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev .type _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev, @function _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev: .LFB12517: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12517 endbr64 cmpb $0, 1(%rdi) je .L1218 pushq %rax .cfi_def_cfa_offset 16 call _ZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_v movq (%rax), %rdi call nvtxDomainRangePop popq %rdx .cfi_def_cfa_offset 8 ret .L1218: ret .cfi_endproc .LFE12517: .section .gcc_except_table .LLSDA12517: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12517-.LLSDACSB12517 .LLSDACSB12517: .LLSDACSE12517: .section .text._ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev,"axG",@progbits,_ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED5Ev,comdat .size _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev, .-_ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev .weak _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED1Ev .hidden _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED1Ev .set _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED1Ev,_ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev .section .text._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv,comdat .align 2 .weak _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv .type _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv, @function _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv: .LFB12634: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA12634 endbr64 cmpq $0, 16(%rdi) je .L1224 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq %rdi, %rbx movq 8(%rdi), %rdi call cudaFree@PLT leaq .LC78(%rip), %rsi movl %eax, %edi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc xorl %eax, %eax movq %rax, 8(%rbx) movq %rax, 16(%rbx) popq %rbx .cfi_def_cfa_offset 8 ret .L1224: .cfi_restore 3 ret .cfi_endproc .LFE12634: .section .gcc_except_table .LLSDA12634: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE12634-.LLSDACSB12634 .LLSDACSB12634: .LLSDACSE12634: .section .text._ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv,"axG",@progbits,_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv,comdat .size _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv, .-_ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv .section .text._ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii,"axG",@progbits,_ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii,comdat .weak _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .hidden _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .type _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii, @function _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii: .LFB12899: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 xorl %r8d, %r8d movslq %ecx, %rcx call cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L1230 testl %eax, %eax jne .L1227 .L1230: movl %ebx, %eax .L1227: popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12899: .size _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii, .-_ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .section .rodata.str1.1 .LC83: .string "cub::DeviceReduce::Reduce" .text .type _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0, @function _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0: .LFB13147: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA13147 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 movq %rdx, %r15 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 movq %rsi, %r14 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %rdi, %r12 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movl %r8d, %ebx subq $488, %rsp .cfi_def_cfa_offset 544 movq %rcx, 16(%rsp) movq 544(%rsp), %r13 movl %r9d, 28(%rsp) movq %fs:40, %rax movq %rax, 472(%rsp) xorl %eax, %eax movw $0, 42(%rsp) movb _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %al testb %al, %al jne .L1237 leaq _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1237 leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rdi leaq .LC83(%rip), %rsi call _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC1EPKc movq %rbp, %rdi call __cxa_guard_release@PLT .L1237: movb _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %al testb %al, %al jne .L1240 leaq _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1240 movq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rax leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rdi leaq 408(%rsp), %rsi movl $3, 408(%rsp) movq %rax, 416(%rsp) call _ZN5nvtx32v116event_attributesC1IJEEERKNS0_7messageEDpRKT_ movq %rbp, %rdi call __cxa_guard_release@PLT .L1240: leaq 42(%rsp), %rax testq %r12, %r12 movq %rax, 8(%rsp) je .L1242 leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rsi movq %rax, %rdi call _ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0 .L1242: xorl %eax, %eax leaq 44(%rsp), %rdi movl %eax, 44(%rsp) .LEHB37: call _ZN3cub17CUB_200700_890_NS10PtxVersionERi movl %eax, %ebp call cudaGetLastError@PLT testl %ebp, %ebp jne .L1298 testl %eax, %eax jne .L1243 testl %ebp, %ebp jne .L1298 movq 16(%rsp), %rdx movl 44(%rsp), %eax movq %r12, 408(%rsp) movq %r14, 416(%rsp) movq %rdx, 432(%rsp) movl 28(%rsp), %edx movq %r15, 424(%rsp) movl %ebx, 440(%rsp) movl %edx, 448(%rsp) movq %r13, 456(%rsp) movl %eax, 464(%rsp) cmpl $599, %eax jg .L1245 cmpl $349, %eax jg .L1246 cmpl $2560, %ebx ja .L1247 testq %r12, %r12 jne .L1248 .L1265: movq $1, (%r14) jmp .L1250 .L1248: movq %r13, 200(%rsp) leaq 432(%rsp), %rcx movabsq $4294967297, %rax movabsq $1099511627777, %rdx movq %rax, 168(%rsp) leaq 168(%rsp), %rdi movq %rax, 184(%rsp) xorl %eax, %eax movq %rdx, 176(%rsp) leaq 424(%rsp), %rdx movq %rax, 192(%rsp) jmp .L1481 .L1247: leaq 88(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1326 testl %eax, %eax jne .L1281 .L1326: movl %r15d, %eax testl %r15d, %r15d jne .L1281 movl 88(%rsp), %edx leaq 128(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1327 testl %eax, %eax jne .L1281 .L1327: movl %r15d, %eax testl %r15d, %r15d jne .L1281 movl $167772161, %eax leaq 340(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2560, 336(%rsp) movq %rax, 328(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1320 testl %eax, %eax jne .L1281 testl %r15d, %r15d jne .L1320 movl 336(%rsp), %esi xorl %eax, %eax xorl %edx, %edx movl 340(%rsp), %ecx movl %eax, 404(%rsp) movl %ebx, %eax imull 128(%rsp), %ecx divl %esi movl %ebx, 396(%rsp) movl %ebx, 400(%rsp) movl %ebx, 388(%rsp) leal (%rcx,%rcx,4), %ecx cmpl $1, %edx sbbl $-1, %eax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 368(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 392(%rsp) imull %esi, %eax movl %edx, 372(%rsp) imull %esi, %edx movl %eax, 380(%rsp) addl %eax, %esi leaq 255(,%rcx,8), %rax movl %edx, 384(%rsp) orb $-1, %al movl %esi, 376(%rsp) testq %r12, %r12 jne .L1256 movq %rax, (%r14) xorl %r14d, %r14d jmp .L1257 .L1256: cmpq %rax, (%r14) jnb .L1258 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L1257 .L1258: leaq 255(%r12), %r14 xorb %r14b, %r14b .L1257: call cudaGetLastError@PLT testl $1, %r15d jne .L1329 testl %eax, %eax jne .L1281 .L1329: testl %r15d, %r15d jne .L1320 testq %r12, %r12 je .L1250 movl %ebx, 168(%rsp) leaq 424(%rsp), %rdx movabsq $1099511627777, %rax leaq 248(%rsp), %rdi movl %ebx, 248(%rsp) leaq 288(%rsp), %rbx leaq 368(%rsp), %r9 movq %r14, 288(%rsp) movq %rbx, %rcx xorl %r14d, %r14d leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq %rax, 256(%rsp) leaq 440(%rsp), %r8 movabsq $4294967297, %rax movl $1, 252(%rsp) movq %rax, 264(%rsp) movq %r14, 272(%rsp) movq %r13, 280(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_4plusIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L1330 testl %eax, %eax jne .L1281 .L1330: movl %r12d, %eax testl %r12d, %r12d jne .L1281 call cudaGetLastError@PLT testl %eax, %eax jne .L1281 movabsq $4294967297, %rax xorl %r12d, %r12d movabsq $1099511627777, %rsi movq %r13, 240(%rsp) movq %rax, 208(%rsp) leaq 432(%rsp), %rcx leaq 208(%rsp), %rdi movq %rsi, 216(%rsp) movq %rax, 224(%rsp) movq %r12, 232(%rsp) jmp .L1486 .L1246: cmpl $2560, %ebx ja .L1264 testq %r12, %r12 je .L1265 movabsq $4294967297, %rax xorl %r11d, %r11d movabsq $1099511627777, %rdx movq %r13, 400(%rsp) movq %rdx, 376(%rsp) leaq 432(%rsp), %rcx leaq 424(%rsp), %rdx movq %rax, 368(%rsp) leaq 368(%rsp), %rdi movq %rax, 384(%rsp) movq %r11, 392(%rsp) jmp .L1481 .L1264: leaq 88(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1333 testl %eax, %eax jne .L1281 .L1333: movl %r15d, %eax testl %r15d, %r15d jne .L1281 movl 88(%rsp), %edx leaq 128(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1334 testl %eax, %eax jne .L1281 .L1334: movl %r15d, %eax testl %r15d, %r15d jne .L1281 movl $167772161, %eax leaq 260(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2560, 256(%rsp) movq %rax, 248(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1320 testl %eax, %eax jne .L1281 testl %r15d, %r15d jne .L1320 movl 256(%rsp), %esi movl %ebx, %eax xorl %edx, %edx xorl %r10d, %r10d movl 260(%rsp), %ecx imull 128(%rsp), %ecx movl %ebx, 396(%rsp) divl %esi movl %ebx, 400(%rsp) movl %ebx, 388(%rsp) movl %r10d, 404(%rsp) leal (%rcx,%rcx,4), %ecx cmpl $1, %edx sbbl $-1, %eax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 368(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 392(%rsp) imull %esi, %eax movl %edx, 372(%rsp) imull %esi, %edx movl %eax, 380(%rsp) addl %esi, %eax movl %eax, 376(%rsp) leaq 255(,%rcx,8), %rax movl %edx, 384(%rsp) orb $-1, %al testq %r12, %r12 jne .L1271 movq %rax, (%r14) xorl %r14d, %r14d jmp .L1272 .L1271: cmpq %rax, (%r14) jnb .L1273 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L1272 .L1273: leaq 255(%r12), %r14 xorb %r14b, %r14b .L1272: call cudaGetLastError@PLT testl $1, %r15d jne .L1336 testl %eax, %eax jne .L1281 .L1336: testl %r15d, %r15d jne .L1320 testq %r12, %r12 je .L1250 movabsq $1099511627777, %rax xorl %r9d, %r9d movl %ebx, 168(%rsp) leaq 424(%rsp), %rdx movl %ebx, 288(%rsp) leaq 208(%rsp), %rbx leaq 288(%rsp), %rdi movq %rax, 296(%rsp) leaq 440(%rsp), %r8 movq %rbx, %rcx movabsq $4294967297, %rax movq %r9, 312(%rsp) leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi leaq 368(%rsp), %r9 movq %r14, 208(%rsp) movl $1, 292(%rsp) movq %rax, 304(%rsp) movq %r13, 320(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_4plusIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L1337 testl %eax, %eax jne .L1281 .L1337: movl %r12d, %eax testl %r12d, %r12d jne .L1281 call cudaGetLastError@PLT testl %eax, %eax jne .L1281 movabsq $4294967297, %rax xorl %r8d, %r8d movq %r13, 360(%rsp) movabsq $1099511627777, %rcx movq %rax, 328(%rsp) leaq 328(%rsp), %rdi movq %rax, 344(%rsp) movq %r8, 352(%rsp) movq %rcx, 336(%rsp) leaq 432(%rsp), %rcx .L1486: leaq 448(%rsp), %r9 leaq 168(%rsp), %r8 jmp .L1484 .L1245: cmpl $2048, %ebx ja .L1279 testq %r12, %r12 je .L1265 movq %r13, 80(%rsp) xorl %edi, %edi movabsq $4294967297, %rax movabsq $1099511627777, %rsi movq %rax, 48(%rsp) leaq 432(%rsp), %rcx leaq 424(%rsp), %rdx movq %rsi, 56(%rsp) movq %rax, 64(%rsp) movq %rdi, 72(%rsp) leaq 48(%rsp), %rdi .L1481: leaq 448(%rsp), %r9 leaq 440(%rsp), %r8 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPijNS0_4plusIdEEiN4cuda3std3__410__identityEEJS9_SA_jSC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %ebx call cudaGetLastError@PLT movl %eax, %ebp testl %ebx, %ebx jne .L1339 testl %eax, %eax jne .L1250 .L1339: movl %ebx, %ebp testl %ebx, %ebx jne .L1250 call cudaGetLastError@PLT jmp .L1281 .L1279: leaq 168(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1340 testl %eax, %eax jne .L1281 .L1340: movl %r15d, %eax testl %r15d, %r15d jne .L1281 movl 168(%rsp), %edx leaq 208(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1341 testl %eax, %eax jne .L1281 .L1341: movl %r15d, %eax testl %r15d, %r15d jne .L1281 movl $134217729, %eax leaq 340(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2048, 336(%rsp) movq %rax, 328(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1320 testl %eax, %eax jne .L1281 testl %r15d, %r15d jne .L1320 xorl %esi, %esi movl %ebx, %eax xorl %edx, %edx movl 340(%rsp), %ecx movl %esi, 404(%rsp) movl 336(%rsp), %esi imull 208(%rsp), %ecx movl %ebx, 396(%rsp) divl %esi movl %ebx, 400(%rsp) movl %ebx, 388(%rsp) leal (%rcx,%rcx,4), %ecx cmpl $1, %edx sbbl $-1, %eax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 368(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 392(%rsp) imull %esi, %eax movl %edx, 372(%rsp) imull %esi, %edx movl %eax, 380(%rsp) addl %esi, %eax movl %eax, 376(%rsp) leaq 255(,%rcx,8), %rax movl %edx, 384(%rsp) orb $-1, %al testq %r12, %r12 jne .L1285 movq %rax, (%r14) xorl %r14d, %r14d jmp .L1286 .L1285: cmpq %rax, (%r14) jnb .L1287 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L1286 .L1287: leaq 255(%r12), %r14 xorb %r14b, %r14b .L1286: call cudaGetLastError@PLT testl $1, %r15d jne .L1343 testl %eax, %eax jne .L1281 .L1343: testl %r15d, %r15d jne .L1320 testq %r12, %r12 je .L1250 xorl %edx, %edx movl %ebx, 248(%rsp) movabsq $1099511627777, %rax leaq 128(%rsp), %rdi movl %ebx, 128(%rsp) leaq 288(%rsp), %rbx leaq 368(%rsp), %r9 movq %rax, 136(%rsp) leaq 440(%rsp), %r8 movq %rbx, %rcx movabsq $4294967297, %rax movq %rdx, 152(%rsp) leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi leaq 424(%rsp), %rdx movq %r14, 288(%rsp) movl $1, 132(%rsp) movq %rax, 144(%rsp) movq %r13, 160(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_4plusIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L1344 testl %eax, %eax jne .L1281 .L1344: movl %r12d, %eax testl %r12d, %r12d jne .L1281 call cudaGetLastError@PLT testl %eax, %eax jne .L1281 movabsq $4294967297, %rax movq %r13, 120(%rsp) movabsq $1099511627777, %rdx leaq 432(%rsp), %rcx movq %rax, 88(%rsp) leaq 88(%rsp), %rdi leaq 448(%rsp), %r9 movq %rax, 104(%rsp) xorl %eax, %eax leaq 248(%rsp), %r8 movq %rdx, 96(%rsp) movq %rax, 112(%rsp) .L1484: movq %rbx, %rdx leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_4plusIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L1345 testl %eax, %eax jne .L1281 .L1345: movl %ebx, %eax testl %ebx, %ebx jne .L1281 call cudaGetLastError@PLT testl %eax, %eax je .L1250 jmp .L1281 .L1320: movl %r15d, %eax .L1281: movl %eax, %ebp .L1250: call cudaGetLastError@PLT .LEHE37: testl %ebp, %ebp jne .L1298 testl %eax, %eax jne .L1243 testl %ebp, %ebp je .L1294 .L1298: movl %ebp, %eax .L1243: movl %eax, %ebp .L1294: movq 8(%rsp), %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq 472(%rsp), %rax subq %fs:40, %rax je .L1297 jmp .L1447 .L1323: endbr64 movq %rax, %rbx .L1295: movq 8(%rsp), %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq 472(%rsp), %rax subq %fs:40, %rax jne .L1447 movq %rbx, %rdi .LEHB38: call _Unwind_Resume@PLT .LEHE38: .L1447: call __stack_chk_fail@PLT .L1297: addq $488, %rsp .cfi_def_cfa_offset 56 movl %ebp, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE13147: .section .gcc_except_table .LLSDA13147: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE13147-.LLSDACSB13147 .LLSDACSB13147: .uleb128 .LEHB37-.LFB13147 .uleb128 .LEHE37-.LEHB37 .uleb128 .L1323-.LFB13147 .uleb128 0 .uleb128 .LEHB38-.LFB13147 .uleb128 .LEHE38-.LEHB38 .uleb128 0 .uleb128 0 .LLSDACSE13147: .text .size _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0, .-_ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 .section .text._ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii,"axG",@progbits,_ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii,comdat .weak _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .hidden _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .type _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii, @function _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii: .LFB12907: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 xorl %r8d, %r8d movslq %ecx, %rcx call cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L1490 testl %eax, %eax jne .L1487 .L1490: movl %ebx, %eax .L1487: popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12907: .size _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii, .-_ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .text .type _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0, @function _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0: .LFB13148: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA13148 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 movq %rdx, %r15 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 movq %rsi, %r14 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %rdi, %r12 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movq %r8, %rbx subq $520, %rsp .cfi_def_cfa_offset 576 movq %rcx, 16(%rsp) movq 576(%rsp), %r13 movl %r9d, 28(%rsp) movq %fs:40, %rax movq %rax, 504(%rsp) xorl %eax, %eax movw $0, 42(%rsp) movb _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %al testb %al, %al jne .L1497 leaq _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1497 leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rdi leaq .LC83(%rip), %rsi call _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC1EPKc movq %rbp, %rdi call __cxa_guard_release@PLT .L1497: movb _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %al testb %al, %al jne .L1500 leaq _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1500 movq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rax leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rdi leaq 432(%rsp), %rsi movl $3, 432(%rsp) movq %rax, 440(%rsp) call _ZN5nvtx32v116event_attributesC1IJEEERKNS0_7messageEDpRKT_ movq %rbp, %rdi call __cxa_guard_release@PLT .L1500: leaq 42(%rsp), %rax testq %r12, %r12 movq %rax, 8(%rsp) je .L1502 leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rsi movq %rax, %rdi call _ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0 .L1502: xorl %eax, %eax leaq 44(%rsp), %rdi movl %eax, 44(%rsp) .LEHB39: call _ZN3cub17CUB_200700_890_NS10PtxVersionERi movl %eax, %ebp call cudaGetLastError@PLT testl %ebp, %ebp jne .L1558 testl %eax, %eax jne .L1503 testl %ebp, %ebp jne .L1558 movq 16(%rsp), %rdx movl 44(%rsp), %eax movq %r12, 368(%rsp) movq %r14, 376(%rsp) movq %rdx, 392(%rsp) movl 28(%rsp), %edx movq %r15, 384(%rsp) movq %rbx, 400(%rsp) movl %edx, 412(%rsp) movq %r13, 416(%rsp) movl %eax, 424(%rsp) cmpl $599, %eax jg .L1505 cmpl $349, %eax jg .L1506 cmpq $2560, %rbx ja .L1507 testq %r12, %r12 jne .L1508 .L1525: movq $1, (%r14) jmp .L1510 .L1508: movq %r13, 200(%rsp) leaq 392(%rsp), %rcx movabsq $4294967297, %rax movabsq $1099511627777, %rdx movq %rax, 168(%rsp) leaq 168(%rsp), %rdi movq %rax, 184(%rsp) xorl %eax, %eax movq %rdx, 176(%rsp) leaq 384(%rsp), %rdx movq %rax, 192(%rsp) jmp .L1741 .L1507: leaq 88(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1586 testl %eax, %eax jne .L1541 .L1586: movl %r15d, %eax testl %r15d, %r15d jne .L1541 movl 88(%rsp), %edx leaq 128(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1587 testl %eax, %eax jne .L1541 .L1587: movl %r15d, %eax testl %r15d, %r15d jne .L1541 movl $167772161, %eax leaq 340(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2560, 336(%rsp) movq %rax, 328(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1580 testl %eax, %eax jne .L1541 testl %r15d, %r15d jne .L1580 movslq 336(%rsp), %rdi xorl %eax, %eax xorl %edx, %edx movl 340(%rsp), %ecx movq %rax, 496(%rsp) movq %rbx, %rax imull 128(%rsp), %ecx divq %rdi movq %rbx, 480(%rsp) movq %rbx, 488(%rsp) movq %rbx, 464(%rsp) leal (%rcx,%rcx,4), %ecx movq %rdi, %rsi cmpq $1, %rdx sbbq $-1, %rax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 432(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 472(%rsp) imull %edi, %eax movl %edx, 436(%rsp) imull %edx, %esi cltq addq %rax, %rdi movq %rax, 448(%rsp) movslq %esi, %rsi leaq 255(,%rcx,8), %rax movq %rsi, 456(%rsp) orb $-1, %al movq %rdi, 440(%rsp) testq %r12, %r12 jne .L1516 movq %rax, (%r14) xorl %r14d, %r14d jmp .L1517 .L1516: cmpq %rax, (%r14) jnb .L1518 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L1517 .L1518: leaq 255(%r12), %r14 xorb %r14b, %r14b .L1517: call cudaGetLastError@PLT testl $1, %r15d jne .L1589 testl %eax, %eax jne .L1541 .L1589: testl %r15d, %r15d jne .L1580 testq %r12, %r12 je .L1510 movl %ebx, 168(%rsp) leaq 384(%rsp), %rdx movabsq $1099511627777, %rax leaq 248(%rsp), %rdi movl %ebx, 248(%rsp) leaq 288(%rsp), %rbx leaq 432(%rsp), %r9 movq %r14, 288(%rsp) movq %rbx, %rcx xorl %r14d, %r14d leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq %rax, 256(%rsp) leaq 400(%rsp), %r8 movabsq $4294967297, %rax movl $1, 252(%rsp) movq %rax, 264(%rsp) movq %r14, 272(%rsp) movq %r13, 280(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_4plusIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L1590 testl %eax, %eax jne .L1541 .L1590: movl %r12d, %eax testl %r12d, %r12d jne .L1541 call cudaGetLastError@PLT testl %eax, %eax jne .L1541 movabsq $4294967297, %rax xorl %r12d, %r12d movabsq $1099511627777, %rdx movq %r13, 240(%rsp) movq %rax, 208(%rsp) leaq 392(%rsp), %rcx leaq 208(%rsp), %rdi movq %rdx, 216(%rsp) movq %rax, 224(%rsp) movq %r12, 232(%rsp) jmp .L1746 .L1506: cmpq $2560, %rbx ja .L1524 testq %r12, %r12 je .L1525 movabsq $4294967297, %rax xorl %r11d, %r11d movabsq $1099511627777, %rdx movq %r13, 464(%rsp) movq %rdx, 440(%rsp) leaq 392(%rsp), %rcx leaq 384(%rsp), %rdx movq %rax, 432(%rsp) leaq 432(%rsp), %rdi movq %rax, 448(%rsp) movq %r11, 456(%rsp) jmp .L1741 .L1524: leaq 88(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1593 testl %eax, %eax jne .L1541 .L1593: movl %r15d, %eax testl %r15d, %r15d jne .L1541 movl 88(%rsp), %edx leaq 128(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1594 testl %eax, %eax jne .L1541 .L1594: movl %r15d, %eax testl %r15d, %r15d jne .L1541 movl $167772161, %eax leaq 260(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2560, 256(%rsp) movq %rax, 248(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1580 testl %eax, %eax jne .L1541 testl %r15d, %r15d jne .L1580 movslq 256(%rsp), %rdi movq %rbx, %rax xorl %edx, %edx xorl %r10d, %r10d movl 260(%rsp), %ecx imull 128(%rsp), %ecx movq %rbx, 480(%rsp) divq %rdi movq %rbx, 488(%rsp) movq %rbx, 464(%rsp) movq %r10, 496(%rsp) leal (%rcx,%rcx,4), %ecx movq %rdi, %rsi cmpq $1, %rdx sbbq $-1, %rax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 432(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 472(%rsp) imull %edi, %eax movl %edx, 436(%rsp) imull %edx, %esi cltq addq %rax, %rdi movq %rax, 448(%rsp) movslq %esi, %rsi leaq 255(,%rcx,8), %rax movq %rsi, 456(%rsp) orb $-1, %al movq %rdi, 440(%rsp) testq %r12, %r12 jne .L1531 movq %rax, (%r14) xorl %r14d, %r14d jmp .L1532 .L1531: cmpq %rax, (%r14) jnb .L1533 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L1532 .L1533: leaq 255(%r12), %r14 xorb %r14b, %r14b .L1532: call cudaGetLastError@PLT testl $1, %r15d jne .L1596 testl %eax, %eax jne .L1541 .L1596: testl %r15d, %r15d jne .L1580 testq %r12, %r12 je .L1510 movabsq $1099511627777, %rax xorl %r9d, %r9d movl %ebx, 168(%rsp) leaq 384(%rsp), %rdx movl %ebx, 288(%rsp) leaq 208(%rsp), %rbx leaq 288(%rsp), %rdi movq %rax, 296(%rsp) leaq 400(%rsp), %r8 movq %rbx, %rcx movabsq $4294967297, %rax movq %r9, 312(%rsp) leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi leaq 432(%rsp), %r9 movq %r14, 208(%rsp) movl $1, 292(%rsp) movq %rax, 304(%rsp) movq %r13, 320(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_4plusIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L1597 testl %eax, %eax jne .L1541 .L1597: movl %r12d, %eax testl %r12d, %r12d jne .L1541 call cudaGetLastError@PLT testl %eax, %eax jne .L1541 movabsq $4294967297, %rax xorl %r8d, %r8d movabsq $1099511627777, %rdx movq %r13, 360(%rsp) movq %rax, 328(%rsp) leaq 392(%rsp), %rcx leaq 328(%rsp), %rdi movq %rdx, 336(%rsp) movq %rax, 344(%rsp) movq %r8, 352(%rsp) .L1746: leaq 412(%rsp), %r9 leaq 168(%rsp), %r8 jmp .L1744 .L1505: cmpq $2048, %rbx ja .L1539 testq %r12, %r12 je .L1525 movq %r13, 80(%rsp) xorl %edi, %edi leaq 392(%rsp), %rcx movabsq $4294967297, %rax movabsq $1099511627777, %rdx movq %rax, 48(%rsp) movq %rax, 64(%rsp) movq %rdx, 56(%rsp) leaq 384(%rsp), %rdx movq %rdi, 72(%rsp) leaq 48(%rsp), %rdi .L1741: leaq 412(%rsp), %r9 leaq 400(%rsp), %r8 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPiyNS0_4plusIdEEiN4cuda3std3__410__identityEEJS9_SA_ySC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %ebx call cudaGetLastError@PLT movl %eax, %ebp testl %ebx, %ebx jne .L1599 testl %eax, %eax jne .L1510 .L1599: movl %ebx, %ebp testl %ebx, %ebx jne .L1510 call cudaGetLastError@PLT jmp .L1541 .L1539: leaq 168(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1600 testl %eax, %eax jne .L1541 .L1600: movl %r15d, %eax testl %r15d, %r15d jne .L1541 movl 168(%rsp), %edx leaq 208(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1601 testl %eax, %eax jne .L1541 .L1601: movl %r15d, %eax testl %r15d, %r15d jne .L1541 movl $134217729, %eax leaq 340(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2048, 336(%rsp) movq %rax, 328(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_4plusIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1580 testl %eax, %eax jne .L1541 testl %r15d, %r15d jne .L1580 movslq 336(%rsp), %rdi movq %rbx, %rax xorl %edx, %edx xorl %esi, %esi movl 340(%rsp), %ecx imull 208(%rsp), %ecx movq %rbx, 480(%rsp) divq %rdi movq %rbx, 488(%rsp) movq %rbx, 464(%rsp) movq %rsi, 496(%rsp) leal (%rcx,%rcx,4), %ecx movq %rdi, %rsi cmpq $1, %rdx sbbq $-1, %rax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 432(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 472(%rsp) imull %edi, %eax movl %edx, 436(%rsp) imull %edx, %esi cltq addq %rax, %rdi movq %rax, 448(%rsp) movslq %esi, %rsi leaq 255(,%rcx,8), %rax movq %rsi, 456(%rsp) orb $-1, %al movq %rdi, 440(%rsp) testq %r12, %r12 jne .L1545 movq %rax, (%r14) xorl %r14d, %r14d jmp .L1546 .L1545: cmpq %rax, (%r14) jnb .L1547 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L1546 .L1547: leaq 255(%r12), %r14 xorb %r14b, %r14b .L1546: call cudaGetLastError@PLT testl $1, %r15d jne .L1603 testl %eax, %eax jne .L1541 .L1603: testl %r15d, %r15d jne .L1580 testq %r12, %r12 je .L1510 xorl %edx, %edx movl %ebx, 248(%rsp) movabsq $1099511627777, %rax leaq 128(%rsp), %rdi movl %ebx, 128(%rsp) leaq 288(%rsp), %rbx leaq 432(%rsp), %r9 movq %rax, 136(%rsp) leaq 400(%rsp), %r8 movq %rbx, %rcx movabsq $4294967297, %rax movq %rdx, 152(%rsp) leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi leaq 384(%rsp), %rdx movq %r14, 288(%rsp) movl $1, 132(%rsp) movq %rax, 144(%rsp) movq %r13, 160(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_4plusIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L1604 testl %eax, %eax jne .L1541 .L1604: movl %r12d, %eax testl %r12d, %r12d jne .L1541 call cudaGetLastError@PLT testl %eax, %eax jne .L1541 movabsq $4294967297, %rax movq %r13, 120(%rsp) movabsq $1099511627777, %rcx leaq 88(%rsp), %rdi movq %rax, 88(%rsp) leaq 412(%rsp), %r9 leaq 248(%rsp), %r8 movq %rax, 104(%rsp) xorl %eax, %eax movq %rax, 112(%rsp) movq %rcx, 96(%rsp) leaq 392(%rsp), %rcx .L1744: movq %rbx, %rdx leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_4plusIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L1605 testl %eax, %eax jne .L1541 .L1605: movl %ebx, %eax testl %ebx, %ebx jne .L1541 call cudaGetLastError@PLT testl %eax, %eax je .L1510 jmp .L1541 .L1580: movl %r15d, %eax .L1541: movl %eax, %ebp .L1510: call cudaGetLastError@PLT .LEHE39: testl %ebp, %ebp jne .L1558 testl %eax, %eax jne .L1503 testl %ebp, %ebp je .L1554 .L1558: movl %ebp, %eax .L1503: movl %eax, %ebp .L1554: movq 8(%rsp), %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq 504(%rsp), %rax subq %fs:40, %rax je .L1557 jmp .L1707 .L1583: endbr64 movq %rax, %rbx .L1555: movq 8(%rsp), %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq 504(%rsp), %rax subq %fs:40, %rax jne .L1707 movq %rbx, %rdi .LEHB40: call _Unwind_Resume@PLT .LEHE40: .L1707: call __stack_chk_fail@PLT .L1557: addq $520, %rsp .cfi_def_cfa_offset 56 movl %ebp, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE13148: .section .gcc_except_table .LLSDA13148: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE13148-.LLSDACSB13148 .LLSDACSB13148: .uleb128 .LEHB39-.LFB13148 .uleb128 .LEHE39-.LEHB39 .uleb128 .L1583-.LFB13148 .uleb128 0 .uleb128 .LEHB40-.LFB13148 .uleb128 .LEHE40-.LEHB40 .uleb128 0 .uleb128 0 .LLSDACSE13148: .text .size _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0, .-_ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 .section .rodata.str1.1 .LC84: .string "Invalid input range, passed negative size" .LC85: .string "after reduction step 1" .LC86: .string "after reduction step 2" .LC87: .string "reduce failed to synchronize" .text .type _ZN6thrust20THRUST_200700_890_NS6reduceINS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEiNS0_4plusIdEEEET0_T_SA_S9_T1_.isra.0, @function _ZN6thrust20THRUST_200700_890_NS6reduceINS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEiNS0_4plusIdEEEET0_T_SA_S9_T1_.isra.0: .LFB13149: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA13149 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 subq %rdi, %rsi movq %rsp, %rbp .cfi_def_cfa_register 6 pushq %r15 .cfi_offset 15, -24 xorl %r15d, %r15d pushq %r14 pushq %r13 .cfi_offset 14, -32 .cfi_offset 13, -40 movq %rsi, %r13 pushq %r12 sarq $3, %r13 pushq %rbx subq $88, %rsp .cfi_offset 12, -48 .cfi_offset 3, -56 movq %fs:40, %rax movq %rax, -56(%rbp) xorl %eax, %eax movq %rsi, -104(%rbp) movq %r15, -88(%rbp) testq %rsi, %rsi jns .L1748 movq -56(%rbp), %rax subq %fs:40, %rax jne .L1758 leaq .LC84(%rip), %rdi .LEHB41: call _ZN4cuda3std3__421__throw_runtime_errorEPKc .L1748: movq -104(%rbp), %rcx movl $2147483647, %eax movq %rdi, %rbx movl %edx, %r9d salq $3, %rax leaq -88(%rbp), %r12 cmpq %rcx, %rax jb .L1750 pushq %r14 movl %r13d, %r8d xorl %ecx, %ecx movq %r12, %rsi pushq $1 movl %edx, -112(%rbp) movq %rdi, %rdx xorl %edi, %edi call _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 jmp .L1760 .L1750: pushq %r11 movq %r13, %r8 xorl %ecx, %ecx movq %r12, %rsi pushq $1 movl %edx, -112(%rbp) movq %rdi, %rdx xorl %edi, %edi call _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 .L1760: popq %r9 movl -112(%rbp), %r9d movl %eax, %edi leaq .LC85(%rip), %rsi popq %r10 leaq -80(%rbp), %r15 leaq -89(%rbp), %r14 movl %r9d, -116(%rbp) call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movq -88(%rbp), %rax movq %r14, %rsi movq %r15, %rdi leaq 4(%rax), %rdx call _ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC1ERNS0_16execution_policyIS4_EEm .LEHE41: movq %r15, %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv movq %r15, %rdi movq %rax, -112(%rbp) call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv movq -104(%rbp), %rdx movq -112(%rbp), %rcx leaq 4(%rax), %rdi movl $2147483647, %eax movl -116(%rbp), %r9d salq $3, %rax cmpq %rdx, %rax jb .L1752 pushq %r8 movq %rbx, %rdx movl %r13d, %r8d movq %r12, %rsi pushq $1 .LEHB42: .cfi_escape 0x2e,0x10 call _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 jmp .L1761 .L1752: pushq %rsi movq %r13, %r8 movq %rbx, %rdx movq %r12, %rsi pushq $1 call _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 .L1761: popq %rdx leaq .LC86(%rip), %rsi popq %rcx movl %eax, %edi .cfi_escape 0x2e,0 call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movl $1, %edi call _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st movl %eax, %edi leaq .LC87(%rip), %rsi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movq %r15, %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv movq %r14, %rdi movq %rax, %rsi call _ZZN6thrust20THRUST_200700_890_NS8cuda_cub40_GLOBAL__N__0d68c651_11_exemplo5_cu_main22get_value_msvc2005_warINS1_3tagEPiEENS0_14iterator_valueIT0_E4typeERNS1_16execution_policyIT_EES7_EN17war_nvbugs_8816319host_pathERNSA_IS4_EES5_.isra.0 .LEHE42: movq %r15, %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv movq -56(%rbp), %rax subq %fs:40, %rax je .L1756 jmp .L1758 .L1757: endbr64 movq %rax, %rbx .L1754: movq %r15, %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv movq -56(%rbp), %rax subq %fs:40, %rax jne .L1758 movq %rbx, %rdi .LEHB43: call _Unwind_Resume@PLT .LEHE43: .L1758: call __stack_chk_fail@PLT .L1756: leaq -40(%rbp), %rsp popq %rbx popq %r12 popq %r13 popq %r14 popq %r15 popq %rbp .cfi_def_cfa 7, 8 ret .cfi_endproc .LFE13149: .section .gcc_except_table .LLSDA13149: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE13149-.LLSDACSB13149 .LLSDACSB13149: .uleb128 .LEHB41-.LFB13149 .uleb128 .LEHE41-.LEHB41 .uleb128 0 .uleb128 0 .uleb128 .LEHB42-.LFB13149 .uleb128 .LEHE42-.LEHB42 .uleb128 .L1757-.LFB13149 .uleb128 0 .uleb128 .LEHB43-.LFB13149 .uleb128 .LEHE43-.LEHB43 .uleb128 0 .uleb128 0 .LLSDACSE13149: .text .size _ZN6thrust20THRUST_200700_890_NS6reduceINS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEiNS0_4plusIdEEEET0_T_SA_S9_T1_.isra.0, .-_ZN6thrust20THRUST_200700_890_NS6reduceINS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEiNS0_4plusIdEEEET0_T_SA_S9_T1_.isra.0 .section .text._ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii,"axG",@progbits,_ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii,comdat .weak _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .hidden _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .type _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii, @function _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii: .LFB12929: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 xorl %r8d, %r8d movslq %ecx, %rcx call cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L1766 testl %eax, %eax jne .L1763 .L1766: movl %ebx, %eax .L1763: popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12929: .size _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii, .-_ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .text .type _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0, @function _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0: .LFB13152: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA13152 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 movq %rdx, %r15 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 movq %rsi, %r14 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %rdi, %r12 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movl %r8d, %ebx subq $488, %rsp .cfi_def_cfa_offset 544 movq %rcx, 16(%rsp) movq 544(%rsp), %r13 movl %r9d, 28(%rsp) movq %fs:40, %rax movq %rax, 472(%rsp) xorl %eax, %eax movw $0, 42(%rsp) movb _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %al testb %al, %al jne .L1773 leaq _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1773 leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rdi leaq .LC83(%rip), %rsi call _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC1EPKc movq %rbp, %rdi call __cxa_guard_release@PLT .L1773: movb _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %al testb %al, %al jne .L1776 leaq _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L1776 movq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rax leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rdi leaq 408(%rsp), %rsi movl $3, 408(%rsp) movq %rax, 416(%rsp) call _ZN5nvtx32v116event_attributesC1IJEEERKNS0_7messageEDpRKT_ movq %rbp, %rdi call __cxa_guard_release@PLT .L1776: leaq 42(%rsp), %rax testq %r12, %r12 movq %rax, 8(%rsp) je .L1778 leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rsi movq %rax, %rdi call _ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0 .L1778: xorl %eax, %eax leaq 44(%rsp), %rdi movl %eax, 44(%rsp) .LEHB44: call _ZN3cub17CUB_200700_890_NS10PtxVersionERi movl %eax, %ebp call cudaGetLastError@PLT testl %ebp, %ebp jne .L1834 testl %eax, %eax jne .L1779 testl %ebp, %ebp jne .L1834 movq 16(%rsp), %rdx movl 44(%rsp), %eax movq %r12, 408(%rsp) movq %r14, 416(%rsp) movq %rdx, 432(%rsp) movl 28(%rsp), %edx movq %r15, 424(%rsp) movl %ebx, 440(%rsp) movl %edx, 448(%rsp) movq %r13, 456(%rsp) movl %eax, 464(%rsp) cmpl $599, %eax jg .L1781 cmpl $349, %eax jg .L1782 cmpl $2560, %ebx ja .L1783 testq %r12, %r12 jne .L1784 .L1801: movq $1, (%r14) jmp .L1786 .L1784: movq %r13, 200(%rsp) leaq 432(%rsp), %rcx movabsq $4294967297, %rax movabsq $1099511627777, %rdx movq %rax, 168(%rsp) leaq 168(%rsp), %rdi movq %rax, 184(%rsp) xorl %eax, %eax movq %rdx, 176(%rsp) leaq 424(%rsp), %rdx movq %rax, 192(%rsp) jmp .L2017 .L1783: leaq 88(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1862 testl %eax, %eax jne .L1817 .L1862: movl %r15d, %eax testl %r15d, %r15d jne .L1817 movl 88(%rsp), %edx leaq 128(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1863 testl %eax, %eax jne .L1817 .L1863: movl %r15d, %eax testl %r15d, %r15d jne .L1817 movl $167772161, %eax leaq 340(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2560, 336(%rsp) movq %rax, 328(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1856 testl %eax, %eax jne .L1817 testl %r15d, %r15d jne .L1856 movl 336(%rsp), %esi xorl %eax, %eax xorl %edx, %edx movl 340(%rsp), %ecx movl %eax, 404(%rsp) movl %ebx, %eax imull 128(%rsp), %ecx divl %esi movl %ebx, 396(%rsp) movl %ebx, 400(%rsp) movl %ebx, 388(%rsp) leal (%rcx,%rcx,4), %ecx cmpl $1, %edx sbbl $-1, %eax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 368(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 392(%rsp) imull %esi, %eax movl %edx, 372(%rsp) imull %esi, %edx movl %eax, 380(%rsp) addl %eax, %esi leaq 255(,%rcx,8), %rax movl %edx, 384(%rsp) orb $-1, %al movl %esi, 376(%rsp) testq %r12, %r12 jne .L1792 movq %rax, (%r14) xorl %r14d, %r14d jmp .L1793 .L1792: cmpq %rax, (%r14) jnb .L1794 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L1793 .L1794: leaq 255(%r12), %r14 xorb %r14b, %r14b .L1793: call cudaGetLastError@PLT testl $1, %r15d jne .L1865 testl %eax, %eax jne .L1817 .L1865: testl %r15d, %r15d jne .L1856 testq %r12, %r12 je .L1786 movl %ebx, 168(%rsp) leaq 424(%rsp), %rdx movabsq $1099511627777, %rax leaq 248(%rsp), %rdi movl %ebx, 248(%rsp) leaq 288(%rsp), %rbx leaq 368(%rsp), %r9 movq %r14, 288(%rsp) movq %rbx, %rcx xorl %r14d, %r14d leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq %rax, 256(%rsp) leaq 440(%rsp), %r8 movabsq $4294967297, %rax movl $1, 252(%rsp) movq %rax, 264(%rsp) movq %r14, 272(%rsp) movq %r13, 280(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_7maximumIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L1866 testl %eax, %eax jne .L1817 .L1866: movl %r12d, %eax testl %r12d, %r12d jne .L1817 call cudaGetLastError@PLT testl %eax, %eax jne .L1817 movabsq $4294967297, %rax xorl %r12d, %r12d movabsq $1099511627777, %rsi movq %r13, 240(%rsp) movq %rax, 208(%rsp) leaq 432(%rsp), %rcx leaq 208(%rsp), %rdi movq %rsi, 216(%rsp) movq %rax, 224(%rsp) movq %r12, 232(%rsp) jmp .L2022 .L1782: cmpl $2560, %ebx ja .L1800 testq %r12, %r12 je .L1801 movabsq $4294967297, %rax xorl %r11d, %r11d movabsq $1099511627777, %rdx movq %r13, 400(%rsp) movq %rdx, 376(%rsp) leaq 432(%rsp), %rcx leaq 424(%rsp), %rdx movq %rax, 368(%rsp) leaq 368(%rsp), %rdi movq %rax, 384(%rsp) movq %r11, 392(%rsp) jmp .L2017 .L1800: leaq 88(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1869 testl %eax, %eax jne .L1817 .L1869: movl %r15d, %eax testl %r15d, %r15d jne .L1817 movl 88(%rsp), %edx leaq 128(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1870 testl %eax, %eax jne .L1817 .L1870: movl %r15d, %eax testl %r15d, %r15d jne .L1817 movl $167772161, %eax leaq 260(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2560, 256(%rsp) movq %rax, 248(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1856 testl %eax, %eax jne .L1817 testl %r15d, %r15d jne .L1856 movl 256(%rsp), %esi movl %ebx, %eax xorl %edx, %edx xorl %r10d, %r10d movl 260(%rsp), %ecx imull 128(%rsp), %ecx movl %ebx, 396(%rsp) divl %esi movl %ebx, 400(%rsp) movl %ebx, 388(%rsp) movl %r10d, 404(%rsp) leal (%rcx,%rcx,4), %ecx cmpl $1, %edx sbbl $-1, %eax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 368(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 392(%rsp) imull %esi, %eax movl %edx, 372(%rsp) imull %esi, %edx movl %eax, 380(%rsp) addl %esi, %eax movl %eax, 376(%rsp) leaq 255(,%rcx,8), %rax movl %edx, 384(%rsp) orb $-1, %al testq %r12, %r12 jne .L1807 movq %rax, (%r14) xorl %r14d, %r14d jmp .L1808 .L1807: cmpq %rax, (%r14) jnb .L1809 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L1808 .L1809: leaq 255(%r12), %r14 xorb %r14b, %r14b .L1808: call cudaGetLastError@PLT testl $1, %r15d jne .L1872 testl %eax, %eax jne .L1817 .L1872: testl %r15d, %r15d jne .L1856 testq %r12, %r12 je .L1786 movabsq $1099511627777, %rax xorl %r9d, %r9d movl %ebx, 168(%rsp) leaq 424(%rsp), %rdx movl %ebx, 288(%rsp) leaq 208(%rsp), %rbx leaq 288(%rsp), %rdi movq %rax, 296(%rsp) leaq 440(%rsp), %r8 movq %rbx, %rcx movabsq $4294967297, %rax movq %r9, 312(%rsp) leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi leaq 368(%rsp), %r9 movq %r14, 208(%rsp) movl $1, 292(%rsp) movq %rax, 304(%rsp) movq %r13, 320(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_7maximumIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L1873 testl %eax, %eax jne .L1817 .L1873: movl %r12d, %eax testl %r12d, %r12d jne .L1817 call cudaGetLastError@PLT testl %eax, %eax jne .L1817 movabsq $4294967297, %rax xorl %r8d, %r8d movq %r13, 360(%rsp) movabsq $1099511627777, %rcx movq %rax, 328(%rsp) leaq 328(%rsp), %rdi movq %rax, 344(%rsp) movq %r8, 352(%rsp) movq %rcx, 336(%rsp) leaq 432(%rsp), %rcx .L2022: leaq 448(%rsp), %r9 leaq 168(%rsp), %r8 jmp .L2020 .L1781: cmpl $2048, %ebx ja .L1815 testq %r12, %r12 je .L1801 movq %r13, 80(%rsp) xorl %edi, %edi movabsq $4294967297, %rax movabsq $1099511627777, %rsi movq %rax, 48(%rsp) leaq 432(%rsp), %rcx leaq 424(%rsp), %rdx movq %rsi, 56(%rsp) movq %rax, 64(%rsp) movq %rdi, 72(%rsp) leaq 48(%rsp), %rdi .L2017: leaq 448(%rsp), %r9 leaq 440(%rsp), %r8 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPijNS0_7maximumIdEEiN4cuda3std3__410__identityEEJS9_SA_jSC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %ebx call cudaGetLastError@PLT movl %eax, %ebp testl %ebx, %ebx jne .L1875 testl %eax, %eax jne .L1786 .L1875: movl %ebx, %ebp testl %ebx, %ebx jne .L1786 call cudaGetLastError@PLT jmp .L1817 .L1815: leaq 168(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1876 testl %eax, %eax jne .L1817 .L1876: movl %r15d, %eax testl %r15d, %r15d jne .L1817 movl 168(%rsp), %edx leaq 208(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1877 testl %eax, %eax jne .L1817 .L1877: movl %r15d, %eax testl %r15d, %r15d jne .L1817 movl $134217729, %eax leaq 340(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2048, 336(%rsp) movq %rax, 328(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L1856 testl %eax, %eax jne .L1817 testl %r15d, %r15d jne .L1856 xorl %esi, %esi movl %ebx, %eax xorl %edx, %edx movl 340(%rsp), %ecx movl %esi, 404(%rsp) movl 336(%rsp), %esi imull 208(%rsp), %ecx movl %ebx, 396(%rsp) divl %esi movl %ebx, 400(%rsp) movl %ebx, 388(%rsp) leal (%rcx,%rcx,4), %ecx cmpl $1, %edx sbbl $-1, %eax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 368(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 392(%rsp) imull %esi, %eax movl %edx, 372(%rsp) imull %esi, %edx movl %eax, 380(%rsp) addl %esi, %eax movl %eax, 376(%rsp) leaq 255(,%rcx,8), %rax movl %edx, 384(%rsp) orb $-1, %al testq %r12, %r12 jne .L1821 movq %rax, (%r14) xorl %r14d, %r14d jmp .L1822 .L1821: cmpq %rax, (%r14) jnb .L1823 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L1822 .L1823: leaq 255(%r12), %r14 xorb %r14b, %r14b .L1822: call cudaGetLastError@PLT testl $1, %r15d jne .L1879 testl %eax, %eax jne .L1817 .L1879: testl %r15d, %r15d jne .L1856 testq %r12, %r12 je .L1786 xorl %edx, %edx movl %ebx, 248(%rsp) movabsq $1099511627777, %rax leaq 128(%rsp), %rdi movl %ebx, 128(%rsp) leaq 288(%rsp), %rbx leaq 368(%rsp), %r9 movq %rax, 136(%rsp) leaq 440(%rsp), %r8 movq %rbx, %rcx movabsq $4294967297, %rax movq %rdx, 152(%rsp) leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi leaq 424(%rsp), %rdx movq %r14, 288(%rsp) movl $1, 132(%rsp) movq %rax, 144(%rsp) movq %r13, 160(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_7maximumIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L1880 testl %eax, %eax jne .L1817 .L1880: movl %r12d, %eax testl %r12d, %r12d jne .L1817 call cudaGetLastError@PLT testl %eax, %eax jne .L1817 movabsq $4294967297, %rax movq %r13, 120(%rsp) movabsq $1099511627777, %rdx leaq 432(%rsp), %rcx movq %rax, 88(%rsp) leaq 88(%rsp), %rdi leaq 448(%rsp), %r9 movq %rax, 104(%rsp) xorl %eax, %eax leaq 248(%rsp), %r8 movq %rdx, 96(%rsp) movq %rax, 112(%rsp) .L2020: movq %rbx, %rdx leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_7maximumIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L1881 testl %eax, %eax jne .L1817 .L1881: movl %ebx, %eax testl %ebx, %ebx jne .L1817 call cudaGetLastError@PLT testl %eax, %eax je .L1786 jmp .L1817 .L1856: movl %r15d, %eax .L1817: movl %eax, %ebp .L1786: call cudaGetLastError@PLT .LEHE44: testl %ebp, %ebp jne .L1834 testl %eax, %eax jne .L1779 testl %ebp, %ebp je .L1830 .L1834: movl %ebp, %eax .L1779: movl %eax, %ebp .L1830: movq 8(%rsp), %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq 472(%rsp), %rax subq %fs:40, %rax je .L1833 jmp .L1983 .L1859: endbr64 movq %rax, %rbx .L1831: movq 8(%rsp), %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq 472(%rsp), %rax subq %fs:40, %rax jne .L1983 movq %rbx, %rdi .LEHB45: call _Unwind_Resume@PLT .LEHE45: .L1983: call __stack_chk_fail@PLT .L1833: addq $488, %rsp .cfi_def_cfa_offset 56 movl %ebp, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE13152: .section .gcc_except_table .LLSDA13152: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE13152-.LLSDACSB13152 .LLSDACSB13152: .uleb128 .LEHB44-.LFB13152 .uleb128 .LEHE44-.LEHB44 .uleb128 .L1859-.LFB13152 .uleb128 0 .uleb128 .LEHB45-.LFB13152 .uleb128 .LEHE45-.LEHB45 .uleb128 0 .uleb128 0 .LLSDACSE13152: .text .size _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0, .-_ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 .section .text._ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii,"axG",@progbits,_ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii,comdat .weak _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .hidden _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .type _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii, @function _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii: .LFB12936: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 xorl %r8d, %r8d movslq %ecx, %rcx call cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L2026 testl %eax, %eax jne .L2023 .L2026: movl %ebx, %eax .L2023: popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12936: .size _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii, .-_ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .text .type _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0, @function _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0: .LFB13153: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA13153 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 movq %rdx, %r15 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 movq %rsi, %r14 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %rdi, %r12 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movq %r8, %rbx subq $520, %rsp .cfi_def_cfa_offset 576 movq %rcx, 16(%rsp) movq 576(%rsp), %r13 movl %r9d, 28(%rsp) movq %fs:40, %rax movq %rax, 504(%rsp) xorl %eax, %eax movw $0, 42(%rsp) movb _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %al testb %al, %al jne .L2033 leaq _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L2033 leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rdi leaq .LC83(%rip), %rsi call _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC1EPKc movq %rbp, %rdi call __cxa_guard_release@PLT .L2033: movb _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %al testb %al, %al jne .L2036 leaq _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L2036 movq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rax leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rdi leaq 432(%rsp), %rsi movl $3, 432(%rsp) movq %rax, 440(%rsp) call _ZN5nvtx32v116event_attributesC1IJEEERKNS0_7messageEDpRKT_ movq %rbp, %rdi call __cxa_guard_release@PLT .L2036: leaq 42(%rsp), %rax testq %r12, %r12 movq %rax, 8(%rsp) je .L2038 leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rsi movq %rax, %rdi call _ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0 .L2038: xorl %eax, %eax leaq 44(%rsp), %rdi movl %eax, 44(%rsp) .LEHB46: call _ZN3cub17CUB_200700_890_NS10PtxVersionERi movl %eax, %ebp call cudaGetLastError@PLT testl %ebp, %ebp jne .L2094 testl %eax, %eax jne .L2039 testl %ebp, %ebp jne .L2094 movq 16(%rsp), %rdx movl 44(%rsp), %eax movq %r12, 368(%rsp) movq %r14, 376(%rsp) movq %rdx, 392(%rsp) movl 28(%rsp), %edx movq %r15, 384(%rsp) movq %rbx, 400(%rsp) movl %edx, 412(%rsp) movq %r13, 416(%rsp) movl %eax, 424(%rsp) cmpl $599, %eax jg .L2041 cmpl $349, %eax jg .L2042 cmpq $2560, %rbx ja .L2043 testq %r12, %r12 jne .L2044 .L2061: movq $1, (%r14) jmp .L2046 .L2044: movq %r13, 200(%rsp) leaq 392(%rsp), %rcx movabsq $4294967297, %rax movabsq $1099511627777, %rdx movq %rax, 168(%rsp) leaq 168(%rsp), %rdi movq %rax, 184(%rsp) xorl %eax, %eax movq %rdx, 176(%rsp) leaq 384(%rsp), %rdx movq %rax, 192(%rsp) jmp .L2277 .L2043: leaq 88(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2122 testl %eax, %eax jne .L2077 .L2122: movl %r15d, %eax testl %r15d, %r15d jne .L2077 movl 88(%rsp), %edx leaq 128(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2123 testl %eax, %eax jne .L2077 .L2123: movl %r15d, %eax testl %r15d, %r15d jne .L2077 movl $167772161, %eax leaq 340(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2560, 336(%rsp) movq %rax, 328(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2116 testl %eax, %eax jne .L2077 testl %r15d, %r15d jne .L2116 movslq 336(%rsp), %rdi xorl %eax, %eax xorl %edx, %edx movl 340(%rsp), %ecx movq %rax, 496(%rsp) movq %rbx, %rax imull 128(%rsp), %ecx divq %rdi movq %rbx, 480(%rsp) movq %rbx, 488(%rsp) movq %rbx, 464(%rsp) leal (%rcx,%rcx,4), %ecx movq %rdi, %rsi cmpq $1, %rdx sbbq $-1, %rax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 432(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 472(%rsp) imull %edi, %eax movl %edx, 436(%rsp) imull %edx, %esi cltq addq %rax, %rdi movq %rax, 448(%rsp) movslq %esi, %rsi leaq 255(,%rcx,8), %rax movq %rsi, 456(%rsp) orb $-1, %al movq %rdi, 440(%rsp) testq %r12, %r12 jne .L2052 movq %rax, (%r14) xorl %r14d, %r14d jmp .L2053 .L2052: cmpq %rax, (%r14) jnb .L2054 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L2053 .L2054: leaq 255(%r12), %r14 xorb %r14b, %r14b .L2053: call cudaGetLastError@PLT testl $1, %r15d jne .L2125 testl %eax, %eax jne .L2077 .L2125: testl %r15d, %r15d jne .L2116 testq %r12, %r12 je .L2046 movl %ebx, 168(%rsp) leaq 384(%rsp), %rdx movabsq $1099511627777, %rax leaq 248(%rsp), %rdi movl %ebx, 248(%rsp) leaq 288(%rsp), %rbx leaq 432(%rsp), %r9 movq %r14, 288(%rsp) movq %rbx, %rcx xorl %r14d, %r14d leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq %rax, 256(%rsp) leaq 400(%rsp), %r8 movabsq $4294967297, %rax movl $1, 252(%rsp) movq %rax, 264(%rsp) movq %r14, 272(%rsp) movq %r13, 280(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_7maximumIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L2126 testl %eax, %eax jne .L2077 .L2126: movl %r12d, %eax testl %r12d, %r12d jne .L2077 call cudaGetLastError@PLT testl %eax, %eax jne .L2077 movabsq $4294967297, %rax xorl %r12d, %r12d movabsq $1099511627777, %rdx movq %r13, 240(%rsp) movq %rax, 208(%rsp) leaq 392(%rsp), %rcx leaq 208(%rsp), %rdi movq %rdx, 216(%rsp) movq %rax, 224(%rsp) movq %r12, 232(%rsp) jmp .L2282 .L2042: cmpq $2560, %rbx ja .L2060 testq %r12, %r12 je .L2061 movabsq $4294967297, %rax xorl %r11d, %r11d movabsq $1099511627777, %rdx movq %r13, 464(%rsp) movq %rdx, 440(%rsp) leaq 392(%rsp), %rcx leaq 384(%rsp), %rdx movq %rax, 432(%rsp) leaq 432(%rsp), %rdi movq %rax, 448(%rsp) movq %r11, 456(%rsp) jmp .L2277 .L2060: leaq 88(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2129 testl %eax, %eax jne .L2077 .L2129: movl %r15d, %eax testl %r15d, %r15d jne .L2077 movl 88(%rsp), %edx leaq 128(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2130 testl %eax, %eax jne .L2077 .L2130: movl %r15d, %eax testl %r15d, %r15d jne .L2077 movl $167772161, %eax leaq 260(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2560, 256(%rsp) movq %rax, 248(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2116 testl %eax, %eax jne .L2077 testl %r15d, %r15d jne .L2116 movslq 256(%rsp), %rdi movq %rbx, %rax xorl %edx, %edx xorl %r10d, %r10d movl 260(%rsp), %ecx imull 128(%rsp), %ecx movq %rbx, 480(%rsp) divq %rdi movq %rbx, 488(%rsp) movq %rbx, 464(%rsp) movq %r10, 496(%rsp) leal (%rcx,%rcx,4), %ecx movq %rdi, %rsi cmpq $1, %rdx sbbq $-1, %rax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 432(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 472(%rsp) imull %edi, %eax movl %edx, 436(%rsp) imull %edx, %esi cltq addq %rax, %rdi movq %rax, 448(%rsp) movslq %esi, %rsi leaq 255(,%rcx,8), %rax movq %rsi, 456(%rsp) orb $-1, %al movq %rdi, 440(%rsp) testq %r12, %r12 jne .L2067 movq %rax, (%r14) xorl %r14d, %r14d jmp .L2068 .L2067: cmpq %rax, (%r14) jnb .L2069 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L2068 .L2069: leaq 255(%r12), %r14 xorb %r14b, %r14b .L2068: call cudaGetLastError@PLT testl $1, %r15d jne .L2132 testl %eax, %eax jne .L2077 .L2132: testl %r15d, %r15d jne .L2116 testq %r12, %r12 je .L2046 movabsq $1099511627777, %rax xorl %r9d, %r9d movl %ebx, 168(%rsp) leaq 384(%rsp), %rdx movl %ebx, 288(%rsp) leaq 208(%rsp), %rbx leaq 288(%rsp), %rdi movq %rax, 296(%rsp) leaq 400(%rsp), %r8 movq %rbx, %rcx movabsq $4294967297, %rax movq %r9, 312(%rsp) leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi leaq 432(%rsp), %r9 movq %r14, 208(%rsp) movl $1, 292(%rsp) movq %rax, 304(%rsp) movq %r13, 320(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_7maximumIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L2133 testl %eax, %eax jne .L2077 .L2133: movl %r12d, %eax testl %r12d, %r12d jne .L2077 call cudaGetLastError@PLT testl %eax, %eax jne .L2077 movabsq $4294967297, %rax xorl %r8d, %r8d movabsq $1099511627777, %rdx movq %r13, 360(%rsp) movq %rax, 328(%rsp) leaq 392(%rsp), %rcx leaq 328(%rsp), %rdi movq %rdx, 336(%rsp) movq %rax, 344(%rsp) movq %r8, 352(%rsp) .L2282: leaq 412(%rsp), %r9 leaq 168(%rsp), %r8 jmp .L2280 .L2041: cmpq $2048, %rbx ja .L2075 testq %r12, %r12 je .L2061 movq %r13, 80(%rsp) xorl %edi, %edi leaq 392(%rsp), %rcx movabsq $4294967297, %rax movabsq $1099511627777, %rdx movq %rax, 48(%rsp) movq %rax, 64(%rsp) movq %rdx, 56(%rsp) leaq 384(%rsp), %rdx movq %rdi, 72(%rsp) leaq 48(%rsp), %rdi .L2277: leaq 412(%rsp), %r9 leaq 400(%rsp), %r8 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPiyNS0_7maximumIdEEiN4cuda3std3__410__identityEEJS9_SA_ySC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %ebx call cudaGetLastError@PLT movl %eax, %ebp testl %ebx, %ebx jne .L2135 testl %eax, %eax jne .L2046 .L2135: movl %ebx, %ebp testl %ebx, %ebx jne .L2046 call cudaGetLastError@PLT jmp .L2077 .L2075: leaq 168(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2136 testl %eax, %eax jne .L2077 .L2136: movl %r15d, %eax testl %r15d, %r15d jne .L2077 movl 168(%rsp), %edx leaq 208(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2137 testl %eax, %eax jne .L2077 .L2137: movl %r15d, %eax testl %r15d, %r15d jne .L2077 movl $134217729, %eax leaq 340(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2048, 336(%rsp) movq %rax, 328(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7maximumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2116 testl %eax, %eax jne .L2077 testl %r15d, %r15d jne .L2116 movslq 336(%rsp), %rdi movq %rbx, %rax xorl %edx, %edx xorl %esi, %esi movl 340(%rsp), %ecx imull 208(%rsp), %ecx movq %rbx, 480(%rsp) divq %rdi movq %rbx, 488(%rsp) movq %rbx, 464(%rsp) movq %rsi, 496(%rsp) leal (%rcx,%rcx,4), %ecx movq %rdi, %rsi cmpq $1, %rdx sbbq $-1, %rax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 432(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 472(%rsp) imull %edi, %eax movl %edx, 436(%rsp) imull %edx, %esi cltq addq %rax, %rdi movq %rax, 448(%rsp) movslq %esi, %rsi leaq 255(,%rcx,8), %rax movq %rsi, 456(%rsp) orb $-1, %al movq %rdi, 440(%rsp) testq %r12, %r12 jne .L2081 movq %rax, (%r14) xorl %r14d, %r14d jmp .L2082 .L2081: cmpq %rax, (%r14) jnb .L2083 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L2082 .L2083: leaq 255(%r12), %r14 xorb %r14b, %r14b .L2082: call cudaGetLastError@PLT testl $1, %r15d jne .L2139 testl %eax, %eax jne .L2077 .L2139: testl %r15d, %r15d jne .L2116 testq %r12, %r12 je .L2046 xorl %edx, %edx movl %ebx, 248(%rsp) movabsq $1099511627777, %rax leaq 128(%rsp), %rdi movl %ebx, 128(%rsp) leaq 288(%rsp), %rbx leaq 432(%rsp), %r9 movq %rax, 136(%rsp) leaq 400(%rsp), %r8 movq %rbx, %rcx movabsq $4294967297, %rax movq %rdx, 152(%rsp) leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi leaq 384(%rsp), %rdx movq %r14, 288(%rsp) movl $1, 132(%rsp) movq %rax, 144(%rsp) movq %r13, 160(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_7maximumIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L2140 testl %eax, %eax jne .L2077 .L2140: movl %r12d, %eax testl %r12d, %r12d jne .L2077 call cudaGetLastError@PLT testl %eax, %eax jne .L2077 movabsq $4294967297, %rax movq %r13, 120(%rsp) movabsq $1099511627777, %rcx leaq 88(%rsp), %rdi movq %rax, 88(%rsp) leaq 412(%rsp), %r9 leaq 248(%rsp), %r8 movq %rax, 104(%rsp) xorl %eax, %eax movq %rax, 112(%rsp) movq %rcx, 96(%rsp) leaq 392(%rsp), %rcx .L2280: movq %rbx, %rdx leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_7maximumIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L2141 testl %eax, %eax jne .L2077 .L2141: movl %ebx, %eax testl %ebx, %ebx jne .L2077 call cudaGetLastError@PLT testl %eax, %eax je .L2046 jmp .L2077 .L2116: movl %r15d, %eax .L2077: movl %eax, %ebp .L2046: call cudaGetLastError@PLT .LEHE46: testl %ebp, %ebp jne .L2094 testl %eax, %eax jne .L2039 testl %ebp, %ebp je .L2090 .L2094: movl %ebp, %eax .L2039: movl %eax, %ebp .L2090: movq 8(%rsp), %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq 504(%rsp), %rax subq %fs:40, %rax je .L2093 jmp .L2243 .L2119: endbr64 movq %rax, %rbx .L2091: movq 8(%rsp), %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq 504(%rsp), %rax subq %fs:40, %rax jne .L2243 movq %rbx, %rdi .LEHB47: call _Unwind_Resume@PLT .LEHE47: .L2243: call __stack_chk_fail@PLT .L2093: addq $520, %rsp .cfi_def_cfa_offset 56 movl %ebp, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE13153: .section .gcc_except_table .LLSDA13153: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE13153-.LLSDACSB13153 .LLSDACSB13153: .uleb128 .LEHB46-.LFB13153 .uleb128 .LEHE46-.LEHB46 .uleb128 .L2119-.LFB13153 .uleb128 0 .uleb128 .LEHB47-.LFB13153 .uleb128 .LEHE47-.LEHB47 .uleb128 0 .uleb128 0 .LLSDACSE13153: .text .size _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0, .-_ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 .section .text._ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii,"axG",@progbits,_ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii,comdat .weak _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .hidden _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .type _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii, @function _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii: .LFB12942: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 xorl %r8d, %r8d movslq %ecx, %rcx call cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L2286 testl %eax, %eax jne .L2283 .L2286: movl %ebx, %eax .L2283: popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12942: .size _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii, .-_ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .text .type _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0, @function _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0: .LFB13154: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA13154 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 movq %rdx, %r15 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 movq %rsi, %r14 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %rdi, %r12 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movl %r8d, %ebx subq $488, %rsp .cfi_def_cfa_offset 544 movq %rcx, 16(%rsp) movq 544(%rsp), %r13 movl %r9d, 28(%rsp) movq %fs:40, %rax movq %rax, 472(%rsp) xorl %eax, %eax movw $0, 42(%rsp) movb _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %al testb %al, %al jne .L2293 leaq _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L2293 leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rdi leaq .LC83(%rip), %rsi call _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC1EPKc movq %rbp, %rdi call __cxa_guard_release@PLT .L2293: movb _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %al testb %al, %al jne .L2296 leaq _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L2296 movq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rax leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rdi leaq 408(%rsp), %rsi movl $3, 408(%rsp) movq %rax, 416(%rsp) call _ZN5nvtx32v116event_attributesC1IJEEERKNS0_7messageEDpRKT_ movq %rbp, %rdi call __cxa_guard_release@PLT .L2296: leaq 42(%rsp), %rax testq %r12, %r12 movq %rax, 8(%rsp) je .L2298 leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rsi movq %rax, %rdi call _ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0 .L2298: xorl %eax, %eax leaq 44(%rsp), %rdi movl %eax, 44(%rsp) .LEHB48: call _ZN3cub17CUB_200700_890_NS10PtxVersionERi movl %eax, %ebp call cudaGetLastError@PLT testl %ebp, %ebp jne .L2354 testl %eax, %eax jne .L2299 testl %ebp, %ebp jne .L2354 movq 16(%rsp), %rdx movl 44(%rsp), %eax movq %r12, 408(%rsp) movq %r14, 416(%rsp) movq %rdx, 432(%rsp) movl 28(%rsp), %edx movq %r15, 424(%rsp) movl %ebx, 440(%rsp) movl %edx, 448(%rsp) movq %r13, 456(%rsp) movl %eax, 464(%rsp) cmpl $599, %eax jg .L2301 cmpl $349, %eax jg .L2302 cmpl $2560, %ebx ja .L2303 testq %r12, %r12 jne .L2304 .L2321: movq $1, (%r14) jmp .L2306 .L2304: movq %r13, 200(%rsp) leaq 432(%rsp), %rcx movabsq $4294967297, %rax movabsq $1099511627777, %rdx movq %rax, 168(%rsp) leaq 168(%rsp), %rdi movq %rax, 184(%rsp) xorl %eax, %eax movq %rdx, 176(%rsp) leaq 424(%rsp), %rdx movq %rax, 192(%rsp) jmp .L2537 .L2303: leaq 88(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2382 testl %eax, %eax jne .L2337 .L2382: movl %r15d, %eax testl %r15d, %r15d jne .L2337 movl 88(%rsp), %edx leaq 128(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2383 testl %eax, %eax jne .L2337 .L2383: movl %r15d, %eax testl %r15d, %r15d jne .L2337 movl $167772161, %eax leaq 340(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2560, 336(%rsp) movq %rax, 328(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2376 testl %eax, %eax jne .L2337 testl %r15d, %r15d jne .L2376 movl 336(%rsp), %esi xorl %eax, %eax xorl %edx, %edx movl 340(%rsp), %ecx movl %eax, 404(%rsp) movl %ebx, %eax imull 128(%rsp), %ecx divl %esi movl %ebx, 396(%rsp) movl %ebx, 400(%rsp) movl %ebx, 388(%rsp) leal (%rcx,%rcx,4), %ecx cmpl $1, %edx sbbl $-1, %eax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 368(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 392(%rsp) imull %esi, %eax movl %edx, 372(%rsp) imull %esi, %edx movl %eax, 380(%rsp) addl %eax, %esi leaq 255(,%rcx,8), %rax movl %edx, 384(%rsp) orb $-1, %al movl %esi, 376(%rsp) testq %r12, %r12 jne .L2312 movq %rax, (%r14) xorl %r14d, %r14d jmp .L2313 .L2312: cmpq %rax, (%r14) jnb .L2314 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L2313 .L2314: leaq 255(%r12), %r14 xorb %r14b, %r14b .L2313: call cudaGetLastError@PLT testl $1, %r15d jne .L2385 testl %eax, %eax jne .L2337 .L2385: testl %r15d, %r15d jne .L2376 testq %r12, %r12 je .L2306 movl %ebx, 168(%rsp) leaq 424(%rsp), %rdx movabsq $1099511627777, %rax leaq 248(%rsp), %rdi movl %ebx, 248(%rsp) leaq 288(%rsp), %rbx leaq 368(%rsp), %r9 movq %r14, 288(%rsp) movq %rbx, %rcx xorl %r14d, %r14d leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq %rax, 256(%rsp) leaq 440(%rsp), %r8 movabsq $4294967297, %rax movl $1, 252(%rsp) movq %rax, 264(%rsp) movq %r14, 272(%rsp) movq %r13, 280(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_7minimumIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L2386 testl %eax, %eax jne .L2337 .L2386: movl %r12d, %eax testl %r12d, %r12d jne .L2337 call cudaGetLastError@PLT testl %eax, %eax jne .L2337 movabsq $4294967297, %rax xorl %r12d, %r12d movabsq $1099511627777, %rsi movq %r13, 240(%rsp) movq %rax, 208(%rsp) leaq 432(%rsp), %rcx leaq 208(%rsp), %rdi movq %rsi, 216(%rsp) movq %rax, 224(%rsp) movq %r12, 232(%rsp) jmp .L2542 .L2302: cmpl $2560, %ebx ja .L2320 testq %r12, %r12 je .L2321 movabsq $4294967297, %rax xorl %r11d, %r11d movabsq $1099511627777, %rdx movq %r13, 400(%rsp) movq %rdx, 376(%rsp) leaq 432(%rsp), %rcx leaq 424(%rsp), %rdx movq %rax, 368(%rsp) leaq 368(%rsp), %rdi movq %rax, 384(%rsp) movq %r11, 392(%rsp) jmp .L2537 .L2320: leaq 88(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2389 testl %eax, %eax jne .L2337 .L2389: movl %r15d, %eax testl %r15d, %r15d jne .L2337 movl 88(%rsp), %edx leaq 128(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2390 testl %eax, %eax jne .L2337 .L2390: movl %r15d, %eax testl %r15d, %r15d jne .L2337 movl $167772161, %eax leaq 260(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2560, 256(%rsp) movq %rax, 248(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2376 testl %eax, %eax jne .L2337 testl %r15d, %r15d jne .L2376 movl 256(%rsp), %esi movl %ebx, %eax xorl %edx, %edx xorl %r10d, %r10d movl 260(%rsp), %ecx imull 128(%rsp), %ecx movl %ebx, 396(%rsp) divl %esi movl %ebx, 400(%rsp) movl %ebx, 388(%rsp) movl %r10d, 404(%rsp) leal (%rcx,%rcx,4), %ecx cmpl $1, %edx sbbl $-1, %eax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 368(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 392(%rsp) imull %esi, %eax movl %edx, 372(%rsp) imull %esi, %edx movl %eax, 380(%rsp) addl %esi, %eax movl %eax, 376(%rsp) leaq 255(,%rcx,8), %rax movl %edx, 384(%rsp) orb $-1, %al testq %r12, %r12 jne .L2327 movq %rax, (%r14) xorl %r14d, %r14d jmp .L2328 .L2327: cmpq %rax, (%r14) jnb .L2329 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L2328 .L2329: leaq 255(%r12), %r14 xorb %r14b, %r14b .L2328: call cudaGetLastError@PLT testl $1, %r15d jne .L2392 testl %eax, %eax jne .L2337 .L2392: testl %r15d, %r15d jne .L2376 testq %r12, %r12 je .L2306 movabsq $1099511627777, %rax xorl %r9d, %r9d movl %ebx, 168(%rsp) leaq 424(%rsp), %rdx movl %ebx, 288(%rsp) leaq 208(%rsp), %rbx leaq 288(%rsp), %rdi movq %rax, 296(%rsp) leaq 440(%rsp), %r8 movq %rbx, %rcx movabsq $4294967297, %rax movq %r9, 312(%rsp) leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi leaq 368(%rsp), %r9 movq %r14, 208(%rsp) movl $1, 292(%rsp) movq %rax, 304(%rsp) movq %r13, 320(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_7minimumIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L2393 testl %eax, %eax jne .L2337 .L2393: movl %r12d, %eax testl %r12d, %r12d jne .L2337 call cudaGetLastError@PLT testl %eax, %eax jne .L2337 movabsq $4294967297, %rax xorl %r8d, %r8d movq %r13, 360(%rsp) movabsq $1099511627777, %rcx movq %rax, 328(%rsp) leaq 328(%rsp), %rdi movq %rax, 344(%rsp) movq %r8, 352(%rsp) movq %rcx, 336(%rsp) leaq 432(%rsp), %rcx .L2542: leaq 448(%rsp), %r9 leaq 168(%rsp), %r8 jmp .L2540 .L2301: cmpl $2048, %ebx ja .L2335 testq %r12, %r12 je .L2321 movq %r13, 80(%rsp) xorl %edi, %edi movabsq $4294967297, %rax movabsq $1099511627777, %rsi movq %rax, 48(%rsp) leaq 432(%rsp), %rcx leaq 424(%rsp), %rdx movq %rsi, 56(%rsp) movq %rax, 64(%rsp) movq %rdi, 72(%rsp) leaq 48(%rsp), %rdi .L2537: leaq 448(%rsp), %r9 leaq 440(%rsp), %r8 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPijNS0_7minimumIdEEiN4cuda3std3__410__identityEEJS9_SA_jSC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %ebx call cudaGetLastError@PLT movl %eax, %ebp testl %ebx, %ebx jne .L2395 testl %eax, %eax jne .L2306 .L2395: movl %ebx, %ebp testl %ebx, %ebx jne .L2306 call cudaGetLastError@PLT jmp .L2337 .L2335: leaq 168(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2396 testl %eax, %eax jne .L2337 .L2396: movl %r15d, %eax testl %r15d, %r15d jne .L2337 movl 168(%rsp), %edx leaq 208(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2397 testl %eax, %eax jne .L2337 .L2397: movl %r15d, %eax testl %r15d, %r15d jne .L2337 movl $134217729, %eax leaq 340(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2048, 336(%rsp) movq %rax, 328(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdjNS0_13GridEvenShareIjEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2376 testl %eax, %eax jne .L2337 testl %r15d, %r15d jne .L2376 xorl %esi, %esi movl %ebx, %eax xorl %edx, %edx movl 340(%rsp), %ecx movl %esi, 404(%rsp) movl 336(%rsp), %esi imull 208(%rsp), %ecx movl %ebx, 396(%rsp) divl %esi movl %ebx, 400(%rsp) movl %ebx, 388(%rsp) leal (%rcx,%rcx,4), %ecx cmpl $1, %edx sbbl $-1, %eax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 368(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 392(%rsp) imull %esi, %eax movl %edx, 372(%rsp) imull %esi, %edx movl %eax, 380(%rsp) addl %esi, %eax movl %eax, 376(%rsp) leaq 255(,%rcx,8), %rax movl %edx, 384(%rsp) orb $-1, %al testq %r12, %r12 jne .L2341 movq %rax, (%r14) xorl %r14d, %r14d jmp .L2342 .L2341: cmpq %rax, (%r14) jnb .L2343 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L2342 .L2343: leaq 255(%r12), %r14 xorb %r14b, %r14b .L2342: call cudaGetLastError@PLT testl $1, %r15d jne .L2399 testl %eax, %eax jne .L2337 .L2399: testl %r15d, %r15d jne .L2376 testq %r12, %r12 je .L2306 xorl %edx, %edx movl %ebx, 248(%rsp) movabsq $1099511627777, %rax leaq 128(%rsp), %rdi movl %ebx, 128(%rsp) leaq 288(%rsp), %rbx leaq 368(%rsp), %r9 movq %rax, 136(%rsp) leaq 440(%rsp), %r8 movq %rbx, %rcx movabsq $4294967297, %rax movq %rdx, 152(%rsp) leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi leaq 424(%rsp), %rdx movq %r14, 288(%rsp) movl $1, 132(%rsp) movq %rax, 144(%rsp) movq %r13, 160(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdjN3cub17CUB_200700_890_NS13GridEvenShareIjEENS0_7minimumIdEEN4cuda3std3__410__identityEEJS9_SA_jSE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L2400 testl %eax, %eax jne .L2337 .L2400: movl %r12d, %eax testl %r12d, %r12d jne .L2337 call cudaGetLastError@PLT testl %eax, %eax jne .L2337 movabsq $4294967297, %rax movq %r13, 120(%rsp) movabsq $1099511627777, %rdx leaq 432(%rsp), %rcx movq %rax, 88(%rsp) leaq 88(%rsp), %rdi leaq 448(%rsp), %r9 movq %rax, 104(%rsp) xorl %eax, %eax leaq 248(%rsp), %r8 movq %rdx, 96(%rsp) movq %rax, 112(%rsp) .L2540: movq %rbx, %rdx leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_7minimumIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L2401 testl %eax, %eax jne .L2337 .L2401: movl %ebx, %eax testl %ebx, %ebx jne .L2337 call cudaGetLastError@PLT testl %eax, %eax je .L2306 jmp .L2337 .L2376: movl %r15d, %eax .L2337: movl %eax, %ebp .L2306: call cudaGetLastError@PLT .LEHE48: testl %ebp, %ebp jne .L2354 testl %eax, %eax jne .L2299 testl %ebp, %ebp je .L2350 .L2354: movl %ebp, %eax .L2299: movl %eax, %ebp .L2350: movq 8(%rsp), %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq 472(%rsp), %rax subq %fs:40, %rax je .L2353 jmp .L2503 .L2379: endbr64 movq %rax, %rbx .L2351: movq 8(%rsp), %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq 472(%rsp), %rax subq %fs:40, %rax jne .L2503 movq %rbx, %rdi .LEHB49: call _Unwind_Resume@PLT .LEHE49: .L2503: call __stack_chk_fail@PLT .L2353: addq $488, %rsp .cfi_def_cfa_offset 56 movl %ebp, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE13154: .section .gcc_except_table .LLSDA13154: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE13154-.LLSDACSB13154 .LLSDACSB13154: .uleb128 .LEHB48-.LFB13154 .uleb128 .LEHE48-.LEHB48 .uleb128 .L2379-.LFB13154 .uleb128 0 .uleb128 .LEHB49-.LFB13154 .uleb128 .LEHE49-.LEHB49 .uleb128 0 .uleb128 0 .LLSDACSE13154: .text .size _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0, .-_ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 .section .text._ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii,"axG",@progbits,_ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii,comdat .weak _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .hidden _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .type _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii, @function _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii: .LFB12949: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 xorl %r8d, %r8d movslq %ecx, %rcx call cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L2546 testl %eax, %eax jne .L2543 .L2546: movl %ebx, %eax .L2543: popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE12949: .size _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii, .-_ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii .text .type _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0, @function _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0: .LFB13155: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA13155 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 movq %rdx, %r15 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 movq %rsi, %r14 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 movq %rdi, %r12 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movq %r8, %rbx subq $520, %rsp .cfi_def_cfa_offset 576 movq %rcx, 16(%rsp) movq 576(%rsp), %r13 movl %r9d, 28(%rsp) movq %fs:40, %rax movq %rax, 504(%rsp) xorl %eax, %eax movw $0, 42(%rsp) movb _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %al testb %al, %al jne .L2553 leaq _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L2553 leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rdi leaq .LC83(%rip), %rsi call _ZN5nvtx32v120registered_string_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEC1EPKc movq %rbp, %rdi call __cxa_guard_release@PLT .L2553: movb _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %al testb %al, %al jne .L2556 leaq _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rbp movq %rbp, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L2556 movq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name(%rip), %rax leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rdi leaq 432(%rsp), %rsi movl $3, 432(%rsp) movq %rax, 440(%rsp) call _ZN5nvtx32v116event_attributesC1IJEEERKNS0_7messageEDpRKT_ movq %rbp, %rdi call __cxa_guard_release@PLT .L2556: leaq 42(%rsp), %rax testq %r12, %r12 movq %rax, 8(%rsp) je .L2558 leaq _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr(%rip), %rsi movq %rax, %rdi call _ZN4cuda3std3__48optionalIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEEE7emplaceIJRKNS4_16event_attributesEELi0EEERSA_DpOT_.isra.0 .L2558: xorl %eax, %eax leaq 44(%rsp), %rdi movl %eax, 44(%rsp) .LEHB50: call _ZN3cub17CUB_200700_890_NS10PtxVersionERi movl %eax, %ebp call cudaGetLastError@PLT testl %ebp, %ebp jne .L2614 testl %eax, %eax jne .L2559 testl %ebp, %ebp jne .L2614 movq 16(%rsp), %rdx movl 44(%rsp), %eax movq %r12, 368(%rsp) movq %r14, 376(%rsp) movq %rdx, 392(%rsp) movl 28(%rsp), %edx movq %r15, 384(%rsp) movq %rbx, 400(%rsp) movl %edx, 412(%rsp) movq %r13, 416(%rsp) movl %eax, 424(%rsp) cmpl $599, %eax jg .L2561 cmpl $349, %eax jg .L2562 cmpq $2560, %rbx ja .L2563 testq %r12, %r12 jne .L2564 .L2581: movq $1, (%r14) jmp .L2566 .L2564: movq %r13, 200(%rsp) leaq 392(%rsp), %rcx movabsq $4294967297, %rax movabsq $1099511627777, %rdx movq %rax, 168(%rsp) leaq 168(%rsp), %rdi movq %rax, 184(%rsp) xorl %eax, %eax movq %rdx, 176(%rsp) leaq 384(%rsp), %rdx movq %rax, 192(%rsp) jmp .L2797 .L2563: leaq 88(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2642 testl %eax, %eax jne .L2597 .L2642: movl %r15d, %eax testl %r15d, %r15d jne .L2597 movl 88(%rsp), %edx leaq 128(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2643 testl %eax, %eax jne .L2597 .L2643: movl %r15d, %eax testl %r15d, %r15d jne .L2597 movl $167772161, %eax leaq 340(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2560, 336(%rsp) movq %rax, 328(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2636 testl %eax, %eax jne .L2597 testl %r15d, %r15d jne .L2636 movslq 336(%rsp), %rdi xorl %eax, %eax xorl %edx, %edx movl 340(%rsp), %ecx movq %rax, 496(%rsp) movq %rbx, %rax imull 128(%rsp), %ecx divq %rdi movq %rbx, 480(%rsp) movq %rbx, 488(%rsp) movq %rbx, 464(%rsp) leal (%rcx,%rcx,4), %ecx movq %rdi, %rsi cmpq $1, %rdx sbbq $-1, %rax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 432(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 472(%rsp) imull %edi, %eax movl %edx, 436(%rsp) imull %edx, %esi cltq addq %rax, %rdi movq %rax, 448(%rsp) movslq %esi, %rsi leaq 255(,%rcx,8), %rax movq %rsi, 456(%rsp) orb $-1, %al movq %rdi, 440(%rsp) testq %r12, %r12 jne .L2572 movq %rax, (%r14) xorl %r14d, %r14d jmp .L2573 .L2572: cmpq %rax, (%r14) jnb .L2574 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L2573 .L2574: leaq 255(%r12), %r14 xorb %r14b, %r14b .L2573: call cudaGetLastError@PLT testl $1, %r15d jne .L2645 testl %eax, %eax jne .L2597 .L2645: testl %r15d, %r15d jne .L2636 testq %r12, %r12 je .L2566 movl %ebx, 168(%rsp) leaq 384(%rsp), %rdx movabsq $1099511627777, %rax leaq 248(%rsp), %rdi movl %ebx, 248(%rsp) leaq 288(%rsp), %rbx leaq 432(%rsp), %r9 movq %r14, 288(%rsp) movq %rbx, %rcx xorl %r14d, %r14d leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq %rax, 256(%rsp) leaq 400(%rsp), %r8 movabsq $4294967297, %rax movl $1, 252(%rsp) movq %rax, 264(%rsp) movq %r14, 272(%rsp) movq %r13, 280(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_7minimumIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L2646 testl %eax, %eax jne .L2597 .L2646: movl %r12d, %eax testl %r12d, %r12d jne .L2597 call cudaGetLastError@PLT testl %eax, %eax jne .L2597 movabsq $4294967297, %rax xorl %r12d, %r12d movabsq $1099511627777, %rdx movq %r13, 240(%rsp) movq %rax, 208(%rsp) leaq 392(%rsp), %rcx leaq 208(%rsp), %rdi movq %rdx, 216(%rsp) movq %rax, 224(%rsp) movq %r12, 232(%rsp) jmp .L2802 .L2562: cmpq $2560, %rbx ja .L2580 testq %r12, %r12 je .L2581 movabsq $4294967297, %rax xorl %r11d, %r11d movabsq $1099511627777, %rdx movq %r13, 464(%rsp) movq %rdx, 440(%rsp) leaq 392(%rsp), %rcx leaq 384(%rsp), %rdx movq %rax, 432(%rsp) leaq 432(%rsp), %rdi movq %rax, 448(%rsp) movq %r11, 456(%rsp) jmp .L2797 .L2580: leaq 88(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2649 testl %eax, %eax jne .L2597 .L2649: movl %r15d, %eax testl %r15d, %r15d jne .L2597 movl 88(%rsp), %edx leaq 128(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2650 testl %eax, %eax jne .L2597 .L2650: movl %r15d, %eax testl %r15d, %r15d jne .L2597 movl $167772161, %eax leaq 260(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2560, 256(%rsp) movq %rax, 248(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2636 testl %eax, %eax jne .L2597 testl %r15d, %r15d jne .L2636 movslq 256(%rsp), %rdi movq %rbx, %rax xorl %edx, %edx xorl %r10d, %r10d movl 260(%rsp), %ecx imull 128(%rsp), %ecx movq %rbx, 480(%rsp) divq %rdi movq %rbx, 488(%rsp) movq %rbx, 464(%rsp) movq %r10, 496(%rsp) leal (%rcx,%rcx,4), %ecx movq %rdi, %rsi cmpq $1, %rdx sbbq $-1, %rax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 432(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 472(%rsp) imull %edi, %eax movl %edx, 436(%rsp) imull %edx, %esi cltq addq %rax, %rdi movq %rax, 448(%rsp) movslq %esi, %rsi leaq 255(,%rcx,8), %rax movq %rsi, 456(%rsp) orb $-1, %al movq %rdi, 440(%rsp) testq %r12, %r12 jne .L2587 movq %rax, (%r14) xorl %r14d, %r14d jmp .L2588 .L2587: cmpq %rax, (%r14) jnb .L2589 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L2588 .L2589: leaq 255(%r12), %r14 xorb %r14b, %r14b .L2588: call cudaGetLastError@PLT testl $1, %r15d jne .L2652 testl %eax, %eax jne .L2597 .L2652: testl %r15d, %r15d jne .L2636 testq %r12, %r12 je .L2566 movabsq $1099511627777, %rax xorl %r9d, %r9d movl %ebx, 168(%rsp) leaq 384(%rsp), %rdx movl %ebx, 288(%rsp) leaq 208(%rsp), %rbx leaq 288(%rsp), %rdi movq %rax, 296(%rsp) leaq 400(%rsp), %r8 movq %rbx, %rcx movabsq $4294967297, %rax movq %r9, 312(%rsp) leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi leaq 432(%rsp), %r9 movq %r14, 208(%rsp) movl $1, 292(%rsp) movq %rax, 304(%rsp) movq %r13, 320(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_7minimumIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L2653 testl %eax, %eax jne .L2597 .L2653: movl %r12d, %eax testl %r12d, %r12d jne .L2597 call cudaGetLastError@PLT testl %eax, %eax jne .L2597 movabsq $4294967297, %rax xorl %r8d, %r8d movabsq $1099511627777, %rdx movq %r13, 360(%rsp) movq %rax, 328(%rsp) leaq 392(%rsp), %rcx leaq 328(%rsp), %rdi movq %rdx, 336(%rsp) movq %rax, 344(%rsp) movq %r8, 352(%rsp) .L2802: leaq 412(%rsp), %r9 leaq 168(%rsp), %r8 jmp .L2800 .L2561: cmpq $2048, %rbx ja .L2595 testq %r12, %r12 je .L2581 movq %r13, 80(%rsp) xorl %edi, %edi leaq 392(%rsp), %rcx movabsq $4294967297, %rax movabsq $1099511627777, %rdx movq %rax, 48(%rsp) movq %rax, 64(%rsp) movq %rdx, 56(%rsp) leaq 384(%rsp), %rdx movq %rdi, 72(%rsp) leaq 48(%rsp), %rdi .L2797: leaq 412(%rsp), %r9 leaq 400(%rsp), %r8 leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPiyNS0_7minimumIdEEiN4cuda3std3__410__identityEEJS9_SA_ySC_iSG_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %ebx call cudaGetLastError@PLT movl %eax, %ebp testl %ebx, %ebx jne .L2655 testl %eax, %eax jne .L2566 .L2655: movl %ebx, %ebp testl %ebx, %ebx jne .L2566 call cudaGetLastError@PLT jmp .L2597 .L2595: leaq 168(%rsp), %rdi call cudaGetDevice@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2656 testl %eax, %eax jne .L2597 .L2656: movl %r15d, %eax testl %r15d, %r15d jne .L2597 movl 168(%rsp), %edx leaq 208(%rsp), %rdi movl $16, %esi call cudaDeviceGetAttribute@PLT movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2657 testl %eax, %eax jne .L2597 .L2657: movl %r15d, %eax testl %r15d, %r15d jne .L2597 movl $134217729, %eax leaq 340(%rsp), %rdi xorl %ecx, %ecx movl $256, %edx salq $8, %rax leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi movq $2048, 336(%rsp) movq %rax, 328(%rsp) call _ZN3cub17CUB_200700_890_NS14MaxSmOccupancyIPFvN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS3_10device_ptrIdEEEEPdyNS0_13GridEvenShareIyEENS3_7minimumIdEEN4cuda3std3__410__identityEEEE9cudaErrorRiT_ii movl %eax, %r15d call cudaGetLastError@PLT testl %r15d, %r15d jne .L2636 testl %eax, %eax jne .L2597 testl %r15d, %r15d jne .L2636 movslq 336(%rsp), %rdi movq %rbx, %rax xorl %edx, %edx xorl %esi, %esi movl 340(%rsp), %ecx imull 208(%rsp), %ecx movq %rbx, 480(%rsp) divq %rdi movq %rbx, 488(%rsp) movq %rbx, 464(%rsp) movq %rsi, 496(%rsp) leal (%rcx,%rcx,4), %ecx movq %rdi, %rsi cmpq $1, %rdx sbbq $-1, %rax cmpl %eax, %ecx movl %eax, %ebx movl %eax, 432(%rsp) cmovle %ecx, %ebx cltd movslq %ecx, %rcx idivl %ebx movl %ebx, 472(%rsp) imull %edi, %eax movl %edx, 436(%rsp) imull %edx, %esi cltq addq %rax, %rdi movq %rax, 448(%rsp) movslq %esi, %rsi leaq 255(,%rcx,8), %rax movq %rsi, 456(%rsp) orb $-1, %al movq %rdi, 440(%rsp) testq %r12, %r12 jne .L2601 movq %rax, (%r14) xorl %r14d, %r14d jmp .L2602 .L2601: cmpq %rax, (%r14) jnb .L2603 call cudaGetLastError@PLT xorl %r14d, %r14d movl $1, %r15d jmp .L2602 .L2603: leaq 255(%r12), %r14 xorb %r14b, %r14b .L2602: call cudaGetLastError@PLT testl $1, %r15d jne .L2659 testl %eax, %eax jne .L2597 .L2659: testl %r15d, %r15d jne .L2636 testq %r12, %r12 je .L2566 xorl %edx, %edx movl %ebx, 248(%rsp) movabsq $1099511627777, %rax leaq 128(%rsp), %rdi movl %ebx, 128(%rsp) leaq 288(%rsp), %rbx leaq 432(%rsp), %r9 movq %rax, 136(%rsp) leaq 400(%rsp), %r8 movq %rbx, %rcx movabsq $4294967297, %rax movq %rdx, 152(%rsp) leaq _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_(%rip), %rsi leaq 384(%rsp), %rdx movq %r14, 288(%rsp) movl $1, 132(%rsp) movq %rax, 144(%rsp) movq %r13, 160(%rsp) call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvNS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEPdyN3cub17CUB_200700_890_NS13GridEvenShareIyEENS0_7minimumIdEEN4cuda3std3__410__identityEEJS9_SA_ySE_SG_SK_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %r12d call cudaGetLastError@PLT testl %r12d, %r12d jne .L2660 testl %eax, %eax jne .L2597 .L2660: movl %r12d, %eax testl %r12d, %r12d jne .L2597 call cudaGetLastError@PLT testl %eax, %eax jne .L2597 movabsq $4294967297, %rax movq %r13, 120(%rsp) movabsq $1099511627777, %rcx leaq 88(%rsp), %rdi movq %rax, 88(%rsp) leaq 412(%rsp), %r9 leaq 248(%rsp), %r8 movq %rax, 104(%rsp) xorl %eax, %eax movq %rax, 112(%rsp) movq %rcx, 96(%rsp) leaq 392(%rsp), %rcx .L2800: movq %rbx, %rdx leaq _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_(%rip), %rsi call _ZNK6thrust20THRUST_200700_890_NS8cuda_cub8launcher14triple_chevron9doit_hostIPFvPdPiiNS0_7minimumIdEEiN4cuda3std3__410__identityEEJS5_S6_iS8_iSC_EEE9cudaErrorT_DpRKT0_.isra.0 call cudaPeekAtLastError@PLT movl %eax, %ebx call cudaGetLastError@PLT testl %ebx, %ebx jne .L2661 testl %eax, %eax jne .L2597 .L2661: movl %ebx, %eax testl %ebx, %ebx jne .L2597 call cudaGetLastError@PLT testl %eax, %eax je .L2566 jmp .L2597 .L2636: movl %r15d, %eax .L2597: movl %eax, %ebp .L2566: call cudaGetLastError@PLT .LEHE50: testl %ebp, %ebp jne .L2614 testl %eax, %eax jne .L2559 testl %ebp, %ebp je .L2610 .L2614: movl %ebp, %eax .L2559: movl %eax, %ebp .L2610: movq 8(%rsp), %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq 504(%rsp), %rax subq %fs:40, %rax je .L2613 jmp .L2763 .L2639: endbr64 movq %rax, %rbx .L2611: movq 8(%rsp), %rdi call _ZN4cuda3std3__424__optional_destruct_baseIN5nvtx32v115scoped_range_inIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainEEELb0EED2Ev movq 504(%rsp), %rax subq %fs:40, %rax jne .L2763 movq %rbx, %rdi .LEHB51: call _Unwind_Resume@PLT .LEHE51: .L2763: call __stack_chk_fail@PLT .L2613: addq $520, %rsp .cfi_def_cfa_offset 56 movl %ebp, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE13155: .section .gcc_except_table .LLSDA13155: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE13155-.LLSDACSB13155 .LLSDACSB13155: .uleb128 .LEHB50-.LFB13155 .uleb128 .LEHE50-.LEHB50 .uleb128 .L2639-.LFB13155 .uleb128 0 .uleb128 .LEHB51-.LFB13155 .uleb128 .LEHE51-.LEHB51 .uleb128 0 .uleb128 0 .LLSDACSE13155: .text .size _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0, .-_ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 .type _ZN6thrust20THRUST_200700_890_NS6reduceINS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEiNS0_7minimumIdEEEET0_T_SA_S9_T1_.isra.0, @function _ZN6thrust20THRUST_200700_890_NS6reduceINS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEiNS0_7minimumIdEEEET0_T_SA_S9_T1_.isra.0: .LFB13156: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA13156 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 subq %rdi, %rsi movq %rsp, %rbp .cfi_def_cfa_register 6 pushq %r15 .cfi_offset 15, -24 xorl %r15d, %r15d pushq %r14 pushq %r13 .cfi_offset 14, -32 .cfi_offset 13, -40 movq %rsi, %r13 pushq %r12 sarq $3, %r13 pushq %rbx subq $88, %rsp .cfi_offset 12, -48 .cfi_offset 3, -56 movq %fs:40, %rax movq %rax, -56(%rbp) xorl %eax, %eax movq %rsi, -104(%rbp) movq %r15, -88(%rbp) testq %rsi, %rsi jns .L2804 movq -56(%rbp), %rax subq %fs:40, %rax jne .L2814 leaq .LC84(%rip), %rdi .LEHB52: call _ZN4cuda3std3__421__throw_runtime_errorEPKc .L2804: movq -104(%rbp), %rcx movl $2147483647, %eax movq %rdi, %rbx movl %edx, %r9d salq $3, %rax leaq -88(%rbp), %r12 cmpq %rcx, %rax jb .L2806 pushq %r14 movl %r13d, %r8d xorl %ecx, %ecx movq %r12, %rsi pushq $1 movl %edx, -112(%rbp) movq %rdi, %rdx xorl %edi, %edi call _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 jmp .L2816 .L2806: pushq %r11 movq %r13, %r8 xorl %ecx, %ecx movq %r12, %rsi pushq $1 movl %edx, -112(%rbp) movq %rdi, %rdx xorl %edi, %edi call _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 .L2816: popq %r9 movl -112(%rbp), %r9d movl %eax, %edi leaq .LC85(%rip), %rsi popq %r10 leaq -80(%rbp), %r15 leaq -89(%rbp), %r14 movl %r9d, -116(%rbp) call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movq -88(%rbp), %rax movq %r14, %rsi movq %r15, %rdi leaq 4(%rax), %rdx call _ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC1ERNS0_16execution_policyIS4_EEm .LEHE52: movq %r15, %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv movq %r15, %rdi movq %rax, -112(%rbp) call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv movq -104(%rbp), %rdx movq -112(%rbp), %rcx leaq 4(%rax), %rdi movl $2147483647, %eax movl -116(%rbp), %r9d salq $3, %rax cmpq %rdx, %rax jb .L2808 pushq %r8 movq %rbx, %rdx movl %r13d, %r8d movq %r12, %rsi pushq $1 .LEHB53: .cfi_escape 0x2e,0x10 call _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 jmp .L2817 .L2808: pushq %rsi movq %r13, %r8 movq %rbx, %rdx movq %r12, %rsi pushq $1 call _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 .L2817: popq %rdx leaq .LC86(%rip), %rsi popq %rcx movl %eax, %edi .cfi_escape 0x2e,0 call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movl $1, %edi call _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st movl %eax, %edi leaq .LC87(%rip), %rsi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movq %r15, %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv movq %r14, %rdi movq %rax, %rsi call _ZZN6thrust20THRUST_200700_890_NS8cuda_cub40_GLOBAL__N__0d68c651_11_exemplo5_cu_main22get_value_msvc2005_warINS1_3tagEPiEENS0_14iterator_valueIT0_E4typeERNS1_16execution_policyIT_EES7_EN17war_nvbugs_8816319host_pathERNSA_IS4_EES5_.isra.0 .LEHE53: movq %r15, %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv movq -56(%rbp), %rax subq %fs:40, %rax je .L2812 jmp .L2814 .L2813: endbr64 movq %rax, %rbx .L2810: movq %r15, %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv movq -56(%rbp), %rax subq %fs:40, %rax jne .L2814 movq %rbx, %rdi .LEHB54: call _Unwind_Resume@PLT .LEHE54: .L2814: call __stack_chk_fail@PLT .L2812: leaq -40(%rbp), %rsp popq %rbx popq %r12 popq %r13 popq %r14 popq %r15 popq %rbp .cfi_def_cfa 7, 8 ret .cfi_endproc .LFE13156: .section .gcc_except_table .LLSDA13156: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE13156-.LLSDACSB13156 .LLSDACSB13156: .uleb128 .LEHB52-.LFB13156 .uleb128 .LEHE52-.LEHB52 .uleb128 0 .uleb128 0 .uleb128 .LEHB53-.LFB13156 .uleb128 .LEHE53-.LEHB53 .uleb128 .L2813-.LFB13156 .uleb128 0 .uleb128 .LEHB54-.LFB13156 .uleb128 .LEHE54-.LEHB54 .uleb128 0 .uleb128 0 .LLSDACSE13156: .text .size _ZN6thrust20THRUST_200700_890_NS6reduceINS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEiNS0_7minimumIdEEEET0_T_SA_S9_T1_.isra.0, .-_ZN6thrust20THRUST_200700_890_NS6reduceINS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEiNS0_7minimumIdEEEET0_T_SA_S9_T1_.isra.0 .section .rodata.str1.1 .LC88: .string "\n" .section .text.startup .globl main .type main, @function main: .LFB11195: .cfi_startproc .cfi_personality 0x9b,DW.ref.__gxx_personality_v0 .cfi_lsda 0x1b,.LLSDA11195 endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movq %rsp, %rbp .cfi_def_cfa_register 6 pushq %r15 .cfi_offset 15, -24 xorl %r15d, %r15d pushq %r14 pushq %r13 pushq %r12 pushq %rbx .cfi_offset 14, -32 .cfi_offset 13, -40 .cfi_offset 12, -48 .cfi_offset 3, -56 leaq _ZSt3cin(%rip), %rbx subq $152, %rsp movq %fs:40, %rax movq %rax, -56(%rbp) xorl %eax, %eax movq %r15, -112(%rbp) movq %r15, -104(%rbp) movq %r15, -96(%rbp) .L2820: leaq -88(%rbp), %rax cmpl $0, 48+_ZSt3cin(%rip) movq %rax, -168(%rbp) leaq -120(%rbp), %rax movq %rax, -184(%rbp) jne .L2860 movq -168(%rbp), %rsi movq %rbx, %rdi .LEHB55: call _ZNSi10_M_extractIdEERSiRT_@PLT movq -184(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE3endEv movq -168(%rbp), %rcx movl $1, %edx movq -184(%rbp), %rdi movq %rax, %rsi call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdSaIdEE11fill_insertENS1_15normal_iteratorIPdEEmRKd .LEHE55: jmp .L2820 .L2860: movb _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource(%rip), %al leaq _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource(%rip), %rbx testb %al, %al jne .L2823 leaq _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource(%rip), %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L2823 leaq 16+_ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE(%rip), %rax leaq __dso_handle(%rip), %r12 movq %rax, _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource(%rip) movb _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource(%rip), %al leaq _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource(%rip), %r13 testb %al, %al jne .L2826 leaq _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource(%rip), %r14 movq %r14, %rdi call __cxa_guard_acquire@PLT testl %eax, %eax je .L2826 leaq _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED1Ev(%rip), %rdi movq %r12, %rdx movq %r13, %rsi call __cxa_atexit@PLT movq %r14, %rdi call __cxa_guard_release@PLT .L2826: leaq _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED1Ev(%rip), %rdi movq %r12, %rdx movq %rbx, %rsi movq %r13, 8+_ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource(%rip) call __cxa_atexit@PLT leaq _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource(%rip), %rdi call __cxa_guard_release@PLT .L2823: movq -96(%rbp), %rax movq -112(%rbp), %rdx movq %rbx, -88(%rbp) xorl %r14d, %r14d movq -168(%rbp), %r8 movq %r14, -80(%rbp) leaq 0(,%rax,8), %rbx movq %r14, -72(%rbp) leaq (%rdx,%rbx), %rcx negq %rbx movq %r8, %rdi movq %r14, -64(%rbp) sarq $3, %rbx negq %rbx movq %rbx, %rsi .LEHB56: call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE17allocate_and_copyINS1_15normal_iteratorIPKdEEEEvmT_SB_RNS1_18contiguous_storageIdS4_EE .LEHE56: movq -168(%rbp), %rdi movq %rbx, -64(%rbp) call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE3endEv xorl %edx, %edx movq %rax, %rsi movq -80(%rbp), %rax movq %rax, %rdi movq %rax, -176(%rbp) .LEHB57: call _ZN6thrust20THRUST_200700_890_NS6reduceINS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEiNS0_4plusIdEEEET0_T_SA_S9_T1_.isra.0 jmp .L2861 .L2844: endbr64 jmp .L2859 .L2861: movq -168(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE3endEv movq -168(%rbp), %rdi movq %rax, %rbx call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE3endEv xorl %edx, %edx movq %rbx, %rsi leaq -2920(%rax), %rdi call _ZN6thrust20THRUST_200700_890_NS6reduceINS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEiNS0_4plusIdEEEET0_T_SA_S9_T1_.isra.0 movq -168(%rbp), %rdi xorl %r13d, %r13d call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE3endEv movq -176(%rbp), %rcx movq %r13, -152(%rbp) subq %rcx, %rax movq %rax, %r14 movq %rax, %r12 sarq $3, %r14 testq %rax, %rax jns .L2831 movq -56(%rbp), %rax subq %fs:40, %rax jne .L2854 leaq .LC84(%rip), %rdi call _ZN4cuda3std3__421__throw_runtime_errorEPKc .L2831: movl $2147483647, %eax leaq -152(%rbp), %r13 salq $3, %rax cmpq %r12, %rax jb .L2833 pushq %rbx movq -176(%rbp), %rdx xorl %r9d, %r9d movl %r14d, %r8d pushq $1 xorl %ecx, %ecx movq %r13, %rsi xorl %edi, %edi .cfi_escape 0x2e,0x10 call _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 jmp .L2856 .L2833: pushq %r11 movq -176(%rbp), %rdx xorl %r9d, %r9d movq %r14, %r8 pushq $1 xorl %ecx, %ecx movq %r13, %rsi xorl %edi, %edi call _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 .L2856: popq %r9 leaq .LC85(%rip), %rsi popq %r10 movl %eax, %edi .cfi_escape 0x2e,0 call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movq -152(%rbp), %rax leaq -153(%rbp), %r15 leaq -144(%rbp), %rbx movq %r15, %rsi movq %rbx, %rdi leaq 4(%rax), %rdx call _ZN6thrust20THRUST_200700_890_NS6detail15temporary_arrayIhNS0_8cuda_cub3tagEEC1ERNS0_16execution_policyIS4_EEm .LEHE57: movq %rbx, %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv movq %rbx, %rdi movq %rax, -192(%rbp) call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv movq -192(%rbp), %rcx leaq 4(%rax), %rdi movl $2147483647, %eax salq $3, %rax cmpq %r12, %rax jb .L2835 pushq %r8 movq -176(%rbp), %rdx xorl %r9d, %r9d movl %r14d, %r8d pushq $1 movq %r13, %rsi .LEHB58: .cfi_escape 0x2e,0x10 call _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 jmp .L2857 .L2835: pushq %rsi movq -176(%rbp), %rdx xorl %r9d, %r9d movq %r14, %r8 pushq $1 movq %r13, %rsi call _ZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_st.isra.0 .L2857: popq %rdx leaq .LC86(%rip), %rsi popq %rcx movl %eax, %edi .cfi_escape 0x2e,0 call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movl $1, %edi call _ZN3cub17CUB_200700_890_NS10SyncStreamEP11CUstream_st movl %eax, %edi leaq .LC87(%rip), %rsi call _ZN6thrust20THRUST_200700_890_NS8cuda_cub14throw_on_errorE9cudaErrorPKc movq %rbx, %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE4dataEv movq %r15, %rdi movq %rax, %rsi call _ZZN6thrust20THRUST_200700_890_NS8cuda_cub40_GLOBAL__N__0d68c651_11_exemplo5_cu_main22get_value_msvc2005_warINS1_3tagEPiEENS0_14iterator_valueIT0_E4typeERNS1_16execution_policyIT_EES7_EN17war_nvbugs_8816319host_pathERNSA_IS4_EES5_.isra.0 .LEHE58: movq %rbx, %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv movq -168(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE3endEv movq -176(%rbp), %rdi xorl %edx, %edx movq %rax, %rsi .LEHB59: call _ZN6thrust20THRUST_200700_890_NS6reduceINS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEiNS0_7minimumIdEEEET0_T_SA_S9_T1_.isra.0 jmp .L2862 .L2845: endbr64 movq %rax, %r15 .L2838: movq %rbx, %rdi movq %r15, %rbx call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIhNS1_18no_throw_allocatorINS1_19temporary_allocatorIhNS0_8cuda_cub3tagEEEEEE10deallocateEv jmp .L2839 .L2862: movq -168(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE3endEv movq -168(%rbp), %rdi movq %rax, %r12 call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE3endEv xorl %edx, %edx movq %r12, %rsi leaq -2920(%rax), %rdi call _ZN6thrust20THRUST_200700_890_NS6reduceINS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEiNS0_7minimumIdEEEET0_T_SA_S9_T1_.isra.0 movq -168(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE3endEv movq -168(%rbp), %rdi movq %rax, %r12 call _ZN6thrust20THRUST_200700_890_NS6detail11vector_baseIdNS0_16device_allocatorIdEEE3endEv xorl %edx, %edx movq %r12, %rsi leaq -2920(%rax), %rdi call _ZN6thrust20THRUST_200700_890_NS6reduceINS0_6detail15normal_iteratorINS0_10device_ptrIdEEEEiNS0_7minimumIdEEEET0_T_SA_S9_T1_.isra.0 movq -176(%rbp), %rax movq %rbx, %rdi movq %rax, -144(%rbp) call _ZNK6thrust20THRUST_200700_890_NS15iterator_facadeINS0_10device_ptrIdEEdNS0_8cuda_cub3tagENS0_27random_access_traversal_tagENS0_16device_referenceIdEElEdeEv movq %rbx, %rsi leaq _ZSt4cout(%rip), %rdi movq %rax, -144(%rbp) call _ZN6thrust20THRUST_200700_890_NSlsIdNS0_10device_ptrIdEENS0_16device_referenceIdEEcSt11char_traitsIcEEERSt13basic_ostreamIT2_T3_ESC_RKNS0_9referenceIT_T0_T1_EE movq %rax, %rdi movl $1, %edx leaq .LC88(%rip), %rsi call _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l@PLT .LEHE59: movq -168(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdNS0_16device_allocatorIdEEE10deallocateEv movq -184(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE10deallocateEv movq -56(%rbp), %rax subq %fs:40, %rax je .L2841 jmp .L2854 .L2843: endbr64 .L2859: movq %rax, %rbx .L2839: movq -168(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdNS0_16device_allocatorIdEEE10deallocateEv jmp .L2830 .L2842: endbr64 movq %rax, %rbx .L2830: movq -184(%rbp), %rdi call _ZN6thrust20THRUST_200700_890_NS6detail18contiguous_storageIdSaIdEE10deallocateEv movq -56(%rbp), %rax subq %fs:40, %rax jne .L2854 movq %rbx, %rdi .LEHB60: call _Unwind_Resume@PLT .LEHE60: .L2854: call __stack_chk_fail@PLT .L2841: leaq -40(%rbp), %rsp xorl %eax, %eax popq %rbx popq %r12 popq %r13 popq %r14 popq %r15 popq %rbp .cfi_def_cfa 7, 8 ret .cfi_endproc .LFE11195: .section .gcc_except_table .LLSDA11195: .byte 0xff .byte 0xff .byte 0x1 .uleb128 .LLSDACSE11195-.LLSDACSB11195 .LLSDACSB11195: .uleb128 .LEHB55-.LFB11195 .uleb128 .LEHE55-.LEHB55 .uleb128 .L2842-.LFB11195 .uleb128 0 .uleb128 .LEHB56-.LFB11195 .uleb128 .LEHE56-.LEHB56 .uleb128 .L2844-.LFB11195 .uleb128 0 .uleb128 .LEHB57-.LFB11195 .uleb128 .LEHE57-.LEHB57 .uleb128 .L2843-.LFB11195 .uleb128 0 .uleb128 .LEHB58-.LFB11195 .uleb128 .LEHE58-.LEHB58 .uleb128 .L2845-.LFB11195 .uleb128 0 .uleb128 .LEHB59-.LFB11195 .uleb128 .LEHE59-.LEHB59 .uleb128 .L2843-.LFB11195 .uleb128 0 .uleb128 .LEHB60-.LFB11195 .uleb128 .LEHE60-.LEHB60 .uleb128 0 .uleb128 0 .LLSDACSE11195: .section .text.startup .size main, .-main .weak _ZTSN4cuda3__410cuda_errorE .section .rodata._ZTSN4cuda3__410cuda_errorE,"aG",@progbits,_ZTSN4cuda3__410cuda_errorE,comdat .align 16 .type _ZTSN4cuda3__410cuda_errorE, @object .size _ZTSN4cuda3__410cuda_errorE, 24 _ZTSN4cuda3__410cuda_errorE: .string "N4cuda3__410cuda_errorE" .weak _ZTIN4cuda3__410cuda_errorE .section .data.rel.ro._ZTIN4cuda3__410cuda_errorE,"awG",@progbits,_ZTIN4cuda3__410cuda_errorE,comdat .align 8 .type _ZTIN4cuda3__410cuda_errorE, @object .size _ZTIN4cuda3__410cuda_errorE, 24 _ZTIN4cuda3__410cuda_errorE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN4cuda3__410cuda_errorE .quad _ZTISt13runtime_error .weak _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE, 55 _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE: .string "N6thrust20THRUST_200700_890_NS6system14error_categoryE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE, 16 _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system14error_categoryE .weak _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, 70 _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE: .string "N6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .quad _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE .weak _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, 69 _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE: .string "N6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .quad _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE .weak _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, 76 _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE: .string "N6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .quad _ZTIN6thrust20THRUST_200700_890_NS6system14error_categoryE .weak _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE, 53 _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE: .string "N6thrust20THRUST_200700_890_NS6system12system_errorE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system12system_errorE .quad _ZTISt13runtime_error .weak _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, 56 _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE: .string "N6thrust20THRUST_200700_890_NS6system6detail9bad_allocE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .quad _ZTISt9bad_alloc .weak _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE, @object .size _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE, 74 _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE: .string "N6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE" .weak _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE, @object .size _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE, 16 _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE .weak _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE, @object .size _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE, 135 _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE: .string "N6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE" .weak _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE, @object .size _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE, 16 _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE .weak _ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, @object .size _ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, 193 _ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE: .string "N6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE" .weak _ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, @object .size _ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, 24 _ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE .quad _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEEE .weak _ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE .section .rodata._ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,"aG",@progbits,_ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,comdat .align 32 .type _ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, @object .size _ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, 228 _ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE: .string "N6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE" .weak _ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE .section .data.rel.ro._ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,"awG",@progbits,_ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,comdat .align 8 .type _ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, @object .size _ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, 24 _ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE .quad _ZTIN6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEEE .weak _ZTVN4cuda3__410cuda_errorE .section .data.rel.ro._ZTVN4cuda3__410cuda_errorE,"awG",@progbits,_ZTVN4cuda3__410cuda_errorE,comdat .align 8 .type _ZTVN4cuda3__410cuda_errorE, @object .size _ZTVN4cuda3__410cuda_errorE, 40 _ZTVN4cuda3__410cuda_errorE: .quad 0 .quad _ZTIN4cuda3__410cuda_errorE .quad _ZN4cuda3__410cuda_errorD1Ev .quad _ZN4cuda3__410cuda_errorD0Ev .quad _ZNKSt13runtime_error4whatEv .weak _ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE, 72 _ZTVN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryE .quad _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system6detail22generic_error_categoryD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category4nameEv .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category23default_error_conditionEi .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11Ei .weak _ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE, 72 _ZTVN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryE .quad _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system6detail21system_error_categoryD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category4nameEv .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category23default_error_conditionEi .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail21system_error_category7messageB5cxx11Ei .weak _ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE, 72 _ZTVN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryE .quad _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_categoryD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category4nameEv .quad _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category23default_error_conditionEi .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentEiRKNS1_15error_conditionE .quad _ZNK6thrust20THRUST_200700_890_NS6system14error_category10equivalentERKNS1_10error_codeEi .quad _ZNK6thrust20THRUST_200700_890_NS6system8cuda_cub6detail19cuda_error_category7messageB5cxx11Ei .weak _ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE, 40 _ZTVN6thrust20THRUST_200700_890_NS6system12system_errorE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system12system_errorE .quad _ZN6thrust20THRUST_200700_890_NS6system12system_errorD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system12system_errorD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system12system_error4whatEv .weak _ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE, 40 _ZTVN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system6detail9bad_allocE .quad _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system6detail9bad_allocD0Ev .quad _ZNK6thrust20THRUST_200700_890_NS6system6detail9bad_alloc4whatEv .weak _ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, @object .size _ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE, 56 _ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE .quad _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED1Ev .quad _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEED0Ev .quad _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE11do_allocateEmm .quad _ZN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEE13do_deallocateESB_mm .quad _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS5_EENS0_11use_defaultEEEE11do_is_equalERKSA_ .weak _ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE .section .data.rel.ro.local._ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,"awG",@progbits,_ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE,comdat .align 8 .type _ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, @object .size _ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE, 56 _ZTVN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE: .quad 0 .quad _ZTIN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEEE .quad _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED1Ev .quad _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEED0Ev .quad _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE11do_allocateEmm .quad _ZN6thrust20THRUST_200700_890_NS26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS8_EENS0_11use_defaultEEEEEE13do_deallocateENS0_10device_ptrIvEEmm .quad _ZNK6thrust20THRUST_200700_890_NS2mr15memory_resourceINS0_10device_ptrIvEEE11do_is_equalERKS5_ .weak _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d .section .bss._ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d,"awG",@nobits,_ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d,comdat .align 8 .type _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d, @gnu_unique_object .size _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d, 8 _ZGVZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d: .zero 8 .weak _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d .section .bss._ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d,"awG",@nobits,_ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d,comdat .align 8 .type _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d, @gnu_unique_object .size _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d, 8 _ZZN5nvtx32v16domain3getIN3cub17CUB_200700_890_NS6detail14NVTXCCCLDomainELi0EEERKS1_vE1d: .zero 8 .weak _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource .section .bss._ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource, 8 _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource .section .data.rel.local._ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource,"awG",@progbits,_ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource,comdat .align 8 .type _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource, 8 _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS9_EENS0_11use_defaultEEEEEEEPT_vE8resource: .quad _ZTVN6thrust20THRUST_200700_890_NS6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvS7_EENS0_11use_defaultEEEEE+16 .weak _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, 8 _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 32 .type _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, 48 _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 48 .weak _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, 8 _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 32 .type _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, 48 _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 48 .weak _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7minimumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, 8 _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 32 .type _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, 48 _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 48 .weak _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, 8 _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 32 .type _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, 48 _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 48 .weak _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_7maximumIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, 8 _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 32 .type _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, 48 _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 48 .weak _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEilEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, 8 _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr .section .bss._ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr,comdat .align 32 .type _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr, 48 _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_attr: .zero 48 .weak _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZGVZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name .section .bss._ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name,comdat .align 8 .type _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name, 8 _ZZN3cub17CUB_200700_890_NS12DeviceReduce6ReduceIN6thrust20THRUST_200700_890_NS6detail15normal_iteratorINS4_10device_ptrIdEEEEPiNS4_4plusIdEEiiEE9cudaErrorPvRmT_T0_T3_T1_T2_P11CUstream_stE21__cub_nvtx3_func_name: .zero 8 .weak _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource .section .bss._ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource, 8 _ZGVZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource .section .bss._ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource,"awG",@nobits,_ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource,comdat .align 16 .type _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource, 16 _ZZN6thrust20THRUST_200700_890_NS2mr19get_global_resourceINS0_26device_ptr_memory_resourceINS0_6system4cuda6detail20cuda_memory_resourceIXadL_Z10cudaMallocEEXadL_Z8cudaFreeEENS0_7pointerIvNS0_8cuda_cub3tagENS0_16tagged_referenceIvSA_EENS0_11use_defaultEEEEEEEEEPT_vE8resource: .zero 16 .weak _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache .section .bss._ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache, 8 _ZGVZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache .section .bss._ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache,comdat .align 32 .type _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache, 1536 _ZZN3cub17CUB_200700_890_NS26GetPerDeviceAttributeCacheINS0_18PtxVersionCacheTagEEERNS0_23PerDeviceAttributeCacheEvE5cache: .zero 1536 .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .weak _ZN4cuda3std3__420unreachable_sentinelE .section .rodata._ZN4cuda3std3__420unreachable_sentinelE,"aG",@progbits,_ZN4cuda3std3__420unreachable_sentinelE,comdat .type _ZN4cuda3std3__420unreachable_sentinelE, @gnu_unique_object .size _ZN4cuda3std3__420unreachable_sentinelE, 1 _ZN4cuda3std3__420unreachable_sentinelE: .zero 1 .weak _ZN4cuda3std3__45__cpo5crendE .section .rodata._ZN4cuda3std3__45__cpo5crendE,"aG",@progbits,_ZN4cuda3std3__45__cpo5crendE,comdat .type _ZN4cuda3std3__45__cpo5crendE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo5crendE, 1 _ZN4cuda3std3__45__cpo5crendE: .zero 1 .weak _ZN4cuda3std3__45__cpo7crbeginE .section .rodata._ZN4cuda3std3__45__cpo7crbeginE,"aG",@progbits,_ZN4cuda3std3__45__cpo7crbeginE,comdat .type _ZN4cuda3std3__45__cpo7crbeginE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo7crbeginE, 1 _ZN4cuda3std3__45__cpo7crbeginE: .zero 1 .weak _ZN4cuda3std3__45__cpo4rendE .section .rodata._ZN4cuda3std3__45__cpo4rendE,"aG",@progbits,_ZN4cuda3std3__45__cpo4rendE,comdat .type _ZN4cuda3std3__45__cpo4rendE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo4rendE, 1 _ZN4cuda3std3__45__cpo4rendE: .zero 1 .weak _ZN4cuda3std3__45__cpo6rbeginE .section .rodata._ZN4cuda3std3__45__cpo6rbeginE,"aG",@progbits,_ZN4cuda3std3__45__cpo6rbeginE,comdat .type _ZN4cuda3std3__45__cpo6rbeginE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo6rbeginE, 1 _ZN4cuda3std3__45__cpo6rbeginE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo8distanceE .section .rodata._ZN4cuda3std6ranges3__45__cpo8distanceE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo8distanceE,comdat .type _ZN4cuda3std6ranges3__45__cpo8distanceE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo8distanceE, 1 _ZN4cuda3std6ranges3__45__cpo8distanceE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo5ssizeE .section .rodata._ZN4cuda3std6ranges3__45__cpo5ssizeE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo5ssizeE,comdat .type _ZN4cuda3std6ranges3__45__cpo5ssizeE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo5ssizeE, 1 _ZN4cuda3std6ranges3__45__cpo5ssizeE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4sizeE .section .rodata._ZN4cuda3std6ranges3__45__cpo4sizeE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4sizeE,comdat .type _ZN4cuda3std6ranges3__45__cpo4sizeE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4sizeE, 1 _ZN4cuda3std6ranges3__45__cpo4sizeE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo5cdataE .section .rodata._ZN4cuda3std6ranges3__45__cpo5cdataE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo5cdataE,comdat .type _ZN4cuda3std6ranges3__45__cpo5cdataE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo5cdataE, 1 _ZN4cuda3std6ranges3__45__cpo5cdataE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4dataE .section .rodata._ZN4cuda3std6ranges3__45__cpo4dataE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4dataE,comdat .type _ZN4cuda3std6ranges3__45__cpo4dataE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4dataE, 1 _ZN4cuda3std6ranges3__45__cpo4dataE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4prevE .section .rodata._ZN4cuda3std6ranges3__45__cpo4prevE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4prevE,comdat .type _ZN4cuda3std6ranges3__45__cpo4prevE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4prevE, 1 _ZN4cuda3std6ranges3__45__cpo4prevE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4nextE .section .rodata._ZN4cuda3std6ranges3__45__cpo4nextE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4nextE,comdat .type _ZN4cuda3std6ranges3__45__cpo4nextE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4nextE, 1 _ZN4cuda3std6ranges3__45__cpo4nextE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo9iter_swapE .section .rodata._ZN4cuda3std6ranges3__45__cpo9iter_swapE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo9iter_swapE,comdat .type _ZN4cuda3std6ranges3__45__cpo9iter_swapE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo9iter_swapE, 1 _ZN4cuda3std6ranges3__45__cpo9iter_swapE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4cendE .section .rodata._ZN4cuda3std6ranges3__45__cpo4cendE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4cendE,comdat .type _ZN4cuda3std6ranges3__45__cpo4cendE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4cendE, 1 _ZN4cuda3std6ranges3__45__cpo4cendE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo6cbeginE .section .rodata._ZN4cuda3std6ranges3__45__cpo6cbeginE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo6cbeginE,comdat .type _ZN4cuda3std6ranges3__45__cpo6cbeginE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo6cbeginE, 1 _ZN4cuda3std6ranges3__45__cpo6cbeginE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo3endE .section .rodata._ZN4cuda3std6ranges3__45__cpo3endE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo3endE,comdat .type _ZN4cuda3std6ranges3__45__cpo3endE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo3endE, 1 _ZN4cuda3std6ranges3__45__cpo3endE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo5beginE .section .rodata._ZN4cuda3std6ranges3__45__cpo5beginE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo5beginE,comdat .type _ZN4cuda3std6ranges3__45__cpo5beginE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo5beginE, 1 _ZN4cuda3std6ranges3__45__cpo5beginE: .zero 1 .weak _ZN4cuda3std3__47nulloptE .section .rodata._ZN4cuda3std3__47nulloptE,"aG",@progbits,_ZN4cuda3std3__47nulloptE,comdat .type _ZN4cuda3std3__47nulloptE, @gnu_unique_object .size _ZN4cuda3std3__47nulloptE, 1 _ZN4cuda3std3__47nulloptE: .zero 1 .hidden InitializeInjectionNvtx2_fnptr .weak InitializeInjectionNvtx2_fnptr .bss .align 8 .type InitializeInjectionNvtx2_fnptr, @object .size InitializeInjectionNvtx2_fnptr, 8 InitializeInjectionNvtx2_fnptr: .zero 8 .hidden nvtxGlobals_v3 .weak nvtxGlobals_v3 .section .data.rel.local,"aw" .align 32 .type nvtxGlobals_v3, @object .size nvtxGlobals_v3, 1168 nvtxGlobals_v3: .long 0 .zero 4 .quad 16 .quad nvtxEtiGetModuleFunctionTable_v3 .quad 24 .long 3 .long 0 .quad nvtxEtiSetInjectionNvtxVersion_v3 .quad nvtxMarkEx_impl_init_v3 .quad nvtxMarkA_impl_init_v3 .quad nvtxMarkW_impl_init_v3 .quad nvtxRangeStartEx_impl_init_v3 .quad nvtxRangeStartA_impl_init_v3 .quad nvtxRangeStartW_impl_init_v3 .quad nvtxRangeEnd_impl_init_v3 .quad nvtxRangePushEx_impl_init_v3 .quad nvtxRangePushA_impl_init_v3 .quad nvtxRangePushW_impl_init_v3 .quad nvtxRangePop_impl_init_v3 .quad nvtxNameCategoryA_impl_init_v3 .quad nvtxNameCategoryW_impl_init_v3 .quad nvtxNameOsThreadA_impl_init_v3 .quad nvtxNameOsThreadW_impl_init_v3 .quad nvtxNameCuDeviceA_impl_init_v3 .quad nvtxNameCuDeviceW_impl_init_v3 .quad nvtxNameCuContextA_impl_init_v3 .quad nvtxNameCuContextW_impl_init_v3 .quad nvtxNameCuStreamA_impl_init_v3 .quad nvtxNameCuStreamW_impl_init_v3 .quad nvtxNameCuEventA_impl_init_v3 .quad nvtxNameCuEventW_impl_init_v3 .quad nvtxNameClDeviceA_impl_init_v3 .quad nvtxNameClDeviceW_impl_init_v3 .quad nvtxNameClContextA_impl_init_v3 .quad nvtxNameClContextW_impl_init_v3 .quad nvtxNameClCommandQueueA_impl_init_v3 .quad nvtxNameClCommandQueueW_impl_init_v3 .quad nvtxNameClMemObjectA_impl_init_v3 .quad nvtxNameClMemObjectW_impl_init_v3 .quad nvtxNameClSamplerA_impl_init_v3 .quad nvtxNameClSamplerW_impl_init_v3 .quad nvtxNameClProgramA_impl_init_v3 .quad nvtxNameClProgramW_impl_init_v3 .quad nvtxNameClEventA_impl_init_v3 .quad nvtxNameClEventW_impl_init_v3 .quad nvtxNameCudaDeviceA_impl_init_v3 .quad nvtxNameCudaDeviceW_impl_init_v3 .quad nvtxNameCudaStreamA_impl_init_v3 .quad nvtxNameCudaStreamW_impl_init_v3 .quad nvtxNameCudaEventA_impl_init_v3 .quad nvtxNameCudaEventW_impl_init_v3 .quad nvtxDomainMarkEx_impl_init_v3 .quad nvtxDomainRangeStartEx_impl_init_v3 .quad nvtxDomainRangeEnd_impl_init_v3 .quad nvtxDomainRangePushEx_impl_init_v3 .quad nvtxDomainRangePop_impl_init_v3 .quad nvtxDomainResourceCreate_impl_init_v3 .quad nvtxDomainResourceDestroy_impl_init_v3 .quad nvtxDomainNameCategoryA_impl_init_v3 .quad nvtxDomainNameCategoryW_impl_init_v3 .quad nvtxDomainRegisterStringA_impl_init_v3 .quad nvtxDomainRegisterStringW_impl_init_v3 .quad nvtxDomainCreateA_impl_init_v3 .quad nvtxDomainCreateW_impl_init_v3 .quad nvtxDomainDestroy_impl_init_v3 .quad nvtxInitialize_impl_init_v3 .quad nvtxDomainSyncUserCreate_impl_init_v3 .quad nvtxDomainSyncUserDestroy_impl_init_v3 .quad nvtxDomainSyncUserAcquireStart_impl_init_v3 .quad nvtxDomainSyncUserAcquireFailed_impl_init_v3 .quad nvtxDomainSyncUserAcquireSuccess_impl_init_v3 .quad nvtxDomainSyncUserReleasing_impl_init_v3 .quad 0 .quad nvtxGlobals_v3+48 .quad nvtxGlobals_v3+56 .quad nvtxGlobals_v3+64 .quad nvtxGlobals_v3+72 .quad nvtxGlobals_v3+80 .quad nvtxGlobals_v3+88 .quad nvtxGlobals_v3+96 .quad nvtxGlobals_v3+104 .quad nvtxGlobals_v3+112 .quad nvtxGlobals_v3+120 .quad nvtxGlobals_v3+128 .quad nvtxGlobals_v3+136 .quad nvtxGlobals_v3+144 .quad nvtxGlobals_v3+152 .quad nvtxGlobals_v3+160 .quad 0 .quad 0 .quad nvtxGlobals_v3+168 .quad nvtxGlobals_v3+176 .quad nvtxGlobals_v3+184 .quad nvtxGlobals_v3+192 .quad nvtxGlobals_v3+200 .quad nvtxGlobals_v3+208 .quad nvtxGlobals_v3+216 .quad nvtxGlobals_v3+224 .quad 0 .quad 0 .quad nvtxGlobals_v3+232 .quad nvtxGlobals_v3+240 .quad nvtxGlobals_v3+248 .quad nvtxGlobals_v3+256 .quad nvtxGlobals_v3+264 .quad nvtxGlobals_v3+272 .quad nvtxGlobals_v3+280 .quad nvtxGlobals_v3+288 .quad nvtxGlobals_v3+296 .quad nvtxGlobals_v3+304 .quad nvtxGlobals_v3+312 .quad nvtxGlobals_v3+320 .quad nvtxGlobals_v3+328 .quad nvtxGlobals_v3+336 .quad 0 .quad 0 .quad nvtxGlobals_v3+344 .quad nvtxGlobals_v3+352 .quad nvtxGlobals_v3+360 .quad nvtxGlobals_v3+368 .quad nvtxGlobals_v3+376 .quad nvtxGlobals_v3+384 .quad 0 .quad 0 .quad nvtxGlobals_v3+392 .quad nvtxGlobals_v3+400 .quad nvtxGlobals_v3+408 .quad nvtxGlobals_v3+416 .quad nvtxGlobals_v3+424 .quad nvtxGlobals_v3+432 .quad nvtxGlobals_v3+440 .quad nvtxGlobals_v3+448 .quad nvtxGlobals_v3+456 .quad nvtxGlobals_v3+464 .quad nvtxGlobals_v3+472 .quad nvtxGlobals_v3+480 .quad nvtxGlobals_v3+488 .quad nvtxGlobals_v3+496 .quad nvtxGlobals_v3+504 .quad 0 .quad 0 .quad nvtxGlobals_v3+512 .quad nvtxGlobals_v3+520 .quad nvtxGlobals_v3+528 .quad nvtxGlobals_v3+536 .quad nvtxGlobals_v3+544 .quad nvtxGlobals_v3+552 .quad 0 .section .rodata .type _ZN6thrust20THRUST_200700_890_NS8cuda_cubL10par_nosyncE, @object .size _ZN6thrust20THRUST_200700_890_NS8cuda_cubL10par_nosyncE, 1 _ZN6thrust20THRUST_200700_890_NS8cuda_cubL10par_nosyncE: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS8cuda_cubL3parE, @object .size _ZN6thrust20THRUST_200700_890_NS8cuda_cubL3parE, 1 _ZN6thrust20THRUST_200700_890_NS8cuda_cubL3parE: .zero 1 .weak _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result .section .bss._ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result, 8 _ZGVZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result .section .bss._ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result,"awG",@nobits,_ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result,comdat .align 8 .type _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result, 8 _ZZN6thrust20THRUST_200700_890_NS6system13cuda_categoryEvE6result: .zero 8 .weak _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result .section .bss._ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result, 8 _ZGVZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result .section .bss._ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result,"awG",@nobits,_ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result,comdat .align 8 .type _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result, 8 _ZZN6thrust20THRUST_200700_890_NS6system15system_categoryEvE6result: .zero 8 .weak _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result .section .bss._ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result,comdat .align 8 .type _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result, @gnu_unique_object .size _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result, 8 _ZGVZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result: .zero 8 .weak _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result .section .bss._ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result,"awG",@nobits,_ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result,comdat .align 8 .type _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result, @gnu_unique_object .size _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result, 8 _ZZN6thrust20THRUST_200700_890_NS6system16generic_categoryEvE6result: .zero 8 .weak _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err .section .bss._ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err,"awG",@nobits,_ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err,comdat .align 8 .type _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err, @gnu_unique_object .size _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err, 8 _ZGVZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err: .zero 8 .weak _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err .section .bss._ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err,"awG",@nobits,_ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err,comdat .align 32 .type _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err, @gnu_unique_object .size _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err, 32 _ZZNK6thrust20THRUST_200700_890_NS6system6detail22generic_error_category7messageB5cxx11EiE11unknown_err: .zero 32 .section .rodata .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL3_10E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL3_10E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL3_10E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_9E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_9E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_9E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_8E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_8E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_8E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_7E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_7E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_7E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_6E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_6E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_6E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_5E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_5E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_5E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_4E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_4E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_4E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_3E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_3E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_3E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_2E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_2E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_2E: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_1E, @object .size _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_1E, 1 _ZN6thrust20THRUST_200700_890_NS12placeholdersL2_1E: .zero 1 .weak _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count .section .bss._ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count,"awG",@nobits,_ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count,comdat .align 8 .type _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count, @gnu_unique_object .size _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count, 8 _ZGVZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count: .zero 8 .weak _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count .section .bss._ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count,"awG",@nobits,_ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count,comdat .align 4 .type _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count, @gnu_unique_object .size _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count, 4 _ZZN3cub17CUB_200700_890_NS22DeviceCountCachedValueEvE5count: .zero 4 .section .rodata .type _ZN6thrust20THRUST_200700_890_NSL3seqE, @object .size _ZN6thrust20THRUST_200700_890_NSL3seqE, 1 _ZN6thrust20THRUST_200700_890_NSL3seqE: .zero 1 .type _ZN6thrust20THRUST_200700_890_NS6system6detail10sequentialL3seqE, @object .size _ZN6thrust20THRUST_200700_890_NS6system6detail10sequentialL3seqE, 1 _ZN6thrust20THRUST_200700_890_NS6system6detail10sequentialL3seqE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo7advanceE .section .rodata._ZN4cuda3std6ranges3__45__cpo7advanceE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo7advanceE,comdat .type _ZN4cuda3std6ranges3__45__cpo7advanceE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo7advanceE, 1 _ZN4cuda3std6ranges3__45__cpo7advanceE: .zero 1 .hidden _ZN4cuda3std3__440_GLOBAL__N__0d68c651_11_exemplo5_cu_main6ignoreE .weak _ZN4cuda3std3__440_GLOBAL__N__0d68c651_11_exemplo5_cu_main6ignoreE .section .rodata._ZN4cuda3std3__440_GLOBAL__N__0d68c651_11_exemplo5_cu_main6ignoreE,"aG",@progbits,_ZN4cuda3std3__440_GLOBAL__N__0d68c651_11_exemplo5_cu_main6ignoreE,comdat .type _ZN4cuda3std3__440_GLOBAL__N__0d68c651_11_exemplo5_cu_main6ignoreE, @gnu_unique_object .size _ZN4cuda3std3__440_GLOBAL__N__0d68c651_11_exemplo5_cu_main6ignoreE, 1 _ZN4cuda3std3__440_GLOBAL__N__0d68c651_11_exemplo5_cu_main6ignoreE: .zero 1 .weak _ZN4cuda3std3__48in_placeE .section .rodata._ZN4cuda3std3__48in_placeE,"aG",@progbits,_ZN4cuda3std3__48in_placeE,comdat .type _ZN4cuda3std3__48in_placeE, @gnu_unique_object .size _ZN4cuda3std3__48in_placeE, 1 _ZN4cuda3std3__48in_placeE: .zero 1 .weak _ZN4cuda3std3__45__cpo4cendE .section .rodata._ZN4cuda3std3__45__cpo4cendE,"aG",@progbits,_ZN4cuda3std3__45__cpo4cendE,comdat .type _ZN4cuda3std3__45__cpo4cendE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo4cendE, 1 _ZN4cuda3std3__45__cpo4cendE: .zero 1 .weak _ZN4cuda3std3__45__cpo6cbeginE .section .rodata._ZN4cuda3std3__45__cpo6cbeginE,"aG",@progbits,_ZN4cuda3std3__45__cpo6cbeginE,comdat .type _ZN4cuda3std3__45__cpo6cbeginE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo6cbeginE, 1 _ZN4cuda3std3__45__cpo6cbeginE: .zero 1 .weak _ZN4cuda3std3__45__cpo3endE .section .rodata._ZN4cuda3std3__45__cpo3endE,"aG",@progbits,_ZN4cuda3std3__45__cpo3endE,comdat .type _ZN4cuda3std3__45__cpo3endE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo3endE, 1 _ZN4cuda3std3__45__cpo3endE: .zero 1 .weak _ZN4cuda3std3__45__cpo5beginE .section .rodata._ZN4cuda3std3__45__cpo5beginE,"aG",@progbits,_ZN4cuda3std3__45__cpo5beginE,comdat .type _ZN4cuda3std3__45__cpo5beginE, @gnu_unique_object .size _ZN4cuda3std3__45__cpo5beginE, 1 _ZN4cuda3std3__45__cpo5beginE: .zero 1 .weak _ZN4cuda3std3__419piecewise_constructE .section .rodata._ZN4cuda3std3__419piecewise_constructE,"aG",@progbits,_ZN4cuda3std3__419piecewise_constructE,comdat .type _ZN4cuda3std3__419piecewise_constructE, @gnu_unique_object .size _ZN4cuda3std3__419piecewise_constructE, 1 _ZN4cuda3std3__419piecewise_constructE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo9iter_moveE .section .rodata._ZN4cuda3std6ranges3__45__cpo9iter_moveE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo9iter_moveE,comdat .type _ZN4cuda3std6ranges3__45__cpo9iter_moveE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo9iter_moveE, 1 _ZN4cuda3std6ranges3__45__cpo9iter_moveE: .zero 1 .weak _ZN4cuda3std6ranges3__45__cpo4swapE .section .rodata._ZN4cuda3std6ranges3__45__cpo4swapE,"aG",@progbits,_ZN4cuda3std6ranges3__45__cpo4swapE,comdat .type _ZN4cuda3std6ranges3__45__cpo4swapE, @gnu_unique_object .size _ZN4cuda3std6ranges3__45__cpo4swapE, 1 _ZN4cuda3std6ranges3__45__cpo4swapE: .zero 1 .hidden DW.ref.__gxx_personality_v0 .weak DW.ref.__gxx_personality_v0 .section .data.rel.local.DW.ref.__gxx_personality_v0,"awG",@progbits,DW.ref.__gxx_personality_v0,comdat .align 8 .type DW.ref.__gxx_personality_v0, @object .size DW.ref.__gxx_personality_v0, 8 DW.ref.__gxx_personality_v0: .quad __gxx_personality_v0 .hidden __dso_handle .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ ISETP.NE.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fe20003f05270 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fd80000000a00 */ /*0030*/ @!P0 BRA 0x53a0 ; /* 0x0000536000008947 */ /* 0x000fea0003800000 */ /*0040*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0050*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff027624 */ /* 0x000fe200078e00ff */ /*0060*/ BSSY B0, 0x52f0 ; /* 0x0000528000007945 */ /* 0x000fe80003800000 */ /*0070*/ LOP3.LUT P0, RZ, R2, 0x1f, RZ, 0xc0, !PT ; /* 0x0000001f02ff7812 */ /* 0x000fda000780c0ff */ /*0080*/ @!P0 BRA 0x29f0 ; /* 0x0000296000008947 */ /* 0x000fea0003800000 */ /*0090*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff047624 */ /* 0x000fca00078e00ff */ /*00a0*/ ISETP.GE.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fda0003f06270 */ /*00b0*/ @!P0 BRA 0x15a0 ; /* 0x000014e000008947 */ /* 0x000fea0003800000 */ /*00c0*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fc800078e00ff */ /*00d0*/ IMAD.WIDE R6, R0, R7, c[0x0][0x160] ; /* 0x0000580000067625 */ /* 0x001fca00078e0207 */ /*00e0*/ LDG.E.64.CONSTANT R2, [R6.64] ; /* 0x0000000406027981 */ /* 0x000ea8000c1e9b00 */ /*00f0*/ LDG.E.64.CONSTANT R8, [R6.64+0x800] ; /* 0x0008000406087981 */ /* 0x000ea8000c1e9b00 */ /*0100*/ LDG.E.64.CONSTANT R10, [R6.64+0x1000] ; /* 0x00100004060a7981 */ /* 0x000ee8000c1e9b00 */ /*0110*/ LDG.E.64.CONSTANT R12, [R6.64+0x1800] ; /* 0x00180004060c7981 */ /* 0x000f28000c1e9b00 */ /*0120*/ LDG.E.64.CONSTANT R14, [R6.64+0x2000] ; /* 0x00200004060e7981 */ /* 0x000f68000c1e9b00 */ /*0130*/ LDG.E.64.CONSTANT R16, [R6.64+0x2800] ; /* 0x0028000406107981 */ /* 0x000f28000c1e9b00 */ /*0140*/ LDG.E.64.CONSTANT R18, [R6.64+0x3000] ; /* 0x0030000406127981 */ /* 0x000f28000c1e9b00 */ /*0150*/ LDG.E.64.CONSTANT R20, [R6.64+0x3800] ; /* 0x0038000406147981 */ /* 0x000f22000c1e9b00 */ /*0160*/ ISETP.GE.AND P1, PT, R4, 0x1000, PT ; /* 0x000010000400780c */ /* 0x000fe20003f26270 */ /*0170*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fe200078e00ff */ /*0180*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x004e0c0003f0e000 */ /*0190*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*01a0*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*01b0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*01c0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*01d0*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*01e0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*01f0*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*0200*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*0210*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f0e000 */ /*0220*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*0230*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*0240*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*0250*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*0260*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*0270*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0280*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*0290*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*02a0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*02b0*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*02c0*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fe20004000000 */ /*02d0*/ @!P1 BRA 0x570 ; /* 0x0000029000009947 */ /* 0x000fea0003800000 */ /*02e0*/ IADD3 R25, R4, -0x800, RZ ; /* 0xfffff80004197810 */ /* 0x000fe20007ffe0ff */ /*02f0*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fc800078e00ff */ /*0300*/ IMAD.WIDE R4, R0, 0x8, R6 ; /* 0x0000000800047825 */ /* 0x000fca00078e0206 */ /*0310*/ LDG.E.64.CONSTANT R8, [R4.64] ; /* 0x0000000404087981 */ /* 0x0000a8000c1e9b00 */ /*0320*/ LDG.E.64.CONSTANT R10, [R4.64+0x800] ; /* 0x00080004040a7981 */ /* 0x0000e8000c1e9b00 */ /*0330*/ LDG.E.64.CONSTANT R12, [R4.64+0x1000] ; /* 0x00100004040c7981 */ /* 0x000128000c1e9b00 */ /*0340*/ LDG.E.64.CONSTANT R14, [R4.64+0x1800] ; /* 0x00180004040e7981 */ /* 0x000168000c1e9b00 */ /*0350*/ LDG.E.64.CONSTANT R16, [R4.64+0x2000] ; /* 0x0020000404107981 */ /* 0x000128000c1e9b00 */ /*0360*/ LDG.E.64.CONSTANT R18, [R4.64+0x2800] ; /* 0x0028000404127981 */ /* 0x000128000c1e9b00 */ /*0370*/ LDG.E.64.CONSTANT R20, [R4.64+0x3000] ; /* 0x0030000404147981 */ /* 0x000128000c1e9b00 */ /*0380*/ LDG.E.64.CONSTANT R22, [R4.64+0x3800] ; /* 0x0038000404167981 */ /* 0x000124000c1e9b00 */ /*0390*/ IADD3 R4, -R0, c[0x0][0x170], RZ ; /* 0x00005c0000047a10 */ /* 0x001fc80007ffe1ff */ /*03a0*/ ISETP.GE.AND P1, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fe20003f26270 */ /*03b0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x004e0c0003f0e000 */ /*03c0*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*03d0*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*03e0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*03f0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*0400*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*0410*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*0420*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*0430*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*0440*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f0e000 */ /*0450*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*0460*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*0470*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*0480*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*0490*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*04a0*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*04b0*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*04c0*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*04d0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*04e0*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*04f0*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*0500*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*0510*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*0520*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fe20004000000 */ /*0530*/ @!P1 BRA 0x1160 ; /* 0x00000c2000009947 */ /* 0x000fea0003800000 */ /*0540*/ IADD3 R0, R0, 0x800, RZ ; /* 0x0000080000007810 */ /* 0x000fc80007ffe0ff */ /*0550*/ ISETP.GT.AND P0, PT, R0, R25, PT ; /* 0x000000190000720c */ /* 0x000fda0003f04270 */ /*0560*/ @!P0 BRA 0x300 ; /* 0xfffffd9000008947 */ /* 0x000fea000383ffff */ /*0570*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fda0003f06270 */ /*0580*/ @P0 BRA 0x1160 ; /* 0x00000bd000000947 */ /* 0x000fea0003800000 */ /*0590*/ S2R R45, SR_TID.X ; /* 0x00000000002d7919 */ /* 0x000e220000002100 */ /*05a0*/ IADD3 R44, -R0, c[0x0][0x170], RZ ; /* 0x00005c00002c7a10 */ /* 0x000fe20007ffe1ff */ /*05b0*/ BSSY B1, 0x1160 ; /* 0x00000ba000017945 */ /* 0x000fe60003800000 */ /*05c0*/ ISETP.GE.AND P0, PT, R45, R44, PT ; /* 0x0000002c2d00720c */ /* 0x001fda0003f06270 */ /*05d0*/ @P0 BRA 0x1150 ; /* 0x00000b7000000947 */ /* 0x000fea0003800000 */ /*05e0*/ LOP3.LUT R5, RZ, R45, RZ, 0x33, !PT ; /* 0x0000002dff057212 */ /* 0x000fe200078e33ff */ /*05f0*/ BSSY B2, 0x770 ; /* 0x0000017000027945 */ /* 0x000fe60003800000 */ /*0600*/ IADD3 R5, -R0, c[0x0][0x170], R5 ; /* 0x00005c0000057a10 */ /* 0x000fc80007ffe105 */ /*0610*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*0620*/ ISETP.GE.U32.AND P2, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f46070 */ /*0630*/ LOP3.LUT P0, R6, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304067812 */ /* 0x000fda000780c0ff */ /*0640*/ @!P0 BRA 0x760 ; /* 0x0000011000008947 */ /* 0x000fea0003800000 */ /*0650*/ IMAD.IADD R4, R45, 0x1, R0 ; /* 0x000000012d047824 */ /* 0x000fe400078e0200 */ /*0660*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*0670*/ IMAD.WIDE R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fc800078e0205 */ /*0680*/ IMAD.MOV.U32 R7, RZ, RZ, R4 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0004 */ /*0690*/ IMAD.MOV.U32 R8, RZ, RZ, R5 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0005 */ /*06a0*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0007 */ /*06b0*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0008 */ /*06c0*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e9b00 */ /*06d0*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*06e0*/ IADD3 R7, P3, R7, 0x800, RZ ; /* 0x0000080007077810 */ /* 0x000fe40007f7e0ff */ /*06f0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*0700*/ IADD3 R45, R45, 0x100, RZ ; /* 0x000001002d2d7810 */ /* 0x000fe20007ffe0ff */ /*0710*/ IMAD.X R8, RZ, RZ, R8, P3 ; /* 0x000000ffff087224 */ /* 0x000fe200018e0608 */ /*0720*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*0730*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*0740*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*0750*/ @P1 BRA 0x6a0 ; /* 0xffffff4000001947 */ /* 0x000fea000383ffff */ /*0760*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0770*/ @!P2 BRA 0x1150 ; /* 0x000009d00000a947 */ /* 0x000fea0003800000 */ /*0780*/ IMAD.IADD R6, R44, 0x1, -R45 ; /* 0x000000012c067824 */ /* 0x000fe200078e0a2d */ /*0790*/ BSSY B2, 0xd40 ; /* 0x000005a000027945 */ /* 0x000fe20003800000 */ /*07a0*/ IMAD.IADD R0, R45, 0x1, R0 ; /* 0x000000012d007824 */ /* 0x000fe200078e0200 */ /*07b0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0f070 */ /*07c0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x8 ; /* 0x00000008ff097424 */ /* 0x000fe200078e00ff */ /*07d0*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe40003f24270 */ /*07e0*/ IADD3 R16, R0.reuse, 0x300, RZ ; /* 0x0000030000107810 */ /* 0x040fe20007ffe0ff */ /*07f0*/ IMAD.WIDE R4, R0.reuse, R9, c[0x0][0x160] ; /* 0x0000580000047625 */ /* 0x040fe200078e0209 */ /*0800*/ IADD3 R12, R0, 0x200, RZ ; /* 0x00000200000c7810 */ /* 0x000fc40007ffe0ff */ /*0810*/ IADD3 R8, R0, 0x100, RZ ; /* 0x0000010000087810 */ /* 0x000fe20007ffe0ff */ /*0820*/ IMAD.WIDE R16, R16, R9, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fc800078e0209 */ /*0830*/ IMAD.WIDE R12, R12, R9, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc800078e0209 */ /*0840*/ IMAD.WIDE R8, R8, R9, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0209 */ /*0850*/ @!P1 BRA 0xd30 ; /* 0x000004d000009947 */ /* 0x000fea0003800000 */ /*0860*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0870*/ IADD3 R0, R44, -0xc00, RZ ; /* 0xfffff4002c007810 */ /* 0x000fe40007ffe0ff */ /*0880*/ LDG.E.64.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x0000a8000c1e9b00 */ /*0890*/ LDG.E.64.CONSTANT R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x0002e8000c1e9b00 */ /*08a0*/ LDG.E.64.CONSTANT R14, [R12.64] ; /* 0x000000040c0e7981 */ /* 0x000968000c1e9b00 */ /*08b0*/ LDG.E.64.CONSTANT R18, [R16.64] ; /* 0x0000000410127981 */ /* 0x0000e8000c1e9b00 */ /*08c0*/ LDG.E.64.CONSTANT R20, [R4.64+0x2000] ; /* 0x0020000404147981 */ /* 0x000168000c1e9b00 */ /*08d0*/ LDG.E.64.CONSTANT R22, [R8.64+0x2000] ; /* 0x0020000408167981 */ /* 0x000368000c1e9b00 */ /*08e0*/ LDG.E.64.CONSTANT R24, [R12.64+0x2000] ; /* 0x002000040c187981 */ /* 0x000968000c1e9b00 */ /*08f0*/ LDG.E.64.CONSTANT R26, [R16.64+0x2000] ; /* 0x00200004101a7981 */ /* 0x000168000c1e9b00 */ /*0900*/ LDG.E.64.CONSTANT R28, [R4.64+0x4000] ; /* 0x00400004041c7981 */ /* 0x000168000c1e9b00 */ /*0910*/ LDG.E.64.CONSTANT R30, [R8.64+0x4000] ; /* 0x00400004081e7981 */ /* 0x000368000c1e9b00 */ /*0920*/ LDG.E.64.CONSTANT R32, [R12.64+0x4000] ; /* 0x004000040c207981 */ /* 0x000968000c1e9b00 */ /*0930*/ LDG.E.64.CONSTANT R34, [R16.64+0x4000] ; /* 0x0040000410227981 */ /* 0x000168000c1e9b00 */ /*0940*/ LDG.E.64.CONSTANT R36, [R4.64+0x6000] ; /* 0x0060000404247981 */ /* 0x000168000c1e9b00 */ /*0950*/ LDG.E.64.CONSTANT R38, [R8.64+0x6000] ; /* 0x0060000408267981 */ /* 0x000368000c1e9b00 */ /*0960*/ LDG.E.64.CONSTANT R40, [R12.64+0x6000] ; /* 0x006000040c287981 */ /* 0x000968000c1e9b00 */ /*0970*/ LDG.E.64.CONSTANT R42, [R16.64+0x6000] ; /* 0x00600004102a7981 */ /* 0x000162000c1e9b00 */ /*0980*/ IADD3 R45, R45, 0x1000, RZ ; /* 0x000010002d2d7810 */ /* 0x000fc40007ffe0ff */ /*0990*/ IADD3 R8, P5, R8, 0x8000, RZ ; /* 0x0000800008087810 */ /* 0x002fe40007fbe0ff */ /*09a0*/ ISETP.GE.AND P2, PT, R45, R0, PT ; /* 0x000000002d00720c */ /* 0x000fe40003f46270 */ /*09b0*/ IADD3 R12, P4, R12, 0x8000, RZ ; /* 0x000080000c0c7810 */ /* 0x010fe20007f9e0ff */ /*09c0*/ IMAD.X R9, RZ, RZ, R9, P5 ; /* 0x000000ffff097224 */ /* 0x000fe200028e0609 */ /*09d0*/ IADD3 R4, P6, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fe40007fde0ff */ /*09e0*/ IADD3 R16, P3, R16, 0x8000, RZ ; /* 0x0000800010107810 */ /* 0x000fe20007f7e0ff */ /*09f0*/ IMAD.X R13, RZ, RZ, R13, P4 ; /* 0x000000ffff0d7224 */ /* 0x000fe400020e060d */ /*0a00*/ IMAD.X R5, RZ, RZ, R5, P6 ; /* 0x000000ffff057224 */ /* 0x000fc400030e0605 */ /*0a10*/ IMAD.X R17, RZ, RZ, R17, P3 ; /* 0x000000ffff117224 */ /* 0x000fe200018e0611 */ /*0a20*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x004e0c0003f2e000 */ /*0a30*/ FSEL R2, R2, R6, !P1 ; /* 0x0000000602027208 */ /* 0x001fe40004800000 */ /*0a40*/ FSEL R3, R3, R7, !P1 ; /* 0x0000000703037208 */ /* 0x000fcc0004800000 */ /*0a50*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f2e000 */ /*0a60*/ FSEL R2, R2, R10, !P1 ; /* 0x0000000a02027208 */ /* 0x001fe40004800000 */ /*0a70*/ FSEL R3, R3, R11, !P1 ; /* 0x0000000b03037208 */ /* 0x000fcc0004800000 */ /*0a80*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f2e000 */ /*0a90*/ FSEL R2, R2, R14, !P1 ; /* 0x0000000e02027208 */ /* 0x001fe40004800000 */ /*0aa0*/ FSEL R3, R3, R15, !P1 ; /* 0x0000000f03037208 */ /* 0x000fcc0004800000 */ /*0ab0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*0ac0*/ FSEL R2, R2, R18, !P1 ; /* 0x0000001202027208 */ /* 0x001fe40004800000 */ /*0ad0*/ FSEL R3, R3, R19, !P1 ; /* 0x0000001303037208 */ /* 0x000fcc0004800000 */ /*0ae0*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*0af0*/ FSEL R2, R2, R20, !P1 ; /* 0x0000001402027208 */ /* 0x001fe40004800000 */ /*0b00*/ FSEL R3, R3, R21, !P1 ; /* 0x0000001503037208 */ /* 0x000fcc0004800000 */ /*0b10*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*0b20*/ FSEL R2, R2, R22, !P1 ; /* 0x0000001602027208 */ /* 0x001fe40004800000 */ /*0b30*/ FSEL R3, R3, R23, !P1 ; /* 0x0000001703037208 */ /* 0x000fcc0004800000 */ /*0b40*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*0b50*/ FSEL R2, R2, R24, !P1 ; /* 0x0000001802027208 */ /* 0x001fe40004800000 */ /*0b60*/ FSEL R3, R3, R25, !P1 ; /* 0x0000001903037208 */ /* 0x000fcc0004800000 */ /*0b70*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*0b80*/ FSEL R2, R2, R26, !P1 ; /* 0x0000001a02027208 */ /* 0x001fe40004800000 */ /*0b90*/ FSEL R3, R3, R27, !P1 ; /* 0x0000001b03037208 */ /* 0x000fcc0004800000 */ /*0ba0*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*0bb0*/ FSEL R2, R2, R28, !P1 ; /* 0x0000001c02027208 */ /* 0x001fe40004800000 */ /*0bc0*/ FSEL R3, R3, R29, !P1 ; /* 0x0000001d03037208 */ /* 0x000fcc0004800000 */ /*0bd0*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*0be0*/ FSEL R2, R2, R30, !P1 ; /* 0x0000001e02027208 */ /* 0x001fe40004800000 */ /*0bf0*/ FSEL R3, R3, R31, !P1 ; /* 0x0000001f03037208 */ /* 0x000fcc0004800000 */ /*0c00*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*0c10*/ FSEL R2, R2, R32, !P1 ; /* 0x0000002002027208 */ /* 0x001fe40004800000 */ /*0c20*/ FSEL R3, R3, R33, !P1 ; /* 0x0000002103037208 */ /* 0x000fcc0004800000 */ /*0c30*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x000e0c0003f2e000 */ /*0c40*/ FSEL R2, R2, R34, !P1 ; /* 0x0000002202027208 */ /* 0x001fe40004800000 */ /*0c50*/ FSEL R3, R3, R35, !P1 ; /* 0x0000002303037208 */ /* 0x000fcc0004800000 */ /*0c60*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x000e0c0003f2e000 */ /*0c70*/ FSEL R2, R2, R36, !P1 ; /* 0x0000002402027208 */ /* 0x001fe40004800000 */ /*0c80*/ FSEL R3, R3, R37, !P1 ; /* 0x0000002503037208 */ /* 0x000fcc0004800000 */ /*0c90*/ DSETP.GEU.AND P1, PT, R2, R38, PT ; /* 0x000000260200722a */ /* 0x000e0c0003f2e000 */ /*0ca0*/ FSEL R2, R2, R38, !P1 ; /* 0x0000002602027208 */ /* 0x001fe40004800000 */ /*0cb0*/ FSEL R3, R3, R39, !P1 ; /* 0x0000002703037208 */ /* 0x000fcc0004800000 */ /*0cc0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x000e0c0003f2e000 */ /*0cd0*/ FSEL R2, R2, R40, !P1 ; /* 0x0000002802027208 */ /* 0x001fe40004800000 */ /*0ce0*/ FSEL R3, R3, R41, !P1 ; /* 0x0000002903037208 */ /* 0x000fcc0004800000 */ /*0cf0*/ DSETP.GEU.AND P1, PT, R2, R42, PT ; /* 0x0000002a0200722a */ /* 0x000e0c0003f2e000 */ /*0d00*/ FSEL R2, R2, R42, !P1 ; /* 0x0000002a02027208 */ /* 0x001fe40004800000 */ /*0d10*/ FSEL R3, R3, R43, !P1 ; /* 0x0000002b03037208 */ /* 0x000fe20004800000 */ /*0d20*/ @!P2 BRA 0x880 ; /* 0xfffffb500000a947 */ /* 0x000fea000383ffff */ /*0d30*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0d40*/ IMAD.IADD R0, R44, 0x1, -R45 ; /* 0x000000012c007824 */ /* 0x000fe200078e0a2d */ /*0d50*/ BSSY B2, 0x1030 ; /* 0x000002d000027945 */ /* 0x000fe80003800000 */ /*0d60*/ ISETP.GT.AND P1, PT, R0, 0x400, PT ; /* 0x000004000000780c */ /* 0x000fda0003f24270 */ /*0d70*/ @!P1 BRA 0x1020 ; /* 0x000002a000009947 */ /* 0x000fea0003800000 */ /*0d80*/ LDG.E.64.CONSTANT R26, [R4.64] ; /* 0x00000004041a7981 */ /* 0x0000a8000c1e9b00 */ /*0d90*/ LDG.E.64.CONSTANT R24, [R8.64] ; /* 0x0000000408187981 */ /* 0x0002e8000c1e9b00 */ /*0da0*/ LDG.E.64.CONSTANT R22, [R12.64] ; /* 0x000000040c167981 */ /* 0x000968000c1e9b00 */ /*0db0*/ LDG.E.64.CONSTANT R20, [R16.64] ; /* 0x0000000410147981 */ /* 0x0000e8000c1e9b00 */ /*0dc0*/ LDG.E.64.CONSTANT R18, [R4.64+0x2000] ; /* 0x0020000404127981 */ /* 0x000168000c1e9b00 */ /*0dd0*/ LDG.E.64.CONSTANT R14, [R8.64+0x2000] ; /* 0x00200004080e7981 */ /* 0x000368000c1e9b00 */ /*0de0*/ LDG.E.64.CONSTANT R6, [R12.64+0x2000] ; /* 0x002000040c067981 */ /* 0x000968000c1e9b00 */ /*0df0*/ LDG.E.64.CONSTANT R10, [R16.64+0x2000] ; /* 0x00200004100a7981 */ /* 0x000962000c1e9b00 */ /*0e00*/ IADD3 R4, P5, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fc40007fbe0ff */ /*0e10*/ IADD3 R8, P4, R8, 0x4000, RZ ; /* 0x0000400008087810 */ /* 0x002fe40007f9e0ff */ /*0e20*/ IADD3 R45, R45, 0x800, RZ ; /* 0x000008002d2d7810 */ /* 0x000fe20007ffe0ff */ /*0e30*/ IMAD.X R5, RZ, RZ, R5, P5 ; /* 0x000000ffff057224 */ /* 0x000fe200028e0605 */ /*0e40*/ IADD3 R12, P3, R12, 0x4000, RZ ; /* 0x000040000c0c7810 */ /* 0x010fe20007f7e0ff */ /*0e50*/ IMAD.X R9, RZ, RZ, R9, P4 ; /* 0x000000ffff097224 */ /* 0x000fe200020e0609 */ /*0e60*/ IADD3 R16, P2, R16, 0x4000, RZ ; /* 0x0000400010107810 */ /* 0x000fc60007f5e0ff */ /*0e70*/ IMAD.X R13, RZ, RZ, R13, P3 ; /* 0x000000ffff0d7224 */ /* 0x000fe400018e060d */ /*0e80*/ IMAD.X R17, RZ, RZ, R17, P2 ; /* 0x000000ffff117224 */ /* 0x000fe200010e0611 */ /*0e90*/ DSETP.GEU.AND P0, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x004e0c0003f0e000 */ /*0ea0*/ FSEL R2, R2, R26, !P0 ; /* 0x0000001a02027208 */ /* 0x001fe40004000000 */ /*0eb0*/ FSEL R3, R3, R27, !P0 ; /* 0x0000001b03037208 */ /* 0x000fcc0004000000 */ /*0ec0*/ DSETP.GEU.AND P0, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x008e0c0003f0e000 */ /*0ed0*/ FSEL R2, R2, R24, !P0 ; /* 0x0000001802027208 */ /* 0x001fe40004000000 */ /*0ee0*/ FSEL R3, R3, R25, !P0 ; /* 0x0000001903037208 */ /* 0x000fcc0004000000 */ /*0ef0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x020e0c0003f0e000 */ /*0f00*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*0f10*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fcc0004000000 */ /*0f20*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*0f30*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*0f40*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*0f50*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0f60*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*0f70*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*0f80*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*0f90*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*0fa0*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*0fb0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*0fc0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*0fd0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fe40004000000 */ /*0fe0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*0ff0*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*1000*/ FSEL R2, R2, R10, !P1 ; /* 0x0000000a02027208 */ /* 0x001fe40004800000 */ /*1010*/ FSEL R3, R3, R11, !P1 ; /* 0x0000000b03037208 */ /* 0x000fe40004800000 */ /*1020*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1030*/ ISETP.LT.OR P0, PT, R45, R44, P0 ; /* 0x0000002c2d00720c */ /* 0x000fda0000701670 */ /*1040*/ @!P0 BRA 0x1150 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*1050*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea8000c1e9b00 */ /*1060*/ LDG.E.64.CONSTANT R6, [R8.64] ; /* 0x0000000408067981 */ /* 0x0000e8000c1e9b00 */ /*1070*/ LDG.E.64.CONSTANT R10, [R16.64] ; /* 0x00000004100a7981 */ /* 0x000f28000c1e9b00 */ /*1080*/ LDG.E.64.CONSTANT R8, [R12.64] ; /* 0x000000040c087981 */ /* 0x001f62000c1e9b00 */ /*1090*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*10a0*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*10b0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*10c0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x008e0c0003f0e000 */ /*10d0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*10e0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*10f0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x020e0c0003f0e000 */ /*1100*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*1110*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*1120*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*1130*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*1140*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fe40004000000 */ /*1150*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1160*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x000fe800000e0000 */ /*1170*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*1180*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e680000000000 */ /*1190*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000ea20000002100 */ /*11a0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e220003f0e000 */ /*11b0*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x002fca0003f25270 */ /*11c0*/ ISETP.GT.OR P0, PT, R10, 0x1e, !P0 ; /* 0x0000001e0a00780c */ /* 0x001fc80004704670 */ /*11d0*/ FSEL R6, R2, R4, P0 ; /* 0x0000000402067208 */ /* 0x000fe40000000000 */ /*11e0*/ FSEL R7, R3, R5, P0 ; /* 0x0000000503077208 */ /* 0x000fc60000000000 */ /*11f0*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe800000e0000 */ /*1200*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2400000e0000 */ /*1210*/ DSETP.GEU.AND P0, PT, R6, R4, PT ; /* 0x000000040600722a */ /* 0x001e0c0003f0e000 */ /*1220*/ ISETP.GT.OR P0, PT, R10, 0x1d, !P0 ; /* 0x0000001d0a00780c */ /* 0x001fc80004704670 */ /*1230*/ FSEL R4, R6, R4, P0 ; /* 0x0000000406047208 */ /* 0x000fe40000000000 */ /*1240*/ FSEL R5, R7, R5, P0 ; /* 0x0000000507057208 */ /* 0x000fc60000000000 */ /*1250*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*1260*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*1270*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*1280*/ ISETP.GT.OR P0, PT, R10, 0x1b, !P0 ; /* 0x0000001b0a00780c */ /* 0x001fc80004704670 */ /*1290*/ FSEL R8, R4, R2, P0 ; /* 0x0000000204087208 */ /* 0x000fe40000000000 */ /*12a0*/ FSEL R9, R5, R3, P0 ; /* 0x0000000305097208 */ /* 0x000fe40000000000 */ /*12b0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff059819 */ /* 0x004fe20000011400 */ /*12c0*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe600000e0000 */ /*12d0*/ @!P1 LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005059211 */ /* 0x000fe200078f28ff */ /*12e0*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e2600000e0000 */ /*12f0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff059819 */ /* 0x000fca0000011405 */ /*1300*/ @!P1 IMAD.SHL.U32 R5, R5, 0x8, RZ ; /* 0x0000000805059824 */ /* 0x000fe200078e00ff */ /*1310*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*1320*/ ISETP.GT.OR P0, PT, R10, 0x17, !P0 ; /* 0x000000170a00780c */ /* 0x001fc80004704670 */ /*1330*/ FSEL R6, R8, R2, P0 ; /* 0x0000000208067208 */ /* 0x000fe40000000000 */ /*1340*/ FSEL R7, R9, R3, P0 ; /* 0x0000000309077208 */ /* 0x000fc60000000000 */ /*1350*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*1360*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*1370*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x001e0c0003f0e000 */ /*1380*/ ISETP.GT.OR P0, PT, R10, 0xf, !P0 ; /* 0x0000000f0a00780c */ /* 0x001fc80004704670 */ /*1390*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x000fe40000000000 */ /*13a0*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe40000000000 */ /*13b0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*13c0*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*13d0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*13e0*/ @P0 BRA 0x52e0 ; /* 0x00003ef000000947 */ /* 0x000fea0003800000 */ /*13f0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*1400*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*1410*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*1420*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*1430*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*1440*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*1450*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*1460*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*1470*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*1480*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*1490*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*14a0*/ FSEL R4, R2, R8, !P0 ; /* 0x0000000802047208 */ /* 0x001fe40004000000 */ /*14b0*/ FSEL R5, R3, R9, !P0 ; /* 0x0000000903057208 */ /* 0x000fe40004000000 */ /*14c0*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*14d0*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*14e0*/ FSEL R4, R4, R10, !P0 ; /* 0x0000000a04047208 */ /* 0x002fe40004000000 */ /*14f0*/ FSEL R5, R5, R11, !P0 ; /* 0x0000000b05057208 */ /* 0x000fcc0004000000 */ /*1500*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*1510*/ FSEL R4, R4, R12, !P0 ; /* 0x0000000c04047208 */ /* 0x002fe40004000000 */ /*1520*/ FSEL R5, R5, R13, !P0 ; /* 0x0000000d05057208 */ /* 0x000fcc0004000000 */ /*1530*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*1540*/ FSEL R4, R4, R14, !P0 ; /* 0x0000000e04047208 */ /* 0x002fe40004000000 */ /*1550*/ FSEL R5, R5, R15, !P0 ; /* 0x0000000f05057208 */ /* 0x000fcc0004000000 */ /*1560*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*1570*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*1580*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*1590*/ BRA 0x52e0 ; /* 0x00003d4000007947 */ /* 0x000fea0003800000 */ /*15a0*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*15b0*/ BSSY B1, 0x1640 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*15c0*/ IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0000 */ /*15d0*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fd4000001ff00 */ /*15e0*/ @P0 BRA 0x1630 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*15f0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x000fc800078e00ff */ /*1600*/ IMAD.WIDE R2, R0, R3, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fcc00078e0203 */ /*1610*/ LDG.E.64.CONSTANT R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e9b00 */ /*1620*/ IADD3 R5, R0, 0x100, RZ ; /* 0x0000010000057810 */ /* 0x000fc60007ffe0ff */ /*1630*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1640*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*1650*/ BSSY B1, 0x20b0 ; /* 0x00000a5000017945 */ /* 0x000fd80003800000 */ /*1660*/ @P0 BRA 0x20a0 ; /* 0x00000a3000000947 */ /* 0x000fea0003800000 */ /*1670*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*1680*/ BSSY B2, 0x17f0 ; /* 0x0000016000027945 */ /* 0x000fe60003800000 */ /*1690*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*16a0*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*16b0*/ ISETP.GE.U32.AND P2, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f46070 */ /*16c0*/ LOP3.LUT P0, R8, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306087812 */ /* 0x000fda000780c0ff */ /*16d0*/ @!P0 BRA 0x17e0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*16e0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*16f0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fc800078e0206 */ /*1700*/ IMAD.MOV.U32 R9, RZ, RZ, R6 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0006 */ /*1710*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*1720*/ IMAD.MOV.U32 R6, RZ, RZ, R9 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0009 */ /*1730*/ IMAD.MOV.U32 R7, RZ, RZ, R10 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e000a */ /*1740*/ LDG.E.64.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e9b00 */ /*1750*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*1760*/ IADD3 R9, P3, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fe40007f7e0ff */ /*1770*/ ISETP.NE.AND P1, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f25270 */ /*1780*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe20007ffe0ff */ /*1790*/ IMAD.X R10, RZ, RZ, R10, P3 ; /* 0x000000ffff0a7224 */ /* 0x000fe200018e060a */ /*17a0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f0e000 */ /*17b0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*17c0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fe20004000000 */ /*17d0*/ @P1 BRA 0x1720 ; /* 0xffffff4000001947 */ /* 0x000fea000383ffff */ /*17e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*17f0*/ @!P2 BRA 0x20a0 ; /* 0x000008a00000a947 */ /* 0x000fea0003800000 */ /*1800*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x000fe20007ffe1ff */ /*1810*/ BSSY B2, 0x1cf0 ; /* 0x000004d000027945 */ /* 0x000fe20003800000 */ /*1820*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1830*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe20003f24270 */ /*1840*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*1850*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fd000078e0206 */ /*1860*/ @!P1 BRA 0x1ce0 ; /* 0x0000047000009947 */ /* 0x000fea0003800000 */ /*1870*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1880*/ IADD3 R38, R4, -0xc00, RZ ; /* 0xfffff40004267810 */ /* 0x000fe40007ffe0ff */ /*1890*/ LDG.E.64.CONSTANT R40, [R6.64] ; /* 0x0000000406287981 */ /* 0x0000a8000c1e9b00 */ /*18a0*/ LDG.E.64.CONSTANT R36, [R6.64+0x800] ; /* 0x0008000406247981 */ /* 0x0000e8000c1e9b00 */ /*18b0*/ LDG.E.64.CONSTANT R34, [R6.64+0x1000] ; /* 0x0010000406227981 */ /* 0x000128000c1e9b00 */ /*18c0*/ LDG.E.64.CONSTANT R32, [R6.64+0x1800] ; /* 0x0018000406207981 */ /* 0x0000e8000c1e9b00 */ /*18d0*/ LDG.E.64.CONSTANT R30, [R6.64+0x2000] ; /* 0x00200004061e7981 */ /* 0x000128000c1e9b00 */ /*18e0*/ LDG.E.64.CONSTANT R28, [R6.64+0x2800] ; /* 0x00280004061c7981 */ /* 0x000128000c1e9b00 */ /*18f0*/ LDG.E.64.CONSTANT R26, [R6.64+0x3000] ; /* 0x00300004061a7981 */ /* 0x000128000c1e9b00 */ /*1900*/ LDG.E.64.CONSTANT R24, [R6.64+0x3800] ; /* 0x0038000406187981 */ /* 0x000128000c1e9b00 */ /*1910*/ LDG.E.64.CONSTANT R22, [R6.64+0x4000] ; /* 0x0040000406167981 */ /* 0x000128000c1e9b00 */ /*1920*/ LDG.E.64.CONSTANT R20, [R6.64+0x4800] ; /* 0x0048000406147981 */ /* 0x000128000c1e9b00 */ /*1930*/ LDG.E.64.CONSTANT R18, [R6.64+0x5000] ; /* 0x0050000406127981 */ /* 0x000128000c1e9b00 */ /*1940*/ LDG.E.64.CONSTANT R16, [R6.64+0x5800] ; /* 0x0058000406107981 */ /* 0x000128000c1e9b00 */ /*1950*/ LDG.E.64.CONSTANT R14, [R6.64+0x6000] ; /* 0x00600004060e7981 */ /* 0x000128000c1e9b00 */ /*1960*/ LDG.E.64.CONSTANT R12, [R6.64+0x6800] ; /* 0x00680004060c7981 */ /* 0x000128000c1e9b00 */ /*1970*/ LDG.E.64.CONSTANT R8, [R6.64+0x7000] ; /* 0x0070000406087981 */ /* 0x000128000c1e9b00 */ /*1980*/ LDG.E.64.CONSTANT R10, [R6.64+0x7800] ; /* 0x00780004060a7981 */ /* 0x000122000c1e9b00 */ /*1990*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*19a0*/ ISETP.GE.AND P2, PT, R5, R38, PT ; /* 0x000000260500720c */ /* 0x000fe40003f46270 */ /*19b0*/ IADD3 R6, P3, R6, 0x8000, RZ ; /* 0x0000800006067810 */ /* 0x001fca0007f7e0ff */ /*19c0*/ IMAD.X R7, RZ, RZ, R7, P3 ; /* 0x000000ffff077224 */ /* 0x000fe200018e0607 */ /*19d0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x024e0c0003f2e000 */ /*19e0*/ FSEL R2, R2, R40, !P1 ; /* 0x0000002802027208 */ /* 0x001fe40004800000 */ /*19f0*/ FSEL R3, R3, R41, !P1 ; /* 0x0000002903037208 */ /* 0x000fcc0004800000 */ /*1a00*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x008e0c0003f2e000 */ /*1a10*/ FSEL R2, R2, R36, !P1 ; /* 0x0000002402027208 */ /* 0x001fe40004800000 */ /*1a20*/ FSEL R3, R3, R37, !P1 ; /* 0x0000002503037208 */ /* 0x000fcc0004800000 */ /*1a30*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x010e0c0003f2e000 */ /*1a40*/ FSEL R2, R2, R34, !P1 ; /* 0x0000002202027208 */ /* 0x001fe40004800000 */ /*1a50*/ FSEL R3, R3, R35, !P1 ; /* 0x0000002303037208 */ /* 0x000fcc0004800000 */ /*1a60*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*1a70*/ FSEL R2, R2, R32, !P1 ; /* 0x0000002002027208 */ /* 0x001fe40004800000 */ /*1a80*/ FSEL R3, R3, R33, !P1 ; /* 0x0000002103037208 */ /* 0x000fcc0004800000 */ /*1a90*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*1aa0*/ FSEL R2, R2, R30, !P1 ; /* 0x0000001e02027208 */ /* 0x001fe40004800000 */ /*1ab0*/ FSEL R3, R3, R31, !P1 ; /* 0x0000001f03037208 */ /* 0x000fcc0004800000 */ /*1ac0*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*1ad0*/ FSEL R2, R2, R28, !P1 ; /* 0x0000001c02027208 */ /* 0x001fe40004800000 */ /*1ae0*/ FSEL R3, R3, R29, !P1 ; /* 0x0000001d03037208 */ /* 0x000fcc0004800000 */ /*1af0*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*1b00*/ FSEL R2, R2, R26, !P1 ; /* 0x0000001a02027208 */ /* 0x001fe40004800000 */ /*1b10*/ FSEL R3, R3, R27, !P1 ; /* 0x0000001b03037208 */ /* 0x000fcc0004800000 */ /*1b20*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*1b30*/ FSEL R2, R2, R24, !P1 ; /* 0x0000001802027208 */ /* 0x001fe40004800000 */ /*1b40*/ FSEL R3, R3, R25, !P1 ; /* 0x0000001903037208 */ /* 0x000fcc0004800000 */ /*1b50*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*1b60*/ FSEL R2, R2, R22, !P1 ; /* 0x0000001602027208 */ /* 0x001fe40004800000 */ /*1b70*/ FSEL R3, R3, R23, !P1 ; /* 0x0000001703037208 */ /* 0x000fcc0004800000 */ /*1b80*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*1b90*/ FSEL R2, R2, R20, !P1 ; /* 0x0000001402027208 */ /* 0x001fe40004800000 */ /*1ba0*/ FSEL R3, R3, R21, !P1 ; /* 0x0000001503037208 */ /* 0x000fcc0004800000 */ /*1bb0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*1bc0*/ FSEL R2, R2, R18, !P1 ; /* 0x0000001202027208 */ /* 0x001fe40004800000 */ /*1bd0*/ FSEL R3, R3, R19, !P1 ; /* 0x0000001303037208 */ /* 0x000fcc0004800000 */ /*1be0*/ DSETP.GEU.AND P1, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f2e000 */ /*1bf0*/ FSEL R2, R2, R16, !P1 ; /* 0x0000001002027208 */ /* 0x001fe40004800000 */ /*1c00*/ FSEL R3, R3, R17, !P1 ; /* 0x0000001103037208 */ /* 0x000fcc0004800000 */ /*1c10*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f2e000 */ /*1c20*/ FSEL R2, R2, R14, !P1 ; /* 0x0000000e02027208 */ /* 0x001fe40004800000 */ /*1c30*/ FSEL R3, R3, R15, !P1 ; /* 0x0000000f03037208 */ /* 0x000fcc0004800000 */ /*1c40*/ DSETP.GEU.AND P1, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f2e000 */ /*1c50*/ FSEL R2, R2, R12, !P1 ; /* 0x0000000c02027208 */ /* 0x001fe40004800000 */ /*1c60*/ FSEL R3, R3, R13, !P1 ; /* 0x0000000d03037208 */ /* 0x000fcc0004800000 */ /*1c70*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*1c80*/ FSEL R2, R2, R8, !P1 ; /* 0x0000000802027208 */ /* 0x001fe40004800000 */ /*1c90*/ FSEL R3, R3, R9, !P1 ; /* 0x0000000903037208 */ /* 0x000fcc0004800000 */ /*1ca0*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*1cb0*/ FSEL R2, R2, R10, !P1 ; /* 0x0000000a02027208 */ /* 0x001fe40004800000 */ /*1cc0*/ FSEL R3, R3, R11, !P1 ; /* 0x0000000b03037208 */ /* 0x000fe20004800000 */ /*1cd0*/ @!P2 BRA 0x1890 ; /* 0xfffffbb00000a947 */ /* 0x000fea000383ffff */ /*1ce0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1cf0*/ IADD3 R8, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x000fe20007ffe1ff */ /*1d00*/ BSSY B2, 0x1f80 ; /* 0x0000027000027945 */ /* 0x000fe60003800000 */ /*1d10*/ ISETP.GT.AND P1, PT, R8, 0x400, PT ; /* 0x000004000800780c */ /* 0x000fda0003f24270 */ /*1d20*/ @!P1 BRA 0x1f70 ; /* 0x0000024000009947 */ /* 0x000fea0003800000 */ /*1d30*/ LDG.E.64.CONSTANT R10, [R6.64] ; /* 0x00000004060a7981 */ /* 0x0000a8000c1e9b00 */ /*1d40*/ LDG.E.64.CONSTANT R12, [R6.64+0x800] ; /* 0x00080004060c7981 */ /* 0x0000e8000c1e9b00 */ /*1d50*/ LDG.E.64.CONSTANT R14, [R6.64+0x1000] ; /* 0x00100004060e7981 */ /* 0x000128000c1e9b00 */ /*1d60*/ LDG.E.64.CONSTANT R16, [R6.64+0x1800] ; /* 0x0018000406107981 */ /* 0x0000e8000c1e9b00 */ /*1d70*/ LDG.E.64.CONSTANT R18, [R6.64+0x2000] ; /* 0x0020000406127981 */ /* 0x000128000c1e9b00 */ /*1d80*/ LDG.E.64.CONSTANT R20, [R6.64+0x2800] ; /* 0x0028000406147981 */ /* 0x000128000c1e9b00 */ /*1d90*/ LDG.E.64.CONSTANT R22, [R6.64+0x3000] ; /* 0x0030000406167981 */ /* 0x000128000c1e9b00 */ /*1da0*/ LDG.E.64.CONSTANT R8, [R6.64+0x3800] ; /* 0x0038000406087981 */ /* 0x000122000c1e9b00 */ /*1db0*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fc40007ffe0ff */ /*1dc0*/ IADD3 R6, P2, R6, 0x4000, RZ ; /* 0x0000400006067810 */ /* 0x001fca0007f5e0ff */ /*1dd0*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fe200010e0607 */ /*1de0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x024e0c0003f0e000 */ /*1df0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*1e00*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*1e10*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x008e0c0003f0e000 */ /*1e20*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*1e30*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*1e40*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x010e0c0003f0e000 */ /*1e50*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*1e60*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*1e70*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*1e80*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*1e90*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*1ea0*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*1eb0*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*1ec0*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*1ed0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*1ee0*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*1ef0*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*1f00*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*1f10*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*1f20*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fe40004000000 */ /*1f30*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*1f40*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*1f50*/ FSEL R2, R2, R8, !P1 ; /* 0x0000000802027208 */ /* 0x001fe40004800000 */ /*1f60*/ FSEL R3, R3, R9, !P1 ; /* 0x0000000903037208 */ /* 0x000fe40004800000 */ /*1f70*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1f80*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*1f90*/ @!P0 BRA 0x20a0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*1fa0*/ LDG.E.64.CONSTANT R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x000ea8000c1e9b00 */ /*1fb0*/ LDG.E.64.CONSTANT R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x000ee8000c1e9b00 */ /*1fc0*/ LDG.E.64.CONSTANT R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000f28000c1e9b00 */ /*1fd0*/ LDG.E.64.CONSTANT R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000ee2000c1e9b00 */ /*1fe0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x024e0c0003f0e000 */ /*1ff0*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*2000*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*2010*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*2020*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*2030*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*2040*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*2050*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*2060*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*2070*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*2080*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*2090*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fe40004000000 */ /*20a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*20b0*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x000e220000000000 */ /*20c0*/ ISETP.GT.AND P0, PT, R4, 0xff, PT ; /* 0x000000ff0400780c */ /* 0x000fe40003f04270 */ /*20d0*/ SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff057819 */ /* 0x000fc80000011400 */ /*20e0*/ LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005057211 */ /* 0x000fc800078f28ff */ /*20f0*/ SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff057819 */ /* 0x000fc60000011405 */ /*2100*/ @P0 BRA 0x2610 ; /* 0x0000050000000947 */ /* 0x000fea0003800000 */ /*2110*/ IMAD.SHL.U32 R7, R5, 0x20, RZ ; /* 0x0000002005077824 */ /* 0x000fe200078e00ff */ /*2120*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*2130*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*2140*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*2150*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*2160*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fe40003f04270 */ /*2170*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*2180*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fca0000000000 */ /*2190*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x020fe800000e0007 */ /*21a0*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*21b0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*21c0*/ ISETP.LT.AND P0, PT, R6, R7, P0 ; /* 0x000000070600720c */ /* 0x001fc80000701270 */ /*21d0*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*21e0*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*21f0*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe800000e0007 */ /*2200*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*2210*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*2220*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*2230*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fe40007ffe0ff */ /*2240*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x000fe40000000000 */ /*2250*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fc60000000000 */ /*2260*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe800000e0007 */ /*2270*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*2280*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2290*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*22a0*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fe40007ffe0ff */ /*22b0*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*22c0*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*22d0*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe800000e0007 */ /*22e0*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*22f0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*2300*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*2310*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fe40007ffe0ff */ /*2320*/ FSEL R8, R10, R2, P0 ; /* 0x000000020a087208 */ /* 0x000fe40000000000 */ /*2330*/ FSEL R9, R11, R3, P0 ; /* 0x000000030b097208 */ /* 0x000fc60000000000 */ /*2340*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*2350*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*2360*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2370*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fc80004704670 */ /*2380*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*2390*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*23a0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*23b0*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*23c0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*23d0*/ @P0 BRA 0x52e0 ; /* 0x00002f0000000947 */ /* 0x000fea0003800000 */ /*23e0*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*23f0*/ ISETP.GE.AND P1, PT, R4, 0xe1, PT ; /* 0x000000e10400780c */ /* 0x000fe20003f26270 */ /*2400*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc400078e00ff */ /*2410*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*2420*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e4c0003f0e000 */ /*2430*/ ISETP.GT.AND P0, PT, R4, 0x20, P0 ; /* 0x000000200400780c */ /* 0x002fc80000704270 */ /*2440*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*2450*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*2460*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2470*/ ISETP.GT.AND P0, PT, R4, 0x40, P0 ; /* 0x000000400400780c */ /* 0x001fc80000704270 */ /*2480*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*2490*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*24a0*/ LDS.128 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x000e280000000c00 */ /*24b0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x004e4c0003f0e000 */ /*24c0*/ ISETP.GT.AND P0, PT, R4, 0x60, P0 ; /* 0x000000600400780c */ /* 0x002fc80000704270 */ /*24d0*/ FSEL R2, R12, R2, P0 ; /* 0x000000020c027208 */ /* 0x000fe40000000000 */ /*24e0*/ FSEL R3, R13, R3, P0 ; /* 0x000000030d037208 */ /* 0x000fcc0000000000 */ /*24f0*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e4c0003f0e000 */ /*2500*/ ISETP.GT.AND P0, PT, R4, 0x80, P0 ; /* 0x000000800400780c */ /* 0x002fc80000704270 */ /*2510*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x000fe40000000000 */ /*2520*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fcc0000000000 */ /*2530*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2540*/ ISETP.GT.AND P0, PT, R4, 0xa0, P0 ; /* 0x000000a00400780c */ /* 0x001fc80000704270 */ /*2550*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*2560*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*2570*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2580*/ ISETP.GT.AND P0, PT, R4, 0xc0, P0 ; /* 0x000000c00400780c */ /* 0x001fc80000704270 */ /*2590*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*25a0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe20000000000 */ /*25b0*/ @!P1 BRA 0x52e0 ; /* 0x00002d2000009947 */ /* 0x000fea0003800000 */ /*25c0*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*25d0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*25e0*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*25f0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*2600*/ BRA 0x52e0 ; /* 0x00002cd000007947 */ /* 0x000fea0003800000 */ /*2610*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x020fe200000e0000 */ /*2620*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x001fc60003f25270 */ /*2630*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*2640*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2650*/ ISETP.GT.OR P0, PT, R6, 0x1e, !P0 ; /* 0x0000001e0600780c */ /* 0x001fc80004704670 */ /*2660*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x000fe40000000000 */ /*2670*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fc60000000000 */ /*2680*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*2690*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*26a0*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*26b0*/ ISETP.GT.OR P0, PT, R6, 0x1d, !P0 ; /* 0x0000001d0600780c */ /* 0x001fc80004704670 */ /*26c0*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x000fe40000000000 */ /*26d0*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fc60000000000 */ /*26e0*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*26f0*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*2700*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2710*/ ISETP.GT.OR P0, PT, R6, 0x1b, !P0 ; /* 0x0000001b0600780c */ /* 0x001fc80004704670 */ /*2720*/ FSEL R12, R8, R2, P0 ; /* 0x00000002080c7208 */ /* 0x000fe40000000000 */ /*2730*/ FSEL R13, R9, R3, P0 ; /* 0x00000003090d7208 */ /* 0x000fc60000000000 */ /*2740*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*2750*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*2760*/ DSETP.GEU.AND P0, PT, R12, R2, PT ; /* 0x000000020c00722a */ /* 0x001e0c0003f0e000 */ /*2770*/ ISETP.GT.OR P0, PT, R6, 0x17, !P0 ; /* 0x000000170600780c */ /* 0x001fc80004704670 */ /*2780*/ FSEL R10, R12, R2, P0 ; /* 0x000000020c0a7208 */ /* 0x000fe40000000000 */ /*2790*/ FSEL R11, R13, R3, P0 ; /* 0x000000030d0b7208 */ /* 0x000fc60000000000 */ /*27a0*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*27b0*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*27c0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*27d0*/ ISETP.GT.OR P0, PT, R6, 0xf, !P0 ; /* 0x0000000f0600780c */ /* 0x001fc80004704670 */ /*27e0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*27f0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*2800*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*2810*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*2820*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2830*/ @P0 BRA 0x52e0 ; /* 0x00002aa000000947 */ /* 0x000fea0003800000 */ /*2840*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*2850*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*2860*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*2870*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*2880*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*2890*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*28a0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*28b0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*28c0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*28d0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*28e0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*28f0*/ FSEL R4, R2, R8, !P0 ; /* 0x0000000802047208 */ /* 0x001fe40004000000 */ /*2900*/ FSEL R5, R3, R9, !P0 ; /* 0x0000000903057208 */ /* 0x000fe40004000000 */ /*2910*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*2920*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*2930*/ FSEL R4, R4, R10, !P0 ; /* 0x0000000a04047208 */ /* 0x002fe40004000000 */ /*2940*/ FSEL R5, R5, R11, !P0 ; /* 0x0000000b05057208 */ /* 0x000fcc0004000000 */ /*2950*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*2960*/ FSEL R4, R4, R12, !P0 ; /* 0x0000000c04047208 */ /* 0x002fe40004000000 */ /*2970*/ FSEL R5, R5, R13, !P0 ; /* 0x0000000d05057208 */ /* 0x000fcc0004000000 */ /*2980*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*2990*/ FSEL R4, R4, R14, !P0 ; /* 0x0000000e04047208 */ /* 0x002fe40004000000 */ /*29a0*/ FSEL R5, R5, R15, !P0 ; /* 0x0000000f05057208 */ /* 0x000fcc0004000000 */ /*29b0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*29c0*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*29d0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*29e0*/ BRA 0x52e0 ; /* 0x000028f000007947 */ /* 0x000fea0003800000 */ /*29f0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff047624 */ /* 0x000fca00078e00ff */ /*2a00*/ ISETP.GE.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fda0003f06270 */ /*2a10*/ @!P0 BRA 0x3ea0 ; /* 0x0000148000008947 */ /* 0x000fea0003800000 */ /*2a20*/ IMAD.SHL.U32 R6, R0, 0x4, RZ ; /* 0x0000000400067824 */ /* 0x001fe400078e00ff */ /*2a30*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fc800078e00ff */ /*2a40*/ IMAD.WIDE.U32 R6, R6, R7, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fca00078e0007 */ /*2a50*/ LDG.E.128.CONSTANT R12, [R6.64] ; /* 0x00000004060c7981 */ /* 0x000ea8000c1e9d00 */ /*2a60*/ LDG.E.128.CONSTANT R16, [R6.64+0x10] ; /* 0x0000100406107981 */ /* 0x000ee8000c1e9d00 */ /*2a70*/ LDG.E.128.CONSTANT R20, [R6.64+0x2000] ; /* 0x0020000406147981 */ /* 0x000f28000c1e9d00 */ /*2a80*/ LDG.E.128.CONSTANT R8, [R6.64+0x2010] ; /* 0x0020100406087981 */ /* 0x000f62000c1e9d00 */ /*2a90*/ ISETP.GE.AND P1, PT, R4, 0x1000, PT ; /* 0x000010000400780c */ /* 0x000fe20003f26270 */ /*2aa0*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fe200078e00ff */ /*2ab0*/ DSETP.GEU.AND P0, PT, R12, R14, PT ; /* 0x0000000e0c00722a */ /* 0x004e0c0003f0e000 */ /*2ac0*/ FSEL R2, R12, R14, !P0 ; /* 0x0000000e0c027208 */ /* 0x001fe40004000000 */ /*2ad0*/ FSEL R3, R13, R15, !P0 ; /* 0x0000000f0d037208 */ /* 0x000fcc0004000000 */ /*2ae0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x008e0c0003f0e000 */ /*2af0*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*2b00*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*2b10*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*2b20*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*2b30*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*2b40*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x010e0c0003f0e000 */ /*2b50*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*2b60*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*2b70*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*2b80*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*2b90*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fcc0004000000 */ /*2ba0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x020e0c0003f0e000 */ /*2bb0*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*2bc0*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*2bd0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2be0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*2bf0*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fe20004000000 */ /*2c00*/ @!P1 BRA 0x2e60 ; /* 0x0000025000009947 */ /* 0x000fea0003800000 */ /*2c10*/ IADD3 R25, R4, -0x800, RZ ; /* 0xfffff80004197810 */ /* 0x000fe20007ffe0ff */ /*2c20*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fc800078e00ff */ /*2c30*/ IMAD.WIDE R4, R0, 0x8, R6 ; /* 0x0000000800047825 */ /* 0x000fca00078e0206 */ /*2c40*/ LDG.E.128.CONSTANT R20, [R4.64] ; /* 0x0000000404147981 */ /* 0x0000a8000c1e9d00 */ /*2c50*/ LDG.E.128.CONSTANT R12, [R4.64+0x10] ; /* 0x00001004040c7981 */ /* 0x0000e8000c1e9d00 */ /*2c60*/ LDG.E.128.CONSTANT R8, [R4.64+0x2000] ; /* 0x0020000404087981 */ /* 0x000128000c1e9d00 */ /*2c70*/ LDG.E.128.CONSTANT R16, [R4.64+0x2010] ; /* 0x0020100404107981 */ /* 0x000164000c1e9d00 */ /*2c80*/ IADD3 R4, -R0, c[0x0][0x170], RZ ; /* 0x00005c0000047a10 */ /* 0x001fc80007ffe1ff */ /*2c90*/ ISETP.GE.AND P1, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fe20003f26270 */ /*2ca0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x004e0c0003f0e000 */ /*2cb0*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*2cc0*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*2cd0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*2ce0*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*2cf0*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fcc0004000000 */ /*2d00*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x008e0c0003f0e000 */ /*2d10*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*2d20*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*2d30*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*2d40*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*2d50*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*2d60*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x010e0c0003f0e000 */ /*2d70*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*2d80*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*2d90*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2da0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*2db0*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*2dc0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x020e0c0003f0e000 */ /*2dd0*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*2de0*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*2df0*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*2e00*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*2e10*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fe20004000000 */ /*2e20*/ @!P1 BRA 0x3a50 ; /* 0x00000c2000009947 */ /* 0x000fea0003800000 */ /*2e30*/ IADD3 R0, R0, 0x800, RZ ; /* 0x0000080000007810 */ /* 0x000fc80007ffe0ff */ /*2e40*/ ISETP.GT.AND P0, PT, R0, R25, PT ; /* 0x000000190000720c */ /* 0x000fda0003f04270 */ /*2e50*/ @!P0 BRA 0x2c30 ; /* 0xfffffdd000008947 */ /* 0x000fea000383ffff */ /*2e60*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fda0003f06270 */ /*2e70*/ @P0 BRA 0x3a50 ; /* 0x00000bd000000947 */ /* 0x000fea0003800000 */ /*2e80*/ S2R R45, SR_TID.X ; /* 0x00000000002d7919 */ /* 0x000e220000002100 */ /*2e90*/ IADD3 R44, -R0, c[0x0][0x170], RZ ; /* 0x00005c00002c7a10 */ /* 0x000fe20007ffe1ff */ /*2ea0*/ BSSY B1, 0x3a50 ; /* 0x00000ba000017945 */ /* 0x000fe60003800000 */ /*2eb0*/ ISETP.GE.AND P0, PT, R45, R44, PT ; /* 0x0000002c2d00720c */ /* 0x001fda0003f06270 */ /*2ec0*/ @P0 BRA 0x3a40 ; /* 0x00000b7000000947 */ /* 0x000fea0003800000 */ /*2ed0*/ LOP3.LUT R5, RZ, R45, RZ, 0x33, !PT ; /* 0x0000002dff057212 */ /* 0x000fe200078e33ff */ /*2ee0*/ BSSY B2, 0x3060 ; /* 0x0000017000027945 */ /* 0x000fe60003800000 */ /*2ef0*/ IADD3 R5, -R0, c[0x0][0x170], R5 ; /* 0x00005c0000057a10 */ /* 0x000fc80007ffe105 */ /*2f00*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*2f10*/ ISETP.GE.U32.AND P2, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f46070 */ /*2f20*/ LOP3.LUT P0, R6, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304067812 */ /* 0x000fda000780c0ff */ /*2f30*/ @!P0 BRA 0x3050 ; /* 0x0000011000008947 */ /* 0x000fea0003800000 */ /*2f40*/ IMAD.IADD R4, R45, 0x1, R0 ; /* 0x000000012d047824 */ /* 0x000fe400078e0200 */ /*2f50*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*2f60*/ IMAD.WIDE R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fc800078e0205 */ /*2f70*/ IMAD.MOV.U32 R7, RZ, RZ, R4 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0004 */ /*2f80*/ IMAD.MOV.U32 R8, RZ, RZ, R5 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0005 */ /*2f90*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0007 */ /*2fa0*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0008 */ /*2fb0*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e9b00 */ /*2fc0*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*2fd0*/ IADD3 R7, P3, R7, 0x800, RZ ; /* 0x0000080007077810 */ /* 0x000fe40007f7e0ff */ /*2fe0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*2ff0*/ IADD3 R45, R45, 0x100, RZ ; /* 0x000001002d2d7810 */ /* 0x000fe20007ffe0ff */ /*3000*/ IMAD.X R8, RZ, RZ, R8, P3 ; /* 0x000000ffff087224 */ /* 0x000fe200018e0608 */ /*3010*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*3020*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*3030*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*3040*/ @P1 BRA 0x2f90 ; /* 0xffffff4000001947 */ /* 0x000fea000383ffff */ /*3050*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3060*/ @!P2 BRA 0x3a40 ; /* 0x000009d00000a947 */ /* 0x000fea0003800000 */ /*3070*/ IMAD.IADD R6, R44, 0x1, -R45 ; /* 0x000000012c067824 */ /* 0x000fe200078e0a2d */ /*3080*/ BSSY B2, 0x3630 ; /* 0x000005a000027945 */ /* 0x000fe20003800000 */ /*3090*/ IMAD.IADD R0, R45, 0x1, R0 ; /* 0x000000012d007824 */ /* 0x000fe200078e0200 */ /*30a0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0f070 */ /*30b0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x8 ; /* 0x00000008ff097424 */ /* 0x000fe200078e00ff */ /*30c0*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe40003f24270 */ /*30d0*/ IADD3 R16, R0.reuse, 0x300, RZ ; /* 0x0000030000107810 */ /* 0x040fe20007ffe0ff */ /*30e0*/ IMAD.WIDE R4, R0.reuse, R9, c[0x0][0x160] ; /* 0x0000580000047625 */ /* 0x040fe200078e0209 */ /*30f0*/ IADD3 R12, R0, 0x200, RZ ; /* 0x00000200000c7810 */ /* 0x000fc40007ffe0ff */ /*3100*/ IADD3 R8, R0, 0x100, RZ ; /* 0x0000010000087810 */ /* 0x000fe20007ffe0ff */ /*3110*/ IMAD.WIDE R16, R16, R9, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fc800078e0209 */ /*3120*/ IMAD.WIDE R12, R12, R9, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc800078e0209 */ /*3130*/ IMAD.WIDE R8, R8, R9, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0209 */ /*3140*/ @!P1 BRA 0x3620 ; /* 0x000004d000009947 */ /* 0x000fea0003800000 */ /*3150*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*3160*/ IADD3 R0, R44, -0xc00, RZ ; /* 0xfffff4002c007810 */ /* 0x000fe40007ffe0ff */ /*3170*/ LDG.E.64.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x0000a8000c1e9b00 */ /*3180*/ LDG.E.64.CONSTANT R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x0002e8000c1e9b00 */ /*3190*/ LDG.E.64.CONSTANT R14, [R12.64] ; /* 0x000000040c0e7981 */ /* 0x000968000c1e9b00 */ /*31a0*/ LDG.E.64.CONSTANT R18, [R16.64] ; /* 0x0000000410127981 */ /* 0x0000e8000c1e9b00 */ /*31b0*/ LDG.E.64.CONSTANT R20, [R4.64+0x2000] ; /* 0x0020000404147981 */ /* 0x000168000c1e9b00 */ /*31c0*/ LDG.E.64.CONSTANT R22, [R8.64+0x2000] ; /* 0x0020000408167981 */ /* 0x000368000c1e9b00 */ /*31d0*/ LDG.E.64.CONSTANT R24, [R12.64+0x2000] ; /* 0x002000040c187981 */ /* 0x000968000c1e9b00 */ /*31e0*/ LDG.E.64.CONSTANT R26, [R16.64+0x2000] ; /* 0x00200004101a7981 */ /* 0x000168000c1e9b00 */ /*31f0*/ LDG.E.64.CONSTANT R28, [R4.64+0x4000] ; /* 0x00400004041c7981 */ /* 0x000168000c1e9b00 */ /*3200*/ LDG.E.64.CONSTANT R30, [R8.64+0x4000] ; /* 0x00400004081e7981 */ /* 0x000368000c1e9b00 */ /*3210*/ LDG.E.64.CONSTANT R32, [R12.64+0x4000] ; /* 0x004000040c207981 */ /* 0x000968000c1e9b00 */ /*3220*/ LDG.E.64.CONSTANT R34, [R16.64+0x4000] ; /* 0x0040000410227981 */ /* 0x000168000c1e9b00 */ /*3230*/ LDG.E.64.CONSTANT R36, [R4.64+0x6000] ; /* 0x0060000404247981 */ /* 0x000168000c1e9b00 */ /*3240*/ LDG.E.64.CONSTANT R38, [R8.64+0x6000] ; /* 0x0060000408267981 */ /* 0x000368000c1e9b00 */ /*3250*/ LDG.E.64.CONSTANT R40, [R12.64+0x6000] ; /* 0x006000040c287981 */ /* 0x000968000c1e9b00 */ /*3260*/ LDG.E.64.CONSTANT R42, [R16.64+0x6000] ; /* 0x00600004102a7981 */ /* 0x000162000c1e9b00 */ /*3270*/ IADD3 R45, R45, 0x1000, RZ ; /* 0x000010002d2d7810 */ /* 0x000fc40007ffe0ff */ /*3280*/ IADD3 R8, P5, R8, 0x8000, RZ ; /* 0x0000800008087810 */ /* 0x002fe40007fbe0ff */ /*3290*/ ISETP.GE.AND P2, PT, R45, R0, PT ; /* 0x000000002d00720c */ /* 0x000fe40003f46270 */ /*32a0*/ IADD3 R12, P4, R12, 0x8000, RZ ; /* 0x000080000c0c7810 */ /* 0x010fe20007f9e0ff */ /*32b0*/ IMAD.X R9, RZ, RZ, R9, P5 ; /* 0x000000ffff097224 */ /* 0x000fe200028e0609 */ /*32c0*/ IADD3 R4, P6, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fe40007fde0ff */ /*32d0*/ IADD3 R16, P3, R16, 0x8000, RZ ; /* 0x0000800010107810 */ /* 0x000fe20007f7e0ff */ /*32e0*/ IMAD.X R13, RZ, RZ, R13, P4 ; /* 0x000000ffff0d7224 */ /* 0x000fe400020e060d */ /*32f0*/ IMAD.X R5, RZ, RZ, R5, P6 ; /* 0x000000ffff057224 */ /* 0x000fc400030e0605 */ /*3300*/ IMAD.X R17, RZ, RZ, R17, P3 ; /* 0x000000ffff117224 */ /* 0x000fe200018e0611 */ /*3310*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x004e0c0003f2e000 */ /*3320*/ FSEL R2, R2, R6, !P1 ; /* 0x0000000602027208 */ /* 0x001fe40004800000 */ /*3330*/ FSEL R3, R3, R7, !P1 ; /* 0x0000000703037208 */ /* 0x000fcc0004800000 */ /*3340*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f2e000 */ /*3350*/ FSEL R2, R2, R10, !P1 ; /* 0x0000000a02027208 */ /* 0x001fe40004800000 */ /*3360*/ FSEL R3, R3, R11, !P1 ; /* 0x0000000b03037208 */ /* 0x000fcc0004800000 */ /*3370*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f2e000 */ /*3380*/ FSEL R2, R2, R14, !P1 ; /* 0x0000000e02027208 */ /* 0x001fe40004800000 */ /*3390*/ FSEL R3, R3, R15, !P1 ; /* 0x0000000f03037208 */ /* 0x000fcc0004800000 */ /*33a0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*33b0*/ FSEL R2, R2, R18, !P1 ; /* 0x0000001202027208 */ /* 0x001fe40004800000 */ /*33c0*/ FSEL R3, R3, R19, !P1 ; /* 0x0000001303037208 */ /* 0x000fcc0004800000 */ /*33d0*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*33e0*/ FSEL R2, R2, R20, !P1 ; /* 0x0000001402027208 */ /* 0x001fe40004800000 */ /*33f0*/ FSEL R3, R3, R21, !P1 ; /* 0x0000001503037208 */ /* 0x000fcc0004800000 */ /*3400*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*3410*/ FSEL R2, R2, R22, !P1 ; /* 0x0000001602027208 */ /* 0x001fe40004800000 */ /*3420*/ FSEL R3, R3, R23, !P1 ; /* 0x0000001703037208 */ /* 0x000fcc0004800000 */ /*3430*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*3440*/ FSEL R2, R2, R24, !P1 ; /* 0x0000001802027208 */ /* 0x001fe40004800000 */ /*3450*/ FSEL R3, R3, R25, !P1 ; /* 0x0000001903037208 */ /* 0x000fcc0004800000 */ /*3460*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*3470*/ FSEL R2, R2, R26, !P1 ; /* 0x0000001a02027208 */ /* 0x001fe40004800000 */ /*3480*/ FSEL R3, R3, R27, !P1 ; /* 0x0000001b03037208 */ /* 0x000fcc0004800000 */ /*3490*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*34a0*/ FSEL R2, R2, R28, !P1 ; /* 0x0000001c02027208 */ /* 0x001fe40004800000 */ /*34b0*/ FSEL R3, R3, R29, !P1 ; /* 0x0000001d03037208 */ /* 0x000fcc0004800000 */ /*34c0*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*34d0*/ FSEL R2, R2, R30, !P1 ; /* 0x0000001e02027208 */ /* 0x001fe40004800000 */ /*34e0*/ FSEL R3, R3, R31, !P1 ; /* 0x0000001f03037208 */ /* 0x000fcc0004800000 */ /*34f0*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*3500*/ FSEL R2, R2, R32, !P1 ; /* 0x0000002002027208 */ /* 0x001fe40004800000 */ /*3510*/ FSEL R3, R3, R33, !P1 ; /* 0x0000002103037208 */ /* 0x000fcc0004800000 */ /*3520*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x000e0c0003f2e000 */ /*3530*/ FSEL R2, R2, R34, !P1 ; /* 0x0000002202027208 */ /* 0x001fe40004800000 */ /*3540*/ FSEL R3, R3, R35, !P1 ; /* 0x0000002303037208 */ /* 0x000fcc0004800000 */ /*3550*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x000e0c0003f2e000 */ /*3560*/ FSEL R2, R2, R36, !P1 ; /* 0x0000002402027208 */ /* 0x001fe40004800000 */ /*3570*/ FSEL R3, R3, R37, !P1 ; /* 0x0000002503037208 */ /* 0x000fcc0004800000 */ /*3580*/ DSETP.GEU.AND P1, PT, R2, R38, PT ; /* 0x000000260200722a */ /* 0x000e0c0003f2e000 */ /*3590*/ FSEL R2, R2, R38, !P1 ; /* 0x0000002602027208 */ /* 0x001fe40004800000 */ /*35a0*/ FSEL R3, R3, R39, !P1 ; /* 0x0000002703037208 */ /* 0x000fcc0004800000 */ /*35b0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x000e0c0003f2e000 */ /*35c0*/ FSEL R2, R2, R40, !P1 ; /* 0x0000002802027208 */ /* 0x001fe40004800000 */ /*35d0*/ FSEL R3, R3, R41, !P1 ; /* 0x0000002903037208 */ /* 0x000fcc0004800000 */ /*35e0*/ DSETP.GEU.AND P1, PT, R2, R42, PT ; /* 0x0000002a0200722a */ /* 0x000e0c0003f2e000 */ /*35f0*/ FSEL R2, R2, R42, !P1 ; /* 0x0000002a02027208 */ /* 0x001fe40004800000 */ /*3600*/ FSEL R3, R3, R43, !P1 ; /* 0x0000002b03037208 */ /* 0x000fe20004800000 */ /*3610*/ @!P2 BRA 0x3170 ; /* 0xfffffb500000a947 */ /* 0x000fea000383ffff */ /*3620*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3630*/ IMAD.IADD R0, R44, 0x1, -R45 ; /* 0x000000012c007824 */ /* 0x000fe200078e0a2d */ /*3640*/ BSSY B2, 0x3920 ; /* 0x000002d000027945 */ /* 0x000fe80003800000 */ /*3650*/ ISETP.GT.AND P1, PT, R0, 0x400, PT ; /* 0x000004000000780c */ /* 0x000fda0003f24270 */ /*3660*/ @!P1 BRA 0x3910 ; /* 0x000002a000009947 */ /* 0x000fea0003800000 */ /*3670*/ LDG.E.64.CONSTANT R26, [R4.64] ; /* 0x00000004041a7981 */ /* 0x0000a8000c1e9b00 */ /*3680*/ LDG.E.64.CONSTANT R24, [R8.64] ; /* 0x0000000408187981 */ /* 0x0002e8000c1e9b00 */ /*3690*/ LDG.E.64.CONSTANT R22, [R12.64] ; /* 0x000000040c167981 */ /* 0x000968000c1e9b00 */ /*36a0*/ LDG.E.64.CONSTANT R20, [R16.64] ; /* 0x0000000410147981 */ /* 0x0000e8000c1e9b00 */ /*36b0*/ LDG.E.64.CONSTANT R18, [R4.64+0x2000] ; /* 0x0020000404127981 */ /* 0x000168000c1e9b00 */ /*36c0*/ LDG.E.64.CONSTANT R14, [R8.64+0x2000] ; /* 0x00200004080e7981 */ /* 0x000368000c1e9b00 */ /*36d0*/ LDG.E.64.CONSTANT R6, [R12.64+0x2000] ; /* 0x002000040c067981 */ /* 0x000968000c1e9b00 */ /*36e0*/ LDG.E.64.CONSTANT R10, [R16.64+0x2000] ; /* 0x00200004100a7981 */ /* 0x000962000c1e9b00 */ /*36f0*/ IADD3 R4, P5, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fc40007fbe0ff */ /*3700*/ IADD3 R8, P4, R8, 0x4000, RZ ; /* 0x0000400008087810 */ /* 0x002fe40007f9e0ff */ /*3710*/ IADD3 R45, R45, 0x800, RZ ; /* 0x000008002d2d7810 */ /* 0x000fe20007ffe0ff */ /*3720*/ IMAD.X R5, RZ, RZ, R5, P5 ; /* 0x000000ffff057224 */ /* 0x000fe200028e0605 */ /*3730*/ IADD3 R12, P3, R12, 0x4000, RZ ; /* 0x000040000c0c7810 */ /* 0x010fe20007f7e0ff */ /*3740*/ IMAD.X R9, RZ, RZ, R9, P4 ; /* 0x000000ffff097224 */ /* 0x000fe200020e0609 */ /*3750*/ IADD3 R16, P2, R16, 0x4000, RZ ; /* 0x0000400010107810 */ /* 0x000fc60007f5e0ff */ /*3760*/ IMAD.X R13, RZ, RZ, R13, P3 ; /* 0x000000ffff0d7224 */ /* 0x000fe400018e060d */ /*3770*/ IMAD.X R17, RZ, RZ, R17, P2 ; /* 0x000000ffff117224 */ /* 0x000fe200010e0611 */ /*3780*/ DSETP.GEU.AND P0, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x004e0c0003f0e000 */ /*3790*/ FSEL R2, R2, R26, !P0 ; /* 0x0000001a02027208 */ /* 0x001fe40004000000 */ /*37a0*/ FSEL R3, R3, R27, !P0 ; /* 0x0000001b03037208 */ /* 0x000fcc0004000000 */ /*37b0*/ DSETP.GEU.AND P0, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x008e0c0003f0e000 */ /*37c0*/ FSEL R2, R2, R24, !P0 ; /* 0x0000001802027208 */ /* 0x001fe40004000000 */ /*37d0*/ FSEL R3, R3, R25, !P0 ; /* 0x0000001903037208 */ /* 0x000fcc0004000000 */ /*37e0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x020e0c0003f0e000 */ /*37f0*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*3800*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fcc0004000000 */ /*3810*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*3820*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*3830*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*3840*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*3850*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*3860*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*3870*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*3880*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*3890*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*38a0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*38b0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*38c0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fe40004000000 */ /*38d0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*38e0*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*38f0*/ FSEL R2, R2, R10, !P1 ; /* 0x0000000a02027208 */ /* 0x001fe40004800000 */ /*3900*/ FSEL R3, R3, R11, !P1 ; /* 0x0000000b03037208 */ /* 0x000fe40004800000 */ /*3910*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3920*/ ISETP.LT.OR P0, PT, R45, R44, P0 ; /* 0x0000002c2d00720c */ /* 0x000fda0000701670 */ /*3930*/ @!P0 BRA 0x3a40 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*3940*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea8000c1e9b00 */ /*3950*/ LDG.E.64.CONSTANT R6, [R8.64] ; /* 0x0000000408067981 */ /* 0x0000e8000c1e9b00 */ /*3960*/ LDG.E.64.CONSTANT R10, [R16.64] ; /* 0x00000004100a7981 */ /* 0x000f28000c1e9b00 */ /*3970*/ LDG.E.64.CONSTANT R8, [R12.64] ; /* 0x000000040c087981 */ /* 0x001f62000c1e9b00 */ /*3980*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*3990*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*39a0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*39b0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x008e0c0003f0e000 */ /*39c0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*39d0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*39e0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x020e0c0003f0e000 */ /*39f0*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*3a00*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*3a10*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*3a20*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*3a30*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fe40004000000 */ /*3a40*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3a50*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x000fe800000e0000 */ /*3a60*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*3a70*/ S2R R0, SR_LANEID ; /* 0x0000000000007919 */ /* 0x000e620000000000 */ /*3a80*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e220003f0e000 */ /*3a90*/ ISETP.NE.AND P1, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x002fca0003f25270 */ /*3aa0*/ ISETP.GT.OR P0, PT, R0, 0x1e, !P0 ; /* 0x0000001e0000780c */ /* 0x001fc80004704670 */ /*3ab0*/ FSEL R6, R2, R4, P0 ; /* 0x0000000402067208 */ /* 0x000fe40000000000 */ /*3ac0*/ FSEL R7, R3, R5, P0 ; /* 0x0000000503077208 */ /* 0x000fc60000000000 */ /*3ad0*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe800000e0000 */ /*3ae0*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2400000e0000 */ /*3af0*/ DSETP.GEU.AND P0, PT, R6, R4, PT ; /* 0x000000040600722a */ /* 0x001e0c0003f0e000 */ /*3b00*/ ISETP.GT.OR P0, PT, R0, 0x1d, !P0 ; /* 0x0000001d0000780c */ /* 0x001fc80004704670 */ /*3b10*/ FSEL R4, R6, R4, P0 ; /* 0x0000000406047208 */ /* 0x000fe40000000000 */ /*3b20*/ FSEL R5, R7, R5, P0 ; /* 0x0000000507057208 */ /* 0x000fc60000000000 */ /*3b30*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*3b40*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*3b50*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*3b60*/ ISETP.GT.OR P0, PT, R0, 0x1b, !P0 ; /* 0x0000001b0000780c */ /* 0x001fc80004704670 */ /*3b70*/ FSEL R8, R4, R2, P0 ; /* 0x0000000204087208 */ /* 0x000fe40000000000 */ /*3b80*/ FSEL R9, R5, R3, P0 ; /* 0x0000000305097208 */ /* 0x000fe20000000000 */ /*3b90*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000e280000002100 */ /*3ba0*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe800000e0000 */ /*3bb0*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e6200000e0000 */ /*3bc0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x1f, R4 ; /* 0x0000001fff059819 */ /* 0x001fc80000011404 */ /*3bd0*/ @!P1 LEA.HI R5, R5, R4, RZ, 0x5 ; /* 0x0000000405059211 */ /* 0x000fe200078f28ff */ /*3be0*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x002e060003f0e000 */ /*3bf0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff059819 */ /* 0x000fc60000011405 */ /*3c00*/ ISETP.GT.OR P0, PT, R0, 0x17, !P0 ; /* 0x000000170000780c */ /* 0x001fe40004704670 */ /*3c10*/ @!P1 IMAD.SHL.U32 R5, R5, 0x8, RZ ; /* 0x0000000805059824 */ /* 0x000fe400078e00ff */ /*3c20*/ FSEL R6, R8, R2, P0 ; /* 0x0000000208067208 */ /* 0x000fe40000000000 */ /*3c30*/ FSEL R7, R9, R3, P0 ; /* 0x0000000309077208 */ /* 0x000fc60000000000 */ /*3c40*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*3c50*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*3c60*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x001e0c0003f0e000 */ /*3c70*/ ISETP.GT.OR P0, PT, R0, 0xf, !P0 ; /* 0x0000000f0000780c */ /* 0x001fe20004704670 */ /*3c80*/ IMAD.MOV.U32 R0, RZ, RZ, R4 ; /* 0x000000ffff007224 */ /* 0x000fc600078e0004 */ /*3c90*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x000fe40000000000 */ /*3ca0*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe40000000000 */ /*3cb0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fc60003f05270 */ /*3cc0*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*3cd0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*3ce0*/ @P0 BRA 0x52e0 ; /* 0x000015f000000947 */ /* 0x000fea0003800000 */ /*3cf0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*3d00*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*3d10*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*3d20*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*3d30*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*3d40*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*3d50*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*3d60*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*3d70*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*3d80*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*3d90*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*3da0*/ FSEL R4, R2, R8, !P0 ; /* 0x0000000802047208 */ /* 0x001fe40004000000 */ /*3db0*/ FSEL R5, R3, R9, !P0 ; /* 0x0000000903057208 */ /* 0x000fe40004000000 */ /*3dc0*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*3dd0*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*3de0*/ FSEL R4, R4, R10, !P0 ; /* 0x0000000a04047208 */ /* 0x002fe40004000000 */ /*3df0*/ FSEL R5, R5, R11, !P0 ; /* 0x0000000b05057208 */ /* 0x000fcc0004000000 */ /*3e00*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*3e10*/ FSEL R4, R4, R12, !P0 ; /* 0x0000000c04047208 */ /* 0x002fe40004000000 */ /*3e20*/ FSEL R5, R5, R13, !P0 ; /* 0x0000000d05057208 */ /* 0x000fcc0004000000 */ /*3e30*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*3e40*/ FSEL R4, R4, R14, !P0 ; /* 0x0000000e04047208 */ /* 0x002fe40004000000 */ /*3e50*/ FSEL R5, R5, R15, !P0 ; /* 0x0000000f05057208 */ /* 0x000fcc0004000000 */ /*3e60*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*3e70*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*3e80*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*3e90*/ BRA 0x52e0 ; /* 0x0000144000007947 */ /* 0x000fea0003800000 */ /*3ea0*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*3eb0*/ BSSY B1, 0x3f40 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*3ec0*/ IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0000 */ /*3ed0*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fd4000001ff00 */ /*3ee0*/ @P0 BRA 0x3f30 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*3ef0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x000fc800078e00ff */ /*3f00*/ IMAD.WIDE R2, R0, R3, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fcc00078e0203 */ /*3f10*/ LDG.E.64.CONSTANT R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e9b00 */ /*3f20*/ IADD3 R5, R0, 0x100, RZ ; /* 0x0000010000057810 */ /* 0x000fc60007ffe0ff */ /*3f30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3f40*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*3f50*/ BSSY B1, 0x49b0 ; /* 0x00000a5000017945 */ /* 0x000fd80003800000 */ /*3f60*/ @P0 BRA 0x49a0 ; /* 0x00000a3000000947 */ /* 0x000fea0003800000 */ /*3f70*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*3f80*/ BSSY B2, 0x40f0 ; /* 0x0000016000027945 */ /* 0x000fe60003800000 */ /*3f90*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*3fa0*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*3fb0*/ ISETP.GE.U32.AND P2, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f46070 */ /*3fc0*/ LOP3.LUT P0, R8, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306087812 */ /* 0x000fda000780c0ff */ /*3fd0*/ @!P0 BRA 0x40e0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*3fe0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*3ff0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fc800078e0206 */ /*4000*/ IMAD.MOV.U32 R9, RZ, RZ, R6 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0006 */ /*4010*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*4020*/ IMAD.MOV.U32 R6, RZ, RZ, R9 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0009 */ /*4030*/ IMAD.MOV.U32 R7, RZ, RZ, R10 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e000a */ /*4040*/ LDG.E.64.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e9b00 */ /*4050*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*4060*/ IADD3 R9, P3, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fe40007f7e0ff */ /*4070*/ ISETP.NE.AND P1, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f25270 */ /*4080*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe20007ffe0ff */ /*4090*/ IMAD.X R10, RZ, RZ, R10, P3 ; /* 0x000000ffff0a7224 */ /* 0x000fe200018e060a */ /*40a0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f0e000 */ /*40b0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*40c0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fe20004000000 */ /*40d0*/ @P1 BRA 0x4020 ; /* 0xffffff4000001947 */ /* 0x000fea000383ffff */ /*40e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*40f0*/ @!P2 BRA 0x49a0 ; /* 0x000008a00000a947 */ /* 0x000fea0003800000 */ /*4100*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x000fe20007ffe1ff */ /*4110*/ BSSY B2, 0x45f0 ; /* 0x000004d000027945 */ /* 0x000fe20003800000 */ /*4120*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*4130*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe20003f24270 */ /*4140*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*4150*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fd000078e0206 */ /*4160*/ @!P1 BRA 0x45e0 ; /* 0x0000047000009947 */ /* 0x000fea0003800000 */ /*4170*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*4180*/ IADD3 R38, R4, -0xc00, RZ ; /* 0xfffff40004267810 */ /* 0x000fe40007ffe0ff */ /*4190*/ LDG.E.64.CONSTANT R40, [R6.64] ; /* 0x0000000406287981 */ /* 0x0000a8000c1e9b00 */ /*41a0*/ LDG.E.64.CONSTANT R36, [R6.64+0x800] ; /* 0x0008000406247981 */ /* 0x0000e8000c1e9b00 */ /*41b0*/ LDG.E.64.CONSTANT R34, [R6.64+0x1000] ; /* 0x0010000406227981 */ /* 0x000128000c1e9b00 */ /*41c0*/ LDG.E.64.CONSTANT R32, [R6.64+0x1800] ; /* 0x0018000406207981 */ /* 0x0000e8000c1e9b00 */ /*41d0*/ LDG.E.64.CONSTANT R30, [R6.64+0x2000] ; /* 0x00200004061e7981 */ /* 0x000128000c1e9b00 */ /*41e0*/ LDG.E.64.CONSTANT R28, [R6.64+0x2800] ; /* 0x00280004061c7981 */ /* 0x000128000c1e9b00 */ /*41f0*/ LDG.E.64.CONSTANT R26, [R6.64+0x3000] ; /* 0x00300004061a7981 */ /* 0x000128000c1e9b00 */ /*4200*/ LDG.E.64.CONSTANT R24, [R6.64+0x3800] ; /* 0x0038000406187981 */ /* 0x000128000c1e9b00 */ /*4210*/ LDG.E.64.CONSTANT R22, [R6.64+0x4000] ; /* 0x0040000406167981 */ /* 0x000128000c1e9b00 */ /*4220*/ LDG.E.64.CONSTANT R20, [R6.64+0x4800] ; /* 0x0048000406147981 */ /* 0x000128000c1e9b00 */ /*4230*/ LDG.E.64.CONSTANT R18, [R6.64+0x5000] ; /* 0x0050000406127981 */ /* 0x000128000c1e9b00 */ /*4240*/ LDG.E.64.CONSTANT R16, [R6.64+0x5800] ; /* 0x0058000406107981 */ /* 0x000128000c1e9b00 */ /*4250*/ LDG.E.64.CONSTANT R14, [R6.64+0x6000] ; /* 0x00600004060e7981 */ /* 0x000128000c1e9b00 */ /*4260*/ LDG.E.64.CONSTANT R12, [R6.64+0x6800] ; /* 0x00680004060c7981 */ /* 0x000128000c1e9b00 */ /*4270*/ LDG.E.64.CONSTANT R8, [R6.64+0x7000] ; /* 0x0070000406087981 */ /* 0x000128000c1e9b00 */ /*4280*/ LDG.E.64.CONSTANT R10, [R6.64+0x7800] ; /* 0x00780004060a7981 */ /* 0x000122000c1e9b00 */ /*4290*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*42a0*/ ISETP.GE.AND P2, PT, R5, R38, PT ; /* 0x000000260500720c */ /* 0x000fe40003f46270 */ /*42b0*/ IADD3 R6, P3, R6, 0x8000, RZ ; /* 0x0000800006067810 */ /* 0x001fca0007f7e0ff */ /*42c0*/ IMAD.X R7, RZ, RZ, R7, P3 ; /* 0x000000ffff077224 */ /* 0x000fe200018e0607 */ /*42d0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x024e0c0003f2e000 */ /*42e0*/ FSEL R2, R2, R40, !P1 ; /* 0x0000002802027208 */ /* 0x001fe40004800000 */ /*42f0*/ FSEL R3, R3, R41, !P1 ; /* 0x0000002903037208 */ /* 0x000fcc0004800000 */ /*4300*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x008e0c0003f2e000 */ /*4310*/ FSEL R2, R2, R36, !P1 ; /* 0x0000002402027208 */ /* 0x001fe40004800000 */ /*4320*/ FSEL R3, R3, R37, !P1 ; /* 0x0000002503037208 */ /* 0x000fcc0004800000 */ /*4330*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x010e0c0003f2e000 */ /*4340*/ FSEL R2, R2, R34, !P1 ; /* 0x0000002202027208 */ /* 0x001fe40004800000 */ /*4350*/ FSEL R3, R3, R35, !P1 ; /* 0x0000002303037208 */ /* 0x000fcc0004800000 */ /*4360*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*4370*/ FSEL R2, R2, R32, !P1 ; /* 0x0000002002027208 */ /* 0x001fe40004800000 */ /*4380*/ FSEL R3, R3, R33, !P1 ; /* 0x0000002103037208 */ /* 0x000fcc0004800000 */ /*4390*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*43a0*/ FSEL R2, R2, R30, !P1 ; /* 0x0000001e02027208 */ /* 0x001fe40004800000 */ /*43b0*/ FSEL R3, R3, R31, !P1 ; /* 0x0000001f03037208 */ /* 0x000fcc0004800000 */ /*43c0*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*43d0*/ FSEL R2, R2, R28, !P1 ; /* 0x0000001c02027208 */ /* 0x001fe40004800000 */ /*43e0*/ FSEL R3, R3, R29, !P1 ; /* 0x0000001d03037208 */ /* 0x000fcc0004800000 */ /*43f0*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*4400*/ FSEL R2, R2, R26, !P1 ; /* 0x0000001a02027208 */ /* 0x001fe40004800000 */ /*4410*/ FSEL R3, R3, R27, !P1 ; /* 0x0000001b03037208 */ /* 0x000fcc0004800000 */ /*4420*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*4430*/ FSEL R2, R2, R24, !P1 ; /* 0x0000001802027208 */ /* 0x001fe40004800000 */ /*4440*/ FSEL R3, R3, R25, !P1 ; /* 0x0000001903037208 */ /* 0x000fcc0004800000 */ /*4450*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*4460*/ FSEL R2, R2, R22, !P1 ; /* 0x0000001602027208 */ /* 0x001fe40004800000 */ /*4470*/ FSEL R3, R3, R23, !P1 ; /* 0x0000001703037208 */ /* 0x000fcc0004800000 */ /*4480*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*4490*/ FSEL R2, R2, R20, !P1 ; /* 0x0000001402027208 */ /* 0x001fe40004800000 */ /*44a0*/ FSEL R3, R3, R21, !P1 ; /* 0x0000001503037208 */ /* 0x000fcc0004800000 */ /*44b0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*44c0*/ FSEL R2, R2, R18, !P1 ; /* 0x0000001202027208 */ /* 0x001fe40004800000 */ /*44d0*/ FSEL R3, R3, R19, !P1 ; /* 0x0000001303037208 */ /* 0x000fcc0004800000 */ /*44e0*/ DSETP.GEU.AND P1, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f2e000 */ /*44f0*/ FSEL R2, R2, R16, !P1 ; /* 0x0000001002027208 */ /* 0x001fe40004800000 */ /*4500*/ FSEL R3, R3, R17, !P1 ; /* 0x0000001103037208 */ /* 0x000fcc0004800000 */ /*4510*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f2e000 */ /*4520*/ FSEL R2, R2, R14, !P1 ; /* 0x0000000e02027208 */ /* 0x001fe40004800000 */ /*4530*/ FSEL R3, R3, R15, !P1 ; /* 0x0000000f03037208 */ /* 0x000fcc0004800000 */ /*4540*/ DSETP.GEU.AND P1, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f2e000 */ /*4550*/ FSEL R2, R2, R12, !P1 ; /* 0x0000000c02027208 */ /* 0x001fe40004800000 */ /*4560*/ FSEL R3, R3, R13, !P1 ; /* 0x0000000d03037208 */ /* 0x000fcc0004800000 */ /*4570*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*4580*/ FSEL R2, R2, R8, !P1 ; /* 0x0000000802027208 */ /* 0x001fe40004800000 */ /*4590*/ FSEL R3, R3, R9, !P1 ; /* 0x0000000903037208 */ /* 0x000fcc0004800000 */ /*45a0*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*45b0*/ FSEL R2, R2, R10, !P1 ; /* 0x0000000a02027208 */ /* 0x001fe40004800000 */ /*45c0*/ FSEL R3, R3, R11, !P1 ; /* 0x0000000b03037208 */ /* 0x000fe20004800000 */ /*45d0*/ @!P2 BRA 0x4190 ; /* 0xfffffbb00000a947 */ /* 0x000fea000383ffff */ /*45e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*45f0*/ IADD3 R8, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x000fe20007ffe1ff */ /*4600*/ BSSY B2, 0x4880 ; /* 0x0000027000027945 */ /* 0x000fe60003800000 */ /*4610*/ ISETP.GT.AND P1, PT, R8, 0x400, PT ; /* 0x000004000800780c */ /* 0x000fda0003f24270 */ /*4620*/ @!P1 BRA 0x4870 ; /* 0x0000024000009947 */ /* 0x000fea0003800000 */ /*4630*/ LDG.E.64.CONSTANT R10, [R6.64] ; /* 0x00000004060a7981 */ /* 0x0000a8000c1e9b00 */ /*4640*/ LDG.E.64.CONSTANT R12, [R6.64+0x800] ; /* 0x00080004060c7981 */ /* 0x0000e8000c1e9b00 */ /*4650*/ LDG.E.64.CONSTANT R14, [R6.64+0x1000] ; /* 0x00100004060e7981 */ /* 0x000128000c1e9b00 */ /*4660*/ LDG.E.64.CONSTANT R16, [R6.64+0x1800] ; /* 0x0018000406107981 */ /* 0x0000e8000c1e9b00 */ /*4670*/ LDG.E.64.CONSTANT R18, [R6.64+0x2000] ; /* 0x0020000406127981 */ /* 0x000128000c1e9b00 */ /*4680*/ LDG.E.64.CONSTANT R20, [R6.64+0x2800] ; /* 0x0028000406147981 */ /* 0x000128000c1e9b00 */ /*4690*/ LDG.E.64.CONSTANT R22, [R6.64+0x3000] ; /* 0x0030000406167981 */ /* 0x000128000c1e9b00 */ /*46a0*/ LDG.E.64.CONSTANT R8, [R6.64+0x3800] ; /* 0x0038000406087981 */ /* 0x000122000c1e9b00 */ /*46b0*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fc40007ffe0ff */ /*46c0*/ IADD3 R6, P2, R6, 0x4000, RZ ; /* 0x0000400006067810 */ /* 0x001fca0007f5e0ff */ /*46d0*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fe200010e0607 */ /*46e0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x024e0c0003f0e000 */ /*46f0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*4700*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*4710*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x008e0c0003f0e000 */ /*4720*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*4730*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*4740*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x010e0c0003f0e000 */ /*4750*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*4760*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*4770*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*4780*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*4790*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*47a0*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*47b0*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*47c0*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*47d0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*47e0*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*47f0*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*4800*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*4810*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*4820*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fe40004000000 */ /*4830*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*4840*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*4850*/ FSEL R2, R2, R8, !P1 ; /* 0x0000000802027208 */ /* 0x001fe40004800000 */ /*4860*/ FSEL R3, R3, R9, !P1 ; /* 0x0000000903037208 */ /* 0x000fe40004800000 */ /*4870*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*4880*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*4890*/ @!P0 BRA 0x49a0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*48a0*/ LDG.E.64.CONSTANT R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x000ea8000c1e9b00 */ /*48b0*/ LDG.E.64.CONSTANT R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x000ee8000c1e9b00 */ /*48c0*/ LDG.E.64.CONSTANT R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000f28000c1e9b00 */ /*48d0*/ LDG.E.64.CONSTANT R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000ee2000c1e9b00 */ /*48e0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x024e0c0003f0e000 */ /*48f0*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*4900*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*4910*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*4920*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*4930*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*4940*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*4950*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*4960*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*4970*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*4980*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*4990*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fe40004000000 */ /*49a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*49b0*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x000e220000000000 */ /*49c0*/ ISETP.GT.AND P0, PT, R4, 0xff, PT ; /* 0x000000ff0400780c */ /* 0x000fe40003f04270 */ /*49d0*/ SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff057819 */ /* 0x000fc80000011400 */ /*49e0*/ LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005057211 */ /* 0x000fc800078f28ff */ /*49f0*/ SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff057819 */ /* 0x000fc60000011405 */ /*4a00*/ @P0 BRA 0x4f10 ; /* 0x0000050000000947 */ /* 0x000fea0003800000 */ /*4a10*/ IMAD.SHL.U32 R7, R5, 0x20, RZ ; /* 0x0000002005077824 */ /* 0x000fe200078e00ff */ /*4a20*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*4a30*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*4a40*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*4a50*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*4a60*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fe40003f04270 */ /*4a70*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*4a80*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fca0000000000 */ /*4a90*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x020fe800000e0007 */ /*4aa0*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*4ab0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*4ac0*/ ISETP.LT.AND P0, PT, R6, R7, P0 ; /* 0x000000070600720c */ /* 0x001fc80000701270 */ /*4ad0*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*4ae0*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*4af0*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe800000e0007 */ /*4b00*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*4b10*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*4b20*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*4b30*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fe40007ffe0ff */ /*4b40*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x000fe40000000000 */ /*4b50*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fc60000000000 */ /*4b60*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe800000e0007 */ /*4b70*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*4b80*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*4b90*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*4ba0*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fe40007ffe0ff */ /*4bb0*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*4bc0*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*4bd0*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe800000e0007 */ /*4be0*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*4bf0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*4c00*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*4c10*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fe40007ffe0ff */ /*4c20*/ FSEL R8, R10, R2, P0 ; /* 0x000000020a087208 */ /* 0x000fe40000000000 */ /*4c30*/ FSEL R9, R11, R3, P0 ; /* 0x000000030b097208 */ /* 0x000fc60000000000 */ /*4c40*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*4c50*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*4c60*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*4c70*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fc80004704670 */ /*4c80*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*4c90*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*4ca0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*4cb0*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*4cc0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*4cd0*/ @P0 BRA 0x52e0 ; /* 0x0000060000000947 */ /* 0x000fea0003800000 */ /*4ce0*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*4cf0*/ ISETP.GE.AND P1, PT, R4, 0xe1, PT ; /* 0x000000e10400780c */ /* 0x000fe20003f26270 */ /*4d00*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc400078e00ff */ /*4d10*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*4d20*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e4c0003f0e000 */ /*4d30*/ ISETP.GT.AND P0, PT, R4, 0x20, P0 ; /* 0x000000200400780c */ /* 0x002fc80000704270 */ /*4d40*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*4d50*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*4d60*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*4d70*/ ISETP.GT.AND P0, PT, R4, 0x40, P0 ; /* 0x000000400400780c */ /* 0x001fc80000704270 */ /*4d80*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*4d90*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*4da0*/ LDS.128 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x000e280000000c00 */ /*4db0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x004e4c0003f0e000 */ /*4dc0*/ ISETP.GT.AND P0, PT, R4, 0x60, P0 ; /* 0x000000600400780c */ /* 0x002fc80000704270 */ /*4dd0*/ FSEL R2, R12, R2, P0 ; /* 0x000000020c027208 */ /* 0x000fe40000000000 */ /*4de0*/ FSEL R3, R13, R3, P0 ; /* 0x000000030d037208 */ /* 0x000fcc0000000000 */ /*4df0*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e4c0003f0e000 */ /*4e00*/ ISETP.GT.AND P0, PT, R4, 0x80, P0 ; /* 0x000000800400780c */ /* 0x002fc80000704270 */ /*4e10*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x000fe40000000000 */ /*4e20*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fcc0000000000 */ /*4e30*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*4e40*/ ISETP.GT.AND P0, PT, R4, 0xa0, P0 ; /* 0x000000a00400780c */ /* 0x001fc80000704270 */ /*4e50*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*4e60*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*4e70*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*4e80*/ ISETP.GT.AND P0, PT, R4, 0xc0, P0 ; /* 0x000000c00400780c */ /* 0x001fc80000704270 */ /*4e90*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*4ea0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe20000000000 */ /*4eb0*/ @!P1 BRA 0x52e0 ; /* 0x0000042000009947 */ /* 0x000fea0003800000 */ /*4ec0*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*4ed0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*4ee0*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*4ef0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*4f00*/ BRA 0x52e0 ; /* 0x000003d000007947 */ /* 0x000fea0003800000 */ /*4f10*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x020fe200000e0000 */ /*4f20*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x001fc60003f25270 */ /*4f30*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*4f40*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*4f50*/ ISETP.GT.OR P0, PT, R6, 0x1e, !P0 ; /* 0x0000001e0600780c */ /* 0x001fc80004704670 */ /*4f60*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x000fe40000000000 */ /*4f70*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fc60000000000 */ /*4f80*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*4f90*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*4fa0*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*4fb0*/ ISETP.GT.OR P0, PT, R6, 0x1d, !P0 ; /* 0x0000001d0600780c */ /* 0x001fc80004704670 */ /*4fc0*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x000fe40000000000 */ /*4fd0*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fc60000000000 */ /*4fe0*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*4ff0*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*5000*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*5010*/ ISETP.GT.OR P0, PT, R6, 0x1b, !P0 ; /* 0x0000001b0600780c */ /* 0x001fc80004704670 */ /*5020*/ FSEL R12, R8, R2, P0 ; /* 0x00000002080c7208 */ /* 0x000fe40000000000 */ /*5030*/ FSEL R13, R9, R3, P0 ; /* 0x00000003090d7208 */ /* 0x000fc60000000000 */ /*5040*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*5050*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*5060*/ DSETP.GEU.AND P0, PT, R12, R2, PT ; /* 0x000000020c00722a */ /* 0x001e0c0003f0e000 */ /*5070*/ ISETP.GT.OR P0, PT, R6, 0x17, !P0 ; /* 0x000000170600780c */ /* 0x001fc80004704670 */ /*5080*/ FSEL R10, R12, R2, P0 ; /* 0x000000020c0a7208 */ /* 0x000fe40000000000 */ /*5090*/ FSEL R11, R13, R3, P0 ; /* 0x000000030d0b7208 */ /* 0x000fc60000000000 */ /*50a0*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*50b0*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*50c0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*50d0*/ ISETP.GT.OR P0, PT, R6, 0xf, !P0 ; /* 0x0000000f0600780c */ /* 0x001fc80004704670 */ /*50e0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*50f0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*5100*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*5110*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*5120*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*5130*/ @P0 BRA 0x52e0 ; /* 0x000001a000000947 */ /* 0x000fea0003800000 */ /*5140*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*5150*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*5160*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*5170*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*5180*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*5190*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*51a0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*51b0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*51c0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*51d0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*51e0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*51f0*/ FSEL R4, R2, R8, !P0 ; /* 0x0000000802047208 */ /* 0x001fe40004000000 */ /*5200*/ FSEL R5, R3, R9, !P0 ; /* 0x0000000903057208 */ /* 0x000fe40004000000 */ /*5210*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*5220*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*5230*/ FSEL R4, R4, R10, !P0 ; /* 0x0000000a04047208 */ /* 0x002fe40004000000 */ /*5240*/ FSEL R5, R5, R11, !P0 ; /* 0x0000000b05057208 */ /* 0x000fcc0004000000 */ /*5250*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*5260*/ FSEL R4, R4, R12, !P0 ; /* 0x0000000c04047208 */ /* 0x002fe40004000000 */ /*5270*/ FSEL R5, R5, R13, !P0 ; /* 0x0000000d05057208 */ /* 0x000fcc0004000000 */ /*5280*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*5290*/ FSEL R4, R4, R14, !P0 ; /* 0x0000000e04047208 */ /* 0x002fe40004000000 */ /*52a0*/ FSEL R5, R5, R15, !P0 ; /* 0x0000000f05057208 */ /* 0x000fcc0004000000 */ /*52b0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*52c0*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*52d0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe40004000000 */ /*52e0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*52f0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fda0003f05270 */ /*5300*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*5310*/ I2F.F64 R4, c[0x0][0x178] ; /* 0x00005e0000047b12 */ /* 0x001e240000201c00 */ /*5320*/ DSETP.GT.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f04000 */ /*5330*/ FSEL R5, R5, R3, P0 ; /* 0x0000000305057208 */ /* 0x001fe20000000000 */ /*5340*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fe200078e00ff */ /*5350*/ FSEL R4, R4, R2, P0 ; /* 0x0000000204047208 */ /* 0x000fe20000000000 */ /*5360*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fc600078e00ff */ /*5370*/ F2I.F64.TRUNC R5, R4 ; /* 0x0000000400057311 */ /* 0x000e24000030d100 */ /*5380*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*5390*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*53a0*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*53b0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x001fda0003f05270 */ /*53c0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*53d0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff057624 */ /* 0x000fe400078e00ff */ /*53e0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fe400078e00ff */ /*53f0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fca00078e00ff */ /*5400*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*5410*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*5420*/ BRA 0x5420; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*5430*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5440*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5450*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5460*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5470*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5480*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5490*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R21, SR_CTAID.X ; /* 0x0000000000157919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fe20000000a00 */ /*0030*/ BSSY B0, 0x2aa0 ; /* 0x00002a6000007945 */ /* 0x000fe20003800000 */ /*0040*/ IMAD.SHL.U32 R21, R21, 0x800, RZ ; /* 0x0000080015157824 */ /* 0x001fca00078e00ff */ /*0050*/ IADD3 R15, P1, -R21, c[0x0][0x198], RZ ; /* 0x00006600150f7a10 */ /* 0x000fe40007f3e1ff */ /*0060*/ SHF.R.S32.HI R7, RZ, 0x1f, R21 ; /* 0x0000001fff077819 */ /* 0x000fe40000011415 */ /*0070*/ ISETP.GE.U32.AND P0, PT, R15, 0x800, PT ; /* 0x000008000f00780c */ /* 0x000fe40003f06070 */ /*0080*/ IADD3.X R12, ~R7, c[0x0][0x19c], RZ, P1, !PT ; /* 0x00006700070c7a10 */ /* 0x000fc80000ffe5ff */ /*0090*/ ISETP.GE.U32.AND.EX P0, PT, R12, RZ, PT, P0 ; /* 0x000000ff0c00720c */ /* 0x000fda0003f06100 */ /*00a0*/ @!P0 BRA 0x15e0 ; /* 0x0000153000008947 */ /* 0x000fea0003800000 */ /*00b0*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*00c0*/ IADD3 R13, P0, R21, R0, RZ ; /* 0x00000000150d7210 */ /* 0x001fc80007f1e0ff */ /*00d0*/ LEA.HI.X.SX32 R6, R0, R7, 0x1, P0 ; /* 0x0000000700067211 */ /* 0x000fe400000f0eff */ /*00e0*/ LEA R16, P0, R13, c[0x0][0x160], 0x3 ; /* 0x000058000d107a11 */ /* 0x000fc800078018ff */ /*00f0*/ LEA.HI.X R17, R13, c[0x0][0x164], R6, 0x3, P0 ; /* 0x000059000d117a11 */ /* 0x000fca00000f1c06 */ /*0100*/ LDG.E.64 R18, [R16.64+0x800] ; /* 0x0008000610127981 */ /* 0x000ea8000c1e1b00 */ /*0110*/ LDG.E.64 R22, [R16.64] ; /* 0x0000000610167981 */ /* 0x000ea8000c1e1b00 */ /*0120*/ LDG.E.64 R24, [R16.64+0x1000] ; /* 0x0010000610187981 */ /* 0x000ee8000c1e1b00 */ /*0130*/ LDG.E.64 R26, [R16.64+0x1800] ; /* 0x00180006101a7981 */ /* 0x000f28000c1e1b00 */ /*0140*/ LDG.E.64 R10, [R16.64+0x2000] ; /* 0x00200006100a7981 */ /* 0x000f68000c1e1b00 */ /*0150*/ LDG.E.64 R4, [R16.64+0x2800] ; /* 0x0028000610047981 */ /* 0x000f28000c1e1b00 */ /*0160*/ LDG.E.64 R8, [R16.64+0x3000] ; /* 0x0030000610087981 */ /* 0x000f28000c1e1b00 */ /*0170*/ LDG.E.64 R2, [R16.64+0x3800] ; /* 0x0038000610027981 */ /* 0x000f22000c1e1b00 */ /*0180*/ DSETP.GEU.AND P0, PT, R22, R18, PT ; /* 0x000000121600722a */ /* 0x004e0c0003f0e000 */ /*0190*/ FSEL R18, R22, R18, !P0 ; /* 0x0000001216127208 */ /* 0x001fe40004000000 */ /*01a0*/ FSEL R19, R23, R19, !P0 ; /* 0x0000001317137208 */ /* 0x000fcc0004000000 */ /*01b0*/ DSETP.GEU.AND P0, PT, R18, R24, PT ; /* 0x000000181200722a */ /* 0x008e0c0003f0e000 */ /*01c0*/ FSEL R18, R18, R24, !P0 ; /* 0x0000001812127208 */ /* 0x001fe40004000000 */ /*01d0*/ FSEL R19, R19, R25, !P0 ; /* 0x0000001913137208 */ /* 0x000fcc0004000000 */ /*01e0*/ DSETP.GEU.AND P0, PT, R18, R26, PT ; /* 0x0000001a1200722a */ /* 0x010e0c0003f0e000 */ /*01f0*/ FSEL R18, R18, R26, !P0 ; /* 0x0000001a12127208 */ /* 0x001fe40004000000 */ /*0200*/ FSEL R19, R19, R27, !P0 ; /* 0x0000001b13137208 */ /* 0x000fcc0004000000 */ /*0210*/ DSETP.GEU.AND P0, PT, R18, R10, PT ; /* 0x0000000a1200722a */ /* 0x020e0c0003f0e000 */ /*0220*/ FSEL R10, R18, R10, !P0 ; /* 0x0000000a120a7208 */ /* 0x001fe40004000000 */ /*0230*/ FSEL R11, R19, R11, !P0 ; /* 0x0000000b130b7208 */ /* 0x000fcc0004000000 */ /*0240*/ DSETP.GEU.AND P0, PT, R10, R4, PT ; /* 0x000000040a00722a */ /* 0x000e0c0003f0e000 */ /*0250*/ FSEL R10, R10, R4, !P0 ; /* 0x000000040a0a7208 */ /* 0x001fe20004000000 */ /*0260*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x1a0] ; /* 0x00006800ff047624 */ /* 0x000fe200078e00ff */ /*0270*/ FSEL R11, R11, R5, !P0 ; /* 0x000000050b0b7208 */ /* 0x000fc60004000000 */ /*0280*/ IMAD.SHL.U32 R4, R4, 0x800, RZ ; /* 0x0000080004047824 */ /* 0x000fc600078e00ff */ /*0290*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x000e240003f0e000 */ /*02a0*/ SHF.R.S32.HI R5, RZ, 0x1f, R4 ; /* 0x0000001fff057819 */ /* 0x000fc80000011404 */ /*02b0*/ FSEL R8, R10, R8, !P0 ; /* 0x000000080a087208 */ /* 0x001fe40004000000 */ /*02c0*/ FSEL R9, R11, R9, !P0 ; /* 0x000000090b097208 */ /* 0x000fe40004000000 */ /*02d0*/ ISETP.GE.U32.AND P0, PT, R15, R4, PT ; /* 0x000000040f00720c */ /* 0x000fc80003f06070 */ /*02e0*/ ISETP.GE.U32.AND.EX P0, PT, R12, R5, PT, P0 ; /* 0x000000050c00720c */ /* 0x000fe20003f06100 */ /*02f0*/ DSETP.GEU.AND P1, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x000e0c0003f2e000 */ /*0300*/ FSEL R2, R8, R2, !P1 ; /* 0x0000000208027208 */ /* 0x001fe40004800000 */ /*0310*/ FSEL R3, R9, R3, !P1 ; /* 0x0000000309037208 */ /* 0x000fc80004800000 */ /*0320*/ @!P0 BRA 0x1190 ; /* 0x00000e6000008947 */ /* 0x000fea0003800000 */ /*0330*/ ULDC.64 UR4, c[0x0][0x198] ; /* 0x0000660000047ab9 */ /* 0x000fe20000000a00 */ /*0340*/ IADD3 R21, P0, R4.reuse, R21, RZ ; /* 0x0000001504157210 */ /* 0x040fe20007f1e0ff */ /*0350*/ UIADD3 UR4, UP0, UR4, -0x800, URZ ; /* 0xfffff80004047890 */ /* 0x000fe2000ff1e03f */ /*0360*/ IADD3 R13, P1, R4, R13, RZ ; /* 0x0000000d040d7210 */ /* 0x000fc60007f3e0ff */ /*0370*/ UIADD3.X UR5, UR5, -0x1, URZ, UP0, !UPT ; /* 0xffffffff05057890 */ /* 0x000fe200087fe43f */ /*0380*/ IMAD.X R20, R5, 0x1, R7, P0 ; /* 0x0000000105147824 */ /* 0x000fe200000e0607 */ /*0390*/ ISETP.GT.U32.AND P0, PT, R21, UR4, PT ; /* 0x0000000415007c0c */ /* 0x000fe2000bf04070 */ /*03a0*/ IMAD.X R6, R5, 0x1, R6, P1 ; /* 0x0000000105067824 */ /* 0x000fe200008e0606 */ /*03b0*/ LEA R22, P2, R13, c[0x0][0x160], 0x3 ; /* 0x000058000d167a11 */ /* 0x000fe400078418ff */ /*03c0*/ ISETP.GT.U32.AND.EX P0, PT, R20, UR5, PT, P0 ; /* 0x0000000514007c0c */ /* 0x000fe4000bf04100 */ /*03d0*/ LEA R26, P1, R21, c[0x0][0x160], 0x3 ; /* 0x00005800151a7a11 */ /* 0x000fe400078218ff */ /*03e0*/ LEA.HI.X R23, R13, c[0x0][0x164], R6, 0x3, P2 ; /* 0x000059000d177a11 */ /* 0x000fc400010f1c06 */ /*03f0*/ LEA.HI.X R27, R21, c[0x0][0x164], R20, 0x3, P1 ; /* 0x00005900151b7a11 */ /* 0x000fce00008f1c14 */ /*0400*/ @P0 BRA 0x710 ; /* 0x0000030000000947 */ /* 0x000fea0003800000 */ /*0410*/ IADD3 R6, P0, R0, R21, RZ ; /* 0x0000001500067210 */ /* 0x000fc80007f1e0ff */ /*0420*/ LEA.HI.X.SX32 R7, R0, R20, 0x1, P0 ; /* 0x0000001400077211 */ /* 0x000fe400000f0eff */ /*0430*/ LEA R28, P0, R6, c[0x0][0x160], 0x3 ; /* 0x00005800061c7a11 */ /* 0x000fc800078018ff */ /*0440*/ LEA.HI.X R29, R6, c[0x0][0x164], R7, 0x3, P0 ; /* 0x00005900061d7a11 */ /* 0x000fca00000f1c07 */ /*0450*/ LDG.E.64 R6, [R28.64] ; /* 0x000000061c067981 */ /* 0x000ea8000c1e1b00 */ /*0460*/ LDG.E.64 R8, [R28.64+0x800] ; /* 0x000800061c087981 */ /* 0x000ee8000c1e1b00 */ /*0470*/ LDG.E.64 R10, [R28.64+0x1000] ; /* 0x001000061c0a7981 */ /* 0x000f28000c1e1b00 */ /*0480*/ LDG.E.64 R12, [R28.64+0x1800] ; /* 0x001800061c0c7981 */ /* 0x000f68000c1e1b00 */ /*0490*/ LDG.E.64 R14, [R28.64+0x2000] ; /* 0x002000061c0e7981 */ /* 0x000f28000c1e1b00 */ /*04a0*/ LDG.E.64 R16, [R28.64+0x2800] ; /* 0x002800061c107981 */ /* 0x000f28000c1e1b00 */ /*04b0*/ LDG.E.64 R18, [R28.64+0x3000] ; /* 0x003000061c127981 */ /* 0x000f28000c1e1b00 */ /*04c0*/ LDG.E.64 R24, [R28.64+0x3800] ; /* 0x003800061c187981 */ /* 0x000f22000c1e1b00 */ /*04d0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x004e0c0003f0e000 */ /*04e0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*04f0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fe40004000000 */ /*0500*/ IADD3 R7, P1, -R21, c[0x0][0x198], RZ ; /* 0x0000660015077a10 */ /* 0x000fc80007f3e1ff */ /*0510*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x008e220003f0e000 */ /*0520*/ IADD3.X R6, ~R20, c[0x0][0x19c], RZ, P1, !PT ; /* 0x0000670014067a10 */ /* 0x000fca0000ffe5ff */ /*0530*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*0540*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*0550*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*0560*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*0570*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*0580*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x020e0c0003f0e000 */ /*0590*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*05a0*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*05b0*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*05c0*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*05d0*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*05e0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*05f0*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*0600*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*0610*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0620*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*0630*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fe40004000000 */ /*0640*/ ISETP.GE.U32.AND P0, PT, R7, R4, PT ; /* 0x000000040700720c */ /* 0x000fc80003f06070 */ /*0650*/ ISETP.GE.U32.AND.EX P0, PT, R6, R5, PT, P0 ; /* 0x000000050600720c */ /* 0x000fe20003f06100 */ /*0660*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*0670*/ FSEL R2, R2, R24, !P1 ; /* 0x0000001802027208 */ /* 0x001fe40004800000 */ /*0680*/ FSEL R3, R3, R25, !P1 ; /* 0x0000001903037208 */ /* 0x000fc80004800000 */ /*0690*/ @!P0 BRA 0x1190 ; /* 0x00000af000008947 */ /* 0x000fea0003800000 */ /*06a0*/ IADD3 R21, P0, R4.reuse, R21, RZ ; /* 0x0000001504157210 */ /* 0x040fe20007f1e0ff */ /*06b0*/ IMAD.WIDE R26, R4, 0x8, R26 ; /* 0x00000008041a7825 */ /* 0x000fc800078e021a */ /*06c0*/ IMAD.X R20, R5, 0x1, R20, P0 ; /* 0x0000000105147824 */ /* 0x000fe200000e0614 */ /*06d0*/ ISETP.GT.U32.AND P0, PT, R21, UR4, PT ; /* 0x0000000415007c0c */ /* 0x000fe2000bf04070 */ /*06e0*/ IMAD.WIDE R22, R4, 0x8, R22 ; /* 0x0000000804167825 */ /* 0x000fc600078e0216 */ /*06f0*/ ISETP.GT.U32.AND.EX P0, PT, R20, UR5, PT, P0 ; /* 0x0000000514007c0c */ /* 0x000fda000bf04100 */ /*0700*/ @!P0 BRA 0x410 ; /* 0xfffffd0000008947 */ /* 0x000fea000383ffff */ /*0710*/ ISETP.GE.U32.AND P0, PT, R21, c[0x0][0x198], PT ; /* 0x0000660015007a0c */ /* 0x000fc80003f06070 */ /*0720*/ ISETP.GE.U32.AND.EX P0, PT, R20, c[0x0][0x19c], PT, P0 ; /* 0x0000670014007a0c */ /* 0x000fda0003f06100 */ /*0730*/ @P0 BRA 0x1190 ; /* 0x00000a5000000947 */ /* 0x000fea0003800000 */ /*0740*/ IADD3 R7, -R21, c[0x0][0x198], RZ ; /* 0x0000660015077a10 */ /* 0x000fe20007ffe1ff */ /*0750*/ BSSY B1, 0x1190 ; /* 0x00000a3000017945 */ /* 0x000fe60003800000 */ /*0760*/ ISETP.GE.AND P0, PT, R0, R7, PT ; /* 0x000000070000720c */ /* 0x000fda0003f06270 */ /*0770*/ @P0 BRA 0x1180 ; /* 0x00000a0000000947 */ /* 0x000fea0003800000 */ /*0780*/ LOP3.LUT R4, RZ, R0, RZ, 0x33, !PT ; /* 0x00000000ff047212 */ /* 0x000fe200078e33ff */ /*0790*/ BSSY B2, 0x8e0 ; /* 0x0000014000027945 */ /* 0x000fe60003800000 */ /*07a0*/ IADD3 R21, -R21, c[0x0][0x198], R4 ; /* 0x0000660015157a10 */ /* 0x000fc80007ffe104 */ /*07b0*/ LEA.HI R4, R21.reuse, 0x1, RZ, 0x18 ; /* 0x0000000115047811 */ /* 0x040fe400078fc0ff */ /*07c0*/ ISETP.GE.U32.AND P0, PT, R21, 0x300, PT ; /* 0x000003001500780c */ /* 0x000fe40003f06070 */ /*07d0*/ LOP3.LUT P1, R4, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304047812 */ /* 0x000fda000782c0ff */ /*07e0*/ @!P1 BRA 0x8d0 ; /* 0x000000e000009947 */ /* 0x000fea0003800000 */ /*07f0*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0800*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fc600078e0004 */ /*0810*/ IMAD.MOV.U32 R4, RZ, RZ, R22 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0016 */ /*0820*/ IMAD.MOV.U32 R5, RZ, RZ, R23 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0017 */ /*0830*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000604047981 */ /* 0x000ea2000c1e1b00 */ /*0840*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*0850*/ IADD3 R22, P3, R22, 0x800, RZ ; /* 0x0000080016167810 */ /* 0x000fe40007f7e0ff */ /*0860*/ ISETP.NE.AND P2, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f45270 */ /*0870*/ IADD3 R0, R0, 0x100, RZ ; /* 0x0000010000007810 */ /* 0x001fe20007ffe0ff */ /*0880*/ IMAD.X R23, RZ, RZ, R23, P3 ; /* 0x000000ffff177224 */ /* 0x000fe200018e0617 */ /*0890*/ DSETP.GEU.AND P1, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f2e000 */ /*08a0*/ FSEL R2, R2, R4, !P1 ; /* 0x0000000402027208 */ /* 0x001fe40004800000 */ /*08b0*/ FSEL R3, R3, R5, !P1 ; /* 0x0000000503037208 */ /* 0x000fe20004800000 */ /*08c0*/ @P2 BRA 0x810 ; /* 0xffffff4000002947 */ /* 0x000fea000383ffff */ /*08d0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*08e0*/ @!P0 BRA 0x1180 ; /* 0x0000089000008947 */ /* 0x000fea0003800000 */ /*08f0*/ IMAD.IADD R4, R7, 0x1, -R0 ; /* 0x0000000107047824 */ /* 0x000fe200078e0a00 */ /*0900*/ BSSY B2, 0xdd0 ; /* 0x000004c000027945 */ /* 0x000fe20003800000 */ /*0910*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc60003f0f070 */ /*0920*/ ISETP.GT.AND P1, PT, R4, 0xc00, PT ; /* 0x00000c000400780c */ /* 0x000fe20003f24270 */ /*0930*/ IMAD.WIDE R4, R0, 0x8, R26 ; /* 0x0000000800047825 */ /* 0x000fd800078e021a */ /*0940*/ @!P1 BRA 0xdc0 ; /* 0x0000047000009947 */ /* 0x000fea0003800000 */ /*0950*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0960*/ IADD3 R31, R7, -0xc00, RZ ; /* 0xfffff400071f7810 */ /* 0x000fe40007ffe0ff */ /*0970*/ LDG.E.64 R34, [R4.64] ; /* 0x0000000604227981 */ /* 0x000ea8000c1e1b00 */ /*0980*/ LDG.E.64 R32, [R4.64+0x800] ; /* 0x0008000604207981 */ /* 0x000ee8000c1e1b00 */ /*0990*/ LDG.E.64 R8, [R4.64+0x1000] ; /* 0x0010000604087981 */ /* 0x000f28000c1e1b00 */ /*09a0*/ LDG.E.64 R28, [R4.64+0x1800] ; /* 0x00180006041c7981 */ /* 0x000f68000c1e1b00 */ /*09b0*/ LDG.E.64 R26, [R4.64+0x2000] ; /* 0x00200006041a7981 */ /* 0x000f28000c1e1b00 */ /*09c0*/ LDG.E.64 R24, [R4.64+0x2800] ; /* 0x0028000604187981 */ /* 0x000f28000c1e1b00 */ /*09d0*/ LDG.E.64 R22, [R4.64+0x3000] ; /* 0x0030000604167981 */ /* 0x000f28000c1e1b00 */ /*09e0*/ LDG.E.64 R20, [R4.64+0x3800] ; /* 0x0038000604147981 */ /* 0x000f28000c1e1b00 */ /*09f0*/ LDG.E.64 R18, [R4.64+0x4000] ; /* 0x0040000604127981 */ /* 0x000f68000c1e1b00 */ /*0a00*/ LDG.E.64 R16, [R4.64+0x4800] ; /* 0x0048000604107981 */ /* 0x000f68000c1e1b00 */ /*0a10*/ LDG.E.64 R14, [R4.64+0x5000] ; /* 0x00500006040e7981 */ /* 0x000f68000c1e1b00 */ /*0a20*/ LDG.E.64 R12, [R4.64+0x5800] ; /* 0x00580006040c7981 */ /* 0x000f68000c1e1b00 */ /*0a30*/ LDG.E.64 R10, [R4.64+0x6000] ; /* 0x00600006040a7981 */ /* 0x000f62000c1e1b00 */ /*0a40*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x004e0c0003f2e000 */ /*0a50*/ FSEL R34, R2, R34, !P1 ; /* 0x0000002202227208 */ /* 0x001fe40004800000 */ /*0a60*/ FSEL R35, R3, R35, !P1 ; /* 0x0000002303237208 */ /* 0x000fe40004800000 */ /*0a70*/ LDG.E.64 R2, [R4.64+0x6800] ; /* 0x0068000604027981 */ /* 0x0000a8000c1e1b00 */ /*0a80*/ DSETP.GEU.AND P1, PT, R34, R32, PT ; /* 0x000000202200722a */ /* 0x008e4c0003f2e000 */ /*0a90*/ FSEL R34, R34, R32, !P1 ; /* 0x0000002022227208 */ /* 0x002fe40004800000 */ /*0aa0*/ FSEL R35, R35, R33, !P1 ; /* 0x0000002123237208 */ /* 0x000fe40004800000 */ /*0ab0*/ LDG.E.64 R32, [R4.64+0x7000] ; /* 0x0070000604207981 */ /* 0x0000e8000c1e1b00 */ /*0ac0*/ DSETP.GEU.AND P1, PT, R34, R8, PT ; /* 0x000000082200722a */ /* 0x010e4c0003f2e000 */ /*0ad0*/ FSEL R34, R34, R8, !P1 ; /* 0x0000000822227208 */ /* 0x002fe40004800000 */ /*0ae0*/ FSEL R35, R35, R9, !P1 ; /* 0x0000000923237208 */ /* 0x000fe40004800000 */ /*0af0*/ LDG.E.64 R8, [R4.64+0x7800] ; /* 0x0078000604087981 */ /* 0x000128000c1e1b00 */ /*0b00*/ DSETP.GEU.AND P1, PT, R34, R28, PT ; /* 0x0000001c2200722a */ /* 0x020e4c0003f2e000 */ /*0b10*/ FSEL R28, R34, R28, !P1 ; /* 0x0000001c221c7208 */ /* 0x002fe40004800000 */ /*0b20*/ FSEL R29, R35, R29, !P1 ; /* 0x0000001d231d7208 */ /* 0x000fcc0004800000 */ /*0b30*/ DSETP.GEU.AND P1, PT, R28, R26, PT ; /* 0x0000001a1c00722a */ /* 0x000e4c0003f2e000 */ /*0b40*/ FSEL R26, R28, R26, !P1 ; /* 0x0000001a1c1a7208 */ /* 0x002fe40004800000 */ /*0b50*/ FSEL R27, R29, R27, !P1 ; /* 0x0000001b1d1b7208 */ /* 0x000fcc0004800000 */ /*0b60*/ DSETP.GEU.AND P1, PT, R26, R24, PT ; /* 0x000000181a00722a */ /* 0x000e4c0003f2e000 */ /*0b70*/ FSEL R24, R26, R24, !P1 ; /* 0x000000181a187208 */ /* 0x002fe40004800000 */ /*0b80*/ FSEL R25, R27, R25, !P1 ; /* 0x000000191b197208 */ /* 0x000fcc0004800000 */ /*0b90*/ DSETP.GEU.AND P1, PT, R24, R22, PT ; /* 0x000000161800722a */ /* 0x000e4c0003f2e000 */ /*0ba0*/ FSEL R22, R24, R22, !P1 ; /* 0x0000001618167208 */ /* 0x002fe40004800000 */ /*0bb0*/ FSEL R23, R25, R23, !P1 ; /* 0x0000001719177208 */ /* 0x000fcc0004800000 */ /*0bc0*/ DSETP.GEU.AND P1, PT, R22, R20, PT ; /* 0x000000141600722a */ /* 0x000e4c0003f2e000 */ /*0bd0*/ FSEL R20, R22, R20, !P1 ; /* 0x0000001416147208 */ /* 0x002fe40004800000 */ /*0be0*/ FSEL R21, R23, R21, !P1 ; /* 0x0000001517157208 */ /* 0x000fcc0004800000 */ /*0bf0*/ DSETP.GEU.AND P1, PT, R20, R18, PT ; /* 0x000000121400722a */ /* 0x000e4c0003f2e000 */ /*0c00*/ FSEL R18, R20, R18, !P1 ; /* 0x0000001214127208 */ /* 0x002fe40004800000 */ /*0c10*/ FSEL R19, R21, R19, !P1 ; /* 0x0000001315137208 */ /* 0x000fcc0004800000 */ /*0c20*/ DSETP.GEU.AND P1, PT, R18, R16, PT ; /* 0x000000101200722a */ /* 0x000e4c0003f2e000 */ /*0c30*/ FSEL R16, R18, R16, !P1 ; /* 0x0000001012107208 */ /* 0x002fe40004800000 */ /*0c40*/ FSEL R17, R19, R17, !P1 ; /* 0x0000001113117208 */ /* 0x000fcc0004800000 */ /*0c50*/ DSETP.GEU.AND P1, PT, R16, R14, PT ; /* 0x0000000e1000722a */ /* 0x000e4c0003f2e000 */ /*0c60*/ FSEL R14, R16, R14, !P1 ; /* 0x0000000e100e7208 */ /* 0x002fe40004800000 */ /*0c70*/ FSEL R15, R17, R15, !P1 ; /* 0x0000000f110f7208 */ /* 0x000fcc0004800000 */ /*0c80*/ DSETP.GEU.AND P1, PT, R14, R12, PT ; /* 0x0000000c0e00722a */ /* 0x000e4c0003f2e000 */ /*0c90*/ FSEL R12, R14, R12, !P1 ; /* 0x0000000c0e0c7208 */ /* 0x002fe40004800000 */ /*0ca0*/ FSEL R13, R15, R13, !P1 ; /* 0x0000000d0f0d7208 */ /* 0x000fcc0004800000 */ /*0cb0*/ DSETP.GEU.AND P1, PT, R12, R10, PT ; /* 0x0000000a0c00722a */ /* 0x000e4c0003f2e000 */ /*0cc0*/ FSEL R10, R12, R10, !P1 ; /* 0x0000000a0c0a7208 */ /* 0x002fe40004800000 */ /*0cd0*/ FSEL R11, R13, R11, !P1 ; /* 0x0000000b0d0b7208 */ /* 0x000fe40004800000 */ /*0ce0*/ IADD3 R0, R0, 0x1000, RZ ; /* 0x0000100000007810 */ /* 0x000fc80007ffe0ff */ /*0cf0*/ ISETP.GE.AND P2, PT, R0, R31, PT ; /* 0x0000001f0000720c */ /* 0x000fe40003f46270 */ /*0d00*/ IADD3 R4, P3, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fca0007f7e0ff */ /*0d10*/ IMAD.X R5, RZ, RZ, R5, P3 ; /* 0x000000ffff057224 */ /* 0x000fe200018e0605 */ /*0d20*/ DSETP.GEU.AND P1, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x004e0c0003f2e000 */ /*0d30*/ FSEL R2, R10, R2, !P1 ; /* 0x000000020a027208 */ /* 0x001fe40004800000 */ /*0d40*/ FSEL R3, R11, R3, !P1 ; /* 0x000000030b037208 */ /* 0x000fcc0004800000 */ /*0d50*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x008e0c0003f2e000 */ /*0d60*/ FSEL R2, R2, R32, !P1 ; /* 0x0000002002027208 */ /* 0x001fe40004800000 */ /*0d70*/ FSEL R3, R3, R33, !P1 ; /* 0x0000002103037208 */ /* 0x000fcc0004800000 */ /*0d80*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x010e0c0003f2e000 */ /*0d90*/ FSEL R2, R2, R8, !P1 ; /* 0x0000000802027208 */ /* 0x001fe40004800000 */ /*0da0*/ FSEL R3, R3, R9, !P1 ; /* 0x0000000903037208 */ /* 0x000fe20004800000 */ /*0db0*/ @!P2 BRA 0x970 ; /* 0xfffffbb00000a947 */ /* 0x000fea000383ffff */ /*0dc0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0dd0*/ IMAD.IADD R6, R7, 0x1, -R0 ; /* 0x0000000107067824 */ /* 0x000fe200078e0a00 */ /*0de0*/ BSSY B2, 0x1060 ; /* 0x0000027000027945 */ /* 0x000fe80003800000 */ /*0df0*/ ISETP.GT.AND P1, PT, R6, 0x400, PT ; /* 0x000004000600780c */ /* 0x000fda0003f24270 */ /*0e00*/ @!P1 BRA 0x1050 ; /* 0x0000024000009947 */ /* 0x000fea0003800000 */ /*0e10*/ LDG.E.64 R10, [R4.64] ; /* 0x00000006040a7981 */ /* 0x0000a8000c1e1b00 */ /*0e20*/ LDG.E.64 R12, [R4.64+0x800] ; /* 0x00080006040c7981 */ /* 0x0000e8000c1e1b00 */ /*0e30*/ LDG.E.64 R14, [R4.64+0x1000] ; /* 0x00100006040e7981 */ /* 0x000128000c1e1b00 */ /*0e40*/ LDG.E.64 R16, [R4.64+0x1800] ; /* 0x0018000604107981 */ /* 0x000168000c1e1b00 */ /*0e50*/ LDG.E.64 R18, [R4.64+0x2000] ; /* 0x0020000604127981 */ /* 0x000128000c1e1b00 */ /*0e60*/ LDG.E.64 R20, [R4.64+0x2800] ; /* 0x0028000604147981 */ /* 0x000128000c1e1b00 */ /*0e70*/ LDG.E.64 R22, [R4.64+0x3000] ; /* 0x0030000604167981 */ /* 0x000128000c1e1b00 */ /*0e80*/ LDG.E.64 R8, [R4.64+0x3800] ; /* 0x0038000604087981 */ /* 0x000122000c1e1b00 */ /*0e90*/ IADD3 R0, R0, 0x800, RZ ; /* 0x0000080000007810 */ /* 0x000fc40007ffe0ff */ /*0ea0*/ IADD3 R4, P2, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fca0007f5e0ff */ /*0eb0*/ IMAD.X R5, RZ, RZ, R5, P2 ; /* 0x000000ffff057224 */ /* 0x000fe200010e0605 */ /*0ec0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x004e0c0003f0e000 */ /*0ed0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*0ee0*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*0ef0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x008e0c0003f0e000 */ /*0f00*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*0f10*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*0f20*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x010e0c0003f0e000 */ /*0f30*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*0f40*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*0f50*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x020e0c0003f0e000 */ /*0f60*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*0f70*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*0f80*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0f90*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*0fa0*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*0fb0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*0fc0*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*0fd0*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*0fe0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*0ff0*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*1000*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fe40004000000 */ /*1010*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*1020*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*1030*/ FSEL R2, R2, R8, !P1 ; /* 0x0000000802027208 */ /* 0x001fe40004800000 */ /*1040*/ FSEL R3, R3, R9, !P1 ; /* 0x0000000903037208 */ /* 0x000fe40004800000 */ /*1050*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1060*/ ISETP.LT.OR P0, PT, R0, R7, P0 ; /* 0x000000070000720c */ /* 0x000fda0000701670 */ /*1070*/ @!P0 BRA 0x1180 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*1080*/ LDG.E.64 R6, [R4.64] ; /* 0x0000000604067981 */ /* 0x000ea8000c1e1b00 */ /*1090*/ LDG.E.64 R8, [R4.64+0x800] ; /* 0x0008000604087981 */ /* 0x000ee8000c1e1b00 */ /*10a0*/ LDG.E.64 R10, [R4.64+0x1000] ; /* 0x00100006040a7981 */ /* 0x000f28000c1e1b00 */ /*10b0*/ LDG.E.64 R12, [R4.64+0x1800] ; /* 0x00180006040c7981 */ /* 0x000f62000c1e1b00 */ /*10c0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x004e0c0003f0e000 */ /*10d0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*10e0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*10f0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x008e0c0003f0e000 */ /*1100*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*1110*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*1120*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*1130*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*1140*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*1150*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x020e0c0003f0e000 */ /*1160*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*1170*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fe40004000000 */ /*1180*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1190*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x000fe800000e0000 */ /*11a0*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*11b0*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e680000000000 */ /*11c0*/ S2R R11, SR_TID.X ; /* 0x00000000000b7919 */ /* 0x000ea20000002100 */ /*11d0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e220003f0e000 */ /*11e0*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x002fca0003f25270 */ /*11f0*/ ISETP.GT.OR P0, PT, R10, 0x1e, !P0 ; /* 0x0000001e0a00780c */ /* 0x001fc80004704670 */ /*1200*/ FSEL R6, R2, R4, P0 ; /* 0x0000000402067208 */ /* 0x000fe40000000000 */ /*1210*/ FSEL R7, R3, R5, P0 ; /* 0x0000000503077208 */ /* 0x000fc60000000000 */ /*1220*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe200000e0000 */ /*1230*/ @!P1 SHF.R.S32.HI R0, RZ, 0x1f, R11 ; /* 0x0000001fff009819 */ /* 0x004fc6000001140b */ /*1240*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2200000e0000 */ /*1250*/ @!P1 LEA.HI R0, R0, R11, RZ, 0x5 ; /* 0x0000000b00009211 */ /* 0x000fc800078f28ff */ /*1260*/ @!P1 SHF.R.S32.HI R0, RZ, 0x5, R0 ; /* 0x00000005ff009819 */ /* 0x000fe20000011400 */ /*1270*/ DSETP.GEU.AND P0, PT, R6, R4, PT ; /* 0x000000040600722a */ /* 0x001e0c0003f0e000 */ /*1280*/ ISETP.GT.OR P0, PT, R10, 0x1d, !P0 ; /* 0x0000001d0a00780c */ /* 0x001fc80004704670 */ /*1290*/ FSEL R4, R6, R4, P0 ; /* 0x0000000406047208 */ /* 0x000fe40000000000 */ /*12a0*/ FSEL R5, R7, R5, P0 ; /* 0x0000000507057208 */ /* 0x000fc60000000000 */ /*12b0*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*12c0*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*12d0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*12e0*/ ISETP.GT.OR P0, PT, R10, 0x1b, !P0 ; /* 0x0000001b0a00780c */ /* 0x001fc80004704670 */ /*12f0*/ FSEL R8, R4, R2, P0 ; /* 0x0000000204087208 */ /* 0x000fe40000000000 */ /*1300*/ FSEL R9, R5, R3, P0 ; /* 0x0000000305097208 */ /* 0x000fc60000000000 */ /*1310*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe800000e0000 */ /*1320*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e2400000e0000 */ /*1330*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*1340*/ ISETP.GT.OR P0, PT, R10, 0x17, !P0 ; /* 0x000000170a00780c */ /* 0x001fc80004704670 */ /*1350*/ FSEL R6, R8, R2, P0 ; /* 0x0000000208067208 */ /* 0x000fe40000000000 */ /*1360*/ FSEL R7, R9, R3, P0 ; /* 0x0000000309077208 */ /* 0x000fc60000000000 */ /*1370*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*1380*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*1390*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x001e0c0003f0e000 */ /*13a0*/ ISETP.GT.OR P0, PT, R10, 0xf, !P0 ; /* 0x0000000f0a00780c */ /* 0x001fc80004704670 */ /*13b0*/ FSEL R4, R6, R2, P0 ; /* 0x0000000206047208 */ /* 0x000fe40000000000 */ /*13c0*/ FSEL R5, R7, R3, P0 ; /* 0x0000000307057208 */ /* 0x000fe20000000000 */ /*13d0*/ @!P1 IMAD.SHL.U32 R3, R0, 0x8, RZ ; /* 0x0000000800039824 */ /* 0x000fe200078e00ff */ /*13e0*/ ISETP.NE.AND P0, PT, R11, RZ, PT ; /* 0x000000ff0b00720c */ /* 0x000fe20003f05270 */ /*13f0*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fc600078e000b */ /*1400*/ @!P1 STS.64 [R3+0x8], R4 ; /* 0x0000080403009388 */ /* 0x0001e80000000a00 */ /*1410*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1420*/ @P0 BRA 0x2a90 ; /* 0x0000166000000947 */ /* 0x000fea0003800000 */ /*1430*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*1440*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*1450*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*1460*/ DSETP.GEU.AND P0, PT, R4, R8, PT ; /* 0x000000080400722a */ /* 0x002e4c0003f0e000 */ /*1470*/ FSEL R2, R4, R8, !P0 ; /* 0x0000000804027208 */ /* 0x002fe40004000000 */ /*1480*/ FSEL R3, R5, R9, !P0 ; /* 0x0000000905037208 */ /* 0x001fe40004000000 */ /*1490*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000e280000000c00 */ /*14a0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e4c0003f0e000 */ /*14b0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x002fe40004000000 */ /*14c0*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*14d0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x004e4c0003f0e000 */ /*14e0*/ FSEL R8, R2, R12, !P0 ; /* 0x0000000c02087208 */ /* 0x002fe40004000000 */ /*14f0*/ FSEL R9, R3, R13, !P0 ; /* 0x0000000d03097208 */ /* 0x000fe40004000000 */ /*1500*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e680000000a00 */ /*1510*/ DSETP.GEU.AND P0, PT, R8, R14, PT ; /* 0x0000000e0800722a */ /* 0x000e8c0003f0e000 */ /*1520*/ FSEL R8, R8, R14, !P0 ; /* 0x0000000e08087208 */ /* 0x004fe40004000000 */ /*1530*/ FSEL R9, R9, R15, !P0 ; /* 0x0000000f09097208 */ /* 0x000fcc0004000000 */ /*1540*/ DSETP.GEU.AND P0, PT, R8, R4, PT ; /* 0x000000040800722a */ /* 0x001e0c0003f0e000 */ /*1550*/ FSEL R4, R8, R4, !P0 ; /* 0x0000000408047208 */ /* 0x001fe40004000000 */ /*1560*/ FSEL R5, R9, R5, !P0 ; /* 0x0000000509057208 */ /* 0x000fcc0004000000 */ /*1570*/ DSETP.GEU.AND P0, PT, R4, R6, PT ; /* 0x000000060400722a */ /* 0x000e0c0003f0e000 */ /*1580*/ FSEL R4, R4, R6, !P0 ; /* 0x0000000604047208 */ /* 0x001fe40004000000 */ /*1590*/ FSEL R5, R5, R7, !P0 ; /* 0x0000000705057208 */ /* 0x000fcc0004000000 */ /*15a0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x002e0c0003f0e000 */ /*15b0*/ FSEL R4, R4, R2, !P0 ; /* 0x0000000204047208 */ /* 0x001fe40004000000 */ /*15c0*/ FSEL R5, R5, R3, !P0 ; /* 0x0000000305057208 */ /* 0x000fe20004000000 */ /*15d0*/ BRA 0x2a90 ; /* 0x000014b000007947 */ /* 0x000fea0003800000 */ /*15e0*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*15f0*/ IADD3 R3, -R21, c[0x0][0x198], RZ ; /* 0x0000660015037a10 */ /* 0x000fe20007ffe1ff */ /*1600*/ BSSY B1, 0x16c0 ; /* 0x000000b000017945 */ /* 0x000fe20003800000 */ /*1610*/ CS2R R24, SRZ ; /* 0x0000000000187805 */ /* 0x000fe4000001ff00 */ /*1620*/ ISETP.GE.AND P0, PT, R0, R3, PT ; /* 0x000000030000720c */ /* 0x001fe20003f06270 */ /*1630*/ IMAD.MOV.U32 R34, RZ, RZ, R0 ; /* 0x000000ffff227224 */ /* 0x000fd800078e0000 */ /*1640*/ @P0 BRA 0x16b0 ; /* 0x0000006000000947 */ /* 0x000fea0003800000 */ /*1650*/ IADD3 R2, P0, R21, R0, RZ ; /* 0x0000000015027210 */ /* 0x000fc80007f1e0ff */ /*1660*/ LEA.HI.X.SX32 R5, R0, R7, 0x1, P0 ; /* 0x0000000700057211 */ /* 0x000fe400000f0eff */ /*1670*/ LEA R24, P0, R2, c[0x0][0x160], 0x3 ; /* 0x0000580002187a11 */ /* 0x000fc800078018ff */ /*1680*/ LEA.HI.X R25, R2, c[0x0][0x164], R5, 0x3, P0 ; /* 0x0000590002197a11 */ /* 0x000fcc00000f1c05 */ /*1690*/ LDG.E.64 R24, [R24.64] ; /* 0x0000000618187981 */ /* 0x000f62000c1e1b00 */ /*16a0*/ IADD3 R34, R0, 0x100, RZ ; /* 0x0000010000227810 */ /* 0x000fc60007ffe0ff */ /*16b0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*16c0*/ ISETP.GE.AND P0, PT, R34, R3, PT ; /* 0x000000032200720c */ /* 0x000fe20003f06270 */ /*16d0*/ BSSY B1, 0x2150 ; /* 0x00000a7000017945 */ /* 0x000fd80003800000 */ /*16e0*/ @P0 BRA 0x2140 ; /* 0x00000a5000000947 */ /* 0x000fea0003800000 */ /*16f0*/ LOP3.LUT R2, RZ, R34, RZ, 0x33, !PT ; /* 0x00000022ff027212 */ /* 0x000fe200078e33ff */ /*1700*/ BSSY B2, 0x1870 ; /* 0x0000016000027945 */ /* 0x000fe60003800000 */ /*1710*/ IADD3 R4, -R21, c[0x0][0x198], R2 ; /* 0x0000660015047a10 */ /* 0x000fc80007ffe102 */ /*1720*/ LEA.HI R2, R4.reuse, 0x1, RZ, 0x18 ; /* 0x0000000104027811 */ /* 0x040fe400078fc0ff */ /*1730*/ ISETP.GE.U32.AND P0, PT, R4, 0x300, PT ; /* 0x000003000400780c */ /* 0x000fe40003f06070 */ /*1740*/ LOP3.LUT P1, R2, R2, 0x3, RZ, 0xc0, !PT ; /* 0x0000000302027812 */ /* 0x000fda000782c0ff */ /*1750*/ @!P1 BRA 0x1860 ; /* 0x0000010000009947 */ /* 0x000fea0003800000 */ /*1760*/ IADD3 R9, P1, R21, R34, RZ ; /* 0x0000002215097210 */ /* 0x000fc80007f3e0ff */ /*1770*/ LEA R6, P2, R9, c[0x0][0x160], 0x3 ; /* 0x0000580009067a11 */ /* 0x000fe400078418ff */ /*1780*/ LEA.HI.X.SX32 R4, R34, R7, 0x1, P1 ; /* 0x0000000722047211 */ /* 0x000fc800008f0eff */ /*1790*/ LEA.HI.X R9, R9, c[0x0][0x164], R4, 0x3, P2 ; /* 0x0000590009097a11 */ /* 0x000fc600010f1c04 */ /*17a0*/ IMAD.MOV.U32 R4, RZ, RZ, R6 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0006 */ /*17b0*/ IMAD.MOV.U32 R5, RZ, RZ, R9 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0009 */ /*17c0*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000604047981 */ /* 0x000ea2000c1e1b00 */ /*17d0*/ IADD3 R2, R2, -0x1, RZ ; /* 0xffffffff02027810 */ /* 0x000fe40007ffe0ff */ /*17e0*/ IADD3 R6, P3, R6, 0x800, RZ ; /* 0x0000080006067810 */ /* 0x000fe40007f7e0ff */ /*17f0*/ ISETP.NE.AND P2, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fe40003f45270 */ /*1800*/ IADD3 R34, R34, 0x100, RZ ; /* 0x0000010022227810 */ /* 0x000fe20007ffe0ff */ /*1810*/ IMAD.X R9, RZ, RZ, R9, P3 ; /* 0x000000ffff097224 */ /* 0x000fe200018e0609 */ /*1820*/ DSETP.GEU.AND P1, PT, R24, R4, PT ; /* 0x000000041800722a */ /* 0x024e0c0003f2e000 */ /*1830*/ FSEL R24, R24, R4, !P1 ; /* 0x0000000418187208 */ /* 0x001fe40004800000 */ /*1840*/ FSEL R25, R25, R5, !P1 ; /* 0x0000000519197208 */ /* 0x000fe20004800000 */ /*1850*/ @P2 BRA 0x17a0 ; /* 0xffffff4000002947 */ /* 0x000fea000383ffff */ /*1860*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1870*/ @!P0 BRA 0x2140 ; /* 0x000008c000008947 */ /* 0x000fea0003800000 */ /*1880*/ IMAD.IADD R5, R3, 0x1, -R34 ; /* 0x0000000103057824 */ /* 0x000fe200078e0a22 */ /*1890*/ IADD3 R21, P0, R21, R34, RZ ; /* 0x0000002215157210 */ /* 0x000fe20007f1e0ff */ /*18a0*/ BSSY B2, 0x1d90 ; /* 0x000004e000027945 */ /* 0x000fe60003800000 */ /*18b0*/ ISETP.GT.AND P1, PT, R5, 0xc00, PT ; /* 0x00000c000500780c */ /* 0x000fe40003f24270 */ /*18c0*/ LEA.HI.X.SX32 R2, R34, R7, 0x1, P0 ; /* 0x0000000722027211 */ /* 0x000fc400000f0eff */ /*18d0*/ LEA R4, P0, R21, c[0x0][0x160], 0x3 ; /* 0x0000580015047a11 */ /* 0x000fc800078018ff */ /*18e0*/ LEA.HI.X R5, R21, c[0x0][0x164], R2, 0x3, P0 ; /* 0x0000590015057a11 */ /* 0x000fe400000f1c02 */ /*18f0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc60003f0f070 */ /*1900*/ @!P1 BRA 0x1d80 ; /* 0x0000047000009947 */ /* 0x000fea0003800000 */ /*1910*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1920*/ IADD3 R2, R3, -0xc00, RZ ; /* 0xfffff40003027810 */ /* 0x000fc60007ffe0ff */ /*1930*/ LDG.E.64 R26, [R4.64] ; /* 0x00000006041a7981 */ /* 0x000ea8000c1e1b00 */ /*1940*/ LDG.E.64 R30, [R4.64+0x800] ; /* 0x00080006041e7981 */ /* 0x000ee8000c1e1b00 */ /*1950*/ LDG.E.64 R32, [R4.64+0x1000] ; /* 0x0010000604207981 */ /* 0x000f28000c1e1b00 */ /*1960*/ LDG.E.64 R6, [R4.64+0x1800] ; /* 0x0018000604067981 */ /* 0x000ee8000c1e1b00 */ /*1970*/ LDG.E.64 R8, [R4.64+0x2000] ; /* 0x0020000604087981 */ /* 0x000f28000c1e1b00 */ /*1980*/ LDG.E.64 R10, [R4.64+0x2800] ; /* 0x00280006040a7981 */ /* 0x000f28000c1e1b00 */ /*1990*/ LDG.E.64 R12, [R4.64+0x3000] ; /* 0x00300006040c7981 */ /* 0x000f28000c1e1b00 */ /*19a0*/ LDG.E.64 R14, [R4.64+0x3800] ; /* 0x00380006040e7981 */ /* 0x000f28000c1e1b00 */ /*19b0*/ LDG.E.64 R16, [R4.64+0x4000] ; /* 0x0040000604107981 */ /* 0x000f28000c1e1b00 */ /*19c0*/ LDG.E.64 R18, [R4.64+0x4800] ; /* 0x0048000604127981 */ /* 0x000f28000c1e1b00 */ /*19d0*/ LDG.E.64 R20, [R4.64+0x5000] ; /* 0x0050000604147981 */ /* 0x000f28000c1e1b00 */ /*19e0*/ LDG.E.64 R22, [R4.64+0x5800] ; /* 0x0058000604167981 */ /* 0x000f22000c1e1b00 */ /*19f0*/ DSETP.GEU.AND P1, PT, R24, R26, PT ; /* 0x0000001a1800722a */ /* 0x024e0c0003f2e000 */ /*1a00*/ FSEL R28, R24, R26, !P1 ; /* 0x0000001a181c7208 */ /* 0x001fe40004800000 */ /*1a10*/ FSEL R29, R25, R27, !P1 ; /* 0x0000001b191d7208 */ /* 0x000fe40004800000 */ /*1a20*/ LDG.E.64 R24, [R4.64+0x6000] ; /* 0x0060000604187981 */ /* 0x0000a8000c1e1b00 */ /*1a30*/ LDG.E.64 R26, [R4.64+0x6800] ; /* 0x00680006041a7981 */ /* 0x0000a2000c1e1b00 */ /*1a40*/ DSETP.GEU.AND P1, PT, R28, R30, PT ; /* 0x0000001e1c00722a */ /* 0x008e4c0003f2e000 */ /*1a50*/ FSEL R30, R28, R30, !P1 ; /* 0x0000001e1c1e7208 */ /* 0x002fe40004800000 */ /*1a60*/ FSEL R31, R29, R31, !P1 ; /* 0x0000001f1d1f7208 */ /* 0x000fe40004800000 */ /*1a70*/ LDG.E.64 R28, [R4.64+0x7000] ; /* 0x00700006041c7981 */ /* 0x0000e8000c1e1b00 */ /*1a80*/ DSETP.GEU.AND P1, PT, R30, R32, PT ; /* 0x000000201e00722a */ /* 0x010e4c0003f2e000 */ /*1a90*/ FSEL R30, R30, R32, !P1 ; /* 0x000000201e1e7208 */ /* 0x002fe40004800000 */ /*1aa0*/ FSEL R31, R31, R33, !P1 ; /* 0x000000211f1f7208 */ /* 0x000fe40004800000 */ /*1ab0*/ LDG.E.64 R32, [R4.64+0x7800] ; /* 0x0078000604207981 */ /* 0x000128000c1e1b00 */ /*1ac0*/ DSETP.GEU.AND P1, PT, R30, R6, PT ; /* 0x000000061e00722a */ /* 0x000e4c0003f2e000 */ /*1ad0*/ FSEL R6, R30, R6, !P1 ; /* 0x000000061e067208 */ /* 0x002fe40004800000 */ /*1ae0*/ FSEL R7, R31, R7, !P1 ; /* 0x000000071f077208 */ /* 0x000fcc0004800000 */ /*1af0*/ DSETP.GEU.AND P1, PT, R6, R8, PT ; /* 0x000000080600722a */ /* 0x000e4c0003f2e000 */ /*1b00*/ FSEL R6, R6, R8, !P1 ; /* 0x0000000806067208 */ /* 0x002fe40004800000 */ /*1b10*/ FSEL R7, R7, R9, !P1 ; /* 0x0000000907077208 */ /* 0x000fcc0004800000 */ /*1b20*/ DSETP.GEU.AND P1, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x000e4c0003f2e000 */ /*1b30*/ FSEL R6, R6, R10, !P1 ; /* 0x0000000a06067208 */ /* 0x002fe40004800000 */ /*1b40*/ FSEL R7, R7, R11, !P1 ; /* 0x0000000b07077208 */ /* 0x000fcc0004800000 */ /*1b50*/ DSETP.GEU.AND P1, PT, R6, R12, PT ; /* 0x0000000c0600722a */ /* 0x000e4c0003f2e000 */ /*1b60*/ FSEL R6, R6, R12, !P1 ; /* 0x0000000c06067208 */ /* 0x002fe40004800000 */ /*1b70*/ FSEL R7, R7, R13, !P1 ; /* 0x0000000d07077208 */ /* 0x000fcc0004800000 */ /*1b80*/ DSETP.GEU.AND P1, PT, R6, R14, PT ; /* 0x0000000e0600722a */ /* 0x000e4c0003f2e000 */ /*1b90*/ FSEL R6, R6, R14, !P1 ; /* 0x0000000e06067208 */ /* 0x002fe40004800000 */ /*1ba0*/ FSEL R7, R7, R15, !P1 ; /* 0x0000000f07077208 */ /* 0x000fcc0004800000 */ /*1bb0*/ DSETP.GEU.AND P1, PT, R6, R16, PT ; /* 0x000000100600722a */ /* 0x000e4c0003f2e000 */ /*1bc0*/ FSEL R6, R6, R16, !P1 ; /* 0x0000001006067208 */ /* 0x002fe40004800000 */ /*1bd0*/ FSEL R7, R7, R17, !P1 ; /* 0x0000001107077208 */ /* 0x000fcc0004800000 */ /*1be0*/ DSETP.GEU.AND P1, PT, R6, R18, PT ; /* 0x000000120600722a */ /* 0x000e4c0003f2e000 */ /*1bf0*/ FSEL R6, R6, R18, !P1 ; /* 0x0000001206067208 */ /* 0x002fe40004800000 */ /*1c00*/ FSEL R7, R7, R19, !P1 ; /* 0x0000001307077208 */ /* 0x000fcc0004800000 */ /*1c10*/ DSETP.GEU.AND P1, PT, R6, R20, PT ; /* 0x000000140600722a */ /* 0x000e4c0003f2e000 */ /*1c20*/ FSEL R6, R6, R20, !P1 ; /* 0x0000001406067208 */ /* 0x002fe40004800000 */ /*1c30*/ FSEL R7, R7, R21, !P1 ; /* 0x0000001507077208 */ /* 0x000fcc0004800000 */ /*1c40*/ DSETP.GEU.AND P1, PT, R6, R22, PT ; /* 0x000000160600722a */ /* 0x000e4c0003f2e000 */ /*1c50*/ FSEL R6, R6, R22, !P1 ; /* 0x0000001606067208 */ /* 0x002fe40004800000 */ /*1c60*/ FSEL R7, R7, R23, !P1 ; /* 0x0000001707077208 */ /* 0x000fe40004800000 */ /*1c70*/ IADD3 R34, R34, 0x1000, RZ ; /* 0x0000100022227810 */ /* 0x000fc80007ffe0ff */ /*1c80*/ ISETP.GE.AND P2, PT, R34, R2, PT ; /* 0x000000022200720c */ /* 0x000fe40003f46270 */ /*1c90*/ IADD3 R4, P3, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fca0007f7e0ff */ /*1ca0*/ IMAD.X R5, RZ, RZ, R5, P3 ; /* 0x000000ffff057224 */ /* 0x000fe200018e0605 */ /*1cb0*/ DSETP.GEU.AND P1, PT, R6, R24, PT ; /* 0x000000180600722a */ /* 0x004e0c0003f2e000 */ /*1cc0*/ FSEL R6, R6, R24, !P1 ; /* 0x0000001806067208 */ /* 0x001fe40004800000 */ /*1cd0*/ FSEL R7, R7, R25, !P1 ; /* 0x0000001907077208 */ /* 0x000fcc0004800000 */ /*1ce0*/ DSETP.GEU.AND P1, PT, R6, R26, PT ; /* 0x0000001a0600722a */ /* 0x000e0c0003f2e000 */ /*1cf0*/ FSEL R6, R6, R26, !P1 ; /* 0x0000001a06067208 */ /* 0x001fe40004800000 */ /*1d00*/ FSEL R7, R7, R27, !P1 ; /* 0x0000001b07077208 */ /* 0x000fcc0004800000 */ /*1d10*/ DSETP.GEU.AND P1, PT, R6, R28, PT ; /* 0x0000001c0600722a */ /* 0x008e0c0003f2e000 */ /*1d20*/ FSEL R6, R6, R28, !P1 ; /* 0x0000001c06067208 */ /* 0x001fe40004800000 */ /*1d30*/ FSEL R7, R7, R29, !P1 ; /* 0x0000001d07077208 */ /* 0x000fcc0004800000 */ /*1d40*/ DSETP.GEU.AND P1, PT, R6, R32, PT ; /* 0x000000200600722a */ /* 0x010e0c0003f2e000 */ /*1d50*/ FSEL R24, R6, R32, !P1 ; /* 0x0000002006187208 */ /* 0x001fe40004800000 */ /*1d60*/ FSEL R25, R7, R33, !P1 ; /* 0x0000002107197208 */ /* 0x000fe20004800000 */ /*1d70*/ @!P2 BRA 0x1930 ; /* 0xfffffbb00000a947 */ /* 0x000fea000383ffff */ /*1d80*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1d90*/ IMAD.IADD R2, R3, 0x1, -R34 ; /* 0x0000000103027824 */ /* 0x000fe200078e0a22 */ /*1da0*/ BSSY B2, 0x2020 ; /* 0x0000027000027945 */ /* 0x000fe80003800000 */ /*1db0*/ ISETP.GT.AND P1, PT, R2, 0x400, PT ; /* 0x000004000200780c */ /* 0x000fda0003f24270 */ /*1dc0*/ @!P1 BRA 0x2010 ; /* 0x0000024000009947 */ /* 0x000fea0003800000 */ /*1dd0*/ LDG.E.64 R10, [R4.64] ; /* 0x00000006040a7981 */ /* 0x0000a8000c1e1b00 */ /*1de0*/ LDG.E.64 R12, [R4.64+0x800] ; /* 0x00080006040c7981 */ /* 0x0000e8000c1e1b00 */ /*1df0*/ LDG.E.64 R14, [R4.64+0x1000] ; /* 0x00100006040e7981 */ /* 0x000128000c1e1b00 */ /*1e00*/ LDG.E.64 R16, [R4.64+0x1800] ; /* 0x0018000604107981 */ /* 0x0000e8000c1e1b00 */ /*1e10*/ LDG.E.64 R18, [R4.64+0x2000] ; /* 0x0020000604127981 */ /* 0x000128000c1e1b00 */ /*1e20*/ LDG.E.64 R20, [R4.64+0x2800] ; /* 0x0028000604147981 */ /* 0x000128000c1e1b00 */ /*1e30*/ LDG.E.64 R6, [R4.64+0x3000] ; /* 0x0030000604067981 */ /* 0x000128000c1e1b00 */ /*1e40*/ LDG.E.64 R8, [R4.64+0x3800] ; /* 0x0038000604087981 */ /* 0x000122000c1e1b00 */ /*1e50*/ IADD3 R34, R34, 0x800, RZ ; /* 0x0000080022227810 */ /* 0x000fc40007ffe0ff */ /*1e60*/ IADD3 R4, P2, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fca0007f5e0ff */ /*1e70*/ IMAD.X R5, RZ, RZ, R5, P2 ; /* 0x000000ffff057224 */ /* 0x000fe200010e0605 */ /*1e80*/ DSETP.GEU.AND P0, PT, R24, R10, PT ; /* 0x0000000a1800722a */ /* 0x024e0c0003f0e000 */ /*1e90*/ FSEL R10, R24, R10, !P0 ; /* 0x0000000a180a7208 */ /* 0x001fe40004000000 */ /*1ea0*/ FSEL R11, R25, R11, !P0 ; /* 0x0000000b190b7208 */ /* 0x000fcc0004000000 */ /*1eb0*/ DSETP.GEU.AND P0, PT, R10, R12, PT ; /* 0x0000000c0a00722a */ /* 0x008e0c0003f0e000 */ /*1ec0*/ FSEL R10, R10, R12, !P0 ; /* 0x0000000c0a0a7208 */ /* 0x001fe40004000000 */ /*1ed0*/ FSEL R11, R11, R13, !P0 ; /* 0x0000000d0b0b7208 */ /* 0x000fcc0004000000 */ /*1ee0*/ DSETP.GEU.AND P0, PT, R10, R14, PT ; /* 0x0000000e0a00722a */ /* 0x010e0c0003f0e000 */ /*1ef0*/ FSEL R10, R10, R14, !P0 ; /* 0x0000000e0a0a7208 */ /* 0x001fe40004000000 */ /*1f00*/ FSEL R11, R11, R15, !P0 ; /* 0x0000000f0b0b7208 */ /* 0x000fcc0004000000 */ /*1f10*/ DSETP.GEU.AND P0, PT, R10, R16, PT ; /* 0x000000100a00722a */ /* 0x000e0c0003f0e000 */ /*1f20*/ FSEL R10, R10, R16, !P0 ; /* 0x000000100a0a7208 */ /* 0x001fe40004000000 */ /*1f30*/ FSEL R11, R11, R17, !P0 ; /* 0x000000110b0b7208 */ /* 0x000fcc0004000000 */ /*1f40*/ DSETP.GEU.AND P0, PT, R10, R18, PT ; /* 0x000000120a00722a */ /* 0x000e0c0003f0e000 */ /*1f50*/ FSEL R10, R10, R18, !P0 ; /* 0x000000120a0a7208 */ /* 0x001fe40004000000 */ /*1f60*/ FSEL R11, R11, R19, !P0 ; /* 0x000000130b0b7208 */ /* 0x000fcc0004000000 */ /*1f70*/ DSETP.GEU.AND P0, PT, R10, R20, PT ; /* 0x000000140a00722a */ /* 0x000e0c0003f0e000 */ /*1f80*/ FSEL R10, R10, R20, !P0 ; /* 0x000000140a0a7208 */ /* 0x001fe40004000000 */ /*1f90*/ FSEL R11, R11, R21, !P0 ; /* 0x000000150b0b7208 */ /* 0x000fcc0004000000 */ /*1fa0*/ DSETP.GEU.AND P0, PT, R10, R6, PT ; /* 0x000000060a00722a */ /* 0x000e0c0003f0e000 */ /*1fb0*/ FSEL R6, R10, R6, !P0 ; /* 0x000000060a067208 */ /* 0x001fe40004000000 */ /*1fc0*/ FSEL R7, R11, R7, !P0 ; /* 0x000000070b077208 */ /* 0x000fe40004000000 */ /*1fd0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*1fe0*/ DSETP.GEU.AND P1, PT, R6, R8, PT ; /* 0x000000080600722a */ /* 0x000e0c0003f2e000 */ /*1ff0*/ FSEL R24, R6, R8, !P1 ; /* 0x0000000806187208 */ /* 0x001fe40004800000 */ /*2000*/ FSEL R25, R7, R9, !P1 ; /* 0x0000000907197208 */ /* 0x000fe40004800000 */ /*2010*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2020*/ ISETP.LT.OR P0, PT, R34, R3, P0 ; /* 0x000000032200720c */ /* 0x000fda0000701670 */ /*2030*/ @!P0 BRA 0x2140 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*2040*/ LDG.E.64 R6, [R4.64] ; /* 0x0000000604067981 */ /* 0x000ea8000c1e1b00 */ /*2050*/ LDG.E.64 R8, [R4.64+0x800] ; /* 0x0008000604087981 */ /* 0x000ee8000c1e1b00 */ /*2060*/ LDG.E.64 R10, [R4.64+0x1000] ; /* 0x00100006040a7981 */ /* 0x000f28000c1e1b00 */ /*2070*/ LDG.E.64 R12, [R4.64+0x1800] ; /* 0x00180006040c7981 */ /* 0x000ee2000c1e1b00 */ /*2080*/ DSETP.GEU.AND P0, PT, R24, R6, PT ; /* 0x000000061800722a */ /* 0x024e0c0003f0e000 */ /*2090*/ FSEL R6, R24, R6, !P0 ; /* 0x0000000618067208 */ /* 0x001fe40004000000 */ /*20a0*/ FSEL R7, R25, R7, !P0 ; /* 0x0000000719077208 */ /* 0x000fcc0004000000 */ /*20b0*/ DSETP.GEU.AND P0, PT, R6, R8, PT ; /* 0x000000080600722a */ /* 0x008e0c0003f0e000 */ /*20c0*/ FSEL R6, R6, R8, !P0 ; /* 0x0000000806067208 */ /* 0x001fe40004000000 */ /*20d0*/ FSEL R7, R7, R9, !P0 ; /* 0x0000000907077208 */ /* 0x000fcc0004000000 */ /*20e0*/ DSETP.GEU.AND P0, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x010e0c0003f0e000 */ /*20f0*/ FSEL R6, R6, R10, !P0 ; /* 0x0000000a06067208 */ /* 0x001fe40004000000 */ /*2100*/ FSEL R7, R7, R11, !P0 ; /* 0x0000000b07077208 */ /* 0x000fcc0004000000 */ /*2110*/ DSETP.GEU.AND P0, PT, R6, R12, PT ; /* 0x0000000c0600722a */ /* 0x000e0c0003f0e000 */ /*2120*/ FSEL R24, R6, R12, !P0 ; /* 0x0000000c06187208 */ /* 0x001fe40004000000 */ /*2130*/ FSEL R25, R7, R13, !P0 ; /* 0x0000000d07197208 */ /* 0x000fe40004000000 */ /*2140*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2150*/ S2R R4, SR_LANEID ; /* 0x0000000000047919 */ /* 0x000e220000000000 */ /*2160*/ ISETP.GT.AND P0, PT, R3, 0xff, PT ; /* 0x000000ff0300780c */ /* 0x000fe40003f04270 */ /*2170*/ SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff057819 */ /* 0x000fc80000011400 */ /*2180*/ LEA.HI R2, R5, R0, RZ, 0x5 ; /* 0x0000000005027211 */ /* 0x000fc800078f28ff */ /*2190*/ SHF.R.S32.HI R2, RZ, 0x5, R2 ; /* 0x00000005ff027819 */ /* 0x000fc60000011402 */ /*21a0*/ @P0 BRA 0x26c0 ; /* 0x0000051000000947 */ /* 0x000fea0003800000 */ /*21b0*/ IMAD.SHL.U32 R5, R2, 0x20, RZ ; /* 0x0000002002057824 */ /* 0x000fe200078e00ff */ /*21c0*/ IADD3 R10, R4.reuse, 0x2, RZ ; /* 0x00000002040a7810 */ /* 0x041fe40007ffe0ff */ /*21d0*/ IADD3 R12, R4.reuse, 0x4, RZ ; /* 0x00000004040c7810 */ /* 0x040fe40007ffe0ff */ /*21e0*/ LOP3.LUT R8, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff087212 */ /* 0x000fe400078e33ff */ /*21f0*/ IADD3 R6, R5, 0x20, RZ ; /* 0x0000002005067810 */ /* 0x000fe40007ffe0ff */ /*2200*/ ISETP.NE.AND P1, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe20003f25270 */ /*2210*/ IMAD.IADD R8, R3, 0x1, R8 ; /* 0x0000000103087824 */ /* 0x000fe200078e0208 */ /*2220*/ ISETP.GT.AND P0, PT, R6, R3, PT ; /* 0x000000030600720c */ /* 0x000fc80003f04270 */ /*2230*/ SEL R5, R8, 0x1f, P0 ; /* 0x0000001f08057807 */ /* 0x000fca0000000000 */ /*2240*/ SHFL.DOWN PT, R6, R24, 0x1, R5 ; /* 0x0820000018067989 */ /* 0x020fe800000e0005 */ /*2250*/ SHFL.DOWN PT, R7, R25, 0x1, R5 ; /* 0x0820000019077989 */ /* 0x000e2400000e0005 */ /*2260*/ DSETP.GEU.AND P0, PT, R24, R6, PT ; /* 0x000000061800722a */ /* 0x001e0c0003f0e000 */ /*2270*/ ISETP.LT.AND P0, PT, R4, R5, P0 ; /* 0x000000050400720c */ /* 0x001fc80000701270 */ /*2280*/ FSEL R8, R6, R24, P0 ; /* 0x0000001806087208 */ /* 0x000fe40000000000 */ /*2290*/ FSEL R9, R7, R25, P0 ; /* 0x0000001907097208 */ /* 0x000fc60000000000 */ /*22a0*/ SHFL.DOWN PT, R6, R8, 0x2, R5 ; /* 0x0840000008067989 */ /* 0x000fe800000e0005 */ /*22b0*/ SHFL.DOWN PT, R7, R9, 0x2, R5 ; /* 0x0840000009077989 */ /* 0x000e2400000e0005 */ /*22c0*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x001e0c0003f0e000 */ /*22d0*/ ISETP.GT.OR P0, PT, R10, R5, !P0 ; /* 0x000000050a00720c */ /* 0x001fc80004704670 */ /*22e0*/ FSEL R10, R8, R6, P0 ; /* 0x00000006080a7208 */ /* 0x000fe40000000000 */ /*22f0*/ FSEL R11, R9, R7, P0 ; /* 0x00000007090b7208 */ /* 0x000fc60000000000 */ /*2300*/ SHFL.DOWN PT, R6, R10, 0x4, R5 ; /* 0x088000000a067989 */ /* 0x000fe800000e0005 */ /*2310*/ SHFL.DOWN PT, R7, R11, 0x4, R5 ; /* 0x088000000b077989 */ /* 0x000e2400000e0005 */ /*2320*/ DSETP.GEU.AND P0, PT, R10, R6, PT ; /* 0x000000060a00722a */ /* 0x001e0c0003f0e000 */ /*2330*/ ISETP.GT.OR P0, PT, R12, R5, !P0 ; /* 0x000000050c00720c */ /* 0x001fe40004704670 */ /*2340*/ IADD3 R12, R4, 0x8, RZ ; /* 0x00000008040c7810 */ /* 0x000fe40007ffe0ff */ /*2350*/ FSEL R8, R10, R6, P0 ; /* 0x000000060a087208 */ /* 0x000fe40000000000 */ /*2360*/ FSEL R9, R11, R7, P0 ; /* 0x000000070b097208 */ /* 0x000fc60000000000 */ /*2370*/ SHFL.DOWN PT, R6, R8, 0x8, R5 ; /* 0x0900000008067989 */ /* 0x000fe800000e0005 */ /*2380*/ SHFL.DOWN PT, R7, R9, 0x8, R5 ; /* 0x0900000009077989 */ /* 0x000e2400000e0005 */ /*2390*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x001e0c0003f0e000 */ /*23a0*/ ISETP.GT.OR P0, PT, R12, R5, !P0 ; /* 0x000000050c00720c */ /* 0x001fe40004704670 */ /*23b0*/ IADD3 R12, R4, 0x10, RZ ; /* 0x00000010040c7810 */ /* 0x000fe40007ffe0ff */ /*23c0*/ FSEL R10, R8, R6, P0 ; /* 0x00000006080a7208 */ /* 0x000fe40000000000 */ /*23d0*/ FSEL R11, R9, R7, P0 ; /* 0x00000007090b7208 */ /* 0x000fc60000000000 */ /*23e0*/ SHFL.DOWN PT, R6, R10, 0x10, R5 ; /* 0x0a0000000a067989 */ /* 0x000fe800000e0005 */ /*23f0*/ SHFL.DOWN PT, R7, R11, 0x10, R5 ; /* 0x0a0000000b077989 */ /* 0x000e2400000e0005 */ /*2400*/ DSETP.GEU.AND P0, PT, R10, R6, PT ; /* 0x000000060a00722a */ /* 0x001e0c0003f0e000 */ /*2410*/ ISETP.GT.OR P0, PT, R12, R5, !P0 ; /* 0x000000050c00720c */ /* 0x001fc80004704670 */ /*2420*/ FSEL R4, R10, R6, P0 ; /* 0x000000060a047208 */ /* 0x000fe40000000000 */ /*2430*/ FSEL R7, R11, R7, P0 ; /* 0x000000070b077208 */ /* 0x000fe40000000000 */ /*2440*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*2450*/ IMAD.MOV.U32 R5, RZ, RZ, R7 ; /* 0x000000ffff057224 */ /* 0x000fca00078e0007 */ /*2460*/ @!P1 STS.64 [R2.X8+0x8], R4 ; /* 0x0000080402009388 */ /* 0x0001e80000008a00 */ /*2470*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2480*/ @P0 BRA 0x2a90 ; /* 0x0000060000000947 */ /* 0x000fea0003800000 */ /*2490*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*24a0*/ ISETP.GE.AND P1, PT, R3, 0xe1, PT ; /* 0x000000e10300780c */ /* 0x000fe20003f26270 */ /*24b0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc400078e00ff */ /*24c0*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*24d0*/ DSETP.GEU.AND P0, PT, R4, R8, PT ; /* 0x000000080400722a */ /* 0x002e4c0003f0e000 */ /*24e0*/ ISETP.GT.AND P0, PT, R3, 0x20, P0 ; /* 0x000000200300780c */ /* 0x002fc80000704270 */ /*24f0*/ FSEL R4, R8, R4, P0 ; /* 0x0000000408047208 */ /* 0x001fe40000000000 */ /*2500*/ FSEL R5, R9, R5, P0 ; /* 0x0000000509057208 */ /* 0x000fcc0000000000 */ /*2510*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e0c0003f0e000 */ /*2520*/ ISETP.GT.AND P0, PT, R3, 0x40, P0 ; /* 0x000000400300780c */ /* 0x001fc80000704270 */ /*2530*/ FSEL R8, R10, R4, P0 ; /* 0x000000040a087208 */ /* 0x000fe40000000000 */ /*2540*/ FSEL R9, R11, R5, P0 ; /* 0x000000050b097208 */ /* 0x000fe40000000000 */ /*2550*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000e280000000c00 */ /*2560*/ DSETP.GEU.AND P0, PT, R8, R12, PT ; /* 0x0000000c0800722a */ /* 0x004e4c0003f0e000 */ /*2570*/ ISETP.GT.AND P0, PT, R3, 0x60, P0 ; /* 0x000000600300780c */ /* 0x002fc80000704270 */ /*2580*/ FSEL R8, R12, R8, P0 ; /* 0x000000080c087208 */ /* 0x000fe40000000000 */ /*2590*/ FSEL R9, R13, R9, P0 ; /* 0x000000090d097208 */ /* 0x000fcc0000000000 */ /*25a0*/ DSETP.GEU.AND P0, PT, R8, R14, PT ; /* 0x0000000e0800722a */ /* 0x000e4c0003f0e000 */ /*25b0*/ ISETP.GT.AND P0, PT, R3, 0x80, P0 ; /* 0x000000800300780c */ /* 0x002fc80000704270 */ /*25c0*/ FSEL R8, R14, R8, P0 ; /* 0x000000080e087208 */ /* 0x000fe40000000000 */ /*25d0*/ FSEL R9, R15, R9, P0 ; /* 0x000000090f097208 */ /* 0x000fcc0000000000 */ /*25e0*/ DSETP.GEU.AND P0, PT, R8, R4, PT ; /* 0x000000040800722a */ /* 0x001e0c0003f0e000 */ /*25f0*/ ISETP.GT.AND P0, PT, R3, 0xa0, P0 ; /* 0x000000a00300780c */ /* 0x001fc80000704270 */ /*2600*/ FSEL R4, R4, R8, P0 ; /* 0x0000000804047208 */ /* 0x000fe40000000000 */ /*2610*/ FSEL R5, R5, R9, P0 ; /* 0x0000000905057208 */ /* 0x000fcc0000000000 */ /*2620*/ DSETP.GEU.AND P0, PT, R4, R6, PT ; /* 0x000000060400722a */ /* 0x000e0c0003f0e000 */ /*2630*/ ISETP.GT.AND P0, PT, R3, 0xc0, P0 ; /* 0x000000c00300780c */ /* 0x001fc80000704270 */ /*2640*/ FSEL R4, R6, R4, P0 ; /* 0x0000000406047208 */ /* 0x000fe40000000000 */ /*2650*/ FSEL R5, R7, R5, P0 ; /* 0x0000000507057208 */ /* 0x000fe20000000000 */ /*2660*/ @!P1 BRA 0x2a90 ; /* 0x0000042000009947 */ /* 0x000fea0003800000 */ /*2670*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e240000000a00 */ /*2680*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*2690*/ FSEL R4, R4, R2, !P0 ; /* 0x0000000204047208 */ /* 0x001fe40004000000 */ /*26a0*/ FSEL R5, R5, R3, !P0 ; /* 0x0000000305057208 */ /* 0x000fe20004000000 */ /*26b0*/ BRA 0x2a90 ; /* 0x000003d000007947 */ /* 0x000fea0003800000 */ /*26c0*/ SHFL.DOWN PT, R6, R24, 0x1, 0x1f ; /* 0x08201f0018067f89 */ /* 0x020fe200000e0000 */ /*26d0*/ ISETP.NE.AND P1, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x001fc60003f25270 */ /*26e0*/ SHFL.DOWN PT, R7, R25, 0x1, 0x1f ; /* 0x08201f0019077f89 */ /* 0x000e2400000e0000 */ /*26f0*/ DSETP.GEU.AND P0, PT, R24, R6, PT ; /* 0x000000061800722a */ /* 0x001e0c0003f0e000 */ /*2700*/ ISETP.GT.OR P0, PT, R4, 0x1e, !P0 ; /* 0x0000001e0400780c */ /* 0x001fc80004704670 */ /*2710*/ FSEL R8, R24, R6, P0 ; /* 0x0000000618087208 */ /* 0x000fe40000000000 */ /*2720*/ FSEL R9, R25, R7, P0 ; /* 0x0000000719097208 */ /* 0x000fc60000000000 */ /*2730*/ SHFL.DOWN PT, R6, R8, 0x2, 0x1f ; /* 0x08401f0008067f89 */ /* 0x000fe800000e0000 */ /*2740*/ SHFL.DOWN PT, R7, R9, 0x2, 0x1f ; /* 0x08401f0009077f89 */ /* 0x000e2400000e0000 */ /*2750*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x001e0c0003f0e000 */ /*2760*/ ISETP.GT.OR P0, PT, R4, 0x1d, !P0 ; /* 0x0000001d0400780c */ /* 0x001fc80004704670 */ /*2770*/ FSEL R10, R8, R6, P0 ; /* 0x00000006080a7208 */ /* 0x000fe40000000000 */ /*2780*/ FSEL R11, R9, R7, P0 ; /* 0x00000007090b7208 */ /* 0x000fc60000000000 */ /*2790*/ SHFL.DOWN PT, R6, R10, 0x4, 0x1f ; /* 0x08801f000a067f89 */ /* 0x000fe800000e0000 */ /*27a0*/ SHFL.DOWN PT, R7, R11, 0x4, 0x1f ; /* 0x08801f000b077f89 */ /* 0x000e2400000e0000 */ /*27b0*/ DSETP.GEU.AND P0, PT, R10, R6, PT ; /* 0x000000060a00722a */ /* 0x001e0c0003f0e000 */ /*27c0*/ ISETP.GT.OR P0, PT, R4, 0x1b, !P0 ; /* 0x0000001b0400780c */ /* 0x001fc80004704670 */ /*27d0*/ FSEL R12, R10, R6, P0 ; /* 0x000000060a0c7208 */ /* 0x000fe40000000000 */ /*27e0*/ FSEL R13, R11, R7, P0 ; /* 0x000000070b0d7208 */ /* 0x000fc60000000000 */ /*27f0*/ SHFL.DOWN PT, R6, R12, 0x8, 0x1f ; /* 0x09001f000c067f89 */ /* 0x000fe800000e0000 */ /*2800*/ SHFL.DOWN PT, R7, R13, 0x8, 0x1f ; /* 0x09001f000d077f89 */ /* 0x000e2400000e0000 */ /*2810*/ DSETP.GEU.AND P0, PT, R12, R6, PT ; /* 0x000000060c00722a */ /* 0x001e0c0003f0e000 */ /*2820*/ ISETP.GT.OR P0, PT, R4, 0x17, !P0 ; /* 0x000000170400780c */ /* 0x001fc80004704670 */ /*2830*/ FSEL R8, R12, R6, P0 ; /* 0x000000060c087208 */ /* 0x000fe40000000000 */ /*2840*/ FSEL R9, R13, R7, P0 ; /* 0x000000070d097208 */ /* 0x000fc60000000000 */ /*2850*/ SHFL.DOWN PT, R6, R8, 0x10, 0x1f ; /* 0x0a001f0008067f89 */ /* 0x000fe800000e0000 */ /*2860*/ SHFL.DOWN PT, R7, R9, 0x10, 0x1f ; /* 0x0a001f0009077f89 */ /* 0x000e2400000e0000 */ /*2870*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x001e0c0003f0e000 */ /*2880*/ ISETP.GT.OR P0, PT, R4, 0xf, !P0 ; /* 0x0000000f0400780c */ /* 0x001fc80004704670 */ /*2890*/ FSEL R4, R8, R6, P0 ; /* 0x0000000608047208 */ /* 0x000fe40000000000 */ /*28a0*/ FSEL R5, R9, R7, P0 ; /* 0x0000000709057208 */ /* 0x000fe40000000000 */ /*28b0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*28c0*/ @!P1 STS.64 [R2.X8+0x8], R4 ; /* 0x0000080402009388 */ /* 0x0001e80000008a00 */ /*28d0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*28e0*/ @P0 BRA 0x2a90 ; /* 0x000001a000000947 */ /* 0x000fea0003800000 */ /*28f0*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*2900*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*2910*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*2920*/ DSETP.GEU.AND P0, PT, R4, R8, PT ; /* 0x000000080400722a */ /* 0x002e4c0003f0e000 */ /*2930*/ FSEL R2, R4, R8, !P0 ; /* 0x0000000804027208 */ /* 0x003fe40004000000 */ /*2940*/ FSEL R3, R5, R9, !P0 ; /* 0x0000000905037208 */ /* 0x000fe40004000000 */ /*2950*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000e280000000c00 */ /*2960*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e4c0003f0e000 */ /*2970*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x002fe40004000000 */ /*2980*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*2990*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x004e4c0003f0e000 */ /*29a0*/ FSEL R8, R2, R12, !P0 ; /* 0x0000000c02087208 */ /* 0x002fe40004000000 */ /*29b0*/ FSEL R9, R3, R13, !P0 ; /* 0x0000000d03097208 */ /* 0x000fe40004000000 */ /*29c0*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e680000000a00 */ /*29d0*/ DSETP.GEU.AND P0, PT, R8, R14, PT ; /* 0x0000000e0800722a */ /* 0x000e8c0003f0e000 */ /*29e0*/ FSEL R8, R8, R14, !P0 ; /* 0x0000000e08087208 */ /* 0x004fe40004000000 */ /*29f0*/ FSEL R9, R9, R15, !P0 ; /* 0x0000000f09097208 */ /* 0x000fcc0004000000 */ /*2a00*/ DSETP.GEU.AND P0, PT, R8, R4, PT ; /* 0x000000040800722a */ /* 0x001e0c0003f0e000 */ /*2a10*/ FSEL R4, R8, R4, !P0 ; /* 0x0000000408047208 */ /* 0x001fe40004000000 */ /*2a20*/ FSEL R5, R9, R5, !P0 ; /* 0x0000000509057208 */ /* 0x000fcc0004000000 */ /*2a30*/ DSETP.GEU.AND P0, PT, R4, R6, PT ; /* 0x000000060400722a */ /* 0x000e0c0003f0e000 */ /*2a40*/ FSEL R4, R4, R6, !P0 ; /* 0x0000000604047208 */ /* 0x001fe40004000000 */ /*2a50*/ FSEL R5, R5, R7, !P0 ; /* 0x0000000705057208 */ /* 0x000fcc0004000000 */ /*2a60*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x002e0c0003f0e000 */ /*2a70*/ FSEL R4, R4, R2, !P0 ; /* 0x0000000204047208 */ /* 0x001fe40004000000 */ /*2a80*/ FSEL R5, R5, R3, !P0 ; /* 0x0000000305057208 */ /* 0x000fe40004000000 */ /*2a90*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*2aa0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fda0003f05270 */ /*2ab0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*2ac0*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x001e220000002500 */ /*2ad0*/ IMAD.MOV.U32 R2, RZ, RZ, 0x8 ; /* 0x00000008ff027424 */ /* 0x000fc800078e00ff */ /*2ae0*/ IMAD.WIDE.U32 R2, R3, R2, c[0x0][0x168] ; /* 0x00005a0003027625 */ /* 0x001fca00078e0002 */ /*2af0*/ STG.E.64 [R2.64], R4 ; /* 0x0000000402007986 */ /* 0x000fe2000c101b06 */ /*2b00*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*2b10*/ BRA 0x2b10; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*2b20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2ba0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2bb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2bc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2bd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2be0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2bf0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ ISETP.NE.U32.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fe20003f05070 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*0030*/ ISETP.NE.AND.EX P0, PT, RZ, c[0x0][0x174], PT, P0 ; /* 0x00005d00ff007a0c */ /* 0x000fda0003f05300 */ /*0040*/ @!P0 BRA 0x2a90 ; /* 0x00002a4000008947 */ /* 0x000fea0003800000 */ /*0050*/ IMAD.MOV.U32 R0, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff007624 */ /* 0x000fe200078e00ff */ /*0060*/ BSSY B0, 0x29e0 ; /* 0x0000297000007945 */ /* 0x000fe20003800000 */ /*0070*/ IMAD.MOV.U32 R20, RZ, RZ, c[0x0][0x174] ; /* 0x00005d00ff147624 */ /* 0x000fc600078e00ff */ /*0080*/ ISETP.GE.U32.AND P0, PT, R0, 0x800, PT ; /* 0x000008000000780c */ /* 0x000fc80003f06070 */ /*0090*/ ISETP.GE.U32.AND.EX P0, PT, R20, RZ, PT, P0 ; /* 0x000000ff1400720c */ /* 0x000fda0003f06100 */ /*00a0*/ @!P0 BRA 0x1540 ; /* 0x0000149000008947 */ /* 0x000fea0003800000 */ /*00b0*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000e220000002100 */ /*00c0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*00d0*/ IMAD.WIDE R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x001fca00078e0205 */ /*00e0*/ LDG.E.64 R2, [R4.64+0x800] ; /* 0x0008000404027981 */ /* 0x000ea8000c1e1b00 */ /*00f0*/ LDG.E.64 R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x000ea8000c1e1b00 */ /*0100*/ LDG.E.64 R8, [R4.64+0x1000] ; /* 0x0010000404087981 */ /* 0x000ee8000c1e1b00 */ /*0110*/ LDG.E.64 R10, [R4.64+0x1800] ; /* 0x00180004040a7981 */ /* 0x000f28000c1e1b00 */ /*0120*/ LDG.E.64 R12, [R4.64+0x2000] ; /* 0x00200004040c7981 */ /* 0x000f68000c1e1b00 */ /*0130*/ LDG.E.64 R14, [R4.64+0x2800] ; /* 0x00280004040e7981 */ /* 0x000f28000c1e1b00 */ /*0140*/ LDG.E.64 R16, [R4.64+0x3000] ; /* 0x0030000404107981 */ /* 0x000f28000c1e1b00 */ /*0150*/ LDG.E.64 R18, [R4.64+0x3800] ; /* 0x0038000404127981 */ /* 0x000f22000c1e1b00 */ /*0160*/ IADD3 R0, P1, R0, -0x800, RZ ; /* 0xfffff80000007810 */ /* 0x000fe20007f3e0ff */ /*0170*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x004e0c0003f0e000 */ /*0180*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*0190*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fe40004000000 */ /*01a0*/ IADD3.X R6, R20, -0x1, RZ, P1, !PT ; /* 0xffffffff14067810 */ /* 0x000fc80000ffe4ff */ /*01b0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x008e0c0003f0e000 */ /*01c0*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*01d0*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fe20004000000 */ /*01e0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x800 ; /* 0x00000800ff097424 */ /* 0x000fca00078e00ff */ /*01f0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*0200*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*0210*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fe20004000000 */ /*0220*/ IMAD.MOV.U32 R11, RZ, RZ, RZ ; /* 0x000000ffff0b7224 */ /* 0x000fca00078e00ff */ /*0230*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x020e0c0003f0e000 */ /*0240*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*0250*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*0260*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*0270*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*0280*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*0290*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*02a0*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*02b0*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fe40004000000 */ /*02c0*/ ISETP.GE.U32.AND P0, PT, R0, 0x800, PT ; /* 0x000008000000780c */ /* 0x000fc80003f06070 */ /*02d0*/ ISETP.GE.U32.AND.EX P0, PT, R6, RZ, PT, P0 ; /* 0x000000ff0600720c */ /* 0x000fe20003f06100 */ /*02e0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*02f0*/ FSEL R2, R2, R18, !P1 ; /* 0x0000001202027208 */ /* 0x001fe40004800000 */ /*0300*/ FSEL R3, R3, R19, !P1 ; /* 0x0000001303037208 */ /* 0x000fc80004800000 */ /*0310*/ @!P0 BRA 0x600 ; /* 0x000002e000008947 */ /* 0x000fea0003800000 */ /*0320*/ IMAD.MOV.U32 R9, RZ, RZ, 0x800 ; /* 0x00000800ff097424 */ /* 0x000fe400078e00ff */ /*0330*/ IMAD.MOV.U32 R11, RZ, RZ, RZ ; /* 0x000000ffff0b7224 */ /* 0x000fc600078e00ff */ /*0340*/ LEA R14, P0, R9, R4, 0x3 ; /* 0x00000004090e7211 */ /* 0x000fc800078018ff */ /*0350*/ LEA.HI.X R15, R9, R5, R11, 0x3, P0 ; /* 0x00000005090f7211 */ /* 0x000fca00000f1c0b */ /*0360*/ LDG.E.64 R16, [R14.64] ; /* 0x000000040e107981 */ /* 0x000ea8000c1e1b00 */ /*0370*/ LDG.E.64 R18, [R14.64+0x800] ; /* 0x000800040e127981 */ /* 0x000ee8000c1e1b00 */ /*0380*/ LDG.E.64 R20, [R14.64+0x1000] ; /* 0x001000040e147981 */ /* 0x000f28000c1e1b00 */ /*0390*/ LDG.E.64 R22, [R14.64+0x1800] ; /* 0x001800040e167981 */ /* 0x000f68000c1e1b00 */ /*03a0*/ LDG.E.64 R24, [R14.64+0x2000] ; /* 0x002000040e187981 */ /* 0x000f28000c1e1b00 */ /*03b0*/ LDG.E.64 R26, [R14.64+0x2800] ; /* 0x002800040e1a7981 */ /* 0x000f28000c1e1b00 */ /*03c0*/ LDG.E.64 R28, [R14.64+0x3000] ; /* 0x003000040e1c7981 */ /* 0x000f28000c1e1b00 */ /*03d0*/ LDG.E.64 R12, [R14.64+0x3800] ; /* 0x003800040e0c7981 */ /* 0x000f22000c1e1b00 */ /*03e0*/ IADD3 R7, P1, -R9, c[0x0][0x170], RZ ; /* 0x00005c0009077a10 */ /* 0x000fe20007f3e1ff */ /*03f0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x004e0c0003f0e000 */ /*0400*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*0410*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*0420*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x008e0c0003f0e000 */ /*0430*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*0440*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*0450*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x010e0c0003f0e000 */ /*0460*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*0470*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*0480*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x020e0c0003f0e000 */ /*0490*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*04a0*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fcc0004000000 */ /*04b0*/ DSETP.GEU.AND P0, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f0e000 */ /*04c0*/ FSEL R2, R2, R24, !P0 ; /* 0x0000001802027208 */ /* 0x001fe40004000000 */ /*04d0*/ FSEL R3, R3, R25, !P0 ; /* 0x0000001903037208 */ /* 0x000fcc0004000000 */ /*04e0*/ DSETP.GEU.AND P0, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f0e000 */ /*04f0*/ FSEL R2, R2, R26, !P0 ; /* 0x0000001a02027208 */ /* 0x001fe40004000000 */ /*0500*/ FSEL R3, R3, R27, !P0 ; /* 0x0000001b03037208 */ /* 0x000fcc0004000000 */ /*0510*/ DSETP.GEU.AND P0, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f0e000 */ /*0520*/ FSEL R2, R2, R28, !P0 ; /* 0x0000001c02027208 */ /* 0x001fe40004000000 */ /*0530*/ FSEL R3, R3, R29, !P0 ; /* 0x0000001d03037208 */ /* 0x000fe40004000000 */ /*0540*/ ISETP.GE.U32.AND P0, PT, R7, 0x800, PT ; /* 0x000008000700780c */ /* 0x000fe40003f06070 */ /*0550*/ IADD3.X R7, ~R11, c[0x0][0x174], RZ, P1, !PT ; /* 0x00005d000b077a10 */ /* 0x000fe40000ffe5ff */ /*0560*/ DSETP.GEU.AND P1, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e240003f2e000 */ /*0570*/ ISETP.GE.U32.AND.EX P0, PT, R7, RZ, PT, P0 ; /* 0x000000ff0700720c */ /* 0x000fc80003f06100 */ /*0580*/ FSEL R2, R2, R12, !P1 ; /* 0x0000000c02027208 */ /* 0x001fe40004800000 */ /*0590*/ FSEL R3, R3, R13, !P1 ; /* 0x0000000d03037208 */ /* 0x000fce0004800000 */ /*05a0*/ @!P0 BRA 0x10f0 ; /* 0x00000b4000008947 */ /* 0x000fea0003800000 */ /*05b0*/ IADD3 R9, P0, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fca0007f1e0ff */ /*05c0*/ IMAD.X R11, RZ, RZ, R11, P0 ; /* 0x000000ffff0b7224 */ /* 0x000fe200000e060b */ /*05d0*/ ISETP.GT.U32.AND P0, PT, R9, R0, PT ; /* 0x000000000900720c */ /* 0x000fc80003f04070 */ /*05e0*/ ISETP.GT.U32.AND.EX P0, PT, R11, R6, PT, P0 ; /* 0x000000060b00720c */ /* 0x000fda0003f04100 */ /*05f0*/ @!P0 BRA 0x340 ; /* 0xfffffd4000008947 */ /* 0x000fea000383ffff */ /*0600*/ ISETP.GE.U32.AND P0, PT, R9, c[0x0][0x170], PT ; /* 0x00005c0009007a0c */ /* 0x000fc80003f06070 */ /*0610*/ ISETP.GE.U32.AND.EX P0, PT, R11, c[0x0][0x174], PT, P0 ; /* 0x00005d000b007a0c */ /* 0x000fda0003f06100 */ /*0620*/ @P0 BRA 0x10f0 ; /* 0x00000ac000000947 */ /* 0x000fea0003800000 */ /*0630*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0640*/ IADD3 R7, -R9, c[0x0][0x170], RZ ; /* 0x00005c0009077a10 */ /* 0x000fe20007ffe1ff */ /*0650*/ BSSY B1, 0x10f0 ; /* 0x00000a9000017945 */ /* 0x000fe60003800000 */ /*0660*/ ISETP.GE.AND P0, PT, R0, R7, PT ; /* 0x000000070000720c */ /* 0x001fda0003f06270 */ /*0670*/ @P0 BRA 0x10e0 ; /* 0x00000a6000000947 */ /* 0x000fea0003800000 */ /*0680*/ LOP3.LUT R4, RZ, R0, RZ, 0x33, !PT ; /* 0x00000000ff047212 */ /* 0x000fe200078e33ff */ /*0690*/ BSSY B2, 0x810 ; /* 0x0000017000027945 */ /* 0x000fe60003800000 */ /*06a0*/ IADD3 R5, -R9, c[0x0][0x170], R4 ; /* 0x00005c0009057a10 */ /* 0x000fc80007ffe104 */ /*06b0*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*06c0*/ ISETP.GE.U32.AND P0, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f06070 */ /*06d0*/ LOP3.LUT P1, R4, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304047812 */ /* 0x000fda000782c0ff */ /*06e0*/ @!P1 BRA 0x800 ; /* 0x0000011000009947 */ /* 0x000fea0003800000 */ /*06f0*/ IADD3 R13, P1, R0, R9, RZ ; /* 0x00000009000d7210 */ /* 0x000fe20007f3e0ff */ /*0700*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fc600078e0004 */ /*0710*/ LEA R8, P2, R13, c[0x0][0x160], 0x3 ; /* 0x000058000d087a11 */ /* 0x000fe400078418ff */ /*0720*/ LEA.HI.X.SX32 R10, R0, R11, 0x1, P1 ; /* 0x0000000b000a7211 */ /* 0x000fc800008f0eff */ /*0730*/ LEA.HI.X R13, R13, c[0x0][0x164], R10, 0x3, P2 ; /* 0x000059000d0d7a11 */ /* 0x000fc600010f1c0a */ /*0740*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0008 */ /*0750*/ IMAD.MOV.U32 R5, RZ, RZ, R13 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e000d */ /*0760*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e1b00 */ /*0770*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*0780*/ IADD3 R8, P3, R8, 0x800, RZ ; /* 0x0000080008087810 */ /* 0x000fe40007f7e0ff */ /*0790*/ ISETP.NE.AND P2, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f45270 */ /*07a0*/ IADD3 R0, R0, 0x100, RZ ; /* 0x0000010000007810 */ /* 0x000fe20007ffe0ff */ /*07b0*/ IMAD.X R13, RZ, RZ, R13, P3 ; /* 0x000000ffff0d7224 */ /* 0x000fe200018e060d */ /*07c0*/ DSETP.GEU.AND P1, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f2e000 */ /*07d0*/ FSEL R2, R2, R4, !P1 ; /* 0x0000000402027208 */ /* 0x001fe40004800000 */ /*07e0*/ FSEL R3, R3, R5, !P1 ; /* 0x0000000503037208 */ /* 0x000fe20004800000 */ /*07f0*/ @P2 BRA 0x740 ; /* 0xffffff4000002947 */ /* 0x000fea000383ffff */ /*0800*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0810*/ @!P0 BRA 0x10e0 ; /* 0x000008c000008947 */ /* 0x000fea0003800000 */ /*0820*/ IMAD.IADD R5, R7, 0x1, -R0 ; /* 0x0000000107057824 */ /* 0x000fe200078e0a00 */ /*0830*/ IADD3 R9, P0, R0.reuse, R9, RZ ; /* 0x0000000900097210 */ /* 0x040fe20007f1e0ff */ /*0840*/ BSSY B2, 0xd30 ; /* 0x000004e000027945 */ /* 0x000fe60003800000 */ /*0850*/ ISETP.GT.AND P1, PT, R5, 0xc00, PT ; /* 0x00000c000500780c */ /* 0x000fe40003f24270 */ /*0860*/ LEA.HI.X.SX32 R6, R0, R11, 0x1, P0 ; /* 0x0000000b00067211 */ /* 0x000fc400000f0eff */ /*0870*/ LEA R4, P0, R9, c[0x0][0x160], 0x3 ; /* 0x0000580009047a11 */ /* 0x000fc800078018ff */ /*0880*/ LEA.HI.X R5, R9, c[0x0][0x164], R6, 0x3, P0 ; /* 0x0000590009057a11 */ /* 0x000fe400000f1c06 */ /*0890*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc60003f0f070 */ /*08a0*/ @!P1 BRA 0xd20 ; /* 0x0000047000009947 */ /* 0x000fea0003800000 */ /*08b0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*08c0*/ IADD3 R37, R7, -0xc00, RZ ; /* 0xfffff40007257810 */ /* 0x000fc60007ffe0ff */ /*08d0*/ LDG.E.64 R38, [R4.64] ; /* 0x0000000404267981 */ /* 0x0000a8000c1e1b00 */ /*08e0*/ LDG.E.64 R40, [R4.64+0x800] ; /* 0x0008000404287981 */ /* 0x0000e8000c1e1b00 */ /*08f0*/ LDG.E.64 R34, [R4.64+0x1000] ; /* 0x0010000404227981 */ /* 0x000128000c1e1b00 */ /*0900*/ LDG.E.64 R32, [R4.64+0x1800] ; /* 0x0018000404207981 */ /* 0x000168000c1e1b00 */ /*0910*/ LDG.E.64 R30, [R4.64+0x2000] ; /* 0x00200004041e7981 */ /* 0x000128000c1e1b00 */ /*0920*/ LDG.E.64 R28, [R4.64+0x2800] ; /* 0x00280004041c7981 */ /* 0x000128000c1e1b00 */ /*0930*/ LDG.E.64 R26, [R4.64+0x3000] ; /* 0x00300004041a7981 */ /* 0x000128000c1e1b00 */ /*0940*/ LDG.E.64 R24, [R4.64+0x3800] ; /* 0x0038000404187981 */ /* 0x000128000c1e1b00 */ /*0950*/ LDG.E.64 R22, [R4.64+0x4000] ; /* 0x0040000404167981 */ /* 0x000168000c1e1b00 */ /*0960*/ LDG.E.64 R20, [R4.64+0x4800] ; /* 0x0048000404147981 */ /* 0x000168000c1e1b00 */ /*0970*/ LDG.E.64 R18, [R4.64+0x5000] ; /* 0x0050000404127981 */ /* 0x000168000c1e1b00 */ /*0980*/ LDG.E.64 R16, [R4.64+0x5800] ; /* 0x0058000404107981 */ /* 0x000168000c1e1b00 */ /*0990*/ LDG.E.64 R14, [R4.64+0x6000] ; /* 0x00600004040e7981 */ /* 0x000168000c1e1b00 */ /*09a0*/ LDG.E.64 R12, [R4.64+0x6800] ; /* 0x00680004040c7981 */ /* 0x000168000c1e1b00 */ /*09b0*/ LDG.E.64 R8, [R4.64+0x7000] ; /* 0x0070000404087981 */ /* 0x000168000c1e1b00 */ /*09c0*/ LDG.E.64 R10, [R4.64+0x7800] ; /* 0x00780004040a7981 */ /* 0x000162000c1e1b00 */ /*09d0*/ IADD3 R0, R0, 0x1000, RZ ; /* 0x0000100000007810 */ /* 0x000fc80007ffe0ff */ /*09e0*/ ISETP.GE.AND P2, PT, R0, R37, PT ; /* 0x000000250000720c */ /* 0x000fe40003f46270 */ /*09f0*/ IADD3 R4, P3, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fca0007f7e0ff */ /*0a00*/ IMAD.X R5, RZ, RZ, R5, P3 ; /* 0x000000ffff057224 */ /* 0x000fe200018e0605 */ /*0a10*/ DSETP.GEU.AND P1, PT, R2, R38, PT ; /* 0x000000260200722a */ /* 0x004e0c0003f2e000 */ /*0a20*/ FSEL R2, R2, R38, !P1 ; /* 0x0000002602027208 */ /* 0x001fe40004800000 */ /*0a30*/ FSEL R3, R3, R39, !P1 ; /* 0x0000002703037208 */ /* 0x000fcc0004800000 */ /*0a40*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x008e0c0003f2e000 */ /*0a50*/ FSEL R2, R2, R40, !P1 ; /* 0x0000002802027208 */ /* 0x001fe40004800000 */ /*0a60*/ FSEL R3, R3, R41, !P1 ; /* 0x0000002903037208 */ /* 0x000fcc0004800000 */ /*0a70*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x010e0c0003f2e000 */ /*0a80*/ FSEL R2, R2, R34, !P1 ; /* 0x0000002202027208 */ /* 0x001fe40004800000 */ /*0a90*/ FSEL R3, R3, R35, !P1 ; /* 0x0000002303037208 */ /* 0x000fcc0004800000 */ /*0aa0*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x020e0c0003f2e000 */ /*0ab0*/ FSEL R2, R2, R32, !P1 ; /* 0x0000002002027208 */ /* 0x001fe40004800000 */ /*0ac0*/ FSEL R3, R3, R33, !P1 ; /* 0x0000002103037208 */ /* 0x000fcc0004800000 */ /*0ad0*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*0ae0*/ FSEL R2, R2, R30, !P1 ; /* 0x0000001e02027208 */ /* 0x001fe40004800000 */ /*0af0*/ FSEL R3, R3, R31, !P1 ; /* 0x0000001f03037208 */ /* 0x000fcc0004800000 */ /*0b00*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*0b10*/ FSEL R2, R2, R28, !P1 ; /* 0x0000001c02027208 */ /* 0x001fe40004800000 */ /*0b20*/ FSEL R3, R3, R29, !P1 ; /* 0x0000001d03037208 */ /* 0x000fcc0004800000 */ /*0b30*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*0b40*/ FSEL R2, R2, R26, !P1 ; /* 0x0000001a02027208 */ /* 0x001fe40004800000 */ /*0b50*/ FSEL R3, R3, R27, !P1 ; /* 0x0000001b03037208 */ /* 0x000fcc0004800000 */ /*0b60*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*0b70*/ FSEL R2, R2, R24, !P1 ; /* 0x0000001802027208 */ /* 0x001fe40004800000 */ /*0b80*/ FSEL R3, R3, R25, !P1 ; /* 0x0000001903037208 */ /* 0x000fcc0004800000 */ /*0b90*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*0ba0*/ FSEL R2, R2, R22, !P1 ; /* 0x0000001602027208 */ /* 0x001fe40004800000 */ /*0bb0*/ FSEL R3, R3, R23, !P1 ; /* 0x0000001703037208 */ /* 0x000fcc0004800000 */ /*0bc0*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*0bd0*/ FSEL R2, R2, R20, !P1 ; /* 0x0000001402027208 */ /* 0x001fe40004800000 */ /*0be0*/ FSEL R3, R3, R21, !P1 ; /* 0x0000001503037208 */ /* 0x000fcc0004800000 */ /*0bf0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*0c00*/ FSEL R2, R2, R18, !P1 ; /* 0x0000001202027208 */ /* 0x001fe40004800000 */ /*0c10*/ FSEL R3, R3, R19, !P1 ; /* 0x0000001303037208 */ /* 0x000fcc0004800000 */ /*0c20*/ DSETP.GEU.AND P1, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f2e000 */ /*0c30*/ FSEL R2, R2, R16, !P1 ; /* 0x0000001002027208 */ /* 0x001fe40004800000 */ /*0c40*/ FSEL R3, R3, R17, !P1 ; /* 0x0000001103037208 */ /* 0x000fcc0004800000 */ /*0c50*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f2e000 */ /*0c60*/ FSEL R2, R2, R14, !P1 ; /* 0x0000000e02027208 */ /* 0x001fe40004800000 */ /*0c70*/ FSEL R3, R3, R15, !P1 ; /* 0x0000000f03037208 */ /* 0x000fcc0004800000 */ /*0c80*/ DSETP.GEU.AND P1, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f2e000 */ /*0c90*/ FSEL R2, R2, R12, !P1 ; /* 0x0000000c02027208 */ /* 0x001fe40004800000 */ /*0ca0*/ FSEL R3, R3, R13, !P1 ; /* 0x0000000d03037208 */ /* 0x000fcc0004800000 */ /*0cb0*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*0cc0*/ FSEL R2, R2, R8, !P1 ; /* 0x0000000802027208 */ /* 0x001fe40004800000 */ /*0cd0*/ FSEL R3, R3, R9, !P1 ; /* 0x0000000903037208 */ /* 0x000fcc0004800000 */ /*0ce0*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*0cf0*/ FSEL R2, R2, R10, !P1 ; /* 0x0000000a02027208 */ /* 0x001fe40004800000 */ /*0d00*/ FSEL R3, R3, R11, !P1 ; /* 0x0000000b03037208 */ /* 0x000fe20004800000 */ /*0d10*/ @!P2 BRA 0x8d0 ; /* 0xfffffbb00000a947 */ /* 0x000fea000383ffff */ /*0d20*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0d30*/ IMAD.IADD R6, R7, 0x1, -R0 ; /* 0x0000000107067824 */ /* 0x000fe200078e0a00 */ /*0d40*/ BSSY B2, 0xfc0 ; /* 0x0000027000027945 */ /* 0x000fe80003800000 */ /*0d50*/ ISETP.GT.AND P1, PT, R6, 0x400, PT ; /* 0x000004000600780c */ /* 0x000fda0003f24270 */ /*0d60*/ @!P1 BRA 0xfb0 ; /* 0x0000024000009947 */ /* 0x000fea0003800000 */ /*0d70*/ LDG.E.64 R8, [R4.64] ; /* 0x0000000404087981 */ /* 0x0000a8000c1e1b00 */ /*0d80*/ LDG.E.64 R10, [R4.64+0x800] ; /* 0x00080004040a7981 */ /* 0x0000e8000c1e1b00 */ /*0d90*/ LDG.E.64 R12, [R4.64+0x1000] ; /* 0x00100004040c7981 */ /* 0x000128000c1e1b00 */ /*0da0*/ LDG.E.64 R14, [R4.64+0x1800] ; /* 0x00180004040e7981 */ /* 0x000168000c1e1b00 */ /*0db0*/ LDG.E.64 R16, [R4.64+0x2000] ; /* 0x0020000404107981 */ /* 0x000128000c1e1b00 */ /*0dc0*/ LDG.E.64 R18, [R4.64+0x2800] ; /* 0x0028000404127981 */ /* 0x000128000c1e1b00 */ /*0dd0*/ LDG.E.64 R20, [R4.64+0x3000] ; /* 0x0030000404147981 */ /* 0x000128000c1e1b00 */ /*0de0*/ LDG.E.64 R22, [R4.64+0x3800] ; /* 0x0038000404167981 */ /* 0x000122000c1e1b00 */ /*0df0*/ IADD3 R0, R0, 0x800, RZ ; /* 0x0000080000007810 */ /* 0x000fc40007ffe0ff */ /*0e00*/ IADD3 R4, P2, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fca0007f5e0ff */ /*0e10*/ IMAD.X R5, RZ, RZ, R5, P2 ; /* 0x000000ffff057224 */ /* 0x000fe200010e0605 */ /*0e20*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x004e0c0003f0e000 */ /*0e30*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*0e40*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*0e50*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*0e60*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*0e70*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*0e80*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*0e90*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*0ea0*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*0eb0*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f0e000 */ /*0ec0*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*0ed0*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*0ee0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*0ef0*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*0f00*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*0f10*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0f20*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*0f30*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*0f40*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*0f50*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*0f60*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fe40004000000 */ /*0f70*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*0f80*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*0f90*/ FSEL R2, R2, R22, !P1 ; /* 0x0000001602027208 */ /* 0x001fe40004800000 */ /*0fa0*/ FSEL R3, R3, R23, !P1 ; /* 0x0000001703037208 */ /* 0x000fe40004800000 */ /*0fb0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0fc0*/ ISETP.LT.OR P0, PT, R0, R7, P0 ; /* 0x000000070000720c */ /* 0x000fda0000701670 */ /*0fd0*/ @!P0 BRA 0x10e0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0fe0*/ LDG.E.64 R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x000ea8000c1e1b00 */ /*0ff0*/ LDG.E.64 R8, [R4.64+0x800] ; /* 0x0008000404087981 */ /* 0x000ee8000c1e1b00 */ /*1000*/ LDG.E.64 R10, [R4.64+0x1000] ; /* 0x00100004040a7981 */ /* 0x000f28000c1e1b00 */ /*1010*/ LDG.E.64 R12, [R4.64+0x1800] ; /* 0x00180004040c7981 */ /* 0x000f62000c1e1b00 */ /*1020*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x004e0c0003f0e000 */ /*1030*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*1040*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*1050*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x008e0c0003f0e000 */ /*1060*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*1070*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*1080*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*1090*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*10a0*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*10b0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x020e0c0003f0e000 */ /*10c0*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*10d0*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fe40004000000 */ /*10e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*10f0*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x000fe800000e0000 */ /*1100*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*1110*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e680000000000 */ /*1120*/ S2R R11, SR_TID.X ; /* 0x00000000000b7919 */ /* 0x000ea20000002100 */ /*1130*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e220003f0e000 */ /*1140*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x002fca0003f25270 */ /*1150*/ ISETP.GT.OR P0, PT, R10, 0x1e, !P0 ; /* 0x0000001e0a00780c */ /* 0x001fc80004704670 */ /*1160*/ FSEL R6, R2, R4, P0 ; /* 0x0000000402067208 */ /* 0x000fe40000000000 */ /*1170*/ FSEL R7, R3, R5, P0 ; /* 0x0000000503077208 */ /* 0x000fc60000000000 */ /*1180*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe200000e0000 */ /*1190*/ @!P1 SHF.R.S32.HI R0, RZ, 0x1f, R11 ; /* 0x0000001fff009819 */ /* 0x004fc6000001140b */ /*11a0*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2200000e0000 */ /*11b0*/ @!P1 LEA.HI R0, R0, R11, RZ, 0x5 ; /* 0x0000000b00009211 */ /* 0x000fc800078f28ff */ /*11c0*/ @!P1 SHF.R.S32.HI R0, RZ, 0x5, R0 ; /* 0x00000005ff009819 */ /* 0x000fe20000011400 */ /*11d0*/ DSETP.GEU.AND P0, PT, R6, R4, PT ; /* 0x000000040600722a */ /* 0x001e0c0003f0e000 */ /*11e0*/ ISETP.GT.OR P0, PT, R10, 0x1d, !P0 ; /* 0x0000001d0a00780c */ /* 0x001fc80004704670 */ /*11f0*/ FSEL R4, R6, R4, P0 ; /* 0x0000000406047208 */ /* 0x000fe40000000000 */ /*1200*/ FSEL R5, R7, R5, P0 ; /* 0x0000000507057208 */ /* 0x000fc60000000000 */ /*1210*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*1220*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*1230*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*1240*/ ISETP.GT.OR P0, PT, R10, 0x1b, !P0 ; /* 0x0000001b0a00780c */ /* 0x001fc80004704670 */ /*1250*/ FSEL R8, R4, R2, P0 ; /* 0x0000000204087208 */ /* 0x000fe40000000000 */ /*1260*/ FSEL R9, R5, R3, P0 ; /* 0x0000000305097208 */ /* 0x000fe20000000000 */ /*1270*/ @!P1 IMAD.SHL.U32 R5, R0, 0x8, RZ ; /* 0x0000000800059824 */ /* 0x000fe400078e00ff */ /*1280*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe800000e0000 */ /*1290*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e2400000e0000 */ /*12a0*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*12b0*/ ISETP.GT.OR P0, PT, R10, 0x17, !P0 ; /* 0x000000170a00780c */ /* 0x001fc80004704670 */ /*12c0*/ FSEL R6, R8, R2, P0 ; /* 0x0000000208067208 */ /* 0x000fe40000000000 */ /*12d0*/ FSEL R7, R9, R3, P0 ; /* 0x0000000309077208 */ /* 0x000fc60000000000 */ /*12e0*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*12f0*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*1300*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x001e0c0003f0e000 */ /*1310*/ ISETP.GT.OR P0, PT, R10, 0xf, !P0 ; /* 0x0000000f0a00780c */ /* 0x001fc80004704670 */ /*1320*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x000fe20000000000 */ /*1330*/ IMAD.MOV.U32 R6, RZ, RZ, R11 ; /* 0x000000ffff067224 */ /* 0x000fe200078e000b */ /*1340*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe40000000000 */ /*1350*/ ISETP.NE.AND P0, PT, R11, RZ, PT ; /* 0x000000ff0b00720c */ /* 0x000fc60003f05270 */ /*1360*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*1370*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1380*/ @P0 BRA 0x29d0 ; /* 0x0000164000000947 */ /* 0x000fea0003800000 */ /*1390*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e280000000c00 */ /*13a0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*13b0*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*13c0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*13d0*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*13e0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*13f0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*1400*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe20004000000 */ /*1410*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe200078e00ff */ /*1420*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*1430*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*1440*/ FSEL R4, R2, R8, !P0 ; /* 0x0000000802047208 */ /* 0x001fe40004000000 */ /*1450*/ FSEL R5, R3, R9, !P0 ; /* 0x0000000903057208 */ /* 0x000fe40004000000 */ /*1460*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*1470*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*1480*/ FSEL R4, R4, R10, !P0 ; /* 0x0000000a04047208 */ /* 0x002fe40004000000 */ /*1490*/ FSEL R5, R5, R11, !P0 ; /* 0x0000000b05057208 */ /* 0x000fcc0004000000 */ /*14a0*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*14b0*/ FSEL R4, R4, R12, !P0 ; /* 0x0000000c04047208 */ /* 0x002fe40004000000 */ /*14c0*/ FSEL R5, R5, R13, !P0 ; /* 0x0000000d05057208 */ /* 0x000fcc0004000000 */ /*14d0*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*14e0*/ FSEL R4, R4, R14, !P0 ; /* 0x0000000e04047208 */ /* 0x002fe40004000000 */ /*14f0*/ FSEL R5, R5, R15, !P0 ; /* 0x0000000f05057208 */ /* 0x000fcc0004000000 */ /*1500*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*1510*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*1520*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*1530*/ BRA 0x29d0 ; /* 0x0000149000007947 */ /* 0x000fea0003800000 */ /*1540*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000e220000002100 */ /*1550*/ BSSY B1, 0x15f0 ; /* 0x0000009000017945 */ /* 0x000fe20003800000 */ /*1560*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fe2000001ff00 */ /*1570*/ ISETP.GE.AND P0, PT, R4, c[0x0][0x170], PT ; /* 0x00005c0004007a0c */ /* 0x001fe20003f06270 */ /*1580*/ IMAD.MOV.U32 R5, RZ, RZ, R4 ; /* 0x000000ffff057224 */ /* 0x000fd800078e0004 */ /*1590*/ @P0 BRA 0x15e0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*15a0*/ IMAD.MOV.U32 R2, RZ, RZ, 0x8 ; /* 0x00000008ff027424 */ /* 0x000fc800078e00ff */ /*15b0*/ IMAD.WIDE R2, R5, R2, c[0x0][0x160] ; /* 0x0000580005027625 */ /* 0x000fcc00078e0202 */ /*15c0*/ LDG.E.64 R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e1b00 */ /*15d0*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fc60007ffe0ff */ /*15e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*15f0*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*1600*/ BSSY B1, 0x2080 ; /* 0x00000a7000017945 */ /* 0x000fd80003800000 */ /*1610*/ @P0 BRA 0x2070 ; /* 0x00000a5000000947 */ /* 0x000fea0003800000 */ /*1620*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*1630*/ BSSY B2, 0x17a0 ; /* 0x0000016000027945 */ /* 0x000fe60003800000 */ /*1640*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*1650*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*1660*/ ISETP.GE.U32.AND P0, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f06070 */ /*1670*/ LOP3.LUT P1, R8, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306087812 */ /* 0x000fda000782c0ff */ /*1680*/ @!P1 BRA 0x1790 ; /* 0x0000010000009947 */ /* 0x000fea0003800000 */ /*1690*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*16a0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fc800078e0206 */ /*16b0*/ IMAD.MOV.U32 R9, RZ, RZ, R6 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0006 */ /*16c0*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*16d0*/ IMAD.MOV.U32 R6, RZ, RZ, R9 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0009 */ /*16e0*/ IMAD.MOV.U32 R7, RZ, RZ, R10 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e000a */ /*16f0*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e1b00 */ /*1700*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*1710*/ IADD3 R9, P3, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fe40007f7e0ff */ /*1720*/ ISETP.NE.AND P2, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f45270 */ /*1730*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe20007ffe0ff */ /*1740*/ IMAD.X R10, RZ, RZ, R10, P3 ; /* 0x000000ffff0a7224 */ /* 0x000fe200018e060a */ /*1750*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f2e000 */ /*1760*/ FSEL R2, R2, R6, !P1 ; /* 0x0000000602027208 */ /* 0x001fe40004800000 */ /*1770*/ FSEL R3, R3, R7, !P1 ; /* 0x0000000703037208 */ /* 0x000fe20004800000 */ /*1780*/ @P2 BRA 0x16d0 ; /* 0xffffff4000002947 */ /* 0x000fea000383ffff */ /*1790*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*17a0*/ @!P0 BRA 0x2070 ; /* 0x000008c000008947 */ /* 0x000fea0003800000 */ /*17b0*/ IADD3 R8, -R5.reuse, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x040fe20007ffe1ff */ /*17c0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fe200078e00ff */ /*17d0*/ BSSY B2, 0x1cc0 ; /* 0x000004e000027945 */ /* 0x000fe40003800000 */ /*17e0*/ ISETP.GT.AND P1, PT, R8, 0xc00, PT ; /* 0x00000c000800780c */ /* 0x000fe20003f24270 */ /*17f0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fca00078e0206 */ /*1800*/ IADD3 R6, P0, R6, 0x1000, RZ ; /* 0x0000100006067810 */ /* 0x000fca0007f1e0ff */ /*1810*/ IMAD.X R7, RZ, RZ, R7, P0 ; /* 0x000000ffff077224 */ /* 0x000fe200000e0607 */ /*1820*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0f070 */ /*1830*/ @!P1 BRA 0x1cb0 ; /* 0x0000047000009947 */ /* 0x000fee0003800000 */ /*1840*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1850*/ IADD3 R38, R0, -0xc00, RZ ; /* 0xfffff40000267810 */ /* 0x000fc60007ffe0ff */ /*1860*/ LDG.E.64 R40, [R6.64+-0x1000] ; /* 0xfff0000406287981 */ /* 0x0000a8000c1e1b00 */ /*1870*/ LDG.E.64 R36, [R6.64+-0x800] ; /* 0xfff8000406247981 */ /* 0x0000e8000c1e1b00 */ /*1880*/ LDG.E.64 R34, [R6.64] ; /* 0x0000000406227981 */ /* 0x000128000c1e1b00 */ /*1890*/ LDG.E.64 R32, [R6.64+0x800] ; /* 0x0008000406207981 */ /* 0x0000e8000c1e1b00 */ /*18a0*/ LDG.E.64 R30, [R6.64+0x1000] ; /* 0x00100004061e7981 */ /* 0x000128000c1e1b00 */ /*18b0*/ LDG.E.64 R28, [R6.64+0x1800] ; /* 0x00180004061c7981 */ /* 0x000128000c1e1b00 */ /*18c0*/ LDG.E.64 R26, [R6.64+0x2000] ; /* 0x00200004061a7981 */ /* 0x000128000c1e1b00 */ /*18d0*/ LDG.E.64 R24, [R6.64+0x2800] ; /* 0x0028000406187981 */ /* 0x000128000c1e1b00 */ /*18e0*/ LDG.E.64 R22, [R6.64+0x3000] ; /* 0x0030000406167981 */ /* 0x000128000c1e1b00 */ /*18f0*/ LDG.E.64 R20, [R6.64+0x3800] ; /* 0x0038000406147981 */ /* 0x000128000c1e1b00 */ /*1900*/ LDG.E.64 R18, [R6.64+0x4000] ; /* 0x0040000406127981 */ /* 0x000128000c1e1b00 */ /*1910*/ LDG.E.64 R16, [R6.64+0x4800] ; /* 0x0048000406107981 */ /* 0x000128000c1e1b00 */ /*1920*/ LDG.E.64 R14, [R6.64+0x5000] ; /* 0x00500004060e7981 */ /* 0x000128000c1e1b00 */ /*1930*/ LDG.E.64 R12, [R6.64+0x5800] ; /* 0x00580004060c7981 */ /* 0x000128000c1e1b00 */ /*1940*/ LDG.E.64 R8, [R6.64+0x6000] ; /* 0x0060000406087981 */ /* 0x000128000c1e1b00 */ /*1950*/ LDG.E.64 R10, [R6.64+0x6800] ; /* 0x00680004060a7981 */ /* 0x000122000c1e1b00 */ /*1960*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*1970*/ ISETP.GE.AND P2, PT, R5, R38, PT ; /* 0x000000260500720c */ /* 0x000fe40003f46270 */ /*1980*/ IADD3 R6, P3, R6, 0x8000, RZ ; /* 0x0000800006067810 */ /* 0x001fca0007f7e0ff */ /*1990*/ IMAD.X R7, RZ, RZ, R7, P3 ; /* 0x000000ffff077224 */ /* 0x000fe200018e0607 */ /*19a0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x024e0c0003f2e000 */ /*19b0*/ FSEL R2, R2, R40, !P1 ; /* 0x0000002802027208 */ /* 0x001fe40004800000 */ /*19c0*/ FSEL R3, R3, R41, !P1 ; /* 0x0000002903037208 */ /* 0x000fcc0004800000 */ /*19d0*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x008e0c0003f2e000 */ /*19e0*/ FSEL R2, R2, R36, !P1 ; /* 0x0000002402027208 */ /* 0x001fe40004800000 */ /*19f0*/ FSEL R3, R3, R37, !P1 ; /* 0x0000002503037208 */ /* 0x000fcc0004800000 */ /*1a00*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x010e0c0003f2e000 */ /*1a10*/ FSEL R2, R2, R34, !P1 ; /* 0x0000002202027208 */ /* 0x001fe40004800000 */ /*1a20*/ FSEL R3, R3, R35, !P1 ; /* 0x0000002303037208 */ /* 0x000fcc0004800000 */ /*1a30*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*1a40*/ FSEL R2, R2, R32, !P1 ; /* 0x0000002002027208 */ /* 0x001fe40004800000 */ /*1a50*/ FSEL R3, R3, R33, !P1 ; /* 0x0000002103037208 */ /* 0x000fcc0004800000 */ /*1a60*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*1a70*/ FSEL R2, R2, R30, !P1 ; /* 0x0000001e02027208 */ /* 0x001fe40004800000 */ /*1a80*/ FSEL R3, R3, R31, !P1 ; /* 0x0000001f03037208 */ /* 0x000fcc0004800000 */ /*1a90*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*1aa0*/ FSEL R2, R2, R28, !P1 ; /* 0x0000001c02027208 */ /* 0x001fe40004800000 */ /*1ab0*/ FSEL R3, R3, R29, !P1 ; /* 0x0000001d03037208 */ /* 0x000fcc0004800000 */ /*1ac0*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*1ad0*/ FSEL R2, R2, R26, !P1 ; /* 0x0000001a02027208 */ /* 0x001fe40004800000 */ /*1ae0*/ FSEL R3, R3, R27, !P1 ; /* 0x0000001b03037208 */ /* 0x000fcc0004800000 */ /*1af0*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*1b00*/ FSEL R2, R2, R24, !P1 ; /* 0x0000001802027208 */ /* 0x001fe40004800000 */ /*1b10*/ FSEL R3, R3, R25, !P1 ; /* 0x0000001903037208 */ /* 0x000fcc0004800000 */ /*1b20*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*1b30*/ FSEL R2, R2, R22, !P1 ; /* 0x0000001602027208 */ /* 0x001fe40004800000 */ /*1b40*/ FSEL R3, R3, R23, !P1 ; /* 0x0000001703037208 */ /* 0x000fcc0004800000 */ /*1b50*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*1b60*/ FSEL R2, R2, R20, !P1 ; /* 0x0000001402027208 */ /* 0x001fe40004800000 */ /*1b70*/ FSEL R3, R3, R21, !P1 ; /* 0x0000001503037208 */ /* 0x000fcc0004800000 */ /*1b80*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*1b90*/ FSEL R2, R2, R18, !P1 ; /* 0x0000001202027208 */ /* 0x001fe40004800000 */ /*1ba0*/ FSEL R3, R3, R19, !P1 ; /* 0x0000001303037208 */ /* 0x000fcc0004800000 */ /*1bb0*/ DSETP.GEU.AND P1, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f2e000 */ /*1bc0*/ FSEL R2, R2, R16, !P1 ; /* 0x0000001002027208 */ /* 0x001fe40004800000 */ /*1bd0*/ FSEL R3, R3, R17, !P1 ; /* 0x0000001103037208 */ /* 0x000fcc0004800000 */ /*1be0*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f2e000 */ /*1bf0*/ FSEL R2, R2, R14, !P1 ; /* 0x0000000e02027208 */ /* 0x001fe40004800000 */ /*1c00*/ FSEL R3, R3, R15, !P1 ; /* 0x0000000f03037208 */ /* 0x000fcc0004800000 */ /*1c10*/ DSETP.GEU.AND P1, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f2e000 */ /*1c20*/ FSEL R2, R2, R12, !P1 ; /* 0x0000000c02027208 */ /* 0x001fe40004800000 */ /*1c30*/ FSEL R3, R3, R13, !P1 ; /* 0x0000000d03037208 */ /* 0x000fcc0004800000 */ /*1c40*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*1c50*/ FSEL R2, R2, R8, !P1 ; /* 0x0000000802027208 */ /* 0x001fe40004800000 */ /*1c60*/ FSEL R3, R3, R9, !P1 ; /* 0x0000000903037208 */ /* 0x000fcc0004800000 */ /*1c70*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*1c80*/ FSEL R2, R2, R10, !P1 ; /* 0x0000000a02027208 */ /* 0x001fe40004800000 */ /*1c90*/ FSEL R3, R3, R11, !P1 ; /* 0x0000000b03037208 */ /* 0x000fe20004800000 */ /*1ca0*/ @!P2 BRA 0x1860 ; /* 0xfffffbb00000a947 */ /* 0x000fea000383ffff */ /*1cb0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1cc0*/ IADD3 R8, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x000fe20007ffe1ff */ /*1cd0*/ BSSY B2, 0x1f50 ; /* 0x0000027000027945 */ /* 0x000fe60003800000 */ /*1ce0*/ ISETP.GT.AND P1, PT, R8, 0x400, PT ; /* 0x000004000800780c */ /* 0x000fda0003f24270 */ /*1cf0*/ @!P1 BRA 0x1f40 ; /* 0x0000024000009947 */ /* 0x000fea0003800000 */ /*1d00*/ LDG.E.64 R10, [R6.64+-0x1000] ; /* 0xfff00004060a7981 */ /* 0x0000a8000c1e1b00 */ /*1d10*/ LDG.E.64 R12, [R6.64+-0x800] ; /* 0xfff80004060c7981 */ /* 0x0000e8000c1e1b00 */ /*1d20*/ LDG.E.64 R14, [R6.64] ; /* 0x00000004060e7981 */ /* 0x000128000c1e1b00 */ /*1d30*/ LDG.E.64 R16, [R6.64+0x800] ; /* 0x0008000406107981 */ /* 0x0000e8000c1e1b00 */ /*1d40*/ LDG.E.64 R18, [R6.64+0x1000] ; /* 0x0010000406127981 */ /* 0x000128000c1e1b00 */ /*1d50*/ LDG.E.64 R20, [R6.64+0x1800] ; /* 0x0018000406147981 */ /* 0x000128000c1e1b00 */ /*1d60*/ LDG.E.64 R22, [R6.64+0x2000] ; /* 0x0020000406167981 */ /* 0x000128000c1e1b00 */ /*1d70*/ LDG.E.64 R8, [R6.64+0x2800] ; /* 0x0028000406087981 */ /* 0x000122000c1e1b00 */ /*1d80*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fc40007ffe0ff */ /*1d90*/ IADD3 R6, P2, R6, 0x4000, RZ ; /* 0x0000400006067810 */ /* 0x001fca0007f5e0ff */ /*1da0*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fe200010e0607 */ /*1db0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x024e0c0003f0e000 */ /*1dc0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*1dd0*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*1de0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x008e0c0003f0e000 */ /*1df0*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*1e00*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*1e10*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x010e0c0003f0e000 */ /*1e20*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*1e30*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*1e40*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*1e50*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*1e60*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*1e70*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*1e80*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*1e90*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*1ea0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*1eb0*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*1ec0*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*1ed0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*1ee0*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*1ef0*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fe40004000000 */ /*1f00*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*1f10*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*1f20*/ FSEL R2, R2, R8, !P1 ; /* 0x0000000802027208 */ /* 0x001fe40004800000 */ /*1f30*/ FSEL R3, R3, R9, !P1 ; /* 0x0000000903037208 */ /* 0x000fe40004800000 */ /*1f40*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1f50*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*1f60*/ @!P0 BRA 0x2070 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*1f70*/ LDG.E.64 R8, [R6.64+-0x1000] ; /* 0xfff0000406087981 */ /* 0x000ea8000c1e1b00 */ /*1f80*/ LDG.E.64 R10, [R6.64+-0x800] ; /* 0xfff80004060a7981 */ /* 0x000ee8000c1e1b00 */ /*1f90*/ LDG.E.64 R12, [R6.64] ; /* 0x00000004060c7981 */ /* 0x000f28000c1e1b00 */ /*1fa0*/ LDG.E.64 R14, [R6.64+0x800] ; /* 0x00080004060e7981 */ /* 0x000ee2000c1e1b00 */ /*1fb0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x024e0c0003f0e000 */ /*1fc0*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*1fd0*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*1fe0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*1ff0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*2000*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*2010*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*2020*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*2030*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*2040*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*2050*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*2060*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fe40004000000 */ /*2070*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2080*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x000e220000000000 */ /*2090*/ ISETP.GT.AND P0, PT, R0, 0xff, PT ; /* 0x000000ff0000780c */ /* 0x000fe40003f04270 */ /*20a0*/ SHF.R.S32.HI R5, RZ, 0x1f, R4 ; /* 0x0000001fff057819 */ /* 0x000fc80000011404 */ /*20b0*/ LEA.HI R5, R5, R4, RZ, 0x5 ; /* 0x0000000405057211 */ /* 0x000fc800078f28ff */ /*20c0*/ SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff057819 */ /* 0x000fc60000011405 */ /*20d0*/ @P0 BRA 0x25f0 ; /* 0x0000051000000947 */ /* 0x000fea0003800000 */ /*20e0*/ IMAD.SHL.U32 R7, R5, 0x20, RZ ; /* 0x0000002005077824 */ /* 0x000fe200078e00ff */ /*20f0*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*2100*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*2110*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*2120*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*2130*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fe40003f04270 */ /*2140*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*2150*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fca0000000000 */ /*2160*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x020fe800000e0007 */ /*2170*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*2180*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2190*/ ISETP.LT.AND P0, PT, R6, R7, P0 ; /* 0x000000070600720c */ /* 0x001fc80000701270 */ /*21a0*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*21b0*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*21c0*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe800000e0007 */ /*21d0*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*21e0*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*21f0*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*2200*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fe40007ffe0ff */ /*2210*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x000fe40000000000 */ /*2220*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fc60000000000 */ /*2230*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe800000e0007 */ /*2240*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*2250*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2260*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*2270*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fe40007ffe0ff */ /*2280*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*2290*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*22a0*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe800000e0007 */ /*22b0*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*22c0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*22d0*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*22e0*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fe20007ffe0ff */ /*22f0*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0004 */ /*2300*/ FSEL R8, R10, R2, P0 ; /* 0x000000020a087208 */ /* 0x000fe40000000000 */ /*2310*/ FSEL R9, R11, R3, P0 ; /* 0x000000030b097208 */ /* 0x000fc60000000000 */ /*2320*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*2330*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*2340*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2350*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fc80004704670 */ /*2360*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*2370*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*2380*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fc60003f05270 */ /*2390*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*23a0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*23b0*/ @P0 BRA 0x29d0 ; /* 0x0000061000000947 */ /* 0x000fea0003800000 */ /*23c0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*23d0*/ ISETP.GE.AND P1, PT, R0, 0xe1, PT ; /* 0x000000e10000780c */ /* 0x000fc60003f26270 */ /*23e0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e620000000c00 */ /*23f0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*2400*/ ISETP.GT.AND P0, PT, R0, 0x20, P0 ; /* 0x000000200000780c */ /* 0x001fc80000704270 */ /*2410*/ FSEL R2, R4, R2, P0 ; /* 0x0000000204027208 */ /* 0x000fe40000000000 */ /*2420*/ FSEL R3, R5, R3, P0 ; /* 0x0000000305037208 */ /* 0x000fcc0000000000 */ /*2430*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*2440*/ ISETP.GT.AND P0, PT, R0, 0x40, P0 ; /* 0x000000400000780c */ /* 0x001fc80000704270 */ /*2450*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x000fe40000000000 */ /*2460*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe40000000000 */ /*2470*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000e280000000c00 */ /*2480*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e4c0003f0e000 */ /*2490*/ ISETP.GT.AND P0, PT, R0, 0x60, P0 ; /* 0x000000600000780c */ /* 0x002fc80000704270 */ /*24a0*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*24b0*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*24c0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e4c0003f0e000 */ /*24d0*/ ISETP.GT.AND P0, PT, R0, 0x80, P0 ; /* 0x000000800000780c */ /* 0x002fc80000704270 */ /*24e0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*24f0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fcc0000000000 */ /*2500*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*2510*/ ISETP.GT.AND P0, PT, R0, 0xa0, P0 ; /* 0x000000a00000780c */ /* 0x001fc80000704270 */ /*2520*/ FSEL R2, R4, R2, P0 ; /* 0x0000000204027208 */ /* 0x000fe40000000000 */ /*2530*/ FSEL R3, R5, R3, P0 ; /* 0x0000000305037208 */ /* 0x000fcc0000000000 */ /*2540*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*2550*/ ISETP.GT.AND P0, PT, R0, 0xc0, P0 ; /* 0x000000c00000780c */ /* 0x001fc80000704270 */ /*2560*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x000fe20000000000 */ /*2570*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe200078e00ff */ /*2580*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe20000000000 */ /*2590*/ @!P1 BRA 0x29d0 ; /* 0x0000043000009947 */ /* 0x000fea0003800000 */ /*25a0*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*25b0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*25c0*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*25d0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*25e0*/ BRA 0x29d0 ; /* 0x000003e000007947 */ /* 0x000fea0003800000 */ /*25f0*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x020fe200000e0000 */ /*2600*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x001fc60003f25270 */ /*2610*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*2620*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2630*/ ISETP.GT.OR P0, PT, R6, 0x1e, !P0 ; /* 0x0000001e0600780c */ /* 0x001fc80004704670 */ /*2640*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x000fe40000000000 */ /*2650*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fc60000000000 */ /*2660*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*2670*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*2680*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*2690*/ ISETP.GT.OR P0, PT, R6, 0x1d, !P0 ; /* 0x0000001d0600780c */ /* 0x001fc80004704670 */ /*26a0*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x000fe40000000000 */ /*26b0*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fc60000000000 */ /*26c0*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*26d0*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*26e0*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*26f0*/ ISETP.GT.OR P0, PT, R6, 0x1b, !P0 ; /* 0x0000001b0600780c */ /* 0x001fc80004704670 */ /*2700*/ FSEL R12, R8, R2, P0 ; /* 0x00000002080c7208 */ /* 0x000fe40000000000 */ /*2710*/ FSEL R13, R9, R3, P0 ; /* 0x00000003090d7208 */ /* 0x000fc60000000000 */ /*2720*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*2730*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*2740*/ DSETP.GEU.AND P0, PT, R12, R2, PT ; /* 0x000000020c00722a */ /* 0x001e0c0003f0e000 */ /*2750*/ ISETP.GT.OR P0, PT, R6, 0x17, !P0 ; /* 0x000000170600780c */ /* 0x001fc80004704670 */ /*2760*/ FSEL R10, R12, R2, P0 ; /* 0x000000020c0a7208 */ /* 0x000fe40000000000 */ /*2770*/ FSEL R11, R13, R3, P0 ; /* 0x000000030d0b7208 */ /* 0x000fc60000000000 */ /*2780*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*2790*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*27a0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*27b0*/ ISETP.GT.OR P0, PT, R6, 0xf, !P0 ; /* 0x0000000f0600780c */ /* 0x001fe20004704670 */ /*27c0*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fc600078e0004 */ /*27d0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*27e0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*27f0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fc60003f05270 */ /*2800*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*2810*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2820*/ @P0 BRA 0x29d0 ; /* 0x000001a000000947 */ /* 0x000fea0003800000 */ /*2830*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e280000000c00 */ /*2840*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*2850*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*2860*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*2870*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*2880*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*2890*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*28a0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe20004000000 */ /*28b0*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe200078e00ff */ /*28c0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*28d0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*28e0*/ FSEL R4, R2, R8, !P0 ; /* 0x0000000802047208 */ /* 0x001fe40004000000 */ /*28f0*/ FSEL R5, R3, R9, !P0 ; /* 0x0000000903057208 */ /* 0x000fe40004000000 */ /*2900*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*2910*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*2920*/ FSEL R4, R4, R10, !P0 ; /* 0x0000000a04047208 */ /* 0x002fe40004000000 */ /*2930*/ FSEL R5, R5, R11, !P0 ; /* 0x0000000b05057208 */ /* 0x000fcc0004000000 */ /*2940*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*2950*/ FSEL R4, R4, R12, !P0 ; /* 0x0000000c04047208 */ /* 0x002fe40004000000 */ /*2960*/ FSEL R5, R5, R13, !P0 ; /* 0x0000000d05057208 */ /* 0x000fcc0004000000 */ /*2970*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*2980*/ FSEL R4, R4, R14, !P0 ; /* 0x0000000e04047208 */ /* 0x002fe40004000000 */ /*2990*/ FSEL R5, R5, R15, !P0 ; /* 0x0000000f05057208 */ /* 0x000fcc0004000000 */ /*29a0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*29b0*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*29c0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe40004000000 */ /*29d0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*29e0*/ ISETP.NE.AND P0, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fda0003f05270 */ /*29f0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*2a00*/ I2F.F64 R4, c[0x0][0x17c] ; /* 0x00005f0000047b12 */ /* 0x001e240000201c00 */ /*2a10*/ DSETP.GT.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f04000 */ /*2a20*/ FSEL R5, R5, R3, P0 ; /* 0x0000000305057208 */ /* 0x001fe20000000000 */ /*2a30*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fe200078e00ff */ /*2a40*/ FSEL R4, R4, R2, P0 ; /* 0x0000000204047208 */ /* 0x000fe20000000000 */ /*2a50*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fc600078e00ff */ /*2a60*/ F2I.F64.TRUNC R5, R4 ; /* 0x0000000400057311 */ /* 0x000e24000030d100 */ /*2a70*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*2a80*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*2a90*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*2aa0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x001fda0003f05270 */ /*2ab0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*2ac0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x17c] ; /* 0x00005f00ff057624 */ /* 0x000fe400078e00ff */ /*2ad0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fe400078e00ff */ /*2ae0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fca00078e00ff */ /*2af0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*2b00*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*2b10*/ BRA 0x2b10; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*2b20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2ba0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2bb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2bc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2bd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2be0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2bf0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ ISETP.NE.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fe20003f05270 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fd80000000a00 */ /*0030*/ @!P0 BRA 0x53a0 ; /* 0x0000536000008947 */ /* 0x000fea0003800000 */ /*0040*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0050*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff027624 */ /* 0x000fe200078e00ff */ /*0060*/ BSSY B0, 0x52f0 ; /* 0x0000528000007945 */ /* 0x000fe80003800000 */ /*0070*/ LOP3.LUT P0, RZ, R2, 0x1f, RZ, 0xc0, !PT ; /* 0x0000001f02ff7812 */ /* 0x000fda000780c0ff */ /*0080*/ @!P0 BRA 0x29f0 ; /* 0x0000296000008947 */ /* 0x000fea0003800000 */ /*0090*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff047624 */ /* 0x000fca00078e00ff */ /*00a0*/ ISETP.GE.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fda0003f06270 */ /*00b0*/ @!P0 BRA 0x15a0 ; /* 0x000014e000008947 */ /* 0x000fea0003800000 */ /*00c0*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fc800078e00ff */ /*00d0*/ IMAD.WIDE R6, R0, R7, c[0x0][0x160] ; /* 0x0000580000067625 */ /* 0x001fca00078e0207 */ /*00e0*/ LDG.E.64.CONSTANT R2, [R6.64] ; /* 0x0000000406027981 */ /* 0x000ea8000c1e9b00 */ /*00f0*/ LDG.E.64.CONSTANT R8, [R6.64+0x800] ; /* 0x0008000406087981 */ /* 0x000ea8000c1e9b00 */ /*0100*/ LDG.E.64.CONSTANT R10, [R6.64+0x1000] ; /* 0x00100004060a7981 */ /* 0x000ee8000c1e9b00 */ /*0110*/ LDG.E.64.CONSTANT R12, [R6.64+0x1800] ; /* 0x00180004060c7981 */ /* 0x000f28000c1e9b00 */ /*0120*/ LDG.E.64.CONSTANT R14, [R6.64+0x2000] ; /* 0x00200004060e7981 */ /* 0x000f68000c1e9b00 */ /*0130*/ LDG.E.64.CONSTANT R16, [R6.64+0x2800] ; /* 0x0028000406107981 */ /* 0x000f28000c1e9b00 */ /*0140*/ LDG.E.64.CONSTANT R18, [R6.64+0x3000] ; /* 0x0030000406127981 */ /* 0x000f28000c1e9b00 */ /*0150*/ LDG.E.64.CONSTANT R20, [R6.64+0x3800] ; /* 0x0038000406147981 */ /* 0x000f22000c1e9b00 */ /*0160*/ ISETP.GE.AND P1, PT, R4, 0x1000, PT ; /* 0x000010000400780c */ /* 0x000fe20003f26270 */ /*0170*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fe200078e00ff */ /*0180*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x004e0c0003f0e000 */ /*0190*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*01a0*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*01b0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*01c0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*01d0*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*01e0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*01f0*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*0200*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*0210*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f0e000 */ /*0220*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*0230*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*0240*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*0250*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*0260*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*0270*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0280*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*0290*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*02a0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*02b0*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*02c0*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fe20004000000 */ /*02d0*/ @!P1 BRA 0x570 ; /* 0x0000029000009947 */ /* 0x000fea0003800000 */ /*02e0*/ IADD3 R25, R4, -0x800, RZ ; /* 0xfffff80004197810 */ /* 0x000fe20007ffe0ff */ /*02f0*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fc800078e00ff */ /*0300*/ IMAD.WIDE R4, R0, 0x8, R6 ; /* 0x0000000800047825 */ /* 0x000fca00078e0206 */ /*0310*/ LDG.E.64.CONSTANT R8, [R4.64] ; /* 0x0000000404087981 */ /* 0x0000a8000c1e9b00 */ /*0320*/ LDG.E.64.CONSTANT R10, [R4.64+0x800] ; /* 0x00080004040a7981 */ /* 0x0000e8000c1e9b00 */ /*0330*/ LDG.E.64.CONSTANT R12, [R4.64+0x1000] ; /* 0x00100004040c7981 */ /* 0x000128000c1e9b00 */ /*0340*/ LDG.E.64.CONSTANT R14, [R4.64+0x1800] ; /* 0x00180004040e7981 */ /* 0x000168000c1e9b00 */ /*0350*/ LDG.E.64.CONSTANT R16, [R4.64+0x2000] ; /* 0x0020000404107981 */ /* 0x000128000c1e9b00 */ /*0360*/ LDG.E.64.CONSTANT R18, [R4.64+0x2800] ; /* 0x0028000404127981 */ /* 0x000128000c1e9b00 */ /*0370*/ LDG.E.64.CONSTANT R20, [R4.64+0x3000] ; /* 0x0030000404147981 */ /* 0x000128000c1e9b00 */ /*0380*/ LDG.E.64.CONSTANT R22, [R4.64+0x3800] ; /* 0x0038000404167981 */ /* 0x000124000c1e9b00 */ /*0390*/ IADD3 R4, -R0, c[0x0][0x170], RZ ; /* 0x00005c0000047a10 */ /* 0x001fc80007ffe1ff */ /*03a0*/ ISETP.GE.AND P1, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fe20003f26270 */ /*03b0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x004e0c0003f0e000 */ /*03c0*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*03d0*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*03e0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*03f0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*0400*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*0410*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*0420*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*0430*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*0440*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f0e000 */ /*0450*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*0460*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*0470*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*0480*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*0490*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*04a0*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*04b0*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*04c0*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*04d0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*04e0*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*04f0*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*0500*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*0510*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*0520*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fe20004000000 */ /*0530*/ @!P1 BRA 0x1160 ; /* 0x00000c2000009947 */ /* 0x000fea0003800000 */ /*0540*/ IADD3 R0, R0, 0x800, RZ ; /* 0x0000080000007810 */ /* 0x000fc80007ffe0ff */ /*0550*/ ISETP.GT.AND P0, PT, R0, R25, PT ; /* 0x000000190000720c */ /* 0x000fda0003f04270 */ /*0560*/ @!P0 BRA 0x300 ; /* 0xfffffd9000008947 */ /* 0x000fea000383ffff */ /*0570*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fda0003f06270 */ /*0580*/ @P0 BRA 0x1160 ; /* 0x00000bd000000947 */ /* 0x000fea0003800000 */ /*0590*/ S2R R45, SR_TID.X ; /* 0x00000000002d7919 */ /* 0x000e220000002100 */ /*05a0*/ IADD3 R44, -R0, c[0x0][0x170], RZ ; /* 0x00005c00002c7a10 */ /* 0x000fe20007ffe1ff */ /*05b0*/ BSSY B1, 0x1160 ; /* 0x00000ba000017945 */ /* 0x000fe60003800000 */ /*05c0*/ ISETP.GE.AND P0, PT, R45, R44, PT ; /* 0x0000002c2d00720c */ /* 0x001fda0003f06270 */ /*05d0*/ @P0 BRA 0x1150 ; /* 0x00000b7000000947 */ /* 0x000fea0003800000 */ /*05e0*/ LOP3.LUT R5, RZ, R45, RZ, 0x33, !PT ; /* 0x0000002dff057212 */ /* 0x000fe200078e33ff */ /*05f0*/ BSSY B2, 0x770 ; /* 0x0000017000027945 */ /* 0x000fe60003800000 */ /*0600*/ IADD3 R5, -R0, c[0x0][0x170], R5 ; /* 0x00005c0000057a10 */ /* 0x000fc80007ffe105 */ /*0610*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*0620*/ ISETP.GE.U32.AND P2, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f46070 */ /*0630*/ LOP3.LUT P0, R6, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304067812 */ /* 0x000fda000780c0ff */ /*0640*/ @!P0 BRA 0x760 ; /* 0x0000011000008947 */ /* 0x000fea0003800000 */ /*0650*/ IMAD.IADD R4, R45, 0x1, R0 ; /* 0x000000012d047824 */ /* 0x000fe400078e0200 */ /*0660*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*0670*/ IMAD.WIDE R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fc800078e0205 */ /*0680*/ IMAD.MOV.U32 R7, RZ, RZ, R4 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0004 */ /*0690*/ IMAD.MOV.U32 R8, RZ, RZ, R5 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0005 */ /*06a0*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0007 */ /*06b0*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0008 */ /*06c0*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e9b00 */ /*06d0*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*06e0*/ IADD3 R7, P3, R7, 0x800, RZ ; /* 0x0000080007077810 */ /* 0x000fe40007f7e0ff */ /*06f0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*0700*/ IADD3 R45, R45, 0x100, RZ ; /* 0x000001002d2d7810 */ /* 0x000fe20007ffe0ff */ /*0710*/ IMAD.X R8, RZ, RZ, R8, P3 ; /* 0x000000ffff087224 */ /* 0x000fe200018e0608 */ /*0720*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*0730*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*0740*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*0750*/ @P1 BRA 0x6a0 ; /* 0xffffff4000001947 */ /* 0x000fea000383ffff */ /*0760*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0770*/ @!P2 BRA 0x1150 ; /* 0x000009d00000a947 */ /* 0x000fea0003800000 */ /*0780*/ IMAD.IADD R6, R44, 0x1, -R45 ; /* 0x000000012c067824 */ /* 0x000fe200078e0a2d */ /*0790*/ BSSY B2, 0xd40 ; /* 0x000005a000027945 */ /* 0x000fe20003800000 */ /*07a0*/ IMAD.IADD R0, R45, 0x1, R0 ; /* 0x000000012d007824 */ /* 0x000fe200078e0200 */ /*07b0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0f070 */ /*07c0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x8 ; /* 0x00000008ff097424 */ /* 0x000fe200078e00ff */ /*07d0*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe40003f24270 */ /*07e0*/ IADD3 R16, R0.reuse, 0x300, RZ ; /* 0x0000030000107810 */ /* 0x040fe20007ffe0ff */ /*07f0*/ IMAD.WIDE R4, R0.reuse, R9, c[0x0][0x160] ; /* 0x0000580000047625 */ /* 0x040fe200078e0209 */ /*0800*/ IADD3 R12, R0, 0x200, RZ ; /* 0x00000200000c7810 */ /* 0x000fc40007ffe0ff */ /*0810*/ IADD3 R8, R0, 0x100, RZ ; /* 0x0000010000087810 */ /* 0x000fe20007ffe0ff */ /*0820*/ IMAD.WIDE R16, R16, R9, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fc800078e0209 */ /*0830*/ IMAD.WIDE R12, R12, R9, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc800078e0209 */ /*0840*/ IMAD.WIDE R8, R8, R9, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0209 */ /*0850*/ @!P1 BRA 0xd30 ; /* 0x000004d000009947 */ /* 0x000fea0003800000 */ /*0860*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0870*/ IADD3 R0, R44, -0xc00, RZ ; /* 0xfffff4002c007810 */ /* 0x000fe40007ffe0ff */ /*0880*/ LDG.E.64.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x0000a8000c1e9b00 */ /*0890*/ LDG.E.64.CONSTANT R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x0002e8000c1e9b00 */ /*08a0*/ LDG.E.64.CONSTANT R14, [R12.64] ; /* 0x000000040c0e7981 */ /* 0x000968000c1e9b00 */ /*08b0*/ LDG.E.64.CONSTANT R18, [R16.64] ; /* 0x0000000410127981 */ /* 0x0000e8000c1e9b00 */ /*08c0*/ LDG.E.64.CONSTANT R20, [R4.64+0x2000] ; /* 0x0020000404147981 */ /* 0x000168000c1e9b00 */ /*08d0*/ LDG.E.64.CONSTANT R22, [R8.64+0x2000] ; /* 0x0020000408167981 */ /* 0x000368000c1e9b00 */ /*08e0*/ LDG.E.64.CONSTANT R24, [R12.64+0x2000] ; /* 0x002000040c187981 */ /* 0x000968000c1e9b00 */ /*08f0*/ LDG.E.64.CONSTANT R26, [R16.64+0x2000] ; /* 0x00200004101a7981 */ /* 0x000168000c1e9b00 */ /*0900*/ LDG.E.64.CONSTANT R28, [R4.64+0x4000] ; /* 0x00400004041c7981 */ /* 0x000168000c1e9b00 */ /*0910*/ LDG.E.64.CONSTANT R30, [R8.64+0x4000] ; /* 0x00400004081e7981 */ /* 0x000368000c1e9b00 */ /*0920*/ LDG.E.64.CONSTANT R32, [R12.64+0x4000] ; /* 0x004000040c207981 */ /* 0x000968000c1e9b00 */ /*0930*/ LDG.E.64.CONSTANT R34, [R16.64+0x4000] ; /* 0x0040000410227981 */ /* 0x000168000c1e9b00 */ /*0940*/ LDG.E.64.CONSTANT R36, [R4.64+0x6000] ; /* 0x0060000404247981 */ /* 0x000168000c1e9b00 */ /*0950*/ LDG.E.64.CONSTANT R38, [R8.64+0x6000] ; /* 0x0060000408267981 */ /* 0x000368000c1e9b00 */ /*0960*/ LDG.E.64.CONSTANT R40, [R12.64+0x6000] ; /* 0x006000040c287981 */ /* 0x000968000c1e9b00 */ /*0970*/ LDG.E.64.CONSTANT R42, [R16.64+0x6000] ; /* 0x00600004102a7981 */ /* 0x000162000c1e9b00 */ /*0980*/ IADD3 R45, R45, 0x1000, RZ ; /* 0x000010002d2d7810 */ /* 0x000fc40007ffe0ff */ /*0990*/ IADD3 R8, P5, R8, 0x8000, RZ ; /* 0x0000800008087810 */ /* 0x002fe40007fbe0ff */ /*09a0*/ ISETP.GE.AND P2, PT, R45, R0, PT ; /* 0x000000002d00720c */ /* 0x000fe40003f46270 */ /*09b0*/ IADD3 R12, P4, R12, 0x8000, RZ ; /* 0x000080000c0c7810 */ /* 0x010fe20007f9e0ff */ /*09c0*/ IMAD.X R9, RZ, RZ, R9, P5 ; /* 0x000000ffff097224 */ /* 0x000fe200028e0609 */ /*09d0*/ IADD3 R4, P6, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fe40007fde0ff */ /*09e0*/ IADD3 R16, P3, R16, 0x8000, RZ ; /* 0x0000800010107810 */ /* 0x000fe20007f7e0ff */ /*09f0*/ IMAD.X R13, RZ, RZ, R13, P4 ; /* 0x000000ffff0d7224 */ /* 0x000fe400020e060d */ /*0a00*/ IMAD.X R5, RZ, RZ, R5, P6 ; /* 0x000000ffff057224 */ /* 0x000fc400030e0605 */ /*0a10*/ IMAD.X R17, RZ, RZ, R17, P3 ; /* 0x000000ffff117224 */ /* 0x000fe200018e0611 */ /*0a20*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x004e0c0003f2e000 */ /*0a30*/ FSEL R2, R2, R6, !P1 ; /* 0x0000000602027208 */ /* 0x001fe40004800000 */ /*0a40*/ FSEL R3, R3, R7, !P1 ; /* 0x0000000703037208 */ /* 0x000fcc0004800000 */ /*0a50*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f2e000 */ /*0a60*/ FSEL R2, R2, R10, !P1 ; /* 0x0000000a02027208 */ /* 0x001fe40004800000 */ /*0a70*/ FSEL R3, R3, R11, !P1 ; /* 0x0000000b03037208 */ /* 0x000fcc0004800000 */ /*0a80*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f2e000 */ /*0a90*/ FSEL R2, R2, R14, !P1 ; /* 0x0000000e02027208 */ /* 0x001fe40004800000 */ /*0aa0*/ FSEL R3, R3, R15, !P1 ; /* 0x0000000f03037208 */ /* 0x000fcc0004800000 */ /*0ab0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*0ac0*/ FSEL R2, R2, R18, !P1 ; /* 0x0000001202027208 */ /* 0x001fe40004800000 */ /*0ad0*/ FSEL R3, R3, R19, !P1 ; /* 0x0000001303037208 */ /* 0x000fcc0004800000 */ /*0ae0*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*0af0*/ FSEL R2, R2, R20, !P1 ; /* 0x0000001402027208 */ /* 0x001fe40004800000 */ /*0b00*/ FSEL R3, R3, R21, !P1 ; /* 0x0000001503037208 */ /* 0x000fcc0004800000 */ /*0b10*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*0b20*/ FSEL R2, R2, R22, !P1 ; /* 0x0000001602027208 */ /* 0x001fe40004800000 */ /*0b30*/ FSEL R3, R3, R23, !P1 ; /* 0x0000001703037208 */ /* 0x000fcc0004800000 */ /*0b40*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*0b50*/ FSEL R2, R2, R24, !P1 ; /* 0x0000001802027208 */ /* 0x001fe40004800000 */ /*0b60*/ FSEL R3, R3, R25, !P1 ; /* 0x0000001903037208 */ /* 0x000fcc0004800000 */ /*0b70*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*0b80*/ FSEL R2, R2, R26, !P1 ; /* 0x0000001a02027208 */ /* 0x001fe40004800000 */ /*0b90*/ FSEL R3, R3, R27, !P1 ; /* 0x0000001b03037208 */ /* 0x000fcc0004800000 */ /*0ba0*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*0bb0*/ FSEL R2, R2, R28, !P1 ; /* 0x0000001c02027208 */ /* 0x001fe40004800000 */ /*0bc0*/ FSEL R3, R3, R29, !P1 ; /* 0x0000001d03037208 */ /* 0x000fcc0004800000 */ /*0bd0*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*0be0*/ FSEL R2, R2, R30, !P1 ; /* 0x0000001e02027208 */ /* 0x001fe40004800000 */ /*0bf0*/ FSEL R3, R3, R31, !P1 ; /* 0x0000001f03037208 */ /* 0x000fcc0004800000 */ /*0c00*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*0c10*/ FSEL R2, R2, R32, !P1 ; /* 0x0000002002027208 */ /* 0x001fe40004800000 */ /*0c20*/ FSEL R3, R3, R33, !P1 ; /* 0x0000002103037208 */ /* 0x000fcc0004800000 */ /*0c30*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x000e0c0003f2e000 */ /*0c40*/ FSEL R2, R2, R34, !P1 ; /* 0x0000002202027208 */ /* 0x001fe40004800000 */ /*0c50*/ FSEL R3, R3, R35, !P1 ; /* 0x0000002303037208 */ /* 0x000fcc0004800000 */ /*0c60*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x000e0c0003f2e000 */ /*0c70*/ FSEL R2, R2, R36, !P1 ; /* 0x0000002402027208 */ /* 0x001fe40004800000 */ /*0c80*/ FSEL R3, R3, R37, !P1 ; /* 0x0000002503037208 */ /* 0x000fcc0004800000 */ /*0c90*/ DSETP.GEU.AND P1, PT, R2, R38, PT ; /* 0x000000260200722a */ /* 0x000e0c0003f2e000 */ /*0ca0*/ FSEL R2, R2, R38, !P1 ; /* 0x0000002602027208 */ /* 0x001fe40004800000 */ /*0cb0*/ FSEL R3, R3, R39, !P1 ; /* 0x0000002703037208 */ /* 0x000fcc0004800000 */ /*0cc0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x000e0c0003f2e000 */ /*0cd0*/ FSEL R2, R2, R40, !P1 ; /* 0x0000002802027208 */ /* 0x001fe40004800000 */ /*0ce0*/ FSEL R3, R3, R41, !P1 ; /* 0x0000002903037208 */ /* 0x000fcc0004800000 */ /*0cf0*/ DSETP.GEU.AND P1, PT, R2, R42, PT ; /* 0x0000002a0200722a */ /* 0x000e0c0003f2e000 */ /*0d00*/ FSEL R2, R2, R42, !P1 ; /* 0x0000002a02027208 */ /* 0x001fe40004800000 */ /*0d10*/ FSEL R3, R3, R43, !P1 ; /* 0x0000002b03037208 */ /* 0x000fe20004800000 */ /*0d20*/ @!P2 BRA 0x880 ; /* 0xfffffb500000a947 */ /* 0x000fea000383ffff */ /*0d30*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0d40*/ IMAD.IADD R0, R44, 0x1, -R45 ; /* 0x000000012c007824 */ /* 0x000fe200078e0a2d */ /*0d50*/ BSSY B2, 0x1030 ; /* 0x000002d000027945 */ /* 0x000fe80003800000 */ /*0d60*/ ISETP.GT.AND P1, PT, R0, 0x400, PT ; /* 0x000004000000780c */ /* 0x000fda0003f24270 */ /*0d70*/ @!P1 BRA 0x1020 ; /* 0x000002a000009947 */ /* 0x000fea0003800000 */ /*0d80*/ LDG.E.64.CONSTANT R26, [R4.64] ; /* 0x00000004041a7981 */ /* 0x0000a8000c1e9b00 */ /*0d90*/ LDG.E.64.CONSTANT R24, [R8.64] ; /* 0x0000000408187981 */ /* 0x0002e8000c1e9b00 */ /*0da0*/ LDG.E.64.CONSTANT R22, [R12.64] ; /* 0x000000040c167981 */ /* 0x000968000c1e9b00 */ /*0db0*/ LDG.E.64.CONSTANT R20, [R16.64] ; /* 0x0000000410147981 */ /* 0x0000e8000c1e9b00 */ /*0dc0*/ LDG.E.64.CONSTANT R18, [R4.64+0x2000] ; /* 0x0020000404127981 */ /* 0x000168000c1e9b00 */ /*0dd0*/ LDG.E.64.CONSTANT R14, [R8.64+0x2000] ; /* 0x00200004080e7981 */ /* 0x000368000c1e9b00 */ /*0de0*/ LDG.E.64.CONSTANT R6, [R12.64+0x2000] ; /* 0x002000040c067981 */ /* 0x000968000c1e9b00 */ /*0df0*/ LDG.E.64.CONSTANT R10, [R16.64+0x2000] ; /* 0x00200004100a7981 */ /* 0x000962000c1e9b00 */ /*0e00*/ IADD3 R4, P5, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fc40007fbe0ff */ /*0e10*/ IADD3 R8, P4, R8, 0x4000, RZ ; /* 0x0000400008087810 */ /* 0x002fe40007f9e0ff */ /*0e20*/ IADD3 R45, R45, 0x800, RZ ; /* 0x000008002d2d7810 */ /* 0x000fe20007ffe0ff */ /*0e30*/ IMAD.X R5, RZ, RZ, R5, P5 ; /* 0x000000ffff057224 */ /* 0x000fe200028e0605 */ /*0e40*/ IADD3 R12, P3, R12, 0x4000, RZ ; /* 0x000040000c0c7810 */ /* 0x010fe20007f7e0ff */ /*0e50*/ IMAD.X R9, RZ, RZ, R9, P4 ; /* 0x000000ffff097224 */ /* 0x000fe200020e0609 */ /*0e60*/ IADD3 R16, P2, R16, 0x4000, RZ ; /* 0x0000400010107810 */ /* 0x000fc60007f5e0ff */ /*0e70*/ IMAD.X R13, RZ, RZ, R13, P3 ; /* 0x000000ffff0d7224 */ /* 0x000fe400018e060d */ /*0e80*/ IMAD.X R17, RZ, RZ, R17, P2 ; /* 0x000000ffff117224 */ /* 0x000fe200010e0611 */ /*0e90*/ DSETP.GEU.AND P0, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x004e0c0003f0e000 */ /*0ea0*/ FSEL R2, R2, R26, !P0 ; /* 0x0000001a02027208 */ /* 0x001fe40004000000 */ /*0eb0*/ FSEL R3, R3, R27, !P0 ; /* 0x0000001b03037208 */ /* 0x000fcc0004000000 */ /*0ec0*/ DSETP.GEU.AND P0, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x008e0c0003f0e000 */ /*0ed0*/ FSEL R2, R2, R24, !P0 ; /* 0x0000001802027208 */ /* 0x001fe40004000000 */ /*0ee0*/ FSEL R3, R3, R25, !P0 ; /* 0x0000001903037208 */ /* 0x000fcc0004000000 */ /*0ef0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x020e0c0003f0e000 */ /*0f00*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*0f10*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fcc0004000000 */ /*0f20*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*0f30*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*0f40*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*0f50*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0f60*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*0f70*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*0f80*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*0f90*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*0fa0*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*0fb0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*0fc0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*0fd0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fe40004000000 */ /*0fe0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*0ff0*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*1000*/ FSEL R2, R2, R10, !P1 ; /* 0x0000000a02027208 */ /* 0x001fe40004800000 */ /*1010*/ FSEL R3, R3, R11, !P1 ; /* 0x0000000b03037208 */ /* 0x000fe40004800000 */ /*1020*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1030*/ ISETP.LT.OR P0, PT, R45, R44, P0 ; /* 0x0000002c2d00720c */ /* 0x000fda0000701670 */ /*1040*/ @!P0 BRA 0x1150 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*1050*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea8000c1e9b00 */ /*1060*/ LDG.E.64.CONSTANT R6, [R8.64] ; /* 0x0000000408067981 */ /* 0x0000e8000c1e9b00 */ /*1070*/ LDG.E.64.CONSTANT R10, [R16.64] ; /* 0x00000004100a7981 */ /* 0x000f28000c1e9b00 */ /*1080*/ LDG.E.64.CONSTANT R8, [R12.64] ; /* 0x000000040c087981 */ /* 0x001f62000c1e9b00 */ /*1090*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*10a0*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*10b0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*10c0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x008e0c0003f0e000 */ /*10d0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*10e0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*10f0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x020e0c0003f0e000 */ /*1100*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*1110*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*1120*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*1130*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*1140*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fe40004000000 */ /*1150*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1160*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x000fe800000e0000 */ /*1170*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*1180*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e680000000000 */ /*1190*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000ea20000002100 */ /*11a0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e220003f0e000 */ /*11b0*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x002fca0003f25270 */ /*11c0*/ ISETP.GT.OR P0, PT, R10, 0x1e, !P0 ; /* 0x0000001e0a00780c */ /* 0x001fc80004704670 */ /*11d0*/ FSEL R6, R2, R4, P0 ; /* 0x0000000402067208 */ /* 0x000fe40000000000 */ /*11e0*/ FSEL R7, R3, R5, P0 ; /* 0x0000000503077208 */ /* 0x000fc60000000000 */ /*11f0*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe800000e0000 */ /*1200*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2400000e0000 */ /*1210*/ DSETP.GEU.AND P0, PT, R6, R4, PT ; /* 0x000000040600722a */ /* 0x001e0c0003f0e000 */ /*1220*/ ISETP.GT.OR P0, PT, R10, 0x1d, !P0 ; /* 0x0000001d0a00780c */ /* 0x001fc80004704670 */ /*1230*/ FSEL R4, R6, R4, P0 ; /* 0x0000000406047208 */ /* 0x000fe40000000000 */ /*1240*/ FSEL R5, R7, R5, P0 ; /* 0x0000000507057208 */ /* 0x000fc60000000000 */ /*1250*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*1260*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*1270*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*1280*/ ISETP.GT.OR P0, PT, R10, 0x1b, !P0 ; /* 0x0000001b0a00780c */ /* 0x001fc80004704670 */ /*1290*/ FSEL R8, R4, R2, P0 ; /* 0x0000000204087208 */ /* 0x000fe40000000000 */ /*12a0*/ FSEL R9, R5, R3, P0 ; /* 0x0000000305097208 */ /* 0x000fe40000000000 */ /*12b0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff059819 */ /* 0x004fe20000011400 */ /*12c0*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe600000e0000 */ /*12d0*/ @!P1 LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005059211 */ /* 0x000fe200078f28ff */ /*12e0*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e2600000e0000 */ /*12f0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff059819 */ /* 0x000fca0000011405 */ /*1300*/ @!P1 IMAD.SHL.U32 R5, R5, 0x8, RZ ; /* 0x0000000805059824 */ /* 0x000fe200078e00ff */ /*1310*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*1320*/ ISETP.GT.OR P0, PT, R10, 0x17, !P0 ; /* 0x000000170a00780c */ /* 0x001fc80004704670 */ /*1330*/ FSEL R6, R8, R2, P0 ; /* 0x0000000208067208 */ /* 0x000fe40000000000 */ /*1340*/ FSEL R7, R9, R3, P0 ; /* 0x0000000309077208 */ /* 0x000fc60000000000 */ /*1350*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*1360*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*1370*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x001e0c0003f0e000 */ /*1380*/ ISETP.GT.OR P0, PT, R10, 0xf, !P0 ; /* 0x0000000f0a00780c */ /* 0x001fc80004704670 */ /*1390*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x000fe40000000000 */ /*13a0*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe40000000000 */ /*13b0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*13c0*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*13d0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*13e0*/ @P0 BRA 0x52e0 ; /* 0x00003ef000000947 */ /* 0x000fea0003800000 */ /*13f0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*1400*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*1410*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*1420*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*1430*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*1440*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*1450*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*1460*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*1470*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*1480*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*1490*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*14a0*/ FSEL R4, R2, R8, !P0 ; /* 0x0000000802047208 */ /* 0x001fe40004000000 */ /*14b0*/ FSEL R5, R3, R9, !P0 ; /* 0x0000000903057208 */ /* 0x000fe40004000000 */ /*14c0*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*14d0*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*14e0*/ FSEL R4, R4, R10, !P0 ; /* 0x0000000a04047208 */ /* 0x002fe40004000000 */ /*14f0*/ FSEL R5, R5, R11, !P0 ; /* 0x0000000b05057208 */ /* 0x000fcc0004000000 */ /*1500*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*1510*/ FSEL R4, R4, R12, !P0 ; /* 0x0000000c04047208 */ /* 0x002fe40004000000 */ /*1520*/ FSEL R5, R5, R13, !P0 ; /* 0x0000000d05057208 */ /* 0x000fcc0004000000 */ /*1530*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*1540*/ FSEL R4, R4, R14, !P0 ; /* 0x0000000e04047208 */ /* 0x002fe40004000000 */ /*1550*/ FSEL R5, R5, R15, !P0 ; /* 0x0000000f05057208 */ /* 0x000fcc0004000000 */ /*1560*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*1570*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*1580*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*1590*/ BRA 0x52e0 ; /* 0x00003d4000007947 */ /* 0x000fea0003800000 */ /*15a0*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*15b0*/ BSSY B1, 0x1640 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*15c0*/ IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0000 */ /*15d0*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fd4000001ff00 */ /*15e0*/ @P0 BRA 0x1630 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*15f0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x000fc800078e00ff */ /*1600*/ IMAD.WIDE R2, R0, R3, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fcc00078e0203 */ /*1610*/ LDG.E.64.CONSTANT R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e9b00 */ /*1620*/ IADD3 R5, R0, 0x100, RZ ; /* 0x0000010000057810 */ /* 0x000fc60007ffe0ff */ /*1630*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1640*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*1650*/ BSSY B1, 0x20b0 ; /* 0x00000a5000017945 */ /* 0x000fd80003800000 */ /*1660*/ @P0 BRA 0x20a0 ; /* 0x00000a3000000947 */ /* 0x000fea0003800000 */ /*1670*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*1680*/ BSSY B2, 0x17f0 ; /* 0x0000016000027945 */ /* 0x000fe60003800000 */ /*1690*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*16a0*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*16b0*/ ISETP.GE.U32.AND P2, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f46070 */ /*16c0*/ LOP3.LUT P0, R8, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306087812 */ /* 0x000fda000780c0ff */ /*16d0*/ @!P0 BRA 0x17e0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*16e0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*16f0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fc800078e0206 */ /*1700*/ IMAD.MOV.U32 R9, RZ, RZ, R6 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0006 */ /*1710*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*1720*/ IMAD.MOV.U32 R6, RZ, RZ, R9 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0009 */ /*1730*/ IMAD.MOV.U32 R7, RZ, RZ, R10 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e000a */ /*1740*/ LDG.E.64.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e9b00 */ /*1750*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*1760*/ IADD3 R9, P3, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fe40007f7e0ff */ /*1770*/ ISETP.NE.AND P1, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f25270 */ /*1780*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe20007ffe0ff */ /*1790*/ IMAD.X R10, RZ, RZ, R10, P3 ; /* 0x000000ffff0a7224 */ /* 0x000fe200018e060a */ /*17a0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f0e000 */ /*17b0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*17c0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fe20004000000 */ /*17d0*/ @P1 BRA 0x1720 ; /* 0xffffff4000001947 */ /* 0x000fea000383ffff */ /*17e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*17f0*/ @!P2 BRA 0x20a0 ; /* 0x000008a00000a947 */ /* 0x000fea0003800000 */ /*1800*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x000fe20007ffe1ff */ /*1810*/ BSSY B2, 0x1cf0 ; /* 0x000004d000027945 */ /* 0x000fe20003800000 */ /*1820*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1830*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe20003f24270 */ /*1840*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*1850*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fd000078e0206 */ /*1860*/ @!P1 BRA 0x1ce0 ; /* 0x0000047000009947 */ /* 0x000fea0003800000 */ /*1870*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1880*/ IADD3 R38, R4, -0xc00, RZ ; /* 0xfffff40004267810 */ /* 0x000fe40007ffe0ff */ /*1890*/ LDG.E.64.CONSTANT R40, [R6.64] ; /* 0x0000000406287981 */ /* 0x0000a8000c1e9b00 */ /*18a0*/ LDG.E.64.CONSTANT R36, [R6.64+0x800] ; /* 0x0008000406247981 */ /* 0x0000e8000c1e9b00 */ /*18b0*/ LDG.E.64.CONSTANT R34, [R6.64+0x1000] ; /* 0x0010000406227981 */ /* 0x000128000c1e9b00 */ /*18c0*/ LDG.E.64.CONSTANT R32, [R6.64+0x1800] ; /* 0x0018000406207981 */ /* 0x0000e8000c1e9b00 */ /*18d0*/ LDG.E.64.CONSTANT R30, [R6.64+0x2000] ; /* 0x00200004061e7981 */ /* 0x000128000c1e9b00 */ /*18e0*/ LDG.E.64.CONSTANT R28, [R6.64+0x2800] ; /* 0x00280004061c7981 */ /* 0x000128000c1e9b00 */ /*18f0*/ LDG.E.64.CONSTANT R26, [R6.64+0x3000] ; /* 0x00300004061a7981 */ /* 0x000128000c1e9b00 */ /*1900*/ LDG.E.64.CONSTANT R24, [R6.64+0x3800] ; /* 0x0038000406187981 */ /* 0x000128000c1e9b00 */ /*1910*/ LDG.E.64.CONSTANT R22, [R6.64+0x4000] ; /* 0x0040000406167981 */ /* 0x000128000c1e9b00 */ /*1920*/ LDG.E.64.CONSTANT R20, [R6.64+0x4800] ; /* 0x0048000406147981 */ /* 0x000128000c1e9b00 */ /*1930*/ LDG.E.64.CONSTANT R18, [R6.64+0x5000] ; /* 0x0050000406127981 */ /* 0x000128000c1e9b00 */ /*1940*/ LDG.E.64.CONSTANT R16, [R6.64+0x5800] ; /* 0x0058000406107981 */ /* 0x000128000c1e9b00 */ /*1950*/ LDG.E.64.CONSTANT R14, [R6.64+0x6000] ; /* 0x00600004060e7981 */ /* 0x000128000c1e9b00 */ /*1960*/ LDG.E.64.CONSTANT R12, [R6.64+0x6800] ; /* 0x00680004060c7981 */ /* 0x000128000c1e9b00 */ /*1970*/ LDG.E.64.CONSTANT R8, [R6.64+0x7000] ; /* 0x0070000406087981 */ /* 0x000128000c1e9b00 */ /*1980*/ LDG.E.64.CONSTANT R10, [R6.64+0x7800] ; /* 0x00780004060a7981 */ /* 0x000122000c1e9b00 */ /*1990*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*19a0*/ ISETP.GE.AND P2, PT, R5, R38, PT ; /* 0x000000260500720c */ /* 0x000fe40003f46270 */ /*19b0*/ IADD3 R6, P3, R6, 0x8000, RZ ; /* 0x0000800006067810 */ /* 0x001fca0007f7e0ff */ /*19c0*/ IMAD.X R7, RZ, RZ, R7, P3 ; /* 0x000000ffff077224 */ /* 0x000fe200018e0607 */ /*19d0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x024e0c0003f2e000 */ /*19e0*/ FSEL R2, R2, R40, !P1 ; /* 0x0000002802027208 */ /* 0x001fe40004800000 */ /*19f0*/ FSEL R3, R3, R41, !P1 ; /* 0x0000002903037208 */ /* 0x000fcc0004800000 */ /*1a00*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x008e0c0003f2e000 */ /*1a10*/ FSEL R2, R2, R36, !P1 ; /* 0x0000002402027208 */ /* 0x001fe40004800000 */ /*1a20*/ FSEL R3, R3, R37, !P1 ; /* 0x0000002503037208 */ /* 0x000fcc0004800000 */ /*1a30*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x010e0c0003f2e000 */ /*1a40*/ FSEL R2, R2, R34, !P1 ; /* 0x0000002202027208 */ /* 0x001fe40004800000 */ /*1a50*/ FSEL R3, R3, R35, !P1 ; /* 0x0000002303037208 */ /* 0x000fcc0004800000 */ /*1a60*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*1a70*/ FSEL R2, R2, R32, !P1 ; /* 0x0000002002027208 */ /* 0x001fe40004800000 */ /*1a80*/ FSEL R3, R3, R33, !P1 ; /* 0x0000002103037208 */ /* 0x000fcc0004800000 */ /*1a90*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*1aa0*/ FSEL R2, R2, R30, !P1 ; /* 0x0000001e02027208 */ /* 0x001fe40004800000 */ /*1ab0*/ FSEL R3, R3, R31, !P1 ; /* 0x0000001f03037208 */ /* 0x000fcc0004800000 */ /*1ac0*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*1ad0*/ FSEL R2, R2, R28, !P1 ; /* 0x0000001c02027208 */ /* 0x001fe40004800000 */ /*1ae0*/ FSEL R3, R3, R29, !P1 ; /* 0x0000001d03037208 */ /* 0x000fcc0004800000 */ /*1af0*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*1b00*/ FSEL R2, R2, R26, !P1 ; /* 0x0000001a02027208 */ /* 0x001fe40004800000 */ /*1b10*/ FSEL R3, R3, R27, !P1 ; /* 0x0000001b03037208 */ /* 0x000fcc0004800000 */ /*1b20*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*1b30*/ FSEL R2, R2, R24, !P1 ; /* 0x0000001802027208 */ /* 0x001fe40004800000 */ /*1b40*/ FSEL R3, R3, R25, !P1 ; /* 0x0000001903037208 */ /* 0x000fcc0004800000 */ /*1b50*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*1b60*/ FSEL R2, R2, R22, !P1 ; /* 0x0000001602027208 */ /* 0x001fe40004800000 */ /*1b70*/ FSEL R3, R3, R23, !P1 ; /* 0x0000001703037208 */ /* 0x000fcc0004800000 */ /*1b80*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*1b90*/ FSEL R2, R2, R20, !P1 ; /* 0x0000001402027208 */ /* 0x001fe40004800000 */ /*1ba0*/ FSEL R3, R3, R21, !P1 ; /* 0x0000001503037208 */ /* 0x000fcc0004800000 */ /*1bb0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*1bc0*/ FSEL R2, R2, R18, !P1 ; /* 0x0000001202027208 */ /* 0x001fe40004800000 */ /*1bd0*/ FSEL R3, R3, R19, !P1 ; /* 0x0000001303037208 */ /* 0x000fcc0004800000 */ /*1be0*/ DSETP.GEU.AND P1, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f2e000 */ /*1bf0*/ FSEL R2, R2, R16, !P1 ; /* 0x0000001002027208 */ /* 0x001fe40004800000 */ /*1c00*/ FSEL R3, R3, R17, !P1 ; /* 0x0000001103037208 */ /* 0x000fcc0004800000 */ /*1c10*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f2e000 */ /*1c20*/ FSEL R2, R2, R14, !P1 ; /* 0x0000000e02027208 */ /* 0x001fe40004800000 */ /*1c30*/ FSEL R3, R3, R15, !P1 ; /* 0x0000000f03037208 */ /* 0x000fcc0004800000 */ /*1c40*/ DSETP.GEU.AND P1, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f2e000 */ /*1c50*/ FSEL R2, R2, R12, !P1 ; /* 0x0000000c02027208 */ /* 0x001fe40004800000 */ /*1c60*/ FSEL R3, R3, R13, !P1 ; /* 0x0000000d03037208 */ /* 0x000fcc0004800000 */ /*1c70*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*1c80*/ FSEL R2, R2, R8, !P1 ; /* 0x0000000802027208 */ /* 0x001fe40004800000 */ /*1c90*/ FSEL R3, R3, R9, !P1 ; /* 0x0000000903037208 */ /* 0x000fcc0004800000 */ /*1ca0*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*1cb0*/ FSEL R2, R2, R10, !P1 ; /* 0x0000000a02027208 */ /* 0x001fe40004800000 */ /*1cc0*/ FSEL R3, R3, R11, !P1 ; /* 0x0000000b03037208 */ /* 0x000fe20004800000 */ /*1cd0*/ @!P2 BRA 0x1890 ; /* 0xfffffbb00000a947 */ /* 0x000fea000383ffff */ /*1ce0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1cf0*/ IADD3 R8, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x000fe20007ffe1ff */ /*1d00*/ BSSY B2, 0x1f80 ; /* 0x0000027000027945 */ /* 0x000fe60003800000 */ /*1d10*/ ISETP.GT.AND P1, PT, R8, 0x400, PT ; /* 0x000004000800780c */ /* 0x000fda0003f24270 */ /*1d20*/ @!P1 BRA 0x1f70 ; /* 0x0000024000009947 */ /* 0x000fea0003800000 */ /*1d30*/ LDG.E.64.CONSTANT R10, [R6.64] ; /* 0x00000004060a7981 */ /* 0x0000a8000c1e9b00 */ /*1d40*/ LDG.E.64.CONSTANT R12, [R6.64+0x800] ; /* 0x00080004060c7981 */ /* 0x0000e8000c1e9b00 */ /*1d50*/ LDG.E.64.CONSTANT R14, [R6.64+0x1000] ; /* 0x00100004060e7981 */ /* 0x000128000c1e9b00 */ /*1d60*/ LDG.E.64.CONSTANT R16, [R6.64+0x1800] ; /* 0x0018000406107981 */ /* 0x0000e8000c1e9b00 */ /*1d70*/ LDG.E.64.CONSTANT R18, [R6.64+0x2000] ; /* 0x0020000406127981 */ /* 0x000128000c1e9b00 */ /*1d80*/ LDG.E.64.CONSTANT R20, [R6.64+0x2800] ; /* 0x0028000406147981 */ /* 0x000128000c1e9b00 */ /*1d90*/ LDG.E.64.CONSTANT R22, [R6.64+0x3000] ; /* 0x0030000406167981 */ /* 0x000128000c1e9b00 */ /*1da0*/ LDG.E.64.CONSTANT R8, [R6.64+0x3800] ; /* 0x0038000406087981 */ /* 0x000122000c1e9b00 */ /*1db0*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fc40007ffe0ff */ /*1dc0*/ IADD3 R6, P2, R6, 0x4000, RZ ; /* 0x0000400006067810 */ /* 0x001fca0007f5e0ff */ /*1dd0*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fe200010e0607 */ /*1de0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x024e0c0003f0e000 */ /*1df0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*1e00*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*1e10*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x008e0c0003f0e000 */ /*1e20*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*1e30*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*1e40*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x010e0c0003f0e000 */ /*1e50*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*1e60*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*1e70*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*1e80*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*1e90*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*1ea0*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*1eb0*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*1ec0*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*1ed0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*1ee0*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*1ef0*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*1f00*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*1f10*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*1f20*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fe40004000000 */ /*1f30*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*1f40*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*1f50*/ FSEL R2, R2, R8, !P1 ; /* 0x0000000802027208 */ /* 0x001fe40004800000 */ /*1f60*/ FSEL R3, R3, R9, !P1 ; /* 0x0000000903037208 */ /* 0x000fe40004800000 */ /*1f70*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1f80*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*1f90*/ @!P0 BRA 0x20a0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*1fa0*/ LDG.E.64.CONSTANT R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x000ea8000c1e9b00 */ /*1fb0*/ LDG.E.64.CONSTANT R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x000ee8000c1e9b00 */ /*1fc0*/ LDG.E.64.CONSTANT R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000f28000c1e9b00 */ /*1fd0*/ LDG.E.64.CONSTANT R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000ee2000c1e9b00 */ /*1fe0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x024e0c0003f0e000 */ /*1ff0*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*2000*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*2010*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*2020*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*2030*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*2040*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*2050*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*2060*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*2070*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*2080*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*2090*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fe40004000000 */ /*20a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*20b0*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x000e220000000000 */ /*20c0*/ ISETP.GT.AND P0, PT, R4, 0xff, PT ; /* 0x000000ff0400780c */ /* 0x000fe40003f04270 */ /*20d0*/ SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff057819 */ /* 0x000fc80000011400 */ /*20e0*/ LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005057211 */ /* 0x000fc800078f28ff */ /*20f0*/ SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff057819 */ /* 0x000fc60000011405 */ /*2100*/ @P0 BRA 0x2610 ; /* 0x0000050000000947 */ /* 0x000fea0003800000 */ /*2110*/ IMAD.SHL.U32 R7, R5, 0x20, RZ ; /* 0x0000002005077824 */ /* 0x000fe200078e00ff */ /*2120*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*2130*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*2140*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*2150*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*2160*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fe40003f04270 */ /*2170*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*2180*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fca0000000000 */ /*2190*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x020fe800000e0007 */ /*21a0*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*21b0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*21c0*/ ISETP.LT.AND P0, PT, R6, R7, P0 ; /* 0x000000070600720c */ /* 0x001fc80000701270 */ /*21d0*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*21e0*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*21f0*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe800000e0007 */ /*2200*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*2210*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*2220*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*2230*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fe40007ffe0ff */ /*2240*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x000fe40000000000 */ /*2250*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fc60000000000 */ /*2260*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe800000e0007 */ /*2270*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*2280*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2290*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*22a0*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fe40007ffe0ff */ /*22b0*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*22c0*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*22d0*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe800000e0007 */ /*22e0*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*22f0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*2300*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*2310*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fe40007ffe0ff */ /*2320*/ FSEL R8, R10, R2, P0 ; /* 0x000000020a087208 */ /* 0x000fe40000000000 */ /*2330*/ FSEL R9, R11, R3, P0 ; /* 0x000000030b097208 */ /* 0x000fc60000000000 */ /*2340*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*2350*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*2360*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2370*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fc80004704670 */ /*2380*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*2390*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*23a0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*23b0*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*23c0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*23d0*/ @P0 BRA 0x52e0 ; /* 0x00002f0000000947 */ /* 0x000fea0003800000 */ /*23e0*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*23f0*/ ISETP.GE.AND P1, PT, R4, 0xe1, PT ; /* 0x000000e10400780c */ /* 0x000fe20003f26270 */ /*2400*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc400078e00ff */ /*2410*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*2420*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e4c0003f0e000 */ /*2430*/ ISETP.GT.AND P0, PT, R4, 0x20, P0 ; /* 0x000000200400780c */ /* 0x002fc80000704270 */ /*2440*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*2450*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*2460*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2470*/ ISETP.GT.AND P0, PT, R4, 0x40, P0 ; /* 0x000000400400780c */ /* 0x001fc80000704270 */ /*2480*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*2490*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*24a0*/ LDS.128 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x000e280000000c00 */ /*24b0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x004e4c0003f0e000 */ /*24c0*/ ISETP.GT.AND P0, PT, R4, 0x60, P0 ; /* 0x000000600400780c */ /* 0x002fc80000704270 */ /*24d0*/ FSEL R2, R12, R2, P0 ; /* 0x000000020c027208 */ /* 0x000fe40000000000 */ /*24e0*/ FSEL R3, R13, R3, P0 ; /* 0x000000030d037208 */ /* 0x000fcc0000000000 */ /*24f0*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e4c0003f0e000 */ /*2500*/ ISETP.GT.AND P0, PT, R4, 0x80, P0 ; /* 0x000000800400780c */ /* 0x002fc80000704270 */ /*2510*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x000fe40000000000 */ /*2520*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fcc0000000000 */ /*2530*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2540*/ ISETP.GT.AND P0, PT, R4, 0xa0, P0 ; /* 0x000000a00400780c */ /* 0x001fc80000704270 */ /*2550*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*2560*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*2570*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2580*/ ISETP.GT.AND P0, PT, R4, 0xc0, P0 ; /* 0x000000c00400780c */ /* 0x001fc80000704270 */ /*2590*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*25a0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe20000000000 */ /*25b0*/ @!P1 BRA 0x52e0 ; /* 0x00002d2000009947 */ /* 0x000fea0003800000 */ /*25c0*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*25d0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*25e0*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*25f0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*2600*/ BRA 0x52e0 ; /* 0x00002cd000007947 */ /* 0x000fea0003800000 */ /*2610*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x020fe200000e0000 */ /*2620*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x001fc60003f25270 */ /*2630*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*2640*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2650*/ ISETP.GT.OR P0, PT, R6, 0x1e, !P0 ; /* 0x0000001e0600780c */ /* 0x001fc80004704670 */ /*2660*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x000fe40000000000 */ /*2670*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fc60000000000 */ /*2680*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*2690*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*26a0*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*26b0*/ ISETP.GT.OR P0, PT, R6, 0x1d, !P0 ; /* 0x0000001d0600780c */ /* 0x001fc80004704670 */ /*26c0*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x000fe40000000000 */ /*26d0*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fc60000000000 */ /*26e0*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*26f0*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*2700*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2710*/ ISETP.GT.OR P0, PT, R6, 0x1b, !P0 ; /* 0x0000001b0600780c */ /* 0x001fc80004704670 */ /*2720*/ FSEL R12, R8, R2, P0 ; /* 0x00000002080c7208 */ /* 0x000fe40000000000 */ /*2730*/ FSEL R13, R9, R3, P0 ; /* 0x00000003090d7208 */ /* 0x000fc60000000000 */ /*2740*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*2750*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*2760*/ DSETP.GEU.AND P0, PT, R12, R2, PT ; /* 0x000000020c00722a */ /* 0x001e0c0003f0e000 */ /*2770*/ ISETP.GT.OR P0, PT, R6, 0x17, !P0 ; /* 0x000000170600780c */ /* 0x001fc80004704670 */ /*2780*/ FSEL R10, R12, R2, P0 ; /* 0x000000020c0a7208 */ /* 0x000fe40000000000 */ /*2790*/ FSEL R11, R13, R3, P0 ; /* 0x000000030d0b7208 */ /* 0x000fc60000000000 */ /*27a0*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*27b0*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*27c0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*27d0*/ ISETP.GT.OR P0, PT, R6, 0xf, !P0 ; /* 0x0000000f0600780c */ /* 0x001fc80004704670 */ /*27e0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*27f0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*2800*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*2810*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*2820*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2830*/ @P0 BRA 0x52e0 ; /* 0x00002aa000000947 */ /* 0x000fea0003800000 */ /*2840*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*2850*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*2860*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*2870*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*2880*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*2890*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*28a0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*28b0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*28c0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*28d0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*28e0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*28f0*/ FSEL R4, R2, R8, !P0 ; /* 0x0000000802047208 */ /* 0x001fe40004000000 */ /*2900*/ FSEL R5, R3, R9, !P0 ; /* 0x0000000903057208 */ /* 0x000fe40004000000 */ /*2910*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*2920*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*2930*/ FSEL R4, R4, R10, !P0 ; /* 0x0000000a04047208 */ /* 0x002fe40004000000 */ /*2940*/ FSEL R5, R5, R11, !P0 ; /* 0x0000000b05057208 */ /* 0x000fcc0004000000 */ /*2950*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*2960*/ FSEL R4, R4, R12, !P0 ; /* 0x0000000c04047208 */ /* 0x002fe40004000000 */ /*2970*/ FSEL R5, R5, R13, !P0 ; /* 0x0000000d05057208 */ /* 0x000fcc0004000000 */ /*2980*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*2990*/ FSEL R4, R4, R14, !P0 ; /* 0x0000000e04047208 */ /* 0x002fe40004000000 */ /*29a0*/ FSEL R5, R5, R15, !P0 ; /* 0x0000000f05057208 */ /* 0x000fcc0004000000 */ /*29b0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*29c0*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*29d0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*29e0*/ BRA 0x52e0 ; /* 0x000028f000007947 */ /* 0x000fea0003800000 */ /*29f0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff047624 */ /* 0x000fca00078e00ff */ /*2a00*/ ISETP.GE.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fda0003f06270 */ /*2a10*/ @!P0 BRA 0x3ea0 ; /* 0x0000148000008947 */ /* 0x000fea0003800000 */ /*2a20*/ IMAD.SHL.U32 R6, R0, 0x4, RZ ; /* 0x0000000400067824 */ /* 0x001fe400078e00ff */ /*2a30*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fc800078e00ff */ /*2a40*/ IMAD.WIDE.U32 R6, R6, R7, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fca00078e0007 */ /*2a50*/ LDG.E.128.CONSTANT R12, [R6.64] ; /* 0x00000004060c7981 */ /* 0x000ea8000c1e9d00 */ /*2a60*/ LDG.E.128.CONSTANT R16, [R6.64+0x10] ; /* 0x0000100406107981 */ /* 0x000ee8000c1e9d00 */ /*2a70*/ LDG.E.128.CONSTANT R20, [R6.64+0x2000] ; /* 0x0020000406147981 */ /* 0x000f28000c1e9d00 */ /*2a80*/ LDG.E.128.CONSTANT R8, [R6.64+0x2010] ; /* 0x0020100406087981 */ /* 0x000f62000c1e9d00 */ /*2a90*/ ISETP.GE.AND P1, PT, R4, 0x1000, PT ; /* 0x000010000400780c */ /* 0x000fe20003f26270 */ /*2aa0*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fe200078e00ff */ /*2ab0*/ DSETP.GEU.AND P0, PT, R12, R14, PT ; /* 0x0000000e0c00722a */ /* 0x004e0c0003f0e000 */ /*2ac0*/ FSEL R2, R12, R14, !P0 ; /* 0x0000000e0c027208 */ /* 0x001fe40004000000 */ /*2ad0*/ FSEL R3, R13, R15, !P0 ; /* 0x0000000f0d037208 */ /* 0x000fcc0004000000 */ /*2ae0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x008e0c0003f0e000 */ /*2af0*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*2b00*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*2b10*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*2b20*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*2b30*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*2b40*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x010e0c0003f0e000 */ /*2b50*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*2b60*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*2b70*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*2b80*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*2b90*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fcc0004000000 */ /*2ba0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x020e0c0003f0e000 */ /*2bb0*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*2bc0*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*2bd0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2be0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*2bf0*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fe20004000000 */ /*2c00*/ @!P1 BRA 0x2e60 ; /* 0x0000025000009947 */ /* 0x000fea0003800000 */ /*2c10*/ IADD3 R25, R4, -0x800, RZ ; /* 0xfffff80004197810 */ /* 0x000fe20007ffe0ff */ /*2c20*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fc800078e00ff */ /*2c30*/ IMAD.WIDE R4, R0, 0x8, R6 ; /* 0x0000000800047825 */ /* 0x000fca00078e0206 */ /*2c40*/ LDG.E.128.CONSTANT R20, [R4.64] ; /* 0x0000000404147981 */ /* 0x0000a8000c1e9d00 */ /*2c50*/ LDG.E.128.CONSTANT R12, [R4.64+0x10] ; /* 0x00001004040c7981 */ /* 0x0000e8000c1e9d00 */ /*2c60*/ LDG.E.128.CONSTANT R8, [R4.64+0x2000] ; /* 0x0020000404087981 */ /* 0x000128000c1e9d00 */ /*2c70*/ LDG.E.128.CONSTANT R16, [R4.64+0x2010] ; /* 0x0020100404107981 */ /* 0x000164000c1e9d00 */ /*2c80*/ IADD3 R4, -R0, c[0x0][0x170], RZ ; /* 0x00005c0000047a10 */ /* 0x001fc80007ffe1ff */ /*2c90*/ ISETP.GE.AND P1, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fe20003f26270 */ /*2ca0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x004e0c0003f0e000 */ /*2cb0*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*2cc0*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*2cd0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*2ce0*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*2cf0*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fcc0004000000 */ /*2d00*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x008e0c0003f0e000 */ /*2d10*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*2d20*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*2d30*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*2d40*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*2d50*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*2d60*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x010e0c0003f0e000 */ /*2d70*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*2d80*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*2d90*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2da0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*2db0*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*2dc0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x020e0c0003f0e000 */ /*2dd0*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*2de0*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*2df0*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*2e00*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*2e10*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fe20004000000 */ /*2e20*/ @!P1 BRA 0x3a50 ; /* 0x00000c2000009947 */ /* 0x000fea0003800000 */ /*2e30*/ IADD3 R0, R0, 0x800, RZ ; /* 0x0000080000007810 */ /* 0x000fc80007ffe0ff */ /*2e40*/ ISETP.GT.AND P0, PT, R0, R25, PT ; /* 0x000000190000720c */ /* 0x000fda0003f04270 */ /*2e50*/ @!P0 BRA 0x2c30 ; /* 0xfffffdd000008947 */ /* 0x000fea000383ffff */ /*2e60*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fda0003f06270 */ /*2e70*/ @P0 BRA 0x3a50 ; /* 0x00000bd000000947 */ /* 0x000fea0003800000 */ /*2e80*/ S2R R45, SR_TID.X ; /* 0x00000000002d7919 */ /* 0x000e220000002100 */ /*2e90*/ IADD3 R44, -R0, c[0x0][0x170], RZ ; /* 0x00005c00002c7a10 */ /* 0x000fe20007ffe1ff */ /*2ea0*/ BSSY B1, 0x3a50 ; /* 0x00000ba000017945 */ /* 0x000fe60003800000 */ /*2eb0*/ ISETP.GE.AND P0, PT, R45, R44, PT ; /* 0x0000002c2d00720c */ /* 0x001fda0003f06270 */ /*2ec0*/ @P0 BRA 0x3a40 ; /* 0x00000b7000000947 */ /* 0x000fea0003800000 */ /*2ed0*/ LOP3.LUT R5, RZ, R45, RZ, 0x33, !PT ; /* 0x0000002dff057212 */ /* 0x000fe200078e33ff */ /*2ee0*/ BSSY B2, 0x3060 ; /* 0x0000017000027945 */ /* 0x000fe60003800000 */ /*2ef0*/ IADD3 R5, -R0, c[0x0][0x170], R5 ; /* 0x00005c0000057a10 */ /* 0x000fc80007ffe105 */ /*2f00*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*2f10*/ ISETP.GE.U32.AND P2, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f46070 */ /*2f20*/ LOP3.LUT P0, R6, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304067812 */ /* 0x000fda000780c0ff */ /*2f30*/ @!P0 BRA 0x3050 ; /* 0x0000011000008947 */ /* 0x000fea0003800000 */ /*2f40*/ IMAD.IADD R4, R45, 0x1, R0 ; /* 0x000000012d047824 */ /* 0x000fe400078e0200 */ /*2f50*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*2f60*/ IMAD.WIDE R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fc800078e0205 */ /*2f70*/ IMAD.MOV.U32 R7, RZ, RZ, R4 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0004 */ /*2f80*/ IMAD.MOV.U32 R8, RZ, RZ, R5 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0005 */ /*2f90*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0007 */ /*2fa0*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0008 */ /*2fb0*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e9b00 */ /*2fc0*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*2fd0*/ IADD3 R7, P3, R7, 0x800, RZ ; /* 0x0000080007077810 */ /* 0x000fe40007f7e0ff */ /*2fe0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*2ff0*/ IADD3 R45, R45, 0x100, RZ ; /* 0x000001002d2d7810 */ /* 0x000fe20007ffe0ff */ /*3000*/ IMAD.X R8, RZ, RZ, R8, P3 ; /* 0x000000ffff087224 */ /* 0x000fe200018e0608 */ /*3010*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*3020*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*3030*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*3040*/ @P1 BRA 0x2f90 ; /* 0xffffff4000001947 */ /* 0x000fea000383ffff */ /*3050*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3060*/ @!P2 BRA 0x3a40 ; /* 0x000009d00000a947 */ /* 0x000fea0003800000 */ /*3070*/ IMAD.IADD R6, R44, 0x1, -R45 ; /* 0x000000012c067824 */ /* 0x000fe200078e0a2d */ /*3080*/ BSSY B2, 0x3630 ; /* 0x000005a000027945 */ /* 0x000fe20003800000 */ /*3090*/ IMAD.IADD R0, R45, 0x1, R0 ; /* 0x000000012d007824 */ /* 0x000fe200078e0200 */ /*30a0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0f070 */ /*30b0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x8 ; /* 0x00000008ff097424 */ /* 0x000fe200078e00ff */ /*30c0*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe40003f24270 */ /*30d0*/ IADD3 R16, R0.reuse, 0x300, RZ ; /* 0x0000030000107810 */ /* 0x040fe20007ffe0ff */ /*30e0*/ IMAD.WIDE R4, R0.reuse, R9, c[0x0][0x160] ; /* 0x0000580000047625 */ /* 0x040fe200078e0209 */ /*30f0*/ IADD3 R12, R0, 0x200, RZ ; /* 0x00000200000c7810 */ /* 0x000fc40007ffe0ff */ /*3100*/ IADD3 R8, R0, 0x100, RZ ; /* 0x0000010000087810 */ /* 0x000fe20007ffe0ff */ /*3110*/ IMAD.WIDE R16, R16, R9, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fc800078e0209 */ /*3120*/ IMAD.WIDE R12, R12, R9, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc800078e0209 */ /*3130*/ IMAD.WIDE R8, R8, R9, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0209 */ /*3140*/ @!P1 BRA 0x3620 ; /* 0x000004d000009947 */ /* 0x000fea0003800000 */ /*3150*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*3160*/ IADD3 R0, R44, -0xc00, RZ ; /* 0xfffff4002c007810 */ /* 0x000fe40007ffe0ff */ /*3170*/ LDG.E.64.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x0000a8000c1e9b00 */ /*3180*/ LDG.E.64.CONSTANT R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x0002e8000c1e9b00 */ /*3190*/ LDG.E.64.CONSTANT R14, [R12.64] ; /* 0x000000040c0e7981 */ /* 0x000968000c1e9b00 */ /*31a0*/ LDG.E.64.CONSTANT R18, [R16.64] ; /* 0x0000000410127981 */ /* 0x0000e8000c1e9b00 */ /*31b0*/ LDG.E.64.CONSTANT R20, [R4.64+0x2000] ; /* 0x0020000404147981 */ /* 0x000168000c1e9b00 */ /*31c0*/ LDG.E.64.CONSTANT R22, [R8.64+0x2000] ; /* 0x0020000408167981 */ /* 0x000368000c1e9b00 */ /*31d0*/ LDG.E.64.CONSTANT R24, [R12.64+0x2000] ; /* 0x002000040c187981 */ /* 0x000968000c1e9b00 */ /*31e0*/ LDG.E.64.CONSTANT R26, [R16.64+0x2000] ; /* 0x00200004101a7981 */ /* 0x000168000c1e9b00 */ /*31f0*/ LDG.E.64.CONSTANT R28, [R4.64+0x4000] ; /* 0x00400004041c7981 */ /* 0x000168000c1e9b00 */ /*3200*/ LDG.E.64.CONSTANT R30, [R8.64+0x4000] ; /* 0x00400004081e7981 */ /* 0x000368000c1e9b00 */ /*3210*/ LDG.E.64.CONSTANT R32, [R12.64+0x4000] ; /* 0x004000040c207981 */ /* 0x000968000c1e9b00 */ /*3220*/ LDG.E.64.CONSTANT R34, [R16.64+0x4000] ; /* 0x0040000410227981 */ /* 0x000168000c1e9b00 */ /*3230*/ LDG.E.64.CONSTANT R36, [R4.64+0x6000] ; /* 0x0060000404247981 */ /* 0x000168000c1e9b00 */ /*3240*/ LDG.E.64.CONSTANT R38, [R8.64+0x6000] ; /* 0x0060000408267981 */ /* 0x000368000c1e9b00 */ /*3250*/ LDG.E.64.CONSTANT R40, [R12.64+0x6000] ; /* 0x006000040c287981 */ /* 0x000968000c1e9b00 */ /*3260*/ LDG.E.64.CONSTANT R42, [R16.64+0x6000] ; /* 0x00600004102a7981 */ /* 0x000162000c1e9b00 */ /*3270*/ IADD3 R45, R45, 0x1000, RZ ; /* 0x000010002d2d7810 */ /* 0x000fc40007ffe0ff */ /*3280*/ IADD3 R8, P5, R8, 0x8000, RZ ; /* 0x0000800008087810 */ /* 0x002fe40007fbe0ff */ /*3290*/ ISETP.GE.AND P2, PT, R45, R0, PT ; /* 0x000000002d00720c */ /* 0x000fe40003f46270 */ /*32a0*/ IADD3 R12, P4, R12, 0x8000, RZ ; /* 0x000080000c0c7810 */ /* 0x010fe20007f9e0ff */ /*32b0*/ IMAD.X R9, RZ, RZ, R9, P5 ; /* 0x000000ffff097224 */ /* 0x000fe200028e0609 */ /*32c0*/ IADD3 R4, P6, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fe40007fde0ff */ /*32d0*/ IADD3 R16, P3, R16, 0x8000, RZ ; /* 0x0000800010107810 */ /* 0x000fe20007f7e0ff */ /*32e0*/ IMAD.X R13, RZ, RZ, R13, P4 ; /* 0x000000ffff0d7224 */ /* 0x000fe400020e060d */ /*32f0*/ IMAD.X R5, RZ, RZ, R5, P6 ; /* 0x000000ffff057224 */ /* 0x000fc400030e0605 */ /*3300*/ IMAD.X R17, RZ, RZ, R17, P3 ; /* 0x000000ffff117224 */ /* 0x000fe200018e0611 */ /*3310*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x004e0c0003f2e000 */ /*3320*/ FSEL R2, R2, R6, !P1 ; /* 0x0000000602027208 */ /* 0x001fe40004800000 */ /*3330*/ FSEL R3, R3, R7, !P1 ; /* 0x0000000703037208 */ /* 0x000fcc0004800000 */ /*3340*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f2e000 */ /*3350*/ FSEL R2, R2, R10, !P1 ; /* 0x0000000a02027208 */ /* 0x001fe40004800000 */ /*3360*/ FSEL R3, R3, R11, !P1 ; /* 0x0000000b03037208 */ /* 0x000fcc0004800000 */ /*3370*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f2e000 */ /*3380*/ FSEL R2, R2, R14, !P1 ; /* 0x0000000e02027208 */ /* 0x001fe40004800000 */ /*3390*/ FSEL R3, R3, R15, !P1 ; /* 0x0000000f03037208 */ /* 0x000fcc0004800000 */ /*33a0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*33b0*/ FSEL R2, R2, R18, !P1 ; /* 0x0000001202027208 */ /* 0x001fe40004800000 */ /*33c0*/ FSEL R3, R3, R19, !P1 ; /* 0x0000001303037208 */ /* 0x000fcc0004800000 */ /*33d0*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*33e0*/ FSEL R2, R2, R20, !P1 ; /* 0x0000001402027208 */ /* 0x001fe40004800000 */ /*33f0*/ FSEL R3, R3, R21, !P1 ; /* 0x0000001503037208 */ /* 0x000fcc0004800000 */ /*3400*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*3410*/ FSEL R2, R2, R22, !P1 ; /* 0x0000001602027208 */ /* 0x001fe40004800000 */ /*3420*/ FSEL R3, R3, R23, !P1 ; /* 0x0000001703037208 */ /* 0x000fcc0004800000 */ /*3430*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*3440*/ FSEL R2, R2, R24, !P1 ; /* 0x0000001802027208 */ /* 0x001fe40004800000 */ /*3450*/ FSEL R3, R3, R25, !P1 ; /* 0x0000001903037208 */ /* 0x000fcc0004800000 */ /*3460*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*3470*/ FSEL R2, R2, R26, !P1 ; /* 0x0000001a02027208 */ /* 0x001fe40004800000 */ /*3480*/ FSEL R3, R3, R27, !P1 ; /* 0x0000001b03037208 */ /* 0x000fcc0004800000 */ /*3490*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*34a0*/ FSEL R2, R2, R28, !P1 ; /* 0x0000001c02027208 */ /* 0x001fe40004800000 */ /*34b0*/ FSEL R3, R3, R29, !P1 ; /* 0x0000001d03037208 */ /* 0x000fcc0004800000 */ /*34c0*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*34d0*/ FSEL R2, R2, R30, !P1 ; /* 0x0000001e02027208 */ /* 0x001fe40004800000 */ /*34e0*/ FSEL R3, R3, R31, !P1 ; /* 0x0000001f03037208 */ /* 0x000fcc0004800000 */ /*34f0*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*3500*/ FSEL R2, R2, R32, !P1 ; /* 0x0000002002027208 */ /* 0x001fe40004800000 */ /*3510*/ FSEL R3, R3, R33, !P1 ; /* 0x0000002103037208 */ /* 0x000fcc0004800000 */ /*3520*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x000e0c0003f2e000 */ /*3530*/ FSEL R2, R2, R34, !P1 ; /* 0x0000002202027208 */ /* 0x001fe40004800000 */ /*3540*/ FSEL R3, R3, R35, !P1 ; /* 0x0000002303037208 */ /* 0x000fcc0004800000 */ /*3550*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x000e0c0003f2e000 */ /*3560*/ FSEL R2, R2, R36, !P1 ; /* 0x0000002402027208 */ /* 0x001fe40004800000 */ /*3570*/ FSEL R3, R3, R37, !P1 ; /* 0x0000002503037208 */ /* 0x000fcc0004800000 */ /*3580*/ DSETP.GEU.AND P1, PT, R2, R38, PT ; /* 0x000000260200722a */ /* 0x000e0c0003f2e000 */ /*3590*/ FSEL R2, R2, R38, !P1 ; /* 0x0000002602027208 */ /* 0x001fe40004800000 */ /*35a0*/ FSEL R3, R3, R39, !P1 ; /* 0x0000002703037208 */ /* 0x000fcc0004800000 */ /*35b0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x000e0c0003f2e000 */ /*35c0*/ FSEL R2, R2, R40, !P1 ; /* 0x0000002802027208 */ /* 0x001fe40004800000 */ /*35d0*/ FSEL R3, R3, R41, !P1 ; /* 0x0000002903037208 */ /* 0x000fcc0004800000 */ /*35e0*/ DSETP.GEU.AND P1, PT, R2, R42, PT ; /* 0x0000002a0200722a */ /* 0x000e0c0003f2e000 */ /*35f0*/ FSEL R2, R2, R42, !P1 ; /* 0x0000002a02027208 */ /* 0x001fe40004800000 */ /*3600*/ FSEL R3, R3, R43, !P1 ; /* 0x0000002b03037208 */ /* 0x000fe20004800000 */ /*3610*/ @!P2 BRA 0x3170 ; /* 0xfffffb500000a947 */ /* 0x000fea000383ffff */ /*3620*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3630*/ IMAD.IADD R0, R44, 0x1, -R45 ; /* 0x000000012c007824 */ /* 0x000fe200078e0a2d */ /*3640*/ BSSY B2, 0x3920 ; /* 0x000002d000027945 */ /* 0x000fe80003800000 */ /*3650*/ ISETP.GT.AND P1, PT, R0, 0x400, PT ; /* 0x000004000000780c */ /* 0x000fda0003f24270 */ /*3660*/ @!P1 BRA 0x3910 ; /* 0x000002a000009947 */ /* 0x000fea0003800000 */ /*3670*/ LDG.E.64.CONSTANT R26, [R4.64] ; /* 0x00000004041a7981 */ /* 0x0000a8000c1e9b00 */ /*3680*/ LDG.E.64.CONSTANT R24, [R8.64] ; /* 0x0000000408187981 */ /* 0x0002e8000c1e9b00 */ /*3690*/ LDG.E.64.CONSTANT R22, [R12.64] ; /* 0x000000040c167981 */ /* 0x000968000c1e9b00 */ /*36a0*/ LDG.E.64.CONSTANT R20, [R16.64] ; /* 0x0000000410147981 */ /* 0x0000e8000c1e9b00 */ /*36b0*/ LDG.E.64.CONSTANT R18, [R4.64+0x2000] ; /* 0x0020000404127981 */ /* 0x000168000c1e9b00 */ /*36c0*/ LDG.E.64.CONSTANT R14, [R8.64+0x2000] ; /* 0x00200004080e7981 */ /* 0x000368000c1e9b00 */ /*36d0*/ LDG.E.64.CONSTANT R6, [R12.64+0x2000] ; /* 0x002000040c067981 */ /* 0x000968000c1e9b00 */ /*36e0*/ LDG.E.64.CONSTANT R10, [R16.64+0x2000] ; /* 0x00200004100a7981 */ /* 0x000962000c1e9b00 */ /*36f0*/ IADD3 R4, P5, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fc40007fbe0ff */ /*3700*/ IADD3 R8, P4, R8, 0x4000, RZ ; /* 0x0000400008087810 */ /* 0x002fe40007f9e0ff */ /*3710*/ IADD3 R45, R45, 0x800, RZ ; /* 0x000008002d2d7810 */ /* 0x000fe20007ffe0ff */ /*3720*/ IMAD.X R5, RZ, RZ, R5, P5 ; /* 0x000000ffff057224 */ /* 0x000fe200028e0605 */ /*3730*/ IADD3 R12, P3, R12, 0x4000, RZ ; /* 0x000040000c0c7810 */ /* 0x010fe20007f7e0ff */ /*3740*/ IMAD.X R9, RZ, RZ, R9, P4 ; /* 0x000000ffff097224 */ /* 0x000fe200020e0609 */ /*3750*/ IADD3 R16, P2, R16, 0x4000, RZ ; /* 0x0000400010107810 */ /* 0x000fc60007f5e0ff */ /*3760*/ IMAD.X R13, RZ, RZ, R13, P3 ; /* 0x000000ffff0d7224 */ /* 0x000fe400018e060d */ /*3770*/ IMAD.X R17, RZ, RZ, R17, P2 ; /* 0x000000ffff117224 */ /* 0x000fe200010e0611 */ /*3780*/ DSETP.GEU.AND P0, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x004e0c0003f0e000 */ /*3790*/ FSEL R2, R2, R26, !P0 ; /* 0x0000001a02027208 */ /* 0x001fe40004000000 */ /*37a0*/ FSEL R3, R3, R27, !P0 ; /* 0x0000001b03037208 */ /* 0x000fcc0004000000 */ /*37b0*/ DSETP.GEU.AND P0, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x008e0c0003f0e000 */ /*37c0*/ FSEL R2, R2, R24, !P0 ; /* 0x0000001802027208 */ /* 0x001fe40004000000 */ /*37d0*/ FSEL R3, R3, R25, !P0 ; /* 0x0000001903037208 */ /* 0x000fcc0004000000 */ /*37e0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x020e0c0003f0e000 */ /*37f0*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*3800*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fcc0004000000 */ /*3810*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*3820*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*3830*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*3840*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*3850*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*3860*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*3870*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*3880*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*3890*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*38a0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*38b0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*38c0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fe40004000000 */ /*38d0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*38e0*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*38f0*/ FSEL R2, R2, R10, !P1 ; /* 0x0000000a02027208 */ /* 0x001fe40004800000 */ /*3900*/ FSEL R3, R3, R11, !P1 ; /* 0x0000000b03037208 */ /* 0x000fe40004800000 */ /*3910*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3920*/ ISETP.LT.OR P0, PT, R45, R44, P0 ; /* 0x0000002c2d00720c */ /* 0x000fda0000701670 */ /*3930*/ @!P0 BRA 0x3a40 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*3940*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea8000c1e9b00 */ /*3950*/ LDG.E.64.CONSTANT R6, [R8.64] ; /* 0x0000000408067981 */ /* 0x0000e8000c1e9b00 */ /*3960*/ LDG.E.64.CONSTANT R10, [R16.64] ; /* 0x00000004100a7981 */ /* 0x000f28000c1e9b00 */ /*3970*/ LDG.E.64.CONSTANT R8, [R12.64] ; /* 0x000000040c087981 */ /* 0x001f62000c1e9b00 */ /*3980*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*3990*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*39a0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*39b0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x008e0c0003f0e000 */ /*39c0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*39d0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*39e0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x020e0c0003f0e000 */ /*39f0*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*3a00*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*3a10*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*3a20*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*3a30*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fe40004000000 */ /*3a40*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3a50*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x000fe800000e0000 */ /*3a60*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*3a70*/ S2R R0, SR_LANEID ; /* 0x0000000000007919 */ /* 0x000e620000000000 */ /*3a80*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e220003f0e000 */ /*3a90*/ ISETP.NE.AND P1, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x002fca0003f25270 */ /*3aa0*/ ISETP.GT.OR P0, PT, R0, 0x1e, !P0 ; /* 0x0000001e0000780c */ /* 0x001fc80004704670 */ /*3ab0*/ FSEL R6, R2, R4, P0 ; /* 0x0000000402067208 */ /* 0x000fe40000000000 */ /*3ac0*/ FSEL R7, R3, R5, P0 ; /* 0x0000000503077208 */ /* 0x000fc60000000000 */ /*3ad0*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe800000e0000 */ /*3ae0*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2400000e0000 */ /*3af0*/ DSETP.GEU.AND P0, PT, R6, R4, PT ; /* 0x000000040600722a */ /* 0x001e0c0003f0e000 */ /*3b00*/ ISETP.GT.OR P0, PT, R0, 0x1d, !P0 ; /* 0x0000001d0000780c */ /* 0x001fc80004704670 */ /*3b10*/ FSEL R4, R6, R4, P0 ; /* 0x0000000406047208 */ /* 0x000fe40000000000 */ /*3b20*/ FSEL R5, R7, R5, P0 ; /* 0x0000000507057208 */ /* 0x000fc60000000000 */ /*3b30*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*3b40*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*3b50*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*3b60*/ ISETP.GT.OR P0, PT, R0, 0x1b, !P0 ; /* 0x0000001b0000780c */ /* 0x001fc80004704670 */ /*3b70*/ FSEL R8, R4, R2, P0 ; /* 0x0000000204087208 */ /* 0x000fe40000000000 */ /*3b80*/ FSEL R9, R5, R3, P0 ; /* 0x0000000305097208 */ /* 0x000fe20000000000 */ /*3b90*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000e280000002100 */ /*3ba0*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe800000e0000 */ /*3bb0*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e6200000e0000 */ /*3bc0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x1f, R4 ; /* 0x0000001fff059819 */ /* 0x001fc80000011404 */ /*3bd0*/ @!P1 LEA.HI R5, R5, R4, RZ, 0x5 ; /* 0x0000000405059211 */ /* 0x000fe200078f28ff */ /*3be0*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x002e060003f0e000 */ /*3bf0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff059819 */ /* 0x000fc60000011405 */ /*3c00*/ ISETP.GT.OR P0, PT, R0, 0x17, !P0 ; /* 0x000000170000780c */ /* 0x001fe40004704670 */ /*3c10*/ @!P1 IMAD.SHL.U32 R5, R5, 0x8, RZ ; /* 0x0000000805059824 */ /* 0x000fe400078e00ff */ /*3c20*/ FSEL R6, R8, R2, P0 ; /* 0x0000000208067208 */ /* 0x000fe40000000000 */ /*3c30*/ FSEL R7, R9, R3, P0 ; /* 0x0000000309077208 */ /* 0x000fc60000000000 */ /*3c40*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*3c50*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*3c60*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x001e0c0003f0e000 */ /*3c70*/ ISETP.GT.OR P0, PT, R0, 0xf, !P0 ; /* 0x0000000f0000780c */ /* 0x001fe20004704670 */ /*3c80*/ IMAD.MOV.U32 R0, RZ, RZ, R4 ; /* 0x000000ffff007224 */ /* 0x000fc600078e0004 */ /*3c90*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x000fe40000000000 */ /*3ca0*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe40000000000 */ /*3cb0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fc60003f05270 */ /*3cc0*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*3cd0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*3ce0*/ @P0 BRA 0x52e0 ; /* 0x000015f000000947 */ /* 0x000fea0003800000 */ /*3cf0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*3d00*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*3d10*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*3d20*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*3d30*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*3d40*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*3d50*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*3d60*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*3d70*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*3d80*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*3d90*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*3da0*/ FSEL R4, R2, R8, !P0 ; /* 0x0000000802047208 */ /* 0x001fe40004000000 */ /*3db0*/ FSEL R5, R3, R9, !P0 ; /* 0x0000000903057208 */ /* 0x000fe40004000000 */ /*3dc0*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*3dd0*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*3de0*/ FSEL R4, R4, R10, !P0 ; /* 0x0000000a04047208 */ /* 0x002fe40004000000 */ /*3df0*/ FSEL R5, R5, R11, !P0 ; /* 0x0000000b05057208 */ /* 0x000fcc0004000000 */ /*3e00*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*3e10*/ FSEL R4, R4, R12, !P0 ; /* 0x0000000c04047208 */ /* 0x002fe40004000000 */ /*3e20*/ FSEL R5, R5, R13, !P0 ; /* 0x0000000d05057208 */ /* 0x000fcc0004000000 */ /*3e30*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*3e40*/ FSEL R4, R4, R14, !P0 ; /* 0x0000000e04047208 */ /* 0x002fe40004000000 */ /*3e50*/ FSEL R5, R5, R15, !P0 ; /* 0x0000000f05057208 */ /* 0x000fcc0004000000 */ /*3e60*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*3e70*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*3e80*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*3e90*/ BRA 0x52e0 ; /* 0x0000144000007947 */ /* 0x000fea0003800000 */ /*3ea0*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*3eb0*/ BSSY B1, 0x3f40 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*3ec0*/ IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0000 */ /*3ed0*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fd4000001ff00 */ /*3ee0*/ @P0 BRA 0x3f30 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*3ef0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x000fc800078e00ff */ /*3f00*/ IMAD.WIDE R2, R0, R3, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fcc00078e0203 */ /*3f10*/ LDG.E.64.CONSTANT R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e9b00 */ /*3f20*/ IADD3 R5, R0, 0x100, RZ ; /* 0x0000010000057810 */ /* 0x000fc60007ffe0ff */ /*3f30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3f40*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*3f50*/ BSSY B1, 0x49b0 ; /* 0x00000a5000017945 */ /* 0x000fd80003800000 */ /*3f60*/ @P0 BRA 0x49a0 ; /* 0x00000a3000000947 */ /* 0x000fea0003800000 */ /*3f70*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*3f80*/ BSSY B2, 0x40f0 ; /* 0x0000016000027945 */ /* 0x000fe60003800000 */ /*3f90*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*3fa0*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*3fb0*/ ISETP.GE.U32.AND P2, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f46070 */ /*3fc0*/ LOP3.LUT P0, R8, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306087812 */ /* 0x000fda000780c0ff */ /*3fd0*/ @!P0 BRA 0x40e0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*3fe0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*3ff0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fc800078e0206 */ /*4000*/ IMAD.MOV.U32 R9, RZ, RZ, R6 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0006 */ /*4010*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*4020*/ IMAD.MOV.U32 R6, RZ, RZ, R9 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0009 */ /*4030*/ IMAD.MOV.U32 R7, RZ, RZ, R10 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e000a */ /*4040*/ LDG.E.64.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e9b00 */ /*4050*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*4060*/ IADD3 R9, P3, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fe40007f7e0ff */ /*4070*/ ISETP.NE.AND P1, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f25270 */ /*4080*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe20007ffe0ff */ /*4090*/ IMAD.X R10, RZ, RZ, R10, P3 ; /* 0x000000ffff0a7224 */ /* 0x000fe200018e060a */ /*40a0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f0e000 */ /*40b0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*40c0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fe20004000000 */ /*40d0*/ @P1 BRA 0x4020 ; /* 0xffffff4000001947 */ /* 0x000fea000383ffff */ /*40e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*40f0*/ @!P2 BRA 0x49a0 ; /* 0x000008a00000a947 */ /* 0x000fea0003800000 */ /*4100*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x000fe20007ffe1ff */ /*4110*/ BSSY B2, 0x45f0 ; /* 0x000004d000027945 */ /* 0x000fe20003800000 */ /*4120*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*4130*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe20003f24270 */ /*4140*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*4150*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fd000078e0206 */ /*4160*/ @!P1 BRA 0x45e0 ; /* 0x0000047000009947 */ /* 0x000fea0003800000 */ /*4170*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*4180*/ IADD3 R38, R4, -0xc00, RZ ; /* 0xfffff40004267810 */ /* 0x000fe40007ffe0ff */ /*4190*/ LDG.E.64.CONSTANT R40, [R6.64] ; /* 0x0000000406287981 */ /* 0x0000a8000c1e9b00 */ /*41a0*/ LDG.E.64.CONSTANT R36, [R6.64+0x800] ; /* 0x0008000406247981 */ /* 0x0000e8000c1e9b00 */ /*41b0*/ LDG.E.64.CONSTANT R34, [R6.64+0x1000] ; /* 0x0010000406227981 */ /* 0x000128000c1e9b00 */ /*41c0*/ LDG.E.64.CONSTANT R32, [R6.64+0x1800] ; /* 0x0018000406207981 */ /* 0x0000e8000c1e9b00 */ /*41d0*/ LDG.E.64.CONSTANT R30, [R6.64+0x2000] ; /* 0x00200004061e7981 */ /* 0x000128000c1e9b00 */ /*41e0*/ LDG.E.64.CONSTANT R28, [R6.64+0x2800] ; /* 0x00280004061c7981 */ /* 0x000128000c1e9b00 */ /*41f0*/ LDG.E.64.CONSTANT R26, [R6.64+0x3000] ; /* 0x00300004061a7981 */ /* 0x000128000c1e9b00 */ /*4200*/ LDG.E.64.CONSTANT R24, [R6.64+0x3800] ; /* 0x0038000406187981 */ /* 0x000128000c1e9b00 */ /*4210*/ LDG.E.64.CONSTANT R22, [R6.64+0x4000] ; /* 0x0040000406167981 */ /* 0x000128000c1e9b00 */ /*4220*/ LDG.E.64.CONSTANT R20, [R6.64+0x4800] ; /* 0x0048000406147981 */ /* 0x000128000c1e9b00 */ /*4230*/ LDG.E.64.CONSTANT R18, [R6.64+0x5000] ; /* 0x0050000406127981 */ /* 0x000128000c1e9b00 */ /*4240*/ LDG.E.64.CONSTANT R16, [R6.64+0x5800] ; /* 0x0058000406107981 */ /* 0x000128000c1e9b00 */ /*4250*/ LDG.E.64.CONSTANT R14, [R6.64+0x6000] ; /* 0x00600004060e7981 */ /* 0x000128000c1e9b00 */ /*4260*/ LDG.E.64.CONSTANT R12, [R6.64+0x6800] ; /* 0x00680004060c7981 */ /* 0x000128000c1e9b00 */ /*4270*/ LDG.E.64.CONSTANT R8, [R6.64+0x7000] ; /* 0x0070000406087981 */ /* 0x000128000c1e9b00 */ /*4280*/ LDG.E.64.CONSTANT R10, [R6.64+0x7800] ; /* 0x00780004060a7981 */ /* 0x000122000c1e9b00 */ /*4290*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*42a0*/ ISETP.GE.AND P2, PT, R5, R38, PT ; /* 0x000000260500720c */ /* 0x000fe40003f46270 */ /*42b0*/ IADD3 R6, P3, R6, 0x8000, RZ ; /* 0x0000800006067810 */ /* 0x001fca0007f7e0ff */ /*42c0*/ IMAD.X R7, RZ, RZ, R7, P3 ; /* 0x000000ffff077224 */ /* 0x000fe200018e0607 */ /*42d0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x024e0c0003f2e000 */ /*42e0*/ FSEL R2, R2, R40, !P1 ; /* 0x0000002802027208 */ /* 0x001fe40004800000 */ /*42f0*/ FSEL R3, R3, R41, !P1 ; /* 0x0000002903037208 */ /* 0x000fcc0004800000 */ /*4300*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x008e0c0003f2e000 */ /*4310*/ FSEL R2, R2, R36, !P1 ; /* 0x0000002402027208 */ /* 0x001fe40004800000 */ /*4320*/ FSEL R3, R3, R37, !P1 ; /* 0x0000002503037208 */ /* 0x000fcc0004800000 */ /*4330*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x010e0c0003f2e000 */ /*4340*/ FSEL R2, R2, R34, !P1 ; /* 0x0000002202027208 */ /* 0x001fe40004800000 */ /*4350*/ FSEL R3, R3, R35, !P1 ; /* 0x0000002303037208 */ /* 0x000fcc0004800000 */ /*4360*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*4370*/ FSEL R2, R2, R32, !P1 ; /* 0x0000002002027208 */ /* 0x001fe40004800000 */ /*4380*/ FSEL R3, R3, R33, !P1 ; /* 0x0000002103037208 */ /* 0x000fcc0004800000 */ /*4390*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*43a0*/ FSEL R2, R2, R30, !P1 ; /* 0x0000001e02027208 */ /* 0x001fe40004800000 */ /*43b0*/ FSEL R3, R3, R31, !P1 ; /* 0x0000001f03037208 */ /* 0x000fcc0004800000 */ /*43c0*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*43d0*/ FSEL R2, R2, R28, !P1 ; /* 0x0000001c02027208 */ /* 0x001fe40004800000 */ /*43e0*/ FSEL R3, R3, R29, !P1 ; /* 0x0000001d03037208 */ /* 0x000fcc0004800000 */ /*43f0*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*4400*/ FSEL R2, R2, R26, !P1 ; /* 0x0000001a02027208 */ /* 0x001fe40004800000 */ /*4410*/ FSEL R3, R3, R27, !P1 ; /* 0x0000001b03037208 */ /* 0x000fcc0004800000 */ /*4420*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*4430*/ FSEL R2, R2, R24, !P1 ; /* 0x0000001802027208 */ /* 0x001fe40004800000 */ /*4440*/ FSEL R3, R3, R25, !P1 ; /* 0x0000001903037208 */ /* 0x000fcc0004800000 */ /*4450*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*4460*/ FSEL R2, R2, R22, !P1 ; /* 0x0000001602027208 */ /* 0x001fe40004800000 */ /*4470*/ FSEL R3, R3, R23, !P1 ; /* 0x0000001703037208 */ /* 0x000fcc0004800000 */ /*4480*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*4490*/ FSEL R2, R2, R20, !P1 ; /* 0x0000001402027208 */ /* 0x001fe40004800000 */ /*44a0*/ FSEL R3, R3, R21, !P1 ; /* 0x0000001503037208 */ /* 0x000fcc0004800000 */ /*44b0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*44c0*/ FSEL R2, R2, R18, !P1 ; /* 0x0000001202027208 */ /* 0x001fe40004800000 */ /*44d0*/ FSEL R3, R3, R19, !P1 ; /* 0x0000001303037208 */ /* 0x000fcc0004800000 */ /*44e0*/ DSETP.GEU.AND P1, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f2e000 */ /*44f0*/ FSEL R2, R2, R16, !P1 ; /* 0x0000001002027208 */ /* 0x001fe40004800000 */ /*4500*/ FSEL R3, R3, R17, !P1 ; /* 0x0000001103037208 */ /* 0x000fcc0004800000 */ /*4510*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f2e000 */ /*4520*/ FSEL R2, R2, R14, !P1 ; /* 0x0000000e02027208 */ /* 0x001fe40004800000 */ /*4530*/ FSEL R3, R3, R15, !P1 ; /* 0x0000000f03037208 */ /* 0x000fcc0004800000 */ /*4540*/ DSETP.GEU.AND P1, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f2e000 */ /*4550*/ FSEL R2, R2, R12, !P1 ; /* 0x0000000c02027208 */ /* 0x001fe40004800000 */ /*4560*/ FSEL R3, R3, R13, !P1 ; /* 0x0000000d03037208 */ /* 0x000fcc0004800000 */ /*4570*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*4580*/ FSEL R2, R2, R8, !P1 ; /* 0x0000000802027208 */ /* 0x001fe40004800000 */ /*4590*/ FSEL R3, R3, R9, !P1 ; /* 0x0000000903037208 */ /* 0x000fcc0004800000 */ /*45a0*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*45b0*/ FSEL R2, R2, R10, !P1 ; /* 0x0000000a02027208 */ /* 0x001fe40004800000 */ /*45c0*/ FSEL R3, R3, R11, !P1 ; /* 0x0000000b03037208 */ /* 0x000fe20004800000 */ /*45d0*/ @!P2 BRA 0x4190 ; /* 0xfffffbb00000a947 */ /* 0x000fea000383ffff */ /*45e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*45f0*/ IADD3 R8, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x000fe20007ffe1ff */ /*4600*/ BSSY B2, 0x4880 ; /* 0x0000027000027945 */ /* 0x000fe60003800000 */ /*4610*/ ISETP.GT.AND P1, PT, R8, 0x400, PT ; /* 0x000004000800780c */ /* 0x000fda0003f24270 */ /*4620*/ @!P1 BRA 0x4870 ; /* 0x0000024000009947 */ /* 0x000fea0003800000 */ /*4630*/ LDG.E.64.CONSTANT R10, [R6.64] ; /* 0x00000004060a7981 */ /* 0x0000a8000c1e9b00 */ /*4640*/ LDG.E.64.CONSTANT R12, [R6.64+0x800] ; /* 0x00080004060c7981 */ /* 0x0000e8000c1e9b00 */ /*4650*/ LDG.E.64.CONSTANT R14, [R6.64+0x1000] ; /* 0x00100004060e7981 */ /* 0x000128000c1e9b00 */ /*4660*/ LDG.E.64.CONSTANT R16, [R6.64+0x1800] ; /* 0x0018000406107981 */ /* 0x0000e8000c1e9b00 */ /*4670*/ LDG.E.64.CONSTANT R18, [R6.64+0x2000] ; /* 0x0020000406127981 */ /* 0x000128000c1e9b00 */ /*4680*/ LDG.E.64.CONSTANT R20, [R6.64+0x2800] ; /* 0x0028000406147981 */ /* 0x000128000c1e9b00 */ /*4690*/ LDG.E.64.CONSTANT R22, [R6.64+0x3000] ; /* 0x0030000406167981 */ /* 0x000128000c1e9b00 */ /*46a0*/ LDG.E.64.CONSTANT R8, [R6.64+0x3800] ; /* 0x0038000406087981 */ /* 0x000122000c1e9b00 */ /*46b0*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fc40007ffe0ff */ /*46c0*/ IADD3 R6, P2, R6, 0x4000, RZ ; /* 0x0000400006067810 */ /* 0x001fca0007f5e0ff */ /*46d0*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fe200010e0607 */ /*46e0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x024e0c0003f0e000 */ /*46f0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*4700*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*4710*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x008e0c0003f0e000 */ /*4720*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*4730*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*4740*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x010e0c0003f0e000 */ /*4750*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*4760*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*4770*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*4780*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*4790*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*47a0*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*47b0*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*47c0*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*47d0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*47e0*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*47f0*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*4800*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*4810*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*4820*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fe40004000000 */ /*4830*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*4840*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*4850*/ FSEL R2, R2, R8, !P1 ; /* 0x0000000802027208 */ /* 0x001fe40004800000 */ /*4860*/ FSEL R3, R3, R9, !P1 ; /* 0x0000000903037208 */ /* 0x000fe40004800000 */ /*4870*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*4880*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*4890*/ @!P0 BRA 0x49a0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*48a0*/ LDG.E.64.CONSTANT R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x000ea8000c1e9b00 */ /*48b0*/ LDG.E.64.CONSTANT R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x000ee8000c1e9b00 */ /*48c0*/ LDG.E.64.CONSTANT R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000f28000c1e9b00 */ /*48d0*/ LDG.E.64.CONSTANT R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000ee2000c1e9b00 */ /*48e0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x024e0c0003f0e000 */ /*48f0*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*4900*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*4910*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*4920*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*4930*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*4940*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*4950*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*4960*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*4970*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*4980*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*4990*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fe40004000000 */ /*49a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*49b0*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x000e220000000000 */ /*49c0*/ ISETP.GT.AND P0, PT, R4, 0xff, PT ; /* 0x000000ff0400780c */ /* 0x000fe40003f04270 */ /*49d0*/ SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff057819 */ /* 0x000fc80000011400 */ /*49e0*/ LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005057211 */ /* 0x000fc800078f28ff */ /*49f0*/ SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff057819 */ /* 0x000fc60000011405 */ /*4a00*/ @P0 BRA 0x4f10 ; /* 0x0000050000000947 */ /* 0x000fea0003800000 */ /*4a10*/ IMAD.SHL.U32 R7, R5, 0x20, RZ ; /* 0x0000002005077824 */ /* 0x000fe200078e00ff */ /*4a20*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*4a30*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*4a40*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*4a50*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*4a60*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fe40003f04270 */ /*4a70*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*4a80*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fca0000000000 */ /*4a90*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x020fe800000e0007 */ /*4aa0*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*4ab0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*4ac0*/ ISETP.LT.AND P0, PT, R6, R7, P0 ; /* 0x000000070600720c */ /* 0x001fc80000701270 */ /*4ad0*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*4ae0*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*4af0*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe800000e0007 */ /*4b00*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*4b10*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*4b20*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*4b30*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fe40007ffe0ff */ /*4b40*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x000fe40000000000 */ /*4b50*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fc60000000000 */ /*4b60*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe800000e0007 */ /*4b70*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*4b80*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*4b90*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*4ba0*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fe40007ffe0ff */ /*4bb0*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*4bc0*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*4bd0*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe800000e0007 */ /*4be0*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*4bf0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*4c00*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*4c10*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fe40007ffe0ff */ /*4c20*/ FSEL R8, R10, R2, P0 ; /* 0x000000020a087208 */ /* 0x000fe40000000000 */ /*4c30*/ FSEL R9, R11, R3, P0 ; /* 0x000000030b097208 */ /* 0x000fc60000000000 */ /*4c40*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*4c50*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*4c60*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*4c70*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fc80004704670 */ /*4c80*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*4c90*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*4ca0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*4cb0*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*4cc0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*4cd0*/ @P0 BRA 0x52e0 ; /* 0x0000060000000947 */ /* 0x000fea0003800000 */ /*4ce0*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*4cf0*/ ISETP.GE.AND P1, PT, R4, 0xe1, PT ; /* 0x000000e10400780c */ /* 0x000fe20003f26270 */ /*4d00*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc400078e00ff */ /*4d10*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*4d20*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e4c0003f0e000 */ /*4d30*/ ISETP.GT.AND P0, PT, R4, 0x20, P0 ; /* 0x000000200400780c */ /* 0x002fc80000704270 */ /*4d40*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*4d50*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*4d60*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*4d70*/ ISETP.GT.AND P0, PT, R4, 0x40, P0 ; /* 0x000000400400780c */ /* 0x001fc80000704270 */ /*4d80*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*4d90*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*4da0*/ LDS.128 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x000e280000000c00 */ /*4db0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x004e4c0003f0e000 */ /*4dc0*/ ISETP.GT.AND P0, PT, R4, 0x60, P0 ; /* 0x000000600400780c */ /* 0x002fc80000704270 */ /*4dd0*/ FSEL R2, R12, R2, P0 ; /* 0x000000020c027208 */ /* 0x000fe40000000000 */ /*4de0*/ FSEL R3, R13, R3, P0 ; /* 0x000000030d037208 */ /* 0x000fcc0000000000 */ /*4df0*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e4c0003f0e000 */ /*4e00*/ ISETP.GT.AND P0, PT, R4, 0x80, P0 ; /* 0x000000800400780c */ /* 0x002fc80000704270 */ /*4e10*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x000fe40000000000 */ /*4e20*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fcc0000000000 */ /*4e30*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*4e40*/ ISETP.GT.AND P0, PT, R4, 0xa0, P0 ; /* 0x000000a00400780c */ /* 0x001fc80000704270 */ /*4e50*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*4e60*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*4e70*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*4e80*/ ISETP.GT.AND P0, PT, R4, 0xc0, P0 ; /* 0x000000c00400780c */ /* 0x001fc80000704270 */ /*4e90*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*4ea0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe20000000000 */ /*4eb0*/ @!P1 BRA 0x52e0 ; /* 0x0000042000009947 */ /* 0x000fea0003800000 */ /*4ec0*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*4ed0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*4ee0*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*4ef0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*4f00*/ BRA 0x52e0 ; /* 0x000003d000007947 */ /* 0x000fea0003800000 */ /*4f10*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x020fe200000e0000 */ /*4f20*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x001fc60003f25270 */ /*4f30*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*4f40*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*4f50*/ ISETP.GT.OR P0, PT, R6, 0x1e, !P0 ; /* 0x0000001e0600780c */ /* 0x001fc80004704670 */ /*4f60*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x000fe40000000000 */ /*4f70*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fc60000000000 */ /*4f80*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*4f90*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*4fa0*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*4fb0*/ ISETP.GT.OR P0, PT, R6, 0x1d, !P0 ; /* 0x0000001d0600780c */ /* 0x001fc80004704670 */ /*4fc0*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x000fe40000000000 */ /*4fd0*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fc60000000000 */ /*4fe0*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*4ff0*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*5000*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*5010*/ ISETP.GT.OR P0, PT, R6, 0x1b, !P0 ; /* 0x0000001b0600780c */ /* 0x001fc80004704670 */ /*5020*/ FSEL R12, R8, R2, P0 ; /* 0x00000002080c7208 */ /* 0x000fe40000000000 */ /*5030*/ FSEL R13, R9, R3, P0 ; /* 0x00000003090d7208 */ /* 0x000fc60000000000 */ /*5040*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*5050*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*5060*/ DSETP.GEU.AND P0, PT, R12, R2, PT ; /* 0x000000020c00722a */ /* 0x001e0c0003f0e000 */ /*5070*/ ISETP.GT.OR P0, PT, R6, 0x17, !P0 ; /* 0x000000170600780c */ /* 0x001fc80004704670 */ /*5080*/ FSEL R10, R12, R2, P0 ; /* 0x000000020c0a7208 */ /* 0x000fe40000000000 */ /*5090*/ FSEL R11, R13, R3, P0 ; /* 0x000000030d0b7208 */ /* 0x000fc60000000000 */ /*50a0*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*50b0*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*50c0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*50d0*/ ISETP.GT.OR P0, PT, R6, 0xf, !P0 ; /* 0x0000000f0600780c */ /* 0x001fc80004704670 */ /*50e0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*50f0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*5100*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*5110*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*5120*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*5130*/ @P0 BRA 0x52e0 ; /* 0x000001a000000947 */ /* 0x000fea0003800000 */ /*5140*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*5150*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*5160*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*5170*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*5180*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*5190*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*51a0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*51b0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*51c0*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*51d0*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*51e0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*51f0*/ FSEL R4, R2, R8, !P0 ; /* 0x0000000802047208 */ /* 0x001fe40004000000 */ /*5200*/ FSEL R5, R3, R9, !P0 ; /* 0x0000000903057208 */ /* 0x000fe40004000000 */ /*5210*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*5220*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*5230*/ FSEL R4, R4, R10, !P0 ; /* 0x0000000a04047208 */ /* 0x002fe40004000000 */ /*5240*/ FSEL R5, R5, R11, !P0 ; /* 0x0000000b05057208 */ /* 0x000fcc0004000000 */ /*5250*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*5260*/ FSEL R4, R4, R12, !P0 ; /* 0x0000000c04047208 */ /* 0x002fe40004000000 */ /*5270*/ FSEL R5, R5, R13, !P0 ; /* 0x0000000d05057208 */ /* 0x000fcc0004000000 */ /*5280*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*5290*/ FSEL R4, R4, R14, !P0 ; /* 0x0000000e04047208 */ /* 0x002fe40004000000 */ /*52a0*/ FSEL R5, R5, R15, !P0 ; /* 0x0000000f05057208 */ /* 0x000fcc0004000000 */ /*52b0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*52c0*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*52d0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe40004000000 */ /*52e0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*52f0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fda0003f05270 */ /*5300*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*5310*/ I2F.F64 R4, c[0x0][0x178] ; /* 0x00005e0000047b12 */ /* 0x001e240000201c00 */ /*5320*/ DSETP.GT.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f04000 */ /*5330*/ FSEL R5, R5, R3, P0 ; /* 0x0000000305057208 */ /* 0x001fe20000000000 */ /*5340*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fe200078e00ff */ /*5350*/ FSEL R4, R4, R2, P0 ; /* 0x0000000204047208 */ /* 0x000fe20000000000 */ /*5360*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fc600078e00ff */ /*5370*/ F2I.F64.TRUNC R5, R4 ; /* 0x0000000400057311 */ /* 0x000e24000030d100 */ /*5380*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*5390*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*53a0*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*53b0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x001fda0003f05270 */ /*53c0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*53d0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff057624 */ /* 0x000fe400078e00ff */ /*53e0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fe400078e00ff */ /*53f0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fca00078e00ff */ /*5400*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*5410*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*5420*/ BRA 0x5420; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*5430*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5440*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5450*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5460*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5470*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5480*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5490*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fe20000000a00 */ /*0030*/ BSSY B0, 0x2fe0 ; /* 0x00002fa000007945 */ /* 0x000fe40003800000 */ /*0040*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */ /* 0x000e620000002100 */ /*0050*/ IMAD.SHL.U32 R3, R0, 0x800, RZ ; /* 0x0000080000037824 */ /* 0x001fe400078e00ff */ /*0060*/ IMAD.MOV.U32 R34, RZ, RZ, R2 ; /* 0x000000ffff227224 */ /* 0x002fc600078e0002 */ /*0070*/ IADD3 R4, -R3, c[0x0][0x188], RZ ; /* 0x0000620003047a10 */ /* 0x000fc80007ffe1ff */ /*0080*/ ISETP.GE.U32.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fda0003f06070 */ /*0090*/ @!P0 BRA 0x1860 ; /* 0x000017c000008947 */ /* 0x000fea0003800000 */ /*00a0*/ IADD3 R3, P0, R3, R34, RZ ; /* 0x0000002203037210 */ /* 0x000fc80007f1e0ff */ /*00b0*/ LEA.HI.X.SX32 R6, R34, RZ, 0x1, P0 ; /* 0x000000ff22067211 */ /* 0x000fe400000f0eff */ /*00c0*/ LEA R8, P0, R3, c[0x0][0x160], 0x3 ; /* 0x0000580003087a11 */ /* 0x000fc800078018ff */ /*00d0*/ LEA.HI.X R9, R3, c[0x0][0x164], R6, 0x3, P0 ; /* 0x0000590003097a11 */ /* 0x000fca00000f1c06 */ /*00e0*/ LDG.E.64 R10, [R8.64+0x800] ; /* 0x00080006080a7981 */ /* 0x000ea8000c1e1b00 */ /*00f0*/ LDG.E.64 R12, [R8.64] ; /* 0x00000006080c7981 */ /* 0x000ea8000c1e1b00 */ /*0100*/ LDG.E.64 R14, [R8.64+0x1000] ; /* 0x00100006080e7981 */ /* 0x000ee8000c1e1b00 */ /*0110*/ LDG.E.64 R16, [R8.64+0x1800] ; /* 0x0018000608107981 */ /* 0x000f28000c1e1b00 */ /*0120*/ LDG.E.64 R18, [R8.64+0x2000] ; /* 0x0020000608127981 */ /* 0x000f68000c1e1b00 */ /*0130*/ LDG.E.64 R20, [R8.64+0x2800] ; /* 0x0028000608147981 */ /* 0x000128000c1e1b00 */ /*0140*/ LDG.E.64 R22, [R8.64+0x3000] ; /* 0x0030000608167981 */ /* 0x000128000c1e1b00 */ /*0150*/ LDG.E.64 R6, [R8.64+0x3800] ; /* 0x0038000608067981 */ /* 0x000122000c1e1b00 */ /*0160*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x18c] ; /* 0x00006300ff037624 */ /* 0x000fc800078e00ff */ /*0170*/ IMAD.SHL.U32 R3, R3, 0x800, RZ ; /* 0x0000080003037824 */ /* 0x000fca00078e00ff */ /*0180*/ ISETP.GE.U32.AND P1, PT, R4, R3, PT ; /* 0x000000030400720c */ /* 0x000fe20003f26070 */ /*0190*/ DSETP.GEU.AND P0, PT, R12, R10, PT ; /* 0x0000000a0c00722a */ /* 0x004e4c0003f0e000 */ /*01a0*/ FSEL R10, R12, R10, !P0 ; /* 0x0000000a0c0a7208 */ /* 0x002fe40004000000 */ /*01b0*/ FSEL R11, R13, R11, !P0 ; /* 0x0000000b0d0b7208 */ /* 0x000fcc0004000000 */ /*01c0*/ DSETP.GEU.AND P0, PT, R10, R14, PT ; /* 0x0000000e0a00722a */ /* 0x008e4c0003f0e000 */ /*01d0*/ FSEL R10, R10, R14, !P0 ; /* 0x0000000e0a0a7208 */ /* 0x002fe40004000000 */ /*01e0*/ FSEL R11, R11, R15, !P0 ; /* 0x0000000f0b0b7208 */ /* 0x000fcc0004000000 */ /*01f0*/ DSETP.GEU.AND P0, PT, R10, R16, PT ; /* 0x000000100a00722a */ /* 0x010e4c0003f0e000 */ /*0200*/ FSEL R10, R10, R16, !P0 ; /* 0x000000100a0a7208 */ /* 0x002fe40004000000 */ /*0210*/ FSEL R11, R11, R17, !P0 ; /* 0x000000110b0b7208 */ /* 0x000fcc0004000000 */ /*0220*/ DSETP.GEU.AND P0, PT, R10, R18, PT ; /* 0x000000120a00722a */ /* 0x020e0c0003f0e000 */ /*0230*/ FSEL R8, R10, R18, !P0 ; /* 0x000000120a087208 */ /* 0x001fe40004000000 */ /*0240*/ FSEL R9, R11, R19, !P0 ; /* 0x000000130b097208 */ /* 0x000fcc0004000000 */ /*0250*/ DSETP.GEU.AND P0, PT, R8, R20, PT ; /* 0x000000140800722a */ /* 0x000e0c0003f0e000 */ /*0260*/ FSEL R8, R8, R20, !P0 ; /* 0x0000001408087208 */ /* 0x001fe40004000000 */ /*0270*/ FSEL R9, R9, R21, !P0 ; /* 0x0000001509097208 */ /* 0x000fcc0004000000 */ /*0280*/ DSETP.GEU.AND P0, PT, R8, R22, PT ; /* 0x000000160800722a */ /* 0x000e0c0003f0e000 */ /*0290*/ FSEL R8, R8, R22, !P0 ; /* 0x0000001608087208 */ /* 0x001fe40004000000 */ /*02a0*/ FSEL R9, R9, R23, !P0 ; /* 0x0000001709097208 */ /* 0x000fcc0004000000 */ /*02b0*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x000e0c0003f0e000 */ /*02c0*/ FSEL R6, R8, R6, !P0 ; /* 0x0000000608067208 */ /* 0x001fe40004000000 */ /*02d0*/ FSEL R7, R9, R7, !P0 ; /* 0x0000000709077208 */ /* 0x000fe20004000000 */ /*02e0*/ @!P1 BRA 0x1420 ; /* 0x0000113000009947 */ /* 0x000fea0003800000 */ /*02f0*/ ULDC UR4, c[0x0][0x188] ; /* 0x0000620000047ab9 */ /* 0x000fe20000000800 */ /*0300*/ IMAD R5, R0, 0x800, R3 ; /* 0x0000080000057824 */ /* 0x000fe200078e0203 */ /*0310*/ UIADD3 UR4, UR4, -0x800, URZ ; /* 0xfffff80004047890 */ /* 0x000fe2000fffe03f */ /*0320*/ IMAD.IADD R9, R3, 0x1, R2 ; /* 0x0000000103097824 */ /* 0x000fc600078e0202 */ /*0330*/ IADD3 R8, R5.reuse, 0x300, RZ ; /* 0x0000030005087810 */ /* 0x040fe20007ffe0ff */ /*0340*/ IMAD R4, R0, 0x800, R9 ; /* 0x0000080000047824 */ /* 0x000fe200078e0209 */ /*0350*/ ISETP.GT.U32.AND P0, PT, R5, UR4, PT ; /* 0x0000000405007c0c */ /* 0x000fe2000bf04070 */ /*0360*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fd800078e0005 */ /*0370*/ @P0 BRA 0x650 ; /* 0x000002d000000947 */ /* 0x000fea0003800000 */ /*0380*/ IADD3 R9, P0, R2, R5, RZ ; /* 0x0000000502097210 */ /* 0x000fc80007f1e0ff */ /*0390*/ LEA.HI.X.SX32 R10, R2, RZ, 0x1, P0 ; /* 0x000000ff020a7211 */ /* 0x000fe400000f0eff */ /*03a0*/ LEA R20, P0, R9, c[0x0][0x160], 0x3 ; /* 0x0000580009147a11 */ /* 0x000fc800078018ff */ /*03b0*/ LEA.HI.X R21, R9, c[0x0][0x164], R10, 0x3, P0 ; /* 0x0000590009157a11 */ /* 0x000fca00000f1c0a */ /*03c0*/ LDG.E.64 R22, [R20.64] ; /* 0x0000000614167981 */ /* 0x000ea8000c1e1b00 */ /*03d0*/ LDG.E.64 R24, [R20.64+0x800] ; /* 0x0008000614187981 */ /* 0x000ee8000c1e1b00 */ /*03e0*/ LDG.E.64 R26, [R20.64+0x1000] ; /* 0x00100006141a7981 */ /* 0x000f28000c1e1b00 */ /*03f0*/ LDG.E.64 R16, [R20.64+0x1800] ; /* 0x0018000614107981 */ /* 0x000f68000c1e1b00 */ /*0400*/ LDG.E.64 R14, [R20.64+0x2000] ; /* 0x00200006140e7981 */ /* 0x000f28000c1e1b00 */ /*0410*/ LDG.E.64 R12, [R20.64+0x2800] ; /* 0x00280006140c7981 */ /* 0x000f28000c1e1b00 */ /*0420*/ LDG.E.64 R10, [R20.64+0x3000] ; /* 0x00300006140a7981 */ /* 0x000f28000c1e1b00 */ /*0430*/ LDG.E.64 R18, [R20.64+0x3800] ; /* 0x0038000614127981 */ /* 0x000f22000c1e1b00 */ /*0440*/ DSETP.GEU.AND P0, PT, R6, R22, PT ; /* 0x000000160600722a */ /* 0x004e0c0003f0e000 */ /*0450*/ FSEL R6, R6, R22, !P0 ; /* 0x0000001606067208 */ /* 0x001fe40004000000 */ /*0460*/ FSEL R7, R7, R23, !P0 ; /* 0x0000001707077208 */ /* 0x000fcc0004000000 */ /*0470*/ DSETP.GEU.AND P0, PT, R6, R24, PT ; /* 0x000000180600722a */ /* 0x008e0c0003f0e000 */ /*0480*/ FSEL R6, R6, R24, !P0 ; /* 0x0000001806067208 */ /* 0x001fe40004000000 */ /*0490*/ FSEL R7, R7, R25, !P0 ; /* 0x0000001907077208 */ /* 0x000fcc0004000000 */ /*04a0*/ DSETP.GEU.AND P0, PT, R6, R26, PT ; /* 0x0000001a0600722a */ /* 0x010e0c0003f0e000 */ /*04b0*/ FSEL R6, R6, R26, !P0 ; /* 0x0000001a06067208 */ /* 0x001fe40004000000 */ /*04c0*/ FSEL R7, R7, R27, !P0 ; /* 0x0000001b07077208 */ /* 0x000fcc0004000000 */ /*04d0*/ DSETP.GEU.AND P0, PT, R6, R16, PT ; /* 0x000000100600722a */ /* 0x020e0c0003f0e000 */ /*04e0*/ FSEL R6, R6, R16, !P0 ; /* 0x0000001006067208 */ /* 0x001fe40004000000 */ /*04f0*/ FSEL R7, R7, R17, !P0 ; /* 0x0000001107077208 */ /* 0x000fcc0004000000 */ /*0500*/ DSETP.GEU.AND P0, PT, R6, R14, PT ; /* 0x0000000e0600722a */ /* 0x000e0c0003f0e000 */ /*0510*/ FSEL R6, R6, R14, !P0 ; /* 0x0000000e06067208 */ /* 0x001fe40004000000 */ /*0520*/ FSEL R7, R7, R15, !P0 ; /* 0x0000000f07077208 */ /* 0x000fcc0004000000 */ /*0530*/ DSETP.GEU.AND P0, PT, R6, R12, PT ; /* 0x0000000c0600722a */ /* 0x000e0c0003f0e000 */ /*0540*/ FSEL R6, R6, R12, !P0 ; /* 0x0000000c06067208 */ /* 0x001fe40004000000 */ /*0550*/ FSEL R7, R7, R13, !P0 ; /* 0x0000000d07077208 */ /* 0x000fcc0004000000 */ /*0560*/ DSETP.GEU.AND P0, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x000e0c0003f0e000 */ /*0570*/ FSEL R6, R6, R10, !P0 ; /* 0x0000000a06067208 */ /* 0x001fe40004000000 */ /*0580*/ IADD3 R10, -R5, c[0x0][0x188], RZ ; /* 0x00006200050a7a10 */ /* 0x000fe40007ffe1ff */ /*0590*/ FSEL R7, R7, R11, !P0 ; /* 0x0000000b07077208 */ /* 0x000fe40004000000 */ /*05a0*/ ISETP.GE.U32.AND P1, PT, R10, R3, PT ; /* 0x000000030a00720c */ /* 0x000fc80003f26070 */ /*05b0*/ DSETP.GEU.AND P0, PT, R6, R18, PT ; /* 0x000000120600722a */ /* 0x000e0c0003f0e000 */ /*05c0*/ FSEL R6, R6, R18, !P0 ; /* 0x0000001206067208 */ /* 0x001fe40004000000 */ /*05d0*/ FSEL R7, R7, R19, !P0 ; /* 0x0000001307077208 */ /* 0x000fe20004000000 */ /*05e0*/ @!P1 BRA 0x1420 ; /* 0x00000e3000009947 */ /* 0x000fea0003800000 */ /*05f0*/ IMAD.IADD R5, R3.reuse, 0x1, R5 ; /* 0x0000000103057824 */ /* 0x040fe400078e0205 */ /*0600*/ IMAD.IADD R8, R3.reuse, 0x1, R8 ; /* 0x0000000103087824 */ /* 0x040fe400078e0208 */ /*0610*/ IMAD.IADD R0, R3, 0x1, R0 ; /* 0x0000000103007824 */ /* 0x000fe200078e0200 */ /*0620*/ ISETP.GT.U32.AND P0, PT, R5, UR4, PT ; /* 0x0000000405007c0c */ /* 0x000fe2000bf04070 */ /*0630*/ IMAD.IADD R4, R3, 0x1, R4 ; /* 0x0000000103047824 */ /* 0x000fd800078e0204 */ /*0640*/ @!P0 BRA 0x380 ; /* 0xfffffd3000008947 */ /* 0x000fea000383ffff */ /*0650*/ ISETP.GE.U32.AND P0, PT, R5, c[0x0][0x188], PT ; /* 0x0000620005007a0c */ /* 0x000fda0003f06070 */ /*0660*/ @P0 BRA 0x1420 ; /* 0x00000db000000947 */ /* 0x000fea0003800000 */ /*0670*/ S2R R9, SR_TID.X ; /* 0x0000000000097919 */ /* 0x000e220000002100 */ /*0680*/ IADD3 R2, -R5, c[0x0][0x188], RZ ; /* 0x0000620005027a10 */ /* 0x000fe20007ffe1ff */ /*0690*/ BSSY B1, 0x1420 ; /* 0x00000d8000017945 */ /* 0x000fe60003800000 */ /*06a0*/ ISETP.GE.AND P0, PT, R9, R2, PT ; /* 0x000000020900720c */ /* 0x001fda0003f06270 */ /*06b0*/ @P0 BRA 0x1410 ; /* 0x00000d5000000947 */ /* 0x000fea0003800000 */ /*06c0*/ LOP3.LUT R10, RZ, R9, RZ, 0x33, !PT ; /* 0x00000009ff0a7212 */ /* 0x000fe200078e33ff */ /*06d0*/ BSSY B2, 0x810 ; /* 0x0000013000027945 */ /* 0x000fe60003800000 */ /*06e0*/ IADD3 R10, -R5, c[0x0][0x188], R10 ; /* 0x00006200050a7a10 */ /* 0x000fe20007ffe10a */ /*06f0*/ IMAD.MOV.U32 R5, RZ, RZ, R9 ; /* 0x000000ffff057224 */ /* 0x000fc600078e0009 */ /*0700*/ LEA.HI R3, R10.reuse, 0x1, RZ, 0x18 ; /* 0x000000010a037811 */ /* 0x040fe400078fc0ff */ /*0710*/ ISETP.GE.U32.AND P0, PT, R10, 0x300, PT ; /* 0x000003000a00780c */ /* 0x000fe40003f06070 */ /*0720*/ LOP3.LUT P1, R3, R3, 0x3, RZ, 0xc0, !PT ; /* 0x0000000303037812 */ /* 0x000fda000782c0ff */ /*0730*/ @!P1 BRA 0x800 ; /* 0x000000c000009947 */ /* 0x000fea0003800000 */ /*0740*/ IMAD.MOV.U32 R5, RZ, RZ, R9 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0009 */ /*0750*/ IMAD.MOV.U32 R11, RZ, RZ, 0x8 ; /* 0x00000008ff0b7424 */ /* 0x000fc800078e00ff */ /*0760*/ IMAD.WIDE.U32 R10, R4, R11, c[0x0][0x160] ; /* 0x00005800040a7625 */ /* 0x000fcc00078e000b */ /*0770*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000ea2000c1e1b00 */ /*0780*/ IADD3 R3, R3, -0x1, RZ ; /* 0xffffffff03037810 */ /* 0x000fe40007ffe0ff */ /*0790*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe40007ffe0ff */ /*07a0*/ ISETP.NE.AND P2, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fe40003f45270 */ /*07b0*/ IADD3 R4, R4, 0x100, RZ ; /* 0x0000010004047810 */ /* 0x000fe20007ffe0ff */ /*07c0*/ DSETP.GEU.AND P1, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x004e0c0003f2e000 */ /*07d0*/ FSEL R6, R6, R10, !P1 ; /* 0x0000000a06067208 */ /* 0x001fe40004800000 */ /*07e0*/ FSEL R7, R7, R11, !P1 ; /* 0x0000000b07077208 */ /* 0x000fe40004800000 */ /*07f0*/ @P2 BRA 0x750 ; /* 0xffffff5000002947 */ /* 0x000fea000383ffff */ /*0800*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0810*/ @!P0 BRA 0x1410 ; /* 0x00000bf000008947 */ /* 0x000fea0003800000 */ /*0820*/ IMAD.IADD R3, R2, 0x1, -R5 ; /* 0x0000000102037824 */ /* 0x000fe200078e0a05 */ /*0830*/ BSSY B2, 0xf00 ; /* 0x000006c000027945 */ /* 0x000fe20003800000 */ /*0840*/ IMAD.IADD R4, R5, 0x1, R8 ; /* 0x0000000105047824 */ /* 0x000fe200078e0208 */ /*0850*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0860*/ ISETP.GT.AND P1, PT, R3, 0xc00, PT ; /* 0x00000c000300780c */ /* 0x000fe20003f24270 */ /*0870*/ IMAD.IADD R3, R5, 0x1, R0 ; /* 0x0000000105037824 */ /* 0x000fd800078e0200 */ /*0880*/ @!P1 BRA 0xef0 ; /* 0x0000066000009947 */ /* 0x000fea0003800000 */ /*0890*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*08a0*/ IADD3 R0, R2, -0xc00, RZ ; /* 0xfffff40002007810 */ /* 0x000fe40007ffe0ff */ /*08b0*/ IMAD.MOV.U32 R32, RZ, RZ, 0x8 ; /* 0x00000008ff207424 */ /* 0x000fc800078e00ff */ /*08c0*/ IMAD.WIDE.U32 R10, R3, R32, c[0x0][0x160] ; /* 0x00005800030a7625 */ /* 0x000fe200078e0020 */ /*08d0*/ IADD3 R9, R4, -0x200, RZ ; /* 0xfffffe0004097810 */ /* 0x000fca0007ffe0ff */ /*08e0*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000ea2000c1e1b00 */ /*08f0*/ IMAD.WIDE.U32 R8, R9, R32, c[0x0][0x160] ; /* 0x0000580009087625 */ /* 0x000fe200078e0020 */ /*0900*/ IADD3 R31, R4, -0x100, RZ ; /* 0xffffff00041f7810 */ /* 0x000fca0007ffe0ff */ /*0910*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000ee2000c1e1b00 */ /*0920*/ IMAD.WIDE.U32 R30, R31, R32, c[0x0][0x160] ; /* 0x000058001f1e7625 */ /* 0x000fcc00078e0020 */ /*0930*/ LDG.E.64 R30, [R30.64] ; /* 0x000000061e1e7981 */ /* 0x000f22000c1e1b00 */ /*0940*/ IMAD.WIDE.U32 R28, R4, R32, c[0x0][0x160] ; /* 0x00005800041c7625 */ /* 0x000fe200078e0020 */ /*0950*/ IADD3 R27, R3, 0x400, RZ ; /* 0x00000400031b7810 */ /* 0x000fca0007ffe0ff */ /*0960*/ LDG.E.64 R28, [R28.64] ; /* 0x000000061c1c7981 */ /* 0x000f62000c1e1b00 */ /*0970*/ IMAD.WIDE.U32 R26, R27, R32, c[0x0][0x160] ; /* 0x000058001b1a7625 */ /* 0x000fe200078e0020 */ /*0980*/ IADD3 R25, R4, 0x200, RZ ; /* 0x0000020004197810 */ /* 0x000fca0007ffe0ff */ /*0990*/ LDG.E.64 R26, [R26.64] ; /* 0x000000061a1a7981 */ /* 0x000f22000c1e1b00 */ /*09a0*/ IMAD.WIDE.U32 R24, R25, R32, c[0x0][0x160] ; /* 0x0000580019187625 */ /* 0x000fe200078e0020 */ /*09b0*/ IADD3 R23, R4, 0x300, RZ ; /* 0x0000030004177810 */ /* 0x000fca0007ffe0ff */ /*09c0*/ LDG.E.64 R24, [R24.64] ; /* 0x0000000618187981 */ /* 0x000f62000c1e1b00 */ /*09d0*/ IMAD.WIDE.U32 R22, R23, R32, c[0x0][0x160] ; /* 0x0000580017167625 */ /* 0x000fe200078e0020 */ /*09e0*/ IADD3 R21, R4, 0x400, RZ ; /* 0x0000040004157810 */ /* 0x000fca0007ffe0ff */ /*09f0*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000616167981 */ /* 0x000f62000c1e1b00 */ /*0a00*/ IMAD.WIDE.U32 R20, R21, R32, c[0x0][0x160] ; /* 0x0000580015147625 */ /* 0x000fe200078e0020 */ /*0a10*/ IADD3 R19, R3, 0x800, RZ ; /* 0x0000080003137810 */ /* 0x000fca0007ffe0ff */ /*0a20*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000614147981 */ /* 0x000f62000c1e1b00 */ /*0a30*/ IMAD.WIDE.U32 R18, R19, R32, c[0x0][0x160] ; /* 0x0000580013127625 */ /* 0x000fe200078e0020 */ /*0a40*/ IADD3 R17, R4, 0x600, RZ ; /* 0x0000060004117810 */ /* 0x000fca0007ffe0ff */ /*0a50*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000612127981 */ /* 0x000f62000c1e1b00 */ /*0a60*/ IMAD.WIDE.U32 R16, R17, R32, c[0x0][0x160] ; /* 0x0000580011107625 */ /* 0x000fe200078e0020 */ /*0a70*/ IADD3 R15, R4, 0x700, RZ ; /* 0x00000700040f7810 */ /* 0x000fca0007ffe0ff */ /*0a80*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000610107981 */ /* 0x000f62000c1e1b00 */ /*0a90*/ IMAD.WIDE.U32 R14, R15, R32, c[0x0][0x160] ; /* 0x000058000f0e7625 */ /* 0x000fe200078e0020 */ /*0aa0*/ IADD3 R13, R4, 0x800, RZ ; /* 0x00000800040d7810 */ /* 0x000fca0007ffe0ff */ /*0ab0*/ LDG.E.64 R14, [R14.64] ; /* 0x000000060e0e7981 */ /* 0x000f62000c1e1b00 */ /*0ac0*/ IMAD.WIDE.U32 R12, R13, R32, c[0x0][0x160] ; /* 0x000058000d0c7625 */ /* 0x000fcc00078e0020 */ /*0ad0*/ LDG.E.64 R12, [R12.64] ; /* 0x000000060c0c7981 */ /* 0x000f62000c1e1b00 */ /*0ae0*/ IADD3 R33, R4, 0xc00, RZ ; /* 0x00000c0004217810 */ /* 0x000fe20007ffe0ff */ /*0af0*/ DSETP.GEU.AND P1, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x004e0c0003f2e000 */ /*0b00*/ FSEL R6, R6, R10, !P1 ; /* 0x0000000a06067208 */ /* 0x001fe40004800000 */ /*0b10*/ FSEL R7, R7, R11, !P1 ; /* 0x0000000b07077208 */ /* 0x000fe40004800000 */ /*0b20*/ IADD3 R11, R3, 0xc00, RZ ; /* 0x00000c00030b7810 */ /* 0x000fc80007ffe0ff */ /*0b30*/ DSETP.GEU.AND P1, PT, R6, R8, PT ; /* 0x000000080600722a */ /* 0x008e220003f2e000 */ /*0b40*/ IMAD.WIDE.U32 R10, R11, R32, c[0x0][0x160] ; /* 0x000058000b0a7625 */ /* 0x000fca00078e0020 */ /*0b50*/ FSEL R6, R6, R8, !P1 ; /* 0x0000000806067208 */ /* 0x001fe20004800000 */ /*0b60*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000ea2000c1e1b00 */ /*0b70*/ FSEL R7, R7, R9, !P1 ; /* 0x0000000907077208 */ /* 0x000fe40004800000 */ /*0b80*/ IADD3 R9, R4, 0xa00, RZ ; /* 0x00000a0004097810 */ /* 0x000fc80007ffe0ff */ /*0b90*/ DSETP.GEU.AND P1, PT, R6, R30, PT ; /* 0x0000001e0600722a */ /* 0x010e220003f2e000 */ /*0ba0*/ IMAD.WIDE.U32 R8, R9, R32, c[0x0][0x160] ; /* 0x0000580009087625 */ /* 0x000fca00078e0020 */ /*0bb0*/ FSEL R31, R7, R31, !P1 ; /* 0x0000001f071f7208 */ /* 0x001fe20004800000 */ /*0bc0*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000ee2000c1e1b00 */ /*0bd0*/ IADD3 R7, R4, 0xb00, RZ ; /* 0x00000b0004077810 */ /* 0x000fe40007ffe0ff */ /*0be0*/ FSEL R30, R6, R30, !P1 ; /* 0x0000001e061e7208 */ /* 0x000fc60004800000 */ /*0bf0*/ IMAD.WIDE.U32 R6, R7, R32, c[0x0][0x160] ; /* 0x0000580007067625 */ /* 0x000fcc00078e0020 */ /*0c00*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000f22000c1e1b00 */ /*0c10*/ IMAD.WIDE.U32 R32, R33, R32, c[0x0][0x160] ; /* 0x0000580021207625 */ /* 0x000fcc00078e0020 */ /*0c20*/ LDG.E.64 R32, [R32.64] ; /* 0x0000000620207981 */ /* 0x000f22000c1e1b00 */ /*0c30*/ DSETP.GEU.AND P1, PT, R30, R28, PT ; /* 0x0000001c1e00722a */ /* 0x020e0c0003f2e000 */ /*0c40*/ FSEL R28, R30, R28, !P1 ; /* 0x0000001c1e1c7208 */ /* 0x001fe40004800000 */ /*0c50*/ FSEL R29, R31, R29, !P1 ; /* 0x0000001d1f1d7208 */ /* 0x000fcc0004800000 */ /*0c60*/ DSETP.GEU.AND P1, PT, R28, R26, PT ; /* 0x0000001a1c00722a */ /* 0x000e0c0003f2e000 */ /*0c70*/ FSEL R26, R28, R26, !P1 ; /* 0x0000001a1c1a7208 */ /* 0x001fe40004800000 */ /*0c80*/ FSEL R27, R29, R27, !P1 ; /* 0x0000001b1d1b7208 */ /* 0x000fcc0004800000 */ /*0c90*/ DSETP.GEU.AND P1, PT, R26, R24, PT ; /* 0x000000181a00722a */ /* 0x000e0c0003f2e000 */ /*0ca0*/ FSEL R24, R26, R24, !P1 ; /* 0x000000181a187208 */ /* 0x001fe40004800000 */ /*0cb0*/ FSEL R25, R27, R25, !P1 ; /* 0x000000191b197208 */ /* 0x000fcc0004800000 */ /*0cc0*/ DSETP.GEU.AND P1, PT, R24, R22, PT ; /* 0x000000161800722a */ /* 0x000e0c0003f2e000 */ /*0cd0*/ FSEL R22, R24, R22, !P1 ; /* 0x0000001618167208 */ /* 0x001fe40004800000 */ /*0ce0*/ FSEL R23, R25, R23, !P1 ; /* 0x0000001719177208 */ /* 0x000fcc0004800000 */ /*0cf0*/ DSETP.GEU.AND P1, PT, R22, R20, PT ; /* 0x000000141600722a */ /* 0x000e0c0003f2e000 */ /*0d00*/ FSEL R20, R22, R20, !P1 ; /* 0x0000001416147208 */ /* 0x001fe40004800000 */ /*0d10*/ FSEL R21, R23, R21, !P1 ; /* 0x0000001517157208 */ /* 0x000fcc0004800000 */ /*0d20*/ DSETP.GEU.AND P1, PT, R20, R18, PT ; /* 0x000000121400722a */ /* 0x000e0c0003f2e000 */ /*0d30*/ FSEL R18, R20, R18, !P1 ; /* 0x0000001214127208 */ /* 0x001fe40004800000 */ /*0d40*/ FSEL R19, R21, R19, !P1 ; /* 0x0000001315137208 */ /* 0x000fcc0004800000 */ /*0d50*/ DSETP.GEU.AND P1, PT, R18, R16, PT ; /* 0x000000101200722a */ /* 0x000e0c0003f2e000 */ /*0d60*/ FSEL R16, R18, R16, !P1 ; /* 0x0000001012107208 */ /* 0x001fe40004800000 */ /*0d70*/ FSEL R17, R19, R17, !P1 ; /* 0x0000001113117208 */ /* 0x000fcc0004800000 */ /*0d80*/ DSETP.GEU.AND P1, PT, R16, R14, PT ; /* 0x0000000e1000722a */ /* 0x000e0c0003f2e000 */ /*0d90*/ FSEL R14, R16, R14, !P1 ; /* 0x0000000e100e7208 */ /* 0x001fe40004800000 */ /*0da0*/ FSEL R15, R17, R15, !P1 ; /* 0x0000000f110f7208 */ /* 0x000fcc0004800000 */ /*0db0*/ DSETP.GEU.AND P1, PT, R14, R12, PT ; /* 0x0000000c0e00722a */ /* 0x000e0c0003f2e000 */ /*0dc0*/ FSEL R12, R14, R12, !P1 ; /* 0x0000000c0e0c7208 */ /* 0x001fe40004800000 */ /*0dd0*/ FSEL R13, R15, R13, !P1 ; /* 0x0000000d0f0d7208 */ /* 0x000fe40004800000 */ /*0de0*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*0df0*/ ISETP.GE.AND P2, PT, R5, R0, PT ; /* 0x000000000500720c */ /* 0x000fe40003f46270 */ /*0e00*/ IADD3 R4, R4, 0x1000, RZ ; /* 0x0000100004047810 */ /* 0x000fe40007ffe0ff */ /*0e10*/ IADD3 R3, R3, 0x1000, RZ ; /* 0x0000100003037810 */ /* 0x000fe20007ffe0ff */ /*0e20*/ DSETP.GEU.AND P1, PT, R12, R10, PT ; /* 0x0000000a0c00722a */ /* 0x004e0c0003f2e000 */ /*0e30*/ FSEL R10, R12, R10, !P1 ; /* 0x0000000a0c0a7208 */ /* 0x001fe40004800000 */ /*0e40*/ FSEL R11, R13, R11, !P1 ; /* 0x0000000b0d0b7208 */ /* 0x000fcc0004800000 */ /*0e50*/ DSETP.GEU.AND P1, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x008e0c0003f2e000 */ /*0e60*/ FSEL R8, R10, R8, !P1 ; /* 0x000000080a087208 */ /* 0x001fe40004800000 */ /*0e70*/ FSEL R9, R11, R9, !P1 ; /* 0x000000090b097208 */ /* 0x000fcc0004800000 */ /*0e80*/ DSETP.GEU.AND P1, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x010e0c0003f2e000 */ /*0e90*/ FSEL R6, R8, R6, !P1 ; /* 0x0000000608067208 */ /* 0x001fe40004800000 */ /*0ea0*/ FSEL R7, R9, R7, !P1 ; /* 0x0000000709077208 */ /* 0x000fcc0004800000 */ /*0eb0*/ DSETP.GEU.AND P1, PT, R6, R32, PT ; /* 0x000000200600722a */ /* 0x000e0c0003f2e000 */ /*0ec0*/ FSEL R6, R6, R32, !P1 ; /* 0x0000002006067208 */ /* 0x001fe40004800000 */ /*0ed0*/ FSEL R7, R7, R33, !P1 ; /* 0x0000002107077208 */ /* 0x000fe20004800000 */ /*0ee0*/ @!P2 BRA 0x8b0 ; /* 0xfffff9c00000a947 */ /* 0x000fea000383ffff */ /*0ef0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0f00*/ IMAD.IADD R0, R2, 0x1, -R5 ; /* 0x0000000102007824 */ /* 0x000fe200078e0a05 */ /*0f10*/ BSSY B2, 0x1280 ; /* 0x0000036000027945 */ /* 0x000fe80003800000 */ /*0f20*/ ISETP.GT.AND P1, PT, R0, 0x400, PT ; /* 0x000004000000780c */ /* 0x000fda0003f24270 */ /*0f30*/ @!P1 BRA 0x1270 ; /* 0x0000033000009947 */ /* 0x000fea0003800000 */ /*0f40*/ IMAD.MOV.U32 R0, RZ, RZ, 0x8 ; /* 0x00000008ff007424 */ /* 0x000fc800078e00ff */ /*0f50*/ IMAD.WIDE.U32 R8, R3, R0, c[0x0][0x160] ; /* 0x0000580003087625 */ /* 0x000fe200078e0000 */ /*0f60*/ IADD3 R11, R4, -0x200, RZ ; /* 0xfffffe00040b7810 */ /* 0x000fca0007ffe0ff */ /*0f70*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000ea2000c1e1b00 */ /*0f80*/ IMAD.WIDE.U32 R10, R11, R0, c[0x0][0x160] ; /* 0x000058000b0a7625 */ /* 0x000fe200078e0000 */ /*0f90*/ IADD3 R13, R4, -0x100, RZ ; /* 0xffffff00040d7810 */ /* 0x000fca0007ffe0ff */ /*0fa0*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000ee2000c1e1b00 */ /*0fb0*/ IMAD.WIDE.U32 R12, R13, R0, c[0x0][0x160] ; /* 0x000058000d0c7625 */ /* 0x000fcc00078e0000 */ /*0fc0*/ LDG.E.64 R12, [R12.64] ; /* 0x000000060c0c7981 */ /* 0x000f22000c1e1b00 */ /*0fd0*/ IMAD.WIDE.U32 R14, R4, R0, c[0x0][0x160] ; /* 0x00005800040e7625 */ /* 0x000fe200078e0000 */ /*0fe0*/ IADD3 R17, R3, 0x400, RZ ; /* 0x0000040003117810 */ /* 0x000fca0007ffe0ff */ /*0ff0*/ LDG.E.64 R14, [R14.64] ; /* 0x000000060e0e7981 */ /* 0x000f62000c1e1b00 */ /*1000*/ IMAD.WIDE.U32 R16, R17, R0, c[0x0][0x160] ; /* 0x0000580011107625 */ /* 0x000fe200078e0000 */ /*1010*/ IADD3 R19, R4, 0x200, RZ ; /* 0x0000020004137810 */ /* 0x000fca0007ffe0ff */ /*1020*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000610107981 */ /* 0x000f22000c1e1b00 */ /*1030*/ IMAD.WIDE.U32 R18, R19, R0, c[0x0][0x160] ; /* 0x0000580013127625 */ /* 0x000fe200078e0000 */ /*1040*/ IADD3 R21, R4, 0x300, RZ ; /* 0x0000030004157810 */ /* 0x000fca0007ffe0ff */ /*1050*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000612127981 */ /* 0x000f62000c1e1b00 */ /*1060*/ IMAD.WIDE.U32 R20, R21, R0, c[0x0][0x160] ; /* 0x0000580015147625 */ /* 0x000fe200078e0000 */ /*1070*/ IADD3 R23, R4, 0x400, RZ ; /* 0x0000040004177810 */ /* 0x000fca0007ffe0ff */ /*1080*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000614147981 */ /* 0x000f62000c1e1b00 */ /*1090*/ IMAD.WIDE.U32 R22, R23, R0, c[0x0][0x160] ; /* 0x0000580017167625 */ /* 0x000fcc00078e0000 */ /*10a0*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000616167981 */ /* 0x000f62000c1e1b00 */ /*10b0*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fe40007ffe0ff */ /*10c0*/ IADD3 R4, R4, 0x800, RZ ; /* 0x0000080004047810 */ /* 0x000fe40007ffe0ff */ /*10d0*/ IADD3 R3, R3, 0x800, RZ ; /* 0x0000080003037810 */ /* 0x000fe20007ffe0ff */ /*10e0*/ DSETP.GEU.AND P0, PT, R6, R8, PT ; /* 0x000000080600722a */ /* 0x004e0c0003f0e000 */ /*10f0*/ FSEL R6, R6, R8, !P0 ; /* 0x0000000806067208 */ /* 0x001fe40004000000 */ /*1100*/ FSEL R7, R7, R9, !P0 ; /* 0x0000000907077208 */ /* 0x000fcc0004000000 */ /*1110*/ DSETP.GEU.AND P0, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x008e0c0003f0e000 */ /*1120*/ FSEL R6, R6, R10, !P0 ; /* 0x0000000a06067208 */ /* 0x001fe40004000000 */ /*1130*/ FSEL R7, R7, R11, !P0 ; /* 0x0000000b07077208 */ /* 0x000fcc0004000000 */ /*1140*/ DSETP.GEU.AND P0, PT, R6, R12, PT ; /* 0x0000000c0600722a */ /* 0x010e0c0003f0e000 */ /*1150*/ FSEL R6, R6, R12, !P0 ; /* 0x0000000c06067208 */ /* 0x001fe40004000000 */ /*1160*/ FSEL R7, R7, R13, !P0 ; /* 0x0000000d07077208 */ /* 0x000fcc0004000000 */ /*1170*/ DSETP.GEU.AND P0, PT, R6, R14, PT ; /* 0x0000000e0600722a */ /* 0x020e0c0003f0e000 */ /*1180*/ FSEL R6, R6, R14, !P0 ; /* 0x0000000e06067208 */ /* 0x001fe40004000000 */ /*1190*/ FSEL R7, R7, R15, !P0 ; /* 0x0000000f07077208 */ /* 0x000fcc0004000000 */ /*11a0*/ DSETP.GEU.AND P0, PT, R6, R16, PT ; /* 0x000000100600722a */ /* 0x000e0c0003f0e000 */ /*11b0*/ FSEL R6, R6, R16, !P0 ; /* 0x0000001006067208 */ /* 0x001fe40004000000 */ /*11c0*/ FSEL R7, R7, R17, !P0 ; /* 0x0000001107077208 */ /* 0x000fcc0004000000 */ /*11d0*/ DSETP.GEU.AND P0, PT, R6, R18, PT ; /* 0x000000120600722a */ /* 0x000e0c0003f0e000 */ /*11e0*/ FSEL R6, R6, R18, !P0 ; /* 0x0000001206067208 */ /* 0x001fe40004000000 */ /*11f0*/ FSEL R7, R7, R19, !P0 ; /* 0x0000001307077208 */ /* 0x000fcc0004000000 */ /*1200*/ DSETP.GEU.AND P0, PT, R6, R20, PT ; /* 0x000000140600722a */ /* 0x000e0c0003f0e000 */ /*1210*/ FSEL R6, R6, R20, !P0 ; /* 0x0000001406067208 */ /* 0x001fe40004000000 */ /*1220*/ FSEL R7, R7, R21, !P0 ; /* 0x0000001507077208 */ /* 0x000fe40004000000 */ /*1230*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*1240*/ DSETP.GEU.AND P1, PT, R6, R22, PT ; /* 0x000000160600722a */ /* 0x000e0c0003f2e000 */ /*1250*/ FSEL R6, R6, R22, !P1 ; /* 0x0000001606067208 */ /* 0x001fe40004800000 */ /*1260*/ FSEL R7, R7, R23, !P1 ; /* 0x0000001707077208 */ /* 0x000fe40004800000 */ /*1270*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1280*/ ISETP.LT.OR P0, PT, R5, R2, P0 ; /* 0x000000020500720c */ /* 0x000fda0000701670 */ /*1290*/ @!P0 BRA 0x1410 ; /* 0x0000017000008947 */ /* 0x000fea0003800000 */ /*12a0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*12b0*/ IMAD.WIDE.U32 R2, R3, R5, c[0x0][0x160] ; /* 0x0000580003027625 */ /* 0x000fe200078e0005 */ /*12c0*/ IADD3 R8, R4, -0x200, RZ ; /* 0xfffffe0004087810 */ /* 0x000fca0007ffe0ff */ /*12d0*/ LDG.E.64 R2, [R2.64] ; /* 0x0000000602027981 */ /* 0x000ea2000c1e1b00 */ /*12e0*/ IMAD.WIDE.U32 R8, R8, R5, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0005 */ /*12f0*/ IADD3 R10, R4, -0x100, RZ ; /* 0xffffff00040a7810 */ /* 0x000fca0007ffe0ff */ /*1300*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000ee2000c1e1b00 */ /*1310*/ IMAD.WIDE.U32 R10, R10, R5, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fcc00078e0005 */ /*1320*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000f22000c1e1b00 */ /*1330*/ IMAD.WIDE.U32 R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fcc00078e0005 */ /*1340*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000604047981 */ /* 0x000f62000c1e1b00 */ /*1350*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x004e0c0003f0e000 */ /*1360*/ FSEL R6, R6, R2, !P0 ; /* 0x0000000206067208 */ /* 0x001fe40004000000 */ /*1370*/ FSEL R7, R7, R3, !P0 ; /* 0x0000000307077208 */ /* 0x000fcc0004000000 */ /*1380*/ DSETP.GEU.AND P0, PT, R6, R8, PT ; /* 0x000000080600722a */ /* 0x008e0c0003f0e000 */ /*1390*/ FSEL R2, R6, R8, !P0 ; /* 0x0000000806027208 */ /* 0x001fe40004000000 */ /*13a0*/ FSEL R3, R7, R9, !P0 ; /* 0x0000000907037208 */ /* 0x000fcc0004000000 */ /*13b0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*13c0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*13d0*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*13e0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x020e0c0003f0e000 */ /*13f0*/ FSEL R6, R2, R4, !P0 ; /* 0x0000000402067208 */ /* 0x001fe40004000000 */ /*1400*/ FSEL R7, R3, R5, !P0 ; /* 0x0000000503077208 */ /* 0x000fe40004000000 */ /*1410*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1420*/ SHFL.DOWN PT, R2, R6, 0x1, 0x1f ; /* 0x08201f0006027f89 */ /* 0x000fe800000e0000 */ /*1430*/ SHFL.DOWN PT, R3, R7, 0x1, 0x1f ; /* 0x08201f0007037f89 */ /* 0x000e2800000e0000 */ /*1440*/ S2R R0, SR_LANEID ; /* 0x0000000000007919 */ /* 0x000e620000000000 */ /*1450*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x001e220003f0e000 */ /*1460*/ ISETP.NE.AND P1, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x002fca0003f25270 */ /*1470*/ ISETP.GT.OR P0, PT, R0, 0x1e, !P0 ; /* 0x0000001e0000780c */ /* 0x001fc80004704670 */ /*1480*/ FSEL R4, R6, R2, P0 ; /* 0x0000000206047208 */ /* 0x000fe40000000000 */ /*1490*/ FSEL R5, R7, R3, P0 ; /* 0x0000000307057208 */ /* 0x000fc60000000000 */ /*14a0*/ SHFL.DOWN PT, R2, R4, 0x2, 0x1f ; /* 0x08401f0004027f89 */ /* 0x000fe800000e0000 */ /*14b0*/ SHFL.DOWN PT, R3, R5, 0x2, 0x1f ; /* 0x08401f0005037f89 */ /* 0x000e2400000e0000 */ /*14c0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*14d0*/ ISETP.GT.OR P0, PT, R0, 0x1d, !P0 ; /* 0x0000001d0000780c */ /* 0x001fc80004704670 */ /*14e0*/ FSEL R8, R4, R2, P0 ; /* 0x0000000204087208 */ /* 0x000fe40000000000 */ /*14f0*/ FSEL R9, R5, R3, P0 ; /* 0x0000000305097208 */ /* 0x000fc60000000000 */ /*1500*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*1510*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*1520*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*1530*/ ISETP.GT.OR P0, PT, R0, 0x1b, !P0 ; /* 0x0000001b0000780c */ /* 0x001fc80004704670 */ /*1540*/ FSEL R6, R8, R2, P0 ; /* 0x0000000208067208 */ /* 0x000fe40000000000 */ /*1550*/ FSEL R7, R9, R3, P0 ; /* 0x0000000309077208 */ /* 0x000fe20000000000 */ /*1560*/ S2R R8, SR_TID.X ; /* 0x0000000000087919 */ /* 0x000e280000002100 */ /*1570*/ SHFL.DOWN PT, R2, R6, 0x8, 0x1f ; /* 0x09001f0006027f89 */ /* 0x000fe800000e0000 */ /*1580*/ SHFL.DOWN PT, R3, R7, 0x8, 0x1f ; /* 0x09001f0007037f89 */ /* 0x000e6200000e0000 */ /*1590*/ @!P1 SHF.R.S32.HI R5, RZ, 0x1f, R8 ; /* 0x0000001fff059819 */ /* 0x001fc80000011408 */ /*15a0*/ @!P1 LEA.HI R5, R5, R8, RZ, 0x5 ; /* 0x0000000805059211 */ /* 0x000fe200078f28ff */ /*15b0*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x002e0c0003f0e000 */ /*15c0*/ ISETP.GT.OR P0, PT, R0, 0x17, !P0 ; /* 0x000000170000780c */ /* 0x001fc80004704670 */ /*15d0*/ FSEL R10, R6, R2, P0 ; /* 0x00000002060a7208 */ /* 0x000fe40000000000 */ /*15e0*/ FSEL R11, R7, R3, P0 ; /* 0x00000003070b7208 */ /* 0x000fc60000000000 */ /*15f0*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*1600*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*1610*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*1620*/ ISETP.GT.OR P0, PT, R0, 0xf, !P0 ; /* 0x0000000f0000780c */ /* 0x001fe40004704670 */ /*1630*/ @!P1 SHF.R.S32.HI R0, RZ, 0x5, R5 ; /* 0x00000005ff009819 */ /* 0x000fe40000011405 */ /*1640*/ FSEL R4, R10, R2, P0 ; /* 0x000000020a047208 */ /* 0x000fe40000000000 */ /*1650*/ FSEL R5, R11, R3, P0 ; /* 0x000000030b057208 */ /* 0x000fe20000000000 */ /*1660*/ @!P1 IMAD.SHL.U32 R3, R0, 0x8, RZ ; /* 0x0000000800039824 */ /* 0x000fe200078e00ff */ /*1670*/ ISETP.NE.AND P0, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fc80003f05270 */ /*1680*/ @!P1 STS.64 [R3+0x8], R4 ; /* 0x0000080403009388 */ /* 0x0001e80000000a00 */ /*1690*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*16a0*/ @P0 BRA 0x2fd0 ; /* 0x0000192000000947 */ /* 0x000fea0003800000 */ /*16b0*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e680000000c00 */ /*16c0*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*16d0*/ DSETP.GEU.AND P0, PT, R4, R8, PT ; /* 0x000000080400722a */ /* 0x002e4c0003f0e000 */ /*16e0*/ FSEL R2, R4, R8, !P0 ; /* 0x0000000804027208 */ /* 0x002fe40004000000 */ /*16f0*/ FSEL R3, R5, R9, !P0 ; /* 0x0000000905037208 */ /* 0x001fe40004000000 */ /*1700*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000e280000000c00 */ /*1710*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e4c0003f0e000 */ /*1720*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x002fe40004000000 */ /*1730*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*1740*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x004e4c0003f0e000 */ /*1750*/ FSEL R8, R2, R12, !P0 ; /* 0x0000000c02087208 */ /* 0x002fe40004000000 */ /*1760*/ FSEL R9, R3, R13, !P0 ; /* 0x0000000d03097208 */ /* 0x000fe40004000000 */ /*1770*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e680000000a00 */ /*1780*/ DSETP.GEU.AND P0, PT, R8, R14, PT ; /* 0x0000000e0800722a */ /* 0x000e8c0003f0e000 */ /*1790*/ FSEL R8, R8, R14, !P0 ; /* 0x0000000e08087208 */ /* 0x004fe40004000000 */ /*17a0*/ FSEL R9, R9, R15, !P0 ; /* 0x0000000f09097208 */ /* 0x000fcc0004000000 */ /*17b0*/ DSETP.GEU.AND P0, PT, R8, R4, PT ; /* 0x000000040800722a */ /* 0x001e0c0003f0e000 */ /*17c0*/ FSEL R4, R8, R4, !P0 ; /* 0x0000000408047208 */ /* 0x001fe20004000000 */ /*17d0*/ IMAD.MOV.U32 R8, RZ, RZ, RZ ; /* 0x000000ffff087224 */ /* 0x000fe200078e00ff */ /*17e0*/ FSEL R5, R9, R5, !P0 ; /* 0x0000000509057208 */ /* 0x000fcc0004000000 */ /*17f0*/ DSETP.GEU.AND P0, PT, R4, R6, PT ; /* 0x000000060400722a */ /* 0x000e0c0003f0e000 */ /*1800*/ FSEL R4, R4, R6, !P0 ; /* 0x0000000604047208 */ /* 0x001fe40004000000 */ /*1810*/ FSEL R5, R5, R7, !P0 ; /* 0x0000000705057208 */ /* 0x000fcc0004000000 */ /*1820*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x002e0c0003f0e000 */ /*1830*/ FSEL R4, R4, R2, !P0 ; /* 0x0000000204047208 */ /* 0x001fe40004000000 */ /*1840*/ FSEL R5, R5, R3, !P0 ; /* 0x0000000305057208 */ /* 0x000fe20004000000 */ /*1850*/ BRA 0x2fd0 ; /* 0x0000177000007947 */ /* 0x000fea0003800000 */ /*1860*/ ISETP.GE.AND P0, PT, R34, R4, PT ; /* 0x000000042200720c */ /* 0x000fe20003f06270 */ /*1870*/ BSSY B1, 0x2660 ; /* 0x00000de000017945 */ /* 0x000fe20003800000 */ /*1880*/ CS2R R12, SRZ ; /* 0x00000000000c7805 */ /* 0x000fd6000001ff00 */ /*1890*/ @P0 BRA 0x2650 ; /* 0x00000db000000947 */ /* 0x000fea0003800000 */ /*18a0*/ IMAD.IADD R12, R3, 0x1, R34 ; /* 0x00000001030c7824 */ /* 0x000fe400078e0222 */ /*18b0*/ IMAD.MOV.U32 R13, RZ, RZ, 0x8 ; /* 0x00000008ff0d7424 */ /* 0x000fc800078e00ff */ /*18c0*/ IMAD.WIDE.U32 R12, R12, R13, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fcc00078e000d */ /*18d0*/ LDG.E.64 R12, [R12.64] ; /* 0x000000060c0c7981 */ /* 0x000f62000c1e1b00 */ /*18e0*/ IADD3 R34, R34, 0x100, RZ ; /* 0x0000010022227810 */ /* 0x000fc80007ffe0ff */ /*18f0*/ ISETP.GE.AND P0, PT, R34, R4, PT ; /* 0x000000042200720c */ /* 0x000fda0003f06270 */ /*1900*/ @P0 BRA 0x2650 ; /* 0x00000d4000000947 */ /* 0x000fea0003800000 */ /*1910*/ LOP3.LUT R6, RZ, R34, RZ, 0x33, !PT ; /* 0x00000022ff067212 */ /* 0x000fe200078e33ff */ /*1920*/ BSSY B2, 0x1a50 ; /* 0x0000012000027945 */ /* 0x000fe60003800000 */ /*1930*/ IADD3 R6, -R3, c[0x0][0x188], R6 ; /* 0x0000620003067a10 */ /* 0x000fc80007ffe106 */ /*1940*/ LEA.HI R5, R6.reuse, 0x1, RZ, 0x18 ; /* 0x0000000106057811 */ /* 0x040fe400078fc0ff */ /*1950*/ ISETP.GE.U32.AND P0, PT, R6, 0x300, PT ; /* 0x000003000600780c */ /* 0x000fe40003f06070 */ /*1960*/ LOP3.LUT P1, R5, R5, 0x3, RZ, 0xc0, !PT ; /* 0x0000000305057812 */ /* 0x000fda000782c0ff */ /*1970*/ @!P1 BRA 0x1a40 ; /* 0x000000c000009947 */ /* 0x000fea0003800000 */ /*1980*/ IMAD.IADD R8, R3, 0x1, R34 ; /* 0x0000000103087824 */ /* 0x000fe400078e0222 */ /*1990*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fc800078e00ff */ /*19a0*/ IMAD.WIDE.U32 R6, R8, R7, c[0x0][0x160] ; /* 0x0000580008067625 */ /* 0x000fcc00078e0007 */ /*19b0*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000ea2000c1e1b00 */ /*19c0*/ IADD3 R5, R5, -0x1, RZ ; /* 0xffffffff05057810 */ /* 0x000fe40007ffe0ff */ /*19d0*/ IADD3 R34, R34, 0x100, RZ ; /* 0x0000010022227810 */ /* 0x000fe40007ffe0ff */ /*19e0*/ ISETP.NE.AND P2, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fe40003f45270 */ /*19f0*/ IADD3 R8, R8, 0x100, RZ ; /* 0x0000010008087810 */ /* 0x000fe20007ffe0ff */ /*1a00*/ DSETP.GEU.AND P1, PT, R12, R6, PT ; /* 0x000000060c00722a */ /* 0x024e0c0003f2e000 */ /*1a10*/ FSEL R12, R12, R6, !P1 ; /* 0x000000060c0c7208 */ /* 0x001fe40004800000 */ /*1a20*/ FSEL R13, R13, R7, !P1 ; /* 0x000000070d0d7208 */ /* 0x000fe40004800000 */ /*1a30*/ @P2 BRA 0x1990 ; /* 0xffffff5000002947 */ /* 0x000fea000383ffff */ /*1a40*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1a50*/ @!P0 BRA 0x2650 ; /* 0x00000bf000008947 */ /* 0x000fea0003800000 */ /*1a60*/ IMAD.IADD R5, R4, 0x1, -R34 ; /* 0x0000000104057824 */ /* 0x000fe200078e0a22 */ /*1a70*/ BSSY B2, 0x2130 ; /* 0x000006b000027945 */ /* 0x000fe20003800000 */ /*1a80*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1a90*/ IADD3 R32, R34, 0x300, R3 ; /* 0x0000030022207810 */ /* 0x000fe40007ffe003 */ /*1aa0*/ ISETP.GT.AND P1, PT, R5, 0xc00, PT ; /* 0x00000c000500780c */ /* 0x000fda0003f24270 */ /*1ab0*/ @!P1 BRA 0x2120 ; /* 0x0000066000009947 */ /* 0x000fea0003800000 */ /*1ac0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1ad0*/ IADD3 R5, R4, -0xc00, RZ ; /* 0xfffff40004057810 */ /* 0x000fe40007ffe0ff */ /*1ae0*/ IMAD.IADD R6, R3, 0x1, R34 ; /* 0x0000000103067824 */ /* 0x000fe400078e0222 */ /*1af0*/ IMAD.MOV.U32 R31, RZ, RZ, 0x8 ; /* 0x00000008ff1f7424 */ /* 0x000fc800078e00ff */ /*1b00*/ IMAD.WIDE.U32 R6, R6, R31, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fe200078e001f */ /*1b10*/ IADD3 R10, R32, -0x200, RZ ; /* 0xfffffe00200a7810 */ /* 0x000fca0007ffe0ff */ /*1b20*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000ea2000c1e1b00 */ /*1b30*/ IMAD.WIDE.U32 R10, R10, R31, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fe200078e001f */ /*1b40*/ IADD3 R8, R32, -0x100, RZ ; /* 0xffffff0020087810 */ /* 0x000fca0007ffe0ff */ /*1b50*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000ee2000c1e1b00 */ /*1b60*/ IMAD.WIDE.U32 R8, R8, R31, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fcc00078e001f */ /*1b70*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000f22000c1e1b00 */ /*1b80*/ IMAD.WIDE.U32 R28, R32, R31, c[0x0][0x160] ; /* 0x00005800201c7625 */ /* 0x000fcc00078e001f */ /*1b90*/ LDG.E.64 R28, [R28.64] ; /* 0x000000061c1c7981 */ /* 0x000f22000c1e1b00 */ /*1ba0*/ IADD3 R26, R3, 0x400, R34 ; /* 0x00000400031a7810 */ /* 0x000fca0007ffe022 */ /*1bb0*/ IMAD.WIDE.U32 R26, R26, R31, c[0x0][0x160] ; /* 0x000058001a1a7625 */ /* 0x000fe200078e001f */ /*1bc0*/ IADD3 R24, R32, 0x200, RZ ; /* 0x0000020020187810 */ /* 0x000fca0007ffe0ff */ /*1bd0*/ LDG.E.64 R26, [R26.64] ; /* 0x000000061a1a7981 */ /* 0x000f22000c1e1b00 */ /*1be0*/ IMAD.WIDE.U32 R24, R24, R31, c[0x0][0x160] ; /* 0x0000580018187625 */ /* 0x000fe200078e001f */ /*1bf0*/ IADD3 R22, R32, 0x300, RZ ; /* 0x0000030020167810 */ /* 0x000fca0007ffe0ff */ /*1c00*/ LDG.E.64 R24, [R24.64] ; /* 0x0000000618187981 */ /* 0x000f22000c1e1b00 */ /*1c10*/ IMAD.WIDE.U32 R22, R22, R31, c[0x0][0x160] ; /* 0x0000580016167625 */ /* 0x000fe200078e001f */ /*1c20*/ IADD3 R20, R32, 0x400, RZ ; /* 0x0000040020147810 */ /* 0x000fca0007ffe0ff */ /*1c30*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000616167981 */ /* 0x000f22000c1e1b00 */ /*1c40*/ IMAD.WIDE.U32 R20, R20, R31, c[0x0][0x160] ; /* 0x0000580014147625 */ /* 0x000fe200078e001f */ /*1c50*/ IADD3 R18, R3, 0x800, R34 ; /* 0x0000080003127810 */ /* 0x000fca0007ffe022 */ /*1c60*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000614147981 */ /* 0x000f22000c1e1b00 */ /*1c70*/ IMAD.WIDE.U32 R18, R18, R31, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x000fe200078e001f */ /*1c80*/ IADD3 R16, R32, 0x600, RZ ; /* 0x0000060020107810 */ /* 0x000fca0007ffe0ff */ /*1c90*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000612127981 */ /* 0x000f22000c1e1b00 */ /*1ca0*/ IMAD.WIDE.U32 R16, R16, R31, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fe200078e001f */ /*1cb0*/ IADD3 R14, R32, 0x700, RZ ; /* 0x00000700200e7810 */ /* 0x000fca0007ffe0ff */ /*1cc0*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000610107981 */ /* 0x000f22000c1e1b00 */ /*1cd0*/ IMAD.WIDE.U32 R14, R14, R31, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x000fcc00078e001f */ /*1ce0*/ LDG.E.64 R14, [R14.64] ; /* 0x000000060e0e7981 */ /* 0x000f22000c1e1b00 */ /*1cf0*/ IADD3 R30, R32, 0xc00, RZ ; /* 0x00000c00201e7810 */ /* 0x000fe20007ffe0ff */ /*1d00*/ DSETP.GEU.AND P1, PT, R12, R6, PT ; /* 0x000000060c00722a */ /* 0x024e0c0003f2e000 */ /*1d10*/ FSEL R6, R12, R6, !P1 ; /* 0x000000060c067208 */ /* 0x001fe40004800000 */ /*1d20*/ FSEL R7, R13, R7, !P1 ; /* 0x000000070d077208 */ /* 0x000fe40004800000 */ /*1d30*/ IADD3 R12, R32, 0x800, RZ ; /* 0x00000800200c7810 */ /* 0x000fc80007ffe0ff */ /*1d40*/ DSETP.GEU.AND P1, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x008e220003f2e000 */ /*1d50*/ IMAD.WIDE.U32 R12, R12, R31, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fca00078e001f */ /*1d60*/ FSEL R6, R6, R10, !P1 ; /* 0x0000000a06067208 */ /* 0x001fe20004800000 */ /*1d70*/ LDG.E.64 R12, [R12.64] ; /* 0x000000060c0c7981 */ /* 0x000ea2000c1e1b00 */ /*1d80*/ FSEL R7, R7, R11, !P1 ; /* 0x0000000b07077208 */ /* 0x000fe40004800000 */ /*1d90*/ IADD3 R10, R3, 0xc00, R34 ; /* 0x00000c00030a7810 */ /* 0x000fc80007ffe022 */ /*1da0*/ DSETP.GEU.AND P1, PT, R6, R8, PT ; /* 0x000000080600722a */ /* 0x010e220003f2e000 */ /*1db0*/ IMAD.WIDE.U32 R10, R10, R31, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fca00078e001f */ /*1dc0*/ FSEL R6, R6, R8, !P1 ; /* 0x0000000806067208 */ /* 0x001fe20004800000 */ /*1dd0*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000ee2000c1e1b00 */ /*1de0*/ FSEL R7, R7, R9, !P1 ; /* 0x0000000907077208 */ /* 0x000fe40004800000 */ /*1df0*/ IADD3 R8, R32, 0xa00, RZ ; /* 0x00000a0020087810 */ /* 0x000fc80007ffe0ff */ /*1e00*/ DSETP.GEU.AND P1, PT, R6, R28, PT ; /* 0x0000001c0600722a */ /* 0x000e220003f2e000 */ /*1e10*/ IMAD.WIDE.U32 R8, R8, R31, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fca00078e001f */ /*1e20*/ FSEL R28, R6, R28, !P1 ; /* 0x0000001c061c7208 */ /* 0x001fe20004800000 */ /*1e30*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000f22000c1e1b00 */ /*1e40*/ IADD3 R6, R32, 0xb00, RZ ; /* 0x00000b0020067810 */ /* 0x000fe40007ffe0ff */ /*1e50*/ FSEL R29, R7, R29, !P1 ; /* 0x0000001d071d7208 */ /* 0x000fc60004800000 */ /*1e60*/ IMAD.WIDE.U32 R6, R6, R31, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fcc00078e001f */ /*1e70*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000f22000c1e1b00 */ /*1e80*/ IMAD.WIDE.U32 R30, R30, R31, c[0x0][0x160] ; /* 0x000058001e1e7625 */ /* 0x000fcc00078e001f */ /*1e90*/ LDG.E.64 R30, [R30.64] ; /* 0x000000061e1e7981 */ /* 0x000f22000c1e1b00 */ /*1ea0*/ DSETP.GEU.AND P1, PT, R28, R26, PT ; /* 0x0000001a1c00722a */ /* 0x000e0c0003f2e000 */ /*1eb0*/ FSEL R26, R28, R26, !P1 ; /* 0x0000001a1c1a7208 */ /* 0x001fe40004800000 */ /*1ec0*/ FSEL R27, R29, R27, !P1 ; /* 0x0000001b1d1b7208 */ /* 0x000fcc0004800000 */ /*1ed0*/ DSETP.GEU.AND P1, PT, R26, R24, PT ; /* 0x000000181a00722a */ /* 0x000e0c0003f2e000 */ /*1ee0*/ FSEL R24, R26, R24, !P1 ; /* 0x000000181a187208 */ /* 0x001fe40004800000 */ /*1ef0*/ FSEL R25, R27, R25, !P1 ; /* 0x000000191b197208 */ /* 0x000fcc0004800000 */ /*1f00*/ DSETP.GEU.AND P1, PT, R24, R22, PT ; /* 0x000000161800722a */ /* 0x000e0c0003f2e000 */ /*1f10*/ FSEL R22, R24, R22, !P1 ; /* 0x0000001618167208 */ /* 0x001fe40004800000 */ /*1f20*/ FSEL R23, R25, R23, !P1 ; /* 0x0000001719177208 */ /* 0x000fcc0004800000 */ /*1f30*/ DSETP.GEU.AND P1, PT, R22, R20, PT ; /* 0x000000141600722a */ /* 0x000e0c0003f2e000 */ /*1f40*/ FSEL R20, R22, R20, !P1 ; /* 0x0000001416147208 */ /* 0x001fe40004800000 */ /*1f50*/ FSEL R21, R23, R21, !P1 ; /* 0x0000001517157208 */ /* 0x000fcc0004800000 */ /*1f60*/ DSETP.GEU.AND P1, PT, R20, R18, PT ; /* 0x000000121400722a */ /* 0x000e0c0003f2e000 */ /*1f70*/ FSEL R18, R20, R18, !P1 ; /* 0x0000001214127208 */ /* 0x001fe40004800000 */ /*1f80*/ FSEL R19, R21, R19, !P1 ; /* 0x0000001315137208 */ /* 0x000fcc0004800000 */ /*1f90*/ DSETP.GEU.AND P1, PT, R18, R16, PT ; /* 0x000000101200722a */ /* 0x000e0c0003f2e000 */ /*1fa0*/ FSEL R16, R18, R16, !P1 ; /* 0x0000001012107208 */ /* 0x001fe40004800000 */ /*1fb0*/ FSEL R17, R19, R17, !P1 ; /* 0x0000001113117208 */ /* 0x000fcc0004800000 */ /*1fc0*/ DSETP.GEU.AND P1, PT, R16, R14, PT ; /* 0x0000000e1000722a */ /* 0x000e0c0003f2e000 */ /*1fd0*/ FSEL R14, R16, R14, !P1 ; /* 0x0000000e100e7208 */ /* 0x001fe40004800000 */ /*1fe0*/ FSEL R15, R17, R15, !P1 ; /* 0x0000000f110f7208 */ /* 0x000fe40004800000 */ /*1ff0*/ IADD3 R34, R34, 0x1000, RZ ; /* 0x0000100022227810 */ /* 0x000fc80007ffe0ff */ /*2000*/ ISETP.GE.AND P2, PT, R34, R5, PT ; /* 0x000000052200720c */ /* 0x000fe40003f46270 */ /*2010*/ IADD3 R32, R32, 0x1000, RZ ; /* 0x0000100020207810 */ /* 0x000fe20007ffe0ff */ /*2020*/ DSETP.GEU.AND P1, PT, R14, R12, PT ; /* 0x0000000c0e00722a */ /* 0x004e0c0003f2e000 */ /*2030*/ FSEL R12, R14, R12, !P1 ; /* 0x0000000c0e0c7208 */ /* 0x001fe40004800000 */ /*2040*/ FSEL R13, R15, R13, !P1 ; /* 0x0000000d0f0d7208 */ /* 0x000fcc0004800000 */ /*2050*/ DSETP.GEU.AND P1, PT, R12, R10, PT ; /* 0x0000000a0c00722a */ /* 0x008e0c0003f2e000 */ /*2060*/ FSEL R10, R12, R10, !P1 ; /* 0x0000000a0c0a7208 */ /* 0x001fe40004800000 */ /*2070*/ FSEL R11, R13, R11, !P1 ; /* 0x0000000b0d0b7208 */ /* 0x000fcc0004800000 */ /*2080*/ DSETP.GEU.AND P1, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x010e0c0003f2e000 */ /*2090*/ FSEL R8, R10, R8, !P1 ; /* 0x000000080a087208 */ /* 0x001fe40004800000 */ /*20a0*/ FSEL R9, R11, R9, !P1 ; /* 0x000000090b097208 */ /* 0x000fcc0004800000 */ /*20b0*/ DSETP.GEU.AND P1, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x000e0c0003f2e000 */ /*20c0*/ FSEL R6, R8, R6, !P1 ; /* 0x0000000608067208 */ /* 0x001fe40004800000 */ /*20d0*/ FSEL R7, R9, R7, !P1 ; /* 0x0000000709077208 */ /* 0x000fcc0004800000 */ /*20e0*/ DSETP.GEU.AND P1, PT, R6, R30, PT ; /* 0x0000001e0600722a */ /* 0x000e0c0003f2e000 */ /*20f0*/ FSEL R12, R6, R30, !P1 ; /* 0x0000001e060c7208 */ /* 0x001fe40004800000 */ /*2100*/ FSEL R13, R7, R31, !P1 ; /* 0x0000001f070d7208 */ /* 0x000fe20004800000 */ /*2110*/ @!P2 BRA 0x1ae0 ; /* 0xfffff9c00000a947 */ /* 0x000fea000383ffff */ /*2120*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2130*/ IMAD.IADD R5, R4, 0x1, -R34 ; /* 0x0000000104057824 */ /* 0x000fe200078e0a22 */ /*2140*/ BSSY B2, 0x24b0 ; /* 0x0000036000027945 */ /* 0x000fe80003800000 */ /*2150*/ ISETP.GT.AND P1, PT, R5, 0x400, PT ; /* 0x000004000500780c */ /* 0x000fda0003f24270 */ /*2160*/ @!P1 BRA 0x24a0 ; /* 0x0000033000009947 */ /* 0x000fea0003800000 */ /*2170*/ IMAD.IADD R6, R3, 0x1, R34 ; /* 0x0000000103067824 */ /* 0x000fe400078e0222 */ /*2180*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*2190*/ IMAD.WIDE.U32 R6, R6, R5, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fe200078e0005 */ /*21a0*/ IADD3 R8, R32, -0x200, RZ ; /* 0xfffffe0020087810 */ /* 0x000fca0007ffe0ff */ /*21b0*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000ea2000c1e1b00 */ /*21c0*/ IMAD.WIDE.U32 R8, R8, R5, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0005 */ /*21d0*/ IADD3 R10, R32, -0x100, RZ ; /* 0xffffff00200a7810 */ /* 0x000fca0007ffe0ff */ /*21e0*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000ee2000c1e1b00 */ /*21f0*/ IMAD.WIDE.U32 R10, R10, R5, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fcc00078e0005 */ /*2200*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000f22000c1e1b00 */ /*2210*/ IMAD.WIDE.U32 R14, R32, R5, c[0x0][0x160] ; /* 0x00005800200e7625 */ /* 0x000fe200078e0005 */ /*2220*/ IADD3 R16, R3, 0x400, R34 ; /* 0x0000040003107810 */ /* 0x000fca0007ffe022 */ /*2230*/ LDG.E.64 R14, [R14.64] ; /* 0x000000060e0e7981 */ /* 0x000f22000c1e1b00 */ /*2240*/ IMAD.WIDE.U32 R16, R16, R5, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fe200078e0005 */ /*2250*/ IADD3 R18, R32, 0x200, RZ ; /* 0x0000020020127810 */ /* 0x000fca0007ffe0ff */ /*2260*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000610107981 */ /* 0x000f22000c1e1b00 */ /*2270*/ IMAD.WIDE.U32 R18, R18, R5, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x000fe200078e0005 */ /*2280*/ IADD3 R20, R32, 0x300, RZ ; /* 0x0000030020147810 */ /* 0x000fca0007ffe0ff */ /*2290*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000612127981 */ /* 0x000f22000c1e1b00 */ /*22a0*/ IMAD.WIDE.U32 R20, R20, R5, c[0x0][0x160] ; /* 0x0000580014147625 */ /* 0x000fe200078e0005 */ /*22b0*/ IADD3 R22, R32, 0x400, RZ ; /* 0x0000040020167810 */ /* 0x000fca0007ffe0ff */ /*22c0*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000614147981 */ /* 0x000f22000c1e1b00 */ /*22d0*/ IMAD.WIDE.U32 R22, R22, R5, c[0x0][0x160] ; /* 0x0000580016167625 */ /* 0x000fcc00078e0005 */ /*22e0*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000616167981 */ /* 0x000f22000c1e1b00 */ /*22f0*/ IADD3 R34, R34, 0x800, RZ ; /* 0x0000080022227810 */ /* 0x000fe40007ffe0ff */ /*2300*/ IADD3 R32, R32, 0x800, RZ ; /* 0x0000080020207810 */ /* 0x000fe20007ffe0ff */ /*2310*/ DSETP.GEU.AND P0, PT, R12, R6, PT ; /* 0x000000060c00722a */ /* 0x024e0c0003f0e000 */ /*2320*/ FSEL R6, R12, R6, !P0 ; /* 0x000000060c067208 */ /* 0x001fe40004000000 */ /*2330*/ FSEL R7, R13, R7, !P0 ; /* 0x000000070d077208 */ /* 0x000fcc0004000000 */ /*2340*/ DSETP.GEU.AND P0, PT, R6, R8, PT ; /* 0x000000080600722a */ /* 0x008e0c0003f0e000 */ /*2350*/ FSEL R6, R6, R8, !P0 ; /* 0x0000000806067208 */ /* 0x001fe40004000000 */ /*2360*/ FSEL R7, R7, R9, !P0 ; /* 0x0000000907077208 */ /* 0x000fcc0004000000 */ /*2370*/ DSETP.GEU.AND P0, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x010e0c0003f0e000 */ /*2380*/ FSEL R6, R6, R10, !P0 ; /* 0x0000000a06067208 */ /* 0x001fe40004000000 */ /*2390*/ FSEL R7, R7, R11, !P0 ; /* 0x0000000b07077208 */ /* 0x000fcc0004000000 */ /*23a0*/ DSETP.GEU.AND P0, PT, R6, R14, PT ; /* 0x0000000e0600722a */ /* 0x000e0c0003f0e000 */ /*23b0*/ FSEL R6, R6, R14, !P0 ; /* 0x0000000e06067208 */ /* 0x001fe40004000000 */ /*23c0*/ FSEL R7, R7, R15, !P0 ; /* 0x0000000f07077208 */ /* 0x000fcc0004000000 */ /*23d0*/ DSETP.GEU.AND P0, PT, R6, R16, PT ; /* 0x000000100600722a */ /* 0x000e0c0003f0e000 */ /*23e0*/ FSEL R6, R6, R16, !P0 ; /* 0x0000001006067208 */ /* 0x001fe40004000000 */ /*23f0*/ FSEL R7, R7, R17, !P0 ; /* 0x0000001107077208 */ /* 0x000fcc0004000000 */ /*2400*/ DSETP.GEU.AND P0, PT, R6, R18, PT ; /* 0x000000120600722a */ /* 0x000e0c0003f0e000 */ /*2410*/ FSEL R6, R6, R18, !P0 ; /* 0x0000001206067208 */ /* 0x001fe40004000000 */ /*2420*/ FSEL R7, R7, R19, !P0 ; /* 0x0000001307077208 */ /* 0x000fcc0004000000 */ /*2430*/ DSETP.GEU.AND P0, PT, R6, R20, PT ; /* 0x000000140600722a */ /* 0x000e0c0003f0e000 */ /*2440*/ FSEL R6, R6, R20, !P0 ; /* 0x0000001406067208 */ /* 0x001fe40004000000 */ /*2450*/ FSEL R7, R7, R21, !P0 ; /* 0x0000001507077208 */ /* 0x000fe40004000000 */ /*2460*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*2470*/ DSETP.GEU.AND P1, PT, R6, R22, PT ; /* 0x000000160600722a */ /* 0x000e0c0003f2e000 */ /*2480*/ FSEL R12, R6, R22, !P1 ; /* 0x00000016060c7208 */ /* 0x001fe40004800000 */ /*2490*/ FSEL R13, R7, R23, !P1 ; /* 0x00000017070d7208 */ /* 0x000fe40004800000 */ /*24a0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*24b0*/ ISETP.LT.OR P0, PT, R34, R4, P0 ; /* 0x000000042200720c */ /* 0x000fda0000701670 */ /*24c0*/ @!P0 BRA 0x2650 ; /* 0x0000018000008947 */ /* 0x000fea0003800000 */ /*24d0*/ IMAD.IADD R6, R3, 0x1, R34 ; /* 0x0000000103067824 */ /* 0x000fe400078e0222 */ /*24e0*/ IMAD.MOV.U32 R33, RZ, RZ, 0x8 ; /* 0x00000008ff217424 */ /* 0x000fc800078e00ff */ /*24f0*/ IMAD.WIDE.U32 R6, R6, R33, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fe200078e0021 */ /*2500*/ IADD3 R8, R32, -0x200, RZ ; /* 0xfffffe0020087810 */ /* 0x000fca0007ffe0ff */ /*2510*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000ea2000c1e1b00 */ /*2520*/ IMAD.WIDE.U32 R8, R8, R33, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0021 */ /*2530*/ IADD3 R10, R32, -0x100, RZ ; /* 0xffffff00200a7810 */ /* 0x000fca0007ffe0ff */ /*2540*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000ee2000c1e1b00 */ /*2550*/ IMAD.WIDE.U32 R10, R10, R33, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fcc00078e0021 */ /*2560*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000f22000c1e1b00 */ /*2570*/ IMAD.WIDE.U32 R32, R32, R33, c[0x0][0x160] ; /* 0x0000580020207625 */ /* 0x000fcc00078e0021 */ /*2580*/ LDG.E.64 R32, [R32.64] ; /* 0x0000000620207981 */ /* 0x000f22000c1e1b00 */ /*2590*/ DSETP.GEU.AND P0, PT, R12, R6, PT ; /* 0x000000060c00722a */ /* 0x024e0c0003f0e000 */ /*25a0*/ FSEL R12, R12, R6, !P0 ; /* 0x000000060c0c7208 */ /* 0x001fe40004000000 */ /*25b0*/ FSEL R13, R13, R7, !P0 ; /* 0x000000070d0d7208 */ /* 0x000fcc0004000000 */ /*25c0*/ DSETP.GEU.AND P0, PT, R12, R8, PT ; /* 0x000000080c00722a */ /* 0x008e0c0003f0e000 */ /*25d0*/ FSEL R6, R12, R8, !P0 ; /* 0x000000080c067208 */ /* 0x001fe40004000000 */ /*25e0*/ FSEL R7, R13, R9, !P0 ; /* 0x000000090d077208 */ /* 0x000fcc0004000000 */ /*25f0*/ DSETP.GEU.AND P0, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x010e0c0003f0e000 */ /*2600*/ FSEL R6, R6, R10, !P0 ; /* 0x0000000a06067208 */ /* 0x001fe40004000000 */ /*2610*/ FSEL R7, R7, R11, !P0 ; /* 0x0000000b07077208 */ /* 0x000fcc0004000000 */ /*2620*/ DSETP.GEU.AND P0, PT, R6, R32, PT ; /* 0x000000200600722a */ /* 0x000e0c0003f0e000 */ /*2630*/ FSEL R12, R6, R32, !P0 ; /* 0x00000020060c7208 */ /* 0x001fe40004000000 */ /*2640*/ FSEL R13, R7, R33, !P0 ; /* 0x00000021070d7208 */ /* 0x000fe40004000000 */ /*2650*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2660*/ S2R R5, SR_LANEID ; /* 0x0000000000057919 */ /* 0x000e220000000000 */ /*2670*/ ISETP.GT.AND P0, PT, R4, 0xff, PT ; /* 0x000000ff0400780c */ /* 0x000fe40003f04270 */ /*2680*/ SHF.R.S32.HI R3, RZ, 0x1f, R2 ; /* 0x0000001fff037819 */ /* 0x000fc80000011402 */ /*2690*/ LEA.HI R3, R3, R2, RZ, 0x5 ; /* 0x0000000203037211 */ /* 0x000fc800078f28ff */ /*26a0*/ SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff037819 */ /* 0x000fc60000011403 */ /*26b0*/ @P0 BRA 0x2bf0 ; /* 0x0000053000000947 */ /* 0x000fea0003800000 */ /*26c0*/ IMAD.SHL.U32 R6, R3, 0x20, RZ ; /* 0x0000002003067824 */ /* 0x000fe200078e00ff */ /*26d0*/ ISETP.NE.AND P1, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x001fc80003f25270 */ /*26e0*/ LOP3.LUT R9, RZ, R6, RZ, 0x33, !PT ; /* 0x00000006ff097212 */ /* 0x000fe400078e33ff */ /*26f0*/ IADD3 R7, R6, 0x20, RZ ; /* 0x0000002006077810 */ /* 0x000fc60007ffe0ff */ /*2700*/ IMAD.IADD R9, R4, 0x1, R9 ; /* 0x0000000104097824 */ /* 0x000fe200078e0209 */ /*2710*/ ISETP.GT.AND P0, PT, R7, R4, PT ; /* 0x000000040700720c */ /* 0x000fe40003f04270 */ /*2720*/ IADD3 R4, R5, 0x2, RZ ; /* 0x0000000205047810 */ /* 0x000fe40007ffe0ff */ /*2730*/ SEL R15, R9, 0x1f, P0 ; /* 0x0000001f090f7807 */ /* 0x000fca0000000000 */ /*2740*/ SHFL.DOWN PT, R6, R12, 0x1, R15 ; /* 0x082000000c067989 */ /* 0x020fe800000e000f */ /*2750*/ SHFL.DOWN PT, R7, R13, 0x1, R15 ; /* 0x082000000d077989 */ /* 0x000e2400000e000f */ /*2760*/ DSETP.GEU.AND P0, PT, R12, R6, PT ; /* 0x000000060c00722a */ /* 0x001e0c0003f0e000 */ /*2770*/ ISETP.LT.AND P0, PT, R5, R15, P0 ; /* 0x0000000f0500720c */ /* 0x001fc80000701270 */ /*2780*/ FSEL R8, R6, R12, P0 ; /* 0x0000000c06087208 */ /* 0x000fe40000000000 */ /*2790*/ FSEL R9, R7, R13, P0 ; /* 0x0000000d07097208 */ /* 0x000fc60000000000 */ /*27a0*/ SHFL.DOWN PT, R6, R8, 0x2, R15 ; /* 0x0840000008067989 */ /* 0x000fe800000e000f */ /*27b0*/ SHFL.DOWN PT, R7, R9, 0x2, R15 ; /* 0x0840000009077989 */ /* 0x000e2400000e000f */ /*27c0*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x001e0c0003f0e000 */ /*27d0*/ ISETP.GT.OR P0, PT, R4, R15, !P0 ; /* 0x0000000f0400720c */ /* 0x001fe40004704670 */ /*27e0*/ IADD3 R4, R5, 0x4, RZ ; /* 0x0000000405047810 */ /* 0x000fe40007ffe0ff */ /*27f0*/ FSEL R10, R8, R6, P0 ; /* 0x00000006080a7208 */ /* 0x000fe40000000000 */ /*2800*/ FSEL R11, R9, R7, P0 ; /* 0x00000007090b7208 */ /* 0x000fc60000000000 */ /*2810*/ SHFL.DOWN PT, R6, R10, 0x4, R15 ; /* 0x088000000a067989 */ /* 0x000fe800000e000f */ /*2820*/ SHFL.DOWN PT, R7, R11, 0x4, R15 ; /* 0x088000000b077989 */ /* 0x000e2400000e000f */ /*2830*/ DSETP.GEU.AND P0, PT, R10, R6, PT ; /* 0x000000060a00722a */ /* 0x001e0c0003f0e000 */ /*2840*/ ISETP.GT.OR P0, PT, R4, R15, !P0 ; /* 0x0000000f0400720c */ /* 0x001fe40004704670 */ /*2850*/ IADD3 R4, R5, 0x8, RZ ; /* 0x0000000805047810 */ /* 0x000fe40007ffe0ff */ /*2860*/ FSEL R8, R10, R6, P0 ; /* 0x000000060a087208 */ /* 0x000fe40000000000 */ /*2870*/ FSEL R9, R11, R7, P0 ; /* 0x000000070b097208 */ /* 0x000fc60000000000 */ /*2880*/ SHFL.DOWN PT, R6, R8, 0x8, R15 ; /* 0x0900000008067989 */ /* 0x000fe800000e000f */ /*2890*/ SHFL.DOWN PT, R7, R9, 0x8, R15 ; /* 0x0900000009077989 */ /* 0x000e2400000e000f */ /*28a0*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x001e0c0003f0e000 */ /*28b0*/ ISETP.GT.OR P0, PT, R4, R15, !P0 ; /* 0x0000000f0400720c */ /* 0x001fe40004704670 */ /*28c0*/ IADD3 R4, R5, 0x10, RZ ; /* 0x0000001005047810 */ /* 0x000fe40007ffe0ff */ /*28d0*/ FSEL R10, R8, R6, P0 ; /* 0x00000006080a7208 */ /* 0x000fe20000000000 */ /*28e0*/ IMAD.MOV.U32 R8, RZ, RZ, R2 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0002 */ /*28f0*/ FSEL R11, R9, R7, P0 ; /* 0x00000007090b7208 */ /* 0x000fc60000000000 */ /*2900*/ SHFL.DOWN PT, R6, R10, 0x10, R15 ; /* 0x0a0000000a067989 */ /* 0x000fe800000e000f */ /*2910*/ SHFL.DOWN PT, R7, R11, 0x10, R15 ; /* 0x0a0000000b077989 */ /* 0x000e2400000e000f */ /*2920*/ DSETP.GEU.AND P0, PT, R10, R6, PT ; /* 0x000000060a00722a */ /* 0x001e0c0003f0e000 */ /*2930*/ ISETP.GT.OR P0, PT, R4, R15, !P0 ; /* 0x0000000f0400720c */ /* 0x001fc80004704670 */ /*2940*/ FSEL R4, R10, R6, P0 ; /* 0x000000060a047208 */ /* 0x000fe40000000000 */ /*2950*/ FSEL R5, R11, R7, P0 ; /* 0x000000070b057208 */ /* 0x000fe40000000000 */ /*2960*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fc60003f05270 */ /*2970*/ @!P1 STS.64 [R3.X8+0x8], R4 ; /* 0x0000080403009388 */ /* 0x0001e80000008a00 */ /*2980*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2990*/ @P0 BRA 0x2fd0 ; /* 0x0000063000000947 */ /* 0x000fea0003800000 */ /*29a0*/ LDS.128 R12, [0x10] ; /* 0x00001000ff0c7984 */ /* 0x000e620000000c00 */ /*29b0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x188] ; /* 0x00006200ff037624 */ /* 0x001fc600078e00ff */ /*29c0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e220000000c00 */ /*29d0*/ IMAD R0, R0, -0x800, R3 ; /* 0xfffff80000007824 */ /* 0x000fca00078e0203 */ /*29e0*/ ISETP.GE.AND P1, PT, R0, 0xe1, PT ; /* 0x000000e10000780c */ /* 0x000fe20003f26270 */ /*29f0*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x002e4c0003f0e000 */ /*2a00*/ ISETP.GT.AND P0, PT, R0, 0x20, P0 ; /* 0x000000200000780c */ /* 0x002fc80000704270 */ /*2a10*/ FSEL R2, R12, R4, P0 ; /* 0x000000040c027208 */ /* 0x000fe40000000000 */ /*2a20*/ FSEL R3, R13, R5, P0 ; /* 0x000000050d037208 */ /* 0x000fe40000000000 */ /*2a30*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000e680000000c00 */ /*2a40*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e8c0003f0e000 */ /*2a50*/ ISETP.GT.AND P0, PT, R0, 0x40, P0 ; /* 0x000000400000780c */ /* 0x004fc80000704270 */ /*2a60*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x000fe40000000000 */ /*2a70*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fcc0000000000 */ /*2a80*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2a90*/ ISETP.GT.AND P0, PT, R0, 0x60, P0 ; /* 0x000000600000780c */ /* 0x001fc80000704270 */ /*2aa0*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe20000000000 */ /*2ab0*/ IMAD.MOV.U32 R8, RZ, RZ, RZ ; /* 0x000000ffff087224 */ /* 0x000fe200078e00ff */ /*2ac0*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*2ad0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2ae0*/ ISETP.GT.AND P0, PT, R0, 0x80, P0 ; /* 0x000000800000780c */ /* 0x001fc80000704270 */ /*2af0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*2b00*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fcc0000000000 */ /*2b10*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x002e0c0003f0e000 */ /*2b20*/ ISETP.GT.AND P0, PT, R0, 0xa0, P0 ; /* 0x000000a00000780c */ /* 0x001fc80000704270 */ /*2b30*/ FSEL R2, R4, R2, P0 ; /* 0x0000000204027208 */ /* 0x000fe40000000000 */ /*2b40*/ FSEL R3, R5, R3, P0 ; /* 0x0000000305037208 */ /* 0x000fcc0000000000 */ /*2b50*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*2b60*/ ISETP.GT.AND P0, PT, R0, 0xc0, P0 ; /* 0x000000c00000780c */ /* 0x001fc80000704270 */ /*2b70*/ FSEL R4, R6, R2, P0 ; /* 0x0000000206047208 */ /* 0x000fe40000000000 */ /*2b80*/ FSEL R5, R7, R3, P0 ; /* 0x0000000307057208 */ /* 0x000fe20000000000 */ /*2b90*/ @!P1 BRA 0x2fd0 ; /* 0x0000043000009947 */ /* 0x000fea0003800000 */ /*2ba0*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e240000000a00 */ /*2bb0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*2bc0*/ FSEL R4, R4, R2, !P0 ; /* 0x0000000204047208 */ /* 0x001fe40004000000 */ /*2bd0*/ FSEL R5, R5, R3, !P0 ; /* 0x0000000305057208 */ /* 0x000fe20004000000 */ /*2be0*/ BRA 0x2fd0 ; /* 0x000003e000007947 */ /* 0x000fea0003800000 */ /*2bf0*/ SHFL.DOWN PT, R6, R12, 0x1, 0x1f ; /* 0x08201f000c067f89 */ /* 0x020fe200000e0000 */ /*2c00*/ ISETP.NE.AND P1, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x001fc60003f25270 */ /*2c10*/ SHFL.DOWN PT, R7, R13, 0x1, 0x1f ; /* 0x08201f000d077f89 */ /* 0x000e2400000e0000 */ /*2c20*/ DSETP.GEU.AND P0, PT, R12, R6, PT ; /* 0x000000060c00722a */ /* 0x001e0c0003f0e000 */ /*2c30*/ ISETP.GT.OR P0, PT, R5, 0x1e, !P0 ; /* 0x0000001e0500780c */ /* 0x001fc80004704670 */ /*2c40*/ FSEL R8, R12, R6, P0 ; /* 0x000000060c087208 */ /* 0x000fe40000000000 */ /*2c50*/ FSEL R9, R13, R7, P0 ; /* 0x000000070d097208 */ /* 0x000fc60000000000 */ /*2c60*/ SHFL.DOWN PT, R6, R8, 0x2, 0x1f ; /* 0x08401f0008067f89 */ /* 0x000fe800000e0000 */ /*2c70*/ SHFL.DOWN PT, R7, R9, 0x2, 0x1f ; /* 0x08401f0009077f89 */ /* 0x000e2400000e0000 */ /*2c80*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x001e0c0003f0e000 */ /*2c90*/ ISETP.GT.OR P0, PT, R5, 0x1d, !P0 ; /* 0x0000001d0500780c */ /* 0x001fc80004704670 */ /*2ca0*/ FSEL R10, R8, R6, P0 ; /* 0x00000006080a7208 */ /* 0x000fe40000000000 */ /*2cb0*/ FSEL R11, R9, R7, P0 ; /* 0x00000007090b7208 */ /* 0x000fc60000000000 */ /*2cc0*/ SHFL.DOWN PT, R6, R10, 0x4, 0x1f ; /* 0x08801f000a067f89 */ /* 0x000fe800000e0000 */ /*2cd0*/ SHFL.DOWN PT, R7, R11, 0x4, 0x1f ; /* 0x08801f000b077f89 */ /* 0x000e2400000e0000 */ /*2ce0*/ DSETP.GEU.AND P0, PT, R10, R6, PT ; /* 0x000000060a00722a */ /* 0x001e0c0003f0e000 */ /*2cf0*/ ISETP.GT.OR P0, PT, R5, 0x1b, !P0 ; /* 0x0000001b0500780c */ /* 0x001fc80004704670 */ /*2d00*/ FSEL R12, R10, R6, P0 ; /* 0x000000060a0c7208 */ /* 0x000fe40000000000 */ /*2d10*/ FSEL R13, R11, R7, P0 ; /* 0x000000070b0d7208 */ /* 0x000fc60000000000 */ /*2d20*/ SHFL.DOWN PT, R6, R12, 0x8, 0x1f ; /* 0x09001f000c067f89 */ /* 0x000fe800000e0000 */ /*2d30*/ SHFL.DOWN PT, R7, R13, 0x8, 0x1f ; /* 0x09001f000d077f89 */ /* 0x000e2400000e0000 */ /*2d40*/ DSETP.GEU.AND P0, PT, R12, R6, PT ; /* 0x000000060c00722a */ /* 0x001e0c0003f0e000 */ /*2d50*/ ISETP.GT.OR P0, PT, R5, 0x17, !P0 ; /* 0x000000170500780c */ /* 0x001fc80004704670 */ /*2d60*/ FSEL R8, R12, R6, P0 ; /* 0x000000060c087208 */ /* 0x000fe40000000000 */ /*2d70*/ FSEL R9, R13, R7, P0 ; /* 0x000000070d097208 */ /* 0x000fc60000000000 */ /*2d80*/ SHFL.DOWN PT, R6, R8, 0x10, 0x1f ; /* 0x0a001f0008067f89 */ /* 0x000fe800000e0000 */ /*2d90*/ SHFL.DOWN PT, R7, R9, 0x10, 0x1f ; /* 0x0a001f0009077f89 */ /* 0x000e2400000e0000 */ /*2da0*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x001e0c0003f0e000 */ /*2db0*/ ISETP.GT.OR P0, PT, R5, 0xf, !P0 ; /* 0x0000000f0500780c */ /* 0x001fc80004704670 */ /*2dc0*/ FSEL R4, R8, R6, P0 ; /* 0x0000000608047208 */ /* 0x000fe20000000000 */ /*2dd0*/ IMAD.MOV.U32 R8, RZ, RZ, R2 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0002 */ /*2de0*/ FSEL R5, R9, R7, P0 ; /* 0x0000000709057208 */ /* 0x000fe40000000000 */ /*2df0*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fc60003f05270 */ /*2e00*/ @!P1 STS.64 [R3.X8+0x8], R4 ; /* 0x0000080403009388 */ /* 0x0001e80000008a00 */ /*2e10*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2e20*/ @P0 BRA 0x2fd0 ; /* 0x000001a000000947 */ /* 0x000fea0003800000 */ /*2e30*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e680000000c00 */ /*2e40*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*2e50*/ DSETP.GEU.AND P0, PT, R4, R8, PT ; /* 0x000000080400722a */ /* 0x002e4c0003f0e000 */ /*2e60*/ FSEL R2, R4, R8, !P0 ; /* 0x0000000804027208 */ /* 0x002fe40004000000 */ /*2e70*/ FSEL R3, R5, R9, !P0 ; /* 0x0000000905037208 */ /* 0x001fe40004000000 */ /*2e80*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000e280000000c00 */ /*2e90*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e4c0003f0e000 */ /*2ea0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x002fe40004000000 */ /*2eb0*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*2ec0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x004e4c0003f0e000 */ /*2ed0*/ FSEL R8, R2, R12, !P0 ; /* 0x0000000c02087208 */ /* 0x002fe40004000000 */ /*2ee0*/ FSEL R9, R3, R13, !P0 ; /* 0x0000000d03097208 */ /* 0x000fe40004000000 */ /*2ef0*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e680000000a00 */ /*2f00*/ DSETP.GEU.AND P0, PT, R8, R14, PT ; /* 0x0000000e0800722a */ /* 0x000e8c0003f0e000 */ /*2f10*/ FSEL R8, R8, R14, !P0 ; /* 0x0000000e08087208 */ /* 0x004fe40004000000 */ /*2f20*/ FSEL R9, R9, R15, !P0 ; /* 0x0000000f09097208 */ /* 0x000fcc0004000000 */ /*2f30*/ DSETP.GEU.AND P0, PT, R8, R4, PT ; /* 0x000000040800722a */ /* 0x001e0c0003f0e000 */ /*2f40*/ FSEL R4, R8, R4, !P0 ; /* 0x0000000408047208 */ /* 0x001fe20004000000 */ /*2f50*/ IMAD.MOV.U32 R8, RZ, RZ, RZ ; /* 0x000000ffff087224 */ /* 0x000fe200078e00ff */ /*2f60*/ FSEL R5, R9, R5, !P0 ; /* 0x0000000509057208 */ /* 0x000fcc0004000000 */ /*2f70*/ DSETP.GEU.AND P0, PT, R4, R6, PT ; /* 0x000000060400722a */ /* 0x000e0c0003f0e000 */ /*2f80*/ FSEL R4, R4, R6, !P0 ; /* 0x0000000604047208 */ /* 0x001fe40004000000 */ /*2f90*/ FSEL R5, R5, R7, !P0 ; /* 0x0000000705057208 */ /* 0x000fcc0004000000 */ /*2fa0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x002e0c0003f0e000 */ /*2fb0*/ FSEL R4, R4, R2, !P0 ; /* 0x0000000204047208 */ /* 0x001fe40004000000 */ /*2fc0*/ FSEL R5, R5, R3, !P0 ; /* 0x0000000305057208 */ /* 0x000fe40004000000 */ /*2fd0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*2fe0*/ ISETP.NE.AND P0, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fda0003f05270 */ /*2ff0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*3000*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */ /* 0x000e620000002500 */ /*3010*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x001fc800078e00ff */ /*3020*/ IMAD.WIDE.U32 R2, R2, R3, c[0x0][0x168] ; /* 0x00005a0002027625 */ /* 0x002fca00078e0003 */ /*3030*/ STG.E.64 [R2.64], R4 ; /* 0x0000000402007986 */ /* 0x000fe2000c101b06 */ /*3040*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*3050*/ BRA 0x3050; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*3060*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3070*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3080*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3090*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*30a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*30b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*30c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*30d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*30e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*30f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7minimumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ ISETP.NE.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fe20003f05270 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fd80000000a00 */ /*0030*/ @!P0 BRA 0x2f50 ; /* 0x00002f1000008947 */ /* 0x000fea0003800000 */ /*0040*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000e220000002100 */ /*0050*/ IMAD.MOV.U32 R0, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff007624 */ /* 0x000fe200078e00ff */ /*0060*/ BSSY B0, 0x2ea0 ; /* 0x00002e3000007945 */ /* 0x000fe80003800000 */ /*0070*/ ISETP.GE.U32.AND P0, PT, R0, 0x800, PT ; /* 0x000008000000780c */ /* 0x000fda0003f06070 */ /*0080*/ @!P0 BRA 0x1760 ; /* 0x000016d000008947 */ /* 0x000fea0003800000 */ /*0090*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*00a0*/ IMAD.WIDE R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x001fca00078e0205 */ /*00b0*/ LDG.E.64 R2, [R4.64+0x800] ; /* 0x0008000404027981 */ /* 0x000ea8000c1e1b00 */ /*00c0*/ LDG.E.64 R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x000ea8000c1e1b00 */ /*00d0*/ LDG.E.64 R8, [R4.64+0x1000] ; /* 0x0010000404087981 */ /* 0x000ee8000c1e1b00 */ /*00e0*/ LDG.E.64 R10, [R4.64+0x1800] ; /* 0x00180004040a7981 */ /* 0x000f28000c1e1b00 */ /*00f0*/ LDG.E.64 R12, [R4.64+0x2000] ; /* 0x00200004040c7981 */ /* 0x000f68000c1e1b00 */ /*0100*/ LDG.E.64 R14, [R4.64+0x2800] ; /* 0x00280004040e7981 */ /* 0x000f28000c1e1b00 */ /*0110*/ LDG.E.64 R16, [R4.64+0x3000] ; /* 0x0030000404107981 */ /* 0x000f28000c1e1b00 */ /*0120*/ LDG.E.64 R18, [R4.64+0x3800] ; /* 0x0038000404127981 */ /* 0x000f22000c1e1b00 */ /*0130*/ IADD3 R25, R0, -0x800, RZ ; /* 0xfffff80000197810 */ /* 0x000fe20007ffe0ff */ /*0140*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fc600078e00ff */ /*0150*/ ISETP.GE.U32.AND P1, PT, R25, 0x800, PT ; /* 0x000008001900780c */ /* 0x000fe20003f26070 */ /*0160*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x004e0c0003f0e000 */ /*0170*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*0180*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*0190*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x008e0c0003f0e000 */ /*01a0*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*01b0*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*01c0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*01d0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*01e0*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*01f0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x020e0c0003f0e000 */ /*0200*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*0210*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*0220*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*0230*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*0240*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*0250*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*0260*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*0270*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*0280*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0290*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*02a0*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fe20004000000 */ /*02b0*/ @!P1 BRA 0x540 ; /* 0x0000028000009947 */ /* 0x000fea0003800000 */ /*02c0*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fc800078e00ff */ /*02d0*/ IMAD.WIDE.U32 R6, R0, 0x8, R4 ; /* 0x0000000800067825 */ /* 0x000fca00078e0004 */ /*02e0*/ LDG.E.64 R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x0000a8000c1e1b00 */ /*02f0*/ LDG.E.64 R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x0000e8000c1e1b00 */ /*0300*/ LDG.E.64 R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000128000c1e1b00 */ /*0310*/ LDG.E.64 R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000168000c1e1b00 */ /*0320*/ LDG.E.64 R16, [R6.64+0x2000] ; /* 0x0020000406107981 */ /* 0x000128000c1e1b00 */ /*0330*/ LDG.E.64 R18, [R6.64+0x2800] ; /* 0x0028000406127981 */ /* 0x000128000c1e1b00 */ /*0340*/ LDG.E.64 R20, [R6.64+0x3000] ; /* 0x0030000406147981 */ /* 0x000128000c1e1b00 */ /*0350*/ LDG.E.64 R22, [R6.64+0x3800] ; /* 0x0038000406167981 */ /* 0x000124000c1e1b00 */ /*0360*/ IADD3 R6, -R0, c[0x0][0x170], RZ ; /* 0x00005c0000067a10 */ /* 0x001fc80007ffe1ff */ /*0370*/ ISETP.GE.U32.AND P1, PT, R6, 0x800, PT ; /* 0x000008000600780c */ /* 0x000fe20003f26070 */ /*0380*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x004e0c0003f0e000 */ /*0390*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*03a0*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*03b0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*03c0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*03d0*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*03e0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*03f0*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*0400*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*0410*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f0e000 */ /*0420*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*0430*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*0440*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*0450*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*0460*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*0470*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0480*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*0490*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fcc0004000000 */ /*04a0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*04b0*/ FSEL R2, R2, R20, !P0 ; /* 0x0000001402027208 */ /* 0x001fe40004000000 */ /*04c0*/ FSEL R3, R3, R21, !P0 ; /* 0x0000001503037208 */ /* 0x000fcc0004000000 */ /*04d0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*04e0*/ FSEL R2, R2, R22, !P0 ; /* 0x0000001602027208 */ /* 0x001fe40004000000 */ /*04f0*/ FSEL R3, R3, R23, !P0 ; /* 0x0000001703037208 */ /* 0x000fe20004000000 */ /*0500*/ @!P1 BRA 0x1310 ; /* 0x00000e0000009947 */ /* 0x000fea0003800000 */ /*0510*/ IADD3 R0, R0, 0x800, RZ ; /* 0x0000080000007810 */ /* 0x000fc80007ffe0ff */ /*0520*/ ISETP.GT.U32.AND P0, PT, R0, R25, PT ; /* 0x000000190000720c */ /* 0x000fda0003f04070 */ /*0530*/ @!P0 BRA 0x2d0 ; /* 0xfffffd9000008947 */ /* 0x000fea000383ffff */ /*0540*/ ISETP.GE.U32.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fda0003f06070 */ /*0550*/ @P0 BRA 0x1310 ; /* 0x00000db000000947 */ /* 0x000fea0003800000 */ /*0560*/ S2R R35, SR_TID.X ; /* 0x0000000000237919 */ /* 0x000e220000002100 */ /*0570*/ IADD3 R34, -R0, c[0x0][0x170], RZ ; /* 0x00005c0000227a10 */ /* 0x000fe20007ffe1ff */ /*0580*/ BSSY B1, 0x1310 ; /* 0x00000d8000017945 */ /* 0x000fe60003800000 */ /*0590*/ ISETP.GE.AND P0, PT, R35, R34, PT ; /* 0x000000222300720c */ /* 0x001fda0003f06270 */ /*05a0*/ @P0 BRA 0x1300 ; /* 0x00000d5000000947 */ /* 0x000fea0003800000 */ /*05b0*/ LOP3.LUT R5, RZ, R35, RZ, 0x33, !PT ; /* 0x00000023ff057212 */ /* 0x000fe200078e33ff */ /*05c0*/ BSSY B2, 0x700 ; /* 0x0000013000027945 */ /* 0x000fe60003800000 */ /*05d0*/ IADD3 R5, -R0, c[0x0][0x170], R5 ; /* 0x00005c0000057a10 */ /* 0x000fc80007ffe105 */ /*05e0*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*05f0*/ ISETP.GE.U32.AND P0, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f06070 */ /*0600*/ LOP3.LUT P1, R4, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304047812 */ /* 0x000fda000782c0ff */ /*0610*/ @!P1 BRA 0x6f0 ; /* 0x000000d000009947 */ /* 0x000fea0003800000 */ /*0620*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0004 */ /*0630*/ IMAD.IADD R7, R35, 0x1, R0 ; /* 0x0000000123077824 */ /* 0x000fe400078e0200 */ /*0640*/ IMAD.MOV.U32 R4, RZ, RZ, 0x8 ; /* 0x00000008ff047424 */ /* 0x000fc800078e00ff */ /*0650*/ IMAD.WIDE.U32 R4, R7, R4, c[0x0][0x160] ; /* 0x0000580007047625 */ /* 0x000fcc00078e0004 */ /*0660*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e1b00 */ /*0670*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*0680*/ IADD3 R35, R35, 0x100, RZ ; /* 0x0000010023237810 */ /* 0x000fe40007ffe0ff */ /*0690*/ ISETP.NE.AND P2, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f45270 */ /*06a0*/ IADD3 R7, R7, 0x100, RZ ; /* 0x0000010007077810 */ /* 0x000fe20007ffe0ff */ /*06b0*/ DSETP.GEU.AND P1, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f2e000 */ /*06c0*/ FSEL R2, R2, R4, !P1 ; /* 0x0000000402027208 */ /* 0x001fe40004800000 */ /*06d0*/ FSEL R3, R3, R5, !P1 ; /* 0x0000000503037208 */ /* 0x000fe40004800000 */ /*06e0*/ @P2 BRA 0x640 ; /* 0xffffff5000002947 */ /* 0x000fea000383ffff */ /*06f0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0700*/ @!P0 BRA 0x1300 ; /* 0x00000bf000008947 */ /* 0x000fea0003800000 */ /*0710*/ IMAD.IADD R4, R34, 0x1, -R35 ; /* 0x0000000122047824 */ /* 0x000fe200078e0a23 */ /*0720*/ BSSY B2, 0xde0 ; /* 0x000006b000027945 */ /* 0x000fe20003800000 */ /*0730*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0740*/ IADD3 R36, R35, 0x300, R0 ; /* 0x0000030023247810 */ /* 0x000fe40007ffe000 */ /*0750*/ ISETP.GT.AND P1, PT, R4, 0xc00, PT ; /* 0x00000c000400780c */ /* 0x000fda0003f24270 */ /*0760*/ @!P1 BRA 0xdd0 ; /* 0x0000066000009947 */ /* 0x000fea0003800000 */ /*0770*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0780*/ IADD3 R38, R34, -0xc00, RZ ; /* 0xfffff40022267810 */ /* 0x000fe40007ffe0ff */ /*0790*/ IMAD.IADD R32, R35, 0x1, R0 ; /* 0x0000000123207824 */ /* 0x000fe400078e0200 */ /*07a0*/ IMAD.MOV.U32 R37, RZ, RZ, 0x8 ; /* 0x00000008ff257424 */ /* 0x000fc800078e00ff */ /*07b0*/ IMAD.WIDE.U32 R32, R32, R37, c[0x0][0x160] ; /* 0x0000580020207625 */ /* 0x000fe200078e0025 */ /*07c0*/ IADD3 R30, R36, -0x200, RZ ; /* 0xfffffe00241e7810 */ /* 0x000fca0007ffe0ff */ /*07d0*/ LDG.E.64 R32, [R32.64] ; /* 0x0000000420207981 */ /* 0x000ea2000c1e1b00 */ /*07e0*/ IMAD.WIDE.U32 R30, R30, R37, c[0x0][0x160] ; /* 0x000058001e1e7625 */ /* 0x000fe200078e0025 */ /*07f0*/ IADD3 R28, R36, -0x100, RZ ; /* 0xffffff00241c7810 */ /* 0x000fca0007ffe0ff */ /*0800*/ LDG.E.64 R30, [R30.64] ; /* 0x000000041e1e7981 */ /* 0x000ee2000c1e1b00 */ /*0810*/ IMAD.WIDE.U32 R28, R28, R37, c[0x0][0x160] ; /* 0x000058001c1c7625 */ /* 0x000fcc00078e0025 */ /*0820*/ LDG.E.64 R28, [R28.64] ; /* 0x000000041c1c7981 */ /* 0x000f22000c1e1b00 */ /*0830*/ IMAD.WIDE.U32 R26, R36, R37, c[0x0][0x160] ; /* 0x00005800241a7625 */ /* 0x000fe200078e0025 */ /*0840*/ IADD3 R24, R0, 0x400, R35 ; /* 0x0000040000187810 */ /* 0x000fca0007ffe023 */ /*0850*/ LDG.E.64 R26, [R26.64] ; /* 0x000000041a1a7981 */ /* 0x000f62000c1e1b00 */ /*0860*/ IMAD.WIDE.U32 R24, R24, R37, c[0x0][0x160] ; /* 0x0000580018187625 */ /* 0x000fe200078e0025 */ /*0870*/ IADD3 R22, R36, 0x200, RZ ; /* 0x0000020024167810 */ /* 0x000fca0007ffe0ff */ /*0880*/ LDG.E.64 R24, [R24.64] ; /* 0x0000000418187981 */ /* 0x000f22000c1e1b00 */ /*0890*/ IMAD.WIDE.U32 R22, R22, R37, c[0x0][0x160] ; /* 0x0000580016167625 */ /* 0x000fe200078e0025 */ /*08a0*/ IADD3 R20, R36, 0x300, RZ ; /* 0x0000030024147810 */ /* 0x000fca0007ffe0ff */ /*08b0*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000416167981 */ /* 0x000f62000c1e1b00 */ /*08c0*/ IMAD.WIDE.U32 R20, R20, R37, c[0x0][0x160] ; /* 0x0000580014147625 */ /* 0x000fe200078e0025 */ /*08d0*/ IADD3 R18, R36, 0x400, RZ ; /* 0x0000040024127810 */ /* 0x000fca0007ffe0ff */ /*08e0*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000414147981 */ /* 0x000f62000c1e1b00 */ /*08f0*/ IMAD.WIDE.U32 R18, R18, R37, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x000fe200078e0025 */ /*0900*/ IADD3 R16, R0, 0x800, R35 ; /* 0x0000080000107810 */ /* 0x000fca0007ffe023 */ /*0910*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000412127981 */ /* 0x000f62000c1e1b00 */ /*0920*/ IMAD.WIDE.U32 R16, R16, R37, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fe200078e0025 */ /*0930*/ IADD3 R14, R36, 0x600, RZ ; /* 0x00000600240e7810 */ /* 0x000fca0007ffe0ff */ /*0940*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000f62000c1e1b00 */ /*0950*/ IMAD.WIDE.U32 R14, R14, R37, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x000fe200078e0025 */ /*0960*/ IADD3 R12, R36, 0x700, RZ ; /* 0x00000700240c7810 */ /* 0x000fca0007ffe0ff */ /*0970*/ LDG.E.64 R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000f62000c1e1b00 */ /*0980*/ IMAD.WIDE.U32 R12, R12, R37, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fe200078e0025 */ /*0990*/ IADD3 R10, R36, 0x800, RZ ; /* 0x00000800240a7810 */ /* 0x000fca0007ffe0ff */ /*09a0*/ LDG.E.64 R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000f62000c1e1b00 */ /*09b0*/ IMAD.WIDE.U32 R10, R10, R37, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fe200078e0025 */ /*09c0*/ IADD3 R8, R0, 0xc00, R35 ; /* 0x00000c0000087810 */ /* 0x000fca0007ffe023 */ /*09d0*/ LDG.E.64 R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000f62000c1e1b00 */ /*09e0*/ IMAD.WIDE.U32 R8, R8, R37, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0025 */ /*09f0*/ IADD3 R6, R36, 0xa00, RZ ; /* 0x00000a0024067810 */ /* 0x000fca0007ffe0ff */ /*0a00*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f62000c1e1b00 */ /*0a10*/ IMAD.WIDE.U32 R6, R6, R37, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fe200078e0025 */ /*0a20*/ IADD3 R4, R36, 0xb00, RZ ; /* 0x00000b0024047810 */ /* 0x000fca0007ffe0ff */ /*0a30*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000f62000c1e1b00 */ /*0a40*/ IMAD.WIDE.U32 R4, R4, R37, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fe200078e0025 */ /*0a50*/ IADD3 R40, R36, 0xc00, RZ ; /* 0x00000c0024287810 */ /* 0x000fca0007ffe0ff */ /*0a60*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000f62000c1e1b00 */ /*0a70*/ IMAD.WIDE.U32 R40, R40, R37, c[0x0][0x160] ; /* 0x0000580028287625 */ /* 0x000fcc00078e0025 */ /*0a80*/ LDG.E.64 R40, [R40.64] ; /* 0x0000000428287981 */ /* 0x000f62000c1e1b00 */ /*0a90*/ IADD3 R35, R35, 0x1000, RZ ; /* 0x0000100023237810 */ /* 0x000fe40007ffe0ff */ /*0aa0*/ IADD3 R36, R36, 0x1000, RZ ; /* 0x0000100024247810 */ /* 0x000fe40007ffe0ff */ /*0ab0*/ ISETP.GE.AND P2, PT, R35, R38, PT ; /* 0x000000262300720c */ /* 0x000fe20003f46270 */ /*0ac0*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x004e0c0003f2e000 */ /*0ad0*/ FSEL R2, R2, R32, !P1 ; /* 0x0000002002027208 */ /* 0x001fe40004800000 */ /*0ae0*/ FSEL R3, R3, R33, !P1 ; /* 0x0000002103037208 */ /* 0x000fcc0004800000 */ /*0af0*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x008e0c0003f2e000 */ /*0b00*/ FSEL R2, R2, R30, !P1 ; /* 0x0000001e02027208 */ /* 0x001fe40004800000 */ /*0b10*/ FSEL R3, R3, R31, !P1 ; /* 0x0000001f03037208 */ /* 0x000fcc0004800000 */ /*0b20*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x010e0c0003f2e000 */ /*0b30*/ FSEL R2, R2, R28, !P1 ; /* 0x0000001c02027208 */ /* 0x001fe40004800000 */ /*0b40*/ FSEL R3, R3, R29, !P1 ; /* 0x0000001d03037208 */ /* 0x000fcc0004800000 */ /*0b50*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x020e0c0003f2e000 */ /*0b60*/ FSEL R2, R2, R26, !P1 ; /* 0x0000001a02027208 */ /* 0x001fe40004800000 */ /*0b70*/ FSEL R3, R3, R27, !P1 ; /* 0x0000001b03037208 */ /* 0x000fcc0004800000 */ /*0b80*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*0b90*/ FSEL R2, R2, R24, !P1 ; /* 0x0000001802027208 */ /* 0x001fe40004800000 */ /*0ba0*/ FSEL R3, R3, R25, !P1 ; /* 0x0000001903037208 */ /* 0x000fcc0004800000 */ /*0bb0*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*0bc0*/ FSEL R2, R2, R22, !P1 ; /* 0x0000001602027208 */ /* 0x001fe40004800000 */ /*0bd0*/ FSEL R3, R3, R23, !P1 ; /* 0x0000001703037208 */ /* 0x000fcc0004800000 */ /*0be0*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*0bf0*/ FSEL R2, R2, R20, !P1 ; /* 0x0000001402027208 */ /* 0x001fe40004800000 */ /*0c00*/ FSEL R3, R3, R21, !P1 ; /* 0x0000001503037208 */ /* 0x000fcc0004800000 */ /*0c10*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*0c20*/ FSEL R2, R2, R18, !P1 ; /* 0x0000001202027208 */ /* 0x001fe40004800000 */ /*0c30*/ FSEL R3, R3, R19, !P1 ; /* 0x0000001303037208 */ /* 0x000fcc0004800000 */ /*0c40*/ DSETP.GEU.AND P1, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f2e000 */ /*0c50*/ FSEL R2, R2, R16, !P1 ; /* 0x0000001002027208 */ /* 0x001fe40004800000 */ /*0c60*/ FSEL R3, R3, R17, !P1 ; /* 0x0000001103037208 */ /* 0x000fcc0004800000 */ /*0c70*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f2e000 */ /*0c80*/ FSEL R2, R2, R14, !P1 ; /* 0x0000000e02027208 */ /* 0x001fe40004800000 */ /*0c90*/ FSEL R3, R3, R15, !P1 ; /* 0x0000000f03037208 */ /* 0x000fcc0004800000 */ /*0ca0*/ DSETP.GEU.AND P1, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f2e000 */ /*0cb0*/ FSEL R2, R2, R12, !P1 ; /* 0x0000000c02027208 */ /* 0x001fe40004800000 */ /*0cc0*/ FSEL R3, R3, R13, !P1 ; /* 0x0000000d03037208 */ /* 0x000fcc0004800000 */ /*0cd0*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*0ce0*/ FSEL R2, R2, R10, !P1 ; /* 0x0000000a02027208 */ /* 0x001fe40004800000 */ /*0cf0*/ FSEL R3, R3, R11, !P1 ; /* 0x0000000b03037208 */ /* 0x000fcc0004800000 */ /*0d00*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*0d10*/ FSEL R2, R2, R8, !P1 ; /* 0x0000000802027208 */ /* 0x001fe40004800000 */ /*0d20*/ FSEL R3, R3, R9, !P1 ; /* 0x0000000903037208 */ /* 0x000fcc0004800000 */ /*0d30*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f2e000 */ /*0d40*/ FSEL R2, R2, R6, !P1 ; /* 0x0000000602027208 */ /* 0x001fe40004800000 */ /*0d50*/ FSEL R3, R3, R7, !P1 ; /* 0x0000000703037208 */ /* 0x000fcc0004800000 */ /*0d60*/ DSETP.GEU.AND P1, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x000e0c0003f2e000 */ /*0d70*/ FSEL R2, R2, R4, !P1 ; /* 0x0000000402027208 */ /* 0x001fe40004800000 */ /*0d80*/ FSEL R3, R3, R5, !P1 ; /* 0x0000000503037208 */ /* 0x000fcc0004800000 */ /*0d90*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x000e0c0003f2e000 */ /*0da0*/ FSEL R2, R2, R40, !P1 ; /* 0x0000002802027208 */ /* 0x001fe40004800000 */ /*0db0*/ FSEL R3, R3, R41, !P1 ; /* 0x0000002903037208 */ /* 0x000fe20004800000 */ /*0dc0*/ @!P2 BRA 0x790 ; /* 0xfffff9c00000a947 */ /* 0x000fea000383ffff */ /*0dd0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0de0*/ IMAD.IADD R4, R34, 0x1, -R35 ; /* 0x0000000122047824 */ /* 0x000fe200078e0a23 */ /*0df0*/ BSSY B2, 0x1160 ; /* 0x0000036000027945 */ /* 0x000fe80003800000 */ /*0e00*/ ISETP.GT.AND P1, PT, R4, 0x400, PT ; /* 0x000004000400780c */ /* 0x000fda0003f24270 */ /*0e10*/ @!P1 BRA 0x1150 ; /* 0x0000033000009947 */ /* 0x000fea0003800000 */ /*0e20*/ IMAD.IADD R4, R35, 0x1, R0 ; /* 0x0000000123047824 */ /* 0x000fe400078e0200 */ /*0e30*/ IMAD.MOV.U32 R19, RZ, RZ, 0x8 ; /* 0x00000008ff137424 */ /* 0x000fc800078e00ff */ /*0e40*/ IMAD.WIDE.U32 R4, R4, R19, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fe200078e0013 */ /*0e50*/ IADD3 R6, R36, -0x200, RZ ; /* 0xfffffe0024067810 */ /* 0x000fca0007ffe0ff */ /*0e60*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e1b00 */ /*0e70*/ IMAD.WIDE.U32 R6, R6, R19, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fe200078e0013 */ /*0e80*/ IADD3 R10, R36, -0x100, RZ ; /* 0xffffff00240a7810 */ /* 0x000fca0007ffe0ff */ /*0e90*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ee2000c1e1b00 */ /*0ea0*/ IMAD.WIDE.U32 R10, R10, R19, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fcc00078e0013 */ /*0eb0*/ LDG.E.64 R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000f22000c1e1b00 */ /*0ec0*/ IMAD.WIDE.U32 R8, R36, R19, c[0x0][0x160] ; /* 0x0000580024087625 */ /* 0x000fe200078e0013 */ /*0ed0*/ IADD3 R12, R0, 0x400, R35 ; /* 0x00000400000c7810 */ /* 0x000fca0007ffe023 */ /*0ee0*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f62000c1e1b00 */ /*0ef0*/ IMAD.WIDE.U32 R12, R12, R19, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fe200078e0013 */ /*0f00*/ IADD3 R14, R36, 0x200, RZ ; /* 0x00000200240e7810 */ /* 0x000fca0007ffe0ff */ /*0f10*/ LDG.E.64 R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000f22000c1e1b00 */ /*0f20*/ IMAD.WIDE.U32 R14, R14, R19, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x000fe200078e0013 */ /*0f30*/ IADD3 R16, R36, 0x300, RZ ; /* 0x0000030024107810 */ /* 0x000fca0007ffe0ff */ /*0f40*/ LDG.E.64 R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000f62000c1e1b00 */ /*0f50*/ IMAD.WIDE.U32 R16, R16, R19, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fe200078e0013 */ /*0f60*/ IADD3 R18, R36, 0x400, RZ ; /* 0x0000040024127810 */ /* 0x000fca0007ffe0ff */ /*0f70*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000f62000c1e1b00 */ /*0f80*/ IMAD.WIDE.U32 R18, R18, R19, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x000fcc00078e0013 */ /*0f90*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000412127981 */ /* 0x000f62000c1e1b00 */ /*0fa0*/ IADD3 R35, R35, 0x800, RZ ; /* 0x0000080023237810 */ /* 0x000fe40007ffe0ff */ /*0fb0*/ IADD3 R36, R36, 0x800, RZ ; /* 0x0000080024247810 */ /* 0x000fe20007ffe0ff */ /*0fc0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*0fd0*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*0fe0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*0ff0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x008e0c0003f0e000 */ /*1000*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*1010*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*1020*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*1030*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*1040*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*1050*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x020e0c0003f0e000 */ /*1060*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*1070*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*1080*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f0e000 */ /*1090*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*10a0*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*10b0*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*10c0*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*10d0*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*10e0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*10f0*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*1100*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fe40004000000 */ /*1110*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*1120*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*1130*/ FSEL R2, R2, R18, !P1 ; /* 0x0000001202027208 */ /* 0x001fe40004800000 */ /*1140*/ FSEL R3, R3, R19, !P1 ; /* 0x0000001303037208 */ /* 0x000fe40004800000 */ /*1150*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1160*/ ISETP.LT.OR P0, PT, R35, R34, P0 ; /* 0x000000222300720c */ /* 0x000fda0000701670 */ /*1170*/ @!P0 BRA 0x1300 ; /* 0x0000018000008947 */ /* 0x000fea0003800000 */ /*1180*/ IMAD.IADD R4, R35, 0x1, R0 ; /* 0x0000000123047824 */ /* 0x000fe400078e0200 */ /*1190*/ IMAD.MOV.U32 R37, RZ, RZ, 0x8 ; /* 0x00000008ff257424 */ /* 0x000fc800078e00ff */ /*11a0*/ IMAD.WIDE.U32 R4, R4, R37, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fe200078e0025 */ /*11b0*/ IADD3 R6, R36, -0x200, RZ ; /* 0xfffffe0024067810 */ /* 0x000fca0007ffe0ff */ /*11c0*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e1b00 */ /*11d0*/ IMAD.WIDE.U32 R6, R6, R37, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fe200078e0025 */ /*11e0*/ IADD3 R8, R36, -0x100, RZ ; /* 0xffffff0024087810 */ /* 0x000fca0007ffe0ff */ /*11f0*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ee2000c1e1b00 */ /*1200*/ IMAD.WIDE.U32 R8, R8, R37, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fcc00078e0025 */ /*1210*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f22000c1e1b00 */ /*1220*/ IMAD.WIDE.U32 R36, R36, R37, c[0x0][0x160] ; /* 0x0000580024247625 */ /* 0x000fcc00078e0025 */ /*1230*/ LDG.E.64 R36, [R36.64] ; /* 0x0000000424247981 */ /* 0x000f62000c1e1b00 */ /*1240*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*1250*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*1260*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*1270*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x008e0c0003f0e000 */ /*1280*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*1290*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*12a0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x010e0c0003f0e000 */ /*12b0*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*12c0*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*12d0*/ DSETP.GEU.AND P0, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x020e0c0003f0e000 */ /*12e0*/ FSEL R2, R2, R36, !P0 ; /* 0x0000002402027208 */ /* 0x001fe40004000000 */ /*12f0*/ FSEL R3, R3, R37, !P0 ; /* 0x0000002503037208 */ /* 0x000fe40004000000 */ /*1300*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1310*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x000fe800000e0000 */ /*1320*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*1330*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e680000000000 */ /*1340*/ S2R R11, SR_TID.X ; /* 0x00000000000b7919 */ /* 0x000ea20000002100 */ /*1350*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e220003f0e000 */ /*1360*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x002fca0003f25270 */ /*1370*/ ISETP.GT.OR P0, PT, R10, 0x1e, !P0 ; /* 0x0000001e0a00780c */ /* 0x001fc80004704670 */ /*1380*/ FSEL R6, R2, R4, P0 ; /* 0x0000000402067208 */ /* 0x000fe40000000000 */ /*1390*/ FSEL R7, R3, R5, P0 ; /* 0x0000000503077208 */ /* 0x000fc60000000000 */ /*13a0*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe200000e0000 */ /*13b0*/ @!P1 SHF.R.S32.HI R0, RZ, 0x1f, R11 ; /* 0x0000001fff009819 */ /* 0x004fc6000001140b */ /*13c0*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2200000e0000 */ /*13d0*/ @!P1 LEA.HI R0, R0, R11, RZ, 0x5 ; /* 0x0000000b00009211 */ /* 0x000fc800078f28ff */ /*13e0*/ @!P1 SHF.R.S32.HI R0, RZ, 0x5, R0 ; /* 0x00000005ff009819 */ /* 0x000fe20000011400 */ /*13f0*/ DSETP.GEU.AND P0, PT, R6, R4, PT ; /* 0x000000040600722a */ /* 0x001e0c0003f0e000 */ /*1400*/ ISETP.GT.OR P0, PT, R10, 0x1d, !P0 ; /* 0x0000001d0a00780c */ /* 0x001fc80004704670 */ /*1410*/ FSEL R4, R6, R4, P0 ; /* 0x0000000406047208 */ /* 0x000fe40000000000 */ /*1420*/ FSEL R5, R7, R5, P0 ; /* 0x0000000507057208 */ /* 0x000fc60000000000 */ /*1430*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*1440*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*1450*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*1460*/ ISETP.GT.OR P0, PT, R10, 0x1b, !P0 ; /* 0x0000001b0a00780c */ /* 0x001fc80004704670 */ /*1470*/ FSEL R8, R4, R2, P0 ; /* 0x0000000204087208 */ /* 0x000fe40000000000 */ /*1480*/ FSEL R9, R5, R3, P0 ; /* 0x0000000305097208 */ /* 0x000fe20000000000 */ /*1490*/ @!P1 IMAD.SHL.U32 R5, R0, 0x8, RZ ; /* 0x0000000800059824 */ /* 0x000fe400078e00ff */ /*14a0*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe800000e0000 */ /*14b0*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e2400000e0000 */ /*14c0*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*14d0*/ ISETP.GT.OR P0, PT, R10, 0x17, !P0 ; /* 0x000000170a00780c */ /* 0x001fc80004704670 */ /*14e0*/ FSEL R6, R8, R2, P0 ; /* 0x0000000208067208 */ /* 0x000fe40000000000 */ /*14f0*/ FSEL R7, R9, R3, P0 ; /* 0x0000000309077208 */ /* 0x000fc60000000000 */ /*1500*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*1510*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*1520*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x001e0c0003f0e000 */ /*1530*/ ISETP.GT.OR P0, PT, R10, 0xf, !P0 ; /* 0x0000000f0a00780c */ /* 0x001fc80004704670 */ /*1540*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x000fe20000000000 */ /*1550*/ IMAD.MOV.U32 R6, RZ, RZ, R11 ; /* 0x000000ffff067224 */ /* 0x000fe200078e000b */ /*1560*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe40000000000 */ /*1570*/ ISETP.NE.AND P0, PT, R11, RZ, PT ; /* 0x000000ff0b00720c */ /* 0x000fc60003f05270 */ /*1580*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*1590*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*15a0*/ @P0 BRA 0x2e90 ; /* 0x000018e000000947 */ /* 0x000fea0003800000 */ /*15b0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e280000000c00 */ /*15c0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*15d0*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*15e0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*15f0*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*1600*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*1610*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*1620*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe20004000000 */ /*1630*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe200078e00ff */ /*1640*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*1650*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*1660*/ FSEL R4, R2, R8, !P0 ; /* 0x0000000802047208 */ /* 0x001fe40004000000 */ /*1670*/ FSEL R5, R3, R9, !P0 ; /* 0x0000000903057208 */ /* 0x000fe40004000000 */ /*1680*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*1690*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*16a0*/ FSEL R4, R4, R10, !P0 ; /* 0x0000000a04047208 */ /* 0x002fe40004000000 */ /*16b0*/ FSEL R5, R5, R11, !P0 ; /* 0x0000000b05057208 */ /* 0x000fcc0004000000 */ /*16c0*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*16d0*/ FSEL R4, R4, R12, !P0 ; /* 0x0000000c04047208 */ /* 0x002fe40004000000 */ /*16e0*/ FSEL R5, R5, R13, !P0 ; /* 0x0000000d05057208 */ /* 0x000fcc0004000000 */ /*16f0*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*1700*/ FSEL R4, R4, R14, !P0 ; /* 0x0000000e04047208 */ /* 0x002fe40004000000 */ /*1710*/ FSEL R5, R5, R15, !P0 ; /* 0x0000000f05057208 */ /* 0x000fcc0004000000 */ /*1720*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*1730*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*1740*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*1750*/ BRA 0x2e90 ; /* 0x0000173000007947 */ /* 0x000fea0003800000 */ /*1760*/ ISETP.GE.AND P0, PT, R4, c[0x0][0x170], PT ; /* 0x00005c0004007a0c */ /* 0x001fe20003f06270 */ /*1770*/ BSSY B1, 0x1800 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*1780*/ IMAD.MOV.U32 R5, RZ, RZ, R4 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0004 */ /*1790*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fd4000001ff00 */ /*17a0*/ @P0 BRA 0x17f0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*17b0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x000fc800078e00ff */ /*17c0*/ IMAD.WIDE.U32 R2, R4, R3, c[0x0][0x160] ; /* 0x0000580004027625 */ /* 0x000fcc00078e0003 */ /*17d0*/ LDG.E.64 R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e1b00 */ /*17e0*/ IADD3 R5, R4, 0x100, RZ ; /* 0x0000010004057810 */ /* 0x000fc60007ffe0ff */ /*17f0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1800*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*1810*/ BSSY B1, 0x2540 ; /* 0x00000d2000017945 */ /* 0x000fd80003800000 */ /*1820*/ @P0 BRA 0x2530 ; /* 0x00000d0000000947 */ /* 0x000fea0003800000 */ /*1830*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*1840*/ BSSY B2, 0x1960 ; /* 0x0000011000027945 */ /* 0x000fe60003800000 */ /*1850*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*1860*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*1870*/ ISETP.GE.U32.AND P0, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f06070 */ /*1880*/ LOP3.LUT P1, R6, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306067812 */ /* 0x000fda000782c0ff */ /*1890*/ @!P1 BRA 0x1950 ; /* 0x000000b000009947 */ /* 0x000fea0003800000 */ /*18a0*/ IMAD.MOV.U32 R8, RZ, RZ, R6 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0006 */ /*18b0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*18c0*/ IMAD.WIDE.U32 R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fcc00078e0006 */ /*18d0*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e1b00 */ /*18e0*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*18f0*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe40007ffe0ff */ /*1900*/ ISETP.NE.AND P2, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe20003f45270 */ /*1910*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f2e000 */ /*1920*/ FSEL R2, R2, R6, !P1 ; /* 0x0000000602027208 */ /* 0x001fe40004800000 */ /*1930*/ FSEL R3, R3, R7, !P1 ; /* 0x0000000703037208 */ /* 0x000fc80004800000 */ /*1940*/ @P2 BRA 0x18b0 ; /* 0xffffff6000002947 */ /* 0x000fea000383ffff */ /*1950*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1960*/ @!P0 BRA 0x2530 ; /* 0x00000bc000008947 */ /* 0x000fea0003800000 */ /*1970*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x000fe20007ffe1ff */ /*1980*/ BSSY B2, 0x2020 ; /* 0x0000069000027945 */ /* 0x000fe20003800000 */ /*1990*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*19a0*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fda0003f24270 */ /*19b0*/ @!P1 BRA 0x2010 ; /* 0x0000065000009947 */ /* 0x000fea0003800000 */ /*19c0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*19d0*/ IADD3 R12, R0, -0xc00, RZ ; /* 0xfffff400000c7810 */ /* 0x000fe40007ffe0ff */ /*19e0*/ IMAD.MOV.U32 R16, RZ, RZ, 0x8 ; /* 0x00000008ff107424 */ /* 0x000fc800078e00ff */ /*19f0*/ IMAD.WIDE.U32 R6, R5.reuse, R16, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x040fe200078e0010 */ /*1a00*/ IADD3 R9, R5, 0x100, RZ ; /* 0x0000010005097810 */ /* 0x000fca0007ffe0ff */ /*1a10*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e1b00 */ /*1a20*/ IMAD.WIDE.U32 R8, R9, R16, c[0x0][0x160] ; /* 0x0000580009087625 */ /* 0x000fe200078e0010 */ /*1a30*/ IADD3 R11, R5, 0x200, RZ ; /* 0x00000200050b7810 */ /* 0x000fca0007ffe0ff */ /*1a40*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000ee2000c1e1b00 */ /*1a50*/ IMAD.WIDE.U32 R10, R11, R16, c[0x0][0x160] ; /* 0x000058000b0a7625 */ /* 0x000fe200078e0010 */ /*1a60*/ IADD3 R15, R5, 0x300, RZ ; /* 0x00000300050f7810 */ /* 0x000fca0007ffe0ff */ /*1a70*/ LDG.E.64 R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000f22000c1e1b00 */ /*1a80*/ IMAD.WIDE.U32 R14, R15, R16, c[0x0][0x160] ; /* 0x000058000f0e7625 */ /* 0x000fe200078e0010 */ /*1a90*/ IADD3 R19, R5, 0x400, RZ ; /* 0x0000040005137810 */ /* 0x000fca0007ffe0ff */ /*1aa0*/ LDG.E.64 R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000f22000c1e1b00 */ /*1ab0*/ IMAD.WIDE.U32 R18, R19, R16, c[0x0][0x160] ; /* 0x0000580013127625 */ /* 0x000fe200078e0010 */ /*1ac0*/ IADD3 R21, R5, 0x500, RZ ; /* 0x0000050005157810 */ /* 0x000fca0007ffe0ff */ /*1ad0*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000412127981 */ /* 0x000f22000c1e1b00 */ /*1ae0*/ IMAD.WIDE.U32 R20, R21, R16, c[0x0][0x160] ; /* 0x0000580015147625 */ /* 0x000fe200078e0010 */ /*1af0*/ IADD3 R23, R5, 0x600, RZ ; /* 0x0000060005177810 */ /* 0x000fca0007ffe0ff */ /*1b00*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000414147981 */ /* 0x000f22000c1e1b00 */ /*1b10*/ IMAD.WIDE.U32 R22, R23, R16, c[0x0][0x160] ; /* 0x0000580017167625 */ /* 0x000fe200078e0010 */ /*1b20*/ IADD3 R25, R5, 0x700, RZ ; /* 0x0000070005197810 */ /* 0x000fca0007ffe0ff */ /*1b30*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000416167981 */ /* 0x000f22000c1e1b00 */ /*1b40*/ IMAD.WIDE.U32 R24, R25, R16, c[0x0][0x160] ; /* 0x0000580019187625 */ /* 0x000fe200078e0010 */ /*1b50*/ IADD3 R27, R5, 0x800, RZ ; /* 0x00000800051b7810 */ /* 0x000fca0007ffe0ff */ /*1b60*/ LDG.E.64 R24, [R24.64] ; /* 0x0000000418187981 */ /* 0x000f22000c1e1b00 */ /*1b70*/ IMAD.WIDE.U32 R26, R27, R16, c[0x0][0x160] ; /* 0x000058001b1a7625 */ /* 0x000fe200078e0010 */ /*1b80*/ IADD3 R29, R5, 0x900, RZ ; /* 0x00000900051d7810 */ /* 0x000fca0007ffe0ff */ /*1b90*/ LDG.E.64 R26, [R26.64] ; /* 0x000000041a1a7981 */ /* 0x000f22000c1e1b00 */ /*1ba0*/ IMAD.WIDE.U32 R28, R29, R16, c[0x0][0x160] ; /* 0x000058001d1c7625 */ /* 0x000fe200078e0010 */ /*1bb0*/ IADD3 R31, R5, 0xa00, RZ ; /* 0x00000a00051f7810 */ /* 0x000fca0007ffe0ff */ /*1bc0*/ LDG.E.64 R28, [R28.64] ; /* 0x000000041c1c7981 */ /* 0x000f22000c1e1b00 */ /*1bd0*/ IMAD.WIDE.U32 R30, R31, R16, c[0x0][0x160] ; /* 0x000058001f1e7625 */ /* 0x000fe200078e0010 */ /*1be0*/ IADD3 R33, R5, 0xb00, RZ ; /* 0x00000b0005217810 */ /* 0x000fca0007ffe0ff */ /*1bf0*/ LDG.E.64 R30, [R30.64] ; /* 0x000000041e1e7981 */ /* 0x000f22000c1e1b00 */ /*1c00*/ IMAD.WIDE.U32 R32, R33, R16, c[0x0][0x160] ; /* 0x0000580021207625 */ /* 0x000fe200078e0010 */ /*1c10*/ IADD3 R35, R5, 0xc00, RZ ; /* 0x00000c0005237810 */ /* 0x000fca0007ffe0ff */ /*1c20*/ LDG.E.64 R32, [R32.64] ; /* 0x0000000420207981 */ /* 0x000f22000c1e1b00 */ /*1c30*/ IMAD.WIDE.U32 R34, R35, R16, c[0x0][0x160] ; /* 0x0000580023227625 */ /* 0x000fe200078e0010 */ /*1c40*/ IADD3 R37, R5, 0xd00, RZ ; /* 0x00000d0005257810 */ /* 0x000fca0007ffe0ff */ /*1c50*/ LDG.E.64 R34, [R34.64] ; /* 0x0000000422227981 */ /* 0x000f22000c1e1b00 */ /*1c60*/ IMAD.WIDE.U32 R36, R37, R16, c[0x0][0x160] ; /* 0x0000580025247625 */ /* 0x000fe200078e0010 */ /*1c70*/ IADD3 R39, R5, 0xe00, RZ ; /* 0x00000e0005277810 */ /* 0x000fca0007ffe0ff */ /*1c80*/ LDG.E.64 R36, [R36.64] ; /* 0x0000000424247981 */ /* 0x000f22000c1e1b00 */ /*1c90*/ IMAD.WIDE.U32 R38, R39, R16, c[0x0][0x160] ; /* 0x0000580027267625 */ /* 0x000fe200078e0010 */ /*1ca0*/ IADD3 R17, R5, 0xf00, RZ ; /* 0x00000f0005117810 */ /* 0x000fca0007ffe0ff */ /*1cb0*/ LDG.E.64 R38, [R38.64] ; /* 0x0000000426267981 */ /* 0x000f22000c1e1b00 */ /*1cc0*/ IMAD.WIDE.U32 R16, R17, R16, c[0x0][0x160] ; /* 0x0000580011107625 */ /* 0x000fcc00078e0010 */ /*1cd0*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000f22000c1e1b00 */ /*1ce0*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*1cf0*/ ISETP.GE.AND P2, PT, R5, R12, PT ; /* 0x0000000c0500720c */ /* 0x000fe20003f46270 */ /*1d00*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f2e000 */ /*1d10*/ FSEL R2, R2, R6, !P1 ; /* 0x0000000602027208 */ /* 0x001fe40004800000 */ /*1d20*/ FSEL R3, R3, R7, !P1 ; /* 0x0000000703037208 */ /* 0x000fcc0004800000 */ /*1d30*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x008e0c0003f2e000 */ /*1d40*/ FSEL R2, R2, R8, !P1 ; /* 0x0000000802027208 */ /* 0x001fe40004800000 */ /*1d50*/ FSEL R3, R3, R9, !P1 ; /* 0x0000000903037208 */ /* 0x000fcc0004800000 */ /*1d60*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f2e000 */ /*1d70*/ FSEL R2, R2, R10, !P1 ; /* 0x0000000a02027208 */ /* 0x001fe40004800000 */ /*1d80*/ FSEL R3, R3, R11, !P1 ; /* 0x0000000b03037208 */ /* 0x000fcc0004800000 */ /*1d90*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f2e000 */ /*1da0*/ FSEL R2, R2, R14, !P1 ; /* 0x0000000e02027208 */ /* 0x001fe40004800000 */ /*1db0*/ FSEL R3, R3, R15, !P1 ; /* 0x0000000f03037208 */ /* 0x000fcc0004800000 */ /*1dc0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*1dd0*/ FSEL R2, R2, R18, !P1 ; /* 0x0000001202027208 */ /* 0x001fe40004800000 */ /*1de0*/ FSEL R3, R3, R19, !P1 ; /* 0x0000001303037208 */ /* 0x000fcc0004800000 */ /*1df0*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*1e00*/ FSEL R2, R2, R20, !P1 ; /* 0x0000001402027208 */ /* 0x001fe40004800000 */ /*1e10*/ FSEL R3, R3, R21, !P1 ; /* 0x0000001503037208 */ /* 0x000fcc0004800000 */ /*1e20*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*1e30*/ FSEL R2, R2, R22, !P1 ; /* 0x0000001602027208 */ /* 0x001fe40004800000 */ /*1e40*/ FSEL R3, R3, R23, !P1 ; /* 0x0000001703037208 */ /* 0x000fcc0004800000 */ /*1e50*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*1e60*/ FSEL R2, R2, R24, !P1 ; /* 0x0000001802027208 */ /* 0x001fe40004800000 */ /*1e70*/ FSEL R3, R3, R25, !P1 ; /* 0x0000001903037208 */ /* 0x000fcc0004800000 */ /*1e80*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*1e90*/ FSEL R2, R2, R26, !P1 ; /* 0x0000001a02027208 */ /* 0x001fe40004800000 */ /*1ea0*/ FSEL R3, R3, R27, !P1 ; /* 0x0000001b03037208 */ /* 0x000fcc0004800000 */ /*1eb0*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*1ec0*/ FSEL R2, R2, R28, !P1 ; /* 0x0000001c02027208 */ /* 0x001fe40004800000 */ /*1ed0*/ FSEL R3, R3, R29, !P1 ; /* 0x0000001d03037208 */ /* 0x000fcc0004800000 */ /*1ee0*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*1ef0*/ FSEL R2, R2, R30, !P1 ; /* 0x0000001e02027208 */ /* 0x001fe40004800000 */ /*1f00*/ FSEL R3, R3, R31, !P1 ; /* 0x0000001f03037208 */ /* 0x000fcc0004800000 */ /*1f10*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*1f20*/ FSEL R2, R2, R32, !P1 ; /* 0x0000002002027208 */ /* 0x001fe40004800000 */ /*1f30*/ FSEL R3, R3, R33, !P1 ; /* 0x0000002103037208 */ /* 0x000fcc0004800000 */ /*1f40*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x000e0c0003f2e000 */ /*1f50*/ FSEL R2, R2, R34, !P1 ; /* 0x0000002202027208 */ /* 0x001fe40004800000 */ /*1f60*/ FSEL R3, R3, R35, !P1 ; /* 0x0000002303037208 */ /* 0x000fcc0004800000 */ /*1f70*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x000e0c0003f2e000 */ /*1f80*/ FSEL R2, R2, R36, !P1 ; /* 0x0000002402027208 */ /* 0x001fe40004800000 */ /*1f90*/ FSEL R3, R3, R37, !P1 ; /* 0x0000002503037208 */ /* 0x000fcc0004800000 */ /*1fa0*/ DSETP.GEU.AND P1, PT, R2, R38, PT ; /* 0x000000260200722a */ /* 0x000e0c0003f2e000 */ /*1fb0*/ FSEL R2, R2, R38, !P1 ; /* 0x0000002602027208 */ /* 0x001fe40004800000 */ /*1fc0*/ FSEL R3, R3, R39, !P1 ; /* 0x0000002703037208 */ /* 0x000fcc0004800000 */ /*1fd0*/ DSETP.GEU.AND P1, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f2e000 */ /*1fe0*/ FSEL R2, R2, R16, !P1 ; /* 0x0000001002027208 */ /* 0x001fe40004800000 */ /*1ff0*/ FSEL R3, R3, R17, !P1 ; /* 0x0000001103037208 */ /* 0x000fe20004800000 */ /*2000*/ @!P2 BRA 0x19e0 ; /* 0xfffff9d00000a947 */ /* 0x000fea000383ffff */ /*2010*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2020*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x000fe20007ffe1ff */ /*2030*/ BSSY B2, 0x2390 ; /* 0x0000035000027945 */ /* 0x000fe60003800000 */ /*2040*/ ISETP.GT.AND P1, PT, R6, 0x400, PT ; /* 0x000004000600780c */ /* 0x000fda0003f24270 */ /*2050*/ @!P1 BRA 0x2380 ; /* 0x0000032000009947 */ /* 0x000fea0003800000 */ /*2060*/ IMAD.MOV.U32 R21, RZ, RZ, 0x8 ; /* 0x00000008ff157424 */ /* 0x000fc800078e00ff */ /*2070*/ IMAD.WIDE.U32 R6, R5.reuse, R21, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x040fe200078e0015 */ /*2080*/ IADD3 R8, R5, 0x100, RZ ; /* 0x0000010005087810 */ /* 0x000fca0007ffe0ff */ /*2090*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e1b00 */ /*20a0*/ IMAD.WIDE.U32 R8, R8, R21, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0015 */ /*20b0*/ IADD3 R10, R5, 0x200, RZ ; /* 0x00000200050a7810 */ /* 0x000fca0007ffe0ff */ /*20c0*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000ee2000c1e1b00 */ /*20d0*/ IMAD.WIDE.U32 R10, R10, R21, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fe200078e0015 */ /*20e0*/ IADD3 R12, R5, 0x300, RZ ; /* 0x00000300050c7810 */ /* 0x000fca0007ffe0ff */ /*20f0*/ LDG.E.64 R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000f22000c1e1b00 */ /*2100*/ IMAD.WIDE.U32 R12, R12, R21, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fe200078e0015 */ /*2110*/ IADD3 R14, R5, 0x400, RZ ; /* 0x00000400050e7810 */ /* 0x000fca0007ffe0ff */ /*2120*/ LDG.E.64 R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000f22000c1e1b00 */ /*2130*/ IMAD.WIDE.U32 R14, R14, R21, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x000fe200078e0015 */ /*2140*/ IADD3 R16, R5, 0x500, RZ ; /* 0x0000050005107810 */ /* 0x000fca0007ffe0ff */ /*2150*/ LDG.E.64 R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000f22000c1e1b00 */ /*2160*/ IMAD.WIDE.U32 R16, R16, R21, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fe200078e0015 */ /*2170*/ IADD3 R18, R5, 0x600, RZ ; /* 0x0000060005127810 */ /* 0x000fca0007ffe0ff */ /*2180*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000f22000c1e1b00 */ /*2190*/ IMAD.WIDE.U32 R18, R18, R21, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x000fe200078e0015 */ /*21a0*/ IADD3 R20, R5, 0x700, RZ ; /* 0x0000070005147810 */ /* 0x000fca0007ffe0ff */ /*21b0*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000412127981 */ /* 0x000f22000c1e1b00 */ /*21c0*/ IMAD.WIDE.U32 R20, R20, R21, c[0x0][0x160] ; /* 0x0000580014147625 */ /* 0x000fcc00078e0015 */ /*21d0*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000414147981 */ /* 0x000f22000c1e1b00 */ /*21e0*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fe20007ffe0ff */ /*21f0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f0e000 */ /*2200*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*2210*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*2220*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x008e0c0003f0e000 */ /*2230*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*2240*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*2250*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*2260*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*2270*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*2280*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f0e000 */ /*2290*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*22a0*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fcc0004000000 */ /*22b0*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*22c0*/ FSEL R2, R2, R14, !P0 ; /* 0x0000000e02027208 */ /* 0x001fe40004000000 */ /*22d0*/ FSEL R3, R3, R15, !P0 ; /* 0x0000000f03037208 */ /* 0x000fcc0004000000 */ /*22e0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*22f0*/ FSEL R2, R2, R16, !P0 ; /* 0x0000001002027208 */ /* 0x001fe40004000000 */ /*2300*/ FSEL R3, R3, R17, !P0 ; /* 0x0000001103037208 */ /* 0x000fcc0004000000 */ /*2310*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*2320*/ FSEL R2, R2, R18, !P0 ; /* 0x0000001202027208 */ /* 0x001fe40004000000 */ /*2330*/ FSEL R3, R3, R19, !P0 ; /* 0x0000001303037208 */ /* 0x000fe40004000000 */ /*2340*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*2350*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*2360*/ FSEL R2, R2, R20, !P1 ; /* 0x0000001402027208 */ /* 0x001fe40004800000 */ /*2370*/ FSEL R3, R3, R21, !P1 ; /* 0x0000001503037208 */ /* 0x000fe40004800000 */ /*2380*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2390*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*23a0*/ @!P0 BRA 0x2530 ; /* 0x0000018000008947 */ /* 0x000fea0003800000 */ /*23b0*/ IMAD.MOV.U32 R13, RZ, RZ, 0x8 ; /* 0x00000008ff0d7424 */ /* 0x000fc800078e00ff */ /*23c0*/ IMAD.WIDE.U32 R6, R5.reuse, R13, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x040fe200078e000d */ /*23d0*/ IADD3 R8, R5, 0x100, RZ ; /* 0x0000010005087810 */ /* 0x000fca0007ffe0ff */ /*23e0*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e1b00 */ /*23f0*/ IMAD.WIDE.U32 R8, R8, R13, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e000d */ /*2400*/ IADD3 R10, R5, 0x200, RZ ; /* 0x00000200050a7810 */ /* 0x000fca0007ffe0ff */ /*2410*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000ee2000c1e1b00 */ /*2420*/ IMAD.WIDE.U32 R10, R10, R13, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fe200078e000d */ /*2430*/ IADD3 R12, R5, 0x300, RZ ; /* 0x00000300050c7810 */ /* 0x000fca0007ffe0ff */ /*2440*/ LDG.E.64 R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000f22000c1e1b00 */ /*2450*/ IMAD.WIDE.U32 R12, R12, R13, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fcc00078e000d */ /*2460*/ LDG.E.64 R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000f22000c1e1b00 */ /*2470*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f0e000 */ /*2480*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*2490*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*24a0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x008e0c0003f0e000 */ /*24b0*/ FSEL R2, R2, R8, !P0 ; /* 0x0000000802027208 */ /* 0x001fe40004000000 */ /*24c0*/ FSEL R3, R3, R9, !P0 ; /* 0x0000000903037208 */ /* 0x000fcc0004000000 */ /*24d0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*24e0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*24f0*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fcc0004000000 */ /*2500*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f0e000 */ /*2510*/ FSEL R2, R2, R12, !P0 ; /* 0x0000000c02027208 */ /* 0x001fe40004000000 */ /*2520*/ FSEL R3, R3, R13, !P0 ; /* 0x0000000d03037208 */ /* 0x000fe40004000000 */ /*2530*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2540*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x000e220000000000 */ /*2550*/ ISETP.GT.AND P0, PT, R0, 0xff, PT ; /* 0x000000ff0000780c */ /* 0x000fe40003f04270 */ /*2560*/ SHF.R.S32.HI R5, RZ, 0x1f, R4 ; /* 0x0000001fff057819 */ /* 0x000fc80000011404 */ /*2570*/ LEA.HI R5, R5, R4, RZ, 0x5 ; /* 0x0000000405057211 */ /* 0x000fc800078f28ff */ /*2580*/ SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff057819 */ /* 0x000fc60000011405 */ /*2590*/ @P0 BRA 0x2ab0 ; /* 0x0000051000000947 */ /* 0x000fea0003800000 */ /*25a0*/ IMAD.SHL.U32 R7, R5, 0x20, RZ ; /* 0x0000002005077824 */ /* 0x000fe200078e00ff */ /*25b0*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*25c0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*25d0*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*25e0*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*25f0*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fe40003f04270 */ /*2600*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*2610*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fca0000000000 */ /*2620*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x020fe800000e0007 */ /*2630*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*2640*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2650*/ ISETP.LT.AND P0, PT, R6, R7, P0 ; /* 0x000000070600720c */ /* 0x001fc80000701270 */ /*2660*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*2670*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*2680*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe800000e0007 */ /*2690*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*26a0*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*26b0*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*26c0*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fe40007ffe0ff */ /*26d0*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x000fe40000000000 */ /*26e0*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fc60000000000 */ /*26f0*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe800000e0007 */ /*2700*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*2710*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2720*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*2730*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fe40007ffe0ff */ /*2740*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*2750*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*2760*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe800000e0007 */ /*2770*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*2780*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*2790*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004704670 */ /*27a0*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fe20007ffe0ff */ /*27b0*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0004 */ /*27c0*/ FSEL R8, R10, R2, P0 ; /* 0x000000020a087208 */ /* 0x000fe40000000000 */ /*27d0*/ FSEL R9, R11, R3, P0 ; /* 0x000000030b097208 */ /* 0x000fc60000000000 */ /*27e0*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*27f0*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*2800*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2810*/ ISETP.GT.OR P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fc80004704670 */ /*2820*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*2830*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*2840*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fc60003f05270 */ /*2850*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*2860*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2870*/ @P0 BRA 0x2e90 ; /* 0x0000061000000947 */ /* 0x000fea0003800000 */ /*2880*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*2890*/ ISETP.GE.AND P1, PT, R0, 0xe1, PT ; /* 0x000000e10000780c */ /* 0x000fc60003f26270 */ /*28a0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e620000000c00 */ /*28b0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*28c0*/ ISETP.GT.AND P0, PT, R0, 0x20, P0 ; /* 0x000000200000780c */ /* 0x001fc80000704270 */ /*28d0*/ FSEL R2, R4, R2, P0 ; /* 0x0000000204027208 */ /* 0x000fe40000000000 */ /*28e0*/ FSEL R3, R5, R3, P0 ; /* 0x0000000305037208 */ /* 0x000fcc0000000000 */ /*28f0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*2900*/ ISETP.GT.AND P0, PT, R0, 0x40, P0 ; /* 0x000000400000780c */ /* 0x001fc80000704270 */ /*2910*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x000fe40000000000 */ /*2920*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe40000000000 */ /*2930*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000e280000000c00 */ /*2940*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e4c0003f0e000 */ /*2950*/ ISETP.GT.AND P0, PT, R0, 0x60, P0 ; /* 0x000000600000780c */ /* 0x002fc80000704270 */ /*2960*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*2970*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*2980*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e4c0003f0e000 */ /*2990*/ ISETP.GT.AND P0, PT, R0, 0x80, P0 ; /* 0x000000800000780c */ /* 0x002fc80000704270 */ /*29a0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*29b0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fcc0000000000 */ /*29c0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*29d0*/ ISETP.GT.AND P0, PT, R0, 0xa0, P0 ; /* 0x000000a00000780c */ /* 0x001fc80000704270 */ /*29e0*/ FSEL R2, R4, R2, P0 ; /* 0x0000000204027208 */ /* 0x000fe40000000000 */ /*29f0*/ FSEL R3, R5, R3, P0 ; /* 0x0000000305037208 */ /* 0x000fcc0000000000 */ /*2a00*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*2a10*/ ISETP.GT.AND P0, PT, R0, 0xc0, P0 ; /* 0x000000c00000780c */ /* 0x001fc80000704270 */ /*2a20*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x000fe20000000000 */ /*2a30*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe200078e00ff */ /*2a40*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe20000000000 */ /*2a50*/ @!P1 BRA 0x2e90 ; /* 0x0000043000009947 */ /* 0x000fea0003800000 */ /*2a60*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*2a70*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*2a80*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*2a90*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*2aa0*/ BRA 0x2e90 ; /* 0x000003e000007947 */ /* 0x000fea0003800000 */ /*2ab0*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x020fe200000e0000 */ /*2ac0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x001fc60003f25270 */ /*2ad0*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*2ae0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2af0*/ ISETP.GT.OR P0, PT, R6, 0x1e, !P0 ; /* 0x0000001e0600780c */ /* 0x001fc80004704670 */ /*2b00*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x000fe40000000000 */ /*2b10*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fc60000000000 */ /*2b20*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*2b30*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*2b40*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*2b50*/ ISETP.GT.OR P0, PT, R6, 0x1d, !P0 ; /* 0x0000001d0600780c */ /* 0x001fc80004704670 */ /*2b60*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x000fe40000000000 */ /*2b70*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fc60000000000 */ /*2b80*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*2b90*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*2ba0*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2bb0*/ ISETP.GT.OR P0, PT, R6, 0x1b, !P0 ; /* 0x0000001b0600780c */ /* 0x001fc80004704670 */ /*2bc0*/ FSEL R12, R8, R2, P0 ; /* 0x00000002080c7208 */ /* 0x000fe40000000000 */ /*2bd0*/ FSEL R13, R9, R3, P0 ; /* 0x00000003090d7208 */ /* 0x000fc60000000000 */ /*2be0*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*2bf0*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*2c00*/ DSETP.GEU.AND P0, PT, R12, R2, PT ; /* 0x000000020c00722a */ /* 0x001e0c0003f0e000 */ /*2c10*/ ISETP.GT.OR P0, PT, R6, 0x17, !P0 ; /* 0x000000170600780c */ /* 0x001fc80004704670 */ /*2c20*/ FSEL R10, R12, R2, P0 ; /* 0x000000020c0a7208 */ /* 0x000fe40000000000 */ /*2c30*/ FSEL R11, R13, R3, P0 ; /* 0x000000030d0b7208 */ /* 0x000fc60000000000 */ /*2c40*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*2c50*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*2c60*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*2c70*/ ISETP.GT.OR P0, PT, R6, 0xf, !P0 ; /* 0x0000000f0600780c */ /* 0x001fe20004704670 */ /*2c80*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fc600078e0004 */ /*2c90*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*2ca0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*2cb0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fc60003f05270 */ /*2cc0*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*2cd0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2ce0*/ @P0 BRA 0x2e90 ; /* 0x000001a000000947 */ /* 0x000fea0003800000 */ /*2cf0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e280000000c00 */ /*2d00*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*2d10*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*2d20*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*2d30*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*2d40*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fcc0004000000 */ /*2d50*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*2d60*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe20004000000 */ /*2d70*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe200078e00ff */ /*2d80*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*2d90*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*2da0*/ FSEL R4, R2, R8, !P0 ; /* 0x0000000802047208 */ /* 0x001fe40004000000 */ /*2db0*/ FSEL R5, R3, R9, !P0 ; /* 0x0000000903057208 */ /* 0x000fe40004000000 */ /*2dc0*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*2dd0*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*2de0*/ FSEL R4, R4, R10, !P0 ; /* 0x0000000a04047208 */ /* 0x002fe40004000000 */ /*2df0*/ FSEL R5, R5, R11, !P0 ; /* 0x0000000b05057208 */ /* 0x000fcc0004000000 */ /*2e00*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*2e10*/ FSEL R4, R4, R12, !P0 ; /* 0x0000000c04047208 */ /* 0x002fe40004000000 */ /*2e20*/ FSEL R5, R5, R13, !P0 ; /* 0x0000000d05057208 */ /* 0x000fcc0004000000 */ /*2e30*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*2e40*/ FSEL R4, R4, R14, !P0 ; /* 0x0000000e04047208 */ /* 0x002fe40004000000 */ /*2e50*/ FSEL R5, R5, R15, !P0 ; /* 0x0000000f05057208 */ /* 0x000fcc0004000000 */ /*2e60*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*2e70*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*2e80*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe40004000000 */ /*2e90*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*2ea0*/ ISETP.NE.AND P0, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fda0003f05270 */ /*2eb0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*2ec0*/ I2F.F64 R4, c[0x0][0x178] ; /* 0x00005e0000047b12 */ /* 0x001e240000201c00 */ /*2ed0*/ DSETP.GT.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f04000 */ /*2ee0*/ FSEL R5, R5, R3, P0 ; /* 0x0000000305057208 */ /* 0x001fe20000000000 */ /*2ef0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fe200078e00ff */ /*2f00*/ FSEL R4, R4, R2, P0 ; /* 0x0000000204047208 */ /* 0x000fe20000000000 */ /*2f10*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fc600078e00ff */ /*2f20*/ F2I.F64.TRUNC R5, R4 ; /* 0x0000000400057311 */ /* 0x000e24000030d100 */ /*2f30*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*2f40*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*2f50*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*2f60*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x001fda0003f05270 */ /*2f70*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*2f80*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff057624 */ /* 0x000fe400078e00ff */ /*2f90*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fe400078e00ff */ /*2fa0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fca00078e00ff */ /*2fb0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*2fc0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*2fd0*/ BRA 0x2fd0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*2fe0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2ff0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3000*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3010*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3020*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3030*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3040*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3050*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3060*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3070*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ ISETP.NE.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fe20003f05270 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fd80000000a00 */ /*0030*/ @!P0 BRA 0x53a0 ; /* 0x0000536000008947 */ /* 0x000fea0003800000 */ /*0040*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0050*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff027624 */ /* 0x000fe200078e00ff */ /*0060*/ BSSY B0, 0x52f0 ; /* 0x0000528000007945 */ /* 0x000fe80003800000 */ /*0070*/ LOP3.LUT P0, RZ, R2, 0x1f, RZ, 0xc0, !PT ; /* 0x0000001f02ff7812 */ /* 0x000fda000780c0ff */ /*0080*/ @!P0 BRA 0x29f0 ; /* 0x0000296000008947 */ /* 0x000fea0003800000 */ /*0090*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff047624 */ /* 0x000fca00078e00ff */ /*00a0*/ ISETP.GE.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fda0003f06270 */ /*00b0*/ @!P0 BRA 0x15a0 ; /* 0x000014e000008947 */ /* 0x000fea0003800000 */ /*00c0*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fc800078e00ff */ /*00d0*/ IMAD.WIDE R6, R0, R7, c[0x0][0x160] ; /* 0x0000580000067625 */ /* 0x001fca00078e0207 */ /*00e0*/ LDG.E.64.CONSTANT R2, [R6.64] ; /* 0x0000000406027981 */ /* 0x000ea8000c1e9b00 */ /*00f0*/ LDG.E.64.CONSTANT R8, [R6.64+0x800] ; /* 0x0008000406087981 */ /* 0x000ea8000c1e9b00 */ /*0100*/ LDG.E.64.CONSTANT R10, [R6.64+0x1000] ; /* 0x00100004060a7981 */ /* 0x000ee8000c1e9b00 */ /*0110*/ LDG.E.64.CONSTANT R12, [R6.64+0x1800] ; /* 0x00180004060c7981 */ /* 0x000f28000c1e9b00 */ /*0120*/ LDG.E.64.CONSTANT R14, [R6.64+0x2000] ; /* 0x00200004060e7981 */ /* 0x000f68000c1e9b00 */ /*0130*/ LDG.E.64.CONSTANT R16, [R6.64+0x2800] ; /* 0x0028000406107981 */ /* 0x000f28000c1e9b00 */ /*0140*/ LDG.E.64.CONSTANT R18, [R6.64+0x3000] ; /* 0x0030000406127981 */ /* 0x000f28000c1e9b00 */ /*0150*/ LDG.E.64.CONSTANT R20, [R6.64+0x3800] ; /* 0x0038000406147981 */ /* 0x000f22000c1e9b00 */ /*0160*/ ISETP.GE.AND P1, PT, R4, 0x1000, PT ; /* 0x000010000400780c */ /* 0x000fe20003f26270 */ /*0170*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fe200078e00ff */ /*0180*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x004e0c0003f0e000 */ /*0190*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*01a0*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*01b0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*01c0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*01d0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*01e0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*01f0*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*0200*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*0210*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f0e000 */ /*0220*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*0230*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*0240*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*0250*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*0260*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*0270*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0280*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*0290*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*02a0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*02b0*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*02c0*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fe20004000000 */ /*02d0*/ @!P1 BRA 0x570 ; /* 0x0000029000009947 */ /* 0x000fea0003800000 */ /*02e0*/ IADD3 R25, R4, -0x800, RZ ; /* 0xfffff80004197810 */ /* 0x000fe20007ffe0ff */ /*02f0*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fc800078e00ff */ /*0300*/ IMAD.WIDE R4, R0, 0x8, R6 ; /* 0x0000000800047825 */ /* 0x000fca00078e0206 */ /*0310*/ LDG.E.64.CONSTANT R8, [R4.64] ; /* 0x0000000404087981 */ /* 0x0000a8000c1e9b00 */ /*0320*/ LDG.E.64.CONSTANT R10, [R4.64+0x800] ; /* 0x00080004040a7981 */ /* 0x0000e8000c1e9b00 */ /*0330*/ LDG.E.64.CONSTANT R12, [R4.64+0x1000] ; /* 0x00100004040c7981 */ /* 0x000128000c1e9b00 */ /*0340*/ LDG.E.64.CONSTANT R14, [R4.64+0x1800] ; /* 0x00180004040e7981 */ /* 0x000168000c1e9b00 */ /*0350*/ LDG.E.64.CONSTANT R16, [R4.64+0x2000] ; /* 0x0020000404107981 */ /* 0x000128000c1e9b00 */ /*0360*/ LDG.E.64.CONSTANT R18, [R4.64+0x2800] ; /* 0x0028000404127981 */ /* 0x000128000c1e9b00 */ /*0370*/ LDG.E.64.CONSTANT R20, [R4.64+0x3000] ; /* 0x0030000404147981 */ /* 0x000128000c1e9b00 */ /*0380*/ LDG.E.64.CONSTANT R22, [R4.64+0x3800] ; /* 0x0038000404167981 */ /* 0x000124000c1e9b00 */ /*0390*/ IADD3 R4, -R0, c[0x0][0x170], RZ ; /* 0x00005c0000047a10 */ /* 0x001fc80007ffe1ff */ /*03a0*/ ISETP.GE.AND P1, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fe20003f26270 */ /*03b0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x004e0c0003f0e000 */ /*03c0*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*03d0*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*03e0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*03f0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*0400*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*0410*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*0420*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*0430*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*0440*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f0e000 */ /*0450*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*0460*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*0470*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*0480*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*0490*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*04a0*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*04b0*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*04c0*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*04d0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*04e0*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*04f0*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*0500*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*0510*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*0520*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fe20004000000 */ /*0530*/ @!P1 BRA 0x1160 ; /* 0x00000c2000009947 */ /* 0x000fea0003800000 */ /*0540*/ IADD3 R0, R0, 0x800, RZ ; /* 0x0000080000007810 */ /* 0x000fc80007ffe0ff */ /*0550*/ ISETP.GT.AND P0, PT, R0, R25, PT ; /* 0x000000190000720c */ /* 0x000fda0003f04270 */ /*0560*/ @!P0 BRA 0x300 ; /* 0xfffffd9000008947 */ /* 0x000fea000383ffff */ /*0570*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fda0003f06270 */ /*0580*/ @P0 BRA 0x1160 ; /* 0x00000bd000000947 */ /* 0x000fea0003800000 */ /*0590*/ S2R R45, SR_TID.X ; /* 0x00000000002d7919 */ /* 0x000e220000002100 */ /*05a0*/ IADD3 R44, -R0, c[0x0][0x170], RZ ; /* 0x00005c00002c7a10 */ /* 0x000fe20007ffe1ff */ /*05b0*/ BSSY B1, 0x1160 ; /* 0x00000ba000017945 */ /* 0x000fe60003800000 */ /*05c0*/ ISETP.GE.AND P0, PT, R45, R44, PT ; /* 0x0000002c2d00720c */ /* 0x001fda0003f06270 */ /*05d0*/ @P0 BRA 0x1150 ; /* 0x00000b7000000947 */ /* 0x000fea0003800000 */ /*05e0*/ LOP3.LUT R5, RZ, R45, RZ, 0x33, !PT ; /* 0x0000002dff057212 */ /* 0x000fe200078e33ff */ /*05f0*/ BSSY B2, 0x770 ; /* 0x0000017000027945 */ /* 0x000fe60003800000 */ /*0600*/ IADD3 R5, -R0, c[0x0][0x170], R5 ; /* 0x00005c0000057a10 */ /* 0x000fc80007ffe105 */ /*0610*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*0620*/ ISETP.GE.U32.AND P2, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f46070 */ /*0630*/ LOP3.LUT P0, R6, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304067812 */ /* 0x000fda000780c0ff */ /*0640*/ @!P0 BRA 0x760 ; /* 0x0000011000008947 */ /* 0x000fea0003800000 */ /*0650*/ IMAD.IADD R4, R45, 0x1, R0 ; /* 0x000000012d047824 */ /* 0x000fe400078e0200 */ /*0660*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*0670*/ IMAD.WIDE R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fc800078e0205 */ /*0680*/ IMAD.MOV.U32 R7, RZ, RZ, R4 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0004 */ /*0690*/ IMAD.MOV.U32 R8, RZ, RZ, R5 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0005 */ /*06a0*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0007 */ /*06b0*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0008 */ /*06c0*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e9b00 */ /*06d0*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*06e0*/ IADD3 R7, P3, R7, 0x800, RZ ; /* 0x0000080007077810 */ /* 0x000fe40007f7e0ff */ /*06f0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*0700*/ IADD3 R45, R45, 0x100, RZ ; /* 0x000001002d2d7810 */ /* 0x000fe20007ffe0ff */ /*0710*/ IMAD.X R8, RZ, RZ, R8, P3 ; /* 0x000000ffff087224 */ /* 0x000fe200018e0608 */ /*0720*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*0730*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*0740*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*0750*/ @P1 BRA 0x6a0 ; /* 0xffffff4000001947 */ /* 0x000fea000383ffff */ /*0760*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0770*/ @!P2 BRA 0x1150 ; /* 0x000009d00000a947 */ /* 0x000fea0003800000 */ /*0780*/ IMAD.IADD R6, R44, 0x1, -R45 ; /* 0x000000012c067824 */ /* 0x000fe200078e0a2d */ /*0790*/ BSSY B2, 0xd40 ; /* 0x000005a000027945 */ /* 0x000fe20003800000 */ /*07a0*/ IMAD.IADD R0, R45, 0x1, R0 ; /* 0x000000012d007824 */ /* 0x000fe200078e0200 */ /*07b0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0f070 */ /*07c0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x8 ; /* 0x00000008ff097424 */ /* 0x000fe200078e00ff */ /*07d0*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe40003f24270 */ /*07e0*/ IADD3 R16, R0.reuse, 0x300, RZ ; /* 0x0000030000107810 */ /* 0x040fe20007ffe0ff */ /*07f0*/ IMAD.WIDE R4, R0.reuse, R9, c[0x0][0x160] ; /* 0x0000580000047625 */ /* 0x040fe200078e0209 */ /*0800*/ IADD3 R12, R0, 0x200, RZ ; /* 0x00000200000c7810 */ /* 0x000fc40007ffe0ff */ /*0810*/ IADD3 R8, R0, 0x100, RZ ; /* 0x0000010000087810 */ /* 0x000fe20007ffe0ff */ /*0820*/ IMAD.WIDE R16, R16, R9, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fc800078e0209 */ /*0830*/ IMAD.WIDE R12, R12, R9, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc800078e0209 */ /*0840*/ IMAD.WIDE R8, R8, R9, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0209 */ /*0850*/ @!P1 BRA 0xd30 ; /* 0x000004d000009947 */ /* 0x000fea0003800000 */ /*0860*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0870*/ IADD3 R0, R44, -0xc00, RZ ; /* 0xfffff4002c007810 */ /* 0x000fe40007ffe0ff */ /*0880*/ LDG.E.64.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x0000a8000c1e9b00 */ /*0890*/ LDG.E.64.CONSTANT R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x0002e8000c1e9b00 */ /*08a0*/ LDG.E.64.CONSTANT R14, [R12.64] ; /* 0x000000040c0e7981 */ /* 0x000968000c1e9b00 */ /*08b0*/ LDG.E.64.CONSTANT R18, [R16.64] ; /* 0x0000000410127981 */ /* 0x0000e8000c1e9b00 */ /*08c0*/ LDG.E.64.CONSTANT R20, [R4.64+0x2000] ; /* 0x0020000404147981 */ /* 0x000168000c1e9b00 */ /*08d0*/ LDG.E.64.CONSTANT R22, [R8.64+0x2000] ; /* 0x0020000408167981 */ /* 0x000368000c1e9b00 */ /*08e0*/ LDG.E.64.CONSTANT R24, [R12.64+0x2000] ; /* 0x002000040c187981 */ /* 0x000968000c1e9b00 */ /*08f0*/ LDG.E.64.CONSTANT R26, [R16.64+0x2000] ; /* 0x00200004101a7981 */ /* 0x000168000c1e9b00 */ /*0900*/ LDG.E.64.CONSTANT R28, [R4.64+0x4000] ; /* 0x00400004041c7981 */ /* 0x000168000c1e9b00 */ /*0910*/ LDG.E.64.CONSTANT R30, [R8.64+0x4000] ; /* 0x00400004081e7981 */ /* 0x000368000c1e9b00 */ /*0920*/ LDG.E.64.CONSTANT R32, [R12.64+0x4000] ; /* 0x004000040c207981 */ /* 0x000968000c1e9b00 */ /*0930*/ LDG.E.64.CONSTANT R34, [R16.64+0x4000] ; /* 0x0040000410227981 */ /* 0x000168000c1e9b00 */ /*0940*/ LDG.E.64.CONSTANT R36, [R4.64+0x6000] ; /* 0x0060000404247981 */ /* 0x000168000c1e9b00 */ /*0950*/ LDG.E.64.CONSTANT R38, [R8.64+0x6000] ; /* 0x0060000408267981 */ /* 0x000368000c1e9b00 */ /*0960*/ LDG.E.64.CONSTANT R40, [R12.64+0x6000] ; /* 0x006000040c287981 */ /* 0x000968000c1e9b00 */ /*0970*/ LDG.E.64.CONSTANT R42, [R16.64+0x6000] ; /* 0x00600004102a7981 */ /* 0x000162000c1e9b00 */ /*0980*/ IADD3 R45, R45, 0x1000, RZ ; /* 0x000010002d2d7810 */ /* 0x000fc40007ffe0ff */ /*0990*/ IADD3 R8, P5, R8, 0x8000, RZ ; /* 0x0000800008087810 */ /* 0x002fe40007fbe0ff */ /*09a0*/ ISETP.GE.AND P2, PT, R45, R0, PT ; /* 0x000000002d00720c */ /* 0x000fe40003f46270 */ /*09b0*/ IADD3 R12, P4, R12, 0x8000, RZ ; /* 0x000080000c0c7810 */ /* 0x010fe20007f9e0ff */ /*09c0*/ IMAD.X R9, RZ, RZ, R9, P5 ; /* 0x000000ffff097224 */ /* 0x000fe200028e0609 */ /*09d0*/ IADD3 R4, P6, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fe40007fde0ff */ /*09e0*/ IADD3 R16, P3, R16, 0x8000, RZ ; /* 0x0000800010107810 */ /* 0x000fe20007f7e0ff */ /*09f0*/ IMAD.X R13, RZ, RZ, R13, P4 ; /* 0x000000ffff0d7224 */ /* 0x000fe400020e060d */ /*0a00*/ IMAD.X R5, RZ, RZ, R5, P6 ; /* 0x000000ffff057224 */ /* 0x000fc400030e0605 */ /*0a10*/ IMAD.X R17, RZ, RZ, R17, P3 ; /* 0x000000ffff117224 */ /* 0x000fe200018e0611 */ /*0a20*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x004e0c0003f2e000 */ /*0a30*/ FSEL R2, R6, R2, !P1 ; /* 0x0000000206027208 */ /* 0x001fe40004800000 */ /*0a40*/ FSEL R3, R7, R3, !P1 ; /* 0x0000000307037208 */ /* 0x000fcc0004800000 */ /*0a50*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f2e000 */ /*0a60*/ FSEL R2, R10, R2, !P1 ; /* 0x000000020a027208 */ /* 0x001fe40004800000 */ /*0a70*/ FSEL R3, R11, R3, !P1 ; /* 0x000000030b037208 */ /* 0x000fcc0004800000 */ /*0a80*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f2e000 */ /*0a90*/ FSEL R2, R14, R2, !P1 ; /* 0x000000020e027208 */ /* 0x001fe40004800000 */ /*0aa0*/ FSEL R3, R15, R3, !P1 ; /* 0x000000030f037208 */ /* 0x000fcc0004800000 */ /*0ab0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*0ac0*/ FSEL R2, R18, R2, !P1 ; /* 0x0000000212027208 */ /* 0x001fe40004800000 */ /*0ad0*/ FSEL R3, R19, R3, !P1 ; /* 0x0000000313037208 */ /* 0x000fcc0004800000 */ /*0ae0*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*0af0*/ FSEL R2, R20, R2, !P1 ; /* 0x0000000214027208 */ /* 0x001fe40004800000 */ /*0b00*/ FSEL R3, R21, R3, !P1 ; /* 0x0000000315037208 */ /* 0x000fcc0004800000 */ /*0b10*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*0b20*/ FSEL R2, R22, R2, !P1 ; /* 0x0000000216027208 */ /* 0x001fe40004800000 */ /*0b30*/ FSEL R3, R23, R3, !P1 ; /* 0x0000000317037208 */ /* 0x000fcc0004800000 */ /*0b40*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*0b50*/ FSEL R2, R24, R2, !P1 ; /* 0x0000000218027208 */ /* 0x001fe40004800000 */ /*0b60*/ FSEL R3, R25, R3, !P1 ; /* 0x0000000319037208 */ /* 0x000fcc0004800000 */ /*0b70*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*0b80*/ FSEL R2, R26, R2, !P1 ; /* 0x000000021a027208 */ /* 0x001fe40004800000 */ /*0b90*/ FSEL R3, R27, R3, !P1 ; /* 0x000000031b037208 */ /* 0x000fcc0004800000 */ /*0ba0*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*0bb0*/ FSEL R2, R28, R2, !P1 ; /* 0x000000021c027208 */ /* 0x001fe40004800000 */ /*0bc0*/ FSEL R3, R29, R3, !P1 ; /* 0x000000031d037208 */ /* 0x000fcc0004800000 */ /*0bd0*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*0be0*/ FSEL R2, R30, R2, !P1 ; /* 0x000000021e027208 */ /* 0x001fe40004800000 */ /*0bf0*/ FSEL R3, R31, R3, !P1 ; /* 0x000000031f037208 */ /* 0x000fcc0004800000 */ /*0c00*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*0c10*/ FSEL R2, R32, R2, !P1 ; /* 0x0000000220027208 */ /* 0x001fe40004800000 */ /*0c20*/ FSEL R3, R33, R3, !P1 ; /* 0x0000000321037208 */ /* 0x000fcc0004800000 */ /*0c30*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x000e0c0003f2e000 */ /*0c40*/ FSEL R2, R34, R2, !P1 ; /* 0x0000000222027208 */ /* 0x001fe40004800000 */ /*0c50*/ FSEL R3, R35, R3, !P1 ; /* 0x0000000323037208 */ /* 0x000fcc0004800000 */ /*0c60*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x000e0c0003f2e000 */ /*0c70*/ FSEL R2, R36, R2, !P1 ; /* 0x0000000224027208 */ /* 0x001fe40004800000 */ /*0c80*/ FSEL R3, R37, R3, !P1 ; /* 0x0000000325037208 */ /* 0x000fcc0004800000 */ /*0c90*/ DSETP.GEU.AND P1, PT, R2, R38, PT ; /* 0x000000260200722a */ /* 0x000e0c0003f2e000 */ /*0ca0*/ FSEL R2, R38, R2, !P1 ; /* 0x0000000226027208 */ /* 0x001fe40004800000 */ /*0cb0*/ FSEL R3, R39, R3, !P1 ; /* 0x0000000327037208 */ /* 0x000fcc0004800000 */ /*0cc0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x000e0c0003f2e000 */ /*0cd0*/ FSEL R2, R40, R2, !P1 ; /* 0x0000000228027208 */ /* 0x001fe40004800000 */ /*0ce0*/ FSEL R3, R41, R3, !P1 ; /* 0x0000000329037208 */ /* 0x000fcc0004800000 */ /*0cf0*/ DSETP.GEU.AND P1, PT, R2, R42, PT ; /* 0x0000002a0200722a */ /* 0x000e0c0003f2e000 */ /*0d00*/ FSEL R2, R42, R2, !P1 ; /* 0x000000022a027208 */ /* 0x001fe40004800000 */ /*0d10*/ FSEL R3, R43, R3, !P1 ; /* 0x000000032b037208 */ /* 0x000fe20004800000 */ /*0d20*/ @!P2 BRA 0x880 ; /* 0xfffffb500000a947 */ /* 0x000fea000383ffff */ /*0d30*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0d40*/ IMAD.IADD R0, R44, 0x1, -R45 ; /* 0x000000012c007824 */ /* 0x000fe200078e0a2d */ /*0d50*/ BSSY B2, 0x1030 ; /* 0x000002d000027945 */ /* 0x000fe80003800000 */ /*0d60*/ ISETP.GT.AND P1, PT, R0, 0x400, PT ; /* 0x000004000000780c */ /* 0x000fda0003f24270 */ /*0d70*/ @!P1 BRA 0x1020 ; /* 0x000002a000009947 */ /* 0x000fea0003800000 */ /*0d80*/ LDG.E.64.CONSTANT R26, [R4.64] ; /* 0x00000004041a7981 */ /* 0x0000a8000c1e9b00 */ /*0d90*/ LDG.E.64.CONSTANT R24, [R8.64] ; /* 0x0000000408187981 */ /* 0x0002e8000c1e9b00 */ /*0da0*/ LDG.E.64.CONSTANT R22, [R12.64] ; /* 0x000000040c167981 */ /* 0x000968000c1e9b00 */ /*0db0*/ LDG.E.64.CONSTANT R20, [R16.64] ; /* 0x0000000410147981 */ /* 0x0000e8000c1e9b00 */ /*0dc0*/ LDG.E.64.CONSTANT R18, [R4.64+0x2000] ; /* 0x0020000404127981 */ /* 0x000168000c1e9b00 */ /*0dd0*/ LDG.E.64.CONSTANT R14, [R8.64+0x2000] ; /* 0x00200004080e7981 */ /* 0x000368000c1e9b00 */ /*0de0*/ LDG.E.64.CONSTANT R10, [R12.64+0x2000] ; /* 0x002000040c0a7981 */ /* 0x000968000c1e9b00 */ /*0df0*/ LDG.E.64.CONSTANT R6, [R16.64+0x2000] ; /* 0x0020000410067981 */ /* 0x000962000c1e9b00 */ /*0e00*/ IADD3 R4, P5, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fc40007fbe0ff */ /*0e10*/ IADD3 R8, P4, R8, 0x4000, RZ ; /* 0x0000400008087810 */ /* 0x002fe40007f9e0ff */ /*0e20*/ IADD3 R45, R45, 0x800, RZ ; /* 0x000008002d2d7810 */ /* 0x000fe20007ffe0ff */ /*0e30*/ IMAD.X R5, RZ, RZ, R5, P5 ; /* 0x000000ffff057224 */ /* 0x000fe200028e0605 */ /*0e40*/ IADD3 R12, P3, R12, 0x4000, RZ ; /* 0x000040000c0c7810 */ /* 0x010fe20007f7e0ff */ /*0e50*/ IMAD.X R9, RZ, RZ, R9, P4 ; /* 0x000000ffff097224 */ /* 0x000fe200020e0609 */ /*0e60*/ IADD3 R16, P2, R16, 0x4000, RZ ; /* 0x0000400010107810 */ /* 0x000fc60007f5e0ff */ /*0e70*/ IMAD.X R13, RZ, RZ, R13, P3 ; /* 0x000000ffff0d7224 */ /* 0x000fe400018e060d */ /*0e80*/ IMAD.X R17, RZ, RZ, R17, P2 ; /* 0x000000ffff117224 */ /* 0x000fe200010e0611 */ /*0e90*/ DSETP.GEU.AND P0, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x004e0c0003f0e000 */ /*0ea0*/ FSEL R2, R26, R2, !P0 ; /* 0x000000021a027208 */ /* 0x001fe40004000000 */ /*0eb0*/ FSEL R3, R27, R3, !P0 ; /* 0x000000031b037208 */ /* 0x000fcc0004000000 */ /*0ec0*/ DSETP.GEU.AND P0, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x008e0c0003f0e000 */ /*0ed0*/ FSEL R2, R24, R2, !P0 ; /* 0x0000000218027208 */ /* 0x001fe40004000000 */ /*0ee0*/ FSEL R3, R25, R3, !P0 ; /* 0x0000000319037208 */ /* 0x000fcc0004000000 */ /*0ef0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x020e0c0003f0e000 */ /*0f00*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*0f10*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fcc0004000000 */ /*0f20*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*0f30*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*0f40*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*0f50*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0f60*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*0f70*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*0f80*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*0f90*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*0fa0*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*0fb0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*0fc0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*0fd0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fe40004000000 */ /*0fe0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*0ff0*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f2e000 */ /*1000*/ FSEL R2, R6, R2, !P1 ; /* 0x0000000206027208 */ /* 0x001fe40004800000 */ /*1010*/ FSEL R3, R7, R3, !P1 ; /* 0x0000000307037208 */ /* 0x000fe40004800000 */ /*1020*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1030*/ ISETP.LT.OR P0, PT, R45, R44, P0 ; /* 0x0000002c2d00720c */ /* 0x000fda0000701670 */ /*1040*/ @!P0 BRA 0x1150 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*1050*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea8000c1e9b00 */ /*1060*/ LDG.E.64.CONSTANT R6, [R8.64] ; /* 0x0000000408067981 */ /* 0x0000e8000c1e9b00 */ /*1070*/ LDG.E.64.CONSTANT R10, [R16.64] ; /* 0x00000004100a7981 */ /* 0x000f28000c1e9b00 */ /*1080*/ LDG.E.64.CONSTANT R8, [R12.64] ; /* 0x000000040c087981 */ /* 0x001f62000c1e9b00 */ /*1090*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*10a0*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*10b0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*10c0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x008e0c0003f0e000 */ /*10d0*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*10e0*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*10f0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x020e0c0003f0e000 */ /*1100*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*1110*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*1120*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*1130*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*1140*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fe40004000000 */ /*1150*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1160*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x000fe800000e0000 */ /*1170*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*1180*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e680000000000 */ /*1190*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000ea20000002100 */ /*11a0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e220003f0e000 */ /*11b0*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x002fca0003f25270 */ /*11c0*/ ISETP.LT.AND P0, PT, R10, 0x1f, !P0 ; /* 0x0000001f0a00780c */ /* 0x001fc80004701270 */ /*11d0*/ FSEL R6, R4, R2, P0 ; /* 0x0000000204067208 */ /* 0x000fe40000000000 */ /*11e0*/ FSEL R7, R5, R3, P0 ; /* 0x0000000305077208 */ /* 0x000fc60000000000 */ /*11f0*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe800000e0000 */ /*1200*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2400000e0000 */ /*1210*/ DSETP.GEU.AND P0, PT, R6, R4, PT ; /* 0x000000040600722a */ /* 0x001e0c0003f0e000 */ /*1220*/ ISETP.LT.AND P0, PT, R10, 0x1e, !P0 ; /* 0x0000001e0a00780c */ /* 0x001fc80004701270 */ /*1230*/ FSEL R4, R4, R6, P0 ; /* 0x0000000604047208 */ /* 0x000fe40000000000 */ /*1240*/ FSEL R5, R5, R7, P0 ; /* 0x0000000705057208 */ /* 0x000fc60000000000 */ /*1250*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*1260*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*1270*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*1280*/ ISETP.LT.AND P0, PT, R10, 0x1c, !P0 ; /* 0x0000001c0a00780c */ /* 0x001fc80004701270 */ /*1290*/ FSEL R8, R2, R4, P0 ; /* 0x0000000402087208 */ /* 0x000fe40000000000 */ /*12a0*/ FSEL R9, R3, R5, P0 ; /* 0x0000000503097208 */ /* 0x000fe40000000000 */ /*12b0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff059819 */ /* 0x004fe20000011400 */ /*12c0*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe600000e0000 */ /*12d0*/ @!P1 LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005059211 */ /* 0x000fe200078f28ff */ /*12e0*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e2600000e0000 */ /*12f0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff059819 */ /* 0x000fca0000011405 */ /*1300*/ @!P1 IMAD.SHL.U32 R5, R5, 0x8, RZ ; /* 0x0000000805059824 */ /* 0x000fe200078e00ff */ /*1310*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*1320*/ ISETP.LT.AND P0, PT, R10, 0x18, !P0 ; /* 0x000000180a00780c */ /* 0x001fc80004701270 */ /*1330*/ FSEL R6, R2, R8, P0 ; /* 0x0000000802067208 */ /* 0x000fe40000000000 */ /*1340*/ FSEL R7, R3, R9, P0 ; /* 0x0000000903077208 */ /* 0x000fc60000000000 */ /*1350*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*1360*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*1370*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x001e0c0003f0e000 */ /*1380*/ ISETP.LT.AND P0, PT, R10, 0x10, !P0 ; /* 0x000000100a00780c */ /* 0x001fc80004701270 */ /*1390*/ FSEL R2, R2, R6, P0 ; /* 0x0000000602027208 */ /* 0x000fe40000000000 */ /*13a0*/ FSEL R3, R3, R7, P0 ; /* 0x0000000703037208 */ /* 0x000fe40000000000 */ /*13b0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*13c0*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*13d0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*13e0*/ @P0 BRA 0x52e0 ; /* 0x00003ef000000947 */ /* 0x000fea0003800000 */ /*13f0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*1400*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*1410*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*1420*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*1430*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*1440*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*1450*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*1460*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*1470*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*1480*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*1490*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*14a0*/ FSEL R4, R8, R2, !P0 ; /* 0x0000000208047208 */ /* 0x001fe40004000000 */ /*14b0*/ FSEL R5, R9, R3, !P0 ; /* 0x0000000309057208 */ /* 0x000fe40004000000 */ /*14c0*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*14d0*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*14e0*/ FSEL R4, R10, R4, !P0 ; /* 0x000000040a047208 */ /* 0x002fe40004000000 */ /*14f0*/ FSEL R5, R11, R5, !P0 ; /* 0x000000050b057208 */ /* 0x000fcc0004000000 */ /*1500*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*1510*/ FSEL R4, R12, R4, !P0 ; /* 0x000000040c047208 */ /* 0x002fe40004000000 */ /*1520*/ FSEL R5, R13, R5, !P0 ; /* 0x000000050d057208 */ /* 0x000fcc0004000000 */ /*1530*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*1540*/ FSEL R4, R14, R4, !P0 ; /* 0x000000040e047208 */ /* 0x002fe40004000000 */ /*1550*/ FSEL R5, R15, R5, !P0 ; /* 0x000000050f057208 */ /* 0x000fcc0004000000 */ /*1560*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*1570*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*1580*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*1590*/ BRA 0x52e0 ; /* 0x00003d4000007947 */ /* 0x000fea0003800000 */ /*15a0*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*15b0*/ BSSY B1, 0x1640 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*15c0*/ IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0000 */ /*15d0*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fd4000001ff00 */ /*15e0*/ @P0 BRA 0x1630 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*15f0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x000fc800078e00ff */ /*1600*/ IMAD.WIDE R2, R0, R3, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fcc00078e0203 */ /*1610*/ LDG.E.64.CONSTANT R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e9b00 */ /*1620*/ IADD3 R5, R0, 0x100, RZ ; /* 0x0000010000057810 */ /* 0x000fc60007ffe0ff */ /*1630*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1640*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*1650*/ BSSY B1, 0x20b0 ; /* 0x00000a5000017945 */ /* 0x000fd80003800000 */ /*1660*/ @P0 BRA 0x20a0 ; /* 0x00000a3000000947 */ /* 0x000fea0003800000 */ /*1670*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*1680*/ BSSY B2, 0x17f0 ; /* 0x0000016000027945 */ /* 0x000fe60003800000 */ /*1690*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*16a0*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*16b0*/ ISETP.GE.U32.AND P2, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f46070 */ /*16c0*/ LOP3.LUT P0, R8, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306087812 */ /* 0x000fda000780c0ff */ /*16d0*/ @!P0 BRA 0x17e0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*16e0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*16f0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fc800078e0206 */ /*1700*/ IMAD.MOV.U32 R9, RZ, RZ, R6 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0006 */ /*1710*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*1720*/ IMAD.MOV.U32 R6, RZ, RZ, R9 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0009 */ /*1730*/ IMAD.MOV.U32 R7, RZ, RZ, R10 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e000a */ /*1740*/ LDG.E.64.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e9b00 */ /*1750*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*1760*/ IADD3 R9, P3, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fe40007f7e0ff */ /*1770*/ ISETP.NE.AND P1, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f25270 */ /*1780*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe20007ffe0ff */ /*1790*/ IMAD.X R10, RZ, RZ, R10, P3 ; /* 0x000000ffff0a7224 */ /* 0x000fe200018e060a */ /*17a0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f0e000 */ /*17b0*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*17c0*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fe20004000000 */ /*17d0*/ @P1 BRA 0x1720 ; /* 0xffffff4000001947 */ /* 0x000fea000383ffff */ /*17e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*17f0*/ @!P2 BRA 0x20a0 ; /* 0x000008a00000a947 */ /* 0x000fea0003800000 */ /*1800*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x000fe20007ffe1ff */ /*1810*/ BSSY B2, 0x1cf0 ; /* 0x000004d000027945 */ /* 0x000fe20003800000 */ /*1820*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1830*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe20003f24270 */ /*1840*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*1850*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fd000078e0206 */ /*1860*/ @!P1 BRA 0x1ce0 ; /* 0x0000047000009947 */ /* 0x000fea0003800000 */ /*1870*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1880*/ IADD3 R38, R4, -0xc00, RZ ; /* 0xfffff40004267810 */ /* 0x000fe40007ffe0ff */ /*1890*/ LDG.E.64.CONSTANT R40, [R6.64] ; /* 0x0000000406287981 */ /* 0x0000a8000c1e9b00 */ /*18a0*/ LDG.E.64.CONSTANT R36, [R6.64+0x800] ; /* 0x0008000406247981 */ /* 0x0000e8000c1e9b00 */ /*18b0*/ LDG.E.64.CONSTANT R34, [R6.64+0x1000] ; /* 0x0010000406227981 */ /* 0x000128000c1e9b00 */ /*18c0*/ LDG.E.64.CONSTANT R32, [R6.64+0x1800] ; /* 0x0018000406207981 */ /* 0x0000e8000c1e9b00 */ /*18d0*/ LDG.E.64.CONSTANT R30, [R6.64+0x2000] ; /* 0x00200004061e7981 */ /* 0x000128000c1e9b00 */ /*18e0*/ LDG.E.64.CONSTANT R28, [R6.64+0x2800] ; /* 0x00280004061c7981 */ /* 0x000128000c1e9b00 */ /*18f0*/ LDG.E.64.CONSTANT R26, [R6.64+0x3000] ; /* 0x00300004061a7981 */ /* 0x000128000c1e9b00 */ /*1900*/ LDG.E.64.CONSTANT R24, [R6.64+0x3800] ; /* 0x0038000406187981 */ /* 0x000128000c1e9b00 */ /*1910*/ LDG.E.64.CONSTANT R22, [R6.64+0x4000] ; /* 0x0040000406167981 */ /* 0x000128000c1e9b00 */ /*1920*/ LDG.E.64.CONSTANT R20, [R6.64+0x4800] ; /* 0x0048000406147981 */ /* 0x000128000c1e9b00 */ /*1930*/ LDG.E.64.CONSTANT R18, [R6.64+0x5000] ; /* 0x0050000406127981 */ /* 0x000128000c1e9b00 */ /*1940*/ LDG.E.64.CONSTANT R16, [R6.64+0x5800] ; /* 0x0058000406107981 */ /* 0x000128000c1e9b00 */ /*1950*/ LDG.E.64.CONSTANT R14, [R6.64+0x6000] ; /* 0x00600004060e7981 */ /* 0x000128000c1e9b00 */ /*1960*/ LDG.E.64.CONSTANT R12, [R6.64+0x6800] ; /* 0x00680004060c7981 */ /* 0x000128000c1e9b00 */ /*1970*/ LDG.E.64.CONSTANT R10, [R6.64+0x7000] ; /* 0x00700004060a7981 */ /* 0x000128000c1e9b00 */ /*1980*/ LDG.E.64.CONSTANT R8, [R6.64+0x7800] ; /* 0x0078000406087981 */ /* 0x000122000c1e9b00 */ /*1990*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*19a0*/ ISETP.GE.AND P2, PT, R5, R38, PT ; /* 0x000000260500720c */ /* 0x000fe40003f46270 */ /*19b0*/ IADD3 R6, P3, R6, 0x8000, RZ ; /* 0x0000800006067810 */ /* 0x001fca0007f7e0ff */ /*19c0*/ IMAD.X R7, RZ, RZ, R7, P3 ; /* 0x000000ffff077224 */ /* 0x000fe200018e0607 */ /*19d0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x024e0c0003f2e000 */ /*19e0*/ FSEL R2, R40, R2, !P1 ; /* 0x0000000228027208 */ /* 0x001fe40004800000 */ /*19f0*/ FSEL R3, R41, R3, !P1 ; /* 0x0000000329037208 */ /* 0x000fcc0004800000 */ /*1a00*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x008e0c0003f2e000 */ /*1a10*/ FSEL R2, R36, R2, !P1 ; /* 0x0000000224027208 */ /* 0x001fe40004800000 */ /*1a20*/ FSEL R3, R37, R3, !P1 ; /* 0x0000000325037208 */ /* 0x000fcc0004800000 */ /*1a30*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x010e0c0003f2e000 */ /*1a40*/ FSEL R2, R34, R2, !P1 ; /* 0x0000000222027208 */ /* 0x001fe40004800000 */ /*1a50*/ FSEL R3, R35, R3, !P1 ; /* 0x0000000323037208 */ /* 0x000fcc0004800000 */ /*1a60*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*1a70*/ FSEL R2, R32, R2, !P1 ; /* 0x0000000220027208 */ /* 0x001fe40004800000 */ /*1a80*/ FSEL R3, R33, R3, !P1 ; /* 0x0000000321037208 */ /* 0x000fcc0004800000 */ /*1a90*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*1aa0*/ FSEL R2, R30, R2, !P1 ; /* 0x000000021e027208 */ /* 0x001fe40004800000 */ /*1ab0*/ FSEL R3, R31, R3, !P1 ; /* 0x000000031f037208 */ /* 0x000fcc0004800000 */ /*1ac0*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*1ad0*/ FSEL R2, R28, R2, !P1 ; /* 0x000000021c027208 */ /* 0x001fe40004800000 */ /*1ae0*/ FSEL R3, R29, R3, !P1 ; /* 0x000000031d037208 */ /* 0x000fcc0004800000 */ /*1af0*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*1b00*/ FSEL R2, R26, R2, !P1 ; /* 0x000000021a027208 */ /* 0x001fe40004800000 */ /*1b10*/ FSEL R3, R27, R3, !P1 ; /* 0x000000031b037208 */ /* 0x000fcc0004800000 */ /*1b20*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*1b30*/ FSEL R2, R24, R2, !P1 ; /* 0x0000000218027208 */ /* 0x001fe40004800000 */ /*1b40*/ FSEL R3, R25, R3, !P1 ; /* 0x0000000319037208 */ /* 0x000fcc0004800000 */ /*1b50*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*1b60*/ FSEL R2, R22, R2, !P1 ; /* 0x0000000216027208 */ /* 0x001fe40004800000 */ /*1b70*/ FSEL R3, R23, R3, !P1 ; /* 0x0000000317037208 */ /* 0x000fcc0004800000 */ /*1b80*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*1b90*/ FSEL R2, R20, R2, !P1 ; /* 0x0000000214027208 */ /* 0x001fe40004800000 */ /*1ba0*/ FSEL R3, R21, R3, !P1 ; /* 0x0000000315037208 */ /* 0x000fcc0004800000 */ /*1bb0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*1bc0*/ FSEL R2, R18, R2, !P1 ; /* 0x0000000212027208 */ /* 0x001fe40004800000 */ /*1bd0*/ FSEL R3, R19, R3, !P1 ; /* 0x0000000313037208 */ /* 0x000fcc0004800000 */ /*1be0*/ DSETP.GEU.AND P1, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f2e000 */ /*1bf0*/ FSEL R2, R16, R2, !P1 ; /* 0x0000000210027208 */ /* 0x001fe40004800000 */ /*1c00*/ FSEL R3, R17, R3, !P1 ; /* 0x0000000311037208 */ /* 0x000fcc0004800000 */ /*1c10*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f2e000 */ /*1c20*/ FSEL R2, R14, R2, !P1 ; /* 0x000000020e027208 */ /* 0x001fe40004800000 */ /*1c30*/ FSEL R3, R15, R3, !P1 ; /* 0x000000030f037208 */ /* 0x000fcc0004800000 */ /*1c40*/ DSETP.GEU.AND P1, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f2e000 */ /*1c50*/ FSEL R2, R12, R2, !P1 ; /* 0x000000020c027208 */ /* 0x001fe40004800000 */ /*1c60*/ FSEL R3, R13, R3, !P1 ; /* 0x000000030d037208 */ /* 0x000fcc0004800000 */ /*1c70*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*1c80*/ FSEL R2, R10, R2, !P1 ; /* 0x000000020a027208 */ /* 0x001fe40004800000 */ /*1c90*/ FSEL R3, R11, R3, !P1 ; /* 0x000000030b037208 */ /* 0x000fcc0004800000 */ /*1ca0*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*1cb0*/ FSEL R2, R8, R2, !P1 ; /* 0x0000000208027208 */ /* 0x001fe40004800000 */ /*1cc0*/ FSEL R3, R9, R3, !P1 ; /* 0x0000000309037208 */ /* 0x000fe20004800000 */ /*1cd0*/ @!P2 BRA 0x1890 ; /* 0xfffffbb00000a947 */ /* 0x000fea000383ffff */ /*1ce0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1cf0*/ IADD3 R8, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x000fe20007ffe1ff */ /*1d00*/ BSSY B2, 0x1f80 ; /* 0x0000027000027945 */ /* 0x000fe60003800000 */ /*1d10*/ ISETP.GT.AND P1, PT, R8, 0x400, PT ; /* 0x000004000800780c */ /* 0x000fda0003f24270 */ /*1d20*/ @!P1 BRA 0x1f70 ; /* 0x0000024000009947 */ /* 0x000fea0003800000 */ /*1d30*/ LDG.E.64.CONSTANT R10, [R6.64] ; /* 0x00000004060a7981 */ /* 0x0000a8000c1e9b00 */ /*1d40*/ LDG.E.64.CONSTANT R12, [R6.64+0x800] ; /* 0x00080004060c7981 */ /* 0x0000e8000c1e9b00 */ /*1d50*/ LDG.E.64.CONSTANT R14, [R6.64+0x1000] ; /* 0x00100004060e7981 */ /* 0x000128000c1e9b00 */ /*1d60*/ LDG.E.64.CONSTANT R16, [R6.64+0x1800] ; /* 0x0018000406107981 */ /* 0x0000e8000c1e9b00 */ /*1d70*/ LDG.E.64.CONSTANT R18, [R6.64+0x2000] ; /* 0x0020000406127981 */ /* 0x000128000c1e9b00 */ /*1d80*/ LDG.E.64.CONSTANT R20, [R6.64+0x2800] ; /* 0x0028000406147981 */ /* 0x000128000c1e9b00 */ /*1d90*/ LDG.E.64.CONSTANT R22, [R6.64+0x3000] ; /* 0x0030000406167981 */ /* 0x000128000c1e9b00 */ /*1da0*/ LDG.E.64.CONSTANT R8, [R6.64+0x3800] ; /* 0x0038000406087981 */ /* 0x000122000c1e9b00 */ /*1db0*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fc40007ffe0ff */ /*1dc0*/ IADD3 R6, P2, R6, 0x4000, RZ ; /* 0x0000400006067810 */ /* 0x001fca0007f5e0ff */ /*1dd0*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fe200010e0607 */ /*1de0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x024e0c0003f0e000 */ /*1df0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*1e00*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*1e10*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x008e0c0003f0e000 */ /*1e20*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*1e30*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*1e40*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x010e0c0003f0e000 */ /*1e50*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*1e60*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*1e70*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*1e80*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*1e90*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*1ea0*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*1eb0*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*1ec0*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*1ed0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*1ee0*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*1ef0*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*1f00*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*1f10*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*1f20*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fe40004000000 */ /*1f30*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*1f40*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*1f50*/ FSEL R2, R8, R2, !P1 ; /* 0x0000000208027208 */ /* 0x001fe40004800000 */ /*1f60*/ FSEL R3, R9, R3, !P1 ; /* 0x0000000309037208 */ /* 0x000fe40004800000 */ /*1f70*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1f80*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*1f90*/ @!P0 BRA 0x20a0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*1fa0*/ LDG.E.64.CONSTANT R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x000ea8000c1e9b00 */ /*1fb0*/ LDG.E.64.CONSTANT R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x000ee8000c1e9b00 */ /*1fc0*/ LDG.E.64.CONSTANT R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000f28000c1e9b00 */ /*1fd0*/ LDG.E.64.CONSTANT R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000ee2000c1e9b00 */ /*1fe0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x024e0c0003f0e000 */ /*1ff0*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*2000*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*2010*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*2020*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*2030*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*2040*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*2050*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*2060*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*2070*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*2080*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*2090*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fe40004000000 */ /*20a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*20b0*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x000e220000000000 */ /*20c0*/ ISETP.GT.AND P0, PT, R4, 0xff, PT ; /* 0x000000ff0400780c */ /* 0x000fe40003f04270 */ /*20d0*/ SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff057819 */ /* 0x000fc80000011400 */ /*20e0*/ LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005057211 */ /* 0x000fc800078f28ff */ /*20f0*/ SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff057819 */ /* 0x000fc60000011405 */ /*2100*/ @P0 BRA 0x2610 ; /* 0x0000050000000947 */ /* 0x000fea0003800000 */ /*2110*/ IMAD.SHL.U32 R7, R5, 0x20, RZ ; /* 0x0000002005077824 */ /* 0x000fe200078e00ff */ /*2120*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*2130*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*2140*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*2150*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*2160*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fe40003f04270 */ /*2170*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*2180*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fca0000000000 */ /*2190*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x020fe800000e0007 */ /*21a0*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*21b0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*21c0*/ ISETP.LT.AND P0, PT, R6, R7, !P0 ; /* 0x000000070600720c */ /* 0x001fc80004701270 */ /*21d0*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*21e0*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*21f0*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe800000e0007 */ /*2200*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*2210*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*2220*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*2230*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fe40007ffe0ff */ /*2240*/ FSEL R8, R8, R10, P0 ; /* 0x0000000a08087208 */ /* 0x000fe40000000000 */ /*2250*/ FSEL R9, R9, R11, P0 ; /* 0x0000000b09097208 */ /* 0x000fc60000000000 */ /*2260*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe800000e0007 */ /*2270*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*2280*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2290*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*22a0*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fe40007ffe0ff */ /*22b0*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x000fe40000000000 */ /*22c0*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fc60000000000 */ /*22d0*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe800000e0007 */ /*22e0*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*22f0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*2300*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*2310*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fe40007ffe0ff */ /*2320*/ FSEL R8, R2, R10, P0 ; /* 0x0000000a02087208 */ /* 0x000fe40000000000 */ /*2330*/ FSEL R9, R3, R11, P0 ; /* 0x0000000b03097208 */ /* 0x000fc60000000000 */ /*2340*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*2350*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*2360*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2370*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fc80004703270 */ /*2380*/ FSEL R2, R2, R8, P0 ; /* 0x0000000802027208 */ /* 0x000fe40000000000 */ /*2390*/ FSEL R3, R3, R9, P0 ; /* 0x0000000903037208 */ /* 0x000fe40000000000 */ /*23a0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*23b0*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*23c0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*23d0*/ @P0 BRA 0x52e0 ; /* 0x00002f0000000947 */ /* 0x000fea0003800000 */ /*23e0*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*23f0*/ ISETP.GE.AND P1, PT, R4, 0xe1, PT ; /* 0x000000e10400780c */ /* 0x000fe20003f26270 */ /*2400*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc400078e00ff */ /*2410*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*2420*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e4c0003f0e000 */ /*2430*/ ISETP.GT.AND P0, PT, R4, 0x20, !P0 ; /* 0x000000200400780c */ /* 0x002fc80004704270 */ /*2440*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*2450*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*2460*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2470*/ ISETP.GT.AND P0, PT, R4, 0x40, !P0 ; /* 0x000000400400780c */ /* 0x001fc80004704270 */ /*2480*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*2490*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*24a0*/ LDS.128 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x000e280000000c00 */ /*24b0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x004e4c0003f0e000 */ /*24c0*/ ISETP.GT.AND P0, PT, R4, 0x60, !P0 ; /* 0x000000600400780c */ /* 0x002fc80004704270 */ /*24d0*/ FSEL R2, R12, R2, P0 ; /* 0x000000020c027208 */ /* 0x000fe40000000000 */ /*24e0*/ FSEL R3, R13, R3, P0 ; /* 0x000000030d037208 */ /* 0x000fcc0000000000 */ /*24f0*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e4c0003f0e000 */ /*2500*/ ISETP.GT.AND P0, PT, R4, 0x80, !P0 ; /* 0x000000800400780c */ /* 0x002fc80004704270 */ /*2510*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x000fe40000000000 */ /*2520*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fcc0000000000 */ /*2530*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2540*/ ISETP.GT.AND P0, PT, R4, 0xa0, !P0 ; /* 0x000000a00400780c */ /* 0x001fc80004704270 */ /*2550*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*2560*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*2570*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2580*/ ISETP.GT.AND P0, PT, R4, 0xc0, !P0 ; /* 0x000000c00400780c */ /* 0x001fc80004704270 */ /*2590*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*25a0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe20000000000 */ /*25b0*/ @!P1 BRA 0x52e0 ; /* 0x00002d2000009947 */ /* 0x000fea0003800000 */ /*25c0*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*25d0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*25e0*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*25f0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*2600*/ BRA 0x52e0 ; /* 0x00002cd000007947 */ /* 0x000fea0003800000 */ /*2610*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x020fe200000e0000 */ /*2620*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x001fc60003f25270 */ /*2630*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*2640*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2650*/ ISETP.LT.AND P0, PT, R6, 0x1f, !P0 ; /* 0x0000001f0600780c */ /* 0x001fc80004701270 */ /*2660*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*2670*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*2680*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*2690*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*26a0*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*26b0*/ ISETP.LT.AND P0, PT, R6, 0x1e, !P0 ; /* 0x0000001e0600780c */ /* 0x001fc80004701270 */ /*26c0*/ FSEL R8, R8, R10, P0 ; /* 0x0000000a08087208 */ /* 0x000fe40000000000 */ /*26d0*/ FSEL R9, R9, R11, P0 ; /* 0x0000000b09097208 */ /* 0x000fc60000000000 */ /*26e0*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*26f0*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*2700*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2710*/ ISETP.LT.AND P0, PT, R6, 0x1c, !P0 ; /* 0x0000001c0600780c */ /* 0x001fc80004701270 */ /*2720*/ FSEL R12, R2, R8, P0 ; /* 0x00000008020c7208 */ /* 0x000fe40000000000 */ /*2730*/ FSEL R13, R3, R9, P0 ; /* 0x00000009030d7208 */ /* 0x000fc60000000000 */ /*2740*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*2750*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*2760*/ DSETP.GEU.AND P0, PT, R12, R2, PT ; /* 0x000000020c00722a */ /* 0x001e0c0003f0e000 */ /*2770*/ ISETP.LT.AND P0, PT, R6, 0x18, !P0 ; /* 0x000000180600780c */ /* 0x001fc80004701270 */ /*2780*/ FSEL R10, R2, R12, P0 ; /* 0x0000000c020a7208 */ /* 0x000fe40000000000 */ /*2790*/ FSEL R11, R3, R13, P0 ; /* 0x0000000d030b7208 */ /* 0x000fc60000000000 */ /*27a0*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*27b0*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*27c0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*27d0*/ ISETP.LT.AND P0, PT, R6, 0x10, !P0 ; /* 0x000000100600780c */ /* 0x001fc80004701270 */ /*27e0*/ FSEL R2, R2, R10, P0 ; /* 0x0000000a02027208 */ /* 0x000fe40000000000 */ /*27f0*/ FSEL R3, R3, R11, P0 ; /* 0x0000000b03037208 */ /* 0x000fe40000000000 */ /*2800*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*2810*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*2820*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2830*/ @P0 BRA 0x52e0 ; /* 0x00002aa000000947 */ /* 0x000fea0003800000 */ /*2840*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*2850*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*2860*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*2870*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*2880*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*2890*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*28a0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*28b0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*28c0*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*28d0*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*28e0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*28f0*/ FSEL R4, R8, R2, !P0 ; /* 0x0000000208047208 */ /* 0x001fe40004000000 */ /*2900*/ FSEL R5, R9, R3, !P0 ; /* 0x0000000309057208 */ /* 0x000fe40004000000 */ /*2910*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*2920*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*2930*/ FSEL R4, R10, R4, !P0 ; /* 0x000000040a047208 */ /* 0x002fe40004000000 */ /*2940*/ FSEL R5, R11, R5, !P0 ; /* 0x000000050b057208 */ /* 0x000fcc0004000000 */ /*2950*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*2960*/ FSEL R4, R12, R4, !P0 ; /* 0x000000040c047208 */ /* 0x002fe40004000000 */ /*2970*/ FSEL R5, R13, R5, !P0 ; /* 0x000000050d057208 */ /* 0x000fcc0004000000 */ /*2980*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*2990*/ FSEL R4, R14, R4, !P0 ; /* 0x000000040e047208 */ /* 0x002fe40004000000 */ /*29a0*/ FSEL R5, R15, R5, !P0 ; /* 0x000000050f057208 */ /* 0x000fcc0004000000 */ /*29b0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*29c0*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*29d0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*29e0*/ BRA 0x52e0 ; /* 0x000028f000007947 */ /* 0x000fea0003800000 */ /*29f0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff047624 */ /* 0x000fca00078e00ff */ /*2a00*/ ISETP.GE.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fda0003f06270 */ /*2a10*/ @!P0 BRA 0x3ea0 ; /* 0x0000148000008947 */ /* 0x000fea0003800000 */ /*2a20*/ IMAD.SHL.U32 R6, R0, 0x4, RZ ; /* 0x0000000400067824 */ /* 0x001fe400078e00ff */ /*2a30*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fc800078e00ff */ /*2a40*/ IMAD.WIDE.U32 R6, R6, R7, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fca00078e0007 */ /*2a50*/ LDG.E.128.CONSTANT R12, [R6.64] ; /* 0x00000004060c7981 */ /* 0x000ea8000c1e9d00 */ /*2a60*/ LDG.E.128.CONSTANT R16, [R6.64+0x10] ; /* 0x0000100406107981 */ /* 0x000ee8000c1e9d00 */ /*2a70*/ LDG.E.128.CONSTANT R20, [R6.64+0x2000] ; /* 0x0020000406147981 */ /* 0x000f28000c1e9d00 */ /*2a80*/ LDG.E.128.CONSTANT R8, [R6.64+0x2010] ; /* 0x0020100406087981 */ /* 0x000f62000c1e9d00 */ /*2a90*/ ISETP.GE.AND P1, PT, R4, 0x1000, PT ; /* 0x000010000400780c */ /* 0x000fe20003f26270 */ /*2aa0*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fe200078e00ff */ /*2ab0*/ DSETP.GEU.AND P0, PT, R12, R14, PT ; /* 0x0000000e0c00722a */ /* 0x004e0c0003f0e000 */ /*2ac0*/ FSEL R2, R14, R12, !P0 ; /* 0x0000000c0e027208 */ /* 0x001fe40004000000 */ /*2ad0*/ FSEL R3, R15, R13, !P0 ; /* 0x0000000d0f037208 */ /* 0x000fcc0004000000 */ /*2ae0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x008e0c0003f0e000 */ /*2af0*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*2b00*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*2b10*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*2b20*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*2b30*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*2b40*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x010e0c0003f0e000 */ /*2b50*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*2b60*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*2b70*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*2b80*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*2b90*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fcc0004000000 */ /*2ba0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x020e0c0003f0e000 */ /*2bb0*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*2bc0*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*2bd0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2be0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*2bf0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fe20004000000 */ /*2c00*/ @!P1 BRA 0x2e60 ; /* 0x0000025000009947 */ /* 0x000fea0003800000 */ /*2c10*/ IADD3 R25, R4, -0x800, RZ ; /* 0xfffff80004197810 */ /* 0x000fe20007ffe0ff */ /*2c20*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fc800078e00ff */ /*2c30*/ IMAD.WIDE R4, R0, 0x8, R6 ; /* 0x0000000800047825 */ /* 0x000fca00078e0206 */ /*2c40*/ LDG.E.128.CONSTANT R20, [R4.64] ; /* 0x0000000404147981 */ /* 0x0000a8000c1e9d00 */ /*2c50*/ LDG.E.128.CONSTANT R12, [R4.64+0x10] ; /* 0x00001004040c7981 */ /* 0x0000e8000c1e9d00 */ /*2c60*/ LDG.E.128.CONSTANT R8, [R4.64+0x2000] ; /* 0x0020000404087981 */ /* 0x000128000c1e9d00 */ /*2c70*/ LDG.E.128.CONSTANT R16, [R4.64+0x2010] ; /* 0x0020100404107981 */ /* 0x000164000c1e9d00 */ /*2c80*/ IADD3 R4, -R0, c[0x0][0x170], RZ ; /* 0x00005c0000047a10 */ /* 0x001fc80007ffe1ff */ /*2c90*/ ISETP.GE.AND P1, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fe20003f26270 */ /*2ca0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x004e0c0003f0e000 */ /*2cb0*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*2cc0*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*2cd0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*2ce0*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*2cf0*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fcc0004000000 */ /*2d00*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x008e0c0003f0e000 */ /*2d10*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*2d20*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*2d30*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*2d40*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*2d50*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*2d60*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x010e0c0003f0e000 */ /*2d70*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*2d80*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*2d90*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2da0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*2db0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*2dc0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x020e0c0003f0e000 */ /*2dd0*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*2de0*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*2df0*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*2e00*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*2e10*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fe20004000000 */ /*2e20*/ @!P1 BRA 0x3a50 ; /* 0x00000c2000009947 */ /* 0x000fea0003800000 */ /*2e30*/ IADD3 R0, R0, 0x800, RZ ; /* 0x0000080000007810 */ /* 0x000fc80007ffe0ff */ /*2e40*/ ISETP.GT.AND P0, PT, R0, R25, PT ; /* 0x000000190000720c */ /* 0x000fda0003f04270 */ /*2e50*/ @!P0 BRA 0x2c30 ; /* 0xfffffdd000008947 */ /* 0x000fea000383ffff */ /*2e60*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fda0003f06270 */ /*2e70*/ @P0 BRA 0x3a50 ; /* 0x00000bd000000947 */ /* 0x000fea0003800000 */ /*2e80*/ S2R R45, SR_TID.X ; /* 0x00000000002d7919 */ /* 0x000e220000002100 */ /*2e90*/ IADD3 R44, -R0, c[0x0][0x170], RZ ; /* 0x00005c00002c7a10 */ /* 0x000fe20007ffe1ff */ /*2ea0*/ BSSY B1, 0x3a50 ; /* 0x00000ba000017945 */ /* 0x000fe60003800000 */ /*2eb0*/ ISETP.GE.AND P0, PT, R45, R44, PT ; /* 0x0000002c2d00720c */ /* 0x001fda0003f06270 */ /*2ec0*/ @P0 BRA 0x3a40 ; /* 0x00000b7000000947 */ /* 0x000fea0003800000 */ /*2ed0*/ LOP3.LUT R5, RZ, R45, RZ, 0x33, !PT ; /* 0x0000002dff057212 */ /* 0x000fe200078e33ff */ /*2ee0*/ BSSY B2, 0x3060 ; /* 0x0000017000027945 */ /* 0x000fe60003800000 */ /*2ef0*/ IADD3 R5, -R0, c[0x0][0x170], R5 ; /* 0x00005c0000057a10 */ /* 0x000fc80007ffe105 */ /*2f00*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*2f10*/ ISETP.GE.U32.AND P2, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f46070 */ /*2f20*/ LOP3.LUT P0, R6, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304067812 */ /* 0x000fda000780c0ff */ /*2f30*/ @!P0 BRA 0x3050 ; /* 0x0000011000008947 */ /* 0x000fea0003800000 */ /*2f40*/ IMAD.IADD R4, R45, 0x1, R0 ; /* 0x000000012d047824 */ /* 0x000fe400078e0200 */ /*2f50*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*2f60*/ IMAD.WIDE R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fc800078e0205 */ /*2f70*/ IMAD.MOV.U32 R7, RZ, RZ, R4 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0004 */ /*2f80*/ IMAD.MOV.U32 R8, RZ, RZ, R5 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0005 */ /*2f90*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0007 */ /*2fa0*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0008 */ /*2fb0*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e9b00 */ /*2fc0*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*2fd0*/ IADD3 R7, P3, R7, 0x800, RZ ; /* 0x0000080007077810 */ /* 0x000fe40007f7e0ff */ /*2fe0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*2ff0*/ IADD3 R45, R45, 0x100, RZ ; /* 0x000001002d2d7810 */ /* 0x000fe20007ffe0ff */ /*3000*/ IMAD.X R8, RZ, RZ, R8, P3 ; /* 0x000000ffff087224 */ /* 0x000fe200018e0608 */ /*3010*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*3020*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*3030*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*3040*/ @P1 BRA 0x2f90 ; /* 0xffffff4000001947 */ /* 0x000fea000383ffff */ /*3050*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3060*/ @!P2 BRA 0x3a40 ; /* 0x000009d00000a947 */ /* 0x000fea0003800000 */ /*3070*/ IMAD.IADD R6, R44, 0x1, -R45 ; /* 0x000000012c067824 */ /* 0x000fe200078e0a2d */ /*3080*/ BSSY B2, 0x3630 ; /* 0x000005a000027945 */ /* 0x000fe20003800000 */ /*3090*/ IMAD.IADD R0, R45, 0x1, R0 ; /* 0x000000012d007824 */ /* 0x000fe200078e0200 */ /*30a0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0f070 */ /*30b0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x8 ; /* 0x00000008ff097424 */ /* 0x000fe200078e00ff */ /*30c0*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe40003f24270 */ /*30d0*/ IADD3 R16, R0.reuse, 0x300, RZ ; /* 0x0000030000107810 */ /* 0x040fe20007ffe0ff */ /*30e0*/ IMAD.WIDE R4, R0.reuse, R9, c[0x0][0x160] ; /* 0x0000580000047625 */ /* 0x040fe200078e0209 */ /*30f0*/ IADD3 R12, R0, 0x200, RZ ; /* 0x00000200000c7810 */ /* 0x000fc40007ffe0ff */ /*3100*/ IADD3 R8, R0, 0x100, RZ ; /* 0x0000010000087810 */ /* 0x000fe20007ffe0ff */ /*3110*/ IMAD.WIDE R16, R16, R9, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fc800078e0209 */ /*3120*/ IMAD.WIDE R12, R12, R9, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc800078e0209 */ /*3130*/ IMAD.WIDE R8, R8, R9, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0209 */ /*3140*/ @!P1 BRA 0x3620 ; /* 0x000004d000009947 */ /* 0x000fea0003800000 */ /*3150*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*3160*/ IADD3 R0, R44, -0xc00, RZ ; /* 0xfffff4002c007810 */ /* 0x000fe40007ffe0ff */ /*3170*/ LDG.E.64.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x0000a8000c1e9b00 */ /*3180*/ LDG.E.64.CONSTANT R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x0002e8000c1e9b00 */ /*3190*/ LDG.E.64.CONSTANT R14, [R12.64] ; /* 0x000000040c0e7981 */ /* 0x000968000c1e9b00 */ /*31a0*/ LDG.E.64.CONSTANT R18, [R16.64] ; /* 0x0000000410127981 */ /* 0x0000e8000c1e9b00 */ /*31b0*/ LDG.E.64.CONSTANT R20, [R4.64+0x2000] ; /* 0x0020000404147981 */ /* 0x000168000c1e9b00 */ /*31c0*/ LDG.E.64.CONSTANT R22, [R8.64+0x2000] ; /* 0x0020000408167981 */ /* 0x000368000c1e9b00 */ /*31d0*/ LDG.E.64.CONSTANT R24, [R12.64+0x2000] ; /* 0x002000040c187981 */ /* 0x000968000c1e9b00 */ /*31e0*/ LDG.E.64.CONSTANT R26, [R16.64+0x2000] ; /* 0x00200004101a7981 */ /* 0x000168000c1e9b00 */ /*31f0*/ LDG.E.64.CONSTANT R28, [R4.64+0x4000] ; /* 0x00400004041c7981 */ /* 0x000168000c1e9b00 */ /*3200*/ LDG.E.64.CONSTANT R30, [R8.64+0x4000] ; /* 0x00400004081e7981 */ /* 0x000368000c1e9b00 */ /*3210*/ LDG.E.64.CONSTANT R32, [R12.64+0x4000] ; /* 0x004000040c207981 */ /* 0x000968000c1e9b00 */ /*3220*/ LDG.E.64.CONSTANT R34, [R16.64+0x4000] ; /* 0x0040000410227981 */ /* 0x000168000c1e9b00 */ /*3230*/ LDG.E.64.CONSTANT R36, [R4.64+0x6000] ; /* 0x0060000404247981 */ /* 0x000168000c1e9b00 */ /*3240*/ LDG.E.64.CONSTANT R38, [R8.64+0x6000] ; /* 0x0060000408267981 */ /* 0x000368000c1e9b00 */ /*3250*/ LDG.E.64.CONSTANT R40, [R12.64+0x6000] ; /* 0x006000040c287981 */ /* 0x000968000c1e9b00 */ /*3260*/ LDG.E.64.CONSTANT R42, [R16.64+0x6000] ; /* 0x00600004102a7981 */ /* 0x000162000c1e9b00 */ /*3270*/ IADD3 R45, R45, 0x1000, RZ ; /* 0x000010002d2d7810 */ /* 0x000fc40007ffe0ff */ /*3280*/ IADD3 R8, P5, R8, 0x8000, RZ ; /* 0x0000800008087810 */ /* 0x002fe40007fbe0ff */ /*3290*/ ISETP.GE.AND P2, PT, R45, R0, PT ; /* 0x000000002d00720c */ /* 0x000fe40003f46270 */ /*32a0*/ IADD3 R12, P4, R12, 0x8000, RZ ; /* 0x000080000c0c7810 */ /* 0x010fe20007f9e0ff */ /*32b0*/ IMAD.X R9, RZ, RZ, R9, P5 ; /* 0x000000ffff097224 */ /* 0x000fe200028e0609 */ /*32c0*/ IADD3 R4, P6, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fe40007fde0ff */ /*32d0*/ IADD3 R16, P3, R16, 0x8000, RZ ; /* 0x0000800010107810 */ /* 0x000fe20007f7e0ff */ /*32e0*/ IMAD.X R13, RZ, RZ, R13, P4 ; /* 0x000000ffff0d7224 */ /* 0x000fe400020e060d */ /*32f0*/ IMAD.X R5, RZ, RZ, R5, P6 ; /* 0x000000ffff057224 */ /* 0x000fc400030e0605 */ /*3300*/ IMAD.X R17, RZ, RZ, R17, P3 ; /* 0x000000ffff117224 */ /* 0x000fe200018e0611 */ /*3310*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x004e0c0003f2e000 */ /*3320*/ FSEL R2, R6, R2, !P1 ; /* 0x0000000206027208 */ /* 0x001fe40004800000 */ /*3330*/ FSEL R3, R7, R3, !P1 ; /* 0x0000000307037208 */ /* 0x000fcc0004800000 */ /*3340*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f2e000 */ /*3350*/ FSEL R2, R10, R2, !P1 ; /* 0x000000020a027208 */ /* 0x001fe40004800000 */ /*3360*/ FSEL R3, R11, R3, !P1 ; /* 0x000000030b037208 */ /* 0x000fcc0004800000 */ /*3370*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f2e000 */ /*3380*/ FSEL R2, R14, R2, !P1 ; /* 0x000000020e027208 */ /* 0x001fe40004800000 */ /*3390*/ FSEL R3, R15, R3, !P1 ; /* 0x000000030f037208 */ /* 0x000fcc0004800000 */ /*33a0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*33b0*/ FSEL R2, R18, R2, !P1 ; /* 0x0000000212027208 */ /* 0x001fe40004800000 */ /*33c0*/ FSEL R3, R19, R3, !P1 ; /* 0x0000000313037208 */ /* 0x000fcc0004800000 */ /*33d0*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*33e0*/ FSEL R2, R20, R2, !P1 ; /* 0x0000000214027208 */ /* 0x001fe40004800000 */ /*33f0*/ FSEL R3, R21, R3, !P1 ; /* 0x0000000315037208 */ /* 0x000fcc0004800000 */ /*3400*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*3410*/ FSEL R2, R22, R2, !P1 ; /* 0x0000000216027208 */ /* 0x001fe40004800000 */ /*3420*/ FSEL R3, R23, R3, !P1 ; /* 0x0000000317037208 */ /* 0x000fcc0004800000 */ /*3430*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*3440*/ FSEL R2, R24, R2, !P1 ; /* 0x0000000218027208 */ /* 0x001fe40004800000 */ /*3450*/ FSEL R3, R25, R3, !P1 ; /* 0x0000000319037208 */ /* 0x000fcc0004800000 */ /*3460*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*3470*/ FSEL R2, R26, R2, !P1 ; /* 0x000000021a027208 */ /* 0x001fe40004800000 */ /*3480*/ FSEL R3, R27, R3, !P1 ; /* 0x000000031b037208 */ /* 0x000fcc0004800000 */ /*3490*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*34a0*/ FSEL R2, R28, R2, !P1 ; /* 0x000000021c027208 */ /* 0x001fe40004800000 */ /*34b0*/ FSEL R3, R29, R3, !P1 ; /* 0x000000031d037208 */ /* 0x000fcc0004800000 */ /*34c0*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*34d0*/ FSEL R2, R30, R2, !P1 ; /* 0x000000021e027208 */ /* 0x001fe40004800000 */ /*34e0*/ FSEL R3, R31, R3, !P1 ; /* 0x000000031f037208 */ /* 0x000fcc0004800000 */ /*34f0*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*3500*/ FSEL R2, R32, R2, !P1 ; /* 0x0000000220027208 */ /* 0x001fe40004800000 */ /*3510*/ FSEL R3, R33, R3, !P1 ; /* 0x0000000321037208 */ /* 0x000fcc0004800000 */ /*3520*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x000e0c0003f2e000 */ /*3530*/ FSEL R2, R34, R2, !P1 ; /* 0x0000000222027208 */ /* 0x001fe40004800000 */ /*3540*/ FSEL R3, R35, R3, !P1 ; /* 0x0000000323037208 */ /* 0x000fcc0004800000 */ /*3550*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x000e0c0003f2e000 */ /*3560*/ FSEL R2, R36, R2, !P1 ; /* 0x0000000224027208 */ /* 0x001fe40004800000 */ /*3570*/ FSEL R3, R37, R3, !P1 ; /* 0x0000000325037208 */ /* 0x000fcc0004800000 */ /*3580*/ DSETP.GEU.AND P1, PT, R2, R38, PT ; /* 0x000000260200722a */ /* 0x000e0c0003f2e000 */ /*3590*/ FSEL R2, R38, R2, !P1 ; /* 0x0000000226027208 */ /* 0x001fe40004800000 */ /*35a0*/ FSEL R3, R39, R3, !P1 ; /* 0x0000000327037208 */ /* 0x000fcc0004800000 */ /*35b0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x000e0c0003f2e000 */ /*35c0*/ FSEL R2, R40, R2, !P1 ; /* 0x0000000228027208 */ /* 0x001fe40004800000 */ /*35d0*/ FSEL R3, R41, R3, !P1 ; /* 0x0000000329037208 */ /* 0x000fcc0004800000 */ /*35e0*/ DSETP.GEU.AND P1, PT, R2, R42, PT ; /* 0x0000002a0200722a */ /* 0x000e0c0003f2e000 */ /*35f0*/ FSEL R2, R42, R2, !P1 ; /* 0x000000022a027208 */ /* 0x001fe40004800000 */ /*3600*/ FSEL R3, R43, R3, !P1 ; /* 0x000000032b037208 */ /* 0x000fe20004800000 */ /*3610*/ @!P2 BRA 0x3170 ; /* 0xfffffb500000a947 */ /* 0x000fea000383ffff */ /*3620*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3630*/ IMAD.IADD R0, R44, 0x1, -R45 ; /* 0x000000012c007824 */ /* 0x000fe200078e0a2d */ /*3640*/ BSSY B2, 0x3920 ; /* 0x000002d000027945 */ /* 0x000fe80003800000 */ /*3650*/ ISETP.GT.AND P1, PT, R0, 0x400, PT ; /* 0x000004000000780c */ /* 0x000fda0003f24270 */ /*3660*/ @!P1 BRA 0x3910 ; /* 0x000002a000009947 */ /* 0x000fea0003800000 */ /*3670*/ LDG.E.64.CONSTANT R26, [R4.64] ; /* 0x00000004041a7981 */ /* 0x0000a8000c1e9b00 */ /*3680*/ LDG.E.64.CONSTANT R24, [R8.64] ; /* 0x0000000408187981 */ /* 0x0002e8000c1e9b00 */ /*3690*/ LDG.E.64.CONSTANT R22, [R12.64] ; /* 0x000000040c167981 */ /* 0x000968000c1e9b00 */ /*36a0*/ LDG.E.64.CONSTANT R20, [R16.64] ; /* 0x0000000410147981 */ /* 0x0000e8000c1e9b00 */ /*36b0*/ LDG.E.64.CONSTANT R18, [R4.64+0x2000] ; /* 0x0020000404127981 */ /* 0x000168000c1e9b00 */ /*36c0*/ LDG.E.64.CONSTANT R14, [R8.64+0x2000] ; /* 0x00200004080e7981 */ /* 0x000368000c1e9b00 */ /*36d0*/ LDG.E.64.CONSTANT R10, [R12.64+0x2000] ; /* 0x002000040c0a7981 */ /* 0x000968000c1e9b00 */ /*36e0*/ LDG.E.64.CONSTANT R6, [R16.64+0x2000] ; /* 0x0020000410067981 */ /* 0x000962000c1e9b00 */ /*36f0*/ IADD3 R4, P5, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fc40007fbe0ff */ /*3700*/ IADD3 R8, P4, R8, 0x4000, RZ ; /* 0x0000400008087810 */ /* 0x002fe40007f9e0ff */ /*3710*/ IADD3 R45, R45, 0x800, RZ ; /* 0x000008002d2d7810 */ /* 0x000fe20007ffe0ff */ /*3720*/ IMAD.X R5, RZ, RZ, R5, P5 ; /* 0x000000ffff057224 */ /* 0x000fe200028e0605 */ /*3730*/ IADD3 R12, P3, R12, 0x4000, RZ ; /* 0x000040000c0c7810 */ /* 0x010fe20007f7e0ff */ /*3740*/ IMAD.X R9, RZ, RZ, R9, P4 ; /* 0x000000ffff097224 */ /* 0x000fe200020e0609 */ /*3750*/ IADD3 R16, P2, R16, 0x4000, RZ ; /* 0x0000400010107810 */ /* 0x000fc60007f5e0ff */ /*3760*/ IMAD.X R13, RZ, RZ, R13, P3 ; /* 0x000000ffff0d7224 */ /* 0x000fe400018e060d */ /*3770*/ IMAD.X R17, RZ, RZ, R17, P2 ; /* 0x000000ffff117224 */ /* 0x000fe200010e0611 */ /*3780*/ DSETP.GEU.AND P0, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x004e0c0003f0e000 */ /*3790*/ FSEL R2, R26, R2, !P0 ; /* 0x000000021a027208 */ /* 0x001fe40004000000 */ /*37a0*/ FSEL R3, R27, R3, !P0 ; /* 0x000000031b037208 */ /* 0x000fcc0004000000 */ /*37b0*/ DSETP.GEU.AND P0, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x008e0c0003f0e000 */ /*37c0*/ FSEL R2, R24, R2, !P0 ; /* 0x0000000218027208 */ /* 0x001fe40004000000 */ /*37d0*/ FSEL R3, R25, R3, !P0 ; /* 0x0000000319037208 */ /* 0x000fcc0004000000 */ /*37e0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x020e0c0003f0e000 */ /*37f0*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*3800*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fcc0004000000 */ /*3810*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*3820*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*3830*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*3840*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*3850*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*3860*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*3870*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*3880*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*3890*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*38a0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*38b0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*38c0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fe40004000000 */ /*38d0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*38e0*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f2e000 */ /*38f0*/ FSEL R2, R6, R2, !P1 ; /* 0x0000000206027208 */ /* 0x001fe40004800000 */ /*3900*/ FSEL R3, R7, R3, !P1 ; /* 0x0000000307037208 */ /* 0x000fe40004800000 */ /*3910*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3920*/ ISETP.LT.OR P0, PT, R45, R44, P0 ; /* 0x0000002c2d00720c */ /* 0x000fda0000701670 */ /*3930*/ @!P0 BRA 0x3a40 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*3940*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea8000c1e9b00 */ /*3950*/ LDG.E.64.CONSTANT R6, [R8.64] ; /* 0x0000000408067981 */ /* 0x0000e8000c1e9b00 */ /*3960*/ LDG.E.64.CONSTANT R10, [R16.64] ; /* 0x00000004100a7981 */ /* 0x000f28000c1e9b00 */ /*3970*/ LDG.E.64.CONSTANT R8, [R12.64] ; /* 0x000000040c087981 */ /* 0x001f62000c1e9b00 */ /*3980*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*3990*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*39a0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*39b0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x008e0c0003f0e000 */ /*39c0*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*39d0*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*39e0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x020e0c0003f0e000 */ /*39f0*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*3a00*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*3a10*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*3a20*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*3a30*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fe40004000000 */ /*3a40*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3a50*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x000fe800000e0000 */ /*3a60*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*3a70*/ S2R R0, SR_LANEID ; /* 0x0000000000007919 */ /* 0x000e620000000000 */ /*3a80*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e220003f0e000 */ /*3a90*/ ISETP.NE.AND P1, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x002fca0003f25270 */ /*3aa0*/ ISETP.LT.AND P0, PT, R0, 0x1f, !P0 ; /* 0x0000001f0000780c */ /* 0x001fc80004701270 */ /*3ab0*/ FSEL R6, R4, R2, P0 ; /* 0x0000000204067208 */ /* 0x000fe40000000000 */ /*3ac0*/ FSEL R7, R5, R3, P0 ; /* 0x0000000305077208 */ /* 0x000fc60000000000 */ /*3ad0*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe800000e0000 */ /*3ae0*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2400000e0000 */ /*3af0*/ DSETP.GEU.AND P0, PT, R6, R4, PT ; /* 0x000000040600722a */ /* 0x001e0c0003f0e000 */ /*3b00*/ ISETP.LT.AND P0, PT, R0, 0x1e, !P0 ; /* 0x0000001e0000780c */ /* 0x001fc80004701270 */ /*3b10*/ FSEL R4, R4, R6, P0 ; /* 0x0000000604047208 */ /* 0x000fe40000000000 */ /*3b20*/ FSEL R5, R5, R7, P0 ; /* 0x0000000705057208 */ /* 0x000fc60000000000 */ /*3b30*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*3b40*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*3b50*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*3b60*/ ISETP.LT.AND P0, PT, R0, 0x1c, !P0 ; /* 0x0000001c0000780c */ /* 0x001fc80004701270 */ /*3b70*/ FSEL R8, R2, R4, P0 ; /* 0x0000000402087208 */ /* 0x000fe40000000000 */ /*3b80*/ FSEL R9, R3, R5, P0 ; /* 0x0000000503097208 */ /* 0x000fe20000000000 */ /*3b90*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000e280000002100 */ /*3ba0*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe800000e0000 */ /*3bb0*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e6200000e0000 */ /*3bc0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x1f, R4 ; /* 0x0000001fff059819 */ /* 0x001fc80000011404 */ /*3bd0*/ @!P1 LEA.HI R5, R5, R4, RZ, 0x5 ; /* 0x0000000405059211 */ /* 0x000fe200078f28ff */ /*3be0*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x002e060003f0e000 */ /*3bf0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff059819 */ /* 0x000fc60000011405 */ /*3c00*/ ISETP.LT.AND P0, PT, R0, 0x18, !P0 ; /* 0x000000180000780c */ /* 0x001fe40004701270 */ /*3c10*/ @!P1 IMAD.SHL.U32 R5, R5, 0x8, RZ ; /* 0x0000000805059824 */ /* 0x000fe400078e00ff */ /*3c20*/ FSEL R6, R2, R8, P0 ; /* 0x0000000802067208 */ /* 0x000fe40000000000 */ /*3c30*/ FSEL R7, R3, R9, P0 ; /* 0x0000000903077208 */ /* 0x000fc60000000000 */ /*3c40*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*3c50*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*3c60*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x001e0c0003f0e000 */ /*3c70*/ ISETP.LT.AND P0, PT, R0, 0x10, !P0 ; /* 0x000000100000780c */ /* 0x001fe20004701270 */ /*3c80*/ IMAD.MOV.U32 R0, RZ, RZ, R4 ; /* 0x000000ffff007224 */ /* 0x000fc600078e0004 */ /*3c90*/ FSEL R2, R2, R6, P0 ; /* 0x0000000602027208 */ /* 0x000fe40000000000 */ /*3ca0*/ FSEL R3, R3, R7, P0 ; /* 0x0000000703037208 */ /* 0x000fe40000000000 */ /*3cb0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fc60003f05270 */ /*3cc0*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*3cd0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*3ce0*/ @P0 BRA 0x52e0 ; /* 0x000015f000000947 */ /* 0x000fea0003800000 */ /*3cf0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*3d00*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*3d10*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*3d20*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*3d30*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*3d40*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*3d50*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*3d60*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*3d70*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*3d80*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*3d90*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*3da0*/ FSEL R4, R8, R2, !P0 ; /* 0x0000000208047208 */ /* 0x001fe40004000000 */ /*3db0*/ FSEL R5, R9, R3, !P0 ; /* 0x0000000309057208 */ /* 0x000fe40004000000 */ /*3dc0*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*3dd0*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*3de0*/ FSEL R4, R10, R4, !P0 ; /* 0x000000040a047208 */ /* 0x002fe40004000000 */ /*3df0*/ FSEL R5, R11, R5, !P0 ; /* 0x000000050b057208 */ /* 0x000fcc0004000000 */ /*3e00*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*3e10*/ FSEL R4, R12, R4, !P0 ; /* 0x000000040c047208 */ /* 0x002fe40004000000 */ /*3e20*/ FSEL R5, R13, R5, !P0 ; /* 0x000000050d057208 */ /* 0x000fcc0004000000 */ /*3e30*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*3e40*/ FSEL R4, R14, R4, !P0 ; /* 0x000000040e047208 */ /* 0x002fe40004000000 */ /*3e50*/ FSEL R5, R15, R5, !P0 ; /* 0x000000050f057208 */ /* 0x000fcc0004000000 */ /*3e60*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*3e70*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*3e80*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*3e90*/ BRA 0x52e0 ; /* 0x0000144000007947 */ /* 0x000fea0003800000 */ /*3ea0*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*3eb0*/ BSSY B1, 0x3f40 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*3ec0*/ IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0000 */ /*3ed0*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fd4000001ff00 */ /*3ee0*/ @P0 BRA 0x3f30 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*3ef0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x000fc800078e00ff */ /*3f00*/ IMAD.WIDE R2, R0, R3, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fcc00078e0203 */ /*3f10*/ LDG.E.64.CONSTANT R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e9b00 */ /*3f20*/ IADD3 R5, R0, 0x100, RZ ; /* 0x0000010000057810 */ /* 0x000fc60007ffe0ff */ /*3f30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3f40*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*3f50*/ BSSY B1, 0x49b0 ; /* 0x00000a5000017945 */ /* 0x000fd80003800000 */ /*3f60*/ @P0 BRA 0x49a0 ; /* 0x00000a3000000947 */ /* 0x000fea0003800000 */ /*3f70*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*3f80*/ BSSY B2, 0x40f0 ; /* 0x0000016000027945 */ /* 0x000fe60003800000 */ /*3f90*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*3fa0*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*3fb0*/ ISETP.GE.U32.AND P2, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f46070 */ /*3fc0*/ LOP3.LUT P0, R8, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306087812 */ /* 0x000fda000780c0ff */ /*3fd0*/ @!P0 BRA 0x40e0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*3fe0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*3ff0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fc800078e0206 */ /*4000*/ IMAD.MOV.U32 R9, RZ, RZ, R6 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0006 */ /*4010*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*4020*/ IMAD.MOV.U32 R6, RZ, RZ, R9 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0009 */ /*4030*/ IMAD.MOV.U32 R7, RZ, RZ, R10 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e000a */ /*4040*/ LDG.E.64.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e9b00 */ /*4050*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*4060*/ IADD3 R9, P3, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fe40007f7e0ff */ /*4070*/ ISETP.NE.AND P1, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f25270 */ /*4080*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe20007ffe0ff */ /*4090*/ IMAD.X R10, RZ, RZ, R10, P3 ; /* 0x000000ffff0a7224 */ /* 0x000fe200018e060a */ /*40a0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f0e000 */ /*40b0*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*40c0*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fe20004000000 */ /*40d0*/ @P1 BRA 0x4020 ; /* 0xffffff4000001947 */ /* 0x000fea000383ffff */ /*40e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*40f0*/ @!P2 BRA 0x49a0 ; /* 0x000008a00000a947 */ /* 0x000fea0003800000 */ /*4100*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x000fe20007ffe1ff */ /*4110*/ BSSY B2, 0x45f0 ; /* 0x000004d000027945 */ /* 0x000fe20003800000 */ /*4120*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*4130*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe20003f24270 */ /*4140*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*4150*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fd000078e0206 */ /*4160*/ @!P1 BRA 0x45e0 ; /* 0x0000047000009947 */ /* 0x000fea0003800000 */ /*4170*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*4180*/ IADD3 R38, R4, -0xc00, RZ ; /* 0xfffff40004267810 */ /* 0x000fe40007ffe0ff */ /*4190*/ LDG.E.64.CONSTANT R40, [R6.64] ; /* 0x0000000406287981 */ /* 0x0000a8000c1e9b00 */ /*41a0*/ LDG.E.64.CONSTANT R36, [R6.64+0x800] ; /* 0x0008000406247981 */ /* 0x0000e8000c1e9b00 */ /*41b0*/ LDG.E.64.CONSTANT R34, [R6.64+0x1000] ; /* 0x0010000406227981 */ /* 0x000128000c1e9b00 */ /*41c0*/ LDG.E.64.CONSTANT R32, [R6.64+0x1800] ; /* 0x0018000406207981 */ /* 0x0000e8000c1e9b00 */ /*41d0*/ LDG.E.64.CONSTANT R30, [R6.64+0x2000] ; /* 0x00200004061e7981 */ /* 0x000128000c1e9b00 */ /*41e0*/ LDG.E.64.CONSTANT R28, [R6.64+0x2800] ; /* 0x00280004061c7981 */ /* 0x000128000c1e9b00 */ /*41f0*/ LDG.E.64.CONSTANT R26, [R6.64+0x3000] ; /* 0x00300004061a7981 */ /* 0x000128000c1e9b00 */ /*4200*/ LDG.E.64.CONSTANT R24, [R6.64+0x3800] ; /* 0x0038000406187981 */ /* 0x000128000c1e9b00 */ /*4210*/ LDG.E.64.CONSTANT R22, [R6.64+0x4000] ; /* 0x0040000406167981 */ /* 0x000128000c1e9b00 */ /*4220*/ LDG.E.64.CONSTANT R20, [R6.64+0x4800] ; /* 0x0048000406147981 */ /* 0x000128000c1e9b00 */ /*4230*/ LDG.E.64.CONSTANT R18, [R6.64+0x5000] ; /* 0x0050000406127981 */ /* 0x000128000c1e9b00 */ /*4240*/ LDG.E.64.CONSTANT R16, [R6.64+0x5800] ; /* 0x0058000406107981 */ /* 0x000128000c1e9b00 */ /*4250*/ LDG.E.64.CONSTANT R14, [R6.64+0x6000] ; /* 0x00600004060e7981 */ /* 0x000128000c1e9b00 */ /*4260*/ LDG.E.64.CONSTANT R12, [R6.64+0x6800] ; /* 0x00680004060c7981 */ /* 0x000128000c1e9b00 */ /*4270*/ LDG.E.64.CONSTANT R10, [R6.64+0x7000] ; /* 0x00700004060a7981 */ /* 0x000128000c1e9b00 */ /*4280*/ LDG.E.64.CONSTANT R8, [R6.64+0x7800] ; /* 0x0078000406087981 */ /* 0x000122000c1e9b00 */ /*4290*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*42a0*/ ISETP.GE.AND P2, PT, R5, R38, PT ; /* 0x000000260500720c */ /* 0x000fe40003f46270 */ /*42b0*/ IADD3 R6, P3, R6, 0x8000, RZ ; /* 0x0000800006067810 */ /* 0x001fca0007f7e0ff */ /*42c0*/ IMAD.X R7, RZ, RZ, R7, P3 ; /* 0x000000ffff077224 */ /* 0x000fe200018e0607 */ /*42d0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x024e0c0003f2e000 */ /*42e0*/ FSEL R2, R40, R2, !P1 ; /* 0x0000000228027208 */ /* 0x001fe40004800000 */ /*42f0*/ FSEL R3, R41, R3, !P1 ; /* 0x0000000329037208 */ /* 0x000fcc0004800000 */ /*4300*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x008e0c0003f2e000 */ /*4310*/ FSEL R2, R36, R2, !P1 ; /* 0x0000000224027208 */ /* 0x001fe40004800000 */ /*4320*/ FSEL R3, R37, R3, !P1 ; /* 0x0000000325037208 */ /* 0x000fcc0004800000 */ /*4330*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x010e0c0003f2e000 */ /*4340*/ FSEL R2, R34, R2, !P1 ; /* 0x0000000222027208 */ /* 0x001fe40004800000 */ /*4350*/ FSEL R3, R35, R3, !P1 ; /* 0x0000000323037208 */ /* 0x000fcc0004800000 */ /*4360*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*4370*/ FSEL R2, R32, R2, !P1 ; /* 0x0000000220027208 */ /* 0x001fe40004800000 */ /*4380*/ FSEL R3, R33, R3, !P1 ; /* 0x0000000321037208 */ /* 0x000fcc0004800000 */ /*4390*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*43a0*/ FSEL R2, R30, R2, !P1 ; /* 0x000000021e027208 */ /* 0x001fe40004800000 */ /*43b0*/ FSEL R3, R31, R3, !P1 ; /* 0x000000031f037208 */ /* 0x000fcc0004800000 */ /*43c0*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*43d0*/ FSEL R2, R28, R2, !P1 ; /* 0x000000021c027208 */ /* 0x001fe40004800000 */ /*43e0*/ FSEL R3, R29, R3, !P1 ; /* 0x000000031d037208 */ /* 0x000fcc0004800000 */ /*43f0*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*4400*/ FSEL R2, R26, R2, !P1 ; /* 0x000000021a027208 */ /* 0x001fe40004800000 */ /*4410*/ FSEL R3, R27, R3, !P1 ; /* 0x000000031b037208 */ /* 0x000fcc0004800000 */ /*4420*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*4430*/ FSEL R2, R24, R2, !P1 ; /* 0x0000000218027208 */ /* 0x001fe40004800000 */ /*4440*/ FSEL R3, R25, R3, !P1 ; /* 0x0000000319037208 */ /* 0x000fcc0004800000 */ /*4450*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*4460*/ FSEL R2, R22, R2, !P1 ; /* 0x0000000216027208 */ /* 0x001fe40004800000 */ /*4470*/ FSEL R3, R23, R3, !P1 ; /* 0x0000000317037208 */ /* 0x000fcc0004800000 */ /*4480*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*4490*/ FSEL R2, R20, R2, !P1 ; /* 0x0000000214027208 */ /* 0x001fe40004800000 */ /*44a0*/ FSEL R3, R21, R3, !P1 ; /* 0x0000000315037208 */ /* 0x000fcc0004800000 */ /*44b0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*44c0*/ FSEL R2, R18, R2, !P1 ; /* 0x0000000212027208 */ /* 0x001fe40004800000 */ /*44d0*/ FSEL R3, R19, R3, !P1 ; /* 0x0000000313037208 */ /* 0x000fcc0004800000 */ /*44e0*/ DSETP.GEU.AND P1, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f2e000 */ /*44f0*/ FSEL R2, R16, R2, !P1 ; /* 0x0000000210027208 */ /* 0x001fe40004800000 */ /*4500*/ FSEL R3, R17, R3, !P1 ; /* 0x0000000311037208 */ /* 0x000fcc0004800000 */ /*4510*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f2e000 */ /*4520*/ FSEL R2, R14, R2, !P1 ; /* 0x000000020e027208 */ /* 0x001fe40004800000 */ /*4530*/ FSEL R3, R15, R3, !P1 ; /* 0x000000030f037208 */ /* 0x000fcc0004800000 */ /*4540*/ DSETP.GEU.AND P1, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f2e000 */ /*4550*/ FSEL R2, R12, R2, !P1 ; /* 0x000000020c027208 */ /* 0x001fe40004800000 */ /*4560*/ FSEL R3, R13, R3, !P1 ; /* 0x000000030d037208 */ /* 0x000fcc0004800000 */ /*4570*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*4580*/ FSEL R2, R10, R2, !P1 ; /* 0x000000020a027208 */ /* 0x001fe40004800000 */ /*4590*/ FSEL R3, R11, R3, !P1 ; /* 0x000000030b037208 */ /* 0x000fcc0004800000 */ /*45a0*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*45b0*/ FSEL R2, R8, R2, !P1 ; /* 0x0000000208027208 */ /* 0x001fe40004800000 */ /*45c0*/ FSEL R3, R9, R3, !P1 ; /* 0x0000000309037208 */ /* 0x000fe20004800000 */ /*45d0*/ @!P2 BRA 0x4190 ; /* 0xfffffbb00000a947 */ /* 0x000fea000383ffff */ /*45e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*45f0*/ IADD3 R8, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x000fe20007ffe1ff */ /*4600*/ BSSY B2, 0x4880 ; /* 0x0000027000027945 */ /* 0x000fe60003800000 */ /*4610*/ ISETP.GT.AND P1, PT, R8, 0x400, PT ; /* 0x000004000800780c */ /* 0x000fda0003f24270 */ /*4620*/ @!P1 BRA 0x4870 ; /* 0x0000024000009947 */ /* 0x000fea0003800000 */ /*4630*/ LDG.E.64.CONSTANT R10, [R6.64] ; /* 0x00000004060a7981 */ /* 0x0000a8000c1e9b00 */ /*4640*/ LDG.E.64.CONSTANT R12, [R6.64+0x800] ; /* 0x00080004060c7981 */ /* 0x0000e8000c1e9b00 */ /*4650*/ LDG.E.64.CONSTANT R14, [R6.64+0x1000] ; /* 0x00100004060e7981 */ /* 0x000128000c1e9b00 */ /*4660*/ LDG.E.64.CONSTANT R16, [R6.64+0x1800] ; /* 0x0018000406107981 */ /* 0x0000e8000c1e9b00 */ /*4670*/ LDG.E.64.CONSTANT R18, [R6.64+0x2000] ; /* 0x0020000406127981 */ /* 0x000128000c1e9b00 */ /*4680*/ LDG.E.64.CONSTANT R20, [R6.64+0x2800] ; /* 0x0028000406147981 */ /* 0x000128000c1e9b00 */ /*4690*/ LDG.E.64.CONSTANT R22, [R6.64+0x3000] ; /* 0x0030000406167981 */ /* 0x000128000c1e9b00 */ /*46a0*/ LDG.E.64.CONSTANT R8, [R6.64+0x3800] ; /* 0x0038000406087981 */ /* 0x000122000c1e9b00 */ /*46b0*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fc40007ffe0ff */ /*46c0*/ IADD3 R6, P2, R6, 0x4000, RZ ; /* 0x0000400006067810 */ /* 0x001fca0007f5e0ff */ /*46d0*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fe200010e0607 */ /*46e0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x024e0c0003f0e000 */ /*46f0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*4700*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*4710*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x008e0c0003f0e000 */ /*4720*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*4730*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*4740*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x010e0c0003f0e000 */ /*4750*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*4760*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*4770*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*4780*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*4790*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*47a0*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*47b0*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*47c0*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*47d0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*47e0*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*47f0*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*4800*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*4810*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*4820*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fe40004000000 */ /*4830*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*4840*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*4850*/ FSEL R2, R8, R2, !P1 ; /* 0x0000000208027208 */ /* 0x001fe40004800000 */ /*4860*/ FSEL R3, R9, R3, !P1 ; /* 0x0000000309037208 */ /* 0x000fe40004800000 */ /*4870*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*4880*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*4890*/ @!P0 BRA 0x49a0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*48a0*/ LDG.E.64.CONSTANT R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x000ea8000c1e9b00 */ /*48b0*/ LDG.E.64.CONSTANT R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x000ee8000c1e9b00 */ /*48c0*/ LDG.E.64.CONSTANT R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000f28000c1e9b00 */ /*48d0*/ LDG.E.64.CONSTANT R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000ee2000c1e9b00 */ /*48e0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x024e0c0003f0e000 */ /*48f0*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*4900*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*4910*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*4920*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*4930*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*4940*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*4950*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*4960*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*4970*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*4980*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*4990*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fe40004000000 */ /*49a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*49b0*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x000e220000000000 */ /*49c0*/ ISETP.GT.AND P0, PT, R4, 0xff, PT ; /* 0x000000ff0400780c */ /* 0x000fe40003f04270 */ /*49d0*/ SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff057819 */ /* 0x000fc80000011400 */ /*49e0*/ LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005057211 */ /* 0x000fc800078f28ff */ /*49f0*/ SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff057819 */ /* 0x000fc60000011405 */ /*4a00*/ @P0 BRA 0x4f10 ; /* 0x0000050000000947 */ /* 0x000fea0003800000 */ /*4a10*/ IMAD.SHL.U32 R7, R5, 0x20, RZ ; /* 0x0000002005077824 */ /* 0x000fe200078e00ff */ /*4a20*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*4a30*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*4a40*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*4a50*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*4a60*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fe40003f04270 */ /*4a70*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*4a80*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fca0000000000 */ /*4a90*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x020fe800000e0007 */ /*4aa0*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*4ab0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*4ac0*/ ISETP.LT.AND P0, PT, R6, R7, !P0 ; /* 0x000000070600720c */ /* 0x001fc80004701270 */ /*4ad0*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*4ae0*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*4af0*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe800000e0007 */ /*4b00*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*4b10*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*4b20*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*4b30*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fe40007ffe0ff */ /*4b40*/ FSEL R8, R8, R10, P0 ; /* 0x0000000a08087208 */ /* 0x000fe40000000000 */ /*4b50*/ FSEL R9, R9, R11, P0 ; /* 0x0000000b09097208 */ /* 0x000fc60000000000 */ /*4b60*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe800000e0007 */ /*4b70*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*4b80*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*4b90*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*4ba0*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fe40007ffe0ff */ /*4bb0*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x000fe40000000000 */ /*4bc0*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fc60000000000 */ /*4bd0*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe800000e0007 */ /*4be0*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*4bf0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*4c00*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*4c10*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fe40007ffe0ff */ /*4c20*/ FSEL R8, R2, R10, P0 ; /* 0x0000000a02087208 */ /* 0x000fe40000000000 */ /*4c30*/ FSEL R9, R3, R11, P0 ; /* 0x0000000b03097208 */ /* 0x000fc60000000000 */ /*4c40*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*4c50*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*4c60*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*4c70*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fc80004703270 */ /*4c80*/ FSEL R2, R2, R8, P0 ; /* 0x0000000802027208 */ /* 0x000fe40000000000 */ /*4c90*/ FSEL R3, R3, R9, P0 ; /* 0x0000000903037208 */ /* 0x000fe40000000000 */ /*4ca0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*4cb0*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*4cc0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*4cd0*/ @P0 BRA 0x52e0 ; /* 0x0000060000000947 */ /* 0x000fea0003800000 */ /*4ce0*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*4cf0*/ ISETP.GE.AND P1, PT, R4, 0xe1, PT ; /* 0x000000e10400780c */ /* 0x000fe20003f26270 */ /*4d00*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc400078e00ff */ /*4d10*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*4d20*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e4c0003f0e000 */ /*4d30*/ ISETP.GT.AND P0, PT, R4, 0x20, !P0 ; /* 0x000000200400780c */ /* 0x002fc80004704270 */ /*4d40*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*4d50*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*4d60*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*4d70*/ ISETP.GT.AND P0, PT, R4, 0x40, !P0 ; /* 0x000000400400780c */ /* 0x001fc80004704270 */ /*4d80*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*4d90*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*4da0*/ LDS.128 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x000e280000000c00 */ /*4db0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x004e4c0003f0e000 */ /*4dc0*/ ISETP.GT.AND P0, PT, R4, 0x60, !P0 ; /* 0x000000600400780c */ /* 0x002fc80004704270 */ /*4dd0*/ FSEL R2, R12, R2, P0 ; /* 0x000000020c027208 */ /* 0x000fe40000000000 */ /*4de0*/ FSEL R3, R13, R3, P0 ; /* 0x000000030d037208 */ /* 0x000fcc0000000000 */ /*4df0*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e4c0003f0e000 */ /*4e00*/ ISETP.GT.AND P0, PT, R4, 0x80, !P0 ; /* 0x000000800400780c */ /* 0x002fc80004704270 */ /*4e10*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x000fe40000000000 */ /*4e20*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fcc0000000000 */ /*4e30*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*4e40*/ ISETP.GT.AND P0, PT, R4, 0xa0, !P0 ; /* 0x000000a00400780c */ /* 0x001fc80004704270 */ /*4e50*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*4e60*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*4e70*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*4e80*/ ISETP.GT.AND P0, PT, R4, 0xc0, !P0 ; /* 0x000000c00400780c */ /* 0x001fc80004704270 */ /*4e90*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*4ea0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe20000000000 */ /*4eb0*/ @!P1 BRA 0x52e0 ; /* 0x0000042000009947 */ /* 0x000fea0003800000 */ /*4ec0*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*4ed0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*4ee0*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*4ef0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*4f00*/ BRA 0x52e0 ; /* 0x000003d000007947 */ /* 0x000fea0003800000 */ /*4f10*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x020fe200000e0000 */ /*4f20*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x001fc60003f25270 */ /*4f30*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*4f40*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*4f50*/ ISETP.LT.AND P0, PT, R6, 0x1f, !P0 ; /* 0x0000001f0600780c */ /* 0x001fc80004701270 */ /*4f60*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*4f70*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*4f80*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*4f90*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*4fa0*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*4fb0*/ ISETP.LT.AND P0, PT, R6, 0x1e, !P0 ; /* 0x0000001e0600780c */ /* 0x001fc80004701270 */ /*4fc0*/ FSEL R8, R8, R10, P0 ; /* 0x0000000a08087208 */ /* 0x000fe40000000000 */ /*4fd0*/ FSEL R9, R9, R11, P0 ; /* 0x0000000b09097208 */ /* 0x000fc60000000000 */ /*4fe0*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*4ff0*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*5000*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*5010*/ ISETP.LT.AND P0, PT, R6, 0x1c, !P0 ; /* 0x0000001c0600780c */ /* 0x001fc80004701270 */ /*5020*/ FSEL R12, R2, R8, P0 ; /* 0x00000008020c7208 */ /* 0x000fe40000000000 */ /*5030*/ FSEL R13, R3, R9, P0 ; /* 0x00000009030d7208 */ /* 0x000fc60000000000 */ /*5040*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*5050*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*5060*/ DSETP.GEU.AND P0, PT, R12, R2, PT ; /* 0x000000020c00722a */ /* 0x001e0c0003f0e000 */ /*5070*/ ISETP.LT.AND P0, PT, R6, 0x18, !P0 ; /* 0x000000180600780c */ /* 0x001fc80004701270 */ /*5080*/ FSEL R10, R2, R12, P0 ; /* 0x0000000c020a7208 */ /* 0x000fe40000000000 */ /*5090*/ FSEL R11, R3, R13, P0 ; /* 0x0000000d030b7208 */ /* 0x000fc60000000000 */ /*50a0*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*50b0*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*50c0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*50d0*/ ISETP.LT.AND P0, PT, R6, 0x10, !P0 ; /* 0x000000100600780c */ /* 0x001fc80004701270 */ /*50e0*/ FSEL R2, R2, R10, P0 ; /* 0x0000000a02027208 */ /* 0x000fe40000000000 */ /*50f0*/ FSEL R3, R3, R11, P0 ; /* 0x0000000b03037208 */ /* 0x000fe40000000000 */ /*5100*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*5110*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*5120*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*5130*/ @P0 BRA 0x52e0 ; /* 0x000001a000000947 */ /* 0x000fea0003800000 */ /*5140*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*5150*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*5160*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*5170*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*5180*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*5190*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*51a0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*51b0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*51c0*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*51d0*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*51e0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*51f0*/ FSEL R4, R8, R2, !P0 ; /* 0x0000000208047208 */ /* 0x001fe40004000000 */ /*5200*/ FSEL R5, R9, R3, !P0 ; /* 0x0000000309057208 */ /* 0x000fe40004000000 */ /*5210*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*5220*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*5230*/ FSEL R4, R10, R4, !P0 ; /* 0x000000040a047208 */ /* 0x002fe40004000000 */ /*5240*/ FSEL R5, R11, R5, !P0 ; /* 0x000000050b057208 */ /* 0x000fcc0004000000 */ /*5250*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*5260*/ FSEL R4, R12, R4, !P0 ; /* 0x000000040c047208 */ /* 0x002fe40004000000 */ /*5270*/ FSEL R5, R13, R5, !P0 ; /* 0x000000050d057208 */ /* 0x000fcc0004000000 */ /*5280*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*5290*/ FSEL R4, R14, R4, !P0 ; /* 0x000000040e047208 */ /* 0x002fe40004000000 */ /*52a0*/ FSEL R5, R15, R5, !P0 ; /* 0x000000050f057208 */ /* 0x000fcc0004000000 */ /*52b0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*52c0*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*52d0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe40004000000 */ /*52e0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*52f0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fda0003f05270 */ /*5300*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*5310*/ I2F.F64 R4, c[0x0][0x178] ; /* 0x00005e0000047b12 */ /* 0x001e240000201c00 */ /*5320*/ DSETP.GT.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f04000 */ /*5330*/ FSEL R5, R3, R5, P0 ; /* 0x0000000503057208 */ /* 0x001fe20000000000 */ /*5340*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fe200078e00ff */ /*5350*/ FSEL R4, R2, R4, P0 ; /* 0x0000000402047208 */ /* 0x000fe20000000000 */ /*5360*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fc600078e00ff */ /*5370*/ F2I.F64.TRUNC R5, R4 ; /* 0x0000000400057311 */ /* 0x000e24000030d100 */ /*5380*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*5390*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*53a0*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*53b0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x001fda0003f05270 */ /*53c0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*53d0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff057624 */ /* 0x000fe400078e00ff */ /*53e0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fe400078e00ff */ /*53f0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fca00078e00ff */ /*5400*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*5410*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*5420*/ BRA 0x5420; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*5430*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5440*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5450*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5460*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5470*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5480*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5490*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R21, SR_CTAID.X ; /* 0x0000000000157919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fe20000000a00 */ /*0030*/ BSSY B0, 0x2aa0 ; /* 0x00002a6000007945 */ /* 0x000fe20003800000 */ /*0040*/ IMAD.SHL.U32 R21, R21, 0x800, RZ ; /* 0x0000080015157824 */ /* 0x001fca00078e00ff */ /*0050*/ IADD3 R15, P1, -R21, c[0x0][0x198], RZ ; /* 0x00006600150f7a10 */ /* 0x000fe40007f3e1ff */ /*0060*/ SHF.R.S32.HI R7, RZ, 0x1f, R21 ; /* 0x0000001fff077819 */ /* 0x000fe40000011415 */ /*0070*/ ISETP.GE.U32.AND P0, PT, R15, 0x800, PT ; /* 0x000008000f00780c */ /* 0x000fe40003f06070 */ /*0080*/ IADD3.X R12, ~R7, c[0x0][0x19c], RZ, P1, !PT ; /* 0x00006700070c7a10 */ /* 0x000fc80000ffe5ff */ /*0090*/ ISETP.GE.U32.AND.EX P0, PT, R12, RZ, PT, P0 ; /* 0x000000ff0c00720c */ /* 0x000fda0003f06100 */ /*00a0*/ @!P0 BRA 0x15e0 ; /* 0x0000153000008947 */ /* 0x000fea0003800000 */ /*00b0*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*00c0*/ IADD3 R13, P0, R21, R0, RZ ; /* 0x00000000150d7210 */ /* 0x001fc80007f1e0ff */ /*00d0*/ LEA.HI.X.SX32 R6, R0, R7, 0x1, P0 ; /* 0x0000000700067211 */ /* 0x000fe400000f0eff */ /*00e0*/ LEA R16, P0, R13, c[0x0][0x160], 0x3 ; /* 0x000058000d107a11 */ /* 0x000fc800078018ff */ /*00f0*/ LEA.HI.X R17, R13, c[0x0][0x164], R6, 0x3, P0 ; /* 0x000059000d117a11 */ /* 0x000fca00000f1c06 */ /*0100*/ LDG.E.64 R18, [R16.64+0x800] ; /* 0x0008000610127981 */ /* 0x000ea8000c1e1b00 */ /*0110*/ LDG.E.64 R22, [R16.64] ; /* 0x0000000610167981 */ /* 0x000ea8000c1e1b00 */ /*0120*/ LDG.E.64 R24, [R16.64+0x1000] ; /* 0x0010000610187981 */ /* 0x000ee8000c1e1b00 */ /*0130*/ LDG.E.64 R26, [R16.64+0x1800] ; /* 0x00180006101a7981 */ /* 0x000f28000c1e1b00 */ /*0140*/ LDG.E.64 R10, [R16.64+0x2000] ; /* 0x00200006100a7981 */ /* 0x000f68000c1e1b00 */ /*0150*/ LDG.E.64 R4, [R16.64+0x2800] ; /* 0x0028000610047981 */ /* 0x000f28000c1e1b00 */ /*0160*/ LDG.E.64 R2, [R16.64+0x3000] ; /* 0x0030000610027981 */ /* 0x000f28000c1e1b00 */ /*0170*/ LDG.E.64 R8, [R16.64+0x3800] ; /* 0x0038000610087981 */ /* 0x000f22000c1e1b00 */ /*0180*/ DSETP.GEU.AND P0, PT, R22, R18, PT ; /* 0x000000121600722a */ /* 0x004e0c0003f0e000 */ /*0190*/ FSEL R18, R18, R22, !P0 ; /* 0x0000001612127208 */ /* 0x001fe40004000000 */ /*01a0*/ FSEL R19, R19, R23, !P0 ; /* 0x0000001713137208 */ /* 0x000fcc0004000000 */ /*01b0*/ DSETP.GEU.AND P0, PT, R18, R24, PT ; /* 0x000000181200722a */ /* 0x008e0c0003f0e000 */ /*01c0*/ FSEL R18, R24, R18, !P0 ; /* 0x0000001218127208 */ /* 0x001fe40004000000 */ /*01d0*/ FSEL R19, R25, R19, !P0 ; /* 0x0000001319137208 */ /* 0x000fcc0004000000 */ /*01e0*/ DSETP.GEU.AND P0, PT, R18, R26, PT ; /* 0x0000001a1200722a */ /* 0x010e0c0003f0e000 */ /*01f0*/ FSEL R18, R26, R18, !P0 ; /* 0x000000121a127208 */ /* 0x001fe40004000000 */ /*0200*/ FSEL R19, R27, R19, !P0 ; /* 0x000000131b137208 */ /* 0x000fcc0004000000 */ /*0210*/ DSETP.GEU.AND P0, PT, R18, R10, PT ; /* 0x0000000a1200722a */ /* 0x020e0c0003f0e000 */ /*0220*/ FSEL R10, R10, R18, !P0 ; /* 0x000000120a0a7208 */ /* 0x001fe40004000000 */ /*0230*/ FSEL R11, R11, R19, !P0 ; /* 0x000000130b0b7208 */ /* 0x000fcc0004000000 */ /*0240*/ DSETP.GEU.AND P0, PT, R10, R4, PT ; /* 0x000000040a00722a */ /* 0x000e0c0003f0e000 */ /*0250*/ FSEL R10, R4, R10, !P0 ; /* 0x0000000a040a7208 */ /* 0x001fe20004000000 */ /*0260*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x1a0] ; /* 0x00006800ff047624 */ /* 0x000fe200078e00ff */ /*0270*/ FSEL R11, R5, R11, !P0 ; /* 0x0000000b050b7208 */ /* 0x000fc60004000000 */ /*0280*/ IMAD.SHL.U32 R4, R4, 0x800, RZ ; /* 0x0000080004047824 */ /* 0x000fc600078e00ff */ /*0290*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x000e240003f0e000 */ /*02a0*/ SHF.R.S32.HI R5, RZ, 0x1f, R4 ; /* 0x0000001fff057819 */ /* 0x000fc80000011404 */ /*02b0*/ FSEL R2, R2, R10, !P0 ; /* 0x0000000a02027208 */ /* 0x001fe40004000000 */ /*02c0*/ FSEL R3, R3, R11, !P0 ; /* 0x0000000b03037208 */ /* 0x000fe40004000000 */ /*02d0*/ ISETP.GE.U32.AND P0, PT, R15, R4, PT ; /* 0x000000040f00720c */ /* 0x000fc80003f06070 */ /*02e0*/ ISETP.GE.U32.AND.EX P0, PT, R12, R5, PT, P0 ; /* 0x000000050c00720c */ /* 0x000fe20003f06100 */ /*02f0*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*0300*/ FSEL R2, R8, R2, !P1 ; /* 0x0000000208027208 */ /* 0x001fe40004800000 */ /*0310*/ FSEL R3, R9, R3, !P1 ; /* 0x0000000309037208 */ /* 0x000fc80004800000 */ /*0320*/ @!P0 BRA 0x1190 ; /* 0x00000e6000008947 */ /* 0x000fea0003800000 */ /*0330*/ ULDC.64 UR4, c[0x0][0x198] ; /* 0x0000660000047ab9 */ /* 0x000fe20000000a00 */ /*0340*/ IADD3 R21, P0, R4.reuse, R21, RZ ; /* 0x0000001504157210 */ /* 0x040fe20007f1e0ff */ /*0350*/ UIADD3 UR4, UP0, UR4, -0x800, URZ ; /* 0xfffff80004047890 */ /* 0x000fe2000ff1e03f */ /*0360*/ IADD3 R13, P1, R4, R13, RZ ; /* 0x0000000d040d7210 */ /* 0x000fc60007f3e0ff */ /*0370*/ UIADD3.X UR5, UR5, -0x1, URZ, UP0, !UPT ; /* 0xffffffff05057890 */ /* 0x000fe200087fe43f */ /*0380*/ IMAD.X R20, R5, 0x1, R7, P0 ; /* 0x0000000105147824 */ /* 0x000fe200000e0607 */ /*0390*/ ISETP.GT.U32.AND P0, PT, R21, UR4, PT ; /* 0x0000000415007c0c */ /* 0x000fe2000bf04070 */ /*03a0*/ IMAD.X R6, R5, 0x1, R6, P1 ; /* 0x0000000105067824 */ /* 0x000fe200008e0606 */ /*03b0*/ LEA R22, P2, R13, c[0x0][0x160], 0x3 ; /* 0x000058000d167a11 */ /* 0x000fe400078418ff */ /*03c0*/ ISETP.GT.U32.AND.EX P0, PT, R20, UR5, PT, P0 ; /* 0x0000000514007c0c */ /* 0x000fe4000bf04100 */ /*03d0*/ LEA R26, P1, R21, c[0x0][0x160], 0x3 ; /* 0x00005800151a7a11 */ /* 0x000fe400078218ff */ /*03e0*/ LEA.HI.X R23, R13, c[0x0][0x164], R6, 0x3, P2 ; /* 0x000059000d177a11 */ /* 0x000fc400010f1c06 */ /*03f0*/ LEA.HI.X R27, R21, c[0x0][0x164], R20, 0x3, P1 ; /* 0x00005900151b7a11 */ /* 0x000fce00008f1c14 */ /*0400*/ @P0 BRA 0x710 ; /* 0x0000030000000947 */ /* 0x000fea0003800000 */ /*0410*/ IADD3 R6, P0, R0, R21, RZ ; /* 0x0000001500067210 */ /* 0x000fc80007f1e0ff */ /*0420*/ LEA.HI.X.SX32 R7, R0, R20, 0x1, P0 ; /* 0x0000001400077211 */ /* 0x000fe400000f0eff */ /*0430*/ LEA R28, P0, R6, c[0x0][0x160], 0x3 ; /* 0x00005800061c7a11 */ /* 0x000fc800078018ff */ /*0440*/ LEA.HI.X R29, R6, c[0x0][0x164], R7, 0x3, P0 ; /* 0x00005900061d7a11 */ /* 0x000fca00000f1c07 */ /*0450*/ LDG.E.64 R6, [R28.64] ; /* 0x000000061c067981 */ /* 0x000ea8000c1e1b00 */ /*0460*/ LDG.E.64 R8, [R28.64+0x800] ; /* 0x000800061c087981 */ /* 0x000ee8000c1e1b00 */ /*0470*/ LDG.E.64 R10, [R28.64+0x1000] ; /* 0x001000061c0a7981 */ /* 0x000f28000c1e1b00 */ /*0480*/ LDG.E.64 R12, [R28.64+0x1800] ; /* 0x001800061c0c7981 */ /* 0x000f68000c1e1b00 */ /*0490*/ LDG.E.64 R14, [R28.64+0x2000] ; /* 0x002000061c0e7981 */ /* 0x000f28000c1e1b00 */ /*04a0*/ LDG.E.64 R16, [R28.64+0x2800] ; /* 0x002800061c107981 */ /* 0x000f28000c1e1b00 */ /*04b0*/ LDG.E.64 R18, [R28.64+0x3000] ; /* 0x003000061c127981 */ /* 0x000f28000c1e1b00 */ /*04c0*/ LDG.E.64 R24, [R28.64+0x3800] ; /* 0x003800061c187981 */ /* 0x000f22000c1e1b00 */ /*04d0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x004e0c0003f0e000 */ /*04e0*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*04f0*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fe40004000000 */ /*0500*/ IADD3 R7, P1, -R21, c[0x0][0x198], RZ ; /* 0x0000660015077a10 */ /* 0x000fc80007f3e1ff */ /*0510*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x008e220003f0e000 */ /*0520*/ IADD3.X R6, ~R20, c[0x0][0x19c], RZ, P1, !PT ; /* 0x0000670014067a10 */ /* 0x000fca0000ffe5ff */ /*0530*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*0540*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*0550*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*0560*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*0570*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*0580*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x020e0c0003f0e000 */ /*0590*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*05a0*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*05b0*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*05c0*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*05d0*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*05e0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*05f0*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*0600*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*0610*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0620*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*0630*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fe40004000000 */ /*0640*/ ISETP.GE.U32.AND P0, PT, R7, R4, PT ; /* 0x000000040700720c */ /* 0x000fc80003f06070 */ /*0650*/ ISETP.GE.U32.AND.EX P0, PT, R6, R5, PT, P0 ; /* 0x000000050600720c */ /* 0x000fe20003f06100 */ /*0660*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*0670*/ FSEL R2, R24, R2, !P1 ; /* 0x0000000218027208 */ /* 0x001fe40004800000 */ /*0680*/ FSEL R3, R25, R3, !P1 ; /* 0x0000000319037208 */ /* 0x000fc80004800000 */ /*0690*/ @!P0 BRA 0x1190 ; /* 0x00000af000008947 */ /* 0x000fea0003800000 */ /*06a0*/ IADD3 R21, P0, R4.reuse, R21, RZ ; /* 0x0000001504157210 */ /* 0x040fe20007f1e0ff */ /*06b0*/ IMAD.WIDE R26, R4, 0x8, R26 ; /* 0x00000008041a7825 */ /* 0x000fc800078e021a */ /*06c0*/ IMAD.X R20, R5, 0x1, R20, P0 ; /* 0x0000000105147824 */ /* 0x000fe200000e0614 */ /*06d0*/ ISETP.GT.U32.AND P0, PT, R21, UR4, PT ; /* 0x0000000415007c0c */ /* 0x000fe2000bf04070 */ /*06e0*/ IMAD.WIDE R22, R4, 0x8, R22 ; /* 0x0000000804167825 */ /* 0x000fc600078e0216 */ /*06f0*/ ISETP.GT.U32.AND.EX P0, PT, R20, UR5, PT, P0 ; /* 0x0000000514007c0c */ /* 0x000fda000bf04100 */ /*0700*/ @!P0 BRA 0x410 ; /* 0xfffffd0000008947 */ /* 0x000fea000383ffff */ /*0710*/ ISETP.GE.U32.AND P0, PT, R21, c[0x0][0x198], PT ; /* 0x0000660015007a0c */ /* 0x000fc80003f06070 */ /*0720*/ ISETP.GE.U32.AND.EX P0, PT, R20, c[0x0][0x19c], PT, P0 ; /* 0x0000670014007a0c */ /* 0x000fda0003f06100 */ /*0730*/ @P0 BRA 0x1190 ; /* 0x00000a5000000947 */ /* 0x000fea0003800000 */ /*0740*/ IADD3 R7, -R21, c[0x0][0x198], RZ ; /* 0x0000660015077a10 */ /* 0x000fe20007ffe1ff */ /*0750*/ BSSY B1, 0x1190 ; /* 0x00000a3000017945 */ /* 0x000fe60003800000 */ /*0760*/ ISETP.GE.AND P0, PT, R0, R7, PT ; /* 0x000000070000720c */ /* 0x000fda0003f06270 */ /*0770*/ @P0 BRA 0x1180 ; /* 0x00000a0000000947 */ /* 0x000fea0003800000 */ /*0780*/ LOP3.LUT R4, RZ, R0, RZ, 0x33, !PT ; /* 0x00000000ff047212 */ /* 0x000fe200078e33ff */ /*0790*/ BSSY B2, 0x8e0 ; /* 0x0000014000027945 */ /* 0x000fe60003800000 */ /*07a0*/ IADD3 R21, -R21, c[0x0][0x198], R4 ; /* 0x0000660015157a10 */ /* 0x000fc80007ffe104 */ /*07b0*/ LEA.HI R4, R21.reuse, 0x1, RZ, 0x18 ; /* 0x0000000115047811 */ /* 0x040fe400078fc0ff */ /*07c0*/ ISETP.GE.U32.AND P0, PT, R21, 0x300, PT ; /* 0x000003001500780c */ /* 0x000fe40003f06070 */ /*07d0*/ LOP3.LUT P1, R4, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304047812 */ /* 0x000fda000782c0ff */ /*07e0*/ @!P1 BRA 0x8d0 ; /* 0x000000e000009947 */ /* 0x000fea0003800000 */ /*07f0*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0800*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fc600078e0004 */ /*0810*/ IMAD.MOV.U32 R4, RZ, RZ, R22 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0016 */ /*0820*/ IMAD.MOV.U32 R5, RZ, RZ, R23 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0017 */ /*0830*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000604047981 */ /* 0x000ea2000c1e1b00 */ /*0840*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*0850*/ IADD3 R22, P3, R22, 0x800, RZ ; /* 0x0000080016167810 */ /* 0x000fe40007f7e0ff */ /*0860*/ ISETP.NE.AND P2, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f45270 */ /*0870*/ IADD3 R0, R0, 0x100, RZ ; /* 0x0000010000007810 */ /* 0x001fe20007ffe0ff */ /*0880*/ IMAD.X R23, RZ, RZ, R23, P3 ; /* 0x000000ffff177224 */ /* 0x000fe200018e0617 */ /*0890*/ DSETP.GEU.AND P1, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f2e000 */ /*08a0*/ FSEL R2, R4, R2, !P1 ; /* 0x0000000204027208 */ /* 0x001fe40004800000 */ /*08b0*/ FSEL R3, R5, R3, !P1 ; /* 0x0000000305037208 */ /* 0x000fe20004800000 */ /*08c0*/ @P2 BRA 0x810 ; /* 0xffffff4000002947 */ /* 0x000fea000383ffff */ /*08d0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*08e0*/ @!P0 BRA 0x1180 ; /* 0x0000089000008947 */ /* 0x000fea0003800000 */ /*08f0*/ IMAD.IADD R4, R7, 0x1, -R0 ; /* 0x0000000107047824 */ /* 0x000fe200078e0a00 */ /*0900*/ BSSY B2, 0xdd0 ; /* 0x000004c000027945 */ /* 0x000fe20003800000 */ /*0910*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc60003f0f070 */ /*0920*/ ISETP.GT.AND P1, PT, R4, 0xc00, PT ; /* 0x00000c000400780c */ /* 0x000fe20003f24270 */ /*0930*/ IMAD.WIDE R4, R0, 0x8, R26 ; /* 0x0000000800047825 */ /* 0x000fd800078e021a */ /*0940*/ @!P1 BRA 0xdc0 ; /* 0x0000047000009947 */ /* 0x000fea0003800000 */ /*0950*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0960*/ IADD3 R31, R7, -0xc00, RZ ; /* 0xfffff400071f7810 */ /* 0x000fe40007ffe0ff */ /*0970*/ LDG.E.64 R34, [R4.64] ; /* 0x0000000604227981 */ /* 0x000ea8000c1e1b00 */ /*0980*/ LDG.E.64 R32, [R4.64+0x800] ; /* 0x0008000604207981 */ /* 0x000ee8000c1e1b00 */ /*0990*/ LDG.E.64 R28, [R4.64+0x1000] ; /* 0x00100006041c7981 */ /* 0x000f28000c1e1b00 */ /*09a0*/ LDG.E.64 R8, [R4.64+0x1800] ; /* 0x0018000604087981 */ /* 0x000f68000c1e1b00 */ /*09b0*/ LDG.E.64 R26, [R4.64+0x2000] ; /* 0x00200006041a7981 */ /* 0x000f28000c1e1b00 */ /*09c0*/ LDG.E.64 R24, [R4.64+0x2800] ; /* 0x0028000604187981 */ /* 0x000f28000c1e1b00 */ /*09d0*/ LDG.E.64 R22, [R4.64+0x3000] ; /* 0x0030000604167981 */ /* 0x000f28000c1e1b00 */ /*09e0*/ LDG.E.64 R20, [R4.64+0x3800] ; /* 0x0038000604147981 */ /* 0x000f28000c1e1b00 */ /*09f0*/ LDG.E.64 R18, [R4.64+0x4000] ; /* 0x0040000604127981 */ /* 0x000f68000c1e1b00 */ /*0a00*/ LDG.E.64 R16, [R4.64+0x4800] ; /* 0x0048000604107981 */ /* 0x000f68000c1e1b00 */ /*0a10*/ LDG.E.64 R14, [R4.64+0x5000] ; /* 0x00500006040e7981 */ /* 0x000f68000c1e1b00 */ /*0a20*/ LDG.E.64 R12, [R4.64+0x5800] ; /* 0x00580006040c7981 */ /* 0x000f68000c1e1b00 */ /*0a30*/ LDG.E.64 R10, [R4.64+0x6000] ; /* 0x00600006040a7981 */ /* 0x000f62000c1e1b00 */ /*0a40*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x004e0c0003f2e000 */ /*0a50*/ FSEL R34, R34, R2, !P1 ; /* 0x0000000222227208 */ /* 0x001fe40004800000 */ /*0a60*/ FSEL R35, R35, R3, !P1 ; /* 0x0000000323237208 */ /* 0x000fe40004800000 */ /*0a70*/ LDG.E.64 R2, [R4.64+0x6800] ; /* 0x0068000604027981 */ /* 0x0000a8000c1e1b00 */ /*0a80*/ DSETP.GEU.AND P1, PT, R34, R32, PT ; /* 0x000000202200722a */ /* 0x008e4c0003f2e000 */ /*0a90*/ FSEL R34, R32, R34, !P1 ; /* 0x0000002220227208 */ /* 0x002fe40004800000 */ /*0aa0*/ FSEL R35, R33, R35, !P1 ; /* 0x0000002321237208 */ /* 0x000fe40004800000 */ /*0ab0*/ LDG.E.64 R32, [R4.64+0x7000] ; /* 0x0070000604207981 */ /* 0x0000e8000c1e1b00 */ /*0ac0*/ DSETP.GEU.AND P1, PT, R34, R28, PT ; /* 0x0000001c2200722a */ /* 0x010e4c0003f2e000 */ /*0ad0*/ FSEL R34, R28, R34, !P1 ; /* 0x000000221c227208 */ /* 0x002fe40004800000 */ /*0ae0*/ FSEL R35, R29, R35, !P1 ; /* 0x000000231d237208 */ /* 0x000fe40004800000 */ /*0af0*/ LDG.E.64 R28, [R4.64+0x7800] ; /* 0x00780006041c7981 */ /* 0x000128000c1e1b00 */ /*0b00*/ DSETP.GEU.AND P1, PT, R34, R8, PT ; /* 0x000000082200722a */ /* 0x020e4c0003f2e000 */ /*0b10*/ FSEL R8, R8, R34, !P1 ; /* 0x0000002208087208 */ /* 0x002fe40004800000 */ /*0b20*/ FSEL R9, R9, R35, !P1 ; /* 0x0000002309097208 */ /* 0x000fcc0004800000 */ /*0b30*/ DSETP.GEU.AND P1, PT, R8, R26, PT ; /* 0x0000001a0800722a */ /* 0x000e4c0003f2e000 */ /*0b40*/ FSEL R8, R26, R8, !P1 ; /* 0x000000081a087208 */ /* 0x002fe40004800000 */ /*0b50*/ FSEL R9, R27, R9, !P1 ; /* 0x000000091b097208 */ /* 0x000fcc0004800000 */ /*0b60*/ DSETP.GEU.AND P1, PT, R8, R24, PT ; /* 0x000000180800722a */ /* 0x000e4c0003f2e000 */ /*0b70*/ FSEL R8, R24, R8, !P1 ; /* 0x0000000818087208 */ /* 0x002fe40004800000 */ /*0b80*/ FSEL R9, R25, R9, !P1 ; /* 0x0000000919097208 */ /* 0x000fcc0004800000 */ /*0b90*/ DSETP.GEU.AND P1, PT, R8, R22, PT ; /* 0x000000160800722a */ /* 0x000e4c0003f2e000 */ /*0ba0*/ FSEL R8, R22, R8, !P1 ; /* 0x0000000816087208 */ /* 0x002fe40004800000 */ /*0bb0*/ FSEL R9, R23, R9, !P1 ; /* 0x0000000917097208 */ /* 0x000fcc0004800000 */ /*0bc0*/ DSETP.GEU.AND P1, PT, R8, R20, PT ; /* 0x000000140800722a */ /* 0x000e4c0003f2e000 */ /*0bd0*/ FSEL R8, R20, R8, !P1 ; /* 0x0000000814087208 */ /* 0x002fe40004800000 */ /*0be0*/ FSEL R9, R21, R9, !P1 ; /* 0x0000000915097208 */ /* 0x000fcc0004800000 */ /*0bf0*/ DSETP.GEU.AND P1, PT, R8, R18, PT ; /* 0x000000120800722a */ /* 0x000e4c0003f2e000 */ /*0c00*/ FSEL R8, R18, R8, !P1 ; /* 0x0000000812087208 */ /* 0x002fe40004800000 */ /*0c10*/ FSEL R9, R19, R9, !P1 ; /* 0x0000000913097208 */ /* 0x000fcc0004800000 */ /*0c20*/ DSETP.GEU.AND P1, PT, R8, R16, PT ; /* 0x000000100800722a */ /* 0x000e4c0003f2e000 */ /*0c30*/ FSEL R8, R16, R8, !P1 ; /* 0x0000000810087208 */ /* 0x002fe40004800000 */ /*0c40*/ FSEL R9, R17, R9, !P1 ; /* 0x0000000911097208 */ /* 0x000fcc0004800000 */ /*0c50*/ DSETP.GEU.AND P1, PT, R8, R14, PT ; /* 0x0000000e0800722a */ /* 0x000e4c0003f2e000 */ /*0c60*/ FSEL R8, R14, R8, !P1 ; /* 0x000000080e087208 */ /* 0x002fe40004800000 */ /*0c70*/ FSEL R9, R15, R9, !P1 ; /* 0x000000090f097208 */ /* 0x000fcc0004800000 */ /*0c80*/ DSETP.GEU.AND P1, PT, R8, R12, PT ; /* 0x0000000c0800722a */ /* 0x000e4c0003f2e000 */ /*0c90*/ FSEL R8, R12, R8, !P1 ; /* 0x000000080c087208 */ /* 0x002fe40004800000 */ /*0ca0*/ FSEL R9, R13, R9, !P1 ; /* 0x000000090d097208 */ /* 0x000fcc0004800000 */ /*0cb0*/ DSETP.GEU.AND P1, PT, R8, R10, PT ; /* 0x0000000a0800722a */ /* 0x000e4c0003f2e000 */ /*0cc0*/ FSEL R8, R10, R8, !P1 ; /* 0x000000080a087208 */ /* 0x002fe40004800000 */ /*0cd0*/ FSEL R9, R11, R9, !P1 ; /* 0x000000090b097208 */ /* 0x000fe40004800000 */ /*0ce0*/ IADD3 R0, R0, 0x1000, RZ ; /* 0x0000100000007810 */ /* 0x000fc80007ffe0ff */ /*0cf0*/ ISETP.GE.AND P2, PT, R0, R31, PT ; /* 0x0000001f0000720c */ /* 0x000fe40003f46270 */ /*0d00*/ IADD3 R4, P3, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fca0007f7e0ff */ /*0d10*/ IMAD.X R5, RZ, RZ, R5, P3 ; /* 0x000000ffff057224 */ /* 0x000fe200018e0605 */ /*0d20*/ DSETP.GEU.AND P1, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x004e0c0003f2e000 */ /*0d30*/ FSEL R2, R2, R8, !P1 ; /* 0x0000000802027208 */ /* 0x001fe40004800000 */ /*0d40*/ FSEL R3, R3, R9, !P1 ; /* 0x0000000903037208 */ /* 0x000fcc0004800000 */ /*0d50*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x008e0c0003f2e000 */ /*0d60*/ FSEL R2, R32, R2, !P1 ; /* 0x0000000220027208 */ /* 0x001fe40004800000 */ /*0d70*/ FSEL R3, R33, R3, !P1 ; /* 0x0000000321037208 */ /* 0x000fcc0004800000 */ /*0d80*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x010e0c0003f2e000 */ /*0d90*/ FSEL R2, R28, R2, !P1 ; /* 0x000000021c027208 */ /* 0x001fe40004800000 */ /*0da0*/ FSEL R3, R29, R3, !P1 ; /* 0x000000031d037208 */ /* 0x000fe20004800000 */ /*0db0*/ @!P2 BRA 0x970 ; /* 0xfffffbb00000a947 */ /* 0x000fea000383ffff */ /*0dc0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0dd0*/ IMAD.IADD R6, R7, 0x1, -R0 ; /* 0x0000000107067824 */ /* 0x000fe200078e0a00 */ /*0de0*/ BSSY B2, 0x1060 ; /* 0x0000027000027945 */ /* 0x000fe80003800000 */ /*0df0*/ ISETP.GT.AND P1, PT, R6, 0x400, PT ; /* 0x000004000600780c */ /* 0x000fda0003f24270 */ /*0e00*/ @!P1 BRA 0x1050 ; /* 0x0000024000009947 */ /* 0x000fea0003800000 */ /*0e10*/ LDG.E.64 R10, [R4.64] ; /* 0x00000006040a7981 */ /* 0x0000a8000c1e1b00 */ /*0e20*/ LDG.E.64 R12, [R4.64+0x800] ; /* 0x00080006040c7981 */ /* 0x0000e8000c1e1b00 */ /*0e30*/ LDG.E.64 R14, [R4.64+0x1000] ; /* 0x00100006040e7981 */ /* 0x000128000c1e1b00 */ /*0e40*/ LDG.E.64 R16, [R4.64+0x1800] ; /* 0x0018000604107981 */ /* 0x000168000c1e1b00 */ /*0e50*/ LDG.E.64 R18, [R4.64+0x2000] ; /* 0x0020000604127981 */ /* 0x000128000c1e1b00 */ /*0e60*/ LDG.E.64 R20, [R4.64+0x2800] ; /* 0x0028000604147981 */ /* 0x000128000c1e1b00 */ /*0e70*/ LDG.E.64 R22, [R4.64+0x3000] ; /* 0x0030000604167981 */ /* 0x000128000c1e1b00 */ /*0e80*/ LDG.E.64 R8, [R4.64+0x3800] ; /* 0x0038000604087981 */ /* 0x000122000c1e1b00 */ /*0e90*/ IADD3 R0, R0, 0x800, RZ ; /* 0x0000080000007810 */ /* 0x000fc40007ffe0ff */ /*0ea0*/ IADD3 R4, P2, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fca0007f5e0ff */ /*0eb0*/ IMAD.X R5, RZ, RZ, R5, P2 ; /* 0x000000ffff057224 */ /* 0x000fe200010e0605 */ /*0ec0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x004e0c0003f0e000 */ /*0ed0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*0ee0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*0ef0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x008e0c0003f0e000 */ /*0f00*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*0f10*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*0f20*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x010e0c0003f0e000 */ /*0f30*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*0f40*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*0f50*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x020e0c0003f0e000 */ /*0f60*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*0f70*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*0f80*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0f90*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*0fa0*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*0fb0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*0fc0*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*0fd0*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*0fe0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*0ff0*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*1000*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fe40004000000 */ /*1010*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*1020*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*1030*/ FSEL R2, R8, R2, !P1 ; /* 0x0000000208027208 */ /* 0x001fe40004800000 */ /*1040*/ FSEL R3, R9, R3, !P1 ; /* 0x0000000309037208 */ /* 0x000fe40004800000 */ /*1050*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1060*/ ISETP.LT.OR P0, PT, R0, R7, P0 ; /* 0x000000070000720c */ /* 0x000fda0000701670 */ /*1070*/ @!P0 BRA 0x1180 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*1080*/ LDG.E.64 R6, [R4.64] ; /* 0x0000000604067981 */ /* 0x000ea8000c1e1b00 */ /*1090*/ LDG.E.64 R8, [R4.64+0x800] ; /* 0x0008000604087981 */ /* 0x000ee8000c1e1b00 */ /*10a0*/ LDG.E.64 R10, [R4.64+0x1000] ; /* 0x00100006040a7981 */ /* 0x000f28000c1e1b00 */ /*10b0*/ LDG.E.64 R12, [R4.64+0x1800] ; /* 0x00180006040c7981 */ /* 0x000f62000c1e1b00 */ /*10c0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x004e0c0003f0e000 */ /*10d0*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*10e0*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*10f0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x008e0c0003f0e000 */ /*1100*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*1110*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*1120*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*1130*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*1140*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*1150*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x020e0c0003f0e000 */ /*1160*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*1170*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fe40004000000 */ /*1180*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1190*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x000fe800000e0000 */ /*11a0*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*11b0*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e680000000000 */ /*11c0*/ S2R R11, SR_TID.X ; /* 0x00000000000b7919 */ /* 0x000ea20000002100 */ /*11d0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e220003f0e000 */ /*11e0*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x002fca0003f25270 */ /*11f0*/ ISETP.LT.AND P0, PT, R10, 0x1f, !P0 ; /* 0x0000001f0a00780c */ /* 0x001fc80004701270 */ /*1200*/ FSEL R6, R4, R2, P0 ; /* 0x0000000204067208 */ /* 0x000fe40000000000 */ /*1210*/ FSEL R7, R5, R3, P0 ; /* 0x0000000305077208 */ /* 0x000fc60000000000 */ /*1220*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe200000e0000 */ /*1230*/ @!P1 SHF.R.S32.HI R0, RZ, 0x1f, R11 ; /* 0x0000001fff009819 */ /* 0x004fc6000001140b */ /*1240*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2200000e0000 */ /*1250*/ @!P1 LEA.HI R0, R0, R11, RZ, 0x5 ; /* 0x0000000b00009211 */ /* 0x000fc800078f28ff */ /*1260*/ @!P1 SHF.R.S32.HI R0, RZ, 0x5, R0 ; /* 0x00000005ff009819 */ /* 0x000fe20000011400 */ /*1270*/ DSETP.GEU.AND P0, PT, R6, R4, PT ; /* 0x000000040600722a */ /* 0x001e0c0003f0e000 */ /*1280*/ ISETP.LT.AND P0, PT, R10, 0x1e, !P0 ; /* 0x0000001e0a00780c */ /* 0x001fc80004701270 */ /*1290*/ FSEL R4, R4, R6, P0 ; /* 0x0000000604047208 */ /* 0x000fe40000000000 */ /*12a0*/ FSEL R5, R5, R7, P0 ; /* 0x0000000705057208 */ /* 0x000fc60000000000 */ /*12b0*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*12c0*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*12d0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*12e0*/ ISETP.LT.AND P0, PT, R10, 0x1c, !P0 ; /* 0x0000001c0a00780c */ /* 0x001fc80004701270 */ /*12f0*/ FSEL R8, R2, R4, P0 ; /* 0x0000000402087208 */ /* 0x000fe40000000000 */ /*1300*/ FSEL R9, R3, R5, P0 ; /* 0x0000000503097208 */ /* 0x000fc60000000000 */ /*1310*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe800000e0000 */ /*1320*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e2400000e0000 */ /*1330*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*1340*/ ISETP.LT.AND P0, PT, R10, 0x18, !P0 ; /* 0x000000180a00780c */ /* 0x001fc80004701270 */ /*1350*/ FSEL R6, R2, R8, P0 ; /* 0x0000000802067208 */ /* 0x000fe40000000000 */ /*1360*/ FSEL R7, R3, R9, P0 ; /* 0x0000000903077208 */ /* 0x000fc60000000000 */ /*1370*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*1380*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*1390*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x001e0c0003f0e000 */ /*13a0*/ ISETP.LT.AND P0, PT, R10, 0x10, !P0 ; /* 0x000000100a00780c */ /* 0x001fc80004701270 */ /*13b0*/ FSEL R4, R2, R6, P0 ; /* 0x0000000602047208 */ /* 0x000fe40000000000 */ /*13c0*/ FSEL R5, R3, R7, P0 ; /* 0x0000000703057208 */ /* 0x000fe20000000000 */ /*13d0*/ @!P1 IMAD.SHL.U32 R3, R0, 0x8, RZ ; /* 0x0000000800039824 */ /* 0x000fe200078e00ff */ /*13e0*/ ISETP.NE.AND P0, PT, R11, RZ, PT ; /* 0x000000ff0b00720c */ /* 0x000fe20003f05270 */ /*13f0*/ IMAD.MOV.U32 R0, RZ, RZ, R11 ; /* 0x000000ffff007224 */ /* 0x000fc600078e000b */ /*1400*/ @!P1 STS.64 [R3+0x8], R4 ; /* 0x0000080403009388 */ /* 0x0001e80000000a00 */ /*1410*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1420*/ @P0 BRA 0x2a90 ; /* 0x0000166000000947 */ /* 0x000fea0003800000 */ /*1430*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*1440*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*1450*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*1460*/ DSETP.GEU.AND P0, PT, R4, R8, PT ; /* 0x000000080400722a */ /* 0x002e4c0003f0e000 */ /*1470*/ FSEL R2, R8, R4, !P0 ; /* 0x0000000408027208 */ /* 0x002fe40004000000 */ /*1480*/ FSEL R3, R9, R5, !P0 ; /* 0x0000000509037208 */ /* 0x001fe40004000000 */ /*1490*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000e280000000c00 */ /*14a0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e4c0003f0e000 */ /*14b0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x002fe40004000000 */ /*14c0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*14d0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x004e4c0003f0e000 */ /*14e0*/ FSEL R8, R12, R2, !P0 ; /* 0x000000020c087208 */ /* 0x002fe40004000000 */ /*14f0*/ FSEL R9, R13, R3, !P0 ; /* 0x000000030d097208 */ /* 0x000fe40004000000 */ /*1500*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e680000000a00 */ /*1510*/ DSETP.GEU.AND P0, PT, R8, R14, PT ; /* 0x0000000e0800722a */ /* 0x000e8c0003f0e000 */ /*1520*/ FSEL R8, R14, R8, !P0 ; /* 0x000000080e087208 */ /* 0x004fe40004000000 */ /*1530*/ FSEL R9, R15, R9, !P0 ; /* 0x000000090f097208 */ /* 0x000fcc0004000000 */ /*1540*/ DSETP.GEU.AND P0, PT, R8, R4, PT ; /* 0x000000040800722a */ /* 0x001e0c0003f0e000 */ /*1550*/ FSEL R4, R4, R8, !P0 ; /* 0x0000000804047208 */ /* 0x001fe40004000000 */ /*1560*/ FSEL R5, R5, R9, !P0 ; /* 0x0000000905057208 */ /* 0x000fcc0004000000 */ /*1570*/ DSETP.GEU.AND P0, PT, R4, R6, PT ; /* 0x000000060400722a */ /* 0x000e0c0003f0e000 */ /*1580*/ FSEL R4, R6, R4, !P0 ; /* 0x0000000406047208 */ /* 0x001fe40004000000 */ /*1590*/ FSEL R5, R7, R5, !P0 ; /* 0x0000000507057208 */ /* 0x000fcc0004000000 */ /*15a0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x002e0c0003f0e000 */ /*15b0*/ FSEL R4, R2, R4, !P0 ; /* 0x0000000402047208 */ /* 0x001fe40004000000 */ /*15c0*/ FSEL R5, R3, R5, !P0 ; /* 0x0000000503057208 */ /* 0x000fe20004000000 */ /*15d0*/ BRA 0x2a90 ; /* 0x000014b000007947 */ /* 0x000fea0003800000 */ /*15e0*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*15f0*/ IADD3 R3, -R21, c[0x0][0x198], RZ ; /* 0x0000660015037a10 */ /* 0x000fe20007ffe1ff */ /*1600*/ BSSY B1, 0x16c0 ; /* 0x000000b000017945 */ /* 0x000fe20003800000 */ /*1610*/ CS2R R24, SRZ ; /* 0x0000000000187805 */ /* 0x000fe4000001ff00 */ /*1620*/ ISETP.GE.AND P0, PT, R0, R3, PT ; /* 0x000000030000720c */ /* 0x001fe20003f06270 */ /*1630*/ IMAD.MOV.U32 R34, RZ, RZ, R0 ; /* 0x000000ffff227224 */ /* 0x000fd800078e0000 */ /*1640*/ @P0 BRA 0x16b0 ; /* 0x0000006000000947 */ /* 0x000fea0003800000 */ /*1650*/ IADD3 R2, P0, R21, R0, RZ ; /* 0x0000000015027210 */ /* 0x000fc80007f1e0ff */ /*1660*/ LEA.HI.X.SX32 R5, R0, R7, 0x1, P0 ; /* 0x0000000700057211 */ /* 0x000fe400000f0eff */ /*1670*/ LEA R24, P0, R2, c[0x0][0x160], 0x3 ; /* 0x0000580002187a11 */ /* 0x000fc800078018ff */ /*1680*/ LEA.HI.X R25, R2, c[0x0][0x164], R5, 0x3, P0 ; /* 0x0000590002197a11 */ /* 0x000fcc00000f1c05 */ /*1690*/ LDG.E.64 R24, [R24.64] ; /* 0x0000000618187981 */ /* 0x000f62000c1e1b00 */ /*16a0*/ IADD3 R34, R0, 0x100, RZ ; /* 0x0000010000227810 */ /* 0x000fc60007ffe0ff */ /*16b0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*16c0*/ ISETP.GE.AND P0, PT, R34, R3, PT ; /* 0x000000032200720c */ /* 0x000fe20003f06270 */ /*16d0*/ BSSY B1, 0x2150 ; /* 0x00000a7000017945 */ /* 0x000fd80003800000 */ /*16e0*/ @P0 BRA 0x2140 ; /* 0x00000a5000000947 */ /* 0x000fea0003800000 */ /*16f0*/ LOP3.LUT R2, RZ, R34, RZ, 0x33, !PT ; /* 0x00000022ff027212 */ /* 0x000fe200078e33ff */ /*1700*/ BSSY B2, 0x1870 ; /* 0x0000016000027945 */ /* 0x000fe60003800000 */ /*1710*/ IADD3 R4, -R21, c[0x0][0x198], R2 ; /* 0x0000660015047a10 */ /* 0x000fc80007ffe102 */ /*1720*/ LEA.HI R2, R4.reuse, 0x1, RZ, 0x18 ; /* 0x0000000104027811 */ /* 0x040fe400078fc0ff */ /*1730*/ ISETP.GE.U32.AND P0, PT, R4, 0x300, PT ; /* 0x000003000400780c */ /* 0x000fe40003f06070 */ /*1740*/ LOP3.LUT P1, R2, R2, 0x3, RZ, 0xc0, !PT ; /* 0x0000000302027812 */ /* 0x000fda000782c0ff */ /*1750*/ @!P1 BRA 0x1860 ; /* 0x0000010000009947 */ /* 0x000fea0003800000 */ /*1760*/ IADD3 R9, P1, R21, R34, RZ ; /* 0x0000002215097210 */ /* 0x000fc80007f3e0ff */ /*1770*/ LEA R6, P2, R9, c[0x0][0x160], 0x3 ; /* 0x0000580009067a11 */ /* 0x000fe400078418ff */ /*1780*/ LEA.HI.X.SX32 R4, R34, R7, 0x1, P1 ; /* 0x0000000722047211 */ /* 0x000fc800008f0eff */ /*1790*/ LEA.HI.X R9, R9, c[0x0][0x164], R4, 0x3, P2 ; /* 0x0000590009097a11 */ /* 0x000fc600010f1c04 */ /*17a0*/ IMAD.MOV.U32 R4, RZ, RZ, R6 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0006 */ /*17b0*/ IMAD.MOV.U32 R5, RZ, RZ, R9 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0009 */ /*17c0*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000604047981 */ /* 0x000ea2000c1e1b00 */ /*17d0*/ IADD3 R2, R2, -0x1, RZ ; /* 0xffffffff02027810 */ /* 0x000fe40007ffe0ff */ /*17e0*/ IADD3 R6, P3, R6, 0x800, RZ ; /* 0x0000080006067810 */ /* 0x000fe40007f7e0ff */ /*17f0*/ ISETP.NE.AND P2, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fe40003f45270 */ /*1800*/ IADD3 R34, R34, 0x100, RZ ; /* 0x0000010022227810 */ /* 0x000fe20007ffe0ff */ /*1810*/ IMAD.X R9, RZ, RZ, R9, P3 ; /* 0x000000ffff097224 */ /* 0x000fe200018e0609 */ /*1820*/ DSETP.GEU.AND P1, PT, R24, R4, PT ; /* 0x000000041800722a */ /* 0x024e0c0003f2e000 */ /*1830*/ FSEL R24, R4, R24, !P1 ; /* 0x0000001804187208 */ /* 0x001fe40004800000 */ /*1840*/ FSEL R25, R5, R25, !P1 ; /* 0x0000001905197208 */ /* 0x000fe20004800000 */ /*1850*/ @P2 BRA 0x17a0 ; /* 0xffffff4000002947 */ /* 0x000fea000383ffff */ /*1860*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1870*/ @!P0 BRA 0x2140 ; /* 0x000008c000008947 */ /* 0x000fea0003800000 */ /*1880*/ IMAD.IADD R5, R3, 0x1, -R34 ; /* 0x0000000103057824 */ /* 0x000fe200078e0a22 */ /*1890*/ IADD3 R21, P0, R21, R34, RZ ; /* 0x0000002215157210 */ /* 0x000fe20007f1e0ff */ /*18a0*/ BSSY B2, 0x1d90 ; /* 0x000004e000027945 */ /* 0x000fe60003800000 */ /*18b0*/ ISETP.GT.AND P1, PT, R5, 0xc00, PT ; /* 0x00000c000500780c */ /* 0x000fe40003f24270 */ /*18c0*/ LEA.HI.X.SX32 R2, R34, R7, 0x1, P0 ; /* 0x0000000722027211 */ /* 0x000fc400000f0eff */ /*18d0*/ LEA R4, P0, R21, c[0x0][0x160], 0x3 ; /* 0x0000580015047a11 */ /* 0x000fc800078018ff */ /*18e0*/ LEA.HI.X R5, R21, c[0x0][0x164], R2, 0x3, P0 ; /* 0x0000590015057a11 */ /* 0x000fe400000f1c02 */ /*18f0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc60003f0f070 */ /*1900*/ @!P1 BRA 0x1d80 ; /* 0x0000047000009947 */ /* 0x000fea0003800000 */ /*1910*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1920*/ IADD3 R2, R3, -0xc00, RZ ; /* 0xfffff40003027810 */ /* 0x000fc60007ffe0ff */ /*1930*/ LDG.E.64 R26, [R4.64] ; /* 0x00000006041a7981 */ /* 0x000ea8000c1e1b00 */ /*1940*/ LDG.E.64 R30, [R4.64+0x800] ; /* 0x00080006041e7981 */ /* 0x000ee8000c1e1b00 */ /*1950*/ LDG.E.64 R32, [R4.64+0x1000] ; /* 0x0010000604207981 */ /* 0x000f28000c1e1b00 */ /*1960*/ LDG.E.64 R6, [R4.64+0x1800] ; /* 0x0018000604067981 */ /* 0x000ee8000c1e1b00 */ /*1970*/ LDG.E.64 R8, [R4.64+0x2000] ; /* 0x0020000604087981 */ /* 0x000f28000c1e1b00 */ /*1980*/ LDG.E.64 R10, [R4.64+0x2800] ; /* 0x00280006040a7981 */ /* 0x000f28000c1e1b00 */ /*1990*/ LDG.E.64 R12, [R4.64+0x3000] ; /* 0x00300006040c7981 */ /* 0x000f28000c1e1b00 */ /*19a0*/ LDG.E.64 R14, [R4.64+0x3800] ; /* 0x00380006040e7981 */ /* 0x000f28000c1e1b00 */ /*19b0*/ LDG.E.64 R16, [R4.64+0x4000] ; /* 0x0040000604107981 */ /* 0x000f28000c1e1b00 */ /*19c0*/ LDG.E.64 R18, [R4.64+0x4800] ; /* 0x0048000604127981 */ /* 0x000f28000c1e1b00 */ /*19d0*/ LDG.E.64 R20, [R4.64+0x5000] ; /* 0x0050000604147981 */ /* 0x000f28000c1e1b00 */ /*19e0*/ LDG.E.64 R22, [R4.64+0x5800] ; /* 0x0058000604167981 */ /* 0x000f22000c1e1b00 */ /*19f0*/ DSETP.GEU.AND P1, PT, R24, R26, PT ; /* 0x0000001a1800722a */ /* 0x024e0c0003f2e000 */ /*1a00*/ FSEL R28, R26, R24, !P1 ; /* 0x000000181a1c7208 */ /* 0x001fe40004800000 */ /*1a10*/ FSEL R29, R27, R25, !P1 ; /* 0x000000191b1d7208 */ /* 0x000fe40004800000 */ /*1a20*/ LDG.E.64 R24, [R4.64+0x6000] ; /* 0x0060000604187981 */ /* 0x0000a8000c1e1b00 */ /*1a30*/ LDG.E.64 R26, [R4.64+0x6800] ; /* 0x00680006041a7981 */ /* 0x0000a2000c1e1b00 */ /*1a40*/ DSETP.GEU.AND P1, PT, R28, R30, PT ; /* 0x0000001e1c00722a */ /* 0x008e4c0003f2e000 */ /*1a50*/ FSEL R30, R30, R28, !P1 ; /* 0x0000001c1e1e7208 */ /* 0x002fe40004800000 */ /*1a60*/ FSEL R31, R31, R29, !P1 ; /* 0x0000001d1f1f7208 */ /* 0x000fe40004800000 */ /*1a70*/ LDG.E.64 R28, [R4.64+0x7000] ; /* 0x00700006041c7981 */ /* 0x0000e8000c1e1b00 */ /*1a80*/ DSETP.GEU.AND P1, PT, R30, R32, PT ; /* 0x000000201e00722a */ /* 0x010e4c0003f2e000 */ /*1a90*/ FSEL R30, R32, R30, !P1 ; /* 0x0000001e201e7208 */ /* 0x002fe40004800000 */ /*1aa0*/ FSEL R31, R33, R31, !P1 ; /* 0x0000001f211f7208 */ /* 0x000fe40004800000 */ /*1ab0*/ LDG.E.64 R32, [R4.64+0x7800] ; /* 0x0078000604207981 */ /* 0x000128000c1e1b00 */ /*1ac0*/ DSETP.GEU.AND P1, PT, R30, R6, PT ; /* 0x000000061e00722a */ /* 0x000e4c0003f2e000 */ /*1ad0*/ FSEL R6, R6, R30, !P1 ; /* 0x0000001e06067208 */ /* 0x002fe40004800000 */ /*1ae0*/ FSEL R7, R7, R31, !P1 ; /* 0x0000001f07077208 */ /* 0x000fcc0004800000 */ /*1af0*/ DSETP.GEU.AND P1, PT, R6, R8, PT ; /* 0x000000080600722a */ /* 0x000e4c0003f2e000 */ /*1b00*/ FSEL R6, R8, R6, !P1 ; /* 0x0000000608067208 */ /* 0x002fe40004800000 */ /*1b10*/ FSEL R7, R9, R7, !P1 ; /* 0x0000000709077208 */ /* 0x000fcc0004800000 */ /*1b20*/ DSETP.GEU.AND P1, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x000e4c0003f2e000 */ /*1b30*/ FSEL R6, R10, R6, !P1 ; /* 0x000000060a067208 */ /* 0x002fe40004800000 */ /*1b40*/ FSEL R7, R11, R7, !P1 ; /* 0x000000070b077208 */ /* 0x000fcc0004800000 */ /*1b50*/ DSETP.GEU.AND P1, PT, R6, R12, PT ; /* 0x0000000c0600722a */ /* 0x000e4c0003f2e000 */ /*1b60*/ FSEL R6, R12, R6, !P1 ; /* 0x000000060c067208 */ /* 0x002fe40004800000 */ /*1b70*/ FSEL R7, R13, R7, !P1 ; /* 0x000000070d077208 */ /* 0x000fcc0004800000 */ /*1b80*/ DSETP.GEU.AND P1, PT, R6, R14, PT ; /* 0x0000000e0600722a */ /* 0x000e4c0003f2e000 */ /*1b90*/ FSEL R6, R14, R6, !P1 ; /* 0x000000060e067208 */ /* 0x002fe40004800000 */ /*1ba0*/ FSEL R7, R15, R7, !P1 ; /* 0x000000070f077208 */ /* 0x000fcc0004800000 */ /*1bb0*/ DSETP.GEU.AND P1, PT, R6, R16, PT ; /* 0x000000100600722a */ /* 0x000e4c0003f2e000 */ /*1bc0*/ FSEL R6, R16, R6, !P1 ; /* 0x0000000610067208 */ /* 0x002fe40004800000 */ /*1bd0*/ FSEL R7, R17, R7, !P1 ; /* 0x0000000711077208 */ /* 0x000fcc0004800000 */ /*1be0*/ DSETP.GEU.AND P1, PT, R6, R18, PT ; /* 0x000000120600722a */ /* 0x000e4c0003f2e000 */ /*1bf0*/ FSEL R6, R18, R6, !P1 ; /* 0x0000000612067208 */ /* 0x002fe40004800000 */ /*1c00*/ FSEL R7, R19, R7, !P1 ; /* 0x0000000713077208 */ /* 0x000fcc0004800000 */ /*1c10*/ DSETP.GEU.AND P1, PT, R6, R20, PT ; /* 0x000000140600722a */ /* 0x000e4c0003f2e000 */ /*1c20*/ FSEL R6, R20, R6, !P1 ; /* 0x0000000614067208 */ /* 0x002fe40004800000 */ /*1c30*/ FSEL R7, R21, R7, !P1 ; /* 0x0000000715077208 */ /* 0x000fcc0004800000 */ /*1c40*/ DSETP.GEU.AND P1, PT, R6, R22, PT ; /* 0x000000160600722a */ /* 0x000e4c0003f2e000 */ /*1c50*/ FSEL R6, R22, R6, !P1 ; /* 0x0000000616067208 */ /* 0x002fe40004800000 */ /*1c60*/ FSEL R7, R23, R7, !P1 ; /* 0x0000000717077208 */ /* 0x000fe40004800000 */ /*1c70*/ IADD3 R34, R34, 0x1000, RZ ; /* 0x0000100022227810 */ /* 0x000fc80007ffe0ff */ /*1c80*/ ISETP.GE.AND P2, PT, R34, R2, PT ; /* 0x000000022200720c */ /* 0x000fe40003f46270 */ /*1c90*/ IADD3 R4, P3, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fca0007f7e0ff */ /*1ca0*/ IMAD.X R5, RZ, RZ, R5, P3 ; /* 0x000000ffff057224 */ /* 0x000fe200018e0605 */ /*1cb0*/ DSETP.GEU.AND P1, PT, R6, R24, PT ; /* 0x000000180600722a */ /* 0x004e0c0003f2e000 */ /*1cc0*/ FSEL R6, R24, R6, !P1 ; /* 0x0000000618067208 */ /* 0x001fe40004800000 */ /*1cd0*/ FSEL R7, R25, R7, !P1 ; /* 0x0000000719077208 */ /* 0x000fcc0004800000 */ /*1ce0*/ DSETP.GEU.AND P1, PT, R6, R26, PT ; /* 0x0000001a0600722a */ /* 0x000e0c0003f2e000 */ /*1cf0*/ FSEL R6, R26, R6, !P1 ; /* 0x000000061a067208 */ /* 0x001fe40004800000 */ /*1d00*/ FSEL R7, R27, R7, !P1 ; /* 0x000000071b077208 */ /* 0x000fcc0004800000 */ /*1d10*/ DSETP.GEU.AND P1, PT, R6, R28, PT ; /* 0x0000001c0600722a */ /* 0x008e0c0003f2e000 */ /*1d20*/ FSEL R6, R28, R6, !P1 ; /* 0x000000061c067208 */ /* 0x001fe40004800000 */ /*1d30*/ FSEL R7, R29, R7, !P1 ; /* 0x000000071d077208 */ /* 0x000fcc0004800000 */ /*1d40*/ DSETP.GEU.AND P1, PT, R6, R32, PT ; /* 0x000000200600722a */ /* 0x010e0c0003f2e000 */ /*1d50*/ FSEL R24, R32, R6, !P1 ; /* 0x0000000620187208 */ /* 0x001fe40004800000 */ /*1d60*/ FSEL R25, R33, R7, !P1 ; /* 0x0000000721197208 */ /* 0x000fe20004800000 */ /*1d70*/ @!P2 BRA 0x1930 ; /* 0xfffffbb00000a947 */ /* 0x000fea000383ffff */ /*1d80*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1d90*/ IMAD.IADD R2, R3, 0x1, -R34 ; /* 0x0000000103027824 */ /* 0x000fe200078e0a22 */ /*1da0*/ BSSY B2, 0x2020 ; /* 0x0000027000027945 */ /* 0x000fe80003800000 */ /*1db0*/ ISETP.GT.AND P1, PT, R2, 0x400, PT ; /* 0x000004000200780c */ /* 0x000fda0003f24270 */ /*1dc0*/ @!P1 BRA 0x2010 ; /* 0x0000024000009947 */ /* 0x000fea0003800000 */ /*1dd0*/ LDG.E.64 R10, [R4.64] ; /* 0x00000006040a7981 */ /* 0x0000a8000c1e1b00 */ /*1de0*/ LDG.E.64 R12, [R4.64+0x800] ; /* 0x00080006040c7981 */ /* 0x0000e8000c1e1b00 */ /*1df0*/ LDG.E.64 R14, [R4.64+0x1000] ; /* 0x00100006040e7981 */ /* 0x000128000c1e1b00 */ /*1e00*/ LDG.E.64 R16, [R4.64+0x1800] ; /* 0x0018000604107981 */ /* 0x0000e8000c1e1b00 */ /*1e10*/ LDG.E.64 R18, [R4.64+0x2000] ; /* 0x0020000604127981 */ /* 0x000128000c1e1b00 */ /*1e20*/ LDG.E.64 R20, [R4.64+0x2800] ; /* 0x0028000604147981 */ /* 0x000128000c1e1b00 */ /*1e30*/ LDG.E.64 R8, [R4.64+0x3000] ; /* 0x0030000604087981 */ /* 0x000128000c1e1b00 */ /*1e40*/ LDG.E.64 R6, [R4.64+0x3800] ; /* 0x0038000604067981 */ /* 0x000122000c1e1b00 */ /*1e50*/ IADD3 R34, R34, 0x800, RZ ; /* 0x0000080022227810 */ /* 0x000fc40007ffe0ff */ /*1e60*/ IADD3 R4, P2, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fca0007f5e0ff */ /*1e70*/ IMAD.X R5, RZ, RZ, R5, P2 ; /* 0x000000ffff057224 */ /* 0x000fe200010e0605 */ /*1e80*/ DSETP.GEU.AND P0, PT, R24, R10, PT ; /* 0x0000000a1800722a */ /* 0x024e0c0003f0e000 */ /*1e90*/ FSEL R10, R10, R24, !P0 ; /* 0x000000180a0a7208 */ /* 0x001fe40004000000 */ /*1ea0*/ FSEL R11, R11, R25, !P0 ; /* 0x000000190b0b7208 */ /* 0x000fcc0004000000 */ /*1eb0*/ DSETP.GEU.AND P0, PT, R10, R12, PT ; /* 0x0000000c0a00722a */ /* 0x008e0c0003f0e000 */ /*1ec0*/ FSEL R10, R12, R10, !P0 ; /* 0x0000000a0c0a7208 */ /* 0x001fe40004000000 */ /*1ed0*/ FSEL R11, R13, R11, !P0 ; /* 0x0000000b0d0b7208 */ /* 0x000fcc0004000000 */ /*1ee0*/ DSETP.GEU.AND P0, PT, R10, R14, PT ; /* 0x0000000e0a00722a */ /* 0x010e0c0003f0e000 */ /*1ef0*/ FSEL R10, R14, R10, !P0 ; /* 0x0000000a0e0a7208 */ /* 0x001fe40004000000 */ /*1f00*/ FSEL R11, R15, R11, !P0 ; /* 0x0000000b0f0b7208 */ /* 0x000fcc0004000000 */ /*1f10*/ DSETP.GEU.AND P0, PT, R10, R16, PT ; /* 0x000000100a00722a */ /* 0x000e0c0003f0e000 */ /*1f20*/ FSEL R10, R16, R10, !P0 ; /* 0x0000000a100a7208 */ /* 0x001fe40004000000 */ /*1f30*/ FSEL R11, R17, R11, !P0 ; /* 0x0000000b110b7208 */ /* 0x000fcc0004000000 */ /*1f40*/ DSETP.GEU.AND P0, PT, R10, R18, PT ; /* 0x000000120a00722a */ /* 0x000e0c0003f0e000 */ /*1f50*/ FSEL R10, R18, R10, !P0 ; /* 0x0000000a120a7208 */ /* 0x001fe40004000000 */ /*1f60*/ FSEL R11, R19, R11, !P0 ; /* 0x0000000b130b7208 */ /* 0x000fcc0004000000 */ /*1f70*/ DSETP.GEU.AND P0, PT, R10, R20, PT ; /* 0x000000140a00722a */ /* 0x000e0c0003f0e000 */ /*1f80*/ FSEL R10, R20, R10, !P0 ; /* 0x0000000a140a7208 */ /* 0x001fe40004000000 */ /*1f90*/ FSEL R11, R21, R11, !P0 ; /* 0x0000000b150b7208 */ /* 0x000fcc0004000000 */ /*1fa0*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x000e0c0003f0e000 */ /*1fb0*/ FSEL R8, R8, R10, !P0 ; /* 0x0000000a08087208 */ /* 0x001fe40004000000 */ /*1fc0*/ FSEL R9, R9, R11, !P0 ; /* 0x0000000b09097208 */ /* 0x000fe40004000000 */ /*1fd0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*1fe0*/ DSETP.GEU.AND P1, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x000e0c0003f2e000 */ /*1ff0*/ FSEL R24, R6, R8, !P1 ; /* 0x0000000806187208 */ /* 0x001fe40004800000 */ /*2000*/ FSEL R25, R7, R9, !P1 ; /* 0x0000000907197208 */ /* 0x000fe40004800000 */ /*2010*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2020*/ ISETP.LT.OR P0, PT, R34, R3, P0 ; /* 0x000000032200720c */ /* 0x000fda0000701670 */ /*2030*/ @!P0 BRA 0x2140 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*2040*/ LDG.E.64 R6, [R4.64] ; /* 0x0000000604067981 */ /* 0x000ea8000c1e1b00 */ /*2050*/ LDG.E.64 R8, [R4.64+0x800] ; /* 0x0008000604087981 */ /* 0x000ee8000c1e1b00 */ /*2060*/ LDG.E.64 R10, [R4.64+0x1000] ; /* 0x00100006040a7981 */ /* 0x000f28000c1e1b00 */ /*2070*/ LDG.E.64 R12, [R4.64+0x1800] ; /* 0x00180006040c7981 */ /* 0x000ee2000c1e1b00 */ /*2080*/ DSETP.GEU.AND P0, PT, R24, R6, PT ; /* 0x000000061800722a */ /* 0x024e0c0003f0e000 */ /*2090*/ FSEL R6, R6, R24, !P0 ; /* 0x0000001806067208 */ /* 0x001fe40004000000 */ /*20a0*/ FSEL R7, R7, R25, !P0 ; /* 0x0000001907077208 */ /* 0x000fcc0004000000 */ /*20b0*/ DSETP.GEU.AND P0, PT, R6, R8, PT ; /* 0x000000080600722a */ /* 0x008e0c0003f0e000 */ /*20c0*/ FSEL R6, R8, R6, !P0 ; /* 0x0000000608067208 */ /* 0x001fe40004000000 */ /*20d0*/ FSEL R7, R9, R7, !P0 ; /* 0x0000000709077208 */ /* 0x000fcc0004000000 */ /*20e0*/ DSETP.GEU.AND P0, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x010e0c0003f0e000 */ /*20f0*/ FSEL R6, R10, R6, !P0 ; /* 0x000000060a067208 */ /* 0x001fe40004000000 */ /*2100*/ FSEL R7, R11, R7, !P0 ; /* 0x000000070b077208 */ /* 0x000fcc0004000000 */ /*2110*/ DSETP.GEU.AND P0, PT, R6, R12, PT ; /* 0x0000000c0600722a */ /* 0x000e0c0003f0e000 */ /*2120*/ FSEL R24, R12, R6, !P0 ; /* 0x000000060c187208 */ /* 0x001fe40004000000 */ /*2130*/ FSEL R25, R13, R7, !P0 ; /* 0x000000070d197208 */ /* 0x000fe40004000000 */ /*2140*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2150*/ S2R R4, SR_LANEID ; /* 0x0000000000047919 */ /* 0x000e220000000000 */ /*2160*/ ISETP.GT.AND P0, PT, R3, 0xff, PT ; /* 0x000000ff0300780c */ /* 0x000fe40003f04270 */ /*2170*/ SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff057819 */ /* 0x000fc80000011400 */ /*2180*/ LEA.HI R2, R5, R0, RZ, 0x5 ; /* 0x0000000005027211 */ /* 0x000fc800078f28ff */ /*2190*/ SHF.R.S32.HI R2, RZ, 0x5, R2 ; /* 0x00000005ff027819 */ /* 0x000fc60000011402 */ /*21a0*/ @P0 BRA 0x26c0 ; /* 0x0000051000000947 */ /* 0x000fea0003800000 */ /*21b0*/ IMAD.SHL.U32 R5, R2, 0x20, RZ ; /* 0x0000002002057824 */ /* 0x000fe200078e00ff */ /*21c0*/ IADD3 R10, R4.reuse, 0x2, RZ ; /* 0x00000002040a7810 */ /* 0x041fe40007ffe0ff */ /*21d0*/ IADD3 R12, R4.reuse, 0x4, RZ ; /* 0x00000004040c7810 */ /* 0x040fe40007ffe0ff */ /*21e0*/ LOP3.LUT R8, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff087212 */ /* 0x000fe400078e33ff */ /*21f0*/ IADD3 R6, R5, 0x20, RZ ; /* 0x0000002005067810 */ /* 0x000fe40007ffe0ff */ /*2200*/ ISETP.NE.AND P1, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe20003f25270 */ /*2210*/ IMAD.IADD R8, R3, 0x1, R8 ; /* 0x0000000103087824 */ /* 0x000fe200078e0208 */ /*2220*/ ISETP.GT.AND P0, PT, R6, R3, PT ; /* 0x000000030600720c */ /* 0x000fc80003f04270 */ /*2230*/ SEL R5, R8, 0x1f, P0 ; /* 0x0000001f08057807 */ /* 0x000fca0000000000 */ /*2240*/ SHFL.DOWN PT, R6, R24, 0x1, R5 ; /* 0x0820000018067989 */ /* 0x020fe800000e0005 */ /*2250*/ SHFL.DOWN PT, R7, R25, 0x1, R5 ; /* 0x0820000019077989 */ /* 0x000e2400000e0005 */ /*2260*/ DSETP.GEU.AND P0, PT, R24, R6, PT ; /* 0x000000061800722a */ /* 0x001e0c0003f0e000 */ /*2270*/ ISETP.LT.AND P0, PT, R4, R5, !P0 ; /* 0x000000050400720c */ /* 0x001fc80004701270 */ /*2280*/ FSEL R8, R6, R24, P0 ; /* 0x0000001806087208 */ /* 0x000fe40000000000 */ /*2290*/ FSEL R9, R7, R25, P0 ; /* 0x0000001907097208 */ /* 0x000fc60000000000 */ /*22a0*/ SHFL.DOWN PT, R6, R8, 0x2, R5 ; /* 0x0840000008067989 */ /* 0x000fe800000e0005 */ /*22b0*/ SHFL.DOWN PT, R7, R9, 0x2, R5 ; /* 0x0840000009077989 */ /* 0x000e2400000e0005 */ /*22c0*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x001e0c0003f0e000 */ /*22d0*/ ISETP.LE.AND P0, PT, R10, R5, !P0 ; /* 0x000000050a00720c */ /* 0x001fc80004703270 */ /*22e0*/ FSEL R10, R6, R8, P0 ; /* 0x00000008060a7208 */ /* 0x000fe40000000000 */ /*22f0*/ FSEL R11, R7, R9, P0 ; /* 0x00000009070b7208 */ /* 0x000fc60000000000 */ /*2300*/ SHFL.DOWN PT, R6, R10, 0x4, R5 ; /* 0x088000000a067989 */ /* 0x000fe800000e0005 */ /*2310*/ SHFL.DOWN PT, R7, R11, 0x4, R5 ; /* 0x088000000b077989 */ /* 0x000e2400000e0005 */ /*2320*/ DSETP.GEU.AND P0, PT, R10, R6, PT ; /* 0x000000060a00722a */ /* 0x001e0c0003f0e000 */ /*2330*/ ISETP.LE.AND P0, PT, R12, R5, !P0 ; /* 0x000000050c00720c */ /* 0x001fe40004703270 */ /*2340*/ IADD3 R12, R4, 0x8, RZ ; /* 0x00000008040c7810 */ /* 0x000fe40007ffe0ff */ /*2350*/ FSEL R8, R6, R10, P0 ; /* 0x0000000a06087208 */ /* 0x000fe40000000000 */ /*2360*/ FSEL R9, R7, R11, P0 ; /* 0x0000000b07097208 */ /* 0x000fc60000000000 */ /*2370*/ SHFL.DOWN PT, R6, R8, 0x8, R5 ; /* 0x0900000008067989 */ /* 0x000fe800000e0005 */ /*2380*/ SHFL.DOWN PT, R7, R9, 0x8, R5 ; /* 0x0900000009077989 */ /* 0x000e2400000e0005 */ /*2390*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x001e0c0003f0e000 */ /*23a0*/ ISETP.LE.AND P0, PT, R12, R5, !P0 ; /* 0x000000050c00720c */ /* 0x001fe40004703270 */ /*23b0*/ IADD3 R12, R4, 0x10, RZ ; /* 0x00000010040c7810 */ /* 0x000fe40007ffe0ff */ /*23c0*/ FSEL R10, R6, R8, P0 ; /* 0x00000008060a7208 */ /* 0x000fe40000000000 */ /*23d0*/ FSEL R11, R7, R9, P0 ; /* 0x00000009070b7208 */ /* 0x000fc60000000000 */ /*23e0*/ SHFL.DOWN PT, R6, R10, 0x10, R5 ; /* 0x0a0000000a067989 */ /* 0x000fe800000e0005 */ /*23f0*/ SHFL.DOWN PT, R7, R11, 0x10, R5 ; /* 0x0a0000000b077989 */ /* 0x000e2400000e0005 */ /*2400*/ DSETP.GEU.AND P0, PT, R10, R6, PT ; /* 0x000000060a00722a */ /* 0x001e0c0003f0e000 */ /*2410*/ ISETP.LE.AND P0, PT, R12, R5, !P0 ; /* 0x000000050c00720c */ /* 0x001fc80004703270 */ /*2420*/ FSEL R4, R6, R10, P0 ; /* 0x0000000a06047208 */ /* 0x000fe40000000000 */ /*2430*/ FSEL R7, R7, R11, P0 ; /* 0x0000000b07077208 */ /* 0x000fe40000000000 */ /*2440*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*2450*/ IMAD.MOV.U32 R5, RZ, RZ, R7 ; /* 0x000000ffff057224 */ /* 0x000fca00078e0007 */ /*2460*/ @!P1 STS.64 [R2.X8+0x8], R4 ; /* 0x0000080402009388 */ /* 0x0001e80000008a00 */ /*2470*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2480*/ @P0 BRA 0x2a90 ; /* 0x0000060000000947 */ /* 0x000fea0003800000 */ /*2490*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*24a0*/ ISETP.GE.AND P1, PT, R3, 0xe1, PT ; /* 0x000000e10300780c */ /* 0x000fe20003f26270 */ /*24b0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc400078e00ff */ /*24c0*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*24d0*/ DSETP.GEU.AND P0, PT, R4, R8, PT ; /* 0x000000080400722a */ /* 0x002e4c0003f0e000 */ /*24e0*/ ISETP.GT.AND P0, PT, R3, 0x20, !P0 ; /* 0x000000200300780c */ /* 0x002fc80004704270 */ /*24f0*/ FSEL R4, R8, R4, P0 ; /* 0x0000000408047208 */ /* 0x001fe40000000000 */ /*2500*/ FSEL R5, R9, R5, P0 ; /* 0x0000000509057208 */ /* 0x000fcc0000000000 */ /*2510*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e0c0003f0e000 */ /*2520*/ ISETP.GT.AND P0, PT, R3, 0x40, !P0 ; /* 0x000000400300780c */ /* 0x001fc80004704270 */ /*2530*/ FSEL R8, R10, R4, P0 ; /* 0x000000040a087208 */ /* 0x000fe40000000000 */ /*2540*/ FSEL R9, R11, R5, P0 ; /* 0x000000050b097208 */ /* 0x000fe40000000000 */ /*2550*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000e280000000c00 */ /*2560*/ DSETP.GEU.AND P0, PT, R8, R12, PT ; /* 0x0000000c0800722a */ /* 0x004e4c0003f0e000 */ /*2570*/ ISETP.GT.AND P0, PT, R3, 0x60, !P0 ; /* 0x000000600300780c */ /* 0x002fc80004704270 */ /*2580*/ FSEL R8, R12, R8, P0 ; /* 0x000000080c087208 */ /* 0x000fe40000000000 */ /*2590*/ FSEL R9, R13, R9, P0 ; /* 0x000000090d097208 */ /* 0x000fcc0000000000 */ /*25a0*/ DSETP.GEU.AND P0, PT, R8, R14, PT ; /* 0x0000000e0800722a */ /* 0x000e4c0003f0e000 */ /*25b0*/ ISETP.GT.AND P0, PT, R3, 0x80, !P0 ; /* 0x000000800300780c */ /* 0x002fc80004704270 */ /*25c0*/ FSEL R8, R14, R8, P0 ; /* 0x000000080e087208 */ /* 0x000fe40000000000 */ /*25d0*/ FSEL R9, R15, R9, P0 ; /* 0x000000090f097208 */ /* 0x000fcc0000000000 */ /*25e0*/ DSETP.GEU.AND P0, PT, R8, R4, PT ; /* 0x000000040800722a */ /* 0x001e0c0003f0e000 */ /*25f0*/ ISETP.GT.AND P0, PT, R3, 0xa0, !P0 ; /* 0x000000a00300780c */ /* 0x001fc80004704270 */ /*2600*/ FSEL R4, R4, R8, P0 ; /* 0x0000000804047208 */ /* 0x000fe40000000000 */ /*2610*/ FSEL R5, R5, R9, P0 ; /* 0x0000000905057208 */ /* 0x000fcc0000000000 */ /*2620*/ DSETP.GEU.AND P0, PT, R4, R6, PT ; /* 0x000000060400722a */ /* 0x000e0c0003f0e000 */ /*2630*/ ISETP.GT.AND P0, PT, R3, 0xc0, !P0 ; /* 0x000000c00300780c */ /* 0x001fc80004704270 */ /*2640*/ FSEL R4, R6, R4, P0 ; /* 0x0000000406047208 */ /* 0x000fe40000000000 */ /*2650*/ FSEL R5, R7, R5, P0 ; /* 0x0000000507057208 */ /* 0x000fe20000000000 */ /*2660*/ @!P1 BRA 0x2a90 ; /* 0x0000042000009947 */ /* 0x000fea0003800000 */ /*2670*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e240000000a00 */ /*2680*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*2690*/ FSEL R4, R2, R4, !P0 ; /* 0x0000000402047208 */ /* 0x001fe40004000000 */ /*26a0*/ FSEL R5, R3, R5, !P0 ; /* 0x0000000503057208 */ /* 0x000fe20004000000 */ /*26b0*/ BRA 0x2a90 ; /* 0x000003d000007947 */ /* 0x000fea0003800000 */ /*26c0*/ SHFL.DOWN PT, R6, R24, 0x1, 0x1f ; /* 0x08201f0018067f89 */ /* 0x020fe200000e0000 */ /*26d0*/ ISETP.NE.AND P1, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x001fc60003f25270 */ /*26e0*/ SHFL.DOWN PT, R7, R25, 0x1, 0x1f ; /* 0x08201f0019077f89 */ /* 0x000e2400000e0000 */ /*26f0*/ DSETP.GEU.AND P0, PT, R24, R6, PT ; /* 0x000000061800722a */ /* 0x001e0c0003f0e000 */ /*2700*/ ISETP.LT.AND P0, PT, R4, 0x1f, !P0 ; /* 0x0000001f0400780c */ /* 0x001fc80004701270 */ /*2710*/ FSEL R8, R6, R24, P0 ; /* 0x0000001806087208 */ /* 0x000fe40000000000 */ /*2720*/ FSEL R9, R7, R25, P0 ; /* 0x0000001907097208 */ /* 0x000fc60000000000 */ /*2730*/ SHFL.DOWN PT, R6, R8, 0x2, 0x1f ; /* 0x08401f0008067f89 */ /* 0x000fe800000e0000 */ /*2740*/ SHFL.DOWN PT, R7, R9, 0x2, 0x1f ; /* 0x08401f0009077f89 */ /* 0x000e2400000e0000 */ /*2750*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x001e0c0003f0e000 */ /*2760*/ ISETP.LT.AND P0, PT, R4, 0x1e, !P0 ; /* 0x0000001e0400780c */ /* 0x001fc80004701270 */ /*2770*/ FSEL R10, R6, R8, P0 ; /* 0x00000008060a7208 */ /* 0x000fe40000000000 */ /*2780*/ FSEL R11, R7, R9, P0 ; /* 0x00000009070b7208 */ /* 0x000fc60000000000 */ /*2790*/ SHFL.DOWN PT, R6, R10, 0x4, 0x1f ; /* 0x08801f000a067f89 */ /* 0x000fe800000e0000 */ /*27a0*/ SHFL.DOWN PT, R7, R11, 0x4, 0x1f ; /* 0x08801f000b077f89 */ /* 0x000e2400000e0000 */ /*27b0*/ DSETP.GEU.AND P0, PT, R10, R6, PT ; /* 0x000000060a00722a */ /* 0x001e0c0003f0e000 */ /*27c0*/ ISETP.LT.AND P0, PT, R4, 0x1c, !P0 ; /* 0x0000001c0400780c */ /* 0x001fc80004701270 */ /*27d0*/ FSEL R12, R6, R10, P0 ; /* 0x0000000a060c7208 */ /* 0x000fe40000000000 */ /*27e0*/ FSEL R13, R7, R11, P0 ; /* 0x0000000b070d7208 */ /* 0x000fc60000000000 */ /*27f0*/ SHFL.DOWN PT, R6, R12, 0x8, 0x1f ; /* 0x09001f000c067f89 */ /* 0x000fe800000e0000 */ /*2800*/ SHFL.DOWN PT, R7, R13, 0x8, 0x1f ; /* 0x09001f000d077f89 */ /* 0x000e2400000e0000 */ /*2810*/ DSETP.GEU.AND P0, PT, R12, R6, PT ; /* 0x000000060c00722a */ /* 0x001e0c0003f0e000 */ /*2820*/ ISETP.LT.AND P0, PT, R4, 0x18, !P0 ; /* 0x000000180400780c */ /* 0x001fc80004701270 */ /*2830*/ FSEL R8, R6, R12, P0 ; /* 0x0000000c06087208 */ /* 0x000fe40000000000 */ /*2840*/ FSEL R9, R7, R13, P0 ; /* 0x0000000d07097208 */ /* 0x000fc60000000000 */ /*2850*/ SHFL.DOWN PT, R6, R8, 0x10, 0x1f ; /* 0x0a001f0008067f89 */ /* 0x000fe800000e0000 */ /*2860*/ SHFL.DOWN PT, R7, R9, 0x10, 0x1f ; /* 0x0a001f0009077f89 */ /* 0x000e2400000e0000 */ /*2870*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x001e0c0003f0e000 */ /*2880*/ ISETP.LT.AND P0, PT, R4, 0x10, !P0 ; /* 0x000000100400780c */ /* 0x001fc80004701270 */ /*2890*/ FSEL R4, R6, R8, P0 ; /* 0x0000000806047208 */ /* 0x000fe40000000000 */ /*28a0*/ FSEL R5, R7, R9, P0 ; /* 0x0000000907057208 */ /* 0x000fe40000000000 */ /*28b0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*28c0*/ @!P1 STS.64 [R2.X8+0x8], R4 ; /* 0x0000080402009388 */ /* 0x0001e80000008a00 */ /*28d0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*28e0*/ @P0 BRA 0x2a90 ; /* 0x000001a000000947 */ /* 0x000fea0003800000 */ /*28f0*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*2900*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*2910*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*2920*/ DSETP.GEU.AND P0, PT, R4, R8, PT ; /* 0x000000080400722a */ /* 0x002e4c0003f0e000 */ /*2930*/ FSEL R2, R8, R4, !P0 ; /* 0x0000000408027208 */ /* 0x003fe40004000000 */ /*2940*/ FSEL R3, R9, R5, !P0 ; /* 0x0000000509037208 */ /* 0x000fe40004000000 */ /*2950*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000e280000000c00 */ /*2960*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e4c0003f0e000 */ /*2970*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x002fe40004000000 */ /*2980*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*2990*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x004e4c0003f0e000 */ /*29a0*/ FSEL R8, R12, R2, !P0 ; /* 0x000000020c087208 */ /* 0x002fe40004000000 */ /*29b0*/ FSEL R9, R13, R3, !P0 ; /* 0x000000030d097208 */ /* 0x000fe40004000000 */ /*29c0*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e680000000a00 */ /*29d0*/ DSETP.GEU.AND P0, PT, R8, R14, PT ; /* 0x0000000e0800722a */ /* 0x000e8c0003f0e000 */ /*29e0*/ FSEL R8, R14, R8, !P0 ; /* 0x000000080e087208 */ /* 0x004fe40004000000 */ /*29f0*/ FSEL R9, R15, R9, !P0 ; /* 0x000000090f097208 */ /* 0x000fcc0004000000 */ /*2a00*/ DSETP.GEU.AND P0, PT, R8, R4, PT ; /* 0x000000040800722a */ /* 0x001e0c0003f0e000 */ /*2a10*/ FSEL R4, R4, R8, !P0 ; /* 0x0000000804047208 */ /* 0x001fe40004000000 */ /*2a20*/ FSEL R5, R5, R9, !P0 ; /* 0x0000000905057208 */ /* 0x000fcc0004000000 */ /*2a30*/ DSETP.GEU.AND P0, PT, R4, R6, PT ; /* 0x000000060400722a */ /* 0x000e0c0003f0e000 */ /*2a40*/ FSEL R4, R6, R4, !P0 ; /* 0x0000000406047208 */ /* 0x001fe40004000000 */ /*2a50*/ FSEL R5, R7, R5, !P0 ; /* 0x0000000507057208 */ /* 0x000fcc0004000000 */ /*2a60*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x002e0c0003f0e000 */ /*2a70*/ FSEL R4, R2, R4, !P0 ; /* 0x0000000402047208 */ /* 0x001fe40004000000 */ /*2a80*/ FSEL R5, R3, R5, !P0 ; /* 0x0000000503057208 */ /* 0x000fe40004000000 */ /*2a90*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*2aa0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fda0003f05270 */ /*2ab0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*2ac0*/ S2R R3, SR_CTAID.X ; /* 0x0000000000037919 */ /* 0x001e220000002500 */ /*2ad0*/ IMAD.MOV.U32 R2, RZ, RZ, 0x8 ; /* 0x00000008ff027424 */ /* 0x000fc800078e00ff */ /*2ae0*/ IMAD.WIDE.U32 R2, R3, R2, c[0x0][0x168] ; /* 0x00005a0003027625 */ /* 0x001fca00078e0002 */ /*2af0*/ STG.E.64 [R2.64], R4 ; /* 0x0000000402007986 */ /* 0x000fe2000c101b06 */ /*2b00*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*2b10*/ BRA 0x2b10; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*2b20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2ba0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2bb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2bc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2bd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2be0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2bf0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ ISETP.NE.U32.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fe20003f05070 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*0030*/ ISETP.NE.AND.EX P0, PT, RZ, c[0x0][0x174], PT, P0 ; /* 0x00005d00ff007a0c */ /* 0x000fda0003f05300 */ /*0040*/ @!P0 BRA 0x2a90 ; /* 0x00002a4000008947 */ /* 0x000fea0003800000 */ /*0050*/ IMAD.MOV.U32 R0, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff007624 */ /* 0x000fe200078e00ff */ /*0060*/ BSSY B0, 0x29e0 ; /* 0x0000297000007945 */ /* 0x000fe20003800000 */ /*0070*/ IMAD.MOV.U32 R20, RZ, RZ, c[0x0][0x174] ; /* 0x00005d00ff147624 */ /* 0x000fc600078e00ff */ /*0080*/ ISETP.GE.U32.AND P0, PT, R0, 0x800, PT ; /* 0x000008000000780c */ /* 0x000fc80003f06070 */ /*0090*/ ISETP.GE.U32.AND.EX P0, PT, R20, RZ, PT, P0 ; /* 0x000000ff1400720c */ /* 0x000fda0003f06100 */ /*00a0*/ @!P0 BRA 0x1540 ; /* 0x0000149000008947 */ /* 0x000fea0003800000 */ /*00b0*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000e220000002100 */ /*00c0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*00d0*/ IMAD.WIDE R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x001fca00078e0205 */ /*00e0*/ LDG.E.64 R2, [R4.64+0x800] ; /* 0x0008000404027981 */ /* 0x000ea8000c1e1b00 */ /*00f0*/ LDG.E.64 R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x000ea8000c1e1b00 */ /*0100*/ LDG.E.64 R8, [R4.64+0x1000] ; /* 0x0010000404087981 */ /* 0x000ee8000c1e1b00 */ /*0110*/ LDG.E.64 R10, [R4.64+0x1800] ; /* 0x00180004040a7981 */ /* 0x000f28000c1e1b00 */ /*0120*/ LDG.E.64 R12, [R4.64+0x2000] ; /* 0x00200004040c7981 */ /* 0x000f68000c1e1b00 */ /*0130*/ LDG.E.64 R14, [R4.64+0x2800] ; /* 0x00280004040e7981 */ /* 0x000f28000c1e1b00 */ /*0140*/ LDG.E.64 R16, [R4.64+0x3000] ; /* 0x0030000404107981 */ /* 0x000f28000c1e1b00 */ /*0150*/ LDG.E.64 R18, [R4.64+0x3800] ; /* 0x0038000404127981 */ /* 0x000f22000c1e1b00 */ /*0160*/ IADD3 R0, P1, R0, -0x800, RZ ; /* 0xfffff80000007810 */ /* 0x000fe20007f3e0ff */ /*0170*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x004e0c0003f0e000 */ /*0180*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*0190*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fe40004000000 */ /*01a0*/ IADD3.X R6, R20, -0x1, RZ, P1, !PT ; /* 0xffffffff14067810 */ /* 0x000fc80000ffe4ff */ /*01b0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x008e0c0003f0e000 */ /*01c0*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*01d0*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fe20004000000 */ /*01e0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x800 ; /* 0x00000800ff097424 */ /* 0x000fca00078e00ff */ /*01f0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*0200*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*0210*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fe20004000000 */ /*0220*/ IMAD.MOV.U32 R11, RZ, RZ, RZ ; /* 0x000000ffff0b7224 */ /* 0x000fca00078e00ff */ /*0230*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x020e0c0003f0e000 */ /*0240*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*0250*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*0260*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*0270*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*0280*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*0290*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*02a0*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*02b0*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fe40004000000 */ /*02c0*/ ISETP.GE.U32.AND P0, PT, R0, 0x800, PT ; /* 0x000008000000780c */ /* 0x000fc80003f06070 */ /*02d0*/ ISETP.GE.U32.AND.EX P0, PT, R6, RZ, PT, P0 ; /* 0x000000ff0600720c */ /* 0x000fe20003f06100 */ /*02e0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*02f0*/ FSEL R2, R18, R2, !P1 ; /* 0x0000000212027208 */ /* 0x001fe40004800000 */ /*0300*/ FSEL R3, R19, R3, !P1 ; /* 0x0000000313037208 */ /* 0x000fc80004800000 */ /*0310*/ @!P0 BRA 0x600 ; /* 0x000002e000008947 */ /* 0x000fea0003800000 */ /*0320*/ IMAD.MOV.U32 R9, RZ, RZ, 0x800 ; /* 0x00000800ff097424 */ /* 0x000fe400078e00ff */ /*0330*/ IMAD.MOV.U32 R11, RZ, RZ, RZ ; /* 0x000000ffff0b7224 */ /* 0x000fc600078e00ff */ /*0340*/ LEA R14, P0, R9, R4, 0x3 ; /* 0x00000004090e7211 */ /* 0x000fc800078018ff */ /*0350*/ LEA.HI.X R15, R9, R5, R11, 0x3, P0 ; /* 0x00000005090f7211 */ /* 0x000fca00000f1c0b */ /*0360*/ LDG.E.64 R16, [R14.64] ; /* 0x000000040e107981 */ /* 0x000ea8000c1e1b00 */ /*0370*/ LDG.E.64 R18, [R14.64+0x800] ; /* 0x000800040e127981 */ /* 0x000ee8000c1e1b00 */ /*0380*/ LDG.E.64 R20, [R14.64+0x1000] ; /* 0x001000040e147981 */ /* 0x000f28000c1e1b00 */ /*0390*/ LDG.E.64 R22, [R14.64+0x1800] ; /* 0x001800040e167981 */ /* 0x000f68000c1e1b00 */ /*03a0*/ LDG.E.64 R24, [R14.64+0x2000] ; /* 0x002000040e187981 */ /* 0x000f28000c1e1b00 */ /*03b0*/ LDG.E.64 R26, [R14.64+0x2800] ; /* 0x002800040e1a7981 */ /* 0x000f28000c1e1b00 */ /*03c0*/ LDG.E.64 R28, [R14.64+0x3000] ; /* 0x003000040e1c7981 */ /* 0x000f28000c1e1b00 */ /*03d0*/ LDG.E.64 R12, [R14.64+0x3800] ; /* 0x003800040e0c7981 */ /* 0x000f22000c1e1b00 */ /*03e0*/ IADD3 R7, P1, -R9, c[0x0][0x170], RZ ; /* 0x00005c0009077a10 */ /* 0x000fe20007f3e1ff */ /*03f0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x004e0c0003f0e000 */ /*0400*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*0410*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*0420*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x008e0c0003f0e000 */ /*0430*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*0440*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*0450*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x010e0c0003f0e000 */ /*0460*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*0470*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*0480*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x020e0c0003f0e000 */ /*0490*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*04a0*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fcc0004000000 */ /*04b0*/ DSETP.GEU.AND P0, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f0e000 */ /*04c0*/ FSEL R2, R24, R2, !P0 ; /* 0x0000000218027208 */ /* 0x001fe40004000000 */ /*04d0*/ FSEL R3, R25, R3, !P0 ; /* 0x0000000319037208 */ /* 0x000fcc0004000000 */ /*04e0*/ DSETP.GEU.AND P0, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f0e000 */ /*04f0*/ FSEL R2, R26, R2, !P0 ; /* 0x000000021a027208 */ /* 0x001fe40004000000 */ /*0500*/ FSEL R3, R27, R3, !P0 ; /* 0x000000031b037208 */ /* 0x000fcc0004000000 */ /*0510*/ DSETP.GEU.AND P0, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f0e000 */ /*0520*/ FSEL R2, R28, R2, !P0 ; /* 0x000000021c027208 */ /* 0x001fe40004000000 */ /*0530*/ FSEL R3, R29, R3, !P0 ; /* 0x000000031d037208 */ /* 0x000fe40004000000 */ /*0540*/ ISETP.GE.U32.AND P0, PT, R7, 0x800, PT ; /* 0x000008000700780c */ /* 0x000fe40003f06070 */ /*0550*/ IADD3.X R7, ~R11, c[0x0][0x174], RZ, P1, !PT ; /* 0x00005d000b077a10 */ /* 0x000fe40000ffe5ff */ /*0560*/ DSETP.GEU.AND P1, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e240003f2e000 */ /*0570*/ ISETP.GE.U32.AND.EX P0, PT, R7, RZ, PT, P0 ; /* 0x000000ff0700720c */ /* 0x000fc80003f06100 */ /*0580*/ FSEL R2, R12, R2, !P1 ; /* 0x000000020c027208 */ /* 0x001fe40004800000 */ /*0590*/ FSEL R3, R13, R3, !P1 ; /* 0x000000030d037208 */ /* 0x000fce0004800000 */ /*05a0*/ @!P0 BRA 0x10f0 ; /* 0x00000b4000008947 */ /* 0x000fea0003800000 */ /*05b0*/ IADD3 R9, P0, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fca0007f1e0ff */ /*05c0*/ IMAD.X R11, RZ, RZ, R11, P0 ; /* 0x000000ffff0b7224 */ /* 0x000fe200000e060b */ /*05d0*/ ISETP.GT.U32.AND P0, PT, R9, R0, PT ; /* 0x000000000900720c */ /* 0x000fc80003f04070 */ /*05e0*/ ISETP.GT.U32.AND.EX P0, PT, R11, R6, PT, P0 ; /* 0x000000060b00720c */ /* 0x000fda0003f04100 */ /*05f0*/ @!P0 BRA 0x340 ; /* 0xfffffd4000008947 */ /* 0x000fea000383ffff */ /*0600*/ ISETP.GE.U32.AND P0, PT, R9, c[0x0][0x170], PT ; /* 0x00005c0009007a0c */ /* 0x000fc80003f06070 */ /*0610*/ ISETP.GE.U32.AND.EX P0, PT, R11, c[0x0][0x174], PT, P0 ; /* 0x00005d000b007a0c */ /* 0x000fda0003f06100 */ /*0620*/ @P0 BRA 0x10f0 ; /* 0x00000ac000000947 */ /* 0x000fea0003800000 */ /*0630*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0640*/ IADD3 R7, -R9, c[0x0][0x170], RZ ; /* 0x00005c0009077a10 */ /* 0x000fe20007ffe1ff */ /*0650*/ BSSY B1, 0x10f0 ; /* 0x00000a9000017945 */ /* 0x000fe60003800000 */ /*0660*/ ISETP.GE.AND P0, PT, R0, R7, PT ; /* 0x000000070000720c */ /* 0x001fda0003f06270 */ /*0670*/ @P0 BRA 0x10e0 ; /* 0x00000a6000000947 */ /* 0x000fea0003800000 */ /*0680*/ LOP3.LUT R4, RZ, R0, RZ, 0x33, !PT ; /* 0x00000000ff047212 */ /* 0x000fe200078e33ff */ /*0690*/ BSSY B2, 0x810 ; /* 0x0000017000027945 */ /* 0x000fe60003800000 */ /*06a0*/ IADD3 R5, -R9, c[0x0][0x170], R4 ; /* 0x00005c0009057a10 */ /* 0x000fc80007ffe104 */ /*06b0*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*06c0*/ ISETP.GE.U32.AND P0, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f06070 */ /*06d0*/ LOP3.LUT P1, R4, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304047812 */ /* 0x000fda000782c0ff */ /*06e0*/ @!P1 BRA 0x800 ; /* 0x0000011000009947 */ /* 0x000fea0003800000 */ /*06f0*/ IADD3 R13, P1, R0, R9, RZ ; /* 0x00000009000d7210 */ /* 0x000fe20007f3e0ff */ /*0700*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fc600078e0004 */ /*0710*/ LEA R8, P2, R13, c[0x0][0x160], 0x3 ; /* 0x000058000d087a11 */ /* 0x000fe400078418ff */ /*0720*/ LEA.HI.X.SX32 R10, R0, R11, 0x1, P1 ; /* 0x0000000b000a7211 */ /* 0x000fc800008f0eff */ /*0730*/ LEA.HI.X R13, R13, c[0x0][0x164], R10, 0x3, P2 ; /* 0x000059000d0d7a11 */ /* 0x000fc600010f1c0a */ /*0740*/ IMAD.MOV.U32 R4, RZ, RZ, R8 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0008 */ /*0750*/ IMAD.MOV.U32 R5, RZ, RZ, R13 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e000d */ /*0760*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e1b00 */ /*0770*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*0780*/ IADD3 R8, P3, R8, 0x800, RZ ; /* 0x0000080008087810 */ /* 0x000fe40007f7e0ff */ /*0790*/ ISETP.NE.AND P2, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f45270 */ /*07a0*/ IADD3 R0, R0, 0x100, RZ ; /* 0x0000010000007810 */ /* 0x000fe20007ffe0ff */ /*07b0*/ IMAD.X R13, RZ, RZ, R13, P3 ; /* 0x000000ffff0d7224 */ /* 0x000fe200018e060d */ /*07c0*/ DSETP.GEU.AND P1, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f2e000 */ /*07d0*/ FSEL R2, R4, R2, !P1 ; /* 0x0000000204027208 */ /* 0x001fe40004800000 */ /*07e0*/ FSEL R3, R5, R3, !P1 ; /* 0x0000000305037208 */ /* 0x000fe20004800000 */ /*07f0*/ @P2 BRA 0x740 ; /* 0xffffff4000002947 */ /* 0x000fea000383ffff */ /*0800*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0810*/ @!P0 BRA 0x10e0 ; /* 0x000008c000008947 */ /* 0x000fea0003800000 */ /*0820*/ IMAD.IADD R5, R7, 0x1, -R0 ; /* 0x0000000107057824 */ /* 0x000fe200078e0a00 */ /*0830*/ IADD3 R9, P0, R0.reuse, R9, RZ ; /* 0x0000000900097210 */ /* 0x040fe20007f1e0ff */ /*0840*/ BSSY B2, 0xd30 ; /* 0x000004e000027945 */ /* 0x000fe60003800000 */ /*0850*/ ISETP.GT.AND P1, PT, R5, 0xc00, PT ; /* 0x00000c000500780c */ /* 0x000fe40003f24270 */ /*0860*/ LEA.HI.X.SX32 R6, R0, R11, 0x1, P0 ; /* 0x0000000b00067211 */ /* 0x000fc400000f0eff */ /*0870*/ LEA R4, P0, R9, c[0x0][0x160], 0x3 ; /* 0x0000580009047a11 */ /* 0x000fc800078018ff */ /*0880*/ LEA.HI.X R5, R9, c[0x0][0x164], R6, 0x3, P0 ; /* 0x0000590009057a11 */ /* 0x000fe400000f1c06 */ /*0890*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc60003f0f070 */ /*08a0*/ @!P1 BRA 0xd20 ; /* 0x0000047000009947 */ /* 0x000fea0003800000 */ /*08b0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*08c0*/ IADD3 R37, R7, -0xc00, RZ ; /* 0xfffff40007257810 */ /* 0x000fc60007ffe0ff */ /*08d0*/ LDG.E.64 R38, [R4.64] ; /* 0x0000000404267981 */ /* 0x0000a8000c1e1b00 */ /*08e0*/ LDG.E.64 R40, [R4.64+0x800] ; /* 0x0008000404287981 */ /* 0x0000e8000c1e1b00 */ /*08f0*/ LDG.E.64 R34, [R4.64+0x1000] ; /* 0x0010000404227981 */ /* 0x000128000c1e1b00 */ /*0900*/ LDG.E.64 R32, [R4.64+0x1800] ; /* 0x0018000404207981 */ /* 0x000168000c1e1b00 */ /*0910*/ LDG.E.64 R30, [R4.64+0x2000] ; /* 0x00200004041e7981 */ /* 0x000128000c1e1b00 */ /*0920*/ LDG.E.64 R28, [R4.64+0x2800] ; /* 0x00280004041c7981 */ /* 0x000128000c1e1b00 */ /*0930*/ LDG.E.64 R26, [R4.64+0x3000] ; /* 0x00300004041a7981 */ /* 0x000128000c1e1b00 */ /*0940*/ LDG.E.64 R24, [R4.64+0x3800] ; /* 0x0038000404187981 */ /* 0x000128000c1e1b00 */ /*0950*/ LDG.E.64 R22, [R4.64+0x4000] ; /* 0x0040000404167981 */ /* 0x000168000c1e1b00 */ /*0960*/ LDG.E.64 R20, [R4.64+0x4800] ; /* 0x0048000404147981 */ /* 0x000168000c1e1b00 */ /*0970*/ LDG.E.64 R18, [R4.64+0x5000] ; /* 0x0050000404127981 */ /* 0x000168000c1e1b00 */ /*0980*/ LDG.E.64 R16, [R4.64+0x5800] ; /* 0x0058000404107981 */ /* 0x000168000c1e1b00 */ /*0990*/ LDG.E.64 R14, [R4.64+0x6000] ; /* 0x00600004040e7981 */ /* 0x000168000c1e1b00 */ /*09a0*/ LDG.E.64 R12, [R4.64+0x6800] ; /* 0x00680004040c7981 */ /* 0x000168000c1e1b00 */ /*09b0*/ LDG.E.64 R10, [R4.64+0x7000] ; /* 0x00700004040a7981 */ /* 0x000168000c1e1b00 */ /*09c0*/ LDG.E.64 R8, [R4.64+0x7800] ; /* 0x0078000404087981 */ /* 0x000162000c1e1b00 */ /*09d0*/ IADD3 R0, R0, 0x1000, RZ ; /* 0x0000100000007810 */ /* 0x000fc80007ffe0ff */ /*09e0*/ ISETP.GE.AND P2, PT, R0, R37, PT ; /* 0x000000250000720c */ /* 0x000fe40003f46270 */ /*09f0*/ IADD3 R4, P3, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fca0007f7e0ff */ /*0a00*/ IMAD.X R5, RZ, RZ, R5, P3 ; /* 0x000000ffff057224 */ /* 0x000fe200018e0605 */ /*0a10*/ DSETP.GEU.AND P1, PT, R2, R38, PT ; /* 0x000000260200722a */ /* 0x004e0c0003f2e000 */ /*0a20*/ FSEL R2, R38, R2, !P1 ; /* 0x0000000226027208 */ /* 0x001fe40004800000 */ /*0a30*/ FSEL R3, R39, R3, !P1 ; /* 0x0000000327037208 */ /* 0x000fcc0004800000 */ /*0a40*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x008e0c0003f2e000 */ /*0a50*/ FSEL R2, R40, R2, !P1 ; /* 0x0000000228027208 */ /* 0x001fe40004800000 */ /*0a60*/ FSEL R3, R41, R3, !P1 ; /* 0x0000000329037208 */ /* 0x000fcc0004800000 */ /*0a70*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x010e0c0003f2e000 */ /*0a80*/ FSEL R2, R34, R2, !P1 ; /* 0x0000000222027208 */ /* 0x001fe40004800000 */ /*0a90*/ FSEL R3, R35, R3, !P1 ; /* 0x0000000323037208 */ /* 0x000fcc0004800000 */ /*0aa0*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x020e0c0003f2e000 */ /*0ab0*/ FSEL R2, R32, R2, !P1 ; /* 0x0000000220027208 */ /* 0x001fe40004800000 */ /*0ac0*/ FSEL R3, R33, R3, !P1 ; /* 0x0000000321037208 */ /* 0x000fcc0004800000 */ /*0ad0*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*0ae0*/ FSEL R2, R30, R2, !P1 ; /* 0x000000021e027208 */ /* 0x001fe40004800000 */ /*0af0*/ FSEL R3, R31, R3, !P1 ; /* 0x000000031f037208 */ /* 0x000fcc0004800000 */ /*0b00*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*0b10*/ FSEL R2, R28, R2, !P1 ; /* 0x000000021c027208 */ /* 0x001fe40004800000 */ /*0b20*/ FSEL R3, R29, R3, !P1 ; /* 0x000000031d037208 */ /* 0x000fcc0004800000 */ /*0b30*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*0b40*/ FSEL R2, R26, R2, !P1 ; /* 0x000000021a027208 */ /* 0x001fe40004800000 */ /*0b50*/ FSEL R3, R27, R3, !P1 ; /* 0x000000031b037208 */ /* 0x000fcc0004800000 */ /*0b60*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*0b70*/ FSEL R2, R24, R2, !P1 ; /* 0x0000000218027208 */ /* 0x001fe40004800000 */ /*0b80*/ FSEL R3, R25, R3, !P1 ; /* 0x0000000319037208 */ /* 0x000fcc0004800000 */ /*0b90*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*0ba0*/ FSEL R2, R22, R2, !P1 ; /* 0x0000000216027208 */ /* 0x001fe40004800000 */ /*0bb0*/ FSEL R3, R23, R3, !P1 ; /* 0x0000000317037208 */ /* 0x000fcc0004800000 */ /*0bc0*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*0bd0*/ FSEL R2, R20, R2, !P1 ; /* 0x0000000214027208 */ /* 0x001fe40004800000 */ /*0be0*/ FSEL R3, R21, R3, !P1 ; /* 0x0000000315037208 */ /* 0x000fcc0004800000 */ /*0bf0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*0c00*/ FSEL R2, R18, R2, !P1 ; /* 0x0000000212027208 */ /* 0x001fe40004800000 */ /*0c10*/ FSEL R3, R19, R3, !P1 ; /* 0x0000000313037208 */ /* 0x000fcc0004800000 */ /*0c20*/ DSETP.GEU.AND P1, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f2e000 */ /*0c30*/ FSEL R2, R16, R2, !P1 ; /* 0x0000000210027208 */ /* 0x001fe40004800000 */ /*0c40*/ FSEL R3, R17, R3, !P1 ; /* 0x0000000311037208 */ /* 0x000fcc0004800000 */ /*0c50*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f2e000 */ /*0c60*/ FSEL R2, R14, R2, !P1 ; /* 0x000000020e027208 */ /* 0x001fe40004800000 */ /*0c70*/ FSEL R3, R15, R3, !P1 ; /* 0x000000030f037208 */ /* 0x000fcc0004800000 */ /*0c80*/ DSETP.GEU.AND P1, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f2e000 */ /*0c90*/ FSEL R2, R12, R2, !P1 ; /* 0x000000020c027208 */ /* 0x001fe40004800000 */ /*0ca0*/ FSEL R3, R13, R3, !P1 ; /* 0x000000030d037208 */ /* 0x000fcc0004800000 */ /*0cb0*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*0cc0*/ FSEL R2, R10, R2, !P1 ; /* 0x000000020a027208 */ /* 0x001fe40004800000 */ /*0cd0*/ FSEL R3, R11, R3, !P1 ; /* 0x000000030b037208 */ /* 0x000fcc0004800000 */ /*0ce0*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*0cf0*/ FSEL R2, R8, R2, !P1 ; /* 0x0000000208027208 */ /* 0x001fe40004800000 */ /*0d00*/ FSEL R3, R9, R3, !P1 ; /* 0x0000000309037208 */ /* 0x000fe20004800000 */ /*0d10*/ @!P2 BRA 0x8d0 ; /* 0xfffffbb00000a947 */ /* 0x000fea000383ffff */ /*0d20*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0d30*/ IMAD.IADD R6, R7, 0x1, -R0 ; /* 0x0000000107067824 */ /* 0x000fe200078e0a00 */ /*0d40*/ BSSY B2, 0xfc0 ; /* 0x0000027000027945 */ /* 0x000fe80003800000 */ /*0d50*/ ISETP.GT.AND P1, PT, R6, 0x400, PT ; /* 0x000004000600780c */ /* 0x000fda0003f24270 */ /*0d60*/ @!P1 BRA 0xfb0 ; /* 0x0000024000009947 */ /* 0x000fea0003800000 */ /*0d70*/ LDG.E.64 R8, [R4.64] ; /* 0x0000000404087981 */ /* 0x0000a8000c1e1b00 */ /*0d80*/ LDG.E.64 R10, [R4.64+0x800] ; /* 0x00080004040a7981 */ /* 0x0000e8000c1e1b00 */ /*0d90*/ LDG.E.64 R12, [R4.64+0x1000] ; /* 0x00100004040c7981 */ /* 0x000128000c1e1b00 */ /*0da0*/ LDG.E.64 R14, [R4.64+0x1800] ; /* 0x00180004040e7981 */ /* 0x000168000c1e1b00 */ /*0db0*/ LDG.E.64 R16, [R4.64+0x2000] ; /* 0x0020000404107981 */ /* 0x000128000c1e1b00 */ /*0dc0*/ LDG.E.64 R18, [R4.64+0x2800] ; /* 0x0028000404127981 */ /* 0x000128000c1e1b00 */ /*0dd0*/ LDG.E.64 R20, [R4.64+0x3000] ; /* 0x0030000404147981 */ /* 0x000128000c1e1b00 */ /*0de0*/ LDG.E.64 R22, [R4.64+0x3800] ; /* 0x0038000404167981 */ /* 0x000122000c1e1b00 */ /*0df0*/ IADD3 R0, R0, 0x800, RZ ; /* 0x0000080000007810 */ /* 0x000fc40007ffe0ff */ /*0e00*/ IADD3 R4, P2, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fca0007f5e0ff */ /*0e10*/ IMAD.X R5, RZ, RZ, R5, P2 ; /* 0x000000ffff057224 */ /* 0x000fe200010e0605 */ /*0e20*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x004e0c0003f0e000 */ /*0e30*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*0e40*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*0e50*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*0e60*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*0e70*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*0e80*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*0e90*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*0ea0*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*0eb0*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f0e000 */ /*0ec0*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*0ed0*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*0ee0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*0ef0*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*0f00*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*0f10*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0f20*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*0f30*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*0f40*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*0f50*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*0f60*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fe40004000000 */ /*0f70*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*0f80*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*0f90*/ FSEL R2, R22, R2, !P1 ; /* 0x0000000216027208 */ /* 0x001fe40004800000 */ /*0fa0*/ FSEL R3, R23, R3, !P1 ; /* 0x0000000317037208 */ /* 0x000fe40004800000 */ /*0fb0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0fc0*/ ISETP.LT.OR P0, PT, R0, R7, P0 ; /* 0x000000070000720c */ /* 0x000fda0000701670 */ /*0fd0*/ @!P0 BRA 0x10e0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0fe0*/ LDG.E.64 R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x000ea8000c1e1b00 */ /*0ff0*/ LDG.E.64 R8, [R4.64+0x800] ; /* 0x0008000404087981 */ /* 0x000ee8000c1e1b00 */ /*1000*/ LDG.E.64 R10, [R4.64+0x1000] ; /* 0x00100004040a7981 */ /* 0x000f28000c1e1b00 */ /*1010*/ LDG.E.64 R12, [R4.64+0x1800] ; /* 0x00180004040c7981 */ /* 0x000f62000c1e1b00 */ /*1020*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x004e0c0003f0e000 */ /*1030*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*1040*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*1050*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x008e0c0003f0e000 */ /*1060*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*1070*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*1080*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*1090*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*10a0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*10b0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x020e0c0003f0e000 */ /*10c0*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*10d0*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fe40004000000 */ /*10e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*10f0*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x000fe800000e0000 */ /*1100*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*1110*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e680000000000 */ /*1120*/ S2R R11, SR_TID.X ; /* 0x00000000000b7919 */ /* 0x000ea20000002100 */ /*1130*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e220003f0e000 */ /*1140*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x002fca0003f25270 */ /*1150*/ ISETP.LT.AND P0, PT, R10, 0x1f, !P0 ; /* 0x0000001f0a00780c */ /* 0x001fc80004701270 */ /*1160*/ FSEL R6, R4, R2, P0 ; /* 0x0000000204067208 */ /* 0x000fe40000000000 */ /*1170*/ FSEL R7, R5, R3, P0 ; /* 0x0000000305077208 */ /* 0x000fc60000000000 */ /*1180*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe200000e0000 */ /*1190*/ @!P1 SHF.R.S32.HI R0, RZ, 0x1f, R11 ; /* 0x0000001fff009819 */ /* 0x004fc6000001140b */ /*11a0*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2200000e0000 */ /*11b0*/ @!P1 LEA.HI R0, R0, R11, RZ, 0x5 ; /* 0x0000000b00009211 */ /* 0x000fc800078f28ff */ /*11c0*/ @!P1 SHF.R.S32.HI R0, RZ, 0x5, R0 ; /* 0x00000005ff009819 */ /* 0x000fe20000011400 */ /*11d0*/ DSETP.GEU.AND P0, PT, R6, R4, PT ; /* 0x000000040600722a */ /* 0x001e0c0003f0e000 */ /*11e0*/ ISETP.LT.AND P0, PT, R10, 0x1e, !P0 ; /* 0x0000001e0a00780c */ /* 0x001fc80004701270 */ /*11f0*/ FSEL R4, R4, R6, P0 ; /* 0x0000000604047208 */ /* 0x000fe40000000000 */ /*1200*/ FSEL R5, R5, R7, P0 ; /* 0x0000000705057208 */ /* 0x000fc60000000000 */ /*1210*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*1220*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*1230*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*1240*/ ISETP.LT.AND P0, PT, R10, 0x1c, !P0 ; /* 0x0000001c0a00780c */ /* 0x001fc80004701270 */ /*1250*/ FSEL R8, R2, R4, P0 ; /* 0x0000000402087208 */ /* 0x000fe40000000000 */ /*1260*/ FSEL R9, R3, R5, P0 ; /* 0x0000000503097208 */ /* 0x000fe20000000000 */ /*1270*/ @!P1 IMAD.SHL.U32 R5, R0, 0x8, RZ ; /* 0x0000000800059824 */ /* 0x000fe400078e00ff */ /*1280*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe800000e0000 */ /*1290*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e2400000e0000 */ /*12a0*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*12b0*/ ISETP.LT.AND P0, PT, R10, 0x18, !P0 ; /* 0x000000180a00780c */ /* 0x001fc80004701270 */ /*12c0*/ FSEL R6, R2, R8, P0 ; /* 0x0000000802067208 */ /* 0x000fe40000000000 */ /*12d0*/ FSEL R7, R3, R9, P0 ; /* 0x0000000903077208 */ /* 0x000fc60000000000 */ /*12e0*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*12f0*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*1300*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x001e0c0003f0e000 */ /*1310*/ ISETP.LT.AND P0, PT, R10, 0x10, !P0 ; /* 0x000000100a00780c */ /* 0x001fc80004701270 */ /*1320*/ FSEL R2, R2, R6, P0 ; /* 0x0000000602027208 */ /* 0x000fe20000000000 */ /*1330*/ IMAD.MOV.U32 R6, RZ, RZ, R11 ; /* 0x000000ffff067224 */ /* 0x000fe200078e000b */ /*1340*/ FSEL R3, R3, R7, P0 ; /* 0x0000000703037208 */ /* 0x000fe40000000000 */ /*1350*/ ISETP.NE.AND P0, PT, R11, RZ, PT ; /* 0x000000ff0b00720c */ /* 0x000fc60003f05270 */ /*1360*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*1370*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1380*/ @P0 BRA 0x29d0 ; /* 0x0000164000000947 */ /* 0x000fea0003800000 */ /*1390*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e280000000c00 */ /*13a0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*13b0*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*13c0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*13d0*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*13e0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*13f0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*1400*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe20004000000 */ /*1410*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe200078e00ff */ /*1420*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*1430*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*1440*/ FSEL R4, R8, R2, !P0 ; /* 0x0000000208047208 */ /* 0x001fe40004000000 */ /*1450*/ FSEL R5, R9, R3, !P0 ; /* 0x0000000309057208 */ /* 0x000fe40004000000 */ /*1460*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*1470*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*1480*/ FSEL R4, R10, R4, !P0 ; /* 0x000000040a047208 */ /* 0x002fe40004000000 */ /*1490*/ FSEL R5, R11, R5, !P0 ; /* 0x000000050b057208 */ /* 0x000fcc0004000000 */ /*14a0*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*14b0*/ FSEL R4, R12, R4, !P0 ; /* 0x000000040c047208 */ /* 0x002fe40004000000 */ /*14c0*/ FSEL R5, R13, R5, !P0 ; /* 0x000000050d057208 */ /* 0x000fcc0004000000 */ /*14d0*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*14e0*/ FSEL R4, R14, R4, !P0 ; /* 0x000000040e047208 */ /* 0x002fe40004000000 */ /*14f0*/ FSEL R5, R15, R5, !P0 ; /* 0x000000050f057208 */ /* 0x000fcc0004000000 */ /*1500*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*1510*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*1520*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*1530*/ BRA 0x29d0 ; /* 0x0000149000007947 */ /* 0x000fea0003800000 */ /*1540*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000e220000002100 */ /*1550*/ BSSY B1, 0x15f0 ; /* 0x0000009000017945 */ /* 0x000fe20003800000 */ /*1560*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fe2000001ff00 */ /*1570*/ ISETP.GE.AND P0, PT, R4, c[0x0][0x170], PT ; /* 0x00005c0004007a0c */ /* 0x001fe20003f06270 */ /*1580*/ IMAD.MOV.U32 R5, RZ, RZ, R4 ; /* 0x000000ffff057224 */ /* 0x000fd800078e0004 */ /*1590*/ @P0 BRA 0x15e0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*15a0*/ IMAD.MOV.U32 R2, RZ, RZ, 0x8 ; /* 0x00000008ff027424 */ /* 0x000fc800078e00ff */ /*15b0*/ IMAD.WIDE R2, R5, R2, c[0x0][0x160] ; /* 0x0000580005027625 */ /* 0x000fcc00078e0202 */ /*15c0*/ LDG.E.64 R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e1b00 */ /*15d0*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fc60007ffe0ff */ /*15e0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*15f0*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*1600*/ BSSY B1, 0x2080 ; /* 0x00000a7000017945 */ /* 0x000fd80003800000 */ /*1610*/ @P0 BRA 0x2070 ; /* 0x00000a5000000947 */ /* 0x000fea0003800000 */ /*1620*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*1630*/ BSSY B2, 0x17a0 ; /* 0x0000016000027945 */ /* 0x000fe60003800000 */ /*1640*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*1650*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*1660*/ ISETP.GE.U32.AND P0, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f06070 */ /*1670*/ LOP3.LUT P1, R8, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306087812 */ /* 0x000fda000782c0ff */ /*1680*/ @!P1 BRA 0x1790 ; /* 0x0000010000009947 */ /* 0x000fea0003800000 */ /*1690*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*16a0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fc800078e0206 */ /*16b0*/ IMAD.MOV.U32 R9, RZ, RZ, R6 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0006 */ /*16c0*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*16d0*/ IMAD.MOV.U32 R6, RZ, RZ, R9 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0009 */ /*16e0*/ IMAD.MOV.U32 R7, RZ, RZ, R10 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e000a */ /*16f0*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e1b00 */ /*1700*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*1710*/ IADD3 R9, P3, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fe40007f7e0ff */ /*1720*/ ISETP.NE.AND P2, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f45270 */ /*1730*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe20007ffe0ff */ /*1740*/ IMAD.X R10, RZ, RZ, R10, P3 ; /* 0x000000ffff0a7224 */ /* 0x000fe200018e060a */ /*1750*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f2e000 */ /*1760*/ FSEL R2, R6, R2, !P1 ; /* 0x0000000206027208 */ /* 0x001fe40004800000 */ /*1770*/ FSEL R3, R7, R3, !P1 ; /* 0x0000000307037208 */ /* 0x000fe20004800000 */ /*1780*/ @P2 BRA 0x16d0 ; /* 0xffffff4000002947 */ /* 0x000fea000383ffff */ /*1790*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*17a0*/ @!P0 BRA 0x2070 ; /* 0x000008c000008947 */ /* 0x000fea0003800000 */ /*17b0*/ IADD3 R8, -R5.reuse, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x040fe20007ffe1ff */ /*17c0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fe200078e00ff */ /*17d0*/ BSSY B2, 0x1cc0 ; /* 0x000004e000027945 */ /* 0x000fe40003800000 */ /*17e0*/ ISETP.GT.AND P1, PT, R8, 0xc00, PT ; /* 0x00000c000800780c */ /* 0x000fe20003f24270 */ /*17f0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fca00078e0206 */ /*1800*/ IADD3 R6, P0, R6, 0x1000, RZ ; /* 0x0000100006067810 */ /* 0x000fca0007f1e0ff */ /*1810*/ IMAD.X R7, RZ, RZ, R7, P0 ; /* 0x000000ffff077224 */ /* 0x000fe200000e0607 */ /*1820*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0f070 */ /*1830*/ @!P1 BRA 0x1cb0 ; /* 0x0000047000009947 */ /* 0x000fee0003800000 */ /*1840*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1850*/ IADD3 R38, R0, -0xc00, RZ ; /* 0xfffff40000267810 */ /* 0x000fc60007ffe0ff */ /*1860*/ LDG.E.64 R40, [R6.64+-0x1000] ; /* 0xfff0000406287981 */ /* 0x0000a8000c1e1b00 */ /*1870*/ LDG.E.64 R36, [R6.64+-0x800] ; /* 0xfff8000406247981 */ /* 0x0000e8000c1e1b00 */ /*1880*/ LDG.E.64 R34, [R6.64] ; /* 0x0000000406227981 */ /* 0x000128000c1e1b00 */ /*1890*/ LDG.E.64 R32, [R6.64+0x800] ; /* 0x0008000406207981 */ /* 0x0000e8000c1e1b00 */ /*18a0*/ LDG.E.64 R30, [R6.64+0x1000] ; /* 0x00100004061e7981 */ /* 0x000128000c1e1b00 */ /*18b0*/ LDG.E.64 R28, [R6.64+0x1800] ; /* 0x00180004061c7981 */ /* 0x000128000c1e1b00 */ /*18c0*/ LDG.E.64 R26, [R6.64+0x2000] ; /* 0x00200004061a7981 */ /* 0x000128000c1e1b00 */ /*18d0*/ LDG.E.64 R24, [R6.64+0x2800] ; /* 0x0028000406187981 */ /* 0x000128000c1e1b00 */ /*18e0*/ LDG.E.64 R22, [R6.64+0x3000] ; /* 0x0030000406167981 */ /* 0x000128000c1e1b00 */ /*18f0*/ LDG.E.64 R20, [R6.64+0x3800] ; /* 0x0038000406147981 */ /* 0x000128000c1e1b00 */ /*1900*/ LDG.E.64 R18, [R6.64+0x4000] ; /* 0x0040000406127981 */ /* 0x000128000c1e1b00 */ /*1910*/ LDG.E.64 R16, [R6.64+0x4800] ; /* 0x0048000406107981 */ /* 0x000128000c1e1b00 */ /*1920*/ LDG.E.64 R14, [R6.64+0x5000] ; /* 0x00500004060e7981 */ /* 0x000128000c1e1b00 */ /*1930*/ LDG.E.64 R12, [R6.64+0x5800] ; /* 0x00580004060c7981 */ /* 0x000128000c1e1b00 */ /*1940*/ LDG.E.64 R10, [R6.64+0x6000] ; /* 0x00600004060a7981 */ /* 0x000128000c1e1b00 */ /*1950*/ LDG.E.64 R8, [R6.64+0x6800] ; /* 0x0068000406087981 */ /* 0x000122000c1e1b00 */ /*1960*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*1970*/ ISETP.GE.AND P2, PT, R5, R38, PT ; /* 0x000000260500720c */ /* 0x000fe40003f46270 */ /*1980*/ IADD3 R6, P3, R6, 0x8000, RZ ; /* 0x0000800006067810 */ /* 0x001fca0007f7e0ff */ /*1990*/ IMAD.X R7, RZ, RZ, R7, P3 ; /* 0x000000ffff077224 */ /* 0x000fe200018e0607 */ /*19a0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x024e0c0003f2e000 */ /*19b0*/ FSEL R2, R40, R2, !P1 ; /* 0x0000000228027208 */ /* 0x001fe40004800000 */ /*19c0*/ FSEL R3, R41, R3, !P1 ; /* 0x0000000329037208 */ /* 0x000fcc0004800000 */ /*19d0*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x008e0c0003f2e000 */ /*19e0*/ FSEL R2, R36, R2, !P1 ; /* 0x0000000224027208 */ /* 0x001fe40004800000 */ /*19f0*/ FSEL R3, R37, R3, !P1 ; /* 0x0000000325037208 */ /* 0x000fcc0004800000 */ /*1a00*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x010e0c0003f2e000 */ /*1a10*/ FSEL R2, R34, R2, !P1 ; /* 0x0000000222027208 */ /* 0x001fe40004800000 */ /*1a20*/ FSEL R3, R35, R3, !P1 ; /* 0x0000000323037208 */ /* 0x000fcc0004800000 */ /*1a30*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*1a40*/ FSEL R2, R32, R2, !P1 ; /* 0x0000000220027208 */ /* 0x001fe40004800000 */ /*1a50*/ FSEL R3, R33, R3, !P1 ; /* 0x0000000321037208 */ /* 0x000fcc0004800000 */ /*1a60*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*1a70*/ FSEL R2, R30, R2, !P1 ; /* 0x000000021e027208 */ /* 0x001fe40004800000 */ /*1a80*/ FSEL R3, R31, R3, !P1 ; /* 0x000000031f037208 */ /* 0x000fcc0004800000 */ /*1a90*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*1aa0*/ FSEL R2, R28, R2, !P1 ; /* 0x000000021c027208 */ /* 0x001fe40004800000 */ /*1ab0*/ FSEL R3, R29, R3, !P1 ; /* 0x000000031d037208 */ /* 0x000fcc0004800000 */ /*1ac0*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*1ad0*/ FSEL R2, R26, R2, !P1 ; /* 0x000000021a027208 */ /* 0x001fe40004800000 */ /*1ae0*/ FSEL R3, R27, R3, !P1 ; /* 0x000000031b037208 */ /* 0x000fcc0004800000 */ /*1af0*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*1b00*/ FSEL R2, R24, R2, !P1 ; /* 0x0000000218027208 */ /* 0x001fe40004800000 */ /*1b10*/ FSEL R3, R25, R3, !P1 ; /* 0x0000000319037208 */ /* 0x000fcc0004800000 */ /*1b20*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*1b30*/ FSEL R2, R22, R2, !P1 ; /* 0x0000000216027208 */ /* 0x001fe40004800000 */ /*1b40*/ FSEL R3, R23, R3, !P1 ; /* 0x0000000317037208 */ /* 0x000fcc0004800000 */ /*1b50*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*1b60*/ FSEL R2, R20, R2, !P1 ; /* 0x0000000214027208 */ /* 0x001fe40004800000 */ /*1b70*/ FSEL R3, R21, R3, !P1 ; /* 0x0000000315037208 */ /* 0x000fcc0004800000 */ /*1b80*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*1b90*/ FSEL R2, R18, R2, !P1 ; /* 0x0000000212027208 */ /* 0x001fe40004800000 */ /*1ba0*/ FSEL R3, R19, R3, !P1 ; /* 0x0000000313037208 */ /* 0x000fcc0004800000 */ /*1bb0*/ DSETP.GEU.AND P1, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f2e000 */ /*1bc0*/ FSEL R2, R16, R2, !P1 ; /* 0x0000000210027208 */ /* 0x001fe40004800000 */ /*1bd0*/ FSEL R3, R17, R3, !P1 ; /* 0x0000000311037208 */ /* 0x000fcc0004800000 */ /*1be0*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f2e000 */ /*1bf0*/ FSEL R2, R14, R2, !P1 ; /* 0x000000020e027208 */ /* 0x001fe40004800000 */ /*1c00*/ FSEL R3, R15, R3, !P1 ; /* 0x000000030f037208 */ /* 0x000fcc0004800000 */ /*1c10*/ DSETP.GEU.AND P1, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f2e000 */ /*1c20*/ FSEL R2, R12, R2, !P1 ; /* 0x000000020c027208 */ /* 0x001fe40004800000 */ /*1c30*/ FSEL R3, R13, R3, !P1 ; /* 0x000000030d037208 */ /* 0x000fcc0004800000 */ /*1c40*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*1c50*/ FSEL R2, R10, R2, !P1 ; /* 0x000000020a027208 */ /* 0x001fe40004800000 */ /*1c60*/ FSEL R3, R11, R3, !P1 ; /* 0x000000030b037208 */ /* 0x000fcc0004800000 */ /*1c70*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*1c80*/ FSEL R2, R8, R2, !P1 ; /* 0x0000000208027208 */ /* 0x001fe40004800000 */ /*1c90*/ FSEL R3, R9, R3, !P1 ; /* 0x0000000309037208 */ /* 0x000fe20004800000 */ /*1ca0*/ @!P2 BRA 0x1860 ; /* 0xfffffbb00000a947 */ /* 0x000fea000383ffff */ /*1cb0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1cc0*/ IADD3 R8, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x000fe20007ffe1ff */ /*1cd0*/ BSSY B2, 0x1f50 ; /* 0x0000027000027945 */ /* 0x000fe60003800000 */ /*1ce0*/ ISETP.GT.AND P1, PT, R8, 0x400, PT ; /* 0x000004000800780c */ /* 0x000fda0003f24270 */ /*1cf0*/ @!P1 BRA 0x1f40 ; /* 0x0000024000009947 */ /* 0x000fea0003800000 */ /*1d00*/ LDG.E.64 R10, [R6.64+-0x1000] ; /* 0xfff00004060a7981 */ /* 0x0000a8000c1e1b00 */ /*1d10*/ LDG.E.64 R12, [R6.64+-0x800] ; /* 0xfff80004060c7981 */ /* 0x0000e8000c1e1b00 */ /*1d20*/ LDG.E.64 R14, [R6.64] ; /* 0x00000004060e7981 */ /* 0x000128000c1e1b00 */ /*1d30*/ LDG.E.64 R16, [R6.64+0x800] ; /* 0x0008000406107981 */ /* 0x0000e8000c1e1b00 */ /*1d40*/ LDG.E.64 R18, [R6.64+0x1000] ; /* 0x0010000406127981 */ /* 0x000128000c1e1b00 */ /*1d50*/ LDG.E.64 R20, [R6.64+0x1800] ; /* 0x0018000406147981 */ /* 0x000128000c1e1b00 */ /*1d60*/ LDG.E.64 R22, [R6.64+0x2000] ; /* 0x0020000406167981 */ /* 0x000128000c1e1b00 */ /*1d70*/ LDG.E.64 R8, [R6.64+0x2800] ; /* 0x0028000406087981 */ /* 0x000122000c1e1b00 */ /*1d80*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fc40007ffe0ff */ /*1d90*/ IADD3 R6, P2, R6, 0x4000, RZ ; /* 0x0000400006067810 */ /* 0x001fca0007f5e0ff */ /*1da0*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fe200010e0607 */ /*1db0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x024e0c0003f0e000 */ /*1dc0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*1dd0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*1de0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x008e0c0003f0e000 */ /*1df0*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*1e00*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*1e10*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x010e0c0003f0e000 */ /*1e20*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*1e30*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*1e40*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*1e50*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*1e60*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*1e70*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*1e80*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*1e90*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*1ea0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*1eb0*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*1ec0*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*1ed0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*1ee0*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*1ef0*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fe40004000000 */ /*1f00*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*1f10*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*1f20*/ FSEL R2, R8, R2, !P1 ; /* 0x0000000208027208 */ /* 0x001fe40004800000 */ /*1f30*/ FSEL R3, R9, R3, !P1 ; /* 0x0000000309037208 */ /* 0x000fe40004800000 */ /*1f40*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1f50*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*1f60*/ @!P0 BRA 0x2070 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*1f70*/ LDG.E.64 R8, [R6.64+-0x1000] ; /* 0xfff0000406087981 */ /* 0x000ea8000c1e1b00 */ /*1f80*/ LDG.E.64 R10, [R6.64+-0x800] ; /* 0xfff80004060a7981 */ /* 0x000ee8000c1e1b00 */ /*1f90*/ LDG.E.64 R12, [R6.64] ; /* 0x00000004060c7981 */ /* 0x000f28000c1e1b00 */ /*1fa0*/ LDG.E.64 R14, [R6.64+0x800] ; /* 0x00080004060e7981 */ /* 0x000ee2000c1e1b00 */ /*1fb0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x024e0c0003f0e000 */ /*1fc0*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*1fd0*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*1fe0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*1ff0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*2000*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*2010*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*2020*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*2030*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*2040*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*2050*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*2060*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fe40004000000 */ /*2070*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2080*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x000e220000000000 */ /*2090*/ ISETP.GT.AND P0, PT, R0, 0xff, PT ; /* 0x000000ff0000780c */ /* 0x000fe40003f04270 */ /*20a0*/ SHF.R.S32.HI R5, RZ, 0x1f, R4 ; /* 0x0000001fff057819 */ /* 0x000fc80000011404 */ /*20b0*/ LEA.HI R5, R5, R4, RZ, 0x5 ; /* 0x0000000405057211 */ /* 0x000fc800078f28ff */ /*20c0*/ SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff057819 */ /* 0x000fc60000011405 */ /*20d0*/ @P0 BRA 0x25f0 ; /* 0x0000051000000947 */ /* 0x000fea0003800000 */ /*20e0*/ IMAD.SHL.U32 R7, R5, 0x20, RZ ; /* 0x0000002005077824 */ /* 0x000fe200078e00ff */ /*20f0*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*2100*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*2110*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*2120*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*2130*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fe40003f04270 */ /*2140*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*2150*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fca0000000000 */ /*2160*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x020fe800000e0007 */ /*2170*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*2180*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2190*/ ISETP.LT.AND P0, PT, R6, R7, !P0 ; /* 0x000000070600720c */ /* 0x001fc80004701270 */ /*21a0*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*21b0*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*21c0*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe800000e0007 */ /*21d0*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*21e0*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*21f0*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*2200*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fe40007ffe0ff */ /*2210*/ FSEL R8, R8, R10, P0 ; /* 0x0000000a08087208 */ /* 0x000fe40000000000 */ /*2220*/ FSEL R9, R9, R11, P0 ; /* 0x0000000b09097208 */ /* 0x000fc60000000000 */ /*2230*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe800000e0007 */ /*2240*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*2250*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2260*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*2270*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fe40007ffe0ff */ /*2280*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x000fe40000000000 */ /*2290*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fc60000000000 */ /*22a0*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe800000e0007 */ /*22b0*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*22c0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*22d0*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*22e0*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fe20007ffe0ff */ /*22f0*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0004 */ /*2300*/ FSEL R8, R2, R10, P0 ; /* 0x0000000a02087208 */ /* 0x000fe40000000000 */ /*2310*/ FSEL R9, R3, R11, P0 ; /* 0x0000000b03097208 */ /* 0x000fc60000000000 */ /*2320*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*2330*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*2340*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2350*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fc80004703270 */ /*2360*/ FSEL R2, R2, R8, P0 ; /* 0x0000000802027208 */ /* 0x000fe40000000000 */ /*2370*/ FSEL R3, R3, R9, P0 ; /* 0x0000000903037208 */ /* 0x000fe40000000000 */ /*2380*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fc60003f05270 */ /*2390*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*23a0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*23b0*/ @P0 BRA 0x29d0 ; /* 0x0000061000000947 */ /* 0x000fea0003800000 */ /*23c0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*23d0*/ ISETP.GE.AND P1, PT, R0, 0xe1, PT ; /* 0x000000e10000780c */ /* 0x000fc60003f26270 */ /*23e0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e620000000c00 */ /*23f0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*2400*/ ISETP.GT.AND P0, PT, R0, 0x20, !P0 ; /* 0x000000200000780c */ /* 0x001fc80004704270 */ /*2410*/ FSEL R2, R4, R2, P0 ; /* 0x0000000204027208 */ /* 0x000fe40000000000 */ /*2420*/ FSEL R3, R5, R3, P0 ; /* 0x0000000305037208 */ /* 0x000fcc0000000000 */ /*2430*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*2440*/ ISETP.GT.AND P0, PT, R0, 0x40, !P0 ; /* 0x000000400000780c */ /* 0x001fc80004704270 */ /*2450*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x000fe40000000000 */ /*2460*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe40000000000 */ /*2470*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000e280000000c00 */ /*2480*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e4c0003f0e000 */ /*2490*/ ISETP.GT.AND P0, PT, R0, 0x60, !P0 ; /* 0x000000600000780c */ /* 0x002fc80004704270 */ /*24a0*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*24b0*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*24c0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e4c0003f0e000 */ /*24d0*/ ISETP.GT.AND P0, PT, R0, 0x80, !P0 ; /* 0x000000800000780c */ /* 0x002fc80004704270 */ /*24e0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*24f0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fcc0000000000 */ /*2500*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*2510*/ ISETP.GT.AND P0, PT, R0, 0xa0, !P0 ; /* 0x000000a00000780c */ /* 0x001fc80004704270 */ /*2520*/ FSEL R2, R4, R2, P0 ; /* 0x0000000204027208 */ /* 0x000fe40000000000 */ /*2530*/ FSEL R3, R5, R3, P0 ; /* 0x0000000305037208 */ /* 0x000fcc0000000000 */ /*2540*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*2550*/ ISETP.GT.AND P0, PT, R0, 0xc0, !P0 ; /* 0x000000c00000780c */ /* 0x001fc80004704270 */ /*2560*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x000fe20000000000 */ /*2570*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe200078e00ff */ /*2580*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe20000000000 */ /*2590*/ @!P1 BRA 0x29d0 ; /* 0x0000043000009947 */ /* 0x000fea0003800000 */ /*25a0*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*25b0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*25c0*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*25d0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*25e0*/ BRA 0x29d0 ; /* 0x000003e000007947 */ /* 0x000fea0003800000 */ /*25f0*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x020fe200000e0000 */ /*2600*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x001fc60003f25270 */ /*2610*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*2620*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2630*/ ISETP.LT.AND P0, PT, R6, 0x1f, !P0 ; /* 0x0000001f0600780c */ /* 0x001fc80004701270 */ /*2640*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*2650*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*2660*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*2670*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*2680*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*2690*/ ISETP.LT.AND P0, PT, R6, 0x1e, !P0 ; /* 0x0000001e0600780c */ /* 0x001fc80004701270 */ /*26a0*/ FSEL R8, R8, R10, P0 ; /* 0x0000000a08087208 */ /* 0x000fe40000000000 */ /*26b0*/ FSEL R9, R9, R11, P0 ; /* 0x0000000b09097208 */ /* 0x000fc60000000000 */ /*26c0*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*26d0*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*26e0*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*26f0*/ ISETP.LT.AND P0, PT, R6, 0x1c, !P0 ; /* 0x0000001c0600780c */ /* 0x001fc80004701270 */ /*2700*/ FSEL R12, R2, R8, P0 ; /* 0x00000008020c7208 */ /* 0x000fe40000000000 */ /*2710*/ FSEL R13, R3, R9, P0 ; /* 0x00000009030d7208 */ /* 0x000fc60000000000 */ /*2720*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*2730*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*2740*/ DSETP.GEU.AND P0, PT, R12, R2, PT ; /* 0x000000020c00722a */ /* 0x001e0c0003f0e000 */ /*2750*/ ISETP.LT.AND P0, PT, R6, 0x18, !P0 ; /* 0x000000180600780c */ /* 0x001fc80004701270 */ /*2760*/ FSEL R10, R2, R12, P0 ; /* 0x0000000c020a7208 */ /* 0x000fe40000000000 */ /*2770*/ FSEL R11, R3, R13, P0 ; /* 0x0000000d030b7208 */ /* 0x000fc60000000000 */ /*2780*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*2790*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*27a0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*27b0*/ ISETP.LT.AND P0, PT, R6, 0x10, !P0 ; /* 0x000000100600780c */ /* 0x001fe20004701270 */ /*27c0*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fc600078e0004 */ /*27d0*/ FSEL R2, R2, R10, P0 ; /* 0x0000000a02027208 */ /* 0x000fe40000000000 */ /*27e0*/ FSEL R3, R3, R11, P0 ; /* 0x0000000b03037208 */ /* 0x000fe40000000000 */ /*27f0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fc60003f05270 */ /*2800*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*2810*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2820*/ @P0 BRA 0x29d0 ; /* 0x000001a000000947 */ /* 0x000fea0003800000 */ /*2830*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e280000000c00 */ /*2840*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*2850*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*2860*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*2870*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*2880*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*2890*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*28a0*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe20004000000 */ /*28b0*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe200078e00ff */ /*28c0*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*28d0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*28e0*/ FSEL R4, R8, R2, !P0 ; /* 0x0000000208047208 */ /* 0x001fe40004000000 */ /*28f0*/ FSEL R5, R9, R3, !P0 ; /* 0x0000000309057208 */ /* 0x000fe40004000000 */ /*2900*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*2910*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*2920*/ FSEL R4, R10, R4, !P0 ; /* 0x000000040a047208 */ /* 0x002fe40004000000 */ /*2930*/ FSEL R5, R11, R5, !P0 ; /* 0x000000050b057208 */ /* 0x000fcc0004000000 */ /*2940*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*2950*/ FSEL R4, R12, R4, !P0 ; /* 0x000000040c047208 */ /* 0x002fe40004000000 */ /*2960*/ FSEL R5, R13, R5, !P0 ; /* 0x000000050d057208 */ /* 0x000fcc0004000000 */ /*2970*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*2980*/ FSEL R4, R14, R4, !P0 ; /* 0x000000040e047208 */ /* 0x002fe40004000000 */ /*2990*/ FSEL R5, R15, R5, !P0 ; /* 0x000000050f057208 */ /* 0x000fcc0004000000 */ /*29a0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*29b0*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*29c0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe40004000000 */ /*29d0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*29e0*/ ISETP.NE.AND P0, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fda0003f05270 */ /*29f0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*2a00*/ I2F.F64 R4, c[0x0][0x17c] ; /* 0x00005f0000047b12 */ /* 0x001e240000201c00 */ /*2a10*/ DSETP.GT.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f04000 */ /*2a20*/ FSEL R5, R3, R5, P0 ; /* 0x0000000503057208 */ /* 0x001fe20000000000 */ /*2a30*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fe200078e00ff */ /*2a40*/ FSEL R4, R2, R4, P0 ; /* 0x0000000402047208 */ /* 0x000fe20000000000 */ /*2a50*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fc600078e00ff */ /*2a60*/ F2I.F64.TRUNC R5, R4 ; /* 0x0000000400057311 */ /* 0x000e24000030d100 */ /*2a70*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*2a80*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*2a90*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*2aa0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x001fda0003f05270 */ /*2ab0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*2ac0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x17c] ; /* 0x00005f00ff057624 */ /* 0x000fe400078e00ff */ /*2ad0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fe400078e00ff */ /*2ae0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fca00078e00ff */ /*2af0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*2b00*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*2b10*/ BRA 0x2b10; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*2b20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2b90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2ba0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2bb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2bc0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2bd0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2be0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2bf0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ ISETP.NE.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fe20003f05270 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fd80000000a00 */ /*0030*/ @!P0 BRA 0x53a0 ; /* 0x0000536000008947 */ /* 0x000fea0003800000 */ /*0040*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0050*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff027624 */ /* 0x000fe200078e00ff */ /*0060*/ BSSY B0, 0x52f0 ; /* 0x0000528000007945 */ /* 0x000fe80003800000 */ /*0070*/ LOP3.LUT P0, RZ, R2, 0x1f, RZ, 0xc0, !PT ; /* 0x0000001f02ff7812 */ /* 0x000fda000780c0ff */ /*0080*/ @!P0 BRA 0x29f0 ; /* 0x0000296000008947 */ /* 0x000fea0003800000 */ /*0090*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff047624 */ /* 0x000fca00078e00ff */ /*00a0*/ ISETP.GE.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fda0003f06270 */ /*00b0*/ @!P0 BRA 0x15a0 ; /* 0x000014e000008947 */ /* 0x000fea0003800000 */ /*00c0*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fc800078e00ff */ /*00d0*/ IMAD.WIDE R6, R0, R7, c[0x0][0x160] ; /* 0x0000580000067625 */ /* 0x001fca00078e0207 */ /*00e0*/ LDG.E.64.CONSTANT R2, [R6.64] ; /* 0x0000000406027981 */ /* 0x000ea8000c1e9b00 */ /*00f0*/ LDG.E.64.CONSTANT R8, [R6.64+0x800] ; /* 0x0008000406087981 */ /* 0x000ea8000c1e9b00 */ /*0100*/ LDG.E.64.CONSTANT R10, [R6.64+0x1000] ; /* 0x00100004060a7981 */ /* 0x000ee8000c1e9b00 */ /*0110*/ LDG.E.64.CONSTANT R12, [R6.64+0x1800] ; /* 0x00180004060c7981 */ /* 0x000f28000c1e9b00 */ /*0120*/ LDG.E.64.CONSTANT R14, [R6.64+0x2000] ; /* 0x00200004060e7981 */ /* 0x000f68000c1e9b00 */ /*0130*/ LDG.E.64.CONSTANT R16, [R6.64+0x2800] ; /* 0x0028000406107981 */ /* 0x000f28000c1e9b00 */ /*0140*/ LDG.E.64.CONSTANT R18, [R6.64+0x3000] ; /* 0x0030000406127981 */ /* 0x000f28000c1e9b00 */ /*0150*/ LDG.E.64.CONSTANT R20, [R6.64+0x3800] ; /* 0x0038000406147981 */ /* 0x000f22000c1e9b00 */ /*0160*/ ISETP.GE.AND P1, PT, R4, 0x1000, PT ; /* 0x000010000400780c */ /* 0x000fe20003f26270 */ /*0170*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fe200078e00ff */ /*0180*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x004e0c0003f0e000 */ /*0190*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*01a0*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*01b0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*01c0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*01d0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*01e0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*01f0*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*0200*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*0210*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f0e000 */ /*0220*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*0230*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*0240*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*0250*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*0260*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*0270*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0280*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*0290*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*02a0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*02b0*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*02c0*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fe20004000000 */ /*02d0*/ @!P1 BRA 0x570 ; /* 0x0000029000009947 */ /* 0x000fea0003800000 */ /*02e0*/ IADD3 R25, R4, -0x800, RZ ; /* 0xfffff80004197810 */ /* 0x000fe20007ffe0ff */ /*02f0*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fc800078e00ff */ /*0300*/ IMAD.WIDE R4, R0, 0x8, R6 ; /* 0x0000000800047825 */ /* 0x000fca00078e0206 */ /*0310*/ LDG.E.64.CONSTANT R8, [R4.64] ; /* 0x0000000404087981 */ /* 0x0000a8000c1e9b00 */ /*0320*/ LDG.E.64.CONSTANT R10, [R4.64+0x800] ; /* 0x00080004040a7981 */ /* 0x0000e8000c1e9b00 */ /*0330*/ LDG.E.64.CONSTANT R12, [R4.64+0x1000] ; /* 0x00100004040c7981 */ /* 0x000128000c1e9b00 */ /*0340*/ LDG.E.64.CONSTANT R14, [R4.64+0x1800] ; /* 0x00180004040e7981 */ /* 0x000168000c1e9b00 */ /*0350*/ LDG.E.64.CONSTANT R16, [R4.64+0x2000] ; /* 0x0020000404107981 */ /* 0x000128000c1e9b00 */ /*0360*/ LDG.E.64.CONSTANT R18, [R4.64+0x2800] ; /* 0x0028000404127981 */ /* 0x000128000c1e9b00 */ /*0370*/ LDG.E.64.CONSTANT R20, [R4.64+0x3000] ; /* 0x0030000404147981 */ /* 0x000128000c1e9b00 */ /*0380*/ LDG.E.64.CONSTANT R22, [R4.64+0x3800] ; /* 0x0038000404167981 */ /* 0x000124000c1e9b00 */ /*0390*/ IADD3 R4, -R0, c[0x0][0x170], RZ ; /* 0x00005c0000047a10 */ /* 0x001fc80007ffe1ff */ /*03a0*/ ISETP.GE.AND P1, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fe20003f26270 */ /*03b0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x004e0c0003f0e000 */ /*03c0*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*03d0*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*03e0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*03f0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*0400*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*0410*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*0420*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*0430*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*0440*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f0e000 */ /*0450*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*0460*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*0470*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*0480*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*0490*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*04a0*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*04b0*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*04c0*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*04d0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*04e0*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*04f0*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*0500*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*0510*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*0520*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fe20004000000 */ /*0530*/ @!P1 BRA 0x1160 ; /* 0x00000c2000009947 */ /* 0x000fea0003800000 */ /*0540*/ IADD3 R0, R0, 0x800, RZ ; /* 0x0000080000007810 */ /* 0x000fc80007ffe0ff */ /*0550*/ ISETP.GT.AND P0, PT, R0, R25, PT ; /* 0x000000190000720c */ /* 0x000fda0003f04270 */ /*0560*/ @!P0 BRA 0x300 ; /* 0xfffffd9000008947 */ /* 0x000fea000383ffff */ /*0570*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fda0003f06270 */ /*0580*/ @P0 BRA 0x1160 ; /* 0x00000bd000000947 */ /* 0x000fea0003800000 */ /*0590*/ S2R R45, SR_TID.X ; /* 0x00000000002d7919 */ /* 0x000e220000002100 */ /*05a0*/ IADD3 R44, -R0, c[0x0][0x170], RZ ; /* 0x00005c00002c7a10 */ /* 0x000fe20007ffe1ff */ /*05b0*/ BSSY B1, 0x1160 ; /* 0x00000ba000017945 */ /* 0x000fe60003800000 */ /*05c0*/ ISETP.GE.AND P0, PT, R45, R44, PT ; /* 0x0000002c2d00720c */ /* 0x001fda0003f06270 */ /*05d0*/ @P0 BRA 0x1150 ; /* 0x00000b7000000947 */ /* 0x000fea0003800000 */ /*05e0*/ LOP3.LUT R5, RZ, R45, RZ, 0x33, !PT ; /* 0x0000002dff057212 */ /* 0x000fe200078e33ff */ /*05f0*/ BSSY B2, 0x770 ; /* 0x0000017000027945 */ /* 0x000fe60003800000 */ /*0600*/ IADD3 R5, -R0, c[0x0][0x170], R5 ; /* 0x00005c0000057a10 */ /* 0x000fc80007ffe105 */ /*0610*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*0620*/ ISETP.GE.U32.AND P2, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f46070 */ /*0630*/ LOP3.LUT P0, R6, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304067812 */ /* 0x000fda000780c0ff */ /*0640*/ @!P0 BRA 0x760 ; /* 0x0000011000008947 */ /* 0x000fea0003800000 */ /*0650*/ IMAD.IADD R4, R45, 0x1, R0 ; /* 0x000000012d047824 */ /* 0x000fe400078e0200 */ /*0660*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*0670*/ IMAD.WIDE R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fc800078e0205 */ /*0680*/ IMAD.MOV.U32 R7, RZ, RZ, R4 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0004 */ /*0690*/ IMAD.MOV.U32 R8, RZ, RZ, R5 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0005 */ /*06a0*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0007 */ /*06b0*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0008 */ /*06c0*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e9b00 */ /*06d0*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*06e0*/ IADD3 R7, P3, R7, 0x800, RZ ; /* 0x0000080007077810 */ /* 0x000fe40007f7e0ff */ /*06f0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*0700*/ IADD3 R45, R45, 0x100, RZ ; /* 0x000001002d2d7810 */ /* 0x000fe20007ffe0ff */ /*0710*/ IMAD.X R8, RZ, RZ, R8, P3 ; /* 0x000000ffff087224 */ /* 0x000fe200018e0608 */ /*0720*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*0730*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*0740*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*0750*/ @P1 BRA 0x6a0 ; /* 0xffffff4000001947 */ /* 0x000fea000383ffff */ /*0760*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0770*/ @!P2 BRA 0x1150 ; /* 0x000009d00000a947 */ /* 0x000fea0003800000 */ /*0780*/ IMAD.IADD R6, R44, 0x1, -R45 ; /* 0x000000012c067824 */ /* 0x000fe200078e0a2d */ /*0790*/ BSSY B2, 0xd40 ; /* 0x000005a000027945 */ /* 0x000fe20003800000 */ /*07a0*/ IMAD.IADD R0, R45, 0x1, R0 ; /* 0x000000012d007824 */ /* 0x000fe200078e0200 */ /*07b0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0f070 */ /*07c0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x8 ; /* 0x00000008ff097424 */ /* 0x000fe200078e00ff */ /*07d0*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe40003f24270 */ /*07e0*/ IADD3 R16, R0.reuse, 0x300, RZ ; /* 0x0000030000107810 */ /* 0x040fe20007ffe0ff */ /*07f0*/ IMAD.WIDE R4, R0.reuse, R9, c[0x0][0x160] ; /* 0x0000580000047625 */ /* 0x040fe200078e0209 */ /*0800*/ IADD3 R12, R0, 0x200, RZ ; /* 0x00000200000c7810 */ /* 0x000fc40007ffe0ff */ /*0810*/ IADD3 R8, R0, 0x100, RZ ; /* 0x0000010000087810 */ /* 0x000fe20007ffe0ff */ /*0820*/ IMAD.WIDE R16, R16, R9, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fc800078e0209 */ /*0830*/ IMAD.WIDE R12, R12, R9, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc800078e0209 */ /*0840*/ IMAD.WIDE R8, R8, R9, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0209 */ /*0850*/ @!P1 BRA 0xd30 ; /* 0x000004d000009947 */ /* 0x000fea0003800000 */ /*0860*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0870*/ IADD3 R0, R44, -0xc00, RZ ; /* 0xfffff4002c007810 */ /* 0x000fe40007ffe0ff */ /*0880*/ LDG.E.64.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x0000a8000c1e9b00 */ /*0890*/ LDG.E.64.CONSTANT R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x0002e8000c1e9b00 */ /*08a0*/ LDG.E.64.CONSTANT R14, [R12.64] ; /* 0x000000040c0e7981 */ /* 0x000968000c1e9b00 */ /*08b0*/ LDG.E.64.CONSTANT R18, [R16.64] ; /* 0x0000000410127981 */ /* 0x0000e8000c1e9b00 */ /*08c0*/ LDG.E.64.CONSTANT R20, [R4.64+0x2000] ; /* 0x0020000404147981 */ /* 0x000168000c1e9b00 */ /*08d0*/ LDG.E.64.CONSTANT R22, [R8.64+0x2000] ; /* 0x0020000408167981 */ /* 0x000368000c1e9b00 */ /*08e0*/ LDG.E.64.CONSTANT R24, [R12.64+0x2000] ; /* 0x002000040c187981 */ /* 0x000968000c1e9b00 */ /*08f0*/ LDG.E.64.CONSTANT R26, [R16.64+0x2000] ; /* 0x00200004101a7981 */ /* 0x000168000c1e9b00 */ /*0900*/ LDG.E.64.CONSTANT R28, [R4.64+0x4000] ; /* 0x00400004041c7981 */ /* 0x000168000c1e9b00 */ /*0910*/ LDG.E.64.CONSTANT R30, [R8.64+0x4000] ; /* 0x00400004081e7981 */ /* 0x000368000c1e9b00 */ /*0920*/ LDG.E.64.CONSTANT R32, [R12.64+0x4000] ; /* 0x004000040c207981 */ /* 0x000968000c1e9b00 */ /*0930*/ LDG.E.64.CONSTANT R34, [R16.64+0x4000] ; /* 0x0040000410227981 */ /* 0x000168000c1e9b00 */ /*0940*/ LDG.E.64.CONSTANT R36, [R4.64+0x6000] ; /* 0x0060000404247981 */ /* 0x000168000c1e9b00 */ /*0950*/ LDG.E.64.CONSTANT R38, [R8.64+0x6000] ; /* 0x0060000408267981 */ /* 0x000368000c1e9b00 */ /*0960*/ LDG.E.64.CONSTANT R40, [R12.64+0x6000] ; /* 0x006000040c287981 */ /* 0x000968000c1e9b00 */ /*0970*/ LDG.E.64.CONSTANT R42, [R16.64+0x6000] ; /* 0x00600004102a7981 */ /* 0x000162000c1e9b00 */ /*0980*/ IADD3 R45, R45, 0x1000, RZ ; /* 0x000010002d2d7810 */ /* 0x000fc40007ffe0ff */ /*0990*/ IADD3 R8, P5, R8, 0x8000, RZ ; /* 0x0000800008087810 */ /* 0x002fe40007fbe0ff */ /*09a0*/ ISETP.GE.AND P2, PT, R45, R0, PT ; /* 0x000000002d00720c */ /* 0x000fe40003f46270 */ /*09b0*/ IADD3 R12, P4, R12, 0x8000, RZ ; /* 0x000080000c0c7810 */ /* 0x010fe20007f9e0ff */ /*09c0*/ IMAD.X R9, RZ, RZ, R9, P5 ; /* 0x000000ffff097224 */ /* 0x000fe200028e0609 */ /*09d0*/ IADD3 R4, P6, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fe40007fde0ff */ /*09e0*/ IADD3 R16, P3, R16, 0x8000, RZ ; /* 0x0000800010107810 */ /* 0x000fe20007f7e0ff */ /*09f0*/ IMAD.X R13, RZ, RZ, R13, P4 ; /* 0x000000ffff0d7224 */ /* 0x000fe400020e060d */ /*0a00*/ IMAD.X R5, RZ, RZ, R5, P6 ; /* 0x000000ffff057224 */ /* 0x000fc400030e0605 */ /*0a10*/ IMAD.X R17, RZ, RZ, R17, P3 ; /* 0x000000ffff117224 */ /* 0x000fe200018e0611 */ /*0a20*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x004e0c0003f2e000 */ /*0a30*/ FSEL R2, R6, R2, !P1 ; /* 0x0000000206027208 */ /* 0x001fe40004800000 */ /*0a40*/ FSEL R3, R7, R3, !P1 ; /* 0x0000000307037208 */ /* 0x000fcc0004800000 */ /*0a50*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f2e000 */ /*0a60*/ FSEL R2, R10, R2, !P1 ; /* 0x000000020a027208 */ /* 0x001fe40004800000 */ /*0a70*/ FSEL R3, R11, R3, !P1 ; /* 0x000000030b037208 */ /* 0x000fcc0004800000 */ /*0a80*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f2e000 */ /*0a90*/ FSEL R2, R14, R2, !P1 ; /* 0x000000020e027208 */ /* 0x001fe40004800000 */ /*0aa0*/ FSEL R3, R15, R3, !P1 ; /* 0x000000030f037208 */ /* 0x000fcc0004800000 */ /*0ab0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*0ac0*/ FSEL R2, R18, R2, !P1 ; /* 0x0000000212027208 */ /* 0x001fe40004800000 */ /*0ad0*/ FSEL R3, R19, R3, !P1 ; /* 0x0000000313037208 */ /* 0x000fcc0004800000 */ /*0ae0*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*0af0*/ FSEL R2, R20, R2, !P1 ; /* 0x0000000214027208 */ /* 0x001fe40004800000 */ /*0b00*/ FSEL R3, R21, R3, !P1 ; /* 0x0000000315037208 */ /* 0x000fcc0004800000 */ /*0b10*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*0b20*/ FSEL R2, R22, R2, !P1 ; /* 0x0000000216027208 */ /* 0x001fe40004800000 */ /*0b30*/ FSEL R3, R23, R3, !P1 ; /* 0x0000000317037208 */ /* 0x000fcc0004800000 */ /*0b40*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*0b50*/ FSEL R2, R24, R2, !P1 ; /* 0x0000000218027208 */ /* 0x001fe40004800000 */ /*0b60*/ FSEL R3, R25, R3, !P1 ; /* 0x0000000319037208 */ /* 0x000fcc0004800000 */ /*0b70*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*0b80*/ FSEL R2, R26, R2, !P1 ; /* 0x000000021a027208 */ /* 0x001fe40004800000 */ /*0b90*/ FSEL R3, R27, R3, !P1 ; /* 0x000000031b037208 */ /* 0x000fcc0004800000 */ /*0ba0*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*0bb0*/ FSEL R2, R28, R2, !P1 ; /* 0x000000021c027208 */ /* 0x001fe40004800000 */ /*0bc0*/ FSEL R3, R29, R3, !P1 ; /* 0x000000031d037208 */ /* 0x000fcc0004800000 */ /*0bd0*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*0be0*/ FSEL R2, R30, R2, !P1 ; /* 0x000000021e027208 */ /* 0x001fe40004800000 */ /*0bf0*/ FSEL R3, R31, R3, !P1 ; /* 0x000000031f037208 */ /* 0x000fcc0004800000 */ /*0c00*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*0c10*/ FSEL R2, R32, R2, !P1 ; /* 0x0000000220027208 */ /* 0x001fe40004800000 */ /*0c20*/ FSEL R3, R33, R3, !P1 ; /* 0x0000000321037208 */ /* 0x000fcc0004800000 */ /*0c30*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x000e0c0003f2e000 */ /*0c40*/ FSEL R2, R34, R2, !P1 ; /* 0x0000000222027208 */ /* 0x001fe40004800000 */ /*0c50*/ FSEL R3, R35, R3, !P1 ; /* 0x0000000323037208 */ /* 0x000fcc0004800000 */ /*0c60*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x000e0c0003f2e000 */ /*0c70*/ FSEL R2, R36, R2, !P1 ; /* 0x0000000224027208 */ /* 0x001fe40004800000 */ /*0c80*/ FSEL R3, R37, R3, !P1 ; /* 0x0000000325037208 */ /* 0x000fcc0004800000 */ /*0c90*/ DSETP.GEU.AND P1, PT, R2, R38, PT ; /* 0x000000260200722a */ /* 0x000e0c0003f2e000 */ /*0ca0*/ FSEL R2, R38, R2, !P1 ; /* 0x0000000226027208 */ /* 0x001fe40004800000 */ /*0cb0*/ FSEL R3, R39, R3, !P1 ; /* 0x0000000327037208 */ /* 0x000fcc0004800000 */ /*0cc0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x000e0c0003f2e000 */ /*0cd0*/ FSEL R2, R40, R2, !P1 ; /* 0x0000000228027208 */ /* 0x001fe40004800000 */ /*0ce0*/ FSEL R3, R41, R3, !P1 ; /* 0x0000000329037208 */ /* 0x000fcc0004800000 */ /*0cf0*/ DSETP.GEU.AND P1, PT, R2, R42, PT ; /* 0x0000002a0200722a */ /* 0x000e0c0003f2e000 */ /*0d00*/ FSEL R2, R42, R2, !P1 ; /* 0x000000022a027208 */ /* 0x001fe40004800000 */ /*0d10*/ FSEL R3, R43, R3, !P1 ; /* 0x000000032b037208 */ /* 0x000fe20004800000 */ /*0d20*/ @!P2 BRA 0x880 ; /* 0xfffffb500000a947 */ /* 0x000fea000383ffff */ /*0d30*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0d40*/ IMAD.IADD R0, R44, 0x1, -R45 ; /* 0x000000012c007824 */ /* 0x000fe200078e0a2d */ /*0d50*/ BSSY B2, 0x1030 ; /* 0x000002d000027945 */ /* 0x000fe80003800000 */ /*0d60*/ ISETP.GT.AND P1, PT, R0, 0x400, PT ; /* 0x000004000000780c */ /* 0x000fda0003f24270 */ /*0d70*/ @!P1 BRA 0x1020 ; /* 0x000002a000009947 */ /* 0x000fea0003800000 */ /*0d80*/ LDG.E.64.CONSTANT R26, [R4.64] ; /* 0x00000004041a7981 */ /* 0x0000a8000c1e9b00 */ /*0d90*/ LDG.E.64.CONSTANT R24, [R8.64] ; /* 0x0000000408187981 */ /* 0x0002e8000c1e9b00 */ /*0da0*/ LDG.E.64.CONSTANT R22, [R12.64] ; /* 0x000000040c167981 */ /* 0x000968000c1e9b00 */ /*0db0*/ LDG.E.64.CONSTANT R20, [R16.64] ; /* 0x0000000410147981 */ /* 0x0000e8000c1e9b00 */ /*0dc0*/ LDG.E.64.CONSTANT R18, [R4.64+0x2000] ; /* 0x0020000404127981 */ /* 0x000168000c1e9b00 */ /*0dd0*/ LDG.E.64.CONSTANT R14, [R8.64+0x2000] ; /* 0x00200004080e7981 */ /* 0x000368000c1e9b00 */ /*0de0*/ LDG.E.64.CONSTANT R10, [R12.64+0x2000] ; /* 0x002000040c0a7981 */ /* 0x000968000c1e9b00 */ /*0df0*/ LDG.E.64.CONSTANT R6, [R16.64+0x2000] ; /* 0x0020000410067981 */ /* 0x000962000c1e9b00 */ /*0e00*/ IADD3 R4, P5, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fc40007fbe0ff */ /*0e10*/ IADD3 R8, P4, R8, 0x4000, RZ ; /* 0x0000400008087810 */ /* 0x002fe40007f9e0ff */ /*0e20*/ IADD3 R45, R45, 0x800, RZ ; /* 0x000008002d2d7810 */ /* 0x000fe20007ffe0ff */ /*0e30*/ IMAD.X R5, RZ, RZ, R5, P5 ; /* 0x000000ffff057224 */ /* 0x000fe200028e0605 */ /*0e40*/ IADD3 R12, P3, R12, 0x4000, RZ ; /* 0x000040000c0c7810 */ /* 0x010fe20007f7e0ff */ /*0e50*/ IMAD.X R9, RZ, RZ, R9, P4 ; /* 0x000000ffff097224 */ /* 0x000fe200020e0609 */ /*0e60*/ IADD3 R16, P2, R16, 0x4000, RZ ; /* 0x0000400010107810 */ /* 0x000fc60007f5e0ff */ /*0e70*/ IMAD.X R13, RZ, RZ, R13, P3 ; /* 0x000000ffff0d7224 */ /* 0x000fe400018e060d */ /*0e80*/ IMAD.X R17, RZ, RZ, R17, P2 ; /* 0x000000ffff117224 */ /* 0x000fe200010e0611 */ /*0e90*/ DSETP.GEU.AND P0, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x004e0c0003f0e000 */ /*0ea0*/ FSEL R2, R26, R2, !P0 ; /* 0x000000021a027208 */ /* 0x001fe40004000000 */ /*0eb0*/ FSEL R3, R27, R3, !P0 ; /* 0x000000031b037208 */ /* 0x000fcc0004000000 */ /*0ec0*/ DSETP.GEU.AND P0, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x008e0c0003f0e000 */ /*0ed0*/ FSEL R2, R24, R2, !P0 ; /* 0x0000000218027208 */ /* 0x001fe40004000000 */ /*0ee0*/ FSEL R3, R25, R3, !P0 ; /* 0x0000000319037208 */ /* 0x000fcc0004000000 */ /*0ef0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x020e0c0003f0e000 */ /*0f00*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*0f10*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fcc0004000000 */ /*0f20*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*0f30*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*0f40*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*0f50*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0f60*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*0f70*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*0f80*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*0f90*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*0fa0*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*0fb0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*0fc0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*0fd0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fe40004000000 */ /*0fe0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*0ff0*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f2e000 */ /*1000*/ FSEL R2, R6, R2, !P1 ; /* 0x0000000206027208 */ /* 0x001fe40004800000 */ /*1010*/ FSEL R3, R7, R3, !P1 ; /* 0x0000000307037208 */ /* 0x000fe40004800000 */ /*1020*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1030*/ ISETP.LT.OR P0, PT, R45, R44, P0 ; /* 0x0000002c2d00720c */ /* 0x000fda0000701670 */ /*1040*/ @!P0 BRA 0x1150 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*1050*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea8000c1e9b00 */ /*1060*/ LDG.E.64.CONSTANT R6, [R8.64] ; /* 0x0000000408067981 */ /* 0x0000e8000c1e9b00 */ /*1070*/ LDG.E.64.CONSTANT R10, [R16.64] ; /* 0x00000004100a7981 */ /* 0x000f28000c1e9b00 */ /*1080*/ LDG.E.64.CONSTANT R8, [R12.64] ; /* 0x000000040c087981 */ /* 0x001f62000c1e9b00 */ /*1090*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*10a0*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*10b0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*10c0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x008e0c0003f0e000 */ /*10d0*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*10e0*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*10f0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x020e0c0003f0e000 */ /*1100*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*1110*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*1120*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*1130*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*1140*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fe40004000000 */ /*1150*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1160*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x000fe800000e0000 */ /*1170*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*1180*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e680000000000 */ /*1190*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000ea20000002100 */ /*11a0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e220003f0e000 */ /*11b0*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x002fca0003f25270 */ /*11c0*/ ISETP.LT.AND P0, PT, R10, 0x1f, !P0 ; /* 0x0000001f0a00780c */ /* 0x001fc80004701270 */ /*11d0*/ FSEL R6, R4, R2, P0 ; /* 0x0000000204067208 */ /* 0x000fe40000000000 */ /*11e0*/ FSEL R7, R5, R3, P0 ; /* 0x0000000305077208 */ /* 0x000fc60000000000 */ /*11f0*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe800000e0000 */ /*1200*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2400000e0000 */ /*1210*/ DSETP.GEU.AND P0, PT, R6, R4, PT ; /* 0x000000040600722a */ /* 0x001e0c0003f0e000 */ /*1220*/ ISETP.LT.AND P0, PT, R10, 0x1e, !P0 ; /* 0x0000001e0a00780c */ /* 0x001fc80004701270 */ /*1230*/ FSEL R4, R4, R6, P0 ; /* 0x0000000604047208 */ /* 0x000fe40000000000 */ /*1240*/ FSEL R5, R5, R7, P0 ; /* 0x0000000705057208 */ /* 0x000fc60000000000 */ /*1250*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*1260*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*1270*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*1280*/ ISETP.LT.AND P0, PT, R10, 0x1c, !P0 ; /* 0x0000001c0a00780c */ /* 0x001fc80004701270 */ /*1290*/ FSEL R8, R2, R4, P0 ; /* 0x0000000402087208 */ /* 0x000fe40000000000 */ /*12a0*/ FSEL R9, R3, R5, P0 ; /* 0x0000000503097208 */ /* 0x000fe40000000000 */ /*12b0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff059819 */ /* 0x004fe20000011400 */ /*12c0*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe600000e0000 */ /*12d0*/ @!P1 LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005059211 */ /* 0x000fe200078f28ff */ /*12e0*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e2600000e0000 */ /*12f0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff059819 */ /* 0x000fca0000011405 */ /*1300*/ @!P1 IMAD.SHL.U32 R5, R5, 0x8, RZ ; /* 0x0000000805059824 */ /* 0x000fe200078e00ff */ /*1310*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*1320*/ ISETP.LT.AND P0, PT, R10, 0x18, !P0 ; /* 0x000000180a00780c */ /* 0x001fc80004701270 */ /*1330*/ FSEL R6, R2, R8, P0 ; /* 0x0000000802067208 */ /* 0x000fe40000000000 */ /*1340*/ FSEL R7, R3, R9, P0 ; /* 0x0000000903077208 */ /* 0x000fc60000000000 */ /*1350*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*1360*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*1370*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x001e0c0003f0e000 */ /*1380*/ ISETP.LT.AND P0, PT, R10, 0x10, !P0 ; /* 0x000000100a00780c */ /* 0x001fc80004701270 */ /*1390*/ FSEL R2, R2, R6, P0 ; /* 0x0000000602027208 */ /* 0x000fe40000000000 */ /*13a0*/ FSEL R3, R3, R7, P0 ; /* 0x0000000703037208 */ /* 0x000fe40000000000 */ /*13b0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*13c0*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*13d0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*13e0*/ @P0 BRA 0x52e0 ; /* 0x00003ef000000947 */ /* 0x000fea0003800000 */ /*13f0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*1400*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*1410*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*1420*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*1430*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*1440*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*1450*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*1460*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*1470*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*1480*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*1490*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*14a0*/ FSEL R4, R8, R2, !P0 ; /* 0x0000000208047208 */ /* 0x001fe40004000000 */ /*14b0*/ FSEL R5, R9, R3, !P0 ; /* 0x0000000309057208 */ /* 0x000fe40004000000 */ /*14c0*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*14d0*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*14e0*/ FSEL R4, R10, R4, !P0 ; /* 0x000000040a047208 */ /* 0x002fe40004000000 */ /*14f0*/ FSEL R5, R11, R5, !P0 ; /* 0x000000050b057208 */ /* 0x000fcc0004000000 */ /*1500*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*1510*/ FSEL R4, R12, R4, !P0 ; /* 0x000000040c047208 */ /* 0x002fe40004000000 */ /*1520*/ FSEL R5, R13, R5, !P0 ; /* 0x000000050d057208 */ /* 0x000fcc0004000000 */ /*1530*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*1540*/ FSEL R4, R14, R4, !P0 ; /* 0x000000040e047208 */ /* 0x002fe40004000000 */ /*1550*/ FSEL R5, R15, R5, !P0 ; /* 0x000000050f057208 */ /* 0x000fcc0004000000 */ /*1560*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*1570*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*1580*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*1590*/ BRA 0x52e0 ; /* 0x00003d4000007947 */ /* 0x000fea0003800000 */ /*15a0*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*15b0*/ BSSY B1, 0x1640 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*15c0*/ IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0000 */ /*15d0*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fd4000001ff00 */ /*15e0*/ @P0 BRA 0x1630 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*15f0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x000fc800078e00ff */ /*1600*/ IMAD.WIDE R2, R0, R3, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fcc00078e0203 */ /*1610*/ LDG.E.64.CONSTANT R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e9b00 */ /*1620*/ IADD3 R5, R0, 0x100, RZ ; /* 0x0000010000057810 */ /* 0x000fc60007ffe0ff */ /*1630*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1640*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*1650*/ BSSY B1, 0x20b0 ; /* 0x00000a5000017945 */ /* 0x000fd80003800000 */ /*1660*/ @P0 BRA 0x20a0 ; /* 0x00000a3000000947 */ /* 0x000fea0003800000 */ /*1670*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*1680*/ BSSY B2, 0x17f0 ; /* 0x0000016000027945 */ /* 0x000fe60003800000 */ /*1690*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*16a0*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*16b0*/ ISETP.GE.U32.AND P2, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f46070 */ /*16c0*/ LOP3.LUT P0, R8, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306087812 */ /* 0x000fda000780c0ff */ /*16d0*/ @!P0 BRA 0x17e0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*16e0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*16f0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fc800078e0206 */ /*1700*/ IMAD.MOV.U32 R9, RZ, RZ, R6 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0006 */ /*1710*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*1720*/ IMAD.MOV.U32 R6, RZ, RZ, R9 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0009 */ /*1730*/ IMAD.MOV.U32 R7, RZ, RZ, R10 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e000a */ /*1740*/ LDG.E.64.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e9b00 */ /*1750*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*1760*/ IADD3 R9, P3, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fe40007f7e0ff */ /*1770*/ ISETP.NE.AND P1, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f25270 */ /*1780*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe20007ffe0ff */ /*1790*/ IMAD.X R10, RZ, RZ, R10, P3 ; /* 0x000000ffff0a7224 */ /* 0x000fe200018e060a */ /*17a0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f0e000 */ /*17b0*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*17c0*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fe20004000000 */ /*17d0*/ @P1 BRA 0x1720 ; /* 0xffffff4000001947 */ /* 0x000fea000383ffff */ /*17e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*17f0*/ @!P2 BRA 0x20a0 ; /* 0x000008a00000a947 */ /* 0x000fea0003800000 */ /*1800*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x000fe20007ffe1ff */ /*1810*/ BSSY B2, 0x1cf0 ; /* 0x000004d000027945 */ /* 0x000fe20003800000 */ /*1820*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1830*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe20003f24270 */ /*1840*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*1850*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fd000078e0206 */ /*1860*/ @!P1 BRA 0x1ce0 ; /* 0x0000047000009947 */ /* 0x000fea0003800000 */ /*1870*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1880*/ IADD3 R38, R4, -0xc00, RZ ; /* 0xfffff40004267810 */ /* 0x000fe40007ffe0ff */ /*1890*/ LDG.E.64.CONSTANT R40, [R6.64] ; /* 0x0000000406287981 */ /* 0x0000a8000c1e9b00 */ /*18a0*/ LDG.E.64.CONSTANT R36, [R6.64+0x800] ; /* 0x0008000406247981 */ /* 0x0000e8000c1e9b00 */ /*18b0*/ LDG.E.64.CONSTANT R34, [R6.64+0x1000] ; /* 0x0010000406227981 */ /* 0x000128000c1e9b00 */ /*18c0*/ LDG.E.64.CONSTANT R32, [R6.64+0x1800] ; /* 0x0018000406207981 */ /* 0x0000e8000c1e9b00 */ /*18d0*/ LDG.E.64.CONSTANT R30, [R6.64+0x2000] ; /* 0x00200004061e7981 */ /* 0x000128000c1e9b00 */ /*18e0*/ LDG.E.64.CONSTANT R28, [R6.64+0x2800] ; /* 0x00280004061c7981 */ /* 0x000128000c1e9b00 */ /*18f0*/ LDG.E.64.CONSTANT R26, [R6.64+0x3000] ; /* 0x00300004061a7981 */ /* 0x000128000c1e9b00 */ /*1900*/ LDG.E.64.CONSTANT R24, [R6.64+0x3800] ; /* 0x0038000406187981 */ /* 0x000128000c1e9b00 */ /*1910*/ LDG.E.64.CONSTANT R22, [R6.64+0x4000] ; /* 0x0040000406167981 */ /* 0x000128000c1e9b00 */ /*1920*/ LDG.E.64.CONSTANT R20, [R6.64+0x4800] ; /* 0x0048000406147981 */ /* 0x000128000c1e9b00 */ /*1930*/ LDG.E.64.CONSTANT R18, [R6.64+0x5000] ; /* 0x0050000406127981 */ /* 0x000128000c1e9b00 */ /*1940*/ LDG.E.64.CONSTANT R16, [R6.64+0x5800] ; /* 0x0058000406107981 */ /* 0x000128000c1e9b00 */ /*1950*/ LDG.E.64.CONSTANT R14, [R6.64+0x6000] ; /* 0x00600004060e7981 */ /* 0x000128000c1e9b00 */ /*1960*/ LDG.E.64.CONSTANT R12, [R6.64+0x6800] ; /* 0x00680004060c7981 */ /* 0x000128000c1e9b00 */ /*1970*/ LDG.E.64.CONSTANT R10, [R6.64+0x7000] ; /* 0x00700004060a7981 */ /* 0x000128000c1e9b00 */ /*1980*/ LDG.E.64.CONSTANT R8, [R6.64+0x7800] ; /* 0x0078000406087981 */ /* 0x000122000c1e9b00 */ /*1990*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*19a0*/ ISETP.GE.AND P2, PT, R5, R38, PT ; /* 0x000000260500720c */ /* 0x000fe40003f46270 */ /*19b0*/ IADD3 R6, P3, R6, 0x8000, RZ ; /* 0x0000800006067810 */ /* 0x001fca0007f7e0ff */ /*19c0*/ IMAD.X R7, RZ, RZ, R7, P3 ; /* 0x000000ffff077224 */ /* 0x000fe200018e0607 */ /*19d0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x024e0c0003f2e000 */ /*19e0*/ FSEL R2, R40, R2, !P1 ; /* 0x0000000228027208 */ /* 0x001fe40004800000 */ /*19f0*/ FSEL R3, R41, R3, !P1 ; /* 0x0000000329037208 */ /* 0x000fcc0004800000 */ /*1a00*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x008e0c0003f2e000 */ /*1a10*/ FSEL R2, R36, R2, !P1 ; /* 0x0000000224027208 */ /* 0x001fe40004800000 */ /*1a20*/ FSEL R3, R37, R3, !P1 ; /* 0x0000000325037208 */ /* 0x000fcc0004800000 */ /*1a30*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x010e0c0003f2e000 */ /*1a40*/ FSEL R2, R34, R2, !P1 ; /* 0x0000000222027208 */ /* 0x001fe40004800000 */ /*1a50*/ FSEL R3, R35, R3, !P1 ; /* 0x0000000323037208 */ /* 0x000fcc0004800000 */ /*1a60*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*1a70*/ FSEL R2, R32, R2, !P1 ; /* 0x0000000220027208 */ /* 0x001fe40004800000 */ /*1a80*/ FSEL R3, R33, R3, !P1 ; /* 0x0000000321037208 */ /* 0x000fcc0004800000 */ /*1a90*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*1aa0*/ FSEL R2, R30, R2, !P1 ; /* 0x000000021e027208 */ /* 0x001fe40004800000 */ /*1ab0*/ FSEL R3, R31, R3, !P1 ; /* 0x000000031f037208 */ /* 0x000fcc0004800000 */ /*1ac0*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*1ad0*/ FSEL R2, R28, R2, !P1 ; /* 0x000000021c027208 */ /* 0x001fe40004800000 */ /*1ae0*/ FSEL R3, R29, R3, !P1 ; /* 0x000000031d037208 */ /* 0x000fcc0004800000 */ /*1af0*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*1b00*/ FSEL R2, R26, R2, !P1 ; /* 0x000000021a027208 */ /* 0x001fe40004800000 */ /*1b10*/ FSEL R3, R27, R3, !P1 ; /* 0x000000031b037208 */ /* 0x000fcc0004800000 */ /*1b20*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*1b30*/ FSEL R2, R24, R2, !P1 ; /* 0x0000000218027208 */ /* 0x001fe40004800000 */ /*1b40*/ FSEL R3, R25, R3, !P1 ; /* 0x0000000319037208 */ /* 0x000fcc0004800000 */ /*1b50*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*1b60*/ FSEL R2, R22, R2, !P1 ; /* 0x0000000216027208 */ /* 0x001fe40004800000 */ /*1b70*/ FSEL R3, R23, R3, !P1 ; /* 0x0000000317037208 */ /* 0x000fcc0004800000 */ /*1b80*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*1b90*/ FSEL R2, R20, R2, !P1 ; /* 0x0000000214027208 */ /* 0x001fe40004800000 */ /*1ba0*/ FSEL R3, R21, R3, !P1 ; /* 0x0000000315037208 */ /* 0x000fcc0004800000 */ /*1bb0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*1bc0*/ FSEL R2, R18, R2, !P1 ; /* 0x0000000212027208 */ /* 0x001fe40004800000 */ /*1bd0*/ FSEL R3, R19, R3, !P1 ; /* 0x0000000313037208 */ /* 0x000fcc0004800000 */ /*1be0*/ DSETP.GEU.AND P1, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f2e000 */ /*1bf0*/ FSEL R2, R16, R2, !P1 ; /* 0x0000000210027208 */ /* 0x001fe40004800000 */ /*1c00*/ FSEL R3, R17, R3, !P1 ; /* 0x0000000311037208 */ /* 0x000fcc0004800000 */ /*1c10*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f2e000 */ /*1c20*/ FSEL R2, R14, R2, !P1 ; /* 0x000000020e027208 */ /* 0x001fe40004800000 */ /*1c30*/ FSEL R3, R15, R3, !P1 ; /* 0x000000030f037208 */ /* 0x000fcc0004800000 */ /*1c40*/ DSETP.GEU.AND P1, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f2e000 */ /*1c50*/ FSEL R2, R12, R2, !P1 ; /* 0x000000020c027208 */ /* 0x001fe40004800000 */ /*1c60*/ FSEL R3, R13, R3, !P1 ; /* 0x000000030d037208 */ /* 0x000fcc0004800000 */ /*1c70*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*1c80*/ FSEL R2, R10, R2, !P1 ; /* 0x000000020a027208 */ /* 0x001fe40004800000 */ /*1c90*/ FSEL R3, R11, R3, !P1 ; /* 0x000000030b037208 */ /* 0x000fcc0004800000 */ /*1ca0*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*1cb0*/ FSEL R2, R8, R2, !P1 ; /* 0x0000000208027208 */ /* 0x001fe40004800000 */ /*1cc0*/ FSEL R3, R9, R3, !P1 ; /* 0x0000000309037208 */ /* 0x000fe20004800000 */ /*1cd0*/ @!P2 BRA 0x1890 ; /* 0xfffffbb00000a947 */ /* 0x000fea000383ffff */ /*1ce0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1cf0*/ IADD3 R8, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x000fe20007ffe1ff */ /*1d00*/ BSSY B2, 0x1f80 ; /* 0x0000027000027945 */ /* 0x000fe60003800000 */ /*1d10*/ ISETP.GT.AND P1, PT, R8, 0x400, PT ; /* 0x000004000800780c */ /* 0x000fda0003f24270 */ /*1d20*/ @!P1 BRA 0x1f70 ; /* 0x0000024000009947 */ /* 0x000fea0003800000 */ /*1d30*/ LDG.E.64.CONSTANT R10, [R6.64] ; /* 0x00000004060a7981 */ /* 0x0000a8000c1e9b00 */ /*1d40*/ LDG.E.64.CONSTANT R12, [R6.64+0x800] ; /* 0x00080004060c7981 */ /* 0x0000e8000c1e9b00 */ /*1d50*/ LDG.E.64.CONSTANT R14, [R6.64+0x1000] ; /* 0x00100004060e7981 */ /* 0x000128000c1e9b00 */ /*1d60*/ LDG.E.64.CONSTANT R16, [R6.64+0x1800] ; /* 0x0018000406107981 */ /* 0x0000e8000c1e9b00 */ /*1d70*/ LDG.E.64.CONSTANT R18, [R6.64+0x2000] ; /* 0x0020000406127981 */ /* 0x000128000c1e9b00 */ /*1d80*/ LDG.E.64.CONSTANT R20, [R6.64+0x2800] ; /* 0x0028000406147981 */ /* 0x000128000c1e9b00 */ /*1d90*/ LDG.E.64.CONSTANT R22, [R6.64+0x3000] ; /* 0x0030000406167981 */ /* 0x000128000c1e9b00 */ /*1da0*/ LDG.E.64.CONSTANT R8, [R6.64+0x3800] ; /* 0x0038000406087981 */ /* 0x000122000c1e9b00 */ /*1db0*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fc40007ffe0ff */ /*1dc0*/ IADD3 R6, P2, R6, 0x4000, RZ ; /* 0x0000400006067810 */ /* 0x001fca0007f5e0ff */ /*1dd0*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fe200010e0607 */ /*1de0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x024e0c0003f0e000 */ /*1df0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*1e00*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*1e10*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x008e0c0003f0e000 */ /*1e20*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*1e30*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*1e40*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x010e0c0003f0e000 */ /*1e50*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*1e60*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*1e70*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*1e80*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*1e90*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*1ea0*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*1eb0*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*1ec0*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*1ed0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*1ee0*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*1ef0*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*1f00*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*1f10*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*1f20*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fe40004000000 */ /*1f30*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*1f40*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*1f50*/ FSEL R2, R8, R2, !P1 ; /* 0x0000000208027208 */ /* 0x001fe40004800000 */ /*1f60*/ FSEL R3, R9, R3, !P1 ; /* 0x0000000309037208 */ /* 0x000fe40004800000 */ /*1f70*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1f80*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*1f90*/ @!P0 BRA 0x20a0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*1fa0*/ LDG.E.64.CONSTANT R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x000ea8000c1e9b00 */ /*1fb0*/ LDG.E.64.CONSTANT R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x000ee8000c1e9b00 */ /*1fc0*/ LDG.E.64.CONSTANT R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000f28000c1e9b00 */ /*1fd0*/ LDG.E.64.CONSTANT R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000ee2000c1e9b00 */ /*1fe0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x024e0c0003f0e000 */ /*1ff0*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*2000*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*2010*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*2020*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*2030*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*2040*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*2050*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*2060*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*2070*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*2080*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*2090*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fe40004000000 */ /*20a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*20b0*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x000e220000000000 */ /*20c0*/ ISETP.GT.AND P0, PT, R4, 0xff, PT ; /* 0x000000ff0400780c */ /* 0x000fe40003f04270 */ /*20d0*/ SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff057819 */ /* 0x000fc80000011400 */ /*20e0*/ LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005057211 */ /* 0x000fc800078f28ff */ /*20f0*/ SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff057819 */ /* 0x000fc60000011405 */ /*2100*/ @P0 BRA 0x2610 ; /* 0x0000050000000947 */ /* 0x000fea0003800000 */ /*2110*/ IMAD.SHL.U32 R7, R5, 0x20, RZ ; /* 0x0000002005077824 */ /* 0x000fe200078e00ff */ /*2120*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*2130*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*2140*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*2150*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*2160*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fe40003f04270 */ /*2170*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*2180*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fca0000000000 */ /*2190*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x020fe800000e0007 */ /*21a0*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*21b0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*21c0*/ ISETP.LT.AND P0, PT, R6, R7, !P0 ; /* 0x000000070600720c */ /* 0x001fc80004701270 */ /*21d0*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*21e0*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*21f0*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe800000e0007 */ /*2200*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*2210*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*2220*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*2230*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fe40007ffe0ff */ /*2240*/ FSEL R8, R8, R10, P0 ; /* 0x0000000a08087208 */ /* 0x000fe40000000000 */ /*2250*/ FSEL R9, R9, R11, P0 ; /* 0x0000000b09097208 */ /* 0x000fc60000000000 */ /*2260*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe800000e0007 */ /*2270*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*2280*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2290*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*22a0*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fe40007ffe0ff */ /*22b0*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x000fe40000000000 */ /*22c0*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fc60000000000 */ /*22d0*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe800000e0007 */ /*22e0*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*22f0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*2300*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*2310*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fe40007ffe0ff */ /*2320*/ FSEL R8, R2, R10, P0 ; /* 0x0000000a02087208 */ /* 0x000fe40000000000 */ /*2330*/ FSEL R9, R3, R11, P0 ; /* 0x0000000b03097208 */ /* 0x000fc60000000000 */ /*2340*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*2350*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*2360*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2370*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fc80004703270 */ /*2380*/ FSEL R2, R2, R8, P0 ; /* 0x0000000802027208 */ /* 0x000fe40000000000 */ /*2390*/ FSEL R3, R3, R9, P0 ; /* 0x0000000903037208 */ /* 0x000fe40000000000 */ /*23a0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*23b0*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*23c0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*23d0*/ @P0 BRA 0x52e0 ; /* 0x00002f0000000947 */ /* 0x000fea0003800000 */ /*23e0*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*23f0*/ ISETP.GE.AND P1, PT, R4, 0xe1, PT ; /* 0x000000e10400780c */ /* 0x000fe20003f26270 */ /*2400*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc400078e00ff */ /*2410*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*2420*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e4c0003f0e000 */ /*2430*/ ISETP.GT.AND P0, PT, R4, 0x20, !P0 ; /* 0x000000200400780c */ /* 0x002fc80004704270 */ /*2440*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*2450*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*2460*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2470*/ ISETP.GT.AND P0, PT, R4, 0x40, !P0 ; /* 0x000000400400780c */ /* 0x001fc80004704270 */ /*2480*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*2490*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*24a0*/ LDS.128 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x000e280000000c00 */ /*24b0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x004e4c0003f0e000 */ /*24c0*/ ISETP.GT.AND P0, PT, R4, 0x60, !P0 ; /* 0x000000600400780c */ /* 0x002fc80004704270 */ /*24d0*/ FSEL R2, R12, R2, P0 ; /* 0x000000020c027208 */ /* 0x000fe40000000000 */ /*24e0*/ FSEL R3, R13, R3, P0 ; /* 0x000000030d037208 */ /* 0x000fcc0000000000 */ /*24f0*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e4c0003f0e000 */ /*2500*/ ISETP.GT.AND P0, PT, R4, 0x80, !P0 ; /* 0x000000800400780c */ /* 0x002fc80004704270 */ /*2510*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x000fe40000000000 */ /*2520*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fcc0000000000 */ /*2530*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2540*/ ISETP.GT.AND P0, PT, R4, 0xa0, !P0 ; /* 0x000000a00400780c */ /* 0x001fc80004704270 */ /*2550*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*2560*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*2570*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2580*/ ISETP.GT.AND P0, PT, R4, 0xc0, !P0 ; /* 0x000000c00400780c */ /* 0x001fc80004704270 */ /*2590*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*25a0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe20000000000 */ /*25b0*/ @!P1 BRA 0x52e0 ; /* 0x00002d2000009947 */ /* 0x000fea0003800000 */ /*25c0*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*25d0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*25e0*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*25f0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*2600*/ BRA 0x52e0 ; /* 0x00002cd000007947 */ /* 0x000fea0003800000 */ /*2610*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x020fe200000e0000 */ /*2620*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x001fc60003f25270 */ /*2630*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*2640*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2650*/ ISETP.LT.AND P0, PT, R6, 0x1f, !P0 ; /* 0x0000001f0600780c */ /* 0x001fc80004701270 */ /*2660*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*2670*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*2680*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*2690*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*26a0*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*26b0*/ ISETP.LT.AND P0, PT, R6, 0x1e, !P0 ; /* 0x0000001e0600780c */ /* 0x001fc80004701270 */ /*26c0*/ FSEL R8, R8, R10, P0 ; /* 0x0000000a08087208 */ /* 0x000fe40000000000 */ /*26d0*/ FSEL R9, R9, R11, P0 ; /* 0x0000000b09097208 */ /* 0x000fc60000000000 */ /*26e0*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*26f0*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*2700*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2710*/ ISETP.LT.AND P0, PT, R6, 0x1c, !P0 ; /* 0x0000001c0600780c */ /* 0x001fc80004701270 */ /*2720*/ FSEL R12, R2, R8, P0 ; /* 0x00000008020c7208 */ /* 0x000fe40000000000 */ /*2730*/ FSEL R13, R3, R9, P0 ; /* 0x00000009030d7208 */ /* 0x000fc60000000000 */ /*2740*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*2750*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*2760*/ DSETP.GEU.AND P0, PT, R12, R2, PT ; /* 0x000000020c00722a */ /* 0x001e0c0003f0e000 */ /*2770*/ ISETP.LT.AND P0, PT, R6, 0x18, !P0 ; /* 0x000000180600780c */ /* 0x001fc80004701270 */ /*2780*/ FSEL R10, R2, R12, P0 ; /* 0x0000000c020a7208 */ /* 0x000fe40000000000 */ /*2790*/ FSEL R11, R3, R13, P0 ; /* 0x0000000d030b7208 */ /* 0x000fc60000000000 */ /*27a0*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*27b0*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*27c0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*27d0*/ ISETP.LT.AND P0, PT, R6, 0x10, !P0 ; /* 0x000000100600780c */ /* 0x001fc80004701270 */ /*27e0*/ FSEL R2, R2, R10, P0 ; /* 0x0000000a02027208 */ /* 0x000fe40000000000 */ /*27f0*/ FSEL R3, R3, R11, P0 ; /* 0x0000000b03037208 */ /* 0x000fe40000000000 */ /*2800*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*2810*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*2820*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2830*/ @P0 BRA 0x52e0 ; /* 0x00002aa000000947 */ /* 0x000fea0003800000 */ /*2840*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*2850*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*2860*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*2870*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*2880*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*2890*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*28a0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*28b0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*28c0*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*28d0*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*28e0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*28f0*/ FSEL R4, R8, R2, !P0 ; /* 0x0000000208047208 */ /* 0x001fe40004000000 */ /*2900*/ FSEL R5, R9, R3, !P0 ; /* 0x0000000309057208 */ /* 0x000fe40004000000 */ /*2910*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*2920*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*2930*/ FSEL R4, R10, R4, !P0 ; /* 0x000000040a047208 */ /* 0x002fe40004000000 */ /*2940*/ FSEL R5, R11, R5, !P0 ; /* 0x000000050b057208 */ /* 0x000fcc0004000000 */ /*2950*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*2960*/ FSEL R4, R12, R4, !P0 ; /* 0x000000040c047208 */ /* 0x002fe40004000000 */ /*2970*/ FSEL R5, R13, R5, !P0 ; /* 0x000000050d057208 */ /* 0x000fcc0004000000 */ /*2980*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*2990*/ FSEL R4, R14, R4, !P0 ; /* 0x000000040e047208 */ /* 0x002fe40004000000 */ /*29a0*/ FSEL R5, R15, R5, !P0 ; /* 0x000000050f057208 */ /* 0x000fcc0004000000 */ /*29b0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*29c0*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*29d0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*29e0*/ BRA 0x52e0 ; /* 0x000028f000007947 */ /* 0x000fea0003800000 */ /*29f0*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff047624 */ /* 0x000fca00078e00ff */ /*2a00*/ ISETP.GE.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fda0003f06270 */ /*2a10*/ @!P0 BRA 0x3ea0 ; /* 0x0000148000008947 */ /* 0x000fea0003800000 */ /*2a20*/ IMAD.SHL.U32 R6, R0, 0x4, RZ ; /* 0x0000000400067824 */ /* 0x001fe400078e00ff */ /*2a30*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fc800078e00ff */ /*2a40*/ IMAD.WIDE.U32 R6, R6, R7, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fca00078e0007 */ /*2a50*/ LDG.E.128.CONSTANT R12, [R6.64] ; /* 0x00000004060c7981 */ /* 0x000ea8000c1e9d00 */ /*2a60*/ LDG.E.128.CONSTANT R16, [R6.64+0x10] ; /* 0x0000100406107981 */ /* 0x000ee8000c1e9d00 */ /*2a70*/ LDG.E.128.CONSTANT R20, [R6.64+0x2000] ; /* 0x0020000406147981 */ /* 0x000f28000c1e9d00 */ /*2a80*/ LDG.E.128.CONSTANT R8, [R6.64+0x2010] ; /* 0x0020100406087981 */ /* 0x000f62000c1e9d00 */ /*2a90*/ ISETP.GE.AND P1, PT, R4, 0x1000, PT ; /* 0x000010000400780c */ /* 0x000fe20003f26270 */ /*2aa0*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fe200078e00ff */ /*2ab0*/ DSETP.GEU.AND P0, PT, R12, R14, PT ; /* 0x0000000e0c00722a */ /* 0x004e0c0003f0e000 */ /*2ac0*/ FSEL R2, R14, R12, !P0 ; /* 0x0000000c0e027208 */ /* 0x001fe40004000000 */ /*2ad0*/ FSEL R3, R15, R13, !P0 ; /* 0x0000000d0f037208 */ /* 0x000fcc0004000000 */ /*2ae0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x008e0c0003f0e000 */ /*2af0*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*2b00*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*2b10*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*2b20*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*2b30*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*2b40*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x010e0c0003f0e000 */ /*2b50*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*2b60*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*2b70*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*2b80*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*2b90*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fcc0004000000 */ /*2ba0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x020e0c0003f0e000 */ /*2bb0*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*2bc0*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*2bd0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2be0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*2bf0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fe20004000000 */ /*2c00*/ @!P1 BRA 0x2e60 ; /* 0x0000025000009947 */ /* 0x000fea0003800000 */ /*2c10*/ IADD3 R25, R4, -0x800, RZ ; /* 0xfffff80004197810 */ /* 0x000fe20007ffe0ff */ /*2c20*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fc800078e00ff */ /*2c30*/ IMAD.WIDE R4, R0, 0x8, R6 ; /* 0x0000000800047825 */ /* 0x000fca00078e0206 */ /*2c40*/ LDG.E.128.CONSTANT R20, [R4.64] ; /* 0x0000000404147981 */ /* 0x0000a8000c1e9d00 */ /*2c50*/ LDG.E.128.CONSTANT R12, [R4.64+0x10] ; /* 0x00001004040c7981 */ /* 0x0000e8000c1e9d00 */ /*2c60*/ LDG.E.128.CONSTANT R8, [R4.64+0x2000] ; /* 0x0020000404087981 */ /* 0x000128000c1e9d00 */ /*2c70*/ LDG.E.128.CONSTANT R16, [R4.64+0x2010] ; /* 0x0020100404107981 */ /* 0x000164000c1e9d00 */ /*2c80*/ IADD3 R4, -R0, c[0x0][0x170], RZ ; /* 0x00005c0000047a10 */ /* 0x001fc80007ffe1ff */ /*2c90*/ ISETP.GE.AND P1, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fe20003f26270 */ /*2ca0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x004e0c0003f0e000 */ /*2cb0*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*2cc0*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*2cd0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*2ce0*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*2cf0*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fcc0004000000 */ /*2d00*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x008e0c0003f0e000 */ /*2d10*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*2d20*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*2d30*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*2d40*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*2d50*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*2d60*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x010e0c0003f0e000 */ /*2d70*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*2d80*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*2d90*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2da0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*2db0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*2dc0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x020e0c0003f0e000 */ /*2dd0*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*2de0*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*2df0*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*2e00*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*2e10*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fe20004000000 */ /*2e20*/ @!P1 BRA 0x3a50 ; /* 0x00000c2000009947 */ /* 0x000fea0003800000 */ /*2e30*/ IADD3 R0, R0, 0x800, RZ ; /* 0x0000080000007810 */ /* 0x000fc80007ffe0ff */ /*2e40*/ ISETP.GT.AND P0, PT, R0, R25, PT ; /* 0x000000190000720c */ /* 0x000fda0003f04270 */ /*2e50*/ @!P0 BRA 0x2c30 ; /* 0xfffffdd000008947 */ /* 0x000fea000383ffff */ /*2e60*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fda0003f06270 */ /*2e70*/ @P0 BRA 0x3a50 ; /* 0x00000bd000000947 */ /* 0x000fea0003800000 */ /*2e80*/ S2R R45, SR_TID.X ; /* 0x00000000002d7919 */ /* 0x000e220000002100 */ /*2e90*/ IADD3 R44, -R0, c[0x0][0x170], RZ ; /* 0x00005c00002c7a10 */ /* 0x000fe20007ffe1ff */ /*2ea0*/ BSSY B1, 0x3a50 ; /* 0x00000ba000017945 */ /* 0x000fe60003800000 */ /*2eb0*/ ISETP.GE.AND P0, PT, R45, R44, PT ; /* 0x0000002c2d00720c */ /* 0x001fda0003f06270 */ /*2ec0*/ @P0 BRA 0x3a40 ; /* 0x00000b7000000947 */ /* 0x000fea0003800000 */ /*2ed0*/ LOP3.LUT R5, RZ, R45, RZ, 0x33, !PT ; /* 0x0000002dff057212 */ /* 0x000fe200078e33ff */ /*2ee0*/ BSSY B2, 0x3060 ; /* 0x0000017000027945 */ /* 0x000fe60003800000 */ /*2ef0*/ IADD3 R5, -R0, c[0x0][0x170], R5 ; /* 0x00005c0000057a10 */ /* 0x000fc80007ffe105 */ /*2f00*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*2f10*/ ISETP.GE.U32.AND P2, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f46070 */ /*2f20*/ LOP3.LUT P0, R6, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304067812 */ /* 0x000fda000780c0ff */ /*2f30*/ @!P0 BRA 0x3050 ; /* 0x0000011000008947 */ /* 0x000fea0003800000 */ /*2f40*/ IMAD.IADD R4, R45, 0x1, R0 ; /* 0x000000012d047824 */ /* 0x000fe400078e0200 */ /*2f50*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*2f60*/ IMAD.WIDE R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fc800078e0205 */ /*2f70*/ IMAD.MOV.U32 R7, RZ, RZ, R4 ; /* 0x000000ffff077224 */ /* 0x000fe400078e0004 */ /*2f80*/ IMAD.MOV.U32 R8, RZ, RZ, R5 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0005 */ /*2f90*/ IMAD.MOV.U32 R4, RZ, RZ, R7 ; /* 0x000000ffff047224 */ /* 0x000fe400078e0007 */ /*2fa0*/ IMAD.MOV.U32 R5, RZ, RZ, R8 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e0008 */ /*2fb0*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e9b00 */ /*2fc0*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*2fd0*/ IADD3 R7, P3, R7, 0x800, RZ ; /* 0x0000080007077810 */ /* 0x000fe40007f7e0ff */ /*2fe0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*2ff0*/ IADD3 R45, R45, 0x100, RZ ; /* 0x000001002d2d7810 */ /* 0x000fe20007ffe0ff */ /*3000*/ IMAD.X R8, RZ, RZ, R8, P3 ; /* 0x000000ffff087224 */ /* 0x000fe200018e0608 */ /*3010*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*3020*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*3030*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*3040*/ @P1 BRA 0x2f90 ; /* 0xffffff4000001947 */ /* 0x000fea000383ffff */ /*3050*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3060*/ @!P2 BRA 0x3a40 ; /* 0x000009d00000a947 */ /* 0x000fea0003800000 */ /*3070*/ IMAD.IADD R6, R44, 0x1, -R45 ; /* 0x000000012c067824 */ /* 0x000fe200078e0a2d */ /*3080*/ BSSY B2, 0x3630 ; /* 0x000005a000027945 */ /* 0x000fe20003800000 */ /*3090*/ IMAD.IADD R0, R45, 0x1, R0 ; /* 0x000000012d007824 */ /* 0x000fe200078e0200 */ /*30a0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0f070 */ /*30b0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x8 ; /* 0x00000008ff097424 */ /* 0x000fe200078e00ff */ /*30c0*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe40003f24270 */ /*30d0*/ IADD3 R16, R0.reuse, 0x300, RZ ; /* 0x0000030000107810 */ /* 0x040fe20007ffe0ff */ /*30e0*/ IMAD.WIDE R4, R0.reuse, R9, c[0x0][0x160] ; /* 0x0000580000047625 */ /* 0x040fe200078e0209 */ /*30f0*/ IADD3 R12, R0, 0x200, RZ ; /* 0x00000200000c7810 */ /* 0x000fc40007ffe0ff */ /*3100*/ IADD3 R8, R0, 0x100, RZ ; /* 0x0000010000087810 */ /* 0x000fe20007ffe0ff */ /*3110*/ IMAD.WIDE R16, R16, R9, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fc800078e0209 */ /*3120*/ IMAD.WIDE R12, R12, R9, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc800078e0209 */ /*3130*/ IMAD.WIDE R8, R8, R9, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0209 */ /*3140*/ @!P1 BRA 0x3620 ; /* 0x000004d000009947 */ /* 0x000fea0003800000 */ /*3150*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*3160*/ IADD3 R0, R44, -0xc00, RZ ; /* 0xfffff4002c007810 */ /* 0x000fe40007ffe0ff */ /*3170*/ LDG.E.64.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x0000a8000c1e9b00 */ /*3180*/ LDG.E.64.CONSTANT R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x0002e8000c1e9b00 */ /*3190*/ LDG.E.64.CONSTANT R14, [R12.64] ; /* 0x000000040c0e7981 */ /* 0x000968000c1e9b00 */ /*31a0*/ LDG.E.64.CONSTANT R18, [R16.64] ; /* 0x0000000410127981 */ /* 0x0000e8000c1e9b00 */ /*31b0*/ LDG.E.64.CONSTANT R20, [R4.64+0x2000] ; /* 0x0020000404147981 */ /* 0x000168000c1e9b00 */ /*31c0*/ LDG.E.64.CONSTANT R22, [R8.64+0x2000] ; /* 0x0020000408167981 */ /* 0x000368000c1e9b00 */ /*31d0*/ LDG.E.64.CONSTANT R24, [R12.64+0x2000] ; /* 0x002000040c187981 */ /* 0x000968000c1e9b00 */ /*31e0*/ LDG.E.64.CONSTANT R26, [R16.64+0x2000] ; /* 0x00200004101a7981 */ /* 0x000168000c1e9b00 */ /*31f0*/ LDG.E.64.CONSTANT R28, [R4.64+0x4000] ; /* 0x00400004041c7981 */ /* 0x000168000c1e9b00 */ /*3200*/ LDG.E.64.CONSTANT R30, [R8.64+0x4000] ; /* 0x00400004081e7981 */ /* 0x000368000c1e9b00 */ /*3210*/ LDG.E.64.CONSTANT R32, [R12.64+0x4000] ; /* 0x004000040c207981 */ /* 0x000968000c1e9b00 */ /*3220*/ LDG.E.64.CONSTANT R34, [R16.64+0x4000] ; /* 0x0040000410227981 */ /* 0x000168000c1e9b00 */ /*3230*/ LDG.E.64.CONSTANT R36, [R4.64+0x6000] ; /* 0x0060000404247981 */ /* 0x000168000c1e9b00 */ /*3240*/ LDG.E.64.CONSTANT R38, [R8.64+0x6000] ; /* 0x0060000408267981 */ /* 0x000368000c1e9b00 */ /*3250*/ LDG.E.64.CONSTANT R40, [R12.64+0x6000] ; /* 0x006000040c287981 */ /* 0x000968000c1e9b00 */ /*3260*/ LDG.E.64.CONSTANT R42, [R16.64+0x6000] ; /* 0x00600004102a7981 */ /* 0x000162000c1e9b00 */ /*3270*/ IADD3 R45, R45, 0x1000, RZ ; /* 0x000010002d2d7810 */ /* 0x000fc40007ffe0ff */ /*3280*/ IADD3 R8, P5, R8, 0x8000, RZ ; /* 0x0000800008087810 */ /* 0x002fe40007fbe0ff */ /*3290*/ ISETP.GE.AND P2, PT, R45, R0, PT ; /* 0x000000002d00720c */ /* 0x000fe40003f46270 */ /*32a0*/ IADD3 R12, P4, R12, 0x8000, RZ ; /* 0x000080000c0c7810 */ /* 0x010fe20007f9e0ff */ /*32b0*/ IMAD.X R9, RZ, RZ, R9, P5 ; /* 0x000000ffff097224 */ /* 0x000fe200028e0609 */ /*32c0*/ IADD3 R4, P6, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fe40007fde0ff */ /*32d0*/ IADD3 R16, P3, R16, 0x8000, RZ ; /* 0x0000800010107810 */ /* 0x000fe20007f7e0ff */ /*32e0*/ IMAD.X R13, RZ, RZ, R13, P4 ; /* 0x000000ffff0d7224 */ /* 0x000fe400020e060d */ /*32f0*/ IMAD.X R5, RZ, RZ, R5, P6 ; /* 0x000000ffff057224 */ /* 0x000fc400030e0605 */ /*3300*/ IMAD.X R17, RZ, RZ, R17, P3 ; /* 0x000000ffff117224 */ /* 0x000fe200018e0611 */ /*3310*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x004e0c0003f2e000 */ /*3320*/ FSEL R2, R6, R2, !P1 ; /* 0x0000000206027208 */ /* 0x001fe40004800000 */ /*3330*/ FSEL R3, R7, R3, !P1 ; /* 0x0000000307037208 */ /* 0x000fcc0004800000 */ /*3340*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f2e000 */ /*3350*/ FSEL R2, R10, R2, !P1 ; /* 0x000000020a027208 */ /* 0x001fe40004800000 */ /*3360*/ FSEL R3, R11, R3, !P1 ; /* 0x000000030b037208 */ /* 0x000fcc0004800000 */ /*3370*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f2e000 */ /*3380*/ FSEL R2, R14, R2, !P1 ; /* 0x000000020e027208 */ /* 0x001fe40004800000 */ /*3390*/ FSEL R3, R15, R3, !P1 ; /* 0x000000030f037208 */ /* 0x000fcc0004800000 */ /*33a0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*33b0*/ FSEL R2, R18, R2, !P1 ; /* 0x0000000212027208 */ /* 0x001fe40004800000 */ /*33c0*/ FSEL R3, R19, R3, !P1 ; /* 0x0000000313037208 */ /* 0x000fcc0004800000 */ /*33d0*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*33e0*/ FSEL R2, R20, R2, !P1 ; /* 0x0000000214027208 */ /* 0x001fe40004800000 */ /*33f0*/ FSEL R3, R21, R3, !P1 ; /* 0x0000000315037208 */ /* 0x000fcc0004800000 */ /*3400*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*3410*/ FSEL R2, R22, R2, !P1 ; /* 0x0000000216027208 */ /* 0x001fe40004800000 */ /*3420*/ FSEL R3, R23, R3, !P1 ; /* 0x0000000317037208 */ /* 0x000fcc0004800000 */ /*3430*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*3440*/ FSEL R2, R24, R2, !P1 ; /* 0x0000000218027208 */ /* 0x001fe40004800000 */ /*3450*/ FSEL R3, R25, R3, !P1 ; /* 0x0000000319037208 */ /* 0x000fcc0004800000 */ /*3460*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*3470*/ FSEL R2, R26, R2, !P1 ; /* 0x000000021a027208 */ /* 0x001fe40004800000 */ /*3480*/ FSEL R3, R27, R3, !P1 ; /* 0x000000031b037208 */ /* 0x000fcc0004800000 */ /*3490*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*34a0*/ FSEL R2, R28, R2, !P1 ; /* 0x000000021c027208 */ /* 0x001fe40004800000 */ /*34b0*/ FSEL R3, R29, R3, !P1 ; /* 0x000000031d037208 */ /* 0x000fcc0004800000 */ /*34c0*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*34d0*/ FSEL R2, R30, R2, !P1 ; /* 0x000000021e027208 */ /* 0x001fe40004800000 */ /*34e0*/ FSEL R3, R31, R3, !P1 ; /* 0x000000031f037208 */ /* 0x000fcc0004800000 */ /*34f0*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*3500*/ FSEL R2, R32, R2, !P1 ; /* 0x0000000220027208 */ /* 0x001fe40004800000 */ /*3510*/ FSEL R3, R33, R3, !P1 ; /* 0x0000000321037208 */ /* 0x000fcc0004800000 */ /*3520*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x000e0c0003f2e000 */ /*3530*/ FSEL R2, R34, R2, !P1 ; /* 0x0000000222027208 */ /* 0x001fe40004800000 */ /*3540*/ FSEL R3, R35, R3, !P1 ; /* 0x0000000323037208 */ /* 0x000fcc0004800000 */ /*3550*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x000e0c0003f2e000 */ /*3560*/ FSEL R2, R36, R2, !P1 ; /* 0x0000000224027208 */ /* 0x001fe40004800000 */ /*3570*/ FSEL R3, R37, R3, !P1 ; /* 0x0000000325037208 */ /* 0x000fcc0004800000 */ /*3580*/ DSETP.GEU.AND P1, PT, R2, R38, PT ; /* 0x000000260200722a */ /* 0x000e0c0003f2e000 */ /*3590*/ FSEL R2, R38, R2, !P1 ; /* 0x0000000226027208 */ /* 0x001fe40004800000 */ /*35a0*/ FSEL R3, R39, R3, !P1 ; /* 0x0000000327037208 */ /* 0x000fcc0004800000 */ /*35b0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x000e0c0003f2e000 */ /*35c0*/ FSEL R2, R40, R2, !P1 ; /* 0x0000000228027208 */ /* 0x001fe40004800000 */ /*35d0*/ FSEL R3, R41, R3, !P1 ; /* 0x0000000329037208 */ /* 0x000fcc0004800000 */ /*35e0*/ DSETP.GEU.AND P1, PT, R2, R42, PT ; /* 0x0000002a0200722a */ /* 0x000e0c0003f2e000 */ /*35f0*/ FSEL R2, R42, R2, !P1 ; /* 0x000000022a027208 */ /* 0x001fe40004800000 */ /*3600*/ FSEL R3, R43, R3, !P1 ; /* 0x000000032b037208 */ /* 0x000fe20004800000 */ /*3610*/ @!P2 BRA 0x3170 ; /* 0xfffffb500000a947 */ /* 0x000fea000383ffff */ /*3620*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3630*/ IMAD.IADD R0, R44, 0x1, -R45 ; /* 0x000000012c007824 */ /* 0x000fe200078e0a2d */ /*3640*/ BSSY B2, 0x3920 ; /* 0x000002d000027945 */ /* 0x000fe80003800000 */ /*3650*/ ISETP.GT.AND P1, PT, R0, 0x400, PT ; /* 0x000004000000780c */ /* 0x000fda0003f24270 */ /*3660*/ @!P1 BRA 0x3910 ; /* 0x000002a000009947 */ /* 0x000fea0003800000 */ /*3670*/ LDG.E.64.CONSTANT R26, [R4.64] ; /* 0x00000004041a7981 */ /* 0x0000a8000c1e9b00 */ /*3680*/ LDG.E.64.CONSTANT R24, [R8.64] ; /* 0x0000000408187981 */ /* 0x0002e8000c1e9b00 */ /*3690*/ LDG.E.64.CONSTANT R22, [R12.64] ; /* 0x000000040c167981 */ /* 0x000968000c1e9b00 */ /*36a0*/ LDG.E.64.CONSTANT R20, [R16.64] ; /* 0x0000000410147981 */ /* 0x0000e8000c1e9b00 */ /*36b0*/ LDG.E.64.CONSTANT R18, [R4.64+0x2000] ; /* 0x0020000404127981 */ /* 0x000168000c1e9b00 */ /*36c0*/ LDG.E.64.CONSTANT R14, [R8.64+0x2000] ; /* 0x00200004080e7981 */ /* 0x000368000c1e9b00 */ /*36d0*/ LDG.E.64.CONSTANT R10, [R12.64+0x2000] ; /* 0x002000040c0a7981 */ /* 0x000968000c1e9b00 */ /*36e0*/ LDG.E.64.CONSTANT R6, [R16.64+0x2000] ; /* 0x0020000410067981 */ /* 0x000962000c1e9b00 */ /*36f0*/ IADD3 R4, P5, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fc40007fbe0ff */ /*3700*/ IADD3 R8, P4, R8, 0x4000, RZ ; /* 0x0000400008087810 */ /* 0x002fe40007f9e0ff */ /*3710*/ IADD3 R45, R45, 0x800, RZ ; /* 0x000008002d2d7810 */ /* 0x000fe20007ffe0ff */ /*3720*/ IMAD.X R5, RZ, RZ, R5, P5 ; /* 0x000000ffff057224 */ /* 0x000fe200028e0605 */ /*3730*/ IADD3 R12, P3, R12, 0x4000, RZ ; /* 0x000040000c0c7810 */ /* 0x010fe20007f7e0ff */ /*3740*/ IMAD.X R9, RZ, RZ, R9, P4 ; /* 0x000000ffff097224 */ /* 0x000fe200020e0609 */ /*3750*/ IADD3 R16, P2, R16, 0x4000, RZ ; /* 0x0000400010107810 */ /* 0x000fc60007f5e0ff */ /*3760*/ IMAD.X R13, RZ, RZ, R13, P3 ; /* 0x000000ffff0d7224 */ /* 0x000fe400018e060d */ /*3770*/ IMAD.X R17, RZ, RZ, R17, P2 ; /* 0x000000ffff117224 */ /* 0x000fe200010e0611 */ /*3780*/ DSETP.GEU.AND P0, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x004e0c0003f0e000 */ /*3790*/ FSEL R2, R26, R2, !P0 ; /* 0x000000021a027208 */ /* 0x001fe40004000000 */ /*37a0*/ FSEL R3, R27, R3, !P0 ; /* 0x000000031b037208 */ /* 0x000fcc0004000000 */ /*37b0*/ DSETP.GEU.AND P0, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x008e0c0003f0e000 */ /*37c0*/ FSEL R2, R24, R2, !P0 ; /* 0x0000000218027208 */ /* 0x001fe40004000000 */ /*37d0*/ FSEL R3, R25, R3, !P0 ; /* 0x0000000319037208 */ /* 0x000fcc0004000000 */ /*37e0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x020e0c0003f0e000 */ /*37f0*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*3800*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fcc0004000000 */ /*3810*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*3820*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*3830*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*3840*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*3850*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*3860*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*3870*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*3880*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*3890*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*38a0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*38b0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*38c0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fe40004000000 */ /*38d0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*38e0*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f2e000 */ /*38f0*/ FSEL R2, R6, R2, !P1 ; /* 0x0000000206027208 */ /* 0x001fe40004800000 */ /*3900*/ FSEL R3, R7, R3, !P1 ; /* 0x0000000307037208 */ /* 0x000fe40004800000 */ /*3910*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3920*/ ISETP.LT.OR P0, PT, R45, R44, P0 ; /* 0x0000002c2d00720c */ /* 0x000fda0000701670 */ /*3930*/ @!P0 BRA 0x3a40 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*3940*/ LDG.E.64.CONSTANT R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea8000c1e9b00 */ /*3950*/ LDG.E.64.CONSTANT R6, [R8.64] ; /* 0x0000000408067981 */ /* 0x0000e8000c1e9b00 */ /*3960*/ LDG.E.64.CONSTANT R10, [R16.64] ; /* 0x00000004100a7981 */ /* 0x000f28000c1e9b00 */ /*3970*/ LDG.E.64.CONSTANT R8, [R12.64] ; /* 0x000000040c087981 */ /* 0x001f62000c1e9b00 */ /*3980*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*3990*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*39a0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*39b0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x008e0c0003f0e000 */ /*39c0*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*39d0*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*39e0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x020e0c0003f0e000 */ /*39f0*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*3a00*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*3a10*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*3a20*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*3a30*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fe40004000000 */ /*3a40*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3a50*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x000fe800000e0000 */ /*3a60*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*3a70*/ S2R R0, SR_LANEID ; /* 0x0000000000007919 */ /* 0x000e620000000000 */ /*3a80*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e220003f0e000 */ /*3a90*/ ISETP.NE.AND P1, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x002fca0003f25270 */ /*3aa0*/ ISETP.LT.AND P0, PT, R0, 0x1f, !P0 ; /* 0x0000001f0000780c */ /* 0x001fc80004701270 */ /*3ab0*/ FSEL R6, R4, R2, P0 ; /* 0x0000000204067208 */ /* 0x000fe40000000000 */ /*3ac0*/ FSEL R7, R5, R3, P0 ; /* 0x0000000305077208 */ /* 0x000fc60000000000 */ /*3ad0*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe800000e0000 */ /*3ae0*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2400000e0000 */ /*3af0*/ DSETP.GEU.AND P0, PT, R6, R4, PT ; /* 0x000000040600722a */ /* 0x001e0c0003f0e000 */ /*3b00*/ ISETP.LT.AND P0, PT, R0, 0x1e, !P0 ; /* 0x0000001e0000780c */ /* 0x001fc80004701270 */ /*3b10*/ FSEL R4, R4, R6, P0 ; /* 0x0000000604047208 */ /* 0x000fe40000000000 */ /*3b20*/ FSEL R5, R5, R7, P0 ; /* 0x0000000705057208 */ /* 0x000fc60000000000 */ /*3b30*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*3b40*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*3b50*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*3b60*/ ISETP.LT.AND P0, PT, R0, 0x1c, !P0 ; /* 0x0000001c0000780c */ /* 0x001fc80004701270 */ /*3b70*/ FSEL R8, R2, R4, P0 ; /* 0x0000000402087208 */ /* 0x000fe40000000000 */ /*3b80*/ FSEL R9, R3, R5, P0 ; /* 0x0000000503097208 */ /* 0x000fe20000000000 */ /*3b90*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000e280000002100 */ /*3ba0*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe800000e0000 */ /*3bb0*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e6200000e0000 */ /*3bc0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x1f, R4 ; /* 0x0000001fff059819 */ /* 0x001fc80000011404 */ /*3bd0*/ @!P1 LEA.HI R5, R5, R4, RZ, 0x5 ; /* 0x0000000405059211 */ /* 0x000fe200078f28ff */ /*3be0*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x002e060003f0e000 */ /*3bf0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff059819 */ /* 0x000fc60000011405 */ /*3c00*/ ISETP.LT.AND P0, PT, R0, 0x18, !P0 ; /* 0x000000180000780c */ /* 0x001fe40004701270 */ /*3c10*/ @!P1 IMAD.SHL.U32 R5, R5, 0x8, RZ ; /* 0x0000000805059824 */ /* 0x000fe400078e00ff */ /*3c20*/ FSEL R6, R2, R8, P0 ; /* 0x0000000802067208 */ /* 0x000fe40000000000 */ /*3c30*/ FSEL R7, R3, R9, P0 ; /* 0x0000000903077208 */ /* 0x000fc60000000000 */ /*3c40*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*3c50*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*3c60*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x001e0c0003f0e000 */ /*3c70*/ ISETP.LT.AND P0, PT, R0, 0x10, !P0 ; /* 0x000000100000780c */ /* 0x001fe20004701270 */ /*3c80*/ IMAD.MOV.U32 R0, RZ, RZ, R4 ; /* 0x000000ffff007224 */ /* 0x000fc600078e0004 */ /*3c90*/ FSEL R2, R2, R6, P0 ; /* 0x0000000602027208 */ /* 0x000fe40000000000 */ /*3ca0*/ FSEL R3, R3, R7, P0 ; /* 0x0000000703037208 */ /* 0x000fe40000000000 */ /*3cb0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fc60003f05270 */ /*3cc0*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*3cd0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*3ce0*/ @P0 BRA 0x52e0 ; /* 0x000015f000000947 */ /* 0x000fea0003800000 */ /*3cf0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*3d00*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*3d10*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*3d20*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*3d30*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*3d40*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*3d50*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*3d60*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*3d70*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*3d80*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*3d90*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*3da0*/ FSEL R4, R8, R2, !P0 ; /* 0x0000000208047208 */ /* 0x001fe40004000000 */ /*3db0*/ FSEL R5, R9, R3, !P0 ; /* 0x0000000309057208 */ /* 0x000fe40004000000 */ /*3dc0*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*3dd0*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*3de0*/ FSEL R4, R10, R4, !P0 ; /* 0x000000040a047208 */ /* 0x002fe40004000000 */ /*3df0*/ FSEL R5, R11, R5, !P0 ; /* 0x000000050b057208 */ /* 0x000fcc0004000000 */ /*3e00*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*3e10*/ FSEL R4, R12, R4, !P0 ; /* 0x000000040c047208 */ /* 0x002fe40004000000 */ /*3e20*/ FSEL R5, R13, R5, !P0 ; /* 0x000000050d057208 */ /* 0x000fcc0004000000 */ /*3e30*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*3e40*/ FSEL R4, R14, R4, !P0 ; /* 0x000000040e047208 */ /* 0x002fe40004000000 */ /*3e50*/ FSEL R5, R15, R5, !P0 ; /* 0x000000050f057208 */ /* 0x000fcc0004000000 */ /*3e60*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*3e70*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*3e80*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*3e90*/ BRA 0x52e0 ; /* 0x0000144000007947 */ /* 0x000fea0003800000 */ /*3ea0*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*3eb0*/ BSSY B1, 0x3f40 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*3ec0*/ IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0000 */ /*3ed0*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fd4000001ff00 */ /*3ee0*/ @P0 BRA 0x3f30 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*3ef0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x000fc800078e00ff */ /*3f00*/ IMAD.WIDE R2, R0, R3, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fcc00078e0203 */ /*3f10*/ LDG.E.64.CONSTANT R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e9b00 */ /*3f20*/ IADD3 R5, R0, 0x100, RZ ; /* 0x0000010000057810 */ /* 0x000fc60007ffe0ff */ /*3f30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3f40*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*3f50*/ BSSY B1, 0x49b0 ; /* 0x00000a5000017945 */ /* 0x000fd80003800000 */ /*3f60*/ @P0 BRA 0x49a0 ; /* 0x00000a3000000947 */ /* 0x000fea0003800000 */ /*3f70*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*3f80*/ BSSY B2, 0x40f0 ; /* 0x0000016000027945 */ /* 0x000fe60003800000 */ /*3f90*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*3fa0*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*3fb0*/ ISETP.GE.U32.AND P2, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f46070 */ /*3fc0*/ LOP3.LUT P0, R8, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306087812 */ /* 0x000fda000780c0ff */ /*3fd0*/ @!P0 BRA 0x40e0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*3fe0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*3ff0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fc800078e0206 */ /*4000*/ IMAD.MOV.U32 R9, RZ, RZ, R6 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0006 */ /*4010*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*4020*/ IMAD.MOV.U32 R6, RZ, RZ, R9 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0009 */ /*4030*/ IMAD.MOV.U32 R7, RZ, RZ, R10 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e000a */ /*4040*/ LDG.E.64.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e9b00 */ /*4050*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*4060*/ IADD3 R9, P3, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fe40007f7e0ff */ /*4070*/ ISETP.NE.AND P1, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f25270 */ /*4080*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe20007ffe0ff */ /*4090*/ IMAD.X R10, RZ, RZ, R10, P3 ; /* 0x000000ffff0a7224 */ /* 0x000fe200018e060a */ /*40a0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f0e000 */ /*40b0*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*40c0*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fe20004000000 */ /*40d0*/ @P1 BRA 0x4020 ; /* 0xffffff4000001947 */ /* 0x000fea000383ffff */ /*40e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*40f0*/ @!P2 BRA 0x49a0 ; /* 0x000008a00000a947 */ /* 0x000fea0003800000 */ /*4100*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x000fe20007ffe1ff */ /*4110*/ BSSY B2, 0x45f0 ; /* 0x000004d000027945 */ /* 0x000fe20003800000 */ /*4120*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*4130*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe20003f24270 */ /*4140*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*4150*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fd000078e0206 */ /*4160*/ @!P1 BRA 0x45e0 ; /* 0x0000047000009947 */ /* 0x000fea0003800000 */ /*4170*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*4180*/ IADD3 R38, R4, -0xc00, RZ ; /* 0xfffff40004267810 */ /* 0x000fe40007ffe0ff */ /*4190*/ LDG.E.64.CONSTANT R40, [R6.64] ; /* 0x0000000406287981 */ /* 0x0000a8000c1e9b00 */ /*41a0*/ LDG.E.64.CONSTANT R36, [R6.64+0x800] ; /* 0x0008000406247981 */ /* 0x0000e8000c1e9b00 */ /*41b0*/ LDG.E.64.CONSTANT R34, [R6.64+0x1000] ; /* 0x0010000406227981 */ /* 0x000128000c1e9b00 */ /*41c0*/ LDG.E.64.CONSTANT R32, [R6.64+0x1800] ; /* 0x0018000406207981 */ /* 0x0000e8000c1e9b00 */ /*41d0*/ LDG.E.64.CONSTANT R30, [R6.64+0x2000] ; /* 0x00200004061e7981 */ /* 0x000128000c1e9b00 */ /*41e0*/ LDG.E.64.CONSTANT R28, [R6.64+0x2800] ; /* 0x00280004061c7981 */ /* 0x000128000c1e9b00 */ /*41f0*/ LDG.E.64.CONSTANT R26, [R6.64+0x3000] ; /* 0x00300004061a7981 */ /* 0x000128000c1e9b00 */ /*4200*/ LDG.E.64.CONSTANT R24, [R6.64+0x3800] ; /* 0x0038000406187981 */ /* 0x000128000c1e9b00 */ /*4210*/ LDG.E.64.CONSTANT R22, [R6.64+0x4000] ; /* 0x0040000406167981 */ /* 0x000128000c1e9b00 */ /*4220*/ LDG.E.64.CONSTANT R20, [R6.64+0x4800] ; /* 0x0048000406147981 */ /* 0x000128000c1e9b00 */ /*4230*/ LDG.E.64.CONSTANT R18, [R6.64+0x5000] ; /* 0x0050000406127981 */ /* 0x000128000c1e9b00 */ /*4240*/ LDG.E.64.CONSTANT R16, [R6.64+0x5800] ; /* 0x0058000406107981 */ /* 0x000128000c1e9b00 */ /*4250*/ LDG.E.64.CONSTANT R14, [R6.64+0x6000] ; /* 0x00600004060e7981 */ /* 0x000128000c1e9b00 */ /*4260*/ LDG.E.64.CONSTANT R12, [R6.64+0x6800] ; /* 0x00680004060c7981 */ /* 0x000128000c1e9b00 */ /*4270*/ LDG.E.64.CONSTANT R10, [R6.64+0x7000] ; /* 0x00700004060a7981 */ /* 0x000128000c1e9b00 */ /*4280*/ LDG.E.64.CONSTANT R8, [R6.64+0x7800] ; /* 0x0078000406087981 */ /* 0x000122000c1e9b00 */ /*4290*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*42a0*/ ISETP.GE.AND P2, PT, R5, R38, PT ; /* 0x000000260500720c */ /* 0x000fe40003f46270 */ /*42b0*/ IADD3 R6, P3, R6, 0x8000, RZ ; /* 0x0000800006067810 */ /* 0x001fca0007f7e0ff */ /*42c0*/ IMAD.X R7, RZ, RZ, R7, P3 ; /* 0x000000ffff077224 */ /* 0x000fe200018e0607 */ /*42d0*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x024e0c0003f2e000 */ /*42e0*/ FSEL R2, R40, R2, !P1 ; /* 0x0000000228027208 */ /* 0x001fe40004800000 */ /*42f0*/ FSEL R3, R41, R3, !P1 ; /* 0x0000000329037208 */ /* 0x000fcc0004800000 */ /*4300*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x008e0c0003f2e000 */ /*4310*/ FSEL R2, R36, R2, !P1 ; /* 0x0000000224027208 */ /* 0x001fe40004800000 */ /*4320*/ FSEL R3, R37, R3, !P1 ; /* 0x0000000325037208 */ /* 0x000fcc0004800000 */ /*4330*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x010e0c0003f2e000 */ /*4340*/ FSEL R2, R34, R2, !P1 ; /* 0x0000000222027208 */ /* 0x001fe40004800000 */ /*4350*/ FSEL R3, R35, R3, !P1 ; /* 0x0000000323037208 */ /* 0x000fcc0004800000 */ /*4360*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*4370*/ FSEL R2, R32, R2, !P1 ; /* 0x0000000220027208 */ /* 0x001fe40004800000 */ /*4380*/ FSEL R3, R33, R3, !P1 ; /* 0x0000000321037208 */ /* 0x000fcc0004800000 */ /*4390*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*43a0*/ FSEL R2, R30, R2, !P1 ; /* 0x000000021e027208 */ /* 0x001fe40004800000 */ /*43b0*/ FSEL R3, R31, R3, !P1 ; /* 0x000000031f037208 */ /* 0x000fcc0004800000 */ /*43c0*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*43d0*/ FSEL R2, R28, R2, !P1 ; /* 0x000000021c027208 */ /* 0x001fe40004800000 */ /*43e0*/ FSEL R3, R29, R3, !P1 ; /* 0x000000031d037208 */ /* 0x000fcc0004800000 */ /*43f0*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*4400*/ FSEL R2, R26, R2, !P1 ; /* 0x000000021a027208 */ /* 0x001fe40004800000 */ /*4410*/ FSEL R3, R27, R3, !P1 ; /* 0x000000031b037208 */ /* 0x000fcc0004800000 */ /*4420*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*4430*/ FSEL R2, R24, R2, !P1 ; /* 0x0000000218027208 */ /* 0x001fe40004800000 */ /*4440*/ FSEL R3, R25, R3, !P1 ; /* 0x0000000319037208 */ /* 0x000fcc0004800000 */ /*4450*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*4460*/ FSEL R2, R22, R2, !P1 ; /* 0x0000000216027208 */ /* 0x001fe40004800000 */ /*4470*/ FSEL R3, R23, R3, !P1 ; /* 0x0000000317037208 */ /* 0x000fcc0004800000 */ /*4480*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*4490*/ FSEL R2, R20, R2, !P1 ; /* 0x0000000214027208 */ /* 0x001fe40004800000 */ /*44a0*/ FSEL R3, R21, R3, !P1 ; /* 0x0000000315037208 */ /* 0x000fcc0004800000 */ /*44b0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*44c0*/ FSEL R2, R18, R2, !P1 ; /* 0x0000000212027208 */ /* 0x001fe40004800000 */ /*44d0*/ FSEL R3, R19, R3, !P1 ; /* 0x0000000313037208 */ /* 0x000fcc0004800000 */ /*44e0*/ DSETP.GEU.AND P1, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f2e000 */ /*44f0*/ FSEL R2, R16, R2, !P1 ; /* 0x0000000210027208 */ /* 0x001fe40004800000 */ /*4500*/ FSEL R3, R17, R3, !P1 ; /* 0x0000000311037208 */ /* 0x000fcc0004800000 */ /*4510*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f2e000 */ /*4520*/ FSEL R2, R14, R2, !P1 ; /* 0x000000020e027208 */ /* 0x001fe40004800000 */ /*4530*/ FSEL R3, R15, R3, !P1 ; /* 0x000000030f037208 */ /* 0x000fcc0004800000 */ /*4540*/ DSETP.GEU.AND P1, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f2e000 */ /*4550*/ FSEL R2, R12, R2, !P1 ; /* 0x000000020c027208 */ /* 0x001fe40004800000 */ /*4560*/ FSEL R3, R13, R3, !P1 ; /* 0x000000030d037208 */ /* 0x000fcc0004800000 */ /*4570*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*4580*/ FSEL R2, R10, R2, !P1 ; /* 0x000000020a027208 */ /* 0x001fe40004800000 */ /*4590*/ FSEL R3, R11, R3, !P1 ; /* 0x000000030b037208 */ /* 0x000fcc0004800000 */ /*45a0*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*45b0*/ FSEL R2, R8, R2, !P1 ; /* 0x0000000208027208 */ /* 0x001fe40004800000 */ /*45c0*/ FSEL R3, R9, R3, !P1 ; /* 0x0000000309037208 */ /* 0x000fe20004800000 */ /*45d0*/ @!P2 BRA 0x4190 ; /* 0xfffffbb00000a947 */ /* 0x000fea000383ffff */ /*45e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*45f0*/ IADD3 R8, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x000fe20007ffe1ff */ /*4600*/ BSSY B2, 0x4880 ; /* 0x0000027000027945 */ /* 0x000fe60003800000 */ /*4610*/ ISETP.GT.AND P1, PT, R8, 0x400, PT ; /* 0x000004000800780c */ /* 0x000fda0003f24270 */ /*4620*/ @!P1 BRA 0x4870 ; /* 0x0000024000009947 */ /* 0x000fea0003800000 */ /*4630*/ LDG.E.64.CONSTANT R10, [R6.64] ; /* 0x00000004060a7981 */ /* 0x0000a8000c1e9b00 */ /*4640*/ LDG.E.64.CONSTANT R12, [R6.64+0x800] ; /* 0x00080004060c7981 */ /* 0x0000e8000c1e9b00 */ /*4650*/ LDG.E.64.CONSTANT R14, [R6.64+0x1000] ; /* 0x00100004060e7981 */ /* 0x000128000c1e9b00 */ /*4660*/ LDG.E.64.CONSTANT R16, [R6.64+0x1800] ; /* 0x0018000406107981 */ /* 0x0000e8000c1e9b00 */ /*4670*/ LDG.E.64.CONSTANT R18, [R6.64+0x2000] ; /* 0x0020000406127981 */ /* 0x000128000c1e9b00 */ /*4680*/ LDG.E.64.CONSTANT R20, [R6.64+0x2800] ; /* 0x0028000406147981 */ /* 0x000128000c1e9b00 */ /*4690*/ LDG.E.64.CONSTANT R22, [R6.64+0x3000] ; /* 0x0030000406167981 */ /* 0x000128000c1e9b00 */ /*46a0*/ LDG.E.64.CONSTANT R8, [R6.64+0x3800] ; /* 0x0038000406087981 */ /* 0x000122000c1e9b00 */ /*46b0*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fc40007ffe0ff */ /*46c0*/ IADD3 R6, P2, R6, 0x4000, RZ ; /* 0x0000400006067810 */ /* 0x001fca0007f5e0ff */ /*46d0*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fe200010e0607 */ /*46e0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x024e0c0003f0e000 */ /*46f0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*4700*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*4710*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x008e0c0003f0e000 */ /*4720*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*4730*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*4740*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x010e0c0003f0e000 */ /*4750*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*4760*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*4770*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*4780*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*4790*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*47a0*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*47b0*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*47c0*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*47d0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*47e0*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*47f0*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*4800*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*4810*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*4820*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fe40004000000 */ /*4830*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*4840*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*4850*/ FSEL R2, R8, R2, !P1 ; /* 0x0000000208027208 */ /* 0x001fe40004800000 */ /*4860*/ FSEL R3, R9, R3, !P1 ; /* 0x0000000309037208 */ /* 0x000fe40004800000 */ /*4870*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*4880*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*4890*/ @!P0 BRA 0x49a0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*48a0*/ LDG.E.64.CONSTANT R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x000ea8000c1e9b00 */ /*48b0*/ LDG.E.64.CONSTANT R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x000ee8000c1e9b00 */ /*48c0*/ LDG.E.64.CONSTANT R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000f28000c1e9b00 */ /*48d0*/ LDG.E.64.CONSTANT R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000ee2000c1e9b00 */ /*48e0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x024e0c0003f0e000 */ /*48f0*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*4900*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*4910*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*4920*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*4930*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*4940*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*4950*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*4960*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*4970*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*4980*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*4990*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fe40004000000 */ /*49a0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*49b0*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x000e220000000000 */ /*49c0*/ ISETP.GT.AND P0, PT, R4, 0xff, PT ; /* 0x000000ff0400780c */ /* 0x000fe40003f04270 */ /*49d0*/ SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff057819 */ /* 0x000fc80000011400 */ /*49e0*/ LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005057211 */ /* 0x000fc800078f28ff */ /*49f0*/ SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff057819 */ /* 0x000fc60000011405 */ /*4a00*/ @P0 BRA 0x4f10 ; /* 0x0000050000000947 */ /* 0x000fea0003800000 */ /*4a10*/ IMAD.SHL.U32 R7, R5, 0x20, RZ ; /* 0x0000002005077824 */ /* 0x000fe200078e00ff */ /*4a20*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*4a30*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*4a40*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*4a50*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*4a60*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fe40003f04270 */ /*4a70*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*4a80*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fca0000000000 */ /*4a90*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x020fe800000e0007 */ /*4aa0*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*4ab0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*4ac0*/ ISETP.LT.AND P0, PT, R6, R7, !P0 ; /* 0x000000070600720c */ /* 0x001fc80004701270 */ /*4ad0*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*4ae0*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*4af0*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe800000e0007 */ /*4b00*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*4b10*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*4b20*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*4b30*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fe40007ffe0ff */ /*4b40*/ FSEL R8, R8, R10, P0 ; /* 0x0000000a08087208 */ /* 0x000fe40000000000 */ /*4b50*/ FSEL R9, R9, R11, P0 ; /* 0x0000000b09097208 */ /* 0x000fc60000000000 */ /*4b60*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe800000e0007 */ /*4b70*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*4b80*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*4b90*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*4ba0*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fe40007ffe0ff */ /*4bb0*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x000fe40000000000 */ /*4bc0*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fc60000000000 */ /*4bd0*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe800000e0007 */ /*4be0*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*4bf0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*4c00*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*4c10*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fe40007ffe0ff */ /*4c20*/ FSEL R8, R2, R10, P0 ; /* 0x0000000a02087208 */ /* 0x000fe40000000000 */ /*4c30*/ FSEL R9, R3, R11, P0 ; /* 0x0000000b03097208 */ /* 0x000fc60000000000 */ /*4c40*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*4c50*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*4c60*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*4c70*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fc80004703270 */ /*4c80*/ FSEL R2, R2, R8, P0 ; /* 0x0000000802027208 */ /* 0x000fe40000000000 */ /*4c90*/ FSEL R3, R3, R9, P0 ; /* 0x0000000903037208 */ /* 0x000fe40000000000 */ /*4ca0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*4cb0*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*4cc0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*4cd0*/ @P0 BRA 0x52e0 ; /* 0x0000060000000947 */ /* 0x000fea0003800000 */ /*4ce0*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*4cf0*/ ISETP.GE.AND P1, PT, R4, 0xe1, PT ; /* 0x000000e10400780c */ /* 0x000fe20003f26270 */ /*4d00*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc400078e00ff */ /*4d10*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*4d20*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e4c0003f0e000 */ /*4d30*/ ISETP.GT.AND P0, PT, R4, 0x20, !P0 ; /* 0x000000200400780c */ /* 0x002fc80004704270 */ /*4d40*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*4d50*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*4d60*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*4d70*/ ISETP.GT.AND P0, PT, R4, 0x40, !P0 ; /* 0x000000400400780c */ /* 0x001fc80004704270 */ /*4d80*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*4d90*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*4da0*/ LDS.128 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x000e280000000c00 */ /*4db0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x004e4c0003f0e000 */ /*4dc0*/ ISETP.GT.AND P0, PT, R4, 0x60, !P0 ; /* 0x000000600400780c */ /* 0x002fc80004704270 */ /*4dd0*/ FSEL R2, R12, R2, P0 ; /* 0x000000020c027208 */ /* 0x000fe40000000000 */ /*4de0*/ FSEL R3, R13, R3, P0 ; /* 0x000000030d037208 */ /* 0x000fcc0000000000 */ /*4df0*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e4c0003f0e000 */ /*4e00*/ ISETP.GT.AND P0, PT, R4, 0x80, !P0 ; /* 0x000000800400780c */ /* 0x002fc80004704270 */ /*4e10*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x000fe40000000000 */ /*4e20*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fcc0000000000 */ /*4e30*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*4e40*/ ISETP.GT.AND P0, PT, R4, 0xa0, !P0 ; /* 0x000000a00400780c */ /* 0x001fc80004704270 */ /*4e50*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*4e60*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*4e70*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*4e80*/ ISETP.GT.AND P0, PT, R4, 0xc0, !P0 ; /* 0x000000c00400780c */ /* 0x001fc80004704270 */ /*4e90*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*4ea0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe20000000000 */ /*4eb0*/ @!P1 BRA 0x52e0 ; /* 0x0000042000009947 */ /* 0x000fea0003800000 */ /*4ec0*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*4ed0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*4ee0*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*4ef0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*4f00*/ BRA 0x52e0 ; /* 0x000003d000007947 */ /* 0x000fea0003800000 */ /*4f10*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x020fe200000e0000 */ /*4f20*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x001fc60003f25270 */ /*4f30*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*4f40*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*4f50*/ ISETP.LT.AND P0, PT, R6, 0x1f, !P0 ; /* 0x0000001f0600780c */ /* 0x001fc80004701270 */ /*4f60*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*4f70*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*4f80*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*4f90*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*4fa0*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*4fb0*/ ISETP.LT.AND P0, PT, R6, 0x1e, !P0 ; /* 0x0000001e0600780c */ /* 0x001fc80004701270 */ /*4fc0*/ FSEL R8, R8, R10, P0 ; /* 0x0000000a08087208 */ /* 0x000fe40000000000 */ /*4fd0*/ FSEL R9, R9, R11, P0 ; /* 0x0000000b09097208 */ /* 0x000fc60000000000 */ /*4fe0*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*4ff0*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*5000*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*5010*/ ISETP.LT.AND P0, PT, R6, 0x1c, !P0 ; /* 0x0000001c0600780c */ /* 0x001fc80004701270 */ /*5020*/ FSEL R12, R2, R8, P0 ; /* 0x00000008020c7208 */ /* 0x000fe40000000000 */ /*5030*/ FSEL R13, R3, R9, P0 ; /* 0x00000009030d7208 */ /* 0x000fc60000000000 */ /*5040*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*5050*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*5060*/ DSETP.GEU.AND P0, PT, R12, R2, PT ; /* 0x000000020c00722a */ /* 0x001e0c0003f0e000 */ /*5070*/ ISETP.LT.AND P0, PT, R6, 0x18, !P0 ; /* 0x000000180600780c */ /* 0x001fc80004701270 */ /*5080*/ FSEL R10, R2, R12, P0 ; /* 0x0000000c020a7208 */ /* 0x000fe40000000000 */ /*5090*/ FSEL R11, R3, R13, P0 ; /* 0x0000000d030b7208 */ /* 0x000fc60000000000 */ /*50a0*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*50b0*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*50c0*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*50d0*/ ISETP.LT.AND P0, PT, R6, 0x10, !P0 ; /* 0x000000100600780c */ /* 0x001fc80004701270 */ /*50e0*/ FSEL R2, R2, R10, P0 ; /* 0x0000000a02027208 */ /* 0x000fe40000000000 */ /*50f0*/ FSEL R3, R3, R11, P0 ; /* 0x0000000b03037208 */ /* 0x000fe40000000000 */ /*5100*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*5110*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*5120*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*5130*/ @P0 BRA 0x52e0 ; /* 0x000001a000000947 */ /* 0x000fea0003800000 */ /*5140*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*5150*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*5160*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*5170*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*5180*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*5190*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*51a0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*51b0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*51c0*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*51d0*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*51e0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*51f0*/ FSEL R4, R8, R2, !P0 ; /* 0x0000000208047208 */ /* 0x001fe40004000000 */ /*5200*/ FSEL R5, R9, R3, !P0 ; /* 0x0000000309057208 */ /* 0x000fe40004000000 */ /*5210*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*5220*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*5230*/ FSEL R4, R10, R4, !P0 ; /* 0x000000040a047208 */ /* 0x002fe40004000000 */ /*5240*/ FSEL R5, R11, R5, !P0 ; /* 0x000000050b057208 */ /* 0x000fcc0004000000 */ /*5250*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*5260*/ FSEL R4, R12, R4, !P0 ; /* 0x000000040c047208 */ /* 0x002fe40004000000 */ /*5270*/ FSEL R5, R13, R5, !P0 ; /* 0x000000050d057208 */ /* 0x000fcc0004000000 */ /*5280*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*5290*/ FSEL R4, R14, R4, !P0 ; /* 0x000000040e047208 */ /* 0x002fe40004000000 */ /*52a0*/ FSEL R5, R15, R5, !P0 ; /* 0x000000050f057208 */ /* 0x000fcc0004000000 */ /*52b0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*52c0*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*52d0*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe40004000000 */ /*52e0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*52f0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fda0003f05270 */ /*5300*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*5310*/ I2F.F64 R4, c[0x0][0x178] ; /* 0x00005e0000047b12 */ /* 0x001e240000201c00 */ /*5320*/ DSETP.GT.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f04000 */ /*5330*/ FSEL R5, R3, R5, P0 ; /* 0x0000000503057208 */ /* 0x001fe20000000000 */ /*5340*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fe200078e00ff */ /*5350*/ FSEL R4, R2, R4, P0 ; /* 0x0000000402047208 */ /* 0x000fe20000000000 */ /*5360*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fc600078e00ff */ /*5370*/ F2I.F64.TRUNC R5, R4 ; /* 0x0000000400057311 */ /* 0x000e24000030d100 */ /*5380*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*5390*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*53a0*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*53b0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x001fda0003f05270 */ /*53c0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*53d0*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff057624 */ /* 0x000fe400078e00ff */ /*53e0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fe400078e00ff */ /*53f0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fca00078e00ff */ /*5400*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*5410*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*5420*/ BRA 0x5420; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*5430*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5440*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5450*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5460*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5470*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5480*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*5490*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*54f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fe20000000a00 */ /*0030*/ BSSY B0, 0x2fe0 ; /* 0x00002fa000007945 */ /* 0x000fe40003800000 */ /*0040*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */ /* 0x000e620000002100 */ /*0050*/ IMAD.SHL.U32 R3, R0, 0x800, RZ ; /* 0x0000080000037824 */ /* 0x001fe400078e00ff */ /*0060*/ IMAD.MOV.U32 R34, RZ, RZ, R2 ; /* 0x000000ffff227224 */ /* 0x002fc600078e0002 */ /*0070*/ IADD3 R4, -R3, c[0x0][0x188], RZ ; /* 0x0000620003047a10 */ /* 0x000fc80007ffe1ff */ /*0080*/ ISETP.GE.U32.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fda0003f06070 */ /*0090*/ @!P0 BRA 0x1860 ; /* 0x000017c000008947 */ /* 0x000fea0003800000 */ /*00a0*/ IADD3 R3, P0, R3, R34, RZ ; /* 0x0000002203037210 */ /* 0x000fc80007f1e0ff */ /*00b0*/ LEA.HI.X.SX32 R6, R34, RZ, 0x1, P0 ; /* 0x000000ff22067211 */ /* 0x000fe400000f0eff */ /*00c0*/ LEA R8, P0, R3, c[0x0][0x160], 0x3 ; /* 0x0000580003087a11 */ /* 0x000fc800078018ff */ /*00d0*/ LEA.HI.X R9, R3, c[0x0][0x164], R6, 0x3, P0 ; /* 0x0000590003097a11 */ /* 0x000fca00000f1c06 */ /*00e0*/ LDG.E.64 R10, [R8.64+0x800] ; /* 0x00080006080a7981 */ /* 0x000ea8000c1e1b00 */ /*00f0*/ LDG.E.64 R12, [R8.64] ; /* 0x00000006080c7981 */ /* 0x000ea8000c1e1b00 */ /*0100*/ LDG.E.64 R14, [R8.64+0x1000] ; /* 0x00100006080e7981 */ /* 0x000ee8000c1e1b00 */ /*0110*/ LDG.E.64 R16, [R8.64+0x1800] ; /* 0x0018000608107981 */ /* 0x000f28000c1e1b00 */ /*0120*/ LDG.E.64 R18, [R8.64+0x2000] ; /* 0x0020000608127981 */ /* 0x000f68000c1e1b00 */ /*0130*/ LDG.E.64 R20, [R8.64+0x2800] ; /* 0x0028000608147981 */ /* 0x000128000c1e1b00 */ /*0140*/ LDG.E.64 R22, [R8.64+0x3000] ; /* 0x0030000608167981 */ /* 0x000128000c1e1b00 */ /*0150*/ LDG.E.64 R6, [R8.64+0x3800] ; /* 0x0038000608067981 */ /* 0x000122000c1e1b00 */ /*0160*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x18c] ; /* 0x00006300ff037624 */ /* 0x000fc800078e00ff */ /*0170*/ IMAD.SHL.U32 R3, R3, 0x800, RZ ; /* 0x0000080003037824 */ /* 0x000fca00078e00ff */ /*0180*/ ISETP.GE.U32.AND P1, PT, R4, R3, PT ; /* 0x000000030400720c */ /* 0x000fe20003f26070 */ /*0190*/ DSETP.GEU.AND P0, PT, R12, R10, PT ; /* 0x0000000a0c00722a */ /* 0x004e4c0003f0e000 */ /*01a0*/ FSEL R10, R10, R12, !P0 ; /* 0x0000000c0a0a7208 */ /* 0x002fe40004000000 */ /*01b0*/ FSEL R11, R11, R13, !P0 ; /* 0x0000000d0b0b7208 */ /* 0x000fcc0004000000 */ /*01c0*/ DSETP.GEU.AND P0, PT, R10, R14, PT ; /* 0x0000000e0a00722a */ /* 0x008e4c0003f0e000 */ /*01d0*/ FSEL R10, R14, R10, !P0 ; /* 0x0000000a0e0a7208 */ /* 0x002fe40004000000 */ /*01e0*/ FSEL R11, R15, R11, !P0 ; /* 0x0000000b0f0b7208 */ /* 0x000fcc0004000000 */ /*01f0*/ DSETP.GEU.AND P0, PT, R10, R16, PT ; /* 0x000000100a00722a */ /* 0x010e4c0003f0e000 */ /*0200*/ FSEL R10, R16, R10, !P0 ; /* 0x0000000a100a7208 */ /* 0x002fe40004000000 */ /*0210*/ FSEL R11, R17, R11, !P0 ; /* 0x0000000b110b7208 */ /* 0x000fcc0004000000 */ /*0220*/ DSETP.GEU.AND P0, PT, R10, R18, PT ; /* 0x000000120a00722a */ /* 0x020e0c0003f0e000 */ /*0230*/ FSEL R8, R18, R10, !P0 ; /* 0x0000000a12087208 */ /* 0x001fe40004000000 */ /*0240*/ FSEL R9, R19, R11, !P0 ; /* 0x0000000b13097208 */ /* 0x000fcc0004000000 */ /*0250*/ DSETP.GEU.AND P0, PT, R8, R20, PT ; /* 0x000000140800722a */ /* 0x000e0c0003f0e000 */ /*0260*/ FSEL R8, R20, R8, !P0 ; /* 0x0000000814087208 */ /* 0x001fe40004000000 */ /*0270*/ FSEL R9, R21, R9, !P0 ; /* 0x0000000915097208 */ /* 0x000fcc0004000000 */ /*0280*/ DSETP.GEU.AND P0, PT, R8, R22, PT ; /* 0x000000160800722a */ /* 0x000e0c0003f0e000 */ /*0290*/ FSEL R8, R22, R8, !P0 ; /* 0x0000000816087208 */ /* 0x001fe40004000000 */ /*02a0*/ FSEL R9, R23, R9, !P0 ; /* 0x0000000917097208 */ /* 0x000fcc0004000000 */ /*02b0*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x000e0c0003f0e000 */ /*02c0*/ FSEL R6, R6, R8, !P0 ; /* 0x0000000806067208 */ /* 0x001fe40004000000 */ /*02d0*/ FSEL R7, R7, R9, !P0 ; /* 0x0000000907077208 */ /* 0x000fe20004000000 */ /*02e0*/ @!P1 BRA 0x1420 ; /* 0x0000113000009947 */ /* 0x000fea0003800000 */ /*02f0*/ ULDC UR4, c[0x0][0x188] ; /* 0x0000620000047ab9 */ /* 0x000fe20000000800 */ /*0300*/ IMAD R5, R0, 0x800, R3 ; /* 0x0000080000057824 */ /* 0x000fe200078e0203 */ /*0310*/ UIADD3 UR4, UR4, -0x800, URZ ; /* 0xfffff80004047890 */ /* 0x000fe2000fffe03f */ /*0320*/ IMAD.IADD R9, R3, 0x1, R2 ; /* 0x0000000103097824 */ /* 0x000fc600078e0202 */ /*0330*/ IADD3 R8, R5.reuse, 0x300, RZ ; /* 0x0000030005087810 */ /* 0x040fe20007ffe0ff */ /*0340*/ IMAD R4, R0, 0x800, R9 ; /* 0x0000080000047824 */ /* 0x000fe200078e0209 */ /*0350*/ ISETP.GT.U32.AND P0, PT, R5, UR4, PT ; /* 0x0000000405007c0c */ /* 0x000fe2000bf04070 */ /*0360*/ IMAD.MOV.U32 R0, RZ, RZ, R5 ; /* 0x000000ffff007224 */ /* 0x000fd800078e0005 */ /*0370*/ @P0 BRA 0x650 ; /* 0x000002d000000947 */ /* 0x000fea0003800000 */ /*0380*/ IADD3 R9, P0, R2, R5, RZ ; /* 0x0000000502097210 */ /* 0x000fc80007f1e0ff */ /*0390*/ LEA.HI.X.SX32 R10, R2, RZ, 0x1, P0 ; /* 0x000000ff020a7211 */ /* 0x000fe400000f0eff */ /*03a0*/ LEA R20, P0, R9, c[0x0][0x160], 0x3 ; /* 0x0000580009147a11 */ /* 0x000fc800078018ff */ /*03b0*/ LEA.HI.X R21, R9, c[0x0][0x164], R10, 0x3, P0 ; /* 0x0000590009157a11 */ /* 0x000fca00000f1c0a */ /*03c0*/ LDG.E.64 R22, [R20.64] ; /* 0x0000000614167981 */ /* 0x000ea8000c1e1b00 */ /*03d0*/ LDG.E.64 R24, [R20.64+0x800] ; /* 0x0008000614187981 */ /* 0x000ee8000c1e1b00 */ /*03e0*/ LDG.E.64 R26, [R20.64+0x1000] ; /* 0x00100006141a7981 */ /* 0x000f28000c1e1b00 */ /*03f0*/ LDG.E.64 R16, [R20.64+0x1800] ; /* 0x0018000614107981 */ /* 0x000f68000c1e1b00 */ /*0400*/ LDG.E.64 R14, [R20.64+0x2000] ; /* 0x00200006140e7981 */ /* 0x000f28000c1e1b00 */ /*0410*/ LDG.E.64 R12, [R20.64+0x2800] ; /* 0x00280006140c7981 */ /* 0x000f28000c1e1b00 */ /*0420*/ LDG.E.64 R10, [R20.64+0x3000] ; /* 0x00300006140a7981 */ /* 0x000f28000c1e1b00 */ /*0430*/ LDG.E.64 R18, [R20.64+0x3800] ; /* 0x0038000614127981 */ /* 0x000f22000c1e1b00 */ /*0440*/ DSETP.GEU.AND P0, PT, R6, R22, PT ; /* 0x000000160600722a */ /* 0x004e0c0003f0e000 */ /*0450*/ FSEL R6, R22, R6, !P0 ; /* 0x0000000616067208 */ /* 0x001fe40004000000 */ /*0460*/ FSEL R7, R23, R7, !P0 ; /* 0x0000000717077208 */ /* 0x000fcc0004000000 */ /*0470*/ DSETP.GEU.AND P0, PT, R6, R24, PT ; /* 0x000000180600722a */ /* 0x008e0c0003f0e000 */ /*0480*/ FSEL R6, R24, R6, !P0 ; /* 0x0000000618067208 */ /* 0x001fe40004000000 */ /*0490*/ FSEL R7, R25, R7, !P0 ; /* 0x0000000719077208 */ /* 0x000fcc0004000000 */ /*04a0*/ DSETP.GEU.AND P0, PT, R6, R26, PT ; /* 0x0000001a0600722a */ /* 0x010e0c0003f0e000 */ /*04b0*/ FSEL R6, R26, R6, !P0 ; /* 0x000000061a067208 */ /* 0x001fe40004000000 */ /*04c0*/ FSEL R7, R27, R7, !P0 ; /* 0x000000071b077208 */ /* 0x000fcc0004000000 */ /*04d0*/ DSETP.GEU.AND P0, PT, R6, R16, PT ; /* 0x000000100600722a */ /* 0x020e0c0003f0e000 */ /*04e0*/ FSEL R6, R16, R6, !P0 ; /* 0x0000000610067208 */ /* 0x001fe40004000000 */ /*04f0*/ FSEL R7, R17, R7, !P0 ; /* 0x0000000711077208 */ /* 0x000fcc0004000000 */ /*0500*/ DSETP.GEU.AND P0, PT, R6, R14, PT ; /* 0x0000000e0600722a */ /* 0x000e0c0003f0e000 */ /*0510*/ FSEL R6, R14, R6, !P0 ; /* 0x000000060e067208 */ /* 0x001fe40004000000 */ /*0520*/ FSEL R7, R15, R7, !P0 ; /* 0x000000070f077208 */ /* 0x000fcc0004000000 */ /*0530*/ DSETP.GEU.AND P0, PT, R6, R12, PT ; /* 0x0000000c0600722a */ /* 0x000e0c0003f0e000 */ /*0540*/ FSEL R6, R12, R6, !P0 ; /* 0x000000060c067208 */ /* 0x001fe40004000000 */ /*0550*/ FSEL R7, R13, R7, !P0 ; /* 0x000000070d077208 */ /* 0x000fcc0004000000 */ /*0560*/ DSETP.GEU.AND P0, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x000e0c0003f0e000 */ /*0570*/ FSEL R6, R10, R6, !P0 ; /* 0x000000060a067208 */ /* 0x001fe40004000000 */ /*0580*/ IADD3 R10, -R5, c[0x0][0x188], RZ ; /* 0x00006200050a7a10 */ /* 0x000fe40007ffe1ff */ /*0590*/ FSEL R7, R11, R7, !P0 ; /* 0x000000070b077208 */ /* 0x000fe40004000000 */ /*05a0*/ ISETP.GE.U32.AND P1, PT, R10, R3, PT ; /* 0x000000030a00720c */ /* 0x000fc80003f26070 */ /*05b0*/ DSETP.GEU.AND P0, PT, R6, R18, PT ; /* 0x000000120600722a */ /* 0x000e0c0003f0e000 */ /*05c0*/ FSEL R6, R18, R6, !P0 ; /* 0x0000000612067208 */ /* 0x001fe40004000000 */ /*05d0*/ FSEL R7, R19, R7, !P0 ; /* 0x0000000713077208 */ /* 0x000fe20004000000 */ /*05e0*/ @!P1 BRA 0x1420 ; /* 0x00000e3000009947 */ /* 0x000fea0003800000 */ /*05f0*/ IMAD.IADD R5, R3.reuse, 0x1, R5 ; /* 0x0000000103057824 */ /* 0x040fe400078e0205 */ /*0600*/ IMAD.IADD R8, R3.reuse, 0x1, R8 ; /* 0x0000000103087824 */ /* 0x040fe400078e0208 */ /*0610*/ IMAD.IADD R0, R3, 0x1, R0 ; /* 0x0000000103007824 */ /* 0x000fe200078e0200 */ /*0620*/ ISETP.GT.U32.AND P0, PT, R5, UR4, PT ; /* 0x0000000405007c0c */ /* 0x000fe2000bf04070 */ /*0630*/ IMAD.IADD R4, R3, 0x1, R4 ; /* 0x0000000103047824 */ /* 0x000fd800078e0204 */ /*0640*/ @!P0 BRA 0x380 ; /* 0xfffffd3000008947 */ /* 0x000fea000383ffff */ /*0650*/ ISETP.GE.U32.AND P0, PT, R5, c[0x0][0x188], PT ; /* 0x0000620005007a0c */ /* 0x000fda0003f06070 */ /*0660*/ @P0 BRA 0x1420 ; /* 0x00000db000000947 */ /* 0x000fea0003800000 */ /*0670*/ S2R R9, SR_TID.X ; /* 0x0000000000097919 */ /* 0x000e220000002100 */ /*0680*/ IADD3 R2, -R5, c[0x0][0x188], RZ ; /* 0x0000620005027a10 */ /* 0x000fe20007ffe1ff */ /*0690*/ BSSY B1, 0x1420 ; /* 0x00000d8000017945 */ /* 0x000fe60003800000 */ /*06a0*/ ISETP.GE.AND P0, PT, R9, R2, PT ; /* 0x000000020900720c */ /* 0x001fda0003f06270 */ /*06b0*/ @P0 BRA 0x1410 ; /* 0x00000d5000000947 */ /* 0x000fea0003800000 */ /*06c0*/ LOP3.LUT R10, RZ, R9, RZ, 0x33, !PT ; /* 0x00000009ff0a7212 */ /* 0x000fe200078e33ff */ /*06d0*/ BSSY B2, 0x810 ; /* 0x0000013000027945 */ /* 0x000fe60003800000 */ /*06e0*/ IADD3 R10, -R5, c[0x0][0x188], R10 ; /* 0x00006200050a7a10 */ /* 0x000fe20007ffe10a */ /*06f0*/ IMAD.MOV.U32 R5, RZ, RZ, R9 ; /* 0x000000ffff057224 */ /* 0x000fc600078e0009 */ /*0700*/ LEA.HI R3, R10.reuse, 0x1, RZ, 0x18 ; /* 0x000000010a037811 */ /* 0x040fe400078fc0ff */ /*0710*/ ISETP.GE.U32.AND P0, PT, R10, 0x300, PT ; /* 0x000003000a00780c */ /* 0x000fe40003f06070 */ /*0720*/ LOP3.LUT P1, R3, R3, 0x3, RZ, 0xc0, !PT ; /* 0x0000000303037812 */ /* 0x000fda000782c0ff */ /*0730*/ @!P1 BRA 0x800 ; /* 0x000000c000009947 */ /* 0x000fea0003800000 */ /*0740*/ IMAD.MOV.U32 R5, RZ, RZ, R9 ; /* 0x000000ffff057224 */ /* 0x000fe400078e0009 */ /*0750*/ IMAD.MOV.U32 R11, RZ, RZ, 0x8 ; /* 0x00000008ff0b7424 */ /* 0x000fc800078e00ff */ /*0760*/ IMAD.WIDE.U32 R10, R4, R11, c[0x0][0x160] ; /* 0x00005800040a7625 */ /* 0x000fcc00078e000b */ /*0770*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000ea2000c1e1b00 */ /*0780*/ IADD3 R3, R3, -0x1, RZ ; /* 0xffffffff03037810 */ /* 0x000fe40007ffe0ff */ /*0790*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe40007ffe0ff */ /*07a0*/ ISETP.NE.AND P2, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fe40003f45270 */ /*07b0*/ IADD3 R4, R4, 0x100, RZ ; /* 0x0000010004047810 */ /* 0x000fe20007ffe0ff */ /*07c0*/ DSETP.GEU.AND P1, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x004e0c0003f2e000 */ /*07d0*/ FSEL R6, R10, R6, !P1 ; /* 0x000000060a067208 */ /* 0x001fe40004800000 */ /*07e0*/ FSEL R7, R11, R7, !P1 ; /* 0x000000070b077208 */ /* 0x000fe40004800000 */ /*07f0*/ @P2 BRA 0x750 ; /* 0xffffff5000002947 */ /* 0x000fea000383ffff */ /*0800*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0810*/ @!P0 BRA 0x1410 ; /* 0x00000bf000008947 */ /* 0x000fea0003800000 */ /*0820*/ IMAD.IADD R3, R2, 0x1, -R5 ; /* 0x0000000102037824 */ /* 0x000fe200078e0a05 */ /*0830*/ BSSY B2, 0xf00 ; /* 0x000006c000027945 */ /* 0x000fe20003800000 */ /*0840*/ IMAD.IADD R4, R5, 0x1, R8 ; /* 0x0000000105047824 */ /* 0x000fe200078e0208 */ /*0850*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0860*/ ISETP.GT.AND P1, PT, R3, 0xc00, PT ; /* 0x00000c000300780c */ /* 0x000fe20003f24270 */ /*0870*/ IMAD.IADD R3, R5, 0x1, R0 ; /* 0x0000000105037824 */ /* 0x000fd800078e0200 */ /*0880*/ @!P1 BRA 0xef0 ; /* 0x0000066000009947 */ /* 0x000fea0003800000 */ /*0890*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*08a0*/ IADD3 R0, R2, -0xc00, RZ ; /* 0xfffff40002007810 */ /* 0x000fe40007ffe0ff */ /*08b0*/ IMAD.MOV.U32 R32, RZ, RZ, 0x8 ; /* 0x00000008ff207424 */ /* 0x000fc800078e00ff */ /*08c0*/ IMAD.WIDE.U32 R12, R3, R32, c[0x0][0x160] ; /* 0x00005800030c7625 */ /* 0x000fe200078e0020 */ /*08d0*/ IADD3 R11, R4, -0x200, RZ ; /* 0xfffffe00040b7810 */ /* 0x000fca0007ffe0ff */ /*08e0*/ LDG.E.64 R12, [R12.64] ; /* 0x000000060c0c7981 */ /* 0x000ea2000c1e1b00 */ /*08f0*/ IMAD.WIDE.U32 R10, R11, R32, c[0x0][0x160] ; /* 0x000058000b0a7625 */ /* 0x000fe200078e0020 */ /*0900*/ IADD3 R9, R4, -0x100, RZ ; /* 0xffffff0004097810 */ /* 0x000fca0007ffe0ff */ /*0910*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000ee2000c1e1b00 */ /*0920*/ IMAD.WIDE.U32 R8, R9, R32, c[0x0][0x160] ; /* 0x0000580009087625 */ /* 0x000fcc00078e0020 */ /*0930*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000f22000c1e1b00 */ /*0940*/ IMAD.WIDE.U32 R30, R4, R32, c[0x0][0x160] ; /* 0x00005800041e7625 */ /* 0x000fe200078e0020 */ /*0950*/ IADD3 R29, R3, 0x400, RZ ; /* 0x00000400031d7810 */ /* 0x000fca0007ffe0ff */ /*0960*/ LDG.E.64 R30, [R30.64] ; /* 0x000000061e1e7981 */ /* 0x000f62000c1e1b00 */ /*0970*/ IMAD.WIDE.U32 R28, R29, R32, c[0x0][0x160] ; /* 0x000058001d1c7625 */ /* 0x000fe200078e0020 */ /*0980*/ IADD3 R27, R4, 0x200, RZ ; /* 0x00000200041b7810 */ /* 0x000fca0007ffe0ff */ /*0990*/ LDG.E.64 R28, [R28.64] ; /* 0x000000061c1c7981 */ /* 0x000f22000c1e1b00 */ /*09a0*/ IMAD.WIDE.U32 R26, R27, R32, c[0x0][0x160] ; /* 0x000058001b1a7625 */ /* 0x000fe200078e0020 */ /*09b0*/ IADD3 R25, R4, 0x300, RZ ; /* 0x0000030004197810 */ /* 0x000fca0007ffe0ff */ /*09c0*/ LDG.E.64 R26, [R26.64] ; /* 0x000000061a1a7981 */ /* 0x000f62000c1e1b00 */ /*09d0*/ IMAD.WIDE.U32 R24, R25, R32, c[0x0][0x160] ; /* 0x0000580019187625 */ /* 0x000fe200078e0020 */ /*09e0*/ IADD3 R23, R4, 0x400, RZ ; /* 0x0000040004177810 */ /* 0x000fca0007ffe0ff */ /*09f0*/ LDG.E.64 R24, [R24.64] ; /* 0x0000000618187981 */ /* 0x000f62000c1e1b00 */ /*0a00*/ IMAD.WIDE.U32 R22, R23, R32, c[0x0][0x160] ; /* 0x0000580017167625 */ /* 0x000fe200078e0020 */ /*0a10*/ IADD3 R21, R3, 0x800, RZ ; /* 0x0000080003157810 */ /* 0x000fca0007ffe0ff */ /*0a20*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000616167981 */ /* 0x000f62000c1e1b00 */ /*0a30*/ IMAD.WIDE.U32 R20, R21, R32, c[0x0][0x160] ; /* 0x0000580015147625 */ /* 0x000fe200078e0020 */ /*0a40*/ IADD3 R19, R4, 0x600, RZ ; /* 0x0000060004137810 */ /* 0x000fca0007ffe0ff */ /*0a50*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000614147981 */ /* 0x000f62000c1e1b00 */ /*0a60*/ IMAD.WIDE.U32 R18, R19, R32, c[0x0][0x160] ; /* 0x0000580013127625 */ /* 0x000fe200078e0020 */ /*0a70*/ IADD3 R17, R4, 0x700, RZ ; /* 0x0000070004117810 */ /* 0x000fca0007ffe0ff */ /*0a80*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000612127981 */ /* 0x000f62000c1e1b00 */ /*0a90*/ IMAD.WIDE.U32 R16, R17, R32, c[0x0][0x160] ; /* 0x0000580011107625 */ /* 0x000fe200078e0020 */ /*0aa0*/ IADD3 R15, R4, 0x800, RZ ; /* 0x00000800040f7810 */ /* 0x000fca0007ffe0ff */ /*0ab0*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000610107981 */ /* 0x000f62000c1e1b00 */ /*0ac0*/ IMAD.WIDE.U32 R14, R15, R32, c[0x0][0x160] ; /* 0x000058000f0e7625 */ /* 0x000fcc00078e0020 */ /*0ad0*/ LDG.E.64 R14, [R14.64] ; /* 0x000000060e0e7981 */ /* 0x000f62000c1e1b00 */ /*0ae0*/ IADD3 R33, R4, 0xc00, RZ ; /* 0x00000c0004217810 */ /* 0x000fe20007ffe0ff */ /*0af0*/ DSETP.GEU.AND P1, PT, R6, R12, PT ; /* 0x0000000c0600722a */ /* 0x004e0c0003f2e000 */ /*0b00*/ FSEL R6, R12, R6, !P1 ; /* 0x000000060c067208 */ /* 0x001fe40004800000 */ /*0b10*/ FSEL R7, R13, R7, !P1 ; /* 0x000000070d077208 */ /* 0x000fe40004800000 */ /*0b20*/ IADD3 R13, R3, 0xc00, RZ ; /* 0x00000c00030d7810 */ /* 0x000fc80007ffe0ff */ /*0b30*/ DSETP.GEU.AND P1, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x008e220003f2e000 */ /*0b40*/ IMAD.WIDE.U32 R12, R13, R32, c[0x0][0x160] ; /* 0x000058000d0c7625 */ /* 0x000fca00078e0020 */ /*0b50*/ FSEL R6, R10, R6, !P1 ; /* 0x000000060a067208 */ /* 0x001fe20004800000 */ /*0b60*/ LDG.E.64 R12, [R12.64] ; /* 0x000000060c0c7981 */ /* 0x000ea2000c1e1b00 */ /*0b70*/ FSEL R7, R11, R7, !P1 ; /* 0x000000070b077208 */ /* 0x000fe40004800000 */ /*0b80*/ IADD3 R11, R4, 0xa00, RZ ; /* 0x00000a00040b7810 */ /* 0x000fc80007ffe0ff */ /*0b90*/ DSETP.GEU.AND P1, PT, R6, R8, PT ; /* 0x000000080600722a */ /* 0x010e220003f2e000 */ /*0ba0*/ IMAD.WIDE.U32 R10, R11, R32, c[0x0][0x160] ; /* 0x000058000b0a7625 */ /* 0x000fca00078e0020 */ /*0bb0*/ FSEL R7, R9, R7, !P1 ; /* 0x0000000709077208 */ /* 0x001fe20004800000 */ /*0bc0*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000ee2000c1e1b00 */ /*0bd0*/ IADD3 R9, R4, 0xb00, RZ ; /* 0x00000b0004097810 */ /* 0x000fe40007ffe0ff */ /*0be0*/ FSEL R6, R8, R6, !P1 ; /* 0x0000000608067208 */ /* 0x000fc60004800000 */ /*0bf0*/ IMAD.WIDE.U32 R8, R9, R32, c[0x0][0x160] ; /* 0x0000580009087625 */ /* 0x000fcc00078e0020 */ /*0c00*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000f22000c1e1b00 */ /*0c10*/ IMAD.WIDE.U32 R32, R33, R32, c[0x0][0x160] ; /* 0x0000580021207625 */ /* 0x000fcc00078e0020 */ /*0c20*/ LDG.E.64 R32, [R32.64] ; /* 0x0000000620207981 */ /* 0x000f22000c1e1b00 */ /*0c30*/ DSETP.GEU.AND P1, PT, R6, R30, PT ; /* 0x0000001e0600722a */ /* 0x020e0c0003f2e000 */ /*0c40*/ FSEL R6, R30, R6, !P1 ; /* 0x000000061e067208 */ /* 0x001fe40004800000 */ /*0c50*/ FSEL R7, R31, R7, !P1 ; /* 0x000000071f077208 */ /* 0x000fcc0004800000 */ /*0c60*/ DSETP.GEU.AND P1, PT, R6, R28, PT ; /* 0x0000001c0600722a */ /* 0x000e0c0003f2e000 */ /*0c70*/ FSEL R6, R28, R6, !P1 ; /* 0x000000061c067208 */ /* 0x001fe40004800000 */ /*0c80*/ FSEL R7, R29, R7, !P1 ; /* 0x000000071d077208 */ /* 0x000fcc0004800000 */ /*0c90*/ DSETP.GEU.AND P1, PT, R6, R26, PT ; /* 0x0000001a0600722a */ /* 0x000e0c0003f2e000 */ /*0ca0*/ FSEL R6, R26, R6, !P1 ; /* 0x000000061a067208 */ /* 0x001fe40004800000 */ /*0cb0*/ FSEL R7, R27, R7, !P1 ; /* 0x000000071b077208 */ /* 0x000fcc0004800000 */ /*0cc0*/ DSETP.GEU.AND P1, PT, R6, R24, PT ; /* 0x000000180600722a */ /* 0x000e0c0003f2e000 */ /*0cd0*/ FSEL R6, R24, R6, !P1 ; /* 0x0000000618067208 */ /* 0x001fe40004800000 */ /*0ce0*/ FSEL R7, R25, R7, !P1 ; /* 0x0000000719077208 */ /* 0x000fcc0004800000 */ /*0cf0*/ DSETP.GEU.AND P1, PT, R6, R22, PT ; /* 0x000000160600722a */ /* 0x000e0c0003f2e000 */ /*0d00*/ FSEL R6, R22, R6, !P1 ; /* 0x0000000616067208 */ /* 0x001fe40004800000 */ /*0d10*/ FSEL R7, R23, R7, !P1 ; /* 0x0000000717077208 */ /* 0x000fcc0004800000 */ /*0d20*/ DSETP.GEU.AND P1, PT, R6, R20, PT ; /* 0x000000140600722a */ /* 0x000e0c0003f2e000 */ /*0d30*/ FSEL R6, R20, R6, !P1 ; /* 0x0000000614067208 */ /* 0x001fe40004800000 */ /*0d40*/ FSEL R7, R21, R7, !P1 ; /* 0x0000000715077208 */ /* 0x000fcc0004800000 */ /*0d50*/ DSETP.GEU.AND P1, PT, R6, R18, PT ; /* 0x000000120600722a */ /* 0x000e0c0003f2e000 */ /*0d60*/ FSEL R6, R18, R6, !P1 ; /* 0x0000000612067208 */ /* 0x001fe40004800000 */ /*0d70*/ FSEL R7, R19, R7, !P1 ; /* 0x0000000713077208 */ /* 0x000fcc0004800000 */ /*0d80*/ DSETP.GEU.AND P1, PT, R6, R16, PT ; /* 0x000000100600722a */ /* 0x000e0c0003f2e000 */ /*0d90*/ FSEL R6, R16, R6, !P1 ; /* 0x0000000610067208 */ /* 0x001fe40004800000 */ /*0da0*/ FSEL R7, R17, R7, !P1 ; /* 0x0000000711077208 */ /* 0x000fcc0004800000 */ /*0db0*/ DSETP.GEU.AND P1, PT, R6, R14, PT ; /* 0x0000000e0600722a */ /* 0x000e0c0003f2e000 */ /*0dc0*/ FSEL R6, R14, R6, !P1 ; /* 0x000000060e067208 */ /* 0x001fe40004800000 */ /*0dd0*/ FSEL R7, R15, R7, !P1 ; /* 0x000000070f077208 */ /* 0x000fe40004800000 */ /*0de0*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*0df0*/ ISETP.GE.AND P2, PT, R5, R0, PT ; /* 0x000000000500720c */ /* 0x000fe40003f46270 */ /*0e00*/ IADD3 R4, R4, 0x1000, RZ ; /* 0x0000100004047810 */ /* 0x000fe40007ffe0ff */ /*0e10*/ IADD3 R3, R3, 0x1000, RZ ; /* 0x0000100003037810 */ /* 0x000fe20007ffe0ff */ /*0e20*/ DSETP.GEU.AND P1, PT, R6, R12, PT ; /* 0x0000000c0600722a */ /* 0x004e0c0003f2e000 */ /*0e30*/ FSEL R6, R12, R6, !P1 ; /* 0x000000060c067208 */ /* 0x001fe40004800000 */ /*0e40*/ FSEL R7, R13, R7, !P1 ; /* 0x000000070d077208 */ /* 0x000fcc0004800000 */ /*0e50*/ DSETP.GEU.AND P1, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x008e0c0003f2e000 */ /*0e60*/ FSEL R6, R10, R6, !P1 ; /* 0x000000060a067208 */ /* 0x001fe40004800000 */ /*0e70*/ FSEL R7, R11, R7, !P1 ; /* 0x000000070b077208 */ /* 0x000fcc0004800000 */ /*0e80*/ DSETP.GEU.AND P1, PT, R6, R8, PT ; /* 0x000000080600722a */ /* 0x010e0c0003f2e000 */ /*0e90*/ FSEL R6, R8, R6, !P1 ; /* 0x0000000608067208 */ /* 0x001fe40004800000 */ /*0ea0*/ FSEL R7, R9, R7, !P1 ; /* 0x0000000709077208 */ /* 0x000fcc0004800000 */ /*0eb0*/ DSETP.GEU.AND P1, PT, R6, R32, PT ; /* 0x000000200600722a */ /* 0x000e0c0003f2e000 */ /*0ec0*/ FSEL R6, R32, R6, !P1 ; /* 0x0000000620067208 */ /* 0x001fe40004800000 */ /*0ed0*/ FSEL R7, R33, R7, !P1 ; /* 0x0000000721077208 */ /* 0x000fe20004800000 */ /*0ee0*/ @!P2 BRA 0x8b0 ; /* 0xfffff9c00000a947 */ /* 0x000fea000383ffff */ /*0ef0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0f00*/ IMAD.IADD R0, R2, 0x1, -R5 ; /* 0x0000000102007824 */ /* 0x000fe200078e0a05 */ /*0f10*/ BSSY B2, 0x1280 ; /* 0x0000036000027945 */ /* 0x000fe80003800000 */ /*0f20*/ ISETP.GT.AND P1, PT, R0, 0x400, PT ; /* 0x000004000000780c */ /* 0x000fda0003f24270 */ /*0f30*/ @!P1 BRA 0x1270 ; /* 0x0000033000009947 */ /* 0x000fea0003800000 */ /*0f40*/ IMAD.MOV.U32 R0, RZ, RZ, 0x8 ; /* 0x00000008ff007424 */ /* 0x000fc800078e00ff */ /*0f50*/ IMAD.WIDE.U32 R8, R3, R0, c[0x0][0x160] ; /* 0x0000580003087625 */ /* 0x000fe200078e0000 */ /*0f60*/ IADD3 R11, R4, -0x200, RZ ; /* 0xfffffe00040b7810 */ /* 0x000fca0007ffe0ff */ /*0f70*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000ea2000c1e1b00 */ /*0f80*/ IMAD.WIDE.U32 R10, R11, R0, c[0x0][0x160] ; /* 0x000058000b0a7625 */ /* 0x000fe200078e0000 */ /*0f90*/ IADD3 R13, R4, -0x100, RZ ; /* 0xffffff00040d7810 */ /* 0x000fca0007ffe0ff */ /*0fa0*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000ee2000c1e1b00 */ /*0fb0*/ IMAD.WIDE.U32 R12, R13, R0, c[0x0][0x160] ; /* 0x000058000d0c7625 */ /* 0x000fcc00078e0000 */ /*0fc0*/ LDG.E.64 R12, [R12.64] ; /* 0x000000060c0c7981 */ /* 0x000f22000c1e1b00 */ /*0fd0*/ IMAD.WIDE.U32 R14, R4, R0, c[0x0][0x160] ; /* 0x00005800040e7625 */ /* 0x000fe200078e0000 */ /*0fe0*/ IADD3 R17, R3, 0x400, RZ ; /* 0x0000040003117810 */ /* 0x000fca0007ffe0ff */ /*0ff0*/ LDG.E.64 R14, [R14.64] ; /* 0x000000060e0e7981 */ /* 0x000f62000c1e1b00 */ /*1000*/ IMAD.WIDE.U32 R16, R17, R0, c[0x0][0x160] ; /* 0x0000580011107625 */ /* 0x000fe200078e0000 */ /*1010*/ IADD3 R19, R4, 0x200, RZ ; /* 0x0000020004137810 */ /* 0x000fca0007ffe0ff */ /*1020*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000610107981 */ /* 0x000f22000c1e1b00 */ /*1030*/ IMAD.WIDE.U32 R18, R19, R0, c[0x0][0x160] ; /* 0x0000580013127625 */ /* 0x000fe200078e0000 */ /*1040*/ IADD3 R21, R4, 0x300, RZ ; /* 0x0000030004157810 */ /* 0x000fca0007ffe0ff */ /*1050*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000612127981 */ /* 0x000f62000c1e1b00 */ /*1060*/ IMAD.WIDE.U32 R20, R21, R0, c[0x0][0x160] ; /* 0x0000580015147625 */ /* 0x000fe200078e0000 */ /*1070*/ IADD3 R23, R4, 0x400, RZ ; /* 0x0000040004177810 */ /* 0x000fca0007ffe0ff */ /*1080*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000614147981 */ /* 0x000f62000c1e1b00 */ /*1090*/ IMAD.WIDE.U32 R22, R23, R0, c[0x0][0x160] ; /* 0x0000580017167625 */ /* 0x000fcc00078e0000 */ /*10a0*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000616167981 */ /* 0x000f62000c1e1b00 */ /*10b0*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fe40007ffe0ff */ /*10c0*/ IADD3 R4, R4, 0x800, RZ ; /* 0x0000080004047810 */ /* 0x000fe40007ffe0ff */ /*10d0*/ IADD3 R3, R3, 0x800, RZ ; /* 0x0000080003037810 */ /* 0x000fe20007ffe0ff */ /*10e0*/ DSETP.GEU.AND P0, PT, R6, R8, PT ; /* 0x000000080600722a */ /* 0x004e0c0003f0e000 */ /*10f0*/ FSEL R6, R8, R6, !P0 ; /* 0x0000000608067208 */ /* 0x001fe40004000000 */ /*1100*/ FSEL R7, R9, R7, !P0 ; /* 0x0000000709077208 */ /* 0x000fcc0004000000 */ /*1110*/ DSETP.GEU.AND P0, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x008e0c0003f0e000 */ /*1120*/ FSEL R6, R10, R6, !P0 ; /* 0x000000060a067208 */ /* 0x001fe40004000000 */ /*1130*/ FSEL R7, R11, R7, !P0 ; /* 0x000000070b077208 */ /* 0x000fcc0004000000 */ /*1140*/ DSETP.GEU.AND P0, PT, R6, R12, PT ; /* 0x0000000c0600722a */ /* 0x010e0c0003f0e000 */ /*1150*/ FSEL R6, R12, R6, !P0 ; /* 0x000000060c067208 */ /* 0x001fe40004000000 */ /*1160*/ FSEL R7, R13, R7, !P0 ; /* 0x000000070d077208 */ /* 0x000fcc0004000000 */ /*1170*/ DSETP.GEU.AND P0, PT, R6, R14, PT ; /* 0x0000000e0600722a */ /* 0x020e0c0003f0e000 */ /*1180*/ FSEL R6, R14, R6, !P0 ; /* 0x000000060e067208 */ /* 0x001fe40004000000 */ /*1190*/ FSEL R7, R15, R7, !P0 ; /* 0x000000070f077208 */ /* 0x000fcc0004000000 */ /*11a0*/ DSETP.GEU.AND P0, PT, R6, R16, PT ; /* 0x000000100600722a */ /* 0x000e0c0003f0e000 */ /*11b0*/ FSEL R6, R16, R6, !P0 ; /* 0x0000000610067208 */ /* 0x001fe40004000000 */ /*11c0*/ FSEL R7, R17, R7, !P0 ; /* 0x0000000711077208 */ /* 0x000fcc0004000000 */ /*11d0*/ DSETP.GEU.AND P0, PT, R6, R18, PT ; /* 0x000000120600722a */ /* 0x000e0c0003f0e000 */ /*11e0*/ FSEL R6, R18, R6, !P0 ; /* 0x0000000612067208 */ /* 0x001fe40004000000 */ /*11f0*/ FSEL R7, R19, R7, !P0 ; /* 0x0000000713077208 */ /* 0x000fcc0004000000 */ /*1200*/ DSETP.GEU.AND P0, PT, R6, R20, PT ; /* 0x000000140600722a */ /* 0x000e0c0003f0e000 */ /*1210*/ FSEL R6, R20, R6, !P0 ; /* 0x0000000614067208 */ /* 0x001fe40004000000 */ /*1220*/ FSEL R7, R21, R7, !P0 ; /* 0x0000000715077208 */ /* 0x000fe40004000000 */ /*1230*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*1240*/ DSETP.GEU.AND P1, PT, R6, R22, PT ; /* 0x000000160600722a */ /* 0x000e0c0003f2e000 */ /*1250*/ FSEL R6, R22, R6, !P1 ; /* 0x0000000616067208 */ /* 0x001fe40004800000 */ /*1260*/ FSEL R7, R23, R7, !P1 ; /* 0x0000000717077208 */ /* 0x000fe40004800000 */ /*1270*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1280*/ ISETP.LT.OR P0, PT, R5, R2, P0 ; /* 0x000000020500720c */ /* 0x000fda0000701670 */ /*1290*/ @!P0 BRA 0x1410 ; /* 0x0000017000008947 */ /* 0x000fea0003800000 */ /*12a0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*12b0*/ IMAD.WIDE.U32 R2, R3, R5, c[0x0][0x160] ; /* 0x0000580003027625 */ /* 0x000fe200078e0005 */ /*12c0*/ IADD3 R8, R4, -0x200, RZ ; /* 0xfffffe0004087810 */ /* 0x000fca0007ffe0ff */ /*12d0*/ LDG.E.64 R2, [R2.64] ; /* 0x0000000602027981 */ /* 0x000ea2000c1e1b00 */ /*12e0*/ IMAD.WIDE.U32 R8, R8, R5, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0005 */ /*12f0*/ IADD3 R10, R4, -0x100, RZ ; /* 0xffffff00040a7810 */ /* 0x000fca0007ffe0ff */ /*1300*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000ee2000c1e1b00 */ /*1310*/ IMAD.WIDE.U32 R10, R10, R5, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fcc00078e0005 */ /*1320*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000f22000c1e1b00 */ /*1330*/ IMAD.WIDE.U32 R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fcc00078e0005 */ /*1340*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000604047981 */ /* 0x000f62000c1e1b00 */ /*1350*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x004e0c0003f0e000 */ /*1360*/ FSEL R6, R2, R6, !P0 ; /* 0x0000000602067208 */ /* 0x001fe40004000000 */ /*1370*/ FSEL R7, R3, R7, !P0 ; /* 0x0000000703077208 */ /* 0x000fcc0004000000 */ /*1380*/ DSETP.GEU.AND P0, PT, R6, R8, PT ; /* 0x000000080600722a */ /* 0x008e0c0003f0e000 */ /*1390*/ FSEL R2, R8, R6, !P0 ; /* 0x0000000608027208 */ /* 0x001fe40004000000 */ /*13a0*/ FSEL R3, R9, R7, !P0 ; /* 0x0000000709037208 */ /* 0x000fcc0004000000 */ /*13b0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*13c0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*13d0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*13e0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x020e0c0003f0e000 */ /*13f0*/ FSEL R6, R4, R2, !P0 ; /* 0x0000000204067208 */ /* 0x001fe40004000000 */ /*1400*/ FSEL R7, R5, R3, !P0 ; /* 0x0000000305077208 */ /* 0x000fe40004000000 */ /*1410*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1420*/ SHFL.DOWN PT, R2, R6, 0x1, 0x1f ; /* 0x08201f0006027f89 */ /* 0x000fe800000e0000 */ /*1430*/ SHFL.DOWN PT, R3, R7, 0x1, 0x1f ; /* 0x08201f0007037f89 */ /* 0x000e2800000e0000 */ /*1440*/ S2R R0, SR_LANEID ; /* 0x0000000000007919 */ /* 0x000e620000000000 */ /*1450*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x001e220003f0e000 */ /*1460*/ ISETP.NE.AND P1, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x002fca0003f25270 */ /*1470*/ ISETP.LT.AND P0, PT, R0, 0x1f, !P0 ; /* 0x0000001f0000780c */ /* 0x001fc80004701270 */ /*1480*/ FSEL R4, R2, R6, P0 ; /* 0x0000000602047208 */ /* 0x000fe40000000000 */ /*1490*/ FSEL R5, R3, R7, P0 ; /* 0x0000000703057208 */ /* 0x000fc60000000000 */ /*14a0*/ SHFL.DOWN PT, R2, R4, 0x2, 0x1f ; /* 0x08401f0004027f89 */ /* 0x000fe800000e0000 */ /*14b0*/ SHFL.DOWN PT, R3, R5, 0x2, 0x1f ; /* 0x08401f0005037f89 */ /* 0x000e2400000e0000 */ /*14c0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*14d0*/ ISETP.LT.AND P0, PT, R0, 0x1e, !P0 ; /* 0x0000001e0000780c */ /* 0x001fc80004701270 */ /*14e0*/ FSEL R8, R2, R4, P0 ; /* 0x0000000402087208 */ /* 0x000fe40000000000 */ /*14f0*/ FSEL R9, R3, R5, P0 ; /* 0x0000000503097208 */ /* 0x000fc60000000000 */ /*1500*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*1510*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*1520*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*1530*/ ISETP.LT.AND P0, PT, R0, 0x1c, !P0 ; /* 0x0000001c0000780c */ /* 0x001fc80004701270 */ /*1540*/ FSEL R6, R2, R8, P0 ; /* 0x0000000802067208 */ /* 0x000fe40000000000 */ /*1550*/ FSEL R7, R3, R9, P0 ; /* 0x0000000903077208 */ /* 0x000fe20000000000 */ /*1560*/ S2R R8, SR_TID.X ; /* 0x0000000000087919 */ /* 0x000e280000002100 */ /*1570*/ SHFL.DOWN PT, R2, R6, 0x8, 0x1f ; /* 0x09001f0006027f89 */ /* 0x000fe800000e0000 */ /*1580*/ SHFL.DOWN PT, R3, R7, 0x8, 0x1f ; /* 0x09001f0007037f89 */ /* 0x000e6200000e0000 */ /*1590*/ @!P1 SHF.R.S32.HI R5, RZ, 0x1f, R8 ; /* 0x0000001fff059819 */ /* 0x001fc80000011408 */ /*15a0*/ @!P1 LEA.HI R5, R5, R8, RZ, 0x5 ; /* 0x0000000805059211 */ /* 0x000fe200078f28ff */ /*15b0*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x002e0c0003f0e000 */ /*15c0*/ ISETP.LT.AND P0, PT, R0, 0x18, !P0 ; /* 0x000000180000780c */ /* 0x001fc80004701270 */ /*15d0*/ FSEL R10, R2, R6, P0 ; /* 0x00000006020a7208 */ /* 0x000fe40000000000 */ /*15e0*/ FSEL R11, R3, R7, P0 ; /* 0x00000007030b7208 */ /* 0x000fc60000000000 */ /*15f0*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*1600*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*1610*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*1620*/ ISETP.LT.AND P0, PT, R0, 0x10, !P0 ; /* 0x000000100000780c */ /* 0x001fe40004701270 */ /*1630*/ @!P1 SHF.R.S32.HI R0, RZ, 0x5, R5 ; /* 0x00000005ff009819 */ /* 0x000fe40000011405 */ /*1640*/ FSEL R4, R2, R10, P0 ; /* 0x0000000a02047208 */ /* 0x000fe40000000000 */ /*1650*/ FSEL R5, R3, R11, P0 ; /* 0x0000000b03057208 */ /* 0x000fe20000000000 */ /*1660*/ @!P1 IMAD.SHL.U32 R3, R0, 0x8, RZ ; /* 0x0000000800039824 */ /* 0x000fe200078e00ff */ /*1670*/ ISETP.NE.AND P0, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fc80003f05270 */ /*1680*/ @!P1 STS.64 [R3+0x8], R4 ; /* 0x0000080403009388 */ /* 0x0001e80000000a00 */ /*1690*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*16a0*/ @P0 BRA 0x2fd0 ; /* 0x0000192000000947 */ /* 0x000fea0003800000 */ /*16b0*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e680000000c00 */ /*16c0*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*16d0*/ DSETP.GEU.AND P0, PT, R4, R8, PT ; /* 0x000000080400722a */ /* 0x002e4c0003f0e000 */ /*16e0*/ FSEL R2, R8, R4, !P0 ; /* 0x0000000408027208 */ /* 0x002fe40004000000 */ /*16f0*/ FSEL R3, R9, R5, !P0 ; /* 0x0000000509037208 */ /* 0x001fe40004000000 */ /*1700*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000e280000000c00 */ /*1710*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e4c0003f0e000 */ /*1720*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x002fe40004000000 */ /*1730*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*1740*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x004e4c0003f0e000 */ /*1750*/ FSEL R8, R12, R2, !P0 ; /* 0x000000020c087208 */ /* 0x002fe40004000000 */ /*1760*/ FSEL R9, R13, R3, !P0 ; /* 0x000000030d097208 */ /* 0x000fe40004000000 */ /*1770*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e680000000a00 */ /*1780*/ DSETP.GEU.AND P0, PT, R8, R14, PT ; /* 0x0000000e0800722a */ /* 0x000e8c0003f0e000 */ /*1790*/ FSEL R8, R14, R8, !P0 ; /* 0x000000080e087208 */ /* 0x004fe40004000000 */ /*17a0*/ FSEL R9, R15, R9, !P0 ; /* 0x000000090f097208 */ /* 0x000fcc0004000000 */ /*17b0*/ DSETP.GEU.AND P0, PT, R8, R4, PT ; /* 0x000000040800722a */ /* 0x001e0c0003f0e000 */ /*17c0*/ FSEL R4, R4, R8, !P0 ; /* 0x0000000804047208 */ /* 0x001fe20004000000 */ /*17d0*/ IMAD.MOV.U32 R8, RZ, RZ, RZ ; /* 0x000000ffff087224 */ /* 0x000fe200078e00ff */ /*17e0*/ FSEL R5, R5, R9, !P0 ; /* 0x0000000905057208 */ /* 0x000fcc0004000000 */ /*17f0*/ DSETP.GEU.AND P0, PT, R4, R6, PT ; /* 0x000000060400722a */ /* 0x000e0c0003f0e000 */ /*1800*/ FSEL R4, R6, R4, !P0 ; /* 0x0000000406047208 */ /* 0x001fe40004000000 */ /*1810*/ FSEL R5, R7, R5, !P0 ; /* 0x0000000507057208 */ /* 0x000fcc0004000000 */ /*1820*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x002e0c0003f0e000 */ /*1830*/ FSEL R4, R2, R4, !P0 ; /* 0x0000000402047208 */ /* 0x001fe40004000000 */ /*1840*/ FSEL R5, R3, R5, !P0 ; /* 0x0000000503057208 */ /* 0x000fe20004000000 */ /*1850*/ BRA 0x2fd0 ; /* 0x0000177000007947 */ /* 0x000fea0003800000 */ /*1860*/ ISETP.GE.AND P0, PT, R34, R4, PT ; /* 0x000000042200720c */ /* 0x000fe20003f06270 */ /*1870*/ BSSY B1, 0x2660 ; /* 0x00000de000017945 */ /* 0x000fe20003800000 */ /*1880*/ CS2R R14, SRZ ; /* 0x00000000000e7805 */ /* 0x000fd6000001ff00 */ /*1890*/ @P0 BRA 0x2650 ; /* 0x00000db000000947 */ /* 0x000fea0003800000 */ /*18a0*/ IMAD.IADD R14, R3, 0x1, R34 ; /* 0x00000001030e7824 */ /* 0x000fe400078e0222 */ /*18b0*/ IMAD.MOV.U32 R15, RZ, RZ, 0x8 ; /* 0x00000008ff0f7424 */ /* 0x000fc800078e00ff */ /*18c0*/ IMAD.WIDE.U32 R14, R14, R15, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x000fcc00078e000f */ /*18d0*/ LDG.E.64 R14, [R14.64] ; /* 0x000000060e0e7981 */ /* 0x000f62000c1e1b00 */ /*18e0*/ IADD3 R34, R34, 0x100, RZ ; /* 0x0000010022227810 */ /* 0x000fc80007ffe0ff */ /*18f0*/ ISETP.GE.AND P0, PT, R34, R4, PT ; /* 0x000000042200720c */ /* 0x000fda0003f06270 */ /*1900*/ @P0 BRA 0x2650 ; /* 0x00000d4000000947 */ /* 0x000fea0003800000 */ /*1910*/ LOP3.LUT R6, RZ, R34, RZ, 0x33, !PT ; /* 0x00000022ff067212 */ /* 0x000fe200078e33ff */ /*1920*/ BSSY B2, 0x1a50 ; /* 0x0000012000027945 */ /* 0x000fe60003800000 */ /*1930*/ IADD3 R6, -R3, c[0x0][0x188], R6 ; /* 0x0000620003067a10 */ /* 0x000fc80007ffe106 */ /*1940*/ LEA.HI R5, R6.reuse, 0x1, RZ, 0x18 ; /* 0x0000000106057811 */ /* 0x040fe400078fc0ff */ /*1950*/ ISETP.GE.U32.AND P0, PT, R6, 0x300, PT ; /* 0x000003000600780c */ /* 0x000fe40003f06070 */ /*1960*/ LOP3.LUT P1, R5, R5, 0x3, RZ, 0xc0, !PT ; /* 0x0000000305057812 */ /* 0x000fda000782c0ff */ /*1970*/ @!P1 BRA 0x1a40 ; /* 0x000000c000009947 */ /* 0x000fea0003800000 */ /*1980*/ IMAD.IADD R8, R3, 0x1, R34 ; /* 0x0000000103087824 */ /* 0x000fe400078e0222 */ /*1990*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fc800078e00ff */ /*19a0*/ IMAD.WIDE.U32 R6, R8, R7, c[0x0][0x160] ; /* 0x0000580008067625 */ /* 0x000fcc00078e0007 */ /*19b0*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000ea2000c1e1b00 */ /*19c0*/ IADD3 R5, R5, -0x1, RZ ; /* 0xffffffff05057810 */ /* 0x000fe40007ffe0ff */ /*19d0*/ IADD3 R34, R34, 0x100, RZ ; /* 0x0000010022227810 */ /* 0x000fe40007ffe0ff */ /*19e0*/ ISETP.NE.AND P2, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fe40003f45270 */ /*19f0*/ IADD3 R8, R8, 0x100, RZ ; /* 0x0000010008087810 */ /* 0x000fe20007ffe0ff */ /*1a00*/ DSETP.GEU.AND P1, PT, R14, R6, PT ; /* 0x000000060e00722a */ /* 0x024e0c0003f2e000 */ /*1a10*/ FSEL R14, R6, R14, !P1 ; /* 0x0000000e060e7208 */ /* 0x001fe40004800000 */ /*1a20*/ FSEL R15, R7, R15, !P1 ; /* 0x0000000f070f7208 */ /* 0x000fe40004800000 */ /*1a30*/ @P2 BRA 0x1990 ; /* 0xffffff5000002947 */ /* 0x000fea000383ffff */ /*1a40*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1a50*/ @!P0 BRA 0x2650 ; /* 0x00000bf000008947 */ /* 0x000fea0003800000 */ /*1a60*/ IMAD.IADD R5, R4, 0x1, -R34 ; /* 0x0000000104057824 */ /* 0x000fe200078e0a22 */ /*1a70*/ BSSY B2, 0x2130 ; /* 0x000006b000027945 */ /* 0x000fe20003800000 */ /*1a80*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1a90*/ IADD3 R32, R34, 0x300, R3 ; /* 0x0000030022207810 */ /* 0x000fe40007ffe003 */ /*1aa0*/ ISETP.GT.AND P1, PT, R5, 0xc00, PT ; /* 0x00000c000500780c */ /* 0x000fda0003f24270 */ /*1ab0*/ @!P1 BRA 0x2120 ; /* 0x0000066000009947 */ /* 0x000fea0003800000 */ /*1ac0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1ad0*/ IADD3 R5, R4, -0xc00, RZ ; /* 0xfffff40004057810 */ /* 0x000fe40007ffe0ff */ /*1ae0*/ IMAD.IADD R6, R3, 0x1, R34 ; /* 0x0000000103067824 */ /* 0x000fe400078e0222 */ /*1af0*/ IMAD.MOV.U32 R31, RZ, RZ, 0x8 ; /* 0x00000008ff1f7424 */ /* 0x000fc800078e00ff */ /*1b00*/ IMAD.WIDE.U32 R6, R6, R31, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fe200078e001f */ /*1b10*/ IADD3 R12, R32, -0x200, RZ ; /* 0xfffffe00200c7810 */ /* 0x000fca0007ffe0ff */ /*1b20*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000ea2000c1e1b00 */ /*1b30*/ IMAD.WIDE.U32 R12, R12, R31, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fe200078e001f */ /*1b40*/ IADD3 R10, R32, -0x100, RZ ; /* 0xffffff00200a7810 */ /* 0x000fca0007ffe0ff */ /*1b50*/ LDG.E.64 R12, [R12.64] ; /* 0x000000060c0c7981 */ /* 0x000ee2000c1e1b00 */ /*1b60*/ IMAD.WIDE.U32 R10, R10, R31, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fcc00078e001f */ /*1b70*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000f22000c1e1b00 */ /*1b80*/ IMAD.WIDE.U32 R8, R32, R31, c[0x0][0x160] ; /* 0x0000580020087625 */ /* 0x000fcc00078e001f */ /*1b90*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000f22000c1e1b00 */ /*1ba0*/ IADD3 R28, R3, 0x400, R34 ; /* 0x00000400031c7810 */ /* 0x000fca0007ffe022 */ /*1bb0*/ IMAD.WIDE.U32 R28, R28, R31, c[0x0][0x160] ; /* 0x000058001c1c7625 */ /* 0x000fe200078e001f */ /*1bc0*/ IADD3 R26, R32, 0x200, RZ ; /* 0x00000200201a7810 */ /* 0x000fca0007ffe0ff */ /*1bd0*/ LDG.E.64 R28, [R28.64] ; /* 0x000000061c1c7981 */ /* 0x000f22000c1e1b00 */ /*1be0*/ IMAD.WIDE.U32 R26, R26, R31, c[0x0][0x160] ; /* 0x000058001a1a7625 */ /* 0x000fe200078e001f */ /*1bf0*/ IADD3 R24, R32, 0x300, RZ ; /* 0x0000030020187810 */ /* 0x000fca0007ffe0ff */ /*1c00*/ LDG.E.64 R26, [R26.64] ; /* 0x000000061a1a7981 */ /* 0x000f22000c1e1b00 */ /*1c10*/ IMAD.WIDE.U32 R24, R24, R31, c[0x0][0x160] ; /* 0x0000580018187625 */ /* 0x000fe200078e001f */ /*1c20*/ IADD3 R22, R32, 0x400, RZ ; /* 0x0000040020167810 */ /* 0x000fca0007ffe0ff */ /*1c30*/ LDG.E.64 R24, [R24.64] ; /* 0x0000000618187981 */ /* 0x000f22000c1e1b00 */ /*1c40*/ IMAD.WIDE.U32 R22, R22, R31, c[0x0][0x160] ; /* 0x0000580016167625 */ /* 0x000fe200078e001f */ /*1c50*/ IADD3 R20, R3, 0x800, R34 ; /* 0x0000080003147810 */ /* 0x000fca0007ffe022 */ /*1c60*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000616167981 */ /* 0x000f22000c1e1b00 */ /*1c70*/ IMAD.WIDE.U32 R20, R20, R31, c[0x0][0x160] ; /* 0x0000580014147625 */ /* 0x000fe200078e001f */ /*1c80*/ IADD3 R18, R32, 0x600, RZ ; /* 0x0000060020127810 */ /* 0x000fca0007ffe0ff */ /*1c90*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000614147981 */ /* 0x000f22000c1e1b00 */ /*1ca0*/ IMAD.WIDE.U32 R18, R18, R31, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x000fe200078e001f */ /*1cb0*/ IADD3 R16, R32, 0x700, RZ ; /* 0x0000070020107810 */ /* 0x000fca0007ffe0ff */ /*1cc0*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000612127981 */ /* 0x000f22000c1e1b00 */ /*1cd0*/ IMAD.WIDE.U32 R16, R16, R31, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fcc00078e001f */ /*1ce0*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000610107981 */ /* 0x000f22000c1e1b00 */ /*1cf0*/ IADD3 R30, R32, 0xc00, RZ ; /* 0x00000c00201e7810 */ /* 0x000fe20007ffe0ff */ /*1d00*/ DSETP.GEU.AND P1, PT, R14, R6, PT ; /* 0x000000060e00722a */ /* 0x024e0c0003f2e000 */ /*1d10*/ FSEL R6, R6, R14, !P1 ; /* 0x0000000e06067208 */ /* 0x001fe40004800000 */ /*1d20*/ FSEL R7, R7, R15, !P1 ; /* 0x0000000f07077208 */ /* 0x000fe40004800000 */ /*1d30*/ IADD3 R14, R32, 0x800, RZ ; /* 0x00000800200e7810 */ /* 0x000fc80007ffe0ff */ /*1d40*/ DSETP.GEU.AND P1, PT, R6, R12, PT ; /* 0x0000000c0600722a */ /* 0x008e220003f2e000 */ /*1d50*/ IMAD.WIDE.U32 R14, R14, R31, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x000fca00078e001f */ /*1d60*/ FSEL R6, R12, R6, !P1 ; /* 0x000000060c067208 */ /* 0x001fe20004800000 */ /*1d70*/ LDG.E.64 R14, [R14.64] ; /* 0x000000060e0e7981 */ /* 0x000ea2000c1e1b00 */ /*1d80*/ FSEL R7, R13, R7, !P1 ; /* 0x000000070d077208 */ /* 0x000fe40004800000 */ /*1d90*/ IADD3 R12, R3, 0xc00, R34 ; /* 0x00000c00030c7810 */ /* 0x000fc80007ffe022 */ /*1da0*/ DSETP.GEU.AND P1, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x010e220003f2e000 */ /*1db0*/ IMAD.WIDE.U32 R12, R12, R31, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fca00078e001f */ /*1dc0*/ FSEL R6, R10, R6, !P1 ; /* 0x000000060a067208 */ /* 0x001fe20004800000 */ /*1dd0*/ LDG.E.64 R12, [R12.64] ; /* 0x000000060c0c7981 */ /* 0x000ee2000c1e1b00 */ /*1de0*/ FSEL R7, R11, R7, !P1 ; /* 0x000000070b077208 */ /* 0x000fe40004800000 */ /*1df0*/ IADD3 R10, R32, 0xa00, RZ ; /* 0x00000a00200a7810 */ /* 0x000fc80007ffe0ff */ /*1e00*/ DSETP.GEU.AND P1, PT, R6, R8, PT ; /* 0x000000080600722a */ /* 0x000e220003f2e000 */ /*1e10*/ IMAD.WIDE.U32 R10, R10, R31, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fca00078e001f */ /*1e20*/ FSEL R6, R8, R6, !P1 ; /* 0x0000000608067208 */ /* 0x001fe20004800000 */ /*1e30*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000f22000c1e1b00 */ /*1e40*/ IADD3 R8, R32, 0xb00, RZ ; /* 0x00000b0020087810 */ /* 0x000fe40007ffe0ff */ /*1e50*/ FSEL R7, R9, R7, !P1 ; /* 0x0000000709077208 */ /* 0x000fc60004800000 */ /*1e60*/ IMAD.WIDE.U32 R8, R8, R31, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fcc00078e001f */ /*1e70*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000f22000c1e1b00 */ /*1e80*/ IMAD.WIDE.U32 R30, R30, R31, c[0x0][0x160] ; /* 0x000058001e1e7625 */ /* 0x000fcc00078e001f */ /*1e90*/ LDG.E.64 R30, [R30.64] ; /* 0x000000061e1e7981 */ /* 0x000f22000c1e1b00 */ /*1ea0*/ DSETP.GEU.AND P1, PT, R6, R28, PT ; /* 0x0000001c0600722a */ /* 0x000e0c0003f2e000 */ /*1eb0*/ FSEL R6, R28, R6, !P1 ; /* 0x000000061c067208 */ /* 0x001fe40004800000 */ /*1ec0*/ FSEL R7, R29, R7, !P1 ; /* 0x000000071d077208 */ /* 0x000fcc0004800000 */ /*1ed0*/ DSETP.GEU.AND P1, PT, R6, R26, PT ; /* 0x0000001a0600722a */ /* 0x000e0c0003f2e000 */ /*1ee0*/ FSEL R6, R26, R6, !P1 ; /* 0x000000061a067208 */ /* 0x001fe40004800000 */ /*1ef0*/ FSEL R7, R27, R7, !P1 ; /* 0x000000071b077208 */ /* 0x000fcc0004800000 */ /*1f00*/ DSETP.GEU.AND P1, PT, R6, R24, PT ; /* 0x000000180600722a */ /* 0x000e0c0003f2e000 */ /*1f10*/ FSEL R6, R24, R6, !P1 ; /* 0x0000000618067208 */ /* 0x001fe40004800000 */ /*1f20*/ FSEL R7, R25, R7, !P1 ; /* 0x0000000719077208 */ /* 0x000fcc0004800000 */ /*1f30*/ DSETP.GEU.AND P1, PT, R6, R22, PT ; /* 0x000000160600722a */ /* 0x000e0c0003f2e000 */ /*1f40*/ FSEL R6, R22, R6, !P1 ; /* 0x0000000616067208 */ /* 0x001fe40004800000 */ /*1f50*/ FSEL R7, R23, R7, !P1 ; /* 0x0000000717077208 */ /* 0x000fcc0004800000 */ /*1f60*/ DSETP.GEU.AND P1, PT, R6, R20, PT ; /* 0x000000140600722a */ /* 0x000e0c0003f2e000 */ /*1f70*/ FSEL R6, R20, R6, !P1 ; /* 0x0000000614067208 */ /* 0x001fe40004800000 */ /*1f80*/ FSEL R7, R21, R7, !P1 ; /* 0x0000000715077208 */ /* 0x000fcc0004800000 */ /*1f90*/ DSETP.GEU.AND P1, PT, R6, R18, PT ; /* 0x000000120600722a */ /* 0x000e0c0003f2e000 */ /*1fa0*/ FSEL R6, R18, R6, !P1 ; /* 0x0000000612067208 */ /* 0x001fe40004800000 */ /*1fb0*/ FSEL R7, R19, R7, !P1 ; /* 0x0000000713077208 */ /* 0x000fcc0004800000 */ /*1fc0*/ DSETP.GEU.AND P1, PT, R6, R16, PT ; /* 0x000000100600722a */ /* 0x000e0c0003f2e000 */ /*1fd0*/ FSEL R6, R16, R6, !P1 ; /* 0x0000000610067208 */ /* 0x001fe40004800000 */ /*1fe0*/ FSEL R7, R17, R7, !P1 ; /* 0x0000000711077208 */ /* 0x000fe40004800000 */ /*1ff0*/ IADD3 R34, R34, 0x1000, RZ ; /* 0x0000100022227810 */ /* 0x000fc80007ffe0ff */ /*2000*/ ISETP.GE.AND P2, PT, R34, R5, PT ; /* 0x000000052200720c */ /* 0x000fe40003f46270 */ /*2010*/ IADD3 R32, R32, 0x1000, RZ ; /* 0x0000100020207810 */ /* 0x000fe20007ffe0ff */ /*2020*/ DSETP.GEU.AND P1, PT, R6, R14, PT ; /* 0x0000000e0600722a */ /* 0x004e0c0003f2e000 */ /*2030*/ FSEL R6, R14, R6, !P1 ; /* 0x000000060e067208 */ /* 0x001fe40004800000 */ /*2040*/ FSEL R7, R15, R7, !P1 ; /* 0x000000070f077208 */ /* 0x000fcc0004800000 */ /*2050*/ DSETP.GEU.AND P1, PT, R6, R12, PT ; /* 0x0000000c0600722a */ /* 0x008e0c0003f2e000 */ /*2060*/ FSEL R6, R12, R6, !P1 ; /* 0x000000060c067208 */ /* 0x001fe40004800000 */ /*2070*/ FSEL R7, R13, R7, !P1 ; /* 0x000000070d077208 */ /* 0x000fcc0004800000 */ /*2080*/ DSETP.GEU.AND P1, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x010e0c0003f2e000 */ /*2090*/ FSEL R6, R10, R6, !P1 ; /* 0x000000060a067208 */ /* 0x001fe40004800000 */ /*20a0*/ FSEL R7, R11, R7, !P1 ; /* 0x000000070b077208 */ /* 0x000fcc0004800000 */ /*20b0*/ DSETP.GEU.AND P1, PT, R6, R8, PT ; /* 0x000000080600722a */ /* 0x000e0c0003f2e000 */ /*20c0*/ FSEL R6, R8, R6, !P1 ; /* 0x0000000608067208 */ /* 0x001fe40004800000 */ /*20d0*/ FSEL R7, R9, R7, !P1 ; /* 0x0000000709077208 */ /* 0x000fcc0004800000 */ /*20e0*/ DSETP.GEU.AND P1, PT, R6, R30, PT ; /* 0x0000001e0600722a */ /* 0x000e0c0003f2e000 */ /*20f0*/ FSEL R14, R30, R6, !P1 ; /* 0x000000061e0e7208 */ /* 0x001fe40004800000 */ /*2100*/ FSEL R15, R31, R7, !P1 ; /* 0x000000071f0f7208 */ /* 0x000fe20004800000 */ /*2110*/ @!P2 BRA 0x1ae0 ; /* 0xfffff9c00000a947 */ /* 0x000fea000383ffff */ /*2120*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2130*/ IMAD.IADD R5, R4, 0x1, -R34 ; /* 0x0000000104057824 */ /* 0x000fe200078e0a22 */ /*2140*/ BSSY B2, 0x24b0 ; /* 0x0000036000027945 */ /* 0x000fe80003800000 */ /*2150*/ ISETP.GT.AND P1, PT, R5, 0x400, PT ; /* 0x000004000500780c */ /* 0x000fda0003f24270 */ /*2160*/ @!P1 BRA 0x24a0 ; /* 0x0000033000009947 */ /* 0x000fea0003800000 */ /*2170*/ IMAD.IADD R6, R3, 0x1, R34 ; /* 0x0000000103067824 */ /* 0x000fe400078e0222 */ /*2180*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*2190*/ IMAD.WIDE.U32 R6, R6, R5, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fe200078e0005 */ /*21a0*/ IADD3 R8, R32, -0x200, RZ ; /* 0xfffffe0020087810 */ /* 0x000fca0007ffe0ff */ /*21b0*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000ea2000c1e1b00 */ /*21c0*/ IMAD.WIDE.U32 R8, R8, R5, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0005 */ /*21d0*/ IADD3 R10, R32, -0x100, RZ ; /* 0xffffff00200a7810 */ /* 0x000fca0007ffe0ff */ /*21e0*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000ee2000c1e1b00 */ /*21f0*/ IMAD.WIDE.U32 R10, R10, R5, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fcc00078e0005 */ /*2200*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000f22000c1e1b00 */ /*2210*/ IMAD.WIDE.U32 R12, R32, R5, c[0x0][0x160] ; /* 0x00005800200c7625 */ /* 0x000fe200078e0005 */ /*2220*/ IADD3 R16, R3, 0x400, R34 ; /* 0x0000040003107810 */ /* 0x000fca0007ffe022 */ /*2230*/ LDG.E.64 R12, [R12.64] ; /* 0x000000060c0c7981 */ /* 0x000f22000c1e1b00 */ /*2240*/ IMAD.WIDE.U32 R16, R16, R5, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fe200078e0005 */ /*2250*/ IADD3 R18, R32, 0x200, RZ ; /* 0x0000020020127810 */ /* 0x000fca0007ffe0ff */ /*2260*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000610107981 */ /* 0x000f22000c1e1b00 */ /*2270*/ IMAD.WIDE.U32 R18, R18, R5, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x000fe200078e0005 */ /*2280*/ IADD3 R20, R32, 0x300, RZ ; /* 0x0000030020147810 */ /* 0x000fca0007ffe0ff */ /*2290*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000612127981 */ /* 0x000f22000c1e1b00 */ /*22a0*/ IMAD.WIDE.U32 R20, R20, R5, c[0x0][0x160] ; /* 0x0000580014147625 */ /* 0x000fe200078e0005 */ /*22b0*/ IADD3 R22, R32, 0x400, RZ ; /* 0x0000040020167810 */ /* 0x000fca0007ffe0ff */ /*22c0*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000614147981 */ /* 0x000f22000c1e1b00 */ /*22d0*/ IMAD.WIDE.U32 R22, R22, R5, c[0x0][0x160] ; /* 0x0000580016167625 */ /* 0x000fcc00078e0005 */ /*22e0*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000616167981 */ /* 0x000f22000c1e1b00 */ /*22f0*/ IADD3 R34, R34, 0x800, RZ ; /* 0x0000080022227810 */ /* 0x000fe40007ffe0ff */ /*2300*/ IADD3 R32, R32, 0x800, RZ ; /* 0x0000080020207810 */ /* 0x000fe20007ffe0ff */ /*2310*/ DSETP.GEU.AND P0, PT, R14, R6, PT ; /* 0x000000060e00722a */ /* 0x024e0c0003f0e000 */ /*2320*/ FSEL R6, R6, R14, !P0 ; /* 0x0000000e06067208 */ /* 0x001fe40004000000 */ /*2330*/ FSEL R7, R7, R15, !P0 ; /* 0x0000000f07077208 */ /* 0x000fcc0004000000 */ /*2340*/ DSETP.GEU.AND P0, PT, R6, R8, PT ; /* 0x000000080600722a */ /* 0x008e0c0003f0e000 */ /*2350*/ FSEL R6, R8, R6, !P0 ; /* 0x0000000608067208 */ /* 0x001fe40004000000 */ /*2360*/ FSEL R7, R9, R7, !P0 ; /* 0x0000000709077208 */ /* 0x000fcc0004000000 */ /*2370*/ DSETP.GEU.AND P0, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x010e0c0003f0e000 */ /*2380*/ FSEL R6, R10, R6, !P0 ; /* 0x000000060a067208 */ /* 0x001fe40004000000 */ /*2390*/ FSEL R7, R11, R7, !P0 ; /* 0x000000070b077208 */ /* 0x000fcc0004000000 */ /*23a0*/ DSETP.GEU.AND P0, PT, R6, R12, PT ; /* 0x0000000c0600722a */ /* 0x000e0c0003f0e000 */ /*23b0*/ FSEL R6, R12, R6, !P0 ; /* 0x000000060c067208 */ /* 0x001fe40004000000 */ /*23c0*/ FSEL R7, R13, R7, !P0 ; /* 0x000000070d077208 */ /* 0x000fcc0004000000 */ /*23d0*/ DSETP.GEU.AND P0, PT, R6, R16, PT ; /* 0x000000100600722a */ /* 0x000e0c0003f0e000 */ /*23e0*/ FSEL R6, R16, R6, !P0 ; /* 0x0000000610067208 */ /* 0x001fe40004000000 */ /*23f0*/ FSEL R7, R17, R7, !P0 ; /* 0x0000000711077208 */ /* 0x000fcc0004000000 */ /*2400*/ DSETP.GEU.AND P0, PT, R6, R18, PT ; /* 0x000000120600722a */ /* 0x000e0c0003f0e000 */ /*2410*/ FSEL R6, R18, R6, !P0 ; /* 0x0000000612067208 */ /* 0x001fe40004000000 */ /*2420*/ FSEL R7, R19, R7, !P0 ; /* 0x0000000713077208 */ /* 0x000fcc0004000000 */ /*2430*/ DSETP.GEU.AND P0, PT, R6, R20, PT ; /* 0x000000140600722a */ /* 0x000e0c0003f0e000 */ /*2440*/ FSEL R6, R20, R6, !P0 ; /* 0x0000000614067208 */ /* 0x001fe40004000000 */ /*2450*/ FSEL R7, R21, R7, !P0 ; /* 0x0000000715077208 */ /* 0x000fe40004000000 */ /*2460*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*2470*/ DSETP.GEU.AND P1, PT, R6, R22, PT ; /* 0x000000160600722a */ /* 0x000e0c0003f2e000 */ /*2480*/ FSEL R14, R22, R6, !P1 ; /* 0x00000006160e7208 */ /* 0x001fe40004800000 */ /*2490*/ FSEL R15, R23, R7, !P1 ; /* 0x00000007170f7208 */ /* 0x000fe40004800000 */ /*24a0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*24b0*/ ISETP.LT.OR P0, PT, R34, R4, P0 ; /* 0x000000042200720c */ /* 0x000fda0000701670 */ /*24c0*/ @!P0 BRA 0x2650 ; /* 0x0000018000008947 */ /* 0x000fea0003800000 */ /*24d0*/ IMAD.IADD R6, R3, 0x1, R34 ; /* 0x0000000103067824 */ /* 0x000fe400078e0222 */ /*24e0*/ IMAD.MOV.U32 R33, RZ, RZ, 0x8 ; /* 0x00000008ff217424 */ /* 0x000fc800078e00ff */ /*24f0*/ IMAD.WIDE.U32 R6, R6, R33, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fe200078e0021 */ /*2500*/ IADD3 R8, R32, -0x200, RZ ; /* 0xfffffe0020087810 */ /* 0x000fca0007ffe0ff */ /*2510*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000ea2000c1e1b00 */ /*2520*/ IMAD.WIDE.U32 R8, R8, R33, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0021 */ /*2530*/ IADD3 R10, R32, -0x100, RZ ; /* 0xffffff00200a7810 */ /* 0x000fca0007ffe0ff */ /*2540*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000ee2000c1e1b00 */ /*2550*/ IMAD.WIDE.U32 R10, R10, R33, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fcc00078e0021 */ /*2560*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000f22000c1e1b00 */ /*2570*/ IMAD.WIDE.U32 R32, R32, R33, c[0x0][0x160] ; /* 0x0000580020207625 */ /* 0x000fcc00078e0021 */ /*2580*/ LDG.E.64 R32, [R32.64] ; /* 0x0000000620207981 */ /* 0x000f22000c1e1b00 */ /*2590*/ DSETP.GEU.AND P0, PT, R14, R6, PT ; /* 0x000000060e00722a */ /* 0x024e0c0003f0e000 */ /*25a0*/ FSEL R12, R6, R14, !P0 ; /* 0x0000000e060c7208 */ /* 0x001fe40004000000 */ /*25b0*/ FSEL R13, R7, R15, !P0 ; /* 0x0000000f070d7208 */ /* 0x000fcc0004000000 */ /*25c0*/ DSETP.GEU.AND P0, PT, R12, R8, PT ; /* 0x000000080c00722a */ /* 0x008e0c0003f0e000 */ /*25d0*/ FSEL R6, R8, R12, !P0 ; /* 0x0000000c08067208 */ /* 0x001fe40004000000 */ /*25e0*/ FSEL R7, R9, R13, !P0 ; /* 0x0000000d09077208 */ /* 0x000fcc0004000000 */ /*25f0*/ DSETP.GEU.AND P0, PT, R6, R10, PT ; /* 0x0000000a0600722a */ /* 0x010e0c0003f0e000 */ /*2600*/ FSEL R6, R10, R6, !P0 ; /* 0x000000060a067208 */ /* 0x001fe40004000000 */ /*2610*/ FSEL R7, R11, R7, !P0 ; /* 0x000000070b077208 */ /* 0x000fcc0004000000 */ /*2620*/ DSETP.GEU.AND P0, PT, R6, R32, PT ; /* 0x000000200600722a */ /* 0x000e0c0003f0e000 */ /*2630*/ FSEL R14, R32, R6, !P0 ; /* 0x00000006200e7208 */ /* 0x001fe40004000000 */ /*2640*/ FSEL R15, R33, R7, !P0 ; /* 0x00000007210f7208 */ /* 0x000fe40004000000 */ /*2650*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2660*/ S2R R5, SR_LANEID ; /* 0x0000000000057919 */ /* 0x000e220000000000 */ /*2670*/ ISETP.GT.AND P0, PT, R4, 0xff, PT ; /* 0x000000ff0400780c */ /* 0x000fe40003f04270 */ /*2680*/ SHF.R.S32.HI R3, RZ, 0x1f, R2 ; /* 0x0000001fff037819 */ /* 0x000fc80000011402 */ /*2690*/ LEA.HI R3, R3, R2, RZ, 0x5 ; /* 0x0000000203037211 */ /* 0x000fc800078f28ff */ /*26a0*/ SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff037819 */ /* 0x000fc60000011403 */ /*26b0*/ @P0 BRA 0x2bf0 ; /* 0x0000053000000947 */ /* 0x000fea0003800000 */ /*26c0*/ IMAD.SHL.U32 R6, R3, 0x20, RZ ; /* 0x0000002003067824 */ /* 0x000fe200078e00ff */ /*26d0*/ ISETP.NE.AND P1, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x001fc80003f25270 */ /*26e0*/ LOP3.LUT R9, RZ, R6, RZ, 0x33, !PT ; /* 0x00000006ff097212 */ /* 0x000fe400078e33ff */ /*26f0*/ IADD3 R7, R6, 0x20, RZ ; /* 0x0000002006077810 */ /* 0x000fc60007ffe0ff */ /*2700*/ IMAD.IADD R9, R4, 0x1, R9 ; /* 0x0000000104097824 */ /* 0x000fe200078e0209 */ /*2710*/ ISETP.GT.AND P0, PT, R7, R4, PT ; /* 0x000000040700720c */ /* 0x000fe40003f04270 */ /*2720*/ IADD3 R4, R5, 0x2, RZ ; /* 0x0000000205047810 */ /* 0x000fe40007ffe0ff */ /*2730*/ SEL R13, R9, 0x1f, P0 ; /* 0x0000001f090d7807 */ /* 0x000fca0000000000 */ /*2740*/ SHFL.DOWN PT, R6, R14, 0x1, R13 ; /* 0x082000000e067989 */ /* 0x020fe800000e000d */ /*2750*/ SHFL.DOWN PT, R7, R15, 0x1, R13 ; /* 0x082000000f077989 */ /* 0x000e2400000e000d */ /*2760*/ DSETP.GEU.AND P0, PT, R14, R6, PT ; /* 0x000000060e00722a */ /* 0x001e0c0003f0e000 */ /*2770*/ ISETP.LT.AND P0, PT, R5, R13, !P0 ; /* 0x0000000d0500720c */ /* 0x001fc80004701270 */ /*2780*/ FSEL R8, R6, R14, P0 ; /* 0x0000000e06087208 */ /* 0x000fe40000000000 */ /*2790*/ FSEL R9, R7, R15, P0 ; /* 0x0000000f07097208 */ /* 0x000fc60000000000 */ /*27a0*/ SHFL.DOWN PT, R6, R8, 0x2, R13 ; /* 0x0840000008067989 */ /* 0x000fe800000e000d */ /*27b0*/ SHFL.DOWN PT, R7, R9, 0x2, R13 ; /* 0x0840000009077989 */ /* 0x000e2400000e000d */ /*27c0*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x001e0c0003f0e000 */ /*27d0*/ ISETP.LE.AND P0, PT, R4, R13, !P0 ; /* 0x0000000d0400720c */ /* 0x001fe40004703270 */ /*27e0*/ IADD3 R4, R5, 0x4, RZ ; /* 0x0000000405047810 */ /* 0x000fe40007ffe0ff */ /*27f0*/ FSEL R10, R6, R8, P0 ; /* 0x00000008060a7208 */ /* 0x000fe40000000000 */ /*2800*/ FSEL R11, R7, R9, P0 ; /* 0x00000009070b7208 */ /* 0x000fc60000000000 */ /*2810*/ SHFL.DOWN PT, R6, R10, 0x4, R13 ; /* 0x088000000a067989 */ /* 0x000fe800000e000d */ /*2820*/ SHFL.DOWN PT, R7, R11, 0x4, R13 ; /* 0x088000000b077989 */ /* 0x000e2400000e000d */ /*2830*/ DSETP.GEU.AND P0, PT, R10, R6, PT ; /* 0x000000060a00722a */ /* 0x001e0c0003f0e000 */ /*2840*/ ISETP.LE.AND P0, PT, R4, R13, !P0 ; /* 0x0000000d0400720c */ /* 0x001fe40004703270 */ /*2850*/ IADD3 R4, R5, 0x8, RZ ; /* 0x0000000805047810 */ /* 0x000fe40007ffe0ff */ /*2860*/ FSEL R8, R6, R10, P0 ; /* 0x0000000a06087208 */ /* 0x000fe40000000000 */ /*2870*/ FSEL R9, R7, R11, P0 ; /* 0x0000000b07097208 */ /* 0x000fc60000000000 */ /*2880*/ SHFL.DOWN PT, R6, R8, 0x8, R13 ; /* 0x0900000008067989 */ /* 0x000fe800000e000d */ /*2890*/ SHFL.DOWN PT, R7, R9, 0x8, R13 ; /* 0x0900000009077989 */ /* 0x000e2400000e000d */ /*28a0*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x001e0c0003f0e000 */ /*28b0*/ ISETP.LE.AND P0, PT, R4, R13, !P0 ; /* 0x0000000d0400720c */ /* 0x001fe40004703270 */ /*28c0*/ IADD3 R4, R5, 0x10, RZ ; /* 0x0000001005047810 */ /* 0x000fe40007ffe0ff */ /*28d0*/ FSEL R10, R6, R8, P0 ; /* 0x00000008060a7208 */ /* 0x000fe20000000000 */ /*28e0*/ IMAD.MOV.U32 R8, RZ, RZ, R2 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0002 */ /*28f0*/ FSEL R11, R7, R9, P0 ; /* 0x00000009070b7208 */ /* 0x000fc60000000000 */ /*2900*/ SHFL.DOWN PT, R6, R10, 0x10, R13 ; /* 0x0a0000000a067989 */ /* 0x000fe800000e000d */ /*2910*/ SHFL.DOWN PT, R7, R11, 0x10, R13 ; /* 0x0a0000000b077989 */ /* 0x000e2400000e000d */ /*2920*/ DSETP.GEU.AND P0, PT, R10, R6, PT ; /* 0x000000060a00722a */ /* 0x001e0c0003f0e000 */ /*2930*/ ISETP.LE.AND P0, PT, R4, R13, !P0 ; /* 0x0000000d0400720c */ /* 0x001fc80004703270 */ /*2940*/ FSEL R4, R6, R10, P0 ; /* 0x0000000a06047208 */ /* 0x000fe40000000000 */ /*2950*/ FSEL R5, R7, R11, P0 ; /* 0x0000000b07057208 */ /* 0x000fe40000000000 */ /*2960*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fc60003f05270 */ /*2970*/ @!P1 STS.64 [R3.X8+0x8], R4 ; /* 0x0000080403009388 */ /* 0x0001e80000008a00 */ /*2980*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2990*/ @P0 BRA 0x2fd0 ; /* 0x0000063000000947 */ /* 0x000fea0003800000 */ /*29a0*/ LDS.128 R12, [0x10] ; /* 0x00001000ff0c7984 */ /* 0x000e620000000c00 */ /*29b0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x188] ; /* 0x00006200ff037624 */ /* 0x001fc600078e00ff */ /*29c0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e220000000c00 */ /*29d0*/ IMAD R0, R0, -0x800, R3 ; /* 0xfffff80000007824 */ /* 0x000fca00078e0203 */ /*29e0*/ ISETP.GE.AND P1, PT, R0, 0xe1, PT ; /* 0x000000e10000780c */ /* 0x000fe20003f26270 */ /*29f0*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x002e4c0003f0e000 */ /*2a00*/ ISETP.GT.AND P0, PT, R0, 0x20, !P0 ; /* 0x000000200000780c */ /* 0x002fc80004704270 */ /*2a10*/ FSEL R2, R12, R4, P0 ; /* 0x000000040c027208 */ /* 0x000fe40000000000 */ /*2a20*/ FSEL R3, R13, R5, P0 ; /* 0x000000050d037208 */ /* 0x000fe40000000000 */ /*2a30*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000e680000000c00 */ /*2a40*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e8c0003f0e000 */ /*2a50*/ ISETP.GT.AND P0, PT, R0, 0x40, !P0 ; /* 0x000000400000780c */ /* 0x004fc80004704270 */ /*2a60*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x000fe40000000000 */ /*2a70*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fcc0000000000 */ /*2a80*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2a90*/ ISETP.GT.AND P0, PT, R0, 0x60, !P0 ; /* 0x000000600000780c */ /* 0x001fc80004704270 */ /*2aa0*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe20000000000 */ /*2ab0*/ IMAD.MOV.U32 R8, RZ, RZ, RZ ; /* 0x000000ffff087224 */ /* 0x000fe200078e00ff */ /*2ac0*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*2ad0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f0e000 */ /*2ae0*/ ISETP.GT.AND P0, PT, R0, 0x80, !P0 ; /* 0x000000800000780c */ /* 0x001fc80004704270 */ /*2af0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*2b00*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fcc0000000000 */ /*2b10*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x002e0c0003f0e000 */ /*2b20*/ ISETP.GT.AND P0, PT, R0, 0xa0, !P0 ; /* 0x000000a00000780c */ /* 0x001fc80004704270 */ /*2b30*/ FSEL R2, R4, R2, P0 ; /* 0x0000000204027208 */ /* 0x000fe40000000000 */ /*2b40*/ FSEL R3, R5, R3, P0 ; /* 0x0000000305037208 */ /* 0x000fcc0000000000 */ /*2b50*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*2b60*/ ISETP.GT.AND P0, PT, R0, 0xc0, !P0 ; /* 0x000000c00000780c */ /* 0x001fc80004704270 */ /*2b70*/ FSEL R4, R6, R2, P0 ; /* 0x0000000206047208 */ /* 0x000fe40000000000 */ /*2b80*/ FSEL R5, R7, R3, P0 ; /* 0x0000000307057208 */ /* 0x000fe20000000000 */ /*2b90*/ @!P1 BRA 0x2fd0 ; /* 0x0000043000009947 */ /* 0x000fea0003800000 */ /*2ba0*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e240000000a00 */ /*2bb0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*2bc0*/ FSEL R4, R2, R4, !P0 ; /* 0x0000000402047208 */ /* 0x001fe40004000000 */ /*2bd0*/ FSEL R5, R3, R5, !P0 ; /* 0x0000000503057208 */ /* 0x000fe20004000000 */ /*2be0*/ BRA 0x2fd0 ; /* 0x000003e000007947 */ /* 0x000fea0003800000 */ /*2bf0*/ SHFL.DOWN PT, R6, R14, 0x1, 0x1f ; /* 0x08201f000e067f89 */ /* 0x020fe200000e0000 */ /*2c00*/ ISETP.NE.AND P1, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x001fc60003f25270 */ /*2c10*/ SHFL.DOWN PT, R7, R15, 0x1, 0x1f ; /* 0x08201f000f077f89 */ /* 0x000e2400000e0000 */ /*2c20*/ DSETP.GEU.AND P0, PT, R14, R6, PT ; /* 0x000000060e00722a */ /* 0x001e0c0003f0e000 */ /*2c30*/ ISETP.LT.AND P0, PT, R5, 0x1f, !P0 ; /* 0x0000001f0500780c */ /* 0x001fc80004701270 */ /*2c40*/ FSEL R8, R6, R14, P0 ; /* 0x0000000e06087208 */ /* 0x000fe40000000000 */ /*2c50*/ FSEL R9, R7, R15, P0 ; /* 0x0000000f07097208 */ /* 0x000fc60000000000 */ /*2c60*/ SHFL.DOWN PT, R6, R8, 0x2, 0x1f ; /* 0x08401f0008067f89 */ /* 0x000fe800000e0000 */ /*2c70*/ SHFL.DOWN PT, R7, R9, 0x2, 0x1f ; /* 0x08401f0009077f89 */ /* 0x000e2400000e0000 */ /*2c80*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x001e0c0003f0e000 */ /*2c90*/ ISETP.LT.AND P0, PT, R5, 0x1e, !P0 ; /* 0x0000001e0500780c */ /* 0x001fc80004701270 */ /*2ca0*/ FSEL R10, R6, R8, P0 ; /* 0x00000008060a7208 */ /* 0x000fe40000000000 */ /*2cb0*/ FSEL R11, R7, R9, P0 ; /* 0x00000009070b7208 */ /* 0x000fc60000000000 */ /*2cc0*/ SHFL.DOWN PT, R6, R10, 0x4, 0x1f ; /* 0x08801f000a067f89 */ /* 0x000fe800000e0000 */ /*2cd0*/ SHFL.DOWN PT, R7, R11, 0x4, 0x1f ; /* 0x08801f000b077f89 */ /* 0x000e2400000e0000 */ /*2ce0*/ DSETP.GEU.AND P0, PT, R10, R6, PT ; /* 0x000000060a00722a */ /* 0x001e0c0003f0e000 */ /*2cf0*/ ISETP.LT.AND P0, PT, R5, 0x1c, !P0 ; /* 0x0000001c0500780c */ /* 0x001fc80004701270 */ /*2d00*/ FSEL R12, R6, R10, P0 ; /* 0x0000000a060c7208 */ /* 0x000fe40000000000 */ /*2d10*/ FSEL R13, R7, R11, P0 ; /* 0x0000000b070d7208 */ /* 0x000fc60000000000 */ /*2d20*/ SHFL.DOWN PT, R6, R12, 0x8, 0x1f ; /* 0x09001f000c067f89 */ /* 0x000fe800000e0000 */ /*2d30*/ SHFL.DOWN PT, R7, R13, 0x8, 0x1f ; /* 0x09001f000d077f89 */ /* 0x000e2400000e0000 */ /*2d40*/ DSETP.GEU.AND P0, PT, R12, R6, PT ; /* 0x000000060c00722a */ /* 0x001e0c0003f0e000 */ /*2d50*/ ISETP.LT.AND P0, PT, R5, 0x18, !P0 ; /* 0x000000180500780c */ /* 0x001fc80004701270 */ /*2d60*/ FSEL R8, R6, R12, P0 ; /* 0x0000000c06087208 */ /* 0x000fe40000000000 */ /*2d70*/ FSEL R9, R7, R13, P0 ; /* 0x0000000d07097208 */ /* 0x000fc60000000000 */ /*2d80*/ SHFL.DOWN PT, R6, R8, 0x10, 0x1f ; /* 0x0a001f0008067f89 */ /* 0x000fe800000e0000 */ /*2d90*/ SHFL.DOWN PT, R7, R9, 0x10, 0x1f ; /* 0x0a001f0009077f89 */ /* 0x000e2400000e0000 */ /*2da0*/ DSETP.GEU.AND P0, PT, R8, R6, PT ; /* 0x000000060800722a */ /* 0x001e0c0003f0e000 */ /*2db0*/ ISETP.LT.AND P0, PT, R5, 0x10, !P0 ; /* 0x000000100500780c */ /* 0x001fc80004701270 */ /*2dc0*/ FSEL R4, R6, R8, P0 ; /* 0x0000000806047208 */ /* 0x000fe20000000000 */ /*2dd0*/ IMAD.MOV.U32 R8, RZ, RZ, R2 ; /* 0x000000ffff087224 */ /* 0x000fe200078e0002 */ /*2de0*/ FSEL R5, R7, R9, P0 ; /* 0x0000000907057208 */ /* 0x000fe40000000000 */ /*2df0*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fc60003f05270 */ /*2e00*/ @!P1 STS.64 [R3.X8+0x8], R4 ; /* 0x0000080403009388 */ /* 0x0001e80000008a00 */ /*2e10*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2e20*/ @P0 BRA 0x2fd0 ; /* 0x000001a000000947 */ /* 0x000fea0003800000 */ /*2e30*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e680000000c00 */ /*2e40*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*2e50*/ DSETP.GEU.AND P0, PT, R4, R8, PT ; /* 0x000000080400722a */ /* 0x002e4c0003f0e000 */ /*2e60*/ FSEL R2, R8, R4, !P0 ; /* 0x0000000408027208 */ /* 0x002fe40004000000 */ /*2e70*/ FSEL R3, R9, R5, !P0 ; /* 0x0000000509037208 */ /* 0x001fe40004000000 */ /*2e80*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000e280000000c00 */ /*2e90*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e4c0003f0e000 */ /*2ea0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x002fe40004000000 */ /*2eb0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*2ec0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x004e4c0003f0e000 */ /*2ed0*/ FSEL R8, R12, R2, !P0 ; /* 0x000000020c087208 */ /* 0x002fe40004000000 */ /*2ee0*/ FSEL R9, R13, R3, !P0 ; /* 0x000000030d097208 */ /* 0x000fe40004000000 */ /*2ef0*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e680000000a00 */ /*2f00*/ DSETP.GEU.AND P0, PT, R8, R14, PT ; /* 0x0000000e0800722a */ /* 0x000e8c0003f0e000 */ /*2f10*/ FSEL R8, R14, R8, !P0 ; /* 0x000000080e087208 */ /* 0x004fe40004000000 */ /*2f20*/ FSEL R9, R15, R9, !P0 ; /* 0x000000090f097208 */ /* 0x000fcc0004000000 */ /*2f30*/ DSETP.GEU.AND P0, PT, R8, R4, PT ; /* 0x000000040800722a */ /* 0x001e0c0003f0e000 */ /*2f40*/ FSEL R4, R4, R8, !P0 ; /* 0x0000000804047208 */ /* 0x001fe20004000000 */ /*2f50*/ IMAD.MOV.U32 R8, RZ, RZ, RZ ; /* 0x000000ffff087224 */ /* 0x000fe200078e00ff */ /*2f60*/ FSEL R5, R5, R9, !P0 ; /* 0x0000000905057208 */ /* 0x000fcc0004000000 */ /*2f70*/ DSETP.GEU.AND P0, PT, R4, R6, PT ; /* 0x000000060400722a */ /* 0x000e0c0003f0e000 */ /*2f80*/ FSEL R4, R6, R4, !P0 ; /* 0x0000000406047208 */ /* 0x001fe40004000000 */ /*2f90*/ FSEL R5, R7, R5, !P0 ; /* 0x0000000507057208 */ /* 0x000fcc0004000000 */ /*2fa0*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x002e0c0003f0e000 */ /*2fb0*/ FSEL R4, R2, R4, !P0 ; /* 0x0000000402047208 */ /* 0x001fe40004000000 */ /*2fc0*/ FSEL R5, R3, R5, !P0 ; /* 0x0000000503057208 */ /* 0x000fe40004000000 */ /*2fd0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*2fe0*/ ISETP.NE.AND P0, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fda0003f05270 */ /*2ff0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*3000*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */ /* 0x000e620000002500 */ /*3010*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x001fc800078e00ff */ /*3020*/ IMAD.WIDE.U32 R2, R2, R3, c[0x0][0x168] ; /* 0x00005a0002027625 */ /* 0x002fca00078e0003 */ /*3030*/ STG.E.64 [R2.64], R4 ; /* 0x0000000402007986 */ /* 0x000fe2000c101b06 */ /*3040*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*3050*/ BRA 0x3050; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*3060*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3070*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3080*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3090*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*30a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*30b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*30c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*30d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*30e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*30f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS7maximumIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ ISETP.NE.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fe20003f05270 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fd80000000a00 */ /*0030*/ @!P0 BRA 0x2f50 ; /* 0x00002f1000008947 */ /* 0x000fea0003800000 */ /*0040*/ S2R R4, SR_TID.X ; /* 0x0000000000047919 */ /* 0x000e220000002100 */ /*0050*/ IMAD.MOV.U32 R0, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff007624 */ /* 0x000fe200078e00ff */ /*0060*/ BSSY B0, 0x2ea0 ; /* 0x00002e3000007945 */ /* 0x000fe80003800000 */ /*0070*/ ISETP.GE.U32.AND P0, PT, R0, 0x800, PT ; /* 0x000008000000780c */ /* 0x000fda0003f06070 */ /*0080*/ @!P0 BRA 0x1760 ; /* 0x000016d000008947 */ /* 0x000fea0003800000 */ /*0090*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*00a0*/ IMAD.WIDE R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x001fca00078e0205 */ /*00b0*/ LDG.E.64 R2, [R4.64+0x800] ; /* 0x0008000404027981 */ /* 0x000ea8000c1e1b00 */ /*00c0*/ LDG.E.64 R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x000ea8000c1e1b00 */ /*00d0*/ LDG.E.64 R8, [R4.64+0x1000] ; /* 0x0010000404087981 */ /* 0x000ee8000c1e1b00 */ /*00e0*/ LDG.E.64 R10, [R4.64+0x1800] ; /* 0x00180004040a7981 */ /* 0x000f28000c1e1b00 */ /*00f0*/ LDG.E.64 R12, [R4.64+0x2000] ; /* 0x00200004040c7981 */ /* 0x000f68000c1e1b00 */ /*0100*/ LDG.E.64 R14, [R4.64+0x2800] ; /* 0x00280004040e7981 */ /* 0x000f28000c1e1b00 */ /*0110*/ LDG.E.64 R16, [R4.64+0x3000] ; /* 0x0030000404107981 */ /* 0x000f28000c1e1b00 */ /*0120*/ LDG.E.64 R18, [R4.64+0x3800] ; /* 0x0038000404127981 */ /* 0x000f22000c1e1b00 */ /*0130*/ IADD3 R25, R0, -0x800, RZ ; /* 0xfffff80000197810 */ /* 0x000fe20007ffe0ff */ /*0140*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fc600078e00ff */ /*0150*/ ISETP.GE.U32.AND P1, PT, R25, 0x800, PT ; /* 0x000008001900780c */ /* 0x000fe20003f26070 */ /*0160*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x004e0c0003f0e000 */ /*0170*/ FSEL R2, R2, R6, !P0 ; /* 0x0000000602027208 */ /* 0x001fe40004000000 */ /*0180*/ FSEL R3, R3, R7, !P0 ; /* 0x0000000703037208 */ /* 0x000fcc0004000000 */ /*0190*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x008e0c0003f0e000 */ /*01a0*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*01b0*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*01c0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*01d0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*01e0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*01f0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x020e0c0003f0e000 */ /*0200*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*0210*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*0220*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*0230*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*0240*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*0250*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*0260*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*0270*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*0280*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0290*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*02a0*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fe20004000000 */ /*02b0*/ @!P1 BRA 0x540 ; /* 0x0000028000009947 */ /* 0x000fea0003800000 */ /*02c0*/ IMAD.MOV.U32 R0, RZ, RZ, 0x800 ; /* 0x00000800ff007424 */ /* 0x000fc800078e00ff */ /*02d0*/ IMAD.WIDE.U32 R6, R0, 0x8, R4 ; /* 0x0000000800067825 */ /* 0x000fca00078e0004 */ /*02e0*/ LDG.E.64 R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x0000a8000c1e1b00 */ /*02f0*/ LDG.E.64 R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x0000e8000c1e1b00 */ /*0300*/ LDG.E.64 R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000128000c1e1b00 */ /*0310*/ LDG.E.64 R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000168000c1e1b00 */ /*0320*/ LDG.E.64 R16, [R6.64+0x2000] ; /* 0x0020000406107981 */ /* 0x000128000c1e1b00 */ /*0330*/ LDG.E.64 R18, [R6.64+0x2800] ; /* 0x0028000406127981 */ /* 0x000128000c1e1b00 */ /*0340*/ LDG.E.64 R20, [R6.64+0x3000] ; /* 0x0030000406147981 */ /* 0x000128000c1e1b00 */ /*0350*/ LDG.E.64 R22, [R6.64+0x3800] ; /* 0x0038000406167981 */ /* 0x000124000c1e1b00 */ /*0360*/ IADD3 R6, -R0, c[0x0][0x170], RZ ; /* 0x00005c0000067a10 */ /* 0x001fc80007ffe1ff */ /*0370*/ ISETP.GE.U32.AND P1, PT, R6, 0x800, PT ; /* 0x000008000600780c */ /* 0x000fe20003f26070 */ /*0380*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x004e0c0003f0e000 */ /*0390*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*03a0*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*03b0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x008e0c0003f0e000 */ /*03c0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*03d0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*03e0*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x010e0c0003f0e000 */ /*03f0*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*0400*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*0410*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x020e0c0003f0e000 */ /*0420*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*0430*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*0440*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*0450*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*0460*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*0470*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*0480*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*0490*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fcc0004000000 */ /*04a0*/ DSETP.GEU.AND P0, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f0e000 */ /*04b0*/ FSEL R2, R20, R2, !P0 ; /* 0x0000000214027208 */ /* 0x001fe40004000000 */ /*04c0*/ FSEL R3, R21, R3, !P0 ; /* 0x0000000315037208 */ /* 0x000fcc0004000000 */ /*04d0*/ DSETP.GEU.AND P0, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f0e000 */ /*04e0*/ FSEL R2, R22, R2, !P0 ; /* 0x0000000216027208 */ /* 0x001fe40004000000 */ /*04f0*/ FSEL R3, R23, R3, !P0 ; /* 0x0000000317037208 */ /* 0x000fe20004000000 */ /*0500*/ @!P1 BRA 0x1310 ; /* 0x00000e0000009947 */ /* 0x000fea0003800000 */ /*0510*/ IADD3 R0, R0, 0x800, RZ ; /* 0x0000080000007810 */ /* 0x000fc80007ffe0ff */ /*0520*/ ISETP.GT.U32.AND P0, PT, R0, R25, PT ; /* 0x000000190000720c */ /* 0x000fda0003f04070 */ /*0530*/ @!P0 BRA 0x2d0 ; /* 0xfffffd9000008947 */ /* 0x000fea000383ffff */ /*0540*/ ISETP.GE.U32.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x000fda0003f06070 */ /*0550*/ @P0 BRA 0x1310 ; /* 0x00000db000000947 */ /* 0x000fea0003800000 */ /*0560*/ S2R R35, SR_TID.X ; /* 0x0000000000237919 */ /* 0x000e220000002100 */ /*0570*/ IADD3 R34, -R0, c[0x0][0x170], RZ ; /* 0x00005c0000227a10 */ /* 0x000fe20007ffe1ff */ /*0580*/ BSSY B1, 0x1310 ; /* 0x00000d8000017945 */ /* 0x000fe60003800000 */ /*0590*/ ISETP.GE.AND P0, PT, R35, R34, PT ; /* 0x000000222300720c */ /* 0x001fda0003f06270 */ /*05a0*/ @P0 BRA 0x1300 ; /* 0x00000d5000000947 */ /* 0x000fea0003800000 */ /*05b0*/ LOP3.LUT R5, RZ, R35, RZ, 0x33, !PT ; /* 0x00000023ff057212 */ /* 0x000fe200078e33ff */ /*05c0*/ BSSY B2, 0x700 ; /* 0x0000013000027945 */ /* 0x000fe60003800000 */ /*05d0*/ IADD3 R5, -R0, c[0x0][0x170], R5 ; /* 0x00005c0000057a10 */ /* 0x000fc80007ffe105 */ /*05e0*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*05f0*/ ISETP.GE.U32.AND P0, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f06070 */ /*0600*/ LOP3.LUT P1, R4, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304047812 */ /* 0x000fda000782c0ff */ /*0610*/ @!P1 BRA 0x6f0 ; /* 0x000000d000009947 */ /* 0x000fea0003800000 */ /*0620*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0004 */ /*0630*/ IMAD.IADD R7, R35, 0x1, R0 ; /* 0x0000000123077824 */ /* 0x000fe400078e0200 */ /*0640*/ IMAD.MOV.U32 R4, RZ, RZ, 0x8 ; /* 0x00000008ff047424 */ /* 0x000fc800078e00ff */ /*0650*/ IMAD.WIDE.U32 R4, R7, R4, c[0x0][0x160] ; /* 0x0000580007047625 */ /* 0x000fcc00078e0004 */ /*0660*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e1b00 */ /*0670*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*0680*/ IADD3 R35, R35, 0x100, RZ ; /* 0x0000010023237810 */ /* 0x000fe40007ffe0ff */ /*0690*/ ISETP.NE.AND P2, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f45270 */ /*06a0*/ IADD3 R7, R7, 0x100, RZ ; /* 0x0000010007077810 */ /* 0x000fe20007ffe0ff */ /*06b0*/ DSETP.GEU.AND P1, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f2e000 */ /*06c0*/ FSEL R2, R4, R2, !P1 ; /* 0x0000000204027208 */ /* 0x001fe40004800000 */ /*06d0*/ FSEL R3, R5, R3, !P1 ; /* 0x0000000305037208 */ /* 0x000fe40004800000 */ /*06e0*/ @P2 BRA 0x640 ; /* 0xffffff5000002947 */ /* 0x000fea000383ffff */ /*06f0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0700*/ @!P0 BRA 0x1300 ; /* 0x00000bf000008947 */ /* 0x000fea0003800000 */ /*0710*/ IMAD.IADD R4, R34, 0x1, -R35 ; /* 0x0000000122047824 */ /* 0x000fe200078e0a23 */ /*0720*/ BSSY B2, 0xde0 ; /* 0x000006b000027945 */ /* 0x000fe20003800000 */ /*0730*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0740*/ IADD3 R36, R35, 0x300, R0 ; /* 0x0000030023247810 */ /* 0x000fe40007ffe000 */ /*0750*/ ISETP.GT.AND P1, PT, R4, 0xc00, PT ; /* 0x00000c000400780c */ /* 0x000fda0003f24270 */ /*0760*/ @!P1 BRA 0xdd0 ; /* 0x0000066000009947 */ /* 0x000fea0003800000 */ /*0770*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0780*/ IADD3 R38, R34, -0xc00, RZ ; /* 0xfffff40022267810 */ /* 0x000fe40007ffe0ff */ /*0790*/ IMAD.IADD R32, R35, 0x1, R0 ; /* 0x0000000123207824 */ /* 0x000fe400078e0200 */ /*07a0*/ IMAD.MOV.U32 R37, RZ, RZ, 0x8 ; /* 0x00000008ff257424 */ /* 0x000fc800078e00ff */ /*07b0*/ IMAD.WIDE.U32 R32, R32, R37, c[0x0][0x160] ; /* 0x0000580020207625 */ /* 0x000fe200078e0025 */ /*07c0*/ IADD3 R30, R36, -0x200, RZ ; /* 0xfffffe00241e7810 */ /* 0x000fca0007ffe0ff */ /*07d0*/ LDG.E.64 R32, [R32.64] ; /* 0x0000000420207981 */ /* 0x000ea2000c1e1b00 */ /*07e0*/ IMAD.WIDE.U32 R30, R30, R37, c[0x0][0x160] ; /* 0x000058001e1e7625 */ /* 0x000fe200078e0025 */ /*07f0*/ IADD3 R28, R36, -0x100, RZ ; /* 0xffffff00241c7810 */ /* 0x000fca0007ffe0ff */ /*0800*/ LDG.E.64 R30, [R30.64] ; /* 0x000000041e1e7981 */ /* 0x000ee2000c1e1b00 */ /*0810*/ IMAD.WIDE.U32 R28, R28, R37, c[0x0][0x160] ; /* 0x000058001c1c7625 */ /* 0x000fcc00078e0025 */ /*0820*/ LDG.E.64 R28, [R28.64] ; /* 0x000000041c1c7981 */ /* 0x000f22000c1e1b00 */ /*0830*/ IMAD.WIDE.U32 R26, R36, R37, c[0x0][0x160] ; /* 0x00005800241a7625 */ /* 0x000fe200078e0025 */ /*0840*/ IADD3 R24, R0, 0x400, R35 ; /* 0x0000040000187810 */ /* 0x000fca0007ffe023 */ /*0850*/ LDG.E.64 R26, [R26.64] ; /* 0x000000041a1a7981 */ /* 0x000f62000c1e1b00 */ /*0860*/ IMAD.WIDE.U32 R24, R24, R37, c[0x0][0x160] ; /* 0x0000580018187625 */ /* 0x000fe200078e0025 */ /*0870*/ IADD3 R22, R36, 0x200, RZ ; /* 0x0000020024167810 */ /* 0x000fca0007ffe0ff */ /*0880*/ LDG.E.64 R24, [R24.64] ; /* 0x0000000418187981 */ /* 0x000f22000c1e1b00 */ /*0890*/ IMAD.WIDE.U32 R22, R22, R37, c[0x0][0x160] ; /* 0x0000580016167625 */ /* 0x000fe200078e0025 */ /*08a0*/ IADD3 R20, R36, 0x300, RZ ; /* 0x0000030024147810 */ /* 0x000fca0007ffe0ff */ /*08b0*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000416167981 */ /* 0x000f62000c1e1b00 */ /*08c0*/ IMAD.WIDE.U32 R20, R20, R37, c[0x0][0x160] ; /* 0x0000580014147625 */ /* 0x000fe200078e0025 */ /*08d0*/ IADD3 R18, R36, 0x400, RZ ; /* 0x0000040024127810 */ /* 0x000fca0007ffe0ff */ /*08e0*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000414147981 */ /* 0x000f62000c1e1b00 */ /*08f0*/ IMAD.WIDE.U32 R18, R18, R37, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x000fe200078e0025 */ /*0900*/ IADD3 R16, R0, 0x800, R35 ; /* 0x0000080000107810 */ /* 0x000fca0007ffe023 */ /*0910*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000412127981 */ /* 0x000f62000c1e1b00 */ /*0920*/ IMAD.WIDE.U32 R16, R16, R37, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fe200078e0025 */ /*0930*/ IADD3 R14, R36, 0x600, RZ ; /* 0x00000600240e7810 */ /* 0x000fca0007ffe0ff */ /*0940*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000f62000c1e1b00 */ /*0950*/ IMAD.WIDE.U32 R14, R14, R37, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x000fe200078e0025 */ /*0960*/ IADD3 R12, R36, 0x700, RZ ; /* 0x00000700240c7810 */ /* 0x000fca0007ffe0ff */ /*0970*/ LDG.E.64 R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000f62000c1e1b00 */ /*0980*/ IMAD.WIDE.U32 R12, R12, R37, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fe200078e0025 */ /*0990*/ IADD3 R10, R36, 0x800, RZ ; /* 0x00000800240a7810 */ /* 0x000fca0007ffe0ff */ /*09a0*/ LDG.E.64 R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000f62000c1e1b00 */ /*09b0*/ IMAD.WIDE.U32 R10, R10, R37, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fe200078e0025 */ /*09c0*/ IADD3 R8, R0, 0xc00, R35 ; /* 0x00000c0000087810 */ /* 0x000fca0007ffe023 */ /*09d0*/ LDG.E.64 R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000f62000c1e1b00 */ /*09e0*/ IMAD.WIDE.U32 R8, R8, R37, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0025 */ /*09f0*/ IADD3 R6, R36, 0xa00, RZ ; /* 0x00000a0024067810 */ /* 0x000fca0007ffe0ff */ /*0a00*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f62000c1e1b00 */ /*0a10*/ IMAD.WIDE.U32 R6, R6, R37, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fe200078e0025 */ /*0a20*/ IADD3 R4, R36, 0xb00, RZ ; /* 0x00000b0024047810 */ /* 0x000fca0007ffe0ff */ /*0a30*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000f62000c1e1b00 */ /*0a40*/ IMAD.WIDE.U32 R4, R4, R37, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fe200078e0025 */ /*0a50*/ IADD3 R40, R36, 0xc00, RZ ; /* 0x00000c0024287810 */ /* 0x000fca0007ffe0ff */ /*0a60*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000f62000c1e1b00 */ /*0a70*/ IMAD.WIDE.U32 R40, R40, R37, c[0x0][0x160] ; /* 0x0000580028287625 */ /* 0x000fcc00078e0025 */ /*0a80*/ LDG.E.64 R40, [R40.64] ; /* 0x0000000428287981 */ /* 0x000f62000c1e1b00 */ /*0a90*/ IADD3 R35, R35, 0x1000, RZ ; /* 0x0000100023237810 */ /* 0x000fe40007ffe0ff */ /*0aa0*/ IADD3 R36, R36, 0x1000, RZ ; /* 0x0000100024247810 */ /* 0x000fe40007ffe0ff */ /*0ab0*/ ISETP.GE.AND P2, PT, R35, R38, PT ; /* 0x000000262300720c */ /* 0x000fe20003f46270 */ /*0ac0*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x004e0c0003f2e000 */ /*0ad0*/ FSEL R2, R32, R2, !P1 ; /* 0x0000000220027208 */ /* 0x001fe40004800000 */ /*0ae0*/ FSEL R3, R33, R3, !P1 ; /* 0x0000000321037208 */ /* 0x000fcc0004800000 */ /*0af0*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x008e0c0003f2e000 */ /*0b00*/ FSEL R2, R30, R2, !P1 ; /* 0x000000021e027208 */ /* 0x001fe40004800000 */ /*0b10*/ FSEL R3, R31, R3, !P1 ; /* 0x000000031f037208 */ /* 0x000fcc0004800000 */ /*0b20*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x010e0c0003f2e000 */ /*0b30*/ FSEL R2, R28, R2, !P1 ; /* 0x000000021c027208 */ /* 0x001fe40004800000 */ /*0b40*/ FSEL R3, R29, R3, !P1 ; /* 0x000000031d037208 */ /* 0x000fcc0004800000 */ /*0b50*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x020e0c0003f2e000 */ /*0b60*/ FSEL R2, R26, R2, !P1 ; /* 0x000000021a027208 */ /* 0x001fe40004800000 */ /*0b70*/ FSEL R3, R27, R3, !P1 ; /* 0x000000031b037208 */ /* 0x000fcc0004800000 */ /*0b80*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*0b90*/ FSEL R2, R24, R2, !P1 ; /* 0x0000000218027208 */ /* 0x001fe40004800000 */ /*0ba0*/ FSEL R3, R25, R3, !P1 ; /* 0x0000000319037208 */ /* 0x000fcc0004800000 */ /*0bb0*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*0bc0*/ FSEL R2, R22, R2, !P1 ; /* 0x0000000216027208 */ /* 0x001fe40004800000 */ /*0bd0*/ FSEL R3, R23, R3, !P1 ; /* 0x0000000317037208 */ /* 0x000fcc0004800000 */ /*0be0*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*0bf0*/ FSEL R2, R20, R2, !P1 ; /* 0x0000000214027208 */ /* 0x001fe40004800000 */ /*0c00*/ FSEL R3, R21, R3, !P1 ; /* 0x0000000315037208 */ /* 0x000fcc0004800000 */ /*0c10*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*0c20*/ FSEL R2, R18, R2, !P1 ; /* 0x0000000212027208 */ /* 0x001fe40004800000 */ /*0c30*/ FSEL R3, R19, R3, !P1 ; /* 0x0000000313037208 */ /* 0x000fcc0004800000 */ /*0c40*/ DSETP.GEU.AND P1, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f2e000 */ /*0c50*/ FSEL R2, R16, R2, !P1 ; /* 0x0000000210027208 */ /* 0x001fe40004800000 */ /*0c60*/ FSEL R3, R17, R3, !P1 ; /* 0x0000000311037208 */ /* 0x000fcc0004800000 */ /*0c70*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f2e000 */ /*0c80*/ FSEL R2, R14, R2, !P1 ; /* 0x000000020e027208 */ /* 0x001fe40004800000 */ /*0c90*/ FSEL R3, R15, R3, !P1 ; /* 0x000000030f037208 */ /* 0x000fcc0004800000 */ /*0ca0*/ DSETP.GEU.AND P1, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f2e000 */ /*0cb0*/ FSEL R2, R12, R2, !P1 ; /* 0x000000020c027208 */ /* 0x001fe40004800000 */ /*0cc0*/ FSEL R3, R13, R3, !P1 ; /* 0x000000030d037208 */ /* 0x000fcc0004800000 */ /*0cd0*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e0c0003f2e000 */ /*0ce0*/ FSEL R2, R10, R2, !P1 ; /* 0x000000020a027208 */ /* 0x001fe40004800000 */ /*0cf0*/ FSEL R3, R11, R3, !P1 ; /* 0x000000030b037208 */ /* 0x000fcc0004800000 */ /*0d00*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x000e0c0003f2e000 */ /*0d10*/ FSEL R2, R8, R2, !P1 ; /* 0x0000000208027208 */ /* 0x001fe40004800000 */ /*0d20*/ FSEL R3, R9, R3, !P1 ; /* 0x0000000309037208 */ /* 0x000fcc0004800000 */ /*0d30*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f2e000 */ /*0d40*/ FSEL R2, R6, R2, !P1 ; /* 0x0000000206027208 */ /* 0x001fe40004800000 */ /*0d50*/ FSEL R3, R7, R3, !P1 ; /* 0x0000000307037208 */ /* 0x000fcc0004800000 */ /*0d60*/ DSETP.GEU.AND P1, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x000e0c0003f2e000 */ /*0d70*/ FSEL R2, R4, R2, !P1 ; /* 0x0000000204027208 */ /* 0x001fe40004800000 */ /*0d80*/ FSEL R3, R5, R3, !P1 ; /* 0x0000000305037208 */ /* 0x000fcc0004800000 */ /*0d90*/ DSETP.GEU.AND P1, PT, R2, R40, PT ; /* 0x000000280200722a */ /* 0x000e0c0003f2e000 */ /*0da0*/ FSEL R2, R40, R2, !P1 ; /* 0x0000000228027208 */ /* 0x001fe40004800000 */ /*0db0*/ FSEL R3, R41, R3, !P1 ; /* 0x0000000329037208 */ /* 0x000fe20004800000 */ /*0dc0*/ @!P2 BRA 0x790 ; /* 0xfffff9c00000a947 */ /* 0x000fea000383ffff */ /*0dd0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0de0*/ IMAD.IADD R4, R34, 0x1, -R35 ; /* 0x0000000122047824 */ /* 0x000fe200078e0a23 */ /*0df0*/ BSSY B2, 0x1160 ; /* 0x0000036000027945 */ /* 0x000fe80003800000 */ /*0e00*/ ISETP.GT.AND P1, PT, R4, 0x400, PT ; /* 0x000004000400780c */ /* 0x000fda0003f24270 */ /*0e10*/ @!P1 BRA 0x1150 ; /* 0x0000033000009947 */ /* 0x000fea0003800000 */ /*0e20*/ IMAD.IADD R4, R35, 0x1, R0 ; /* 0x0000000123047824 */ /* 0x000fe400078e0200 */ /*0e30*/ IMAD.MOV.U32 R19, RZ, RZ, 0x8 ; /* 0x00000008ff137424 */ /* 0x000fc800078e00ff */ /*0e40*/ IMAD.WIDE.U32 R4, R4, R19, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fe200078e0013 */ /*0e50*/ IADD3 R6, R36, -0x200, RZ ; /* 0xfffffe0024067810 */ /* 0x000fca0007ffe0ff */ /*0e60*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e1b00 */ /*0e70*/ IMAD.WIDE.U32 R6, R6, R19, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fe200078e0013 */ /*0e80*/ IADD3 R10, R36, -0x100, RZ ; /* 0xffffff00240a7810 */ /* 0x000fca0007ffe0ff */ /*0e90*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ee2000c1e1b00 */ /*0ea0*/ IMAD.WIDE.U32 R10, R10, R19, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fcc00078e0013 */ /*0eb0*/ LDG.E.64 R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000f22000c1e1b00 */ /*0ec0*/ IMAD.WIDE.U32 R8, R36, R19, c[0x0][0x160] ; /* 0x0000580024087625 */ /* 0x000fe200078e0013 */ /*0ed0*/ IADD3 R12, R0, 0x400, R35 ; /* 0x00000400000c7810 */ /* 0x000fca0007ffe023 */ /*0ee0*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f62000c1e1b00 */ /*0ef0*/ IMAD.WIDE.U32 R12, R12, R19, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fe200078e0013 */ /*0f00*/ IADD3 R14, R36, 0x200, RZ ; /* 0x00000200240e7810 */ /* 0x000fca0007ffe0ff */ /*0f10*/ LDG.E.64 R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000f22000c1e1b00 */ /*0f20*/ IMAD.WIDE.U32 R14, R14, R19, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x000fe200078e0013 */ /*0f30*/ IADD3 R16, R36, 0x300, RZ ; /* 0x0000030024107810 */ /* 0x000fca0007ffe0ff */ /*0f40*/ LDG.E.64 R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000f62000c1e1b00 */ /*0f50*/ IMAD.WIDE.U32 R16, R16, R19, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fe200078e0013 */ /*0f60*/ IADD3 R18, R36, 0x400, RZ ; /* 0x0000040024127810 */ /* 0x000fca0007ffe0ff */ /*0f70*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000f62000c1e1b00 */ /*0f80*/ IMAD.WIDE.U32 R18, R18, R19, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x000fcc00078e0013 */ /*0f90*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000412127981 */ /* 0x000f62000c1e1b00 */ /*0fa0*/ IADD3 R35, R35, 0x800, RZ ; /* 0x0000080023237810 */ /* 0x000fe40007ffe0ff */ /*0fb0*/ IADD3 R36, R36, 0x800, RZ ; /* 0x0000080024247810 */ /* 0x000fe20007ffe0ff */ /*0fc0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*0fd0*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*0fe0*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*0ff0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x008e0c0003f0e000 */ /*1000*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*1010*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*1020*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*1030*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*1040*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*1050*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x020e0c0003f0e000 */ /*1060*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*1070*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*1080*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f0e000 */ /*1090*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*10a0*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*10b0*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*10c0*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*10d0*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*10e0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*10f0*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*1100*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fe40004000000 */ /*1110*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*1120*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*1130*/ FSEL R2, R18, R2, !P1 ; /* 0x0000000212027208 */ /* 0x001fe40004800000 */ /*1140*/ FSEL R3, R19, R3, !P1 ; /* 0x0000000313037208 */ /* 0x000fe40004800000 */ /*1150*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1160*/ ISETP.LT.OR P0, PT, R35, R34, P0 ; /* 0x000000222300720c */ /* 0x000fda0000701670 */ /*1170*/ @!P0 BRA 0x1300 ; /* 0x0000018000008947 */ /* 0x000fea0003800000 */ /*1180*/ IMAD.IADD R4, R35, 0x1, R0 ; /* 0x0000000123047824 */ /* 0x000fe400078e0200 */ /*1190*/ IMAD.MOV.U32 R37, RZ, RZ, 0x8 ; /* 0x00000008ff257424 */ /* 0x000fc800078e00ff */ /*11a0*/ IMAD.WIDE.U32 R4, R4, R37, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fe200078e0025 */ /*11b0*/ IADD3 R6, R36, -0x200, RZ ; /* 0xfffffe0024067810 */ /* 0x000fca0007ffe0ff */ /*11c0*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e1b00 */ /*11d0*/ IMAD.WIDE.U32 R6, R6, R37, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fe200078e0025 */ /*11e0*/ IADD3 R8, R36, -0x100, RZ ; /* 0xffffff0024087810 */ /* 0x000fca0007ffe0ff */ /*11f0*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ee2000c1e1b00 */ /*1200*/ IMAD.WIDE.U32 R8, R8, R37, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fcc00078e0025 */ /*1210*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f22000c1e1b00 */ /*1220*/ IMAD.WIDE.U32 R36, R36, R37, c[0x0][0x160] ; /* 0x0000580024247625 */ /* 0x000fcc00078e0025 */ /*1230*/ LDG.E.64 R36, [R36.64] ; /* 0x0000000424247981 */ /* 0x000f62000c1e1b00 */ /*1240*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x004e0c0003f0e000 */ /*1250*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*1260*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*1270*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x008e0c0003f0e000 */ /*1280*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*1290*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*12a0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x010e0c0003f0e000 */ /*12b0*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*12c0*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*12d0*/ DSETP.GEU.AND P0, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x020e0c0003f0e000 */ /*12e0*/ FSEL R2, R36, R2, !P0 ; /* 0x0000000224027208 */ /* 0x001fe40004000000 */ /*12f0*/ FSEL R3, R37, R3, !P0 ; /* 0x0000000325037208 */ /* 0x000fe40004000000 */ /*1300*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1310*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x000fe800000e0000 */ /*1320*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*1330*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e680000000000 */ /*1340*/ S2R R11, SR_TID.X ; /* 0x00000000000b7919 */ /* 0x000ea20000002100 */ /*1350*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e220003f0e000 */ /*1360*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x002fca0003f25270 */ /*1370*/ ISETP.LT.AND P0, PT, R10, 0x1f, !P0 ; /* 0x0000001f0a00780c */ /* 0x001fc80004701270 */ /*1380*/ FSEL R6, R4, R2, P0 ; /* 0x0000000204067208 */ /* 0x000fe40000000000 */ /*1390*/ FSEL R7, R5, R3, P0 ; /* 0x0000000305077208 */ /* 0x000fc60000000000 */ /*13a0*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe200000e0000 */ /*13b0*/ @!P1 SHF.R.S32.HI R0, RZ, 0x1f, R11 ; /* 0x0000001fff009819 */ /* 0x004fc6000001140b */ /*13c0*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2200000e0000 */ /*13d0*/ @!P1 LEA.HI R0, R0, R11, RZ, 0x5 ; /* 0x0000000b00009211 */ /* 0x000fc800078f28ff */ /*13e0*/ @!P1 SHF.R.S32.HI R0, RZ, 0x5, R0 ; /* 0x00000005ff009819 */ /* 0x000fe20000011400 */ /*13f0*/ DSETP.GEU.AND P0, PT, R6, R4, PT ; /* 0x000000040600722a */ /* 0x001e0c0003f0e000 */ /*1400*/ ISETP.LT.AND P0, PT, R10, 0x1e, !P0 ; /* 0x0000001e0a00780c */ /* 0x001fc80004701270 */ /*1410*/ FSEL R4, R4, R6, P0 ; /* 0x0000000604047208 */ /* 0x000fe40000000000 */ /*1420*/ FSEL R5, R5, R7, P0 ; /* 0x0000000705057208 */ /* 0x000fc60000000000 */ /*1430*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*1440*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*1450*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*1460*/ ISETP.LT.AND P0, PT, R10, 0x1c, !P0 ; /* 0x0000001c0a00780c */ /* 0x001fc80004701270 */ /*1470*/ FSEL R8, R2, R4, P0 ; /* 0x0000000402087208 */ /* 0x000fe40000000000 */ /*1480*/ FSEL R9, R3, R5, P0 ; /* 0x0000000503097208 */ /* 0x000fe20000000000 */ /*1490*/ @!P1 IMAD.SHL.U32 R5, R0, 0x8, RZ ; /* 0x0000000800059824 */ /* 0x000fe400078e00ff */ /*14a0*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe800000e0000 */ /*14b0*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e2400000e0000 */ /*14c0*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*14d0*/ ISETP.LT.AND P0, PT, R10, 0x18, !P0 ; /* 0x000000180a00780c */ /* 0x001fc80004701270 */ /*14e0*/ FSEL R6, R2, R8, P0 ; /* 0x0000000802067208 */ /* 0x000fe40000000000 */ /*14f0*/ FSEL R7, R3, R9, P0 ; /* 0x0000000903077208 */ /* 0x000fc60000000000 */ /*1500*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*1510*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*1520*/ DSETP.GEU.AND P0, PT, R6, R2, PT ; /* 0x000000020600722a */ /* 0x001e0c0003f0e000 */ /*1530*/ ISETP.LT.AND P0, PT, R10, 0x10, !P0 ; /* 0x000000100a00780c */ /* 0x001fc80004701270 */ /*1540*/ FSEL R2, R2, R6, P0 ; /* 0x0000000602027208 */ /* 0x000fe20000000000 */ /*1550*/ IMAD.MOV.U32 R6, RZ, RZ, R11 ; /* 0x000000ffff067224 */ /* 0x000fe200078e000b */ /*1560*/ FSEL R3, R3, R7, P0 ; /* 0x0000000703037208 */ /* 0x000fe40000000000 */ /*1570*/ ISETP.NE.AND P0, PT, R11, RZ, PT ; /* 0x000000ff0b00720c */ /* 0x000fc60003f05270 */ /*1580*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*1590*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*15a0*/ @P0 BRA 0x2e90 ; /* 0x000018e000000947 */ /* 0x000fea0003800000 */ /*15b0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e280000000c00 */ /*15c0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*15d0*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*15e0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*15f0*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*1600*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*1610*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*1620*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe20004000000 */ /*1630*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe200078e00ff */ /*1640*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*1650*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*1660*/ FSEL R4, R8, R2, !P0 ; /* 0x0000000208047208 */ /* 0x001fe40004000000 */ /*1670*/ FSEL R5, R9, R3, !P0 ; /* 0x0000000309057208 */ /* 0x000fe40004000000 */ /*1680*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*1690*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*16a0*/ FSEL R4, R10, R4, !P0 ; /* 0x000000040a047208 */ /* 0x002fe40004000000 */ /*16b0*/ FSEL R5, R11, R5, !P0 ; /* 0x000000050b057208 */ /* 0x000fcc0004000000 */ /*16c0*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*16d0*/ FSEL R4, R12, R4, !P0 ; /* 0x000000040c047208 */ /* 0x002fe40004000000 */ /*16e0*/ FSEL R5, R13, R5, !P0 ; /* 0x000000050d057208 */ /* 0x000fcc0004000000 */ /*16f0*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*1700*/ FSEL R4, R14, R4, !P0 ; /* 0x000000040e047208 */ /* 0x002fe40004000000 */ /*1710*/ FSEL R5, R15, R5, !P0 ; /* 0x000000050f057208 */ /* 0x000fcc0004000000 */ /*1720*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*1730*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*1740*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe20004000000 */ /*1750*/ BRA 0x2e90 ; /* 0x0000173000007947 */ /* 0x000fea0003800000 */ /*1760*/ ISETP.GE.AND P0, PT, R4, c[0x0][0x170], PT ; /* 0x00005c0004007a0c */ /* 0x001fe20003f06270 */ /*1770*/ BSSY B1, 0x1800 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*1780*/ IMAD.MOV.U32 R5, RZ, RZ, R4 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0004 */ /*1790*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fd4000001ff00 */ /*17a0*/ @P0 BRA 0x17f0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*17b0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x000fc800078e00ff */ /*17c0*/ IMAD.WIDE.U32 R2, R4, R3, c[0x0][0x160] ; /* 0x0000580004027625 */ /* 0x000fcc00078e0003 */ /*17d0*/ LDG.E.64 R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e1b00 */ /*17e0*/ IADD3 R5, R4, 0x100, RZ ; /* 0x0000010004057810 */ /* 0x000fc60007ffe0ff */ /*17f0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1800*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*1810*/ BSSY B1, 0x2540 ; /* 0x00000d2000017945 */ /* 0x000fd80003800000 */ /*1820*/ @P0 BRA 0x2530 ; /* 0x00000d0000000947 */ /* 0x000fea0003800000 */ /*1830*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*1840*/ BSSY B2, 0x1960 ; /* 0x0000011000027945 */ /* 0x000fe60003800000 */ /*1850*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*1860*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*1870*/ ISETP.GE.U32.AND P0, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f06070 */ /*1880*/ LOP3.LUT P1, R6, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306067812 */ /* 0x000fda000782c0ff */ /*1890*/ @!P1 BRA 0x1950 ; /* 0x000000b000009947 */ /* 0x000fea0003800000 */ /*18a0*/ IMAD.MOV.U32 R8, RZ, RZ, R6 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0006 */ /*18b0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*18c0*/ IMAD.WIDE.U32 R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fcc00078e0006 */ /*18d0*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e1b00 */ /*18e0*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*18f0*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe40007ffe0ff */ /*1900*/ ISETP.NE.AND P2, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe20003f45270 */ /*1910*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f2e000 */ /*1920*/ FSEL R2, R6, R2, !P1 ; /* 0x0000000206027208 */ /* 0x001fe40004800000 */ /*1930*/ FSEL R3, R7, R3, !P1 ; /* 0x0000000307037208 */ /* 0x000fc80004800000 */ /*1940*/ @P2 BRA 0x18b0 ; /* 0xffffff6000002947 */ /* 0x000fea000383ffff */ /*1950*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1960*/ @!P0 BRA 0x2530 ; /* 0x00000bc000008947 */ /* 0x000fea0003800000 */ /*1970*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x000fe20007ffe1ff */ /*1980*/ BSSY B2, 0x2020 ; /* 0x0000069000027945 */ /* 0x000fe20003800000 */ /*1990*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*19a0*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fda0003f24270 */ /*19b0*/ @!P1 BRA 0x2010 ; /* 0x0000065000009947 */ /* 0x000fea0003800000 */ /*19c0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*19d0*/ IADD3 R12, R0, -0xc00, RZ ; /* 0xfffff400000c7810 */ /* 0x000fe40007ffe0ff */ /*19e0*/ IMAD.MOV.U32 R16, RZ, RZ, 0x8 ; /* 0x00000008ff107424 */ /* 0x000fc800078e00ff */ /*19f0*/ IMAD.WIDE.U32 R6, R5.reuse, R16, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x040fe200078e0010 */ /*1a00*/ IADD3 R9, R5, 0x100, RZ ; /* 0x0000010005097810 */ /* 0x000fca0007ffe0ff */ /*1a10*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e1b00 */ /*1a20*/ IMAD.WIDE.U32 R8, R9, R16, c[0x0][0x160] ; /* 0x0000580009087625 */ /* 0x000fe200078e0010 */ /*1a30*/ IADD3 R11, R5, 0x200, RZ ; /* 0x00000200050b7810 */ /* 0x000fca0007ffe0ff */ /*1a40*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000ee2000c1e1b00 */ /*1a50*/ IMAD.WIDE.U32 R10, R11, R16, c[0x0][0x160] ; /* 0x000058000b0a7625 */ /* 0x000fe200078e0010 */ /*1a60*/ IADD3 R15, R5, 0x300, RZ ; /* 0x00000300050f7810 */ /* 0x000fca0007ffe0ff */ /*1a70*/ LDG.E.64 R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000f22000c1e1b00 */ /*1a80*/ IMAD.WIDE.U32 R14, R15, R16, c[0x0][0x160] ; /* 0x000058000f0e7625 */ /* 0x000fe200078e0010 */ /*1a90*/ IADD3 R19, R5, 0x400, RZ ; /* 0x0000040005137810 */ /* 0x000fca0007ffe0ff */ /*1aa0*/ LDG.E.64 R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000f22000c1e1b00 */ /*1ab0*/ IMAD.WIDE.U32 R18, R19, R16, c[0x0][0x160] ; /* 0x0000580013127625 */ /* 0x000fe200078e0010 */ /*1ac0*/ IADD3 R21, R5, 0x500, RZ ; /* 0x0000050005157810 */ /* 0x000fca0007ffe0ff */ /*1ad0*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000412127981 */ /* 0x000f22000c1e1b00 */ /*1ae0*/ IMAD.WIDE.U32 R20, R21, R16, c[0x0][0x160] ; /* 0x0000580015147625 */ /* 0x000fe200078e0010 */ /*1af0*/ IADD3 R23, R5, 0x600, RZ ; /* 0x0000060005177810 */ /* 0x000fca0007ffe0ff */ /*1b00*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000414147981 */ /* 0x000f22000c1e1b00 */ /*1b10*/ IMAD.WIDE.U32 R22, R23, R16, c[0x0][0x160] ; /* 0x0000580017167625 */ /* 0x000fe200078e0010 */ /*1b20*/ IADD3 R25, R5, 0x700, RZ ; /* 0x0000070005197810 */ /* 0x000fca0007ffe0ff */ /*1b30*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000416167981 */ /* 0x000f22000c1e1b00 */ /*1b40*/ IMAD.WIDE.U32 R24, R25, R16, c[0x0][0x160] ; /* 0x0000580019187625 */ /* 0x000fe200078e0010 */ /*1b50*/ IADD3 R27, R5, 0x800, RZ ; /* 0x00000800051b7810 */ /* 0x000fca0007ffe0ff */ /*1b60*/ LDG.E.64 R24, [R24.64] ; /* 0x0000000418187981 */ /* 0x000f22000c1e1b00 */ /*1b70*/ IMAD.WIDE.U32 R26, R27, R16, c[0x0][0x160] ; /* 0x000058001b1a7625 */ /* 0x000fe200078e0010 */ /*1b80*/ IADD3 R29, R5, 0x900, RZ ; /* 0x00000900051d7810 */ /* 0x000fca0007ffe0ff */ /*1b90*/ LDG.E.64 R26, [R26.64] ; /* 0x000000041a1a7981 */ /* 0x000f22000c1e1b00 */ /*1ba0*/ IMAD.WIDE.U32 R28, R29, R16, c[0x0][0x160] ; /* 0x000058001d1c7625 */ /* 0x000fe200078e0010 */ /*1bb0*/ IADD3 R31, R5, 0xa00, RZ ; /* 0x00000a00051f7810 */ /* 0x000fca0007ffe0ff */ /*1bc0*/ LDG.E.64 R28, [R28.64] ; /* 0x000000041c1c7981 */ /* 0x000f22000c1e1b00 */ /*1bd0*/ IMAD.WIDE.U32 R30, R31, R16, c[0x0][0x160] ; /* 0x000058001f1e7625 */ /* 0x000fe200078e0010 */ /*1be0*/ IADD3 R33, R5, 0xb00, RZ ; /* 0x00000b0005217810 */ /* 0x000fca0007ffe0ff */ /*1bf0*/ LDG.E.64 R30, [R30.64] ; /* 0x000000041e1e7981 */ /* 0x000f22000c1e1b00 */ /*1c00*/ IMAD.WIDE.U32 R32, R33, R16, c[0x0][0x160] ; /* 0x0000580021207625 */ /* 0x000fe200078e0010 */ /*1c10*/ IADD3 R35, R5, 0xc00, RZ ; /* 0x00000c0005237810 */ /* 0x000fca0007ffe0ff */ /*1c20*/ LDG.E.64 R32, [R32.64] ; /* 0x0000000420207981 */ /* 0x000f22000c1e1b00 */ /*1c30*/ IMAD.WIDE.U32 R34, R35, R16, c[0x0][0x160] ; /* 0x0000580023227625 */ /* 0x000fe200078e0010 */ /*1c40*/ IADD3 R37, R5, 0xd00, RZ ; /* 0x00000d0005257810 */ /* 0x000fca0007ffe0ff */ /*1c50*/ LDG.E.64 R34, [R34.64] ; /* 0x0000000422227981 */ /* 0x000f22000c1e1b00 */ /*1c60*/ IMAD.WIDE.U32 R36, R37, R16, c[0x0][0x160] ; /* 0x0000580025247625 */ /* 0x000fe200078e0010 */ /*1c70*/ IADD3 R39, R5, 0xe00, RZ ; /* 0x00000e0005277810 */ /* 0x000fca0007ffe0ff */ /*1c80*/ LDG.E.64 R36, [R36.64] ; /* 0x0000000424247981 */ /* 0x000f22000c1e1b00 */ /*1c90*/ IMAD.WIDE.U32 R38, R39, R16, c[0x0][0x160] ; /* 0x0000580027267625 */ /* 0x000fe200078e0010 */ /*1ca0*/ IADD3 R17, R5, 0xf00, RZ ; /* 0x00000f0005117810 */ /* 0x000fca0007ffe0ff */ /*1cb0*/ LDG.E.64 R38, [R38.64] ; /* 0x0000000426267981 */ /* 0x000f22000c1e1b00 */ /*1cc0*/ IMAD.WIDE.U32 R16, R17, R16, c[0x0][0x160] ; /* 0x0000580011107625 */ /* 0x000fcc00078e0010 */ /*1cd0*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000f22000c1e1b00 */ /*1ce0*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*1cf0*/ ISETP.GE.AND P2, PT, R5, R12, PT ; /* 0x0000000c0500720c */ /* 0x000fe20003f46270 */ /*1d00*/ DSETP.GEU.AND P1, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f2e000 */ /*1d10*/ FSEL R2, R6, R2, !P1 ; /* 0x0000000206027208 */ /* 0x001fe40004800000 */ /*1d20*/ FSEL R3, R7, R3, !P1 ; /* 0x0000000307037208 */ /* 0x000fcc0004800000 */ /*1d30*/ DSETP.GEU.AND P1, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x008e0c0003f2e000 */ /*1d40*/ FSEL R2, R8, R2, !P1 ; /* 0x0000000208027208 */ /* 0x001fe40004800000 */ /*1d50*/ FSEL R3, R9, R3, !P1 ; /* 0x0000000309037208 */ /* 0x000fcc0004800000 */ /*1d60*/ DSETP.GEU.AND P1, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f2e000 */ /*1d70*/ FSEL R2, R10, R2, !P1 ; /* 0x000000020a027208 */ /* 0x001fe40004800000 */ /*1d80*/ FSEL R3, R11, R3, !P1 ; /* 0x000000030b037208 */ /* 0x000fcc0004800000 */ /*1d90*/ DSETP.GEU.AND P1, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f2e000 */ /*1da0*/ FSEL R2, R14, R2, !P1 ; /* 0x000000020e027208 */ /* 0x001fe40004800000 */ /*1db0*/ FSEL R3, R15, R3, !P1 ; /* 0x000000030f037208 */ /* 0x000fcc0004800000 */ /*1dc0*/ DSETP.GEU.AND P1, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f2e000 */ /*1dd0*/ FSEL R2, R18, R2, !P1 ; /* 0x0000000212027208 */ /* 0x001fe40004800000 */ /*1de0*/ FSEL R3, R19, R3, !P1 ; /* 0x0000000313037208 */ /* 0x000fcc0004800000 */ /*1df0*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*1e00*/ FSEL R2, R20, R2, !P1 ; /* 0x0000000214027208 */ /* 0x001fe40004800000 */ /*1e10*/ FSEL R3, R21, R3, !P1 ; /* 0x0000000315037208 */ /* 0x000fcc0004800000 */ /*1e20*/ DSETP.GEU.AND P1, PT, R2, R22, PT ; /* 0x000000160200722a */ /* 0x000e0c0003f2e000 */ /*1e30*/ FSEL R2, R22, R2, !P1 ; /* 0x0000000216027208 */ /* 0x001fe40004800000 */ /*1e40*/ FSEL R3, R23, R3, !P1 ; /* 0x0000000317037208 */ /* 0x000fcc0004800000 */ /*1e50*/ DSETP.GEU.AND P1, PT, R2, R24, PT ; /* 0x000000180200722a */ /* 0x000e0c0003f2e000 */ /*1e60*/ FSEL R2, R24, R2, !P1 ; /* 0x0000000218027208 */ /* 0x001fe40004800000 */ /*1e70*/ FSEL R3, R25, R3, !P1 ; /* 0x0000000319037208 */ /* 0x000fcc0004800000 */ /*1e80*/ DSETP.GEU.AND P1, PT, R2, R26, PT ; /* 0x0000001a0200722a */ /* 0x000e0c0003f2e000 */ /*1e90*/ FSEL R2, R26, R2, !P1 ; /* 0x000000021a027208 */ /* 0x001fe40004800000 */ /*1ea0*/ FSEL R3, R27, R3, !P1 ; /* 0x000000031b037208 */ /* 0x000fcc0004800000 */ /*1eb0*/ DSETP.GEU.AND P1, PT, R2, R28, PT ; /* 0x0000001c0200722a */ /* 0x000e0c0003f2e000 */ /*1ec0*/ FSEL R2, R28, R2, !P1 ; /* 0x000000021c027208 */ /* 0x001fe40004800000 */ /*1ed0*/ FSEL R3, R29, R3, !P1 ; /* 0x000000031d037208 */ /* 0x000fcc0004800000 */ /*1ee0*/ DSETP.GEU.AND P1, PT, R2, R30, PT ; /* 0x0000001e0200722a */ /* 0x000e0c0003f2e000 */ /*1ef0*/ FSEL R2, R30, R2, !P1 ; /* 0x000000021e027208 */ /* 0x001fe40004800000 */ /*1f00*/ FSEL R3, R31, R3, !P1 ; /* 0x000000031f037208 */ /* 0x000fcc0004800000 */ /*1f10*/ DSETP.GEU.AND P1, PT, R2, R32, PT ; /* 0x000000200200722a */ /* 0x000e0c0003f2e000 */ /*1f20*/ FSEL R2, R32, R2, !P1 ; /* 0x0000000220027208 */ /* 0x001fe40004800000 */ /*1f30*/ FSEL R3, R33, R3, !P1 ; /* 0x0000000321037208 */ /* 0x000fcc0004800000 */ /*1f40*/ DSETP.GEU.AND P1, PT, R2, R34, PT ; /* 0x000000220200722a */ /* 0x000e0c0003f2e000 */ /*1f50*/ FSEL R2, R34, R2, !P1 ; /* 0x0000000222027208 */ /* 0x001fe40004800000 */ /*1f60*/ FSEL R3, R35, R3, !P1 ; /* 0x0000000323037208 */ /* 0x000fcc0004800000 */ /*1f70*/ DSETP.GEU.AND P1, PT, R2, R36, PT ; /* 0x000000240200722a */ /* 0x000e0c0003f2e000 */ /*1f80*/ FSEL R2, R36, R2, !P1 ; /* 0x0000000224027208 */ /* 0x001fe40004800000 */ /*1f90*/ FSEL R3, R37, R3, !P1 ; /* 0x0000000325037208 */ /* 0x000fcc0004800000 */ /*1fa0*/ DSETP.GEU.AND P1, PT, R2, R38, PT ; /* 0x000000260200722a */ /* 0x000e0c0003f2e000 */ /*1fb0*/ FSEL R2, R38, R2, !P1 ; /* 0x0000000226027208 */ /* 0x001fe40004800000 */ /*1fc0*/ FSEL R3, R39, R3, !P1 ; /* 0x0000000327037208 */ /* 0x000fcc0004800000 */ /*1fd0*/ DSETP.GEU.AND P1, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f2e000 */ /*1fe0*/ FSEL R2, R16, R2, !P1 ; /* 0x0000000210027208 */ /* 0x001fe40004800000 */ /*1ff0*/ FSEL R3, R17, R3, !P1 ; /* 0x0000000311037208 */ /* 0x000fe20004800000 */ /*2000*/ @!P2 BRA 0x19e0 ; /* 0xfffff9d00000a947 */ /* 0x000fea000383ffff */ /*2010*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2020*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x000fe20007ffe1ff */ /*2030*/ BSSY B2, 0x2390 ; /* 0x0000035000027945 */ /* 0x000fe60003800000 */ /*2040*/ ISETP.GT.AND P1, PT, R6, 0x400, PT ; /* 0x000004000600780c */ /* 0x000fda0003f24270 */ /*2050*/ @!P1 BRA 0x2380 ; /* 0x0000032000009947 */ /* 0x000fea0003800000 */ /*2060*/ IMAD.MOV.U32 R21, RZ, RZ, 0x8 ; /* 0x00000008ff157424 */ /* 0x000fc800078e00ff */ /*2070*/ IMAD.WIDE.U32 R6, R5.reuse, R21, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x040fe200078e0015 */ /*2080*/ IADD3 R8, R5, 0x100, RZ ; /* 0x0000010005087810 */ /* 0x000fca0007ffe0ff */ /*2090*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e1b00 */ /*20a0*/ IMAD.WIDE.U32 R8, R8, R21, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0015 */ /*20b0*/ IADD3 R10, R5, 0x200, RZ ; /* 0x00000200050a7810 */ /* 0x000fca0007ffe0ff */ /*20c0*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000ee2000c1e1b00 */ /*20d0*/ IMAD.WIDE.U32 R10, R10, R21, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fe200078e0015 */ /*20e0*/ IADD3 R12, R5, 0x300, RZ ; /* 0x00000300050c7810 */ /* 0x000fca0007ffe0ff */ /*20f0*/ LDG.E.64 R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000f22000c1e1b00 */ /*2100*/ IMAD.WIDE.U32 R12, R12, R21, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fe200078e0015 */ /*2110*/ IADD3 R14, R5, 0x400, RZ ; /* 0x00000400050e7810 */ /* 0x000fca0007ffe0ff */ /*2120*/ LDG.E.64 R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000f22000c1e1b00 */ /*2130*/ IMAD.WIDE.U32 R14, R14, R21, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x000fe200078e0015 */ /*2140*/ IADD3 R16, R5, 0x500, RZ ; /* 0x0000050005107810 */ /* 0x000fca0007ffe0ff */ /*2150*/ LDG.E.64 R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000f22000c1e1b00 */ /*2160*/ IMAD.WIDE.U32 R16, R16, R21, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fe200078e0015 */ /*2170*/ IADD3 R18, R5, 0x600, RZ ; /* 0x0000060005127810 */ /* 0x000fca0007ffe0ff */ /*2180*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000f22000c1e1b00 */ /*2190*/ IMAD.WIDE.U32 R18, R18, R21, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x000fe200078e0015 */ /*21a0*/ IADD3 R20, R5, 0x700, RZ ; /* 0x0000070005147810 */ /* 0x000fca0007ffe0ff */ /*21b0*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000412127981 */ /* 0x000f22000c1e1b00 */ /*21c0*/ IMAD.WIDE.U32 R20, R20, R21, c[0x0][0x160] ; /* 0x0000580014147625 */ /* 0x000fcc00078e0015 */ /*21d0*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000414147981 */ /* 0x000f22000c1e1b00 */ /*21e0*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fe20007ffe0ff */ /*21f0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f0e000 */ /*2200*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*2210*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*2220*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x008e0c0003f0e000 */ /*2230*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*2240*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*2250*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*2260*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*2270*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*2280*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f0e000 */ /*2290*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*22a0*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fcc0004000000 */ /*22b0*/ DSETP.GEU.AND P0, PT, R2, R14, PT ; /* 0x0000000e0200722a */ /* 0x000e0c0003f0e000 */ /*22c0*/ FSEL R2, R14, R2, !P0 ; /* 0x000000020e027208 */ /* 0x001fe40004000000 */ /*22d0*/ FSEL R3, R15, R3, !P0 ; /* 0x000000030f037208 */ /* 0x000fcc0004000000 */ /*22e0*/ DSETP.GEU.AND P0, PT, R2, R16, PT ; /* 0x000000100200722a */ /* 0x000e0c0003f0e000 */ /*22f0*/ FSEL R2, R16, R2, !P0 ; /* 0x0000000210027208 */ /* 0x001fe40004000000 */ /*2300*/ FSEL R3, R17, R3, !P0 ; /* 0x0000000311037208 */ /* 0x000fcc0004000000 */ /*2310*/ DSETP.GEU.AND P0, PT, R2, R18, PT ; /* 0x000000120200722a */ /* 0x000e0c0003f0e000 */ /*2320*/ FSEL R2, R18, R2, !P0 ; /* 0x0000000212027208 */ /* 0x001fe40004000000 */ /*2330*/ FSEL R3, R19, R3, !P0 ; /* 0x0000000313037208 */ /* 0x000fe40004000000 */ /*2340*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc80003f0e170 */ /*2350*/ DSETP.GEU.AND P1, PT, R2, R20, PT ; /* 0x000000140200722a */ /* 0x000e0c0003f2e000 */ /*2360*/ FSEL R2, R20, R2, !P1 ; /* 0x0000000214027208 */ /* 0x001fe40004800000 */ /*2370*/ FSEL R3, R21, R3, !P1 ; /* 0x0000000315037208 */ /* 0x000fe40004800000 */ /*2380*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2390*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*23a0*/ @!P0 BRA 0x2530 ; /* 0x0000018000008947 */ /* 0x000fea0003800000 */ /*23b0*/ IMAD.MOV.U32 R13, RZ, RZ, 0x8 ; /* 0x00000008ff0d7424 */ /* 0x000fc800078e00ff */ /*23c0*/ IMAD.WIDE.U32 R6, R5.reuse, R13, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x040fe200078e000d */ /*23d0*/ IADD3 R8, R5, 0x100, RZ ; /* 0x0000010005087810 */ /* 0x000fca0007ffe0ff */ /*23e0*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e1b00 */ /*23f0*/ IMAD.WIDE.U32 R8, R8, R13, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e000d */ /*2400*/ IADD3 R10, R5, 0x200, RZ ; /* 0x00000200050a7810 */ /* 0x000fca0007ffe0ff */ /*2410*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000ee2000c1e1b00 */ /*2420*/ IMAD.WIDE.U32 R10, R10, R13, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fe200078e000d */ /*2430*/ IADD3 R12, R5, 0x300, RZ ; /* 0x00000300050c7810 */ /* 0x000fca0007ffe0ff */ /*2440*/ LDG.E.64 R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000f22000c1e1b00 */ /*2450*/ IMAD.WIDE.U32 R12, R12, R13, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fcc00078e000d */ /*2460*/ LDG.E.64 R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000f22000c1e1b00 */ /*2470*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x024e0c0003f0e000 */ /*2480*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe40004000000 */ /*2490*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*24a0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x008e0c0003f0e000 */ /*24b0*/ FSEL R2, R8, R2, !P0 ; /* 0x0000000208027208 */ /* 0x001fe40004000000 */ /*24c0*/ FSEL R3, R9, R3, !P0 ; /* 0x0000000309037208 */ /* 0x000fcc0004000000 */ /*24d0*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x010e0c0003f0e000 */ /*24e0*/ FSEL R2, R10, R2, !P0 ; /* 0x000000020a027208 */ /* 0x001fe40004000000 */ /*24f0*/ FSEL R3, R11, R3, !P0 ; /* 0x000000030b037208 */ /* 0x000fcc0004000000 */ /*2500*/ DSETP.GEU.AND P0, PT, R2, R12, PT ; /* 0x0000000c0200722a */ /* 0x000e0c0003f0e000 */ /*2510*/ FSEL R2, R12, R2, !P0 ; /* 0x000000020c027208 */ /* 0x001fe40004000000 */ /*2520*/ FSEL R3, R13, R3, !P0 ; /* 0x000000030d037208 */ /* 0x000fe40004000000 */ /*2530*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2540*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x000e220000000000 */ /*2550*/ ISETP.GT.AND P0, PT, R0, 0xff, PT ; /* 0x000000ff0000780c */ /* 0x000fe40003f04270 */ /*2560*/ SHF.R.S32.HI R5, RZ, 0x1f, R4 ; /* 0x0000001fff057819 */ /* 0x000fc80000011404 */ /*2570*/ LEA.HI R5, R5, R4, RZ, 0x5 ; /* 0x0000000405057211 */ /* 0x000fc800078f28ff */ /*2580*/ SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff057819 */ /* 0x000fc60000011405 */ /*2590*/ @P0 BRA 0x2ab0 ; /* 0x0000051000000947 */ /* 0x000fea0003800000 */ /*25a0*/ IMAD.SHL.U32 R7, R5, 0x20, RZ ; /* 0x0000002005077824 */ /* 0x000fe200078e00ff */ /*25b0*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*25c0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*25d0*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*25e0*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*25f0*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fe40003f04270 */ /*2600*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*2610*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fca0000000000 */ /*2620*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x020fe800000e0007 */ /*2630*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*2640*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2650*/ ISETP.LT.AND P0, PT, R6, R7, !P0 ; /* 0x000000070600720c */ /* 0x001fc80004701270 */ /*2660*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*2670*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*2680*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe800000e0007 */ /*2690*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*26a0*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*26b0*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*26c0*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fe40007ffe0ff */ /*26d0*/ FSEL R8, R8, R10, P0 ; /* 0x0000000a08087208 */ /* 0x000fe40000000000 */ /*26e0*/ FSEL R9, R9, R11, P0 ; /* 0x0000000b09097208 */ /* 0x000fc60000000000 */ /*26f0*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe800000e0007 */ /*2700*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*2710*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2720*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*2730*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fe40007ffe0ff */ /*2740*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x000fe40000000000 */ /*2750*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fc60000000000 */ /*2760*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe800000e0007 */ /*2770*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*2780*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*2790*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fe40004703270 */ /*27a0*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fe20007ffe0ff */ /*27b0*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fe200078e0004 */ /*27c0*/ FSEL R8, R2, R10, P0 ; /* 0x0000000a02087208 */ /* 0x000fe40000000000 */ /*27d0*/ FSEL R9, R3, R11, P0 ; /* 0x0000000b03097208 */ /* 0x000fc60000000000 */ /*27e0*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*27f0*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*2800*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2810*/ ISETP.LE.AND P0, PT, R12, R7, !P0 ; /* 0x000000070c00720c */ /* 0x001fc80004703270 */ /*2820*/ FSEL R2, R2, R8, P0 ; /* 0x0000000802027208 */ /* 0x000fe40000000000 */ /*2830*/ FSEL R3, R3, R9, P0 ; /* 0x0000000903037208 */ /* 0x000fe40000000000 */ /*2840*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fc60003f05270 */ /*2850*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*2860*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2870*/ @P0 BRA 0x2e90 ; /* 0x0000061000000947 */ /* 0x000fea0003800000 */ /*2880*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*2890*/ ISETP.GE.AND P1, PT, R0, 0xe1, PT ; /* 0x000000e10000780c */ /* 0x000fc60003f26270 */ /*28a0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e620000000c00 */ /*28b0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*28c0*/ ISETP.GT.AND P0, PT, R0, 0x20, !P0 ; /* 0x000000200000780c */ /* 0x001fc80004704270 */ /*28d0*/ FSEL R2, R4, R2, P0 ; /* 0x0000000204027208 */ /* 0x000fe40000000000 */ /*28e0*/ FSEL R3, R5, R3, P0 ; /* 0x0000000305037208 */ /* 0x000fcc0000000000 */ /*28f0*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*2900*/ ISETP.GT.AND P0, PT, R0, 0x40, !P0 ; /* 0x000000400000780c */ /* 0x001fc80004704270 */ /*2910*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x000fe40000000000 */ /*2920*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe40000000000 */ /*2930*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000e280000000c00 */ /*2940*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e4c0003f0e000 */ /*2950*/ ISETP.GT.AND P0, PT, R0, 0x60, !P0 ; /* 0x000000600000780c */ /* 0x002fc80004704270 */ /*2960*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x000fe40000000000 */ /*2970*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fcc0000000000 */ /*2980*/ DSETP.GEU.AND P0, PT, R2, R10, PT ; /* 0x0000000a0200722a */ /* 0x000e4c0003f0e000 */ /*2990*/ ISETP.GT.AND P0, PT, R0, 0x80, !P0 ; /* 0x000000800000780c */ /* 0x002fc80004704270 */ /*29a0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x000fe40000000000 */ /*29b0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fcc0000000000 */ /*29c0*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*29d0*/ ISETP.GT.AND P0, PT, R0, 0xa0, !P0 ; /* 0x000000a00000780c */ /* 0x001fc80004704270 */ /*29e0*/ FSEL R2, R4, R2, P0 ; /* 0x0000000204027208 */ /* 0x000fe40000000000 */ /*29f0*/ FSEL R3, R5, R3, P0 ; /* 0x0000000305037208 */ /* 0x000fcc0000000000 */ /*2a00*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*2a10*/ ISETP.GT.AND P0, PT, R0, 0xc0, !P0 ; /* 0x000000c00000780c */ /* 0x001fc80004704270 */ /*2a20*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x000fe20000000000 */ /*2a30*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe200078e00ff */ /*2a40*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe20000000000 */ /*2a50*/ @!P1 BRA 0x2e90 ; /* 0x0000043000009947 */ /* 0x000fea0003800000 */ /*2a60*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*2a70*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*2a80*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*2a90*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fe20004000000 */ /*2aa0*/ BRA 0x2e90 ; /* 0x000003e000007947 */ /* 0x000fea0003800000 */ /*2ab0*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x020fe200000e0000 */ /*2ac0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x001fc60003f25270 */ /*2ad0*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*2ae0*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x001e0c0003f0e000 */ /*2af0*/ ISETP.LT.AND P0, PT, R6, 0x1f, !P0 ; /* 0x0000001f0600780c */ /* 0x001fc80004701270 */ /*2b00*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x000fe40000000000 */ /*2b10*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fc60000000000 */ /*2b20*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*2b30*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*2b40*/ DSETP.GEU.AND P0, PT, R10, R8, PT ; /* 0x000000080a00722a */ /* 0x001e0c0003f0e000 */ /*2b50*/ ISETP.LT.AND P0, PT, R6, 0x1e, !P0 ; /* 0x0000001e0600780c */ /* 0x001fc80004701270 */ /*2b60*/ FSEL R8, R8, R10, P0 ; /* 0x0000000a08087208 */ /* 0x000fe40000000000 */ /*2b70*/ FSEL R9, R9, R11, P0 ; /* 0x0000000b09097208 */ /* 0x000fc60000000000 */ /*2b80*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*2b90*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*2ba0*/ DSETP.GEU.AND P0, PT, R8, R2, PT ; /* 0x000000020800722a */ /* 0x001e0c0003f0e000 */ /*2bb0*/ ISETP.LT.AND P0, PT, R6, 0x1c, !P0 ; /* 0x0000001c0600780c */ /* 0x001fc80004701270 */ /*2bc0*/ FSEL R12, R2, R8, P0 ; /* 0x00000008020c7208 */ /* 0x000fe40000000000 */ /*2bd0*/ FSEL R13, R3, R9, P0 ; /* 0x00000009030d7208 */ /* 0x000fc60000000000 */ /*2be0*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*2bf0*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*2c00*/ DSETP.GEU.AND P0, PT, R12, R2, PT ; /* 0x000000020c00722a */ /* 0x001e0c0003f0e000 */ /*2c10*/ ISETP.LT.AND P0, PT, R6, 0x18, !P0 ; /* 0x000000180600780c */ /* 0x001fc80004701270 */ /*2c20*/ FSEL R10, R2, R12, P0 ; /* 0x0000000c020a7208 */ /* 0x000fe40000000000 */ /*2c30*/ FSEL R11, R3, R13, P0 ; /* 0x0000000d030b7208 */ /* 0x000fc60000000000 */ /*2c40*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*2c50*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*2c60*/ DSETP.GEU.AND P0, PT, R10, R2, PT ; /* 0x000000020a00722a */ /* 0x001e0c0003f0e000 */ /*2c70*/ ISETP.LT.AND P0, PT, R6, 0x10, !P0 ; /* 0x000000100600780c */ /* 0x001fe20004701270 */ /*2c80*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fc600078e0004 */ /*2c90*/ FSEL R2, R2, R10, P0 ; /* 0x0000000a02027208 */ /* 0x000fe40000000000 */ /*2ca0*/ FSEL R3, R3, R11, P0 ; /* 0x0000000b03037208 */ /* 0x000fe40000000000 */ /*2cb0*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fc60003f05270 */ /*2cc0*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*2cd0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2ce0*/ @P0 BRA 0x2e90 ; /* 0x000001a000000947 */ /* 0x000fea0003800000 */ /*2cf0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e280000000c00 */ /*2d00*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*2d10*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea20000000c00 */ /*2d20*/ DSETP.GEU.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f0e000 */ /*2d30*/ FSEL R2, R4, R2, !P0 ; /* 0x0000000204027208 */ /* 0x001fe40004000000 */ /*2d40*/ FSEL R3, R5, R3, !P0 ; /* 0x0000000305037208 */ /* 0x000fcc0004000000 */ /*2d50*/ DSETP.GEU.AND P0, PT, R2, R6, PT ; /* 0x000000060200722a */ /* 0x000e0c0003f0e000 */ /*2d60*/ FSEL R2, R6, R2, !P0 ; /* 0x0000000206027208 */ /* 0x001fe20004000000 */ /*2d70*/ IMAD.MOV.U32 R6, RZ, RZ, RZ ; /* 0x000000ffff067224 */ /* 0x000fe200078e00ff */ /*2d80*/ FSEL R3, R7, R3, !P0 ; /* 0x0000000307037208 */ /* 0x000fcc0004000000 */ /*2d90*/ DSETP.GEU.AND P0, PT, R2, R8, PT ; /* 0x000000080200722a */ /* 0x002e0c0003f0e000 */ /*2da0*/ FSEL R4, R8, R2, !P0 ; /* 0x0000000208047208 */ /* 0x001fe40004000000 */ /*2db0*/ FSEL R5, R9, R3, !P0 ; /* 0x0000000309057208 */ /* 0x000fe40004000000 */ /*2dc0*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e280000000a00 */ /*2dd0*/ DSETP.GEU.AND P0, PT, R4, R10, PT ; /* 0x0000000a0400722a */ /* 0x000e4c0003f0e000 */ /*2de0*/ FSEL R4, R10, R4, !P0 ; /* 0x000000040a047208 */ /* 0x002fe40004000000 */ /*2df0*/ FSEL R5, R11, R5, !P0 ; /* 0x000000050b057208 */ /* 0x000fcc0004000000 */ /*2e00*/ DSETP.GEU.AND P0, PT, R4, R12, PT ; /* 0x0000000c0400722a */ /* 0x004e4c0003f0e000 */ /*2e10*/ FSEL R4, R12, R4, !P0 ; /* 0x000000040c047208 */ /* 0x002fe40004000000 */ /*2e20*/ FSEL R5, R13, R5, !P0 ; /* 0x000000050d057208 */ /* 0x000fcc0004000000 */ /*2e30*/ DSETP.GEU.AND P0, PT, R4, R14, PT ; /* 0x0000000e0400722a */ /* 0x000e4c0003f0e000 */ /*2e40*/ FSEL R4, R14, R4, !P0 ; /* 0x000000040e047208 */ /* 0x002fe40004000000 */ /*2e50*/ FSEL R5, R15, R5, !P0 ; /* 0x000000050f057208 */ /* 0x000fcc0004000000 */ /*2e60*/ DSETP.GEU.AND P0, PT, R4, R2, PT ; /* 0x000000020400722a */ /* 0x001e0c0003f0e000 */ /*2e70*/ FSEL R2, R2, R4, !P0 ; /* 0x0000000402027208 */ /* 0x001fe40004000000 */ /*2e80*/ FSEL R3, R3, R5, !P0 ; /* 0x0000000503037208 */ /* 0x000fe40004000000 */ /*2e90*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*2ea0*/ ISETP.NE.AND P0, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fda0003f05270 */ /*2eb0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*2ec0*/ I2F.F64 R4, c[0x0][0x178] ; /* 0x00005e0000047b12 */ /* 0x001e240000201c00 */ /*2ed0*/ DSETP.GT.AND P0, PT, R2, R4, PT ; /* 0x000000040200722a */ /* 0x001e0c0003f04000 */ /*2ee0*/ FSEL R5, R3, R5, P0 ; /* 0x0000000503057208 */ /* 0x001fe20000000000 */ /*2ef0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fe200078e00ff */ /*2f00*/ FSEL R4, R2, R4, P0 ; /* 0x0000000402047208 */ /* 0x000fe20000000000 */ /*2f10*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fc600078e00ff */ /*2f20*/ F2I.F64.TRUNC R5, R4 ; /* 0x0000000400057311 */ /* 0x000e24000030d100 */ /*2f30*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*2f40*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*2f50*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*2f60*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x001fda0003f05270 */ /*2f70*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*2f80*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff057624 */ /* 0x000fe400078e00ff */ /*2f90*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fe400078e00ff */ /*2fa0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fca00078e00ff */ /*2fb0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*2fc0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*2fd0*/ BRA 0x2fd0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*2fe0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2ff0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3000*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3010*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3020*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3030*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3040*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3050*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3060*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3070*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ ISETP.NE.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fe20003f05270 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fd80000000a00 */ /*0030*/ @!P0 BRA 0x3df0 ; /* 0x00003db000008947 */ /* 0x000fea0003800000 */ /*0040*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0050*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff027624 */ /* 0x000fe200078e00ff */ /*0060*/ BSSY B0, 0x3d60 ; /* 0x00003cf000007945 */ /* 0x000fe80003800000 */ /*0070*/ LOP3.LUT P0, RZ, R2, 0x1f, RZ, 0xc0, !PT ; /* 0x0000001f02ff7812 */ /* 0x000fda000780c0ff */ /*0080*/ @!P0 BRA 0x1f30 ; /* 0x00001ea000008947 */ /* 0x000fea0003800000 */ /*0090*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff047624 */ /* 0x000fca00078e00ff */ /*00a0*/ ISETP.GE.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fda0003f06270 */ /*00b0*/ @!P0 BRA 0xf60 ; /* 0x00000ea000008947 */ /* 0x000fea0003800000 */ /*00c0*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fc800078e00ff */ /*00d0*/ IMAD.WIDE R6, R0, R7, c[0x0][0x160] ; /* 0x0000580000067625 */ /* 0x001fca00078e0207 */ /*00e0*/ LDG.E.64.CONSTANT R2, [R6.64] ; /* 0x0000000406027981 */ /* 0x000ea8000c1e9b00 */ /*00f0*/ LDG.E.64.CONSTANT R8, [R6.64+0x800] ; /* 0x0008000406087981 */ /* 0x000ea8000c1e9b00 */ /*0100*/ LDG.E.64.CONSTANT R10, [R6.64+0x1000] ; /* 0x00100004060a7981 */ /* 0x000ee8000c1e9b00 */ /*0110*/ LDG.E.64.CONSTANT R12, [R6.64+0x1800] ; /* 0x00180004060c7981 */ /* 0x000f28000c1e9b00 */ /*0120*/ LDG.E.64.CONSTANT R14, [R6.64+0x2000] ; /* 0x00200004060e7981 */ /* 0x000f68000c1e9b00 */ /*0130*/ LDG.E.64.CONSTANT R16, [R6.64+0x2800] ; /* 0x0028000406107981 */ /* 0x000f68000c1e9b00 */ /*0140*/ LDG.E.64.CONSTANT R18, [R6.64+0x3000] ; /* 0x0030000406127981 */ /* 0x000f68000c1e9b00 */ /*0150*/ LDG.E.64.CONSTANT R20, [R6.64+0x3800] ; /* 0x0038000406147981 */ /* 0x000f62000c1e9b00 */ /*0160*/ ISETP.GE.AND P0, PT, R4, 0x1000, PT ; /* 0x000010000400780c */ /* 0x000fe20003f06270 */ /*0170*/ IMAD.MOV.U32 R5, RZ, RZ, 0x800 ; /* 0x00000800ff057424 */ /* 0x000fe200078e00ff */ /*0180*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x004ecc0000000008 */ /*0190*/ DADD R2, R10, R2 ; /* 0x000000000a027229 */ /* 0x008f0c0000000002 */ /*01a0*/ DADD R2, R12, R2 ; /* 0x000000000c027229 */ /* 0x010f4c0000000002 */ /*01b0*/ DADD R2, R14, R2 ; /* 0x000000000e027229 */ /* 0x020e0c0000000002 */ /*01c0*/ DADD R2, R16, R2 ; /* 0x0000000010027229 */ /* 0x001e0c0000000002 */ /*01d0*/ DADD R2, R18, R2 ; /* 0x0000000012027229 */ /* 0x001e0c0000000002 */ /*01e0*/ DADD R2, R20, R2 ; /* 0x0000000014027229 */ /* 0x0010620000000002 */ /*01f0*/ @!P0 BRA 0x390 ; /* 0x0000019000008947 */ /* 0x000fea0003800000 */ /*0200*/ IADD3 R4, R4, -0x800, RZ ; /* 0xfffff80004047810 */ /* 0x000fe20007ffe0ff */ /*0210*/ IMAD.MOV.U32 R5, RZ, RZ, 0x800 ; /* 0x00000800ff057424 */ /* 0x000fc800078e00ff */ /*0220*/ IMAD.WIDE R8, R5, 0x8, R6 ; /* 0x0000000805087825 */ /* 0x000fca00078e0206 */ /*0230*/ LDG.E.64.CONSTANT R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x001ea8000c1e9b00 */ /*0240*/ LDG.E.64.CONSTANT R12, [R8.64+0x800] ; /* 0x00080004080c7981 */ /* 0x000ee8000c1e9b00 */ /*0250*/ LDG.E.64.CONSTANT R14, [R8.64+0x1000] ; /* 0x00100004080e7981 */ /* 0x000f28000c1e9b00 */ /*0260*/ LDG.E.64.CONSTANT R16, [R8.64+0x1800] ; /* 0x0018000408107981 */ /* 0x000f68000c1e9b00 */ /*0270*/ LDG.E.64.CONSTANT R18, [R8.64+0x2000] ; /* 0x0020000408127981 */ /* 0x000f68000c1e9b00 */ /*0280*/ LDG.E.64.CONSTANT R20, [R8.64+0x2800] ; /* 0x0028000408147981 */ /* 0x001f68000c1e9b00 */ /*0290*/ LDG.E.64.CONSTANT R22, [R8.64+0x3000] ; /* 0x0030000408167981 */ /* 0x000f68000c1e9b00 */ /*02a0*/ LDG.E.64.CONSTANT R24, [R8.64+0x3800] ; /* 0x0038000408187981 */ /* 0x000f62000c1e9b00 */ /*02b0*/ DADD R10, R10, R2 ; /* 0x000000000a0a7229 */ /* 0x0060c40000000002 */ /*02c0*/ IADD3 R2, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005027a10 */ /* 0x001fc80007ffe1ff */ /*02d0*/ DADD R10, R12, R10 ; /* 0x000000000c0a7229 */ /* 0x008f22000000000a */ /*02e0*/ ISETP.GE.AND P0, PT, R2, 0x800, PT ; /* 0x000008000200780c */ /* 0x000fca0003f06270 */ /*02f0*/ DADD R10, R14, R10 ; /* 0x000000000e0a7229 */ /* 0x010f4c000000000a */ /*0300*/ DADD R10, R16, R10 ; /* 0x00000000100a7229 */ /* 0x020e0c000000000a */ /*0310*/ DADD R10, R18, R10 ; /* 0x00000000120a7229 */ /* 0x001e0c000000000a */ /*0320*/ DADD R10, R20, R10 ; /* 0x00000000140a7229 */ /* 0x001e0c000000000a */ /*0330*/ DADD R10, R22, R10 ; /* 0x00000000160a7229 */ /* 0x001e0c000000000a */ /*0340*/ DADD R2, R24, R10 ; /* 0x0000000018027229 */ /* 0x001062000000000a */ /*0350*/ @!P0 BRA 0xc10 ; /* 0x000008b000008947 */ /* 0x000fec0003800000 */ /*0360*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fc80007ffe0ff */ /*0370*/ ISETP.GT.AND P0, PT, R5, R4, PT ; /* 0x000000040500720c */ /* 0x000fda0003f04270 */ /*0380*/ @!P0 BRA 0x220 ; /* 0xfffffe9000008947 */ /* 0x000fea000383ffff */ /*0390*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fda0003f06270 */ /*03a0*/ @P0 BRA 0xc10 ; /* 0x0000086000000947 */ /* 0x000fea0003800000 */ /*03b0*/ IADD3 R21, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005157a10 */ /* 0x001fe20007ffe1ff */ /*03c0*/ BSSY B1, 0xc10 ; /* 0x0000084000017945 */ /* 0x000fe60003800000 */ /*03d0*/ ISETP.GE.AND P0, PT, R0, R21, PT ; /* 0x000000150000720c */ /* 0x000fda0003f06270 */ /*03e0*/ @P0 BRA 0xc00 ; /* 0x0000081000000947 */ /* 0x000fea0003800000 */ /*03f0*/ LOP3.LUT R4, RZ, R0, RZ, 0x33, !PT ; /* 0x00000000ff047212 */ /* 0x000fe200078e33ff */ /*0400*/ BSSY B2, 0x580 ; /* 0x0000017000027945 */ /* 0x000fe20003800000 */ /*0410*/ IMAD.MOV.U32 R20, RZ, RZ, R0 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0000 */ /*0420*/ IADD3 R6, -R5, c[0x0][0x170], R4 ; /* 0x00005c0005067a10 */ /* 0x000fc80007ffe104 */ /*0430*/ LEA.HI R4, R6.reuse, 0x1, RZ, 0x18 ; /* 0x0000000106047811 */ /* 0x040fe400078fc0ff */ /*0440*/ ISETP.GE.U32.AND P1, PT, R6, 0x300, PT ; /* 0x000003000600780c */ /* 0x000fe40003f26070 */ /*0450*/ LOP3.LUT P0, R4, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304047812 */ /* 0x000fda000780c0ff */ /*0460*/ @!P0 BRA 0x570 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0470*/ IMAD.IADD R6, R0, 0x1, R5 ; /* 0x0000000100067824 */ /* 0x000fe400078e0205 */ /*0480*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fe400078e00ff */ /*0490*/ IMAD.MOV.U32 R20, RZ, RZ, R0 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0000 */ /*04a0*/ IMAD.WIDE R6, R6, R7, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fc800078e0207 */ /*04b0*/ IMAD.MOV.U32 R8, RZ, RZ, R6 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0006 */ /*04c0*/ IMAD.MOV.U32 R9, RZ, RZ, R7 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0007 */ /*04d0*/ IMAD.MOV.U32 R6, RZ, RZ, R8 ; /* 0x000000ffff067224 */ /* 0x001fe400078e0008 */ /*04e0*/ IMAD.MOV.U32 R7, RZ, RZ, R9 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0009 */ /*04f0*/ LDG.E.64.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e9b00 */ /*0500*/ IADD3 R4, R4, -0x1, RZ ; /* 0xffffffff04047810 */ /* 0x000fe40007ffe0ff */ /*0510*/ IADD3 R8, P2, R8, 0x800, RZ ; /* 0x0000080008087810 */ /* 0x000fe40007f5e0ff */ /*0520*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f05270 */ /*0530*/ IADD3 R20, R20, 0x100, RZ ; /* 0x0000010014147810 */ /* 0x000fe20007ffe0ff */ /*0540*/ IMAD.X R9, RZ, RZ, R9, P2 ; /* 0x000000ffff097224 */ /* 0x000fe200010e0609 */ /*0550*/ DADD R2, R6, R2 ; /* 0x0000000006027229 */ /* 0x0060520000000002 */ /*0560*/ @P0 BRA 0x4d0 ; /* 0xffffff6000000947 */ /* 0x000fea000383ffff */ /*0570*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0580*/ @!P1 BRA 0xc00 ; /* 0x0000067000009947 */ /* 0x000fea0003800000 */ /*0590*/ IMAD.IADD R7, R21, 0x1, -R20 ; /* 0x0000000115077824 */ /* 0x001fe200078e0a14 */ /*05a0*/ BSSY B2, 0x950 ; /* 0x000003a000027945 */ /* 0x000fe20003800000 */ /*05b0*/ IMAD.IADD R6, R20, 0x1, R5 ; /* 0x0000000114067824 */ /* 0x000fe200078e0205 */ /*05c0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0f070 */ /*05d0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x8 ; /* 0x00000008ff097424 */ /* 0x000fe200078e00ff */ /*05e0*/ ISETP.GT.AND P1, PT, R7, 0xc00, PT ; /* 0x00000c000700780c */ /* 0x000fe40003f24270 */ /*05f0*/ IADD3 R14, R6.reuse, 0x300, RZ ; /* 0x00000300060e7810 */ /* 0x040fe20007ffe0ff */ /*0600*/ IMAD.WIDE R4, R6.reuse, R9.reuse, c[0x0][0x160] ; /* 0x0000580006047625 */ /* 0x0c0fe200078e0209 */ /*0610*/ IADD3 R12, R6.reuse, 0x200, RZ ; /* 0x00000200060c7810 */ /* 0x040fe40007ffe0ff */ /*0620*/ IADD3 R8, R6, 0x100, RZ ; /* 0x0000010006087810 */ /* 0x000fe20007ffe0ff */ /*0630*/ IMAD.WIDE R14, R14, R9, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x000fc800078e0209 */ /*0640*/ IMAD.WIDE R12, R12, R9, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc800078e0209 */ /*0650*/ IMAD.WIDE R8, R8, R9, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0209 */ /*0660*/ @!P1 BRA 0x940 ; /* 0x000002d000009947 */ /* 0x000fea0003800000 */ /*0670*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0680*/ IADD3 R23, R21, -0xc00, RZ ; /* 0xfffff40015177810 */ /* 0x000fe40007ffe0ff */ /*0690*/ LDG.E.64.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x0010a8000c1e9b00 */ /*06a0*/ LDG.E.64.CONSTANT R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x000728000c1e9b00 */ /*06b0*/ LDG.E.64.CONSTANT R18, [R12.64] ; /* 0x000000040c127981 */ /* 0x000b28000c1e9b00 */ /*06c0*/ LDG.E.64.CONSTANT R46, [R14.64] ; /* 0x000000040e2e7981 */ /* 0x002328000c1e9b00 */ /*06d0*/ LDG.E.64.CONSTANT R44, [R4.64+0x2000] ; /* 0x00200004042c7981 */ /* 0x000128000c1e9b00 */ /*06e0*/ LDG.E.64.CONSTANT R42, [R8.64+0x2000] ; /* 0x00200004082a7981 */ /* 0x000728000c1e9b00 */ /*06f0*/ LDG.E.64.CONSTANT R40, [R12.64+0x2000] ; /* 0x002000040c287981 */ /* 0x000b28000c1e9b00 */ /*0700*/ LDG.E.64.CONSTANT R38, [R14.64+0x2000] ; /* 0x002000040e267981 */ /* 0x000328000c1e9b00 */ /*0710*/ LDG.E.64.CONSTANT R36, [R4.64+0x4000] ; /* 0x0040000404247981 */ /* 0x000128000c1e9b00 */ /*0720*/ LDG.E.64.CONSTANT R34, [R8.64+0x4000] ; /* 0x0040000408227981 */ /* 0x000728000c1e9b00 */ /*0730*/ LDG.E.64.CONSTANT R32, [R12.64+0x4000] ; /* 0x004000040c207981 */ /* 0x000b28000c1e9b00 */ /*0740*/ LDG.E.64.CONSTANT R30, [R14.64+0x4000] ; /* 0x004000040e1e7981 */ /* 0x000328000c1e9b00 */ /*0750*/ LDG.E.64.CONSTANT R28, [R4.64+0x6000] ; /* 0x00600004041c7981 */ /* 0x000128000c1e9b00 */ /*0760*/ LDG.E.64.CONSTANT R26, [R8.64+0x6000] ; /* 0x00600004081a7981 */ /* 0x000728000c1e9b00 */ /*0770*/ LDG.E.64.CONSTANT R24, [R12.64+0x6000] ; /* 0x006000040c187981 */ /* 0x000b28000c1e9b00 */ /*0780*/ LDG.E.64.CONSTANT R16, [R14.64+0x6000] ; /* 0x006000040e107981 */ /* 0x000322000c1e9b00 */ /*0790*/ IADD3 R20, R20, 0x1000, RZ ; /* 0x0000100014147810 */ /* 0x000fc40007ffe0ff */ /*07a0*/ IADD3 R8, P4, R8, 0x8000, RZ ; /* 0x0000800008087810 */ /* 0x008fe40007f9e0ff */ /*07b0*/ ISETP.GE.AND P1, PT, R20, R23, PT ; /* 0x000000171400720c */ /* 0x000fe40003f26270 */ /*07c0*/ IADD3 R12, P3, R12, 0x8000, RZ ; /* 0x000080000c0c7810 */ /* 0x020fe20007f7e0ff */ /*07d0*/ IMAD.X R9, RZ, RZ, R9, P4 ; /* 0x000000ffff097224 */ /* 0x000fe200020e0609 */ /*07e0*/ IADD3 R4, P5, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fe40007fbe0ff */ /*07f0*/ IADD3 R14, P2, R14, 0x8000, RZ ; /* 0x000080000e0e7810 */ /* 0x002fe20007f5e0ff */ /*0800*/ IMAD.X R13, RZ, RZ, R13, P3 ; /* 0x000000ffff0d7224 */ /* 0x000fe400018e060d */ /*0810*/ IMAD.X R5, RZ, RZ, R5, P5 ; /* 0x000000ffff057224 */ /* 0x000fc400028e0605 */ /*0820*/ IMAD.X R15, RZ, RZ, R15, P2 ; /* 0x000000ffff0f7224 */ /* 0x000fe200010e060f */ /*0830*/ DADD R6, R6, R2 ; /* 0x0000000006067229 */ /* 0x004f0c0000000002 */ /*0840*/ DADD R6, R6, R10 ; /* 0x0000000006067229 */ /* 0x010e0c000000000a */ /*0850*/ DADD R6, R6, R18 ; /* 0x0000000006067229 */ /* 0x001e0c0000000012 */ /*0860*/ DADD R6, R6, R46 ; /* 0x0000000006067229 */ /* 0x001e0c000000002e */ /*0870*/ DADD R6, R6, R44 ; /* 0x0000000006067229 */ /* 0x001e0c000000002c */ /*0880*/ DADD R6, R6, R42 ; /* 0x0000000006067229 */ /* 0x001e0c000000002a */ /*0890*/ DADD R6, R6, R40 ; /* 0x0000000006067229 */ /* 0x001e0c0000000028 */ /*08a0*/ DADD R6, R6, R38 ; /* 0x0000000006067229 */ /* 0x001e0c0000000026 */ /*08b0*/ DADD R6, R6, R36 ; /* 0x0000000006067229 */ /* 0x001e0c0000000024 */ /*08c0*/ DADD R6, R6, R34 ; /* 0x0000000006067229 */ /* 0x001e0c0000000022 */ /*08d0*/ DADD R6, R6, R32 ; /* 0x0000000006067229 */ /* 0x001e0c0000000020 */ /*08e0*/ DADD R6, R6, R30 ; /* 0x0000000006067229 */ /* 0x001e0c000000001e */ /*08f0*/ DADD R6, R6, R28 ; /* 0x0000000006067229 */ /* 0x001e0c000000001c */ /*0900*/ DADD R6, R6, R26 ; /* 0x0000000006067229 */ /* 0x001e0c000000001a */ /*0910*/ DADD R6, R6, R24 ; /* 0x0000000006067229 */ /* 0x001e0c0000000018 */ /*0920*/ DADD R2, R6, R16 ; /* 0x0000000006027229 */ /* 0x0010620000000010 */ /*0930*/ @!P1 BRA 0x690 ; /* 0xfffffd5000009947 */ /* 0x000fea000383ffff */ /*0940*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0950*/ IMAD.IADD R6, R21, 0x1, -R20 ; /* 0x0000000115067824 */ /* 0x001fe200078e0a14 */ /*0960*/ BSSY B2, 0xb40 ; /* 0x000001d000027945 */ /* 0x000fe80003800000 */ /*0970*/ ISETP.GT.AND P1, PT, R6, 0x400, PT ; /* 0x000004000600780c */ /* 0x000fda0003f24270 */ /*0980*/ @!P1 BRA 0xb30 ; /* 0x000001a000009947 */ /* 0x000fea0003800000 */ /*0990*/ LDG.E.64.CONSTANT R24, [R4.64] ; /* 0x0000000404187981 */ /* 0x0000a8000c1e9b00 */ /*09a0*/ LDG.E.64.CONSTANT R26, [R8.64] ; /* 0x00000004081a7981 */ /* 0x000728000c1e9b00 */ /*09b0*/ LDG.E.64.CONSTANT R28, [R12.64] ; /* 0x000000040c1c7981 */ /* 0x000b28000c1e9b00 */ /*09c0*/ LDG.E.64.CONSTANT R10, [R14.64] ; /* 0x000000040e0a7981 */ /* 0x000328000c1e9b00 */ /*09d0*/ LDG.E.64.CONSTANT R16, [R4.64+0x2000] ; /* 0x0020000404107981 */ /* 0x000128000c1e9b00 */ /*09e0*/ LDG.E.64.CONSTANT R18, [R8.64+0x2000] ; /* 0x0020000408127981 */ /* 0x000728000c1e9b00 */ /*09f0*/ LDG.E.64.CONSTANT R22, [R12.64+0x2000] ; /* 0x002000040c167981 */ /* 0x000b28000c1e9b00 */ /*0a00*/ LDG.E.64.CONSTANT R6, [R14.64+0x2000] ; /* 0x002000040e067981 */ /* 0x000322000c1e9b00 */ /*0a10*/ IADD3 R4, P4, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fc40007f9e0ff */ /*0a20*/ IADD3 R8, P3, R8, 0x4000, RZ ; /* 0x0000400008087810 */ /* 0x008fe40007f7e0ff */ /*0a30*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0e170 */ /*0a40*/ IMAD.X R5, RZ, RZ, R5, P4 ; /* 0x000000ffff057224 */ /* 0x000fe200020e0605 */ /*0a50*/ IADD3 R12, P2, R12, 0x4000, RZ ; /* 0x000040000c0c7810 */ /* 0x020fe20007f5e0ff */ /*0a60*/ IMAD.X R9, RZ, RZ, R9, P3 ; /* 0x000000ffff097224 */ /* 0x000fe200018e0609 */ /*0a70*/ IADD3 R20, R20, 0x800, RZ ; /* 0x0000080014147810 */ /* 0x000fe40007ffe0ff */ /*0a80*/ IADD3 R14, P1, R14, 0x4000, RZ ; /* 0x000040000e0e7810 */ /* 0x002fe20007f3e0ff */ /*0a90*/ IMAD.X R13, RZ, RZ, R13, P2 ; /* 0x000000ffff0d7224 */ /* 0x000fc800010e060d */ /*0aa0*/ IMAD.X R15, RZ, RZ, R15, P1 ; /* 0x000000ffff0f7224 */ /* 0x000fe200008e060f */ /*0ab0*/ DADD R24, R2, R24 ; /* 0x0000000002187229 */ /* 0x004f0c0000000018 */ /*0ac0*/ DADD R24, R24, R26 ; /* 0x0000000018187229 */ /* 0x010e0c000000001a */ /*0ad0*/ DADD R24, R24, R28 ; /* 0x0000000018187229 */ /* 0x001e0c000000001c */ /*0ae0*/ DADD R10, R24, R10 ; /* 0x00000000180a7229 */ /* 0x001e0c000000000a */ /*0af0*/ DADD R10, R10, R16 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000010 */ /*0b00*/ DADD R10, R10, R18 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000012 */ /*0b10*/ DADD R10, R10, R22 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000016 */ /*0b20*/ DADD R2, R10, R6 ; /* 0x000000000a027229 */ /* 0x00104c0000000006 */ /*0b30*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0b40*/ ISETP.LT.OR P0, PT, R20, R21, P0 ; /* 0x000000151400720c */ /* 0x000fe20000701670 */ /*0b50*/ IMAD.MOV.U32 R16, RZ, RZ, R4 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0004 */ /*0b60*/ IMAD.MOV.U32 R17, RZ, RZ, R5 ; /* 0x000000ffff117224 */ /* 0x000fd400078e0005 */ /*0b70*/ @!P0 BRA 0xc00 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0b80*/ LDG.E.64.CONSTANT R4, [R16.64] ; /* 0x0000000410047981 */ /* 0x000ea8000c1e9b00 */ /*0b90*/ LDG.E.64.CONSTANT R6, [R8.64] ; /* 0x0000000408067981 */ /* 0x0010e8000c1e9b00 */ /*0ba0*/ LDG.E.64.CONSTANT R10, [R14.64] ; /* 0x000000040e0a7981 */ /* 0x000f28000c1e9b00 */ /*0bb0*/ LDG.E.64.CONSTANT R8, [R12.64] ; /* 0x000000040c087981 */ /* 0x001f62000c1e9b00 */ /*0bc0*/ DADD R4, R2, R4 ; /* 0x0000000002047229 */ /* 0x006ecc0000000004 */ /*0bd0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x008f4c0000000006 */ /*0be0*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x020f0c0000000008 */ /*0bf0*/ DADD R2, R4, R10 ; /* 0x0000000004027229 */ /* 0x01004c000000000a */ /*0c00*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0c10*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x003fe800000e0000 */ /*0c20*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*0c30*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e620000000000 */ /*0c40*/ DADD R4, R4, R2 ; /* 0x0000000004047229 */ /* 0x001e220000000002 */ /*0c50*/ ISETP.GT.AND P0, PT, R10, 0x1e, PT ; /* 0x0000001e0a00780c */ /* 0x002fc40003f04270 */ /*0c60*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fce0003f25270 */ /*0c70*/ FSEL R6, R2, R4, P0 ; /* 0x0000000402067208 */ /* 0x001fe40000000000 */ /*0c80*/ FSEL R7, R3, R5, P0 ; /* 0x0000000503077208 */ /* 0x000fe40000000000 */ /*0c90*/ ISETP.GT.AND P0, PT, R10, 0x1d, PT ; /* 0x0000001d0a00780c */ /* 0x000fe20003f04270 */ /*0ca0*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe800000e0000 */ /*0cb0*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2400000e0000 */ /*0cc0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e140000000006 */ /*0cd0*/ FSEL R4, R6, R4, P0 ; /* 0x0000000406047208 */ /* 0x001fe40000000000 */ /*0ce0*/ FSEL R5, R7, R5, P0 ; /* 0x0000000507057208 */ /* 0x000fe40000000000 */ /*0cf0*/ ISETP.GT.AND P0, PT, R10, 0x1b, PT ; /* 0x0000001b0a00780c */ /* 0x000fe20003f04270 */ /*0d00*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*0d10*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*0d20*/ DADD R2, R2, R4 ; /* 0x0000000002027229 */ /* 0x001e140000000004 */ /*0d30*/ FSEL R8, R4, R2, P0 ; /* 0x0000000204087208 */ /* 0x001fe40000000000 */ /*0d40*/ FSEL R9, R5, R3, P0 ; /* 0x0000000305097208 */ /* 0x000fe40000000000 */ /*0d50*/ ISETP.GT.AND P0, PT, R10, 0x17, PT ; /* 0x000000170a00780c */ /* 0x000fe20003f04270 */ /*0d60*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe200000e0000 */ /*0d70*/ @!P1 SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff059819 */ /* 0x000fc60000011400 */ /*0d80*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e2200000e0000 */ /*0d90*/ @!P1 LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005059211 */ /* 0x000fc800078f28ff */ /*0da0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff059819 */ /* 0x000fca0000011405 */ /*0db0*/ @!P1 IMAD.SHL.U32 R5, R5, 0x8, RZ ; /* 0x0000000805059824 */ /* 0x000fe200078e00ff */ /*0dc0*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*0dd0*/ FSEL R6, R8, R2, P0 ; /* 0x0000000208067208 */ /* 0x001fe40000000000 */ /*0de0*/ FSEL R7, R9, R3, P0 ; /* 0x0000000309077208 */ /* 0x000fe40000000000 */ /*0df0*/ ISETP.GT.AND P0, PT, R10, 0xf, PT ; /* 0x0000000f0a00780c */ /* 0x000fe20003f04270 */ /*0e00*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*0e10*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*0e20*/ DADD R2, R2, R6 ; /* 0x0000000002027229 */ /* 0x001e140000000006 */ /*0e30*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x001fe40000000000 */ /*0e40*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe40000000000 */ /*0e50*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*0e60*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*0e70*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0e80*/ @P0 BRA 0x3d50 ; /* 0x00002ec000000947 */ /* 0x000fea0003800000 */ /*0e90*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*0ea0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*0eb0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*0ec0*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea80000000c00 */ /*0ed0*/ LDS.64 R16, [0x40] ; /* 0x00004000ff107984 */ /* 0x000ee20000000a00 */ /*0ee0*/ DADD R4, R2, R4 ; /* 0x0000000002047229 */ /* 0x001e0c0000000004 */ /*0ef0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e4c0000000006 */ /*0f00*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x002e0c0000000008 */ /*0f10*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x001e8c000000000a */ /*0f20*/ DADD R4, R4, R12 ; /* 0x0000000004047229 */ /* 0x004e0c000000000c */ /*0f30*/ DADD R4, R4, R14 ; /* 0x0000000004047229 */ /* 0x001ecc000000000e */ /*0f40*/ DADD R2, R4, R16 ; /* 0x0000000004027229 */ /* 0x0080620000000010 */ /*0f50*/ BRA 0x3d50 ; /* 0x00002df000007947 */ /* 0x000fea0003800000 */ /*0f60*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*0f70*/ BSSY B1, 0x1000 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*0f80*/ IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0000 */ /*0f90*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fd4000001ff00 */ /*0fa0*/ @P0 BRA 0xff0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*0fb0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x000fc800078e00ff */ /*0fc0*/ IMAD.WIDE R2, R0, R3, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fcc00078e0203 */ /*0fd0*/ LDG.E.64.CONSTANT R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e9b00 */ /*0fe0*/ IADD3 R5, R0, 0x100, RZ ; /* 0x0000010000057810 */ /* 0x000fc60007ffe0ff */ /*0ff0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1000*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*1010*/ BSSY B1, 0x16e0 ; /* 0x000006c000017945 */ /* 0x000fd80003800000 */ /*1020*/ @P0 BRA 0x16d0 ; /* 0x000006a000000947 */ /* 0x000fea0003800000 */ /*1030*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*1040*/ BSSY B2, 0x1190 ; /* 0x0000014000027945 */ /* 0x000fe60003800000 */ /*1050*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*1060*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*1070*/ ISETP.GE.U32.AND P1, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f26070 */ /*1080*/ LOP3.LUT P0, R8, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306087812 */ /* 0x000fda000780c0ff */ /*1090*/ @!P0 BRA 0x1180 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*10a0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*10b0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fc800078e0206 */ /*10c0*/ IMAD.MOV.U32 R9, RZ, RZ, R6 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0006 */ /*10d0*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*10e0*/ IMAD.MOV.U32 R6, RZ, RZ, R9 ; /* 0x000000ffff067224 */ /* 0x001fe400078e0009 */ /*10f0*/ IMAD.MOV.U32 R7, RZ, RZ, R10 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e000a */ /*1100*/ LDG.E.64.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e9b00 */ /*1110*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*1120*/ IADD3 R9, P2, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fe40007f5e0ff */ /*1130*/ ISETP.NE.AND P0, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f05270 */ /*1140*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe20007ffe0ff */ /*1150*/ IMAD.X R10, RZ, RZ, R10, P2 ; /* 0x000000ffff0a7224 */ /* 0x000fe200010e060a */ /*1160*/ DADD R2, R6, R2 ; /* 0x0000000006027229 */ /* 0x0260520000000002 */ /*1170*/ @P0 BRA 0x10e0 ; /* 0xffffff6000000947 */ /* 0x000fea000383ffff */ /*1180*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1190*/ @!P1 BRA 0x16d0 ; /* 0x0000053000009947 */ /* 0x000fea0003800000 */ /*11a0*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x001fe20007ffe1ff */ /*11b0*/ BSSY B2, 0x1490 ; /* 0x000002d000027945 */ /* 0x000fe20003800000 */ /*11c0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*11d0*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe20003f24270 */ /*11e0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*11f0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fd000078e0206 */ /*1200*/ @!P1 BRA 0x1480 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*1210*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1220*/ IADD3 R30, R4, -0xc00, RZ ; /* 0xfffff400041e7810 */ /* 0x000fe40007ffe0ff */ /*1230*/ LDG.E.64.CONSTANT R32, [R6.64] ; /* 0x0000000406207981 */ /* 0x0010a8000c1e9b00 */ /*1240*/ LDG.E.64.CONSTANT R34, [R6.64+0x800] ; /* 0x0008000406227981 */ /* 0x0000e8000c1e9b00 */ /*1250*/ LDG.E.64.CONSTANT R36, [R6.64+0x1000] ; /* 0x0010000406247981 */ /* 0x000128000c1e9b00 */ /*1260*/ LDG.E.64.CONSTANT R38, [R6.64+0x1800] ; /* 0x0018000406267981 */ /* 0x000128000c1e9b00 */ /*1270*/ LDG.E.64.CONSTANT R40, [R6.64+0x2000] ; /* 0x0020000406287981 */ /* 0x000128000c1e9b00 */ /*1280*/ LDG.E.64.CONSTANT R28, [R6.64+0x2800] ; /* 0x00280004061c7981 */ /* 0x000128000c1e9b00 */ /*1290*/ LDG.E.64.CONSTANT R26, [R6.64+0x3000] ; /* 0x00300004061a7981 */ /* 0x000128000c1e9b00 */ /*12a0*/ LDG.E.64.CONSTANT R24, [R6.64+0x3800] ; /* 0x0038000406187981 */ /* 0x000128000c1e9b00 */ /*12b0*/ LDG.E.64.CONSTANT R22, [R6.64+0x4000] ; /* 0x0040000406167981 */ /* 0x000128000c1e9b00 */ /*12c0*/ LDG.E.64.CONSTANT R20, [R6.64+0x4800] ; /* 0x0048000406147981 */ /* 0x000128000c1e9b00 */ /*12d0*/ LDG.E.64.CONSTANT R18, [R6.64+0x5000] ; /* 0x0050000406127981 */ /* 0x000128000c1e9b00 */ /*12e0*/ LDG.E.64.CONSTANT R16, [R6.64+0x5800] ; /* 0x0058000406107981 */ /* 0x000128000c1e9b00 */ /*12f0*/ LDG.E.64.CONSTANT R14, [R6.64+0x6000] ; /* 0x00600004060e7981 */ /* 0x000128000c1e9b00 */ /*1300*/ LDG.E.64.CONSTANT R12, [R6.64+0x6800] ; /* 0x00680004060c7981 */ /* 0x000128000c1e9b00 */ /*1310*/ LDG.E.64.CONSTANT R8, [R6.64+0x7000] ; /* 0x0070000406087981 */ /* 0x000128000c1e9b00 */ /*1320*/ LDG.E.64.CONSTANT R10, [R6.64+0x7800] ; /* 0x00780004060a7981 */ /* 0x000122000c1e9b00 */ /*1330*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*1340*/ ISETP.GE.AND P1, PT, R5, R30, PT ; /* 0x0000001e0500720c */ /* 0x000fe40003f26270 */ /*1350*/ IADD3 R6, P2, R6, 0x8000, RZ ; /* 0x0000800006067810 */ /* 0x001fca0007f5e0ff */ /*1360*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fe200010e0607 */ /*1370*/ DADD R32, R32, R2 ; /* 0x0000000020207229 */ /* 0x026ecc0000000002 */ /*1380*/ DADD R32, R32, R34 ; /* 0x0000000020207229 */ /* 0x008f0c0000000022 */ /*1390*/ DADD R32, R32, R36 ; /* 0x0000000020207229 */ /* 0x010e0c0000000024 */ /*13a0*/ DADD R32, R32, R38 ; /* 0x0000000020207229 */ /* 0x001e0c0000000026 */ /*13b0*/ DADD R32, R32, R40 ; /* 0x0000000020207229 */ /* 0x001e0c0000000028 */ /*13c0*/ DADD R28, R32, R28 ; /* 0x00000000201c7229 */ /* 0x001e0c000000001c */ /*13d0*/ DADD R26, R28, R26 ; /* 0x000000001c1a7229 */ /* 0x001e0c000000001a */ /*13e0*/ DADD R24, R26, R24 ; /* 0x000000001a187229 */ /* 0x001e0c0000000018 */ /*13f0*/ DADD R22, R24, R22 ; /* 0x0000000018167229 */ /* 0x001e0c0000000016 */ /*1400*/ DADD R20, R22, R20 ; /* 0x0000000016147229 */ /* 0x001e0c0000000014 */ /*1410*/ DADD R18, R20, R18 ; /* 0x0000000014127229 */ /* 0x001e0c0000000012 */ /*1420*/ DADD R16, R18, R16 ; /* 0x0000000012107229 */ /* 0x001e0c0000000010 */ /*1430*/ DADD R14, R16, R14 ; /* 0x00000000100e7229 */ /* 0x001e0c000000000e */ /*1440*/ DADD R12, R14, R12 ; /* 0x000000000e0c7229 */ /* 0x001e0c000000000c */ /*1450*/ DADD R8, R12, R8 ; /* 0x000000000c087229 */ /* 0x001e0c0000000008 */ /*1460*/ DADD R2, R8, R10 ; /* 0x0000000008027229 */ /* 0x001062000000000a */ /*1470*/ @!P1 BRA 0x1230 ; /* 0xfffffdb000009947 */ /* 0x000fea000383ffff */ /*1480*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1490*/ IADD3 R8, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x001fe20007ffe1ff */ /*14a0*/ BSSY B2, 0x1630 ; /* 0x0000018000027945 */ /* 0x000fe60003800000 */ /*14b0*/ ISETP.GT.AND P1, PT, R8, 0x400, PT ; /* 0x000004000800780c */ /* 0x000fda0003f24270 */ /*14c0*/ @!P1 BRA 0x1620 ; /* 0x0000015000009947 */ /* 0x000fea0003800000 */ /*14d0*/ LDG.E.64.CONSTANT R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x000ea8000c1e9b00 */ /*14e0*/ LDG.E.64.CONSTANT R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x000ee8000c1e9b00 */ /*14f0*/ LDG.E.64.CONSTANT R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000f28000c1e9b00 */ /*1500*/ LDG.E.64.CONSTANT R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000128000c1e9b00 */ /*1510*/ LDG.E.64.CONSTANT R16, [R6.64+0x2000] ; /* 0x0020000406107981 */ /* 0x000128000c1e9b00 */ /*1520*/ LDG.E.64.CONSTANT R18, [R6.64+0x2800] ; /* 0x0028000406127981 */ /* 0x000128000c1e9b00 */ /*1530*/ LDG.E.64.CONSTANT R20, [R6.64+0x3000] ; /* 0x0030000406147981 */ /* 0x000128000c1e9b00 */ /*1540*/ LDG.E.64.CONSTANT R22, [R6.64+0x3800] ; /* 0x0038000406167981 */ /* 0x000122000c1e9b00 */ /*1550*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40003f0e170 */ /*1560*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fe20007ffe0ff */ /*1570*/ DADD R8, R2, R8 ; /* 0x0000000002087229 */ /* 0x026ecc0000000008 */ /*1580*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x008324000000000a */ /*1590*/ IADD3 R10, P1, R6, 0x4000, RZ ; /* 0x00004000060a7810 */ /* 0x002fc80007f3e0ff */ /*15a0*/ DADD R8, R8, R12 ; /* 0x0000000008087229 */ /* 0x010e62000000000c */ /*15b0*/ IMAD.X R7, RZ, RZ, R7, P1 ; /* 0x000000ffff077224 */ /* 0x001fe400008e0607 */ /*15c0*/ IMAD.MOV.U32 R6, RZ, RZ, R10 ; /* 0x000000ffff067224 */ /* 0x000fc600078e000a */ /*15d0*/ DADD R8, R8, R14 ; /* 0x0000000008087229 */ /* 0x002e0c000000000e */ /*15e0*/ DADD R8, R8, R16 ; /* 0x0000000008087229 */ /* 0x001e0c0000000010 */ /*15f0*/ DADD R8, R8, R18 ; /* 0x0000000008087229 */ /* 0x001e0c0000000012 */ /*1600*/ DADD R8, R8, R20 ; /* 0x0000000008087229 */ /* 0x001e0c0000000014 */ /*1610*/ DADD R2, R8, R22 ; /* 0x0000000008027229 */ /* 0x00104c0000000016 */ /*1620*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1630*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*1640*/ @!P0 BRA 0x16d0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1650*/ LDG.E.64.CONSTANT R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x001ea8000c1e9b00 */ /*1660*/ LDG.E.64.CONSTANT R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x000ee8000c1e9b00 */ /*1670*/ LDG.E.64.CONSTANT R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000f28000c1e9b00 */ /*1680*/ LDG.E.64.CONSTANT R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000f22000c1e9b00 */ /*1690*/ DADD R8, R2, R8 ; /* 0x0000000002087229 */ /* 0x026ecc0000000008 */ /*16a0*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x008f0c000000000a */ /*16b0*/ DADD R8, R8, R12 ; /* 0x0000000008087229 */ /* 0x010e0c000000000c */ /*16c0*/ DADD R2, R8, R14 ; /* 0x0000000008027229 */ /* 0x00104c000000000e */ /*16d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*16e0*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x001e220000000000 */ /*16f0*/ ISETP.GT.AND P0, PT, R4, 0xff, PT ; /* 0x000000ff0400780c */ /* 0x000fe40003f04270 */ /*1700*/ SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff057819 */ /* 0x000fc80000011400 */ /*1710*/ LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005057211 */ /* 0x000fc800078f28ff */ /*1720*/ SHF.R.S32.HI R7, RZ, 0x5, R5 ; /* 0x00000005ff077819 */ /* 0x000fca0000011405 */ /*1730*/ IMAD.SHL.U32 R5, R7, 0x8, RZ ; /* 0x0000000807057824 */ /* 0x000fe200078e00ff */ /*1740*/ @P0 BRA 0x1c30 ; /* 0x000004e000000947 */ /* 0x000fea0003800000 */ /*1750*/ IMAD.SHL.U32 R7, R7, 0x20, RZ ; /* 0x0000002007077824 */ /* 0x000fe200078e00ff */ /*1760*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*1770*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*1780*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*1790*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*17a0*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fc40003f04270 */ /*17b0*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*17c0*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fc80000000000 */ /*17d0*/ ISETP.GE.AND P0, PT, R6, R7, PT ; /* 0x000000070600720c */ /* 0x000fe20003f06270 */ /*17e0*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x022fe800000e0007 */ /*17f0*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*1800*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x001e140000000002 */ /*1810*/ FSEL R10, R8, R2, !P0 ; /* 0x00000002080a7208 */ /* 0x001fe40004000000 */ /*1820*/ FSEL R11, R9, R3, !P0 ; /* 0x00000003090b7208 */ /* 0x000fe40004000000 */ /*1830*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*1840*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe200000e0007 */ /*1850*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fc60007ffe0ff */ /*1860*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*1870*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x001e14000000000a */ /*1880*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x001fe40000000000 */ /*1890*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fe40000000000 */ /*18a0*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*18b0*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe200000e0007 */ /*18c0*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fc60007ffe0ff */ /*18d0*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*18e0*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*18f0*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x001fe40000000000 */ /*1900*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fe40000000000 */ /*1910*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*1920*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe200000e0007 */ /*1930*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fc60007ffe0ff */ /*1940*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*1950*/ DADD R2, R2, R10 ; /* 0x0000000002027229 */ /* 0x001e14000000000a */ /*1960*/ FSEL R8, R10, R2, P0 ; /* 0x000000020a087208 */ /* 0x001fe40000000000 */ /*1970*/ FSEL R9, R11, R3, P0 ; /* 0x000000030b097208 */ /* 0x000fe40000000000 */ /*1980*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*1990*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*19a0*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*19b0*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*19c0*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*19d0*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*19e0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*19f0*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*1a00*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1a10*/ @P0 BRA 0x3d50 ; /* 0x0000233000000947 */ /* 0x000fea0003800000 */ /*1a20*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*1a30*/ ISETP.GT.AND P0, PT, R4.reuse, 0x20, PT ; /* 0x000000200400780c */ /* 0x040fe20003f04270 */ /*1a40*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fe200078e00ff */ /*1a50*/ ISETP.GE.AND P1, PT, R4, 0xe1, PT ; /* 0x000000e10400780c */ /* 0x000fe20003f26270 */ /*1a60*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*1a70*/ DADD R8, R2, R8 ; /* 0x0000000002087229 */ /* 0x002e540000000008 */ /*1a80*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x003fe40000000000 */ /*1a90*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*1aa0*/ ISETP.GT.AND P0, PT, R4, 0x40, PT ; /* 0x000000400400780c */ /* 0x000fc80003f04270 */ /*1ab0*/ DADD R10, R2, R10 ; /* 0x00000000020a7229 */ /* 0x000e14000000000a */ /*1ac0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x001fe40000000000 */ /*1ad0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*1ae0*/ LDS.128 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x000e220000000c00 */ /*1af0*/ ISETP.GT.AND P0, PT, R4, 0x60, PT ; /* 0x000000600400780c */ /* 0x000fc60003f04270 */ /*1b00*/ DADD R12, R12, R2 ; /* 0x000000000c0c7229 */ /* 0x004e540000000002 */ /*1b10*/ FSEL R2, R12, R2, P0 ; /* 0x000000020c027208 */ /* 0x002fe40000000000 */ /*1b20*/ FSEL R3, R13, R3, P0 ; /* 0x000000030d037208 */ /* 0x000fe40000000000 */ /*1b30*/ ISETP.GT.AND P0, PT, R4, 0x80, PT ; /* 0x000000800400780c */ /* 0x000fc80003f04270 */ /*1b40*/ DADD R14, R2, R14 ; /* 0x00000000020e7229 */ /* 0x000e54000000000e */ /*1b50*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x002fe40000000000 */ /*1b60*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fe40000000000 */ /*1b70*/ ISETP.GT.AND P0, PT, R4, 0xa0, PT ; /* 0x000000a00400780c */ /* 0x000fc80003f04270 */ /*1b80*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x001e140000000002 */ /*1b90*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*1ba0*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*1bb0*/ ISETP.GT.AND P0, PT, R4, 0xc0, PT ; /* 0x000000c00400780c */ /* 0x000fc80003f04270 */ /*1bc0*/ DADD R10, R2, R10 ; /* 0x00000000020a7229 */ /* 0x000e14000000000a */ /*1bd0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x001fe40000000000 */ /*1be0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe20000000000 */ /*1bf0*/ @!P1 BRA 0x3d50 ; /* 0x0000215000009947 */ /* 0x000fea0003800000 */ /*1c00*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*1c10*/ DADD R2, R2, R4 ; /* 0x0000000002027229 */ /* 0x0010620000000004 */ /*1c20*/ BRA 0x3d50 ; /* 0x0000212000007947 */ /* 0x000fea0003800000 */ /*1c30*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x022fe200000e0000 */ /*1c40*/ ISETP.GT.AND P0, PT, R6.reuse, 0x1e, PT ; /* 0x0000001e0600780c */ /* 0x041fe40003f04270 */ /*1c50*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f25270 */ /*1c60*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*1c70*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x001e140000000002 */ /*1c80*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x001fe40000000000 */ /*1c90*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fe40000000000 */ /*1ca0*/ ISETP.GT.AND P0, PT, R6, 0x1d, PT ; /* 0x0000001d0600780c */ /* 0x000fe20003f04270 */ /*1cb0*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*1cc0*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*1cd0*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x001e14000000000a */ /*1ce0*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x001fe40000000000 */ /*1cf0*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fe40000000000 */ /*1d00*/ ISETP.GT.AND P0, PT, R6, 0x1b, PT ; /* 0x0000001b0600780c */ /* 0x000fe20003f04270 */ /*1d10*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*1d20*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*1d30*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*1d40*/ FSEL R12, R8, R2, P0 ; /* 0x00000002080c7208 */ /* 0x001fe40000000000 */ /*1d50*/ FSEL R13, R9, R3, P0 ; /* 0x00000003090d7208 */ /* 0x000fe40000000000 */ /*1d60*/ ISETP.GT.AND P0, PT, R6, 0x17, PT ; /* 0x000000170600780c */ /* 0x000fe20003f04270 */ /*1d70*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*1d80*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*1d90*/ DADD R2, R2, R12 ; /* 0x0000000002027229 */ /* 0x001e14000000000c */ /*1da0*/ FSEL R10, R12, R2, P0 ; /* 0x000000020c0a7208 */ /* 0x001fe40000000000 */ /*1db0*/ FSEL R11, R13, R3, P0 ; /* 0x000000030d0b7208 */ /* 0x000fe40000000000 */ /*1dc0*/ ISETP.GT.AND P0, PT, R6, 0xf, PT ; /* 0x0000000f0600780c */ /* 0x000fe20003f04270 */ /*1dd0*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*1de0*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*1df0*/ DADD R2, R2, R10 ; /* 0x0000000002027229 */ /* 0x001e14000000000a */ /*1e00*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x001fe40000000000 */ /*1e10*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*1e20*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*1e30*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*1e40*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1e50*/ @P0 BRA 0x3d50 ; /* 0x00001ef000000947 */ /* 0x000fea0003800000 */ /*1e60*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*1e70*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*1e80*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*1e90*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea80000000c00 */ /*1ea0*/ LDS.64 R16, [0x40] ; /* 0x00004000ff107984 */ /* 0x000ee20000000a00 */ /*1eb0*/ DADD R4, R2, R4 ; /* 0x0000000002047229 */ /* 0x001e0c0000000004 */ /*1ec0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e4c0000000006 */ /*1ed0*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x002e0c0000000008 */ /*1ee0*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x001e8c000000000a */ /*1ef0*/ DADD R4, R4, R12 ; /* 0x0000000004047229 */ /* 0x004e0c000000000c */ /*1f00*/ DADD R4, R4, R14 ; /* 0x0000000004047229 */ /* 0x001ecc000000000e */ /*1f10*/ DADD R2, R4, R16 ; /* 0x0000000004027229 */ /* 0x0080620000000010 */ /*1f20*/ BRA 0x3d50 ; /* 0x00001e2000007947 */ /* 0x000fea0003800000 */ /*1f30*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff047624 */ /* 0x000fca00078e00ff */ /*1f40*/ ISETP.GE.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fda0003f06270 */ /*1f50*/ @!P0 BRA 0x2d90 ; /* 0x00000e3000008947 */ /* 0x000fea0003800000 */ /*1f60*/ IMAD.SHL.U32 R6, R0, 0x4, RZ ; /* 0x0000000400067824 */ /* 0x001fe400078e00ff */ /*1f70*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fc800078e00ff */ /*1f80*/ IMAD.WIDE.U32 R6, R6, R7, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fca00078e0007 */ /*1f90*/ LDG.E.128.CONSTANT R12, [R6.64] ; /* 0x00000004060c7981 */ /* 0x000ea8000c1e9d00 */ /*1fa0*/ LDG.E.128.CONSTANT R16, [R6.64+0x10] ; /* 0x0000100406107981 */ /* 0x000ee8000c1e9d00 */ /*1fb0*/ LDG.E.128.CONSTANT R20, [R6.64+0x2000] ; /* 0x0020000406147981 */ /* 0x000f28000c1e9d00 */ /*1fc0*/ LDG.E.128.CONSTANT R8, [R6.64+0x2010] ; /* 0x0020100406087981 */ /* 0x000f62000c1e9d00 */ /*1fd0*/ ISETP.GE.AND P0, PT, R4, 0x1000, PT ; /* 0x000010000400780c */ /* 0x000fe20003f06270 */ /*1fe0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x800 ; /* 0x00000800ff057424 */ /* 0x000fe200078e00ff */ /*1ff0*/ DADD R12, R12, R14 ; /* 0x000000000c0c7229 */ /* 0x004ecc000000000e */ /*2000*/ DADD R12, R16, R12 ; /* 0x00000000100c7229 */ /* 0x008e0c000000000c */ /*2010*/ DADD R12, R18, R12 ; /* 0x00000000120c7229 */ /* 0x001f0c000000000c */ /*2020*/ DADD R12, R20, R12 ; /* 0x00000000140c7229 */ /* 0x010e0c000000000c */ /*2030*/ DADD R12, R22, R12 ; /* 0x00000000160c7229 */ /* 0x001f4c000000000c */ /*2040*/ DADD R8, R8, R12 ; /* 0x0000000008087229 */ /* 0x020e0c000000000c */ /*2050*/ DADD R2, R10, R8 ; /* 0x000000000a027229 */ /* 0x0010620000000008 */ /*2060*/ @!P0 BRA 0x21c0 ; /* 0x0000015000008947 */ /* 0x000fea0003800000 */ /*2070*/ IADD3 R4, R4, -0x800, RZ ; /* 0xfffff80004047810 */ /* 0x000fe20007ffe0ff */ /*2080*/ IMAD.MOV.U32 R5, RZ, RZ, 0x800 ; /* 0x00000800ff057424 */ /* 0x000fc800078e00ff */ /*2090*/ IMAD.WIDE R20, R5, 0x8, R6 ; /* 0x0000000805147825 */ /* 0x000fca00078e0206 */ /*20a0*/ LDG.E.128.CONSTANT R24, [R20.64] ; /* 0x0000000414187981 */ /* 0x000ea8000c1e9d00 */ /*20b0*/ LDG.E.128.CONSTANT R16, [R20.64+0x10] ; /* 0x0000100414107981 */ /* 0x000ee8000c1e9d00 */ /*20c0*/ LDG.E.128.CONSTANT R8, [R20.64+0x2000] ; /* 0x0020000414087981 */ /* 0x001f28000c1e9d00 */ /*20d0*/ LDG.E.128.CONSTANT R12, [R20.64+0x2010] ; /* 0x00201004140c7981 */ /* 0x000f62000c1e9d00 */ /*20e0*/ DADD R24, R24, R2 ; /* 0x0000000018187229 */ /* 0x0060440000000002 */ /*20f0*/ IADD3 R2, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005027a10 */ /* 0x001fc80007ffe1ff */ /*2100*/ DADD R24, R26, R24 ; /* 0x000000001a187229 */ /* 0x002ee20000000018 */ /*2110*/ ISETP.GE.AND P0, PT, R2, 0x800, PT ; /* 0x000008000200780c */ /* 0x000fca0003f06270 */ /*2120*/ DADD R16, R16, R24 ; /* 0x0000000010107229 */ /* 0x008e0c0000000018 */ /*2130*/ DADD R16, R18, R16 ; /* 0x0000000012107229 */ /* 0x001f0c0000000010 */ /*2140*/ DADD R8, R8, R16 ; /* 0x0000000008087229 */ /* 0x010e0c0000000010 */ /*2150*/ DADD R8, R10, R8 ; /* 0x000000000a087229 */ /* 0x001f4c0000000008 */ /*2160*/ DADD R8, R12, R8 ; /* 0x000000000c087229 */ /* 0x020e0c0000000008 */ /*2170*/ DADD R2, R14, R8 ; /* 0x000000000e027229 */ /* 0x0010620000000008 */ /*2180*/ @!P0 BRA 0x2a40 ; /* 0x000008b000008947 */ /* 0x000fec0003800000 */ /*2190*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fc80007ffe0ff */ /*21a0*/ ISETP.GT.AND P0, PT, R5, R4, PT ; /* 0x000000040500720c */ /* 0x000fda0003f04270 */ /*21b0*/ @!P0 BRA 0x2090 ; /* 0xfffffed000008947 */ /* 0x000fea000383ffff */ /*21c0*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fda0003f06270 */ /*21d0*/ @P0 BRA 0x2a40 ; /* 0x0000086000000947 */ /* 0x000fea0003800000 */ /*21e0*/ IADD3 R21, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005157a10 */ /* 0x000fe20007ffe1ff */ /*21f0*/ BSSY B1, 0x2a40 ; /* 0x0000084000017945 */ /* 0x000fe60003800000 */ /*2200*/ ISETP.GE.AND P0, PT, R0, R21, PT ; /* 0x000000150000720c */ /* 0x000fda0003f06270 */ /*2210*/ @P0 BRA 0x2a30 ; /* 0x0000081000000947 */ /* 0x000fea0003800000 */ /*2220*/ LOP3.LUT R6, RZ, R0, RZ, 0x33, !PT ; /* 0x00000000ff067212 */ /* 0x000fe200078e33ff */ /*2230*/ BSSY B2, 0x23b0 ; /* 0x0000017000027945 */ /* 0x000fe20003800000 */ /*2240*/ IMAD.MOV.U32 R20, RZ, RZ, R0 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0000 */ /*2250*/ IADD3 R6, -R5, c[0x0][0x170], R6 ; /* 0x00005c0005067a10 */ /* 0x000fc80007ffe106 */ /*2260*/ LEA.HI R4, R6.reuse, 0x1, RZ, 0x18 ; /* 0x0000000106047811 */ /* 0x040fe400078fc0ff */ /*2270*/ ISETP.GE.U32.AND P1, PT, R6, 0x300, PT ; /* 0x000003000600780c */ /* 0x000fe40003f26070 */ /*2280*/ LOP3.LUT P0, R4, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304047812 */ /* 0x000fda000780c0ff */ /*2290*/ @!P0 BRA 0x23a0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*22a0*/ IMAD.IADD R6, R0, 0x1, R5 ; /* 0x0000000100067824 */ /* 0x000fe400078e0205 */ /*22b0*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fe400078e00ff */ /*22c0*/ IMAD.MOV.U32 R20, RZ, RZ, R0 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0000 */ /*22d0*/ IMAD.WIDE R6, R6, R7, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fc800078e0207 */ /*22e0*/ IMAD.MOV.U32 R8, RZ, RZ, R6 ; /* 0x000000ffff087224 */ /* 0x001fe400078e0006 */ /*22f0*/ IMAD.MOV.U32 R9, RZ, RZ, R7 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0007 */ /*2300*/ IMAD.MOV.U32 R6, RZ, RZ, R8 ; /* 0x000000ffff067224 */ /* 0x001fe400078e0008 */ /*2310*/ IMAD.MOV.U32 R7, RZ, RZ, R9 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0009 */ /*2320*/ LDG.E.64.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e9b00 */ /*2330*/ IADD3 R4, R4, -0x1, RZ ; /* 0xffffffff04047810 */ /* 0x000fe40007ffe0ff */ /*2340*/ IADD3 R8, P2, R8, 0x800, RZ ; /* 0x0000080008087810 */ /* 0x000fe40007f5e0ff */ /*2350*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f05270 */ /*2360*/ IADD3 R20, R20, 0x100, RZ ; /* 0x0000010014147810 */ /* 0x000fe20007ffe0ff */ /*2370*/ IMAD.X R9, RZ, RZ, R9, P2 ; /* 0x000000ffff097224 */ /* 0x000fe200010e0609 */ /*2380*/ DADD R2, R6, R2 ; /* 0x0000000006027229 */ /* 0x0060520000000002 */ /*2390*/ @P0 BRA 0x2300 ; /* 0xffffff6000000947 */ /* 0x000fea000383ffff */ /*23a0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*23b0*/ @!P1 BRA 0x2a30 ; /* 0x0000067000009947 */ /* 0x000fea0003800000 */ /*23c0*/ IMAD.IADD R7, R21, 0x1, -R20 ; /* 0x0000000115077824 */ /* 0x001fe200078e0a14 */ /*23d0*/ BSSY B2, 0x2780 ; /* 0x000003a000027945 */ /* 0x000fe20003800000 */ /*23e0*/ IMAD.IADD R6, R20, 0x1, R5 ; /* 0x0000000114067824 */ /* 0x000fe200078e0205 */ /*23f0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0f070 */ /*2400*/ IMAD.MOV.U32 R9, RZ, RZ, 0x8 ; /* 0x00000008ff097424 */ /* 0x000fe200078e00ff */ /*2410*/ ISETP.GT.AND P1, PT, R7, 0xc00, PT ; /* 0x00000c000700780c */ /* 0x000fe40003f24270 */ /*2420*/ IADD3 R14, R6.reuse, 0x300, RZ ; /* 0x00000300060e7810 */ /* 0x040fe20007ffe0ff */ /*2430*/ IMAD.WIDE R4, R6.reuse, R9.reuse, c[0x0][0x160] ; /* 0x0000580006047625 */ /* 0x0c0fe200078e0209 */ /*2440*/ IADD3 R12, R6.reuse, 0x200, RZ ; /* 0x00000200060c7810 */ /* 0x040fe40007ffe0ff */ /*2450*/ IADD3 R8, R6, 0x100, RZ ; /* 0x0000010006087810 */ /* 0x000fe20007ffe0ff */ /*2460*/ IMAD.WIDE R14, R14, R9, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x000fc800078e0209 */ /*2470*/ IMAD.WIDE R12, R12, R9, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc800078e0209 */ /*2480*/ IMAD.WIDE R8, R8, R9, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0209 */ /*2490*/ @!P1 BRA 0x2770 ; /* 0x000002d000009947 */ /* 0x000fea0003800000 */ /*24a0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*24b0*/ IADD3 R23, R21, -0xc00, RZ ; /* 0xfffff40015177810 */ /* 0x000fe40007ffe0ff */ /*24c0*/ LDG.E.64.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x0010a8000c1e9b00 */ /*24d0*/ LDG.E.64.CONSTANT R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x000728000c1e9b00 */ /*24e0*/ LDG.E.64.CONSTANT R18, [R12.64] ; /* 0x000000040c127981 */ /* 0x000b28000c1e9b00 */ /*24f0*/ LDG.E.64.CONSTANT R46, [R14.64] ; /* 0x000000040e2e7981 */ /* 0x002328000c1e9b00 */ /*2500*/ LDG.E.64.CONSTANT R44, [R4.64+0x2000] ; /* 0x00200004042c7981 */ /* 0x000128000c1e9b00 */ /*2510*/ LDG.E.64.CONSTANT R42, [R8.64+0x2000] ; /* 0x00200004082a7981 */ /* 0x000728000c1e9b00 */ /*2520*/ LDG.E.64.CONSTANT R40, [R12.64+0x2000] ; /* 0x002000040c287981 */ /* 0x000b28000c1e9b00 */ /*2530*/ LDG.E.64.CONSTANT R38, [R14.64+0x2000] ; /* 0x002000040e267981 */ /* 0x000328000c1e9b00 */ /*2540*/ LDG.E.64.CONSTANT R36, [R4.64+0x4000] ; /* 0x0040000404247981 */ /* 0x000128000c1e9b00 */ /*2550*/ LDG.E.64.CONSTANT R34, [R8.64+0x4000] ; /* 0x0040000408227981 */ /* 0x000728000c1e9b00 */ /*2560*/ LDG.E.64.CONSTANT R32, [R12.64+0x4000] ; /* 0x004000040c207981 */ /* 0x000b28000c1e9b00 */ /*2570*/ LDG.E.64.CONSTANT R30, [R14.64+0x4000] ; /* 0x004000040e1e7981 */ /* 0x000328000c1e9b00 */ /*2580*/ LDG.E.64.CONSTANT R28, [R4.64+0x6000] ; /* 0x00600004041c7981 */ /* 0x000128000c1e9b00 */ /*2590*/ LDG.E.64.CONSTANT R26, [R8.64+0x6000] ; /* 0x00600004081a7981 */ /* 0x000728000c1e9b00 */ /*25a0*/ LDG.E.64.CONSTANT R24, [R12.64+0x6000] ; /* 0x006000040c187981 */ /* 0x000b28000c1e9b00 */ /*25b0*/ LDG.E.64.CONSTANT R16, [R14.64+0x6000] ; /* 0x006000040e107981 */ /* 0x000322000c1e9b00 */ /*25c0*/ IADD3 R20, R20, 0x1000, RZ ; /* 0x0000100014147810 */ /* 0x000fc40007ffe0ff */ /*25d0*/ IADD3 R8, P4, R8, 0x8000, RZ ; /* 0x0000800008087810 */ /* 0x008fe40007f9e0ff */ /*25e0*/ ISETP.GE.AND P1, PT, R20, R23, PT ; /* 0x000000171400720c */ /* 0x000fe40003f26270 */ /*25f0*/ IADD3 R12, P3, R12, 0x8000, RZ ; /* 0x000080000c0c7810 */ /* 0x020fe20007f7e0ff */ /*2600*/ IMAD.X R9, RZ, RZ, R9, P4 ; /* 0x000000ffff097224 */ /* 0x000fe200020e0609 */ /*2610*/ IADD3 R4, P5, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fe40007fbe0ff */ /*2620*/ IADD3 R14, P2, R14, 0x8000, RZ ; /* 0x000080000e0e7810 */ /* 0x002fe20007f5e0ff */ /*2630*/ IMAD.X R13, RZ, RZ, R13, P3 ; /* 0x000000ffff0d7224 */ /* 0x000fe400018e060d */ /*2640*/ IMAD.X R5, RZ, RZ, R5, P5 ; /* 0x000000ffff057224 */ /* 0x000fc400028e0605 */ /*2650*/ IMAD.X R15, RZ, RZ, R15, P2 ; /* 0x000000ffff0f7224 */ /* 0x000fe200010e060f */ /*2660*/ DADD R6, R6, R2 ; /* 0x0000000006067229 */ /* 0x004f0c0000000002 */ /*2670*/ DADD R6, R6, R10 ; /* 0x0000000006067229 */ /* 0x010e0c000000000a */ /*2680*/ DADD R6, R6, R18 ; /* 0x0000000006067229 */ /* 0x001e0c0000000012 */ /*2690*/ DADD R6, R6, R46 ; /* 0x0000000006067229 */ /* 0x001e0c000000002e */ /*26a0*/ DADD R6, R6, R44 ; /* 0x0000000006067229 */ /* 0x001e0c000000002c */ /*26b0*/ DADD R6, R6, R42 ; /* 0x0000000006067229 */ /* 0x001e0c000000002a */ /*26c0*/ DADD R6, R6, R40 ; /* 0x0000000006067229 */ /* 0x001e0c0000000028 */ /*26d0*/ DADD R6, R6, R38 ; /* 0x0000000006067229 */ /* 0x001e0c0000000026 */ /*26e0*/ DADD R6, R6, R36 ; /* 0x0000000006067229 */ /* 0x001e0c0000000024 */ /*26f0*/ DADD R6, R6, R34 ; /* 0x0000000006067229 */ /* 0x001e0c0000000022 */ /*2700*/ DADD R6, R6, R32 ; /* 0x0000000006067229 */ /* 0x001e0c0000000020 */ /*2710*/ DADD R6, R6, R30 ; /* 0x0000000006067229 */ /* 0x001e0c000000001e */ /*2720*/ DADD R6, R6, R28 ; /* 0x0000000006067229 */ /* 0x001e0c000000001c */ /*2730*/ DADD R6, R6, R26 ; /* 0x0000000006067229 */ /* 0x001e0c000000001a */ /*2740*/ DADD R6, R6, R24 ; /* 0x0000000006067229 */ /* 0x001e0c0000000018 */ /*2750*/ DADD R2, R6, R16 ; /* 0x0000000006027229 */ /* 0x0010620000000010 */ /*2760*/ @!P1 BRA 0x24c0 ; /* 0xfffffd5000009947 */ /* 0x000fea000383ffff */ /*2770*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2780*/ IMAD.IADD R6, R21, 0x1, -R20 ; /* 0x0000000115067824 */ /* 0x001fe200078e0a14 */ /*2790*/ BSSY B2, 0x2970 ; /* 0x000001d000027945 */ /* 0x000fe80003800000 */ /*27a0*/ ISETP.GT.AND P1, PT, R6, 0x400, PT ; /* 0x000004000600780c */ /* 0x000fda0003f24270 */ /*27b0*/ @!P1 BRA 0x2960 ; /* 0x000001a000009947 */ /* 0x000fea0003800000 */ /*27c0*/ LDG.E.64.CONSTANT R24, [R4.64] ; /* 0x0000000404187981 */ /* 0x0000a8000c1e9b00 */ /*27d0*/ LDG.E.64.CONSTANT R26, [R8.64] ; /* 0x00000004081a7981 */ /* 0x000728000c1e9b00 */ /*27e0*/ LDG.E.64.CONSTANT R28, [R12.64] ; /* 0x000000040c1c7981 */ /* 0x000b28000c1e9b00 */ /*27f0*/ LDG.E.64.CONSTANT R10, [R14.64] ; /* 0x000000040e0a7981 */ /* 0x000328000c1e9b00 */ /*2800*/ LDG.E.64.CONSTANT R16, [R4.64+0x2000] ; /* 0x0020000404107981 */ /* 0x000128000c1e9b00 */ /*2810*/ LDG.E.64.CONSTANT R18, [R8.64+0x2000] ; /* 0x0020000408127981 */ /* 0x000728000c1e9b00 */ /*2820*/ LDG.E.64.CONSTANT R22, [R12.64+0x2000] ; /* 0x002000040c167981 */ /* 0x000b28000c1e9b00 */ /*2830*/ LDG.E.64.CONSTANT R6, [R14.64+0x2000] ; /* 0x002000040e067981 */ /* 0x000322000c1e9b00 */ /*2840*/ IADD3 R4, P4, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fc40007f9e0ff */ /*2850*/ IADD3 R8, P3, R8, 0x4000, RZ ; /* 0x0000400008087810 */ /* 0x008fe40007f7e0ff */ /*2860*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0e170 */ /*2870*/ IMAD.X R5, RZ, RZ, R5, P4 ; /* 0x000000ffff057224 */ /* 0x000fe200020e0605 */ /*2880*/ IADD3 R12, P2, R12, 0x4000, RZ ; /* 0x000040000c0c7810 */ /* 0x020fe20007f5e0ff */ /*2890*/ IMAD.X R9, RZ, RZ, R9, P3 ; /* 0x000000ffff097224 */ /* 0x000fe200018e0609 */ /*28a0*/ IADD3 R20, R20, 0x800, RZ ; /* 0x0000080014147810 */ /* 0x000fe40007ffe0ff */ /*28b0*/ IADD3 R14, P1, R14, 0x4000, RZ ; /* 0x000040000e0e7810 */ /* 0x002fe20007f3e0ff */ /*28c0*/ IMAD.X R13, RZ, RZ, R13, P2 ; /* 0x000000ffff0d7224 */ /* 0x000fc800010e060d */ /*28d0*/ IMAD.X R15, RZ, RZ, R15, P1 ; /* 0x000000ffff0f7224 */ /* 0x000fe200008e060f */ /*28e0*/ DADD R24, R2, R24 ; /* 0x0000000002187229 */ /* 0x004f0c0000000018 */ /*28f0*/ DADD R24, R24, R26 ; /* 0x0000000018187229 */ /* 0x010e0c000000001a */ /*2900*/ DADD R24, R24, R28 ; /* 0x0000000018187229 */ /* 0x001e0c000000001c */ /*2910*/ DADD R10, R24, R10 ; /* 0x00000000180a7229 */ /* 0x001e0c000000000a */ /*2920*/ DADD R10, R10, R16 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000010 */ /*2930*/ DADD R10, R10, R18 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000012 */ /*2940*/ DADD R10, R10, R22 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000016 */ /*2950*/ DADD R2, R10, R6 ; /* 0x000000000a027229 */ /* 0x00104c0000000006 */ /*2960*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2970*/ ISETP.LT.OR P0, PT, R20, R21, P0 ; /* 0x000000151400720c */ /* 0x000fe20000701670 */ /*2980*/ IMAD.MOV.U32 R16, RZ, RZ, R4 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0004 */ /*2990*/ IMAD.MOV.U32 R17, RZ, RZ, R5 ; /* 0x000000ffff117224 */ /* 0x000fd400078e0005 */ /*29a0*/ @!P0 BRA 0x2a30 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*29b0*/ LDG.E.64.CONSTANT R4, [R16.64] ; /* 0x0000000410047981 */ /* 0x000ea8000c1e9b00 */ /*29c0*/ LDG.E.64.CONSTANT R6, [R8.64] ; /* 0x0000000408067981 */ /* 0x0010e8000c1e9b00 */ /*29d0*/ LDG.E.64.CONSTANT R10, [R14.64] ; /* 0x000000040e0a7981 */ /* 0x000f28000c1e9b00 */ /*29e0*/ LDG.E.64.CONSTANT R8, [R12.64] ; /* 0x000000040c087981 */ /* 0x001f62000c1e9b00 */ /*29f0*/ DADD R4, R2, R4 ; /* 0x0000000002047229 */ /* 0x006ecc0000000004 */ /*2a00*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x008f4c0000000006 */ /*2a10*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x020f0c0000000008 */ /*2a20*/ DADD R2, R4, R10 ; /* 0x0000000004027229 */ /* 0x01004c000000000a */ /*2a30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2a40*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x003fe800000e0000 */ /*2a50*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*2a60*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e620000000000 */ /*2a70*/ DADD R4, R4, R2 ; /* 0x0000000004047229 */ /* 0x001e220000000002 */ /*2a80*/ ISETP.GT.AND P0, PT, R10, 0x1e, PT ; /* 0x0000001e0a00780c */ /* 0x002fc40003f04270 */ /*2a90*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fce0003f25270 */ /*2aa0*/ FSEL R6, R2, R4, P0 ; /* 0x0000000402067208 */ /* 0x001fe40000000000 */ /*2ab0*/ FSEL R7, R3, R5, P0 ; /* 0x0000000503077208 */ /* 0x000fe40000000000 */ /*2ac0*/ ISETP.GT.AND P0, PT, R10, 0x1d, PT ; /* 0x0000001d0a00780c */ /* 0x000fe20003f04270 */ /*2ad0*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe800000e0000 */ /*2ae0*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2400000e0000 */ /*2af0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e140000000006 */ /*2b00*/ FSEL R4, R6, R4, P0 ; /* 0x0000000406047208 */ /* 0x001fe40000000000 */ /*2b10*/ FSEL R5, R7, R5, P0 ; /* 0x0000000507057208 */ /* 0x000fe40000000000 */ /*2b20*/ ISETP.GT.AND P0, PT, R10, 0x1b, PT ; /* 0x0000001b0a00780c */ /* 0x000fe20003f04270 */ /*2b30*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*2b40*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*2b50*/ DADD R2, R2, R4 ; /* 0x0000000002027229 */ /* 0x001e140000000004 */ /*2b60*/ FSEL R8, R4, R2, P0 ; /* 0x0000000204087208 */ /* 0x001fe40000000000 */ /*2b70*/ FSEL R9, R5, R3, P0 ; /* 0x0000000305097208 */ /* 0x000fe40000000000 */ /*2b80*/ ISETP.GT.AND P0, PT, R10, 0x17, PT ; /* 0x000000170a00780c */ /* 0x000fe20003f04270 */ /*2b90*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe200000e0000 */ /*2ba0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff059819 */ /* 0x000fc60000011400 */ /*2bb0*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e2200000e0000 */ /*2bc0*/ @!P1 LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005059211 */ /* 0x000fc800078f28ff */ /*2bd0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff059819 */ /* 0x000fca0000011405 */ /*2be0*/ @!P1 IMAD.SHL.U32 R5, R5, 0x8, RZ ; /* 0x0000000805059824 */ /* 0x000fe200078e00ff */ /*2bf0*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*2c00*/ FSEL R6, R8, R2, P0 ; /* 0x0000000208067208 */ /* 0x001fe40000000000 */ /*2c10*/ FSEL R7, R9, R3, P0 ; /* 0x0000000309077208 */ /* 0x000fe40000000000 */ /*2c20*/ ISETP.GT.AND P0, PT, R10, 0xf, PT ; /* 0x0000000f0a00780c */ /* 0x000fe20003f04270 */ /*2c30*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*2c40*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*2c50*/ DADD R2, R2, R6 ; /* 0x0000000002027229 */ /* 0x001e140000000006 */ /*2c60*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x001fe40000000000 */ /*2c70*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe40000000000 */ /*2c80*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*2c90*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*2ca0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2cb0*/ @P0 BRA 0x3d50 ; /* 0x0000109000000947 */ /* 0x000fea0003800000 */ /*2cc0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*2cd0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*2ce0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*2cf0*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea80000000c00 */ /*2d00*/ LDS.64 R16, [0x40] ; /* 0x00004000ff107984 */ /* 0x000ee20000000a00 */ /*2d10*/ DADD R4, R2, R4 ; /* 0x0000000002047229 */ /* 0x001e0c0000000004 */ /*2d20*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e4c0000000006 */ /*2d30*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x002e0c0000000008 */ /*2d40*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x001e8c000000000a */ /*2d50*/ DADD R4, R4, R12 ; /* 0x0000000004047229 */ /* 0x004e0c000000000c */ /*2d60*/ DADD R4, R4, R14 ; /* 0x0000000004047229 */ /* 0x001ecc000000000e */ /*2d70*/ DADD R2, R4, R16 ; /* 0x0000000004027229 */ /* 0x0080620000000010 */ /*2d80*/ BRA 0x3d50 ; /* 0x00000fc000007947 */ /* 0x000fea0003800000 */ /*2d90*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*2da0*/ BSSY B1, 0x2e30 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*2db0*/ IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0000 */ /*2dc0*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fd4000001ff00 */ /*2dd0*/ @P0 BRA 0x2e20 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*2de0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x000fc800078e00ff */ /*2df0*/ IMAD.WIDE R2, R0, R3, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fcc00078e0203 */ /*2e00*/ LDG.E.64.CONSTANT R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e9b00 */ /*2e10*/ IADD3 R5, R0, 0x100, RZ ; /* 0x0000010000057810 */ /* 0x000fc60007ffe0ff */ /*2e20*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2e30*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*2e40*/ BSSY B1, 0x3510 ; /* 0x000006c000017945 */ /* 0x000fd80003800000 */ /*2e50*/ @P0 BRA 0x3500 ; /* 0x000006a000000947 */ /* 0x000fea0003800000 */ /*2e60*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*2e70*/ BSSY B2, 0x2fc0 ; /* 0x0000014000027945 */ /* 0x000fe60003800000 */ /*2e80*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*2e90*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*2ea0*/ ISETP.GE.U32.AND P1, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f26070 */ /*2eb0*/ LOP3.LUT P0, R8, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306087812 */ /* 0x000fda000780c0ff */ /*2ec0*/ @!P0 BRA 0x2fb0 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*2ed0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*2ee0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fc800078e0206 */ /*2ef0*/ IMAD.MOV.U32 R9, RZ, RZ, R6 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0006 */ /*2f00*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*2f10*/ IMAD.MOV.U32 R6, RZ, RZ, R9 ; /* 0x000000ffff067224 */ /* 0x001fe400078e0009 */ /*2f20*/ IMAD.MOV.U32 R7, RZ, RZ, R10 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e000a */ /*2f30*/ LDG.E.64.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e9b00 */ /*2f40*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*2f50*/ IADD3 R9, P2, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fe40007f5e0ff */ /*2f60*/ ISETP.NE.AND P0, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f05270 */ /*2f70*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe20007ffe0ff */ /*2f80*/ IMAD.X R10, RZ, RZ, R10, P2 ; /* 0x000000ffff0a7224 */ /* 0x000fe200010e060a */ /*2f90*/ DADD R2, R6, R2 ; /* 0x0000000006027229 */ /* 0x0260520000000002 */ /*2fa0*/ @P0 BRA 0x2f10 ; /* 0xffffff6000000947 */ /* 0x000fea000383ffff */ /*2fb0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2fc0*/ @!P1 BRA 0x3500 ; /* 0x0000053000009947 */ /* 0x000fea0003800000 */ /*2fd0*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x001fe20007ffe1ff */ /*2fe0*/ BSSY B2, 0x32c0 ; /* 0x000002d000027945 */ /* 0x000fe20003800000 */ /*2ff0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*3000*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe20003f24270 */ /*3010*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*3020*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fd000078e0206 */ /*3030*/ @!P1 BRA 0x32b0 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*3040*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*3050*/ IADD3 R30, R4, -0xc00, RZ ; /* 0xfffff400041e7810 */ /* 0x000fe40007ffe0ff */ /*3060*/ LDG.E.64.CONSTANT R32, [R6.64] ; /* 0x0000000406207981 */ /* 0x0010a8000c1e9b00 */ /*3070*/ LDG.E.64.CONSTANT R34, [R6.64+0x800] ; /* 0x0008000406227981 */ /* 0x0000e8000c1e9b00 */ /*3080*/ LDG.E.64.CONSTANT R36, [R6.64+0x1000] ; /* 0x0010000406247981 */ /* 0x000128000c1e9b00 */ /*3090*/ LDG.E.64.CONSTANT R38, [R6.64+0x1800] ; /* 0x0018000406267981 */ /* 0x000128000c1e9b00 */ /*30a0*/ LDG.E.64.CONSTANT R40, [R6.64+0x2000] ; /* 0x0020000406287981 */ /* 0x000128000c1e9b00 */ /*30b0*/ LDG.E.64.CONSTANT R28, [R6.64+0x2800] ; /* 0x00280004061c7981 */ /* 0x000128000c1e9b00 */ /*30c0*/ LDG.E.64.CONSTANT R26, [R6.64+0x3000] ; /* 0x00300004061a7981 */ /* 0x000128000c1e9b00 */ /*30d0*/ LDG.E.64.CONSTANT R24, [R6.64+0x3800] ; /* 0x0038000406187981 */ /* 0x000128000c1e9b00 */ /*30e0*/ LDG.E.64.CONSTANT R22, [R6.64+0x4000] ; /* 0x0040000406167981 */ /* 0x000128000c1e9b00 */ /*30f0*/ LDG.E.64.CONSTANT R20, [R6.64+0x4800] ; /* 0x0048000406147981 */ /* 0x000128000c1e9b00 */ /*3100*/ LDG.E.64.CONSTANT R18, [R6.64+0x5000] ; /* 0x0050000406127981 */ /* 0x000128000c1e9b00 */ /*3110*/ LDG.E.64.CONSTANT R16, [R6.64+0x5800] ; /* 0x0058000406107981 */ /* 0x000128000c1e9b00 */ /*3120*/ LDG.E.64.CONSTANT R14, [R6.64+0x6000] ; /* 0x00600004060e7981 */ /* 0x000128000c1e9b00 */ /*3130*/ LDG.E.64.CONSTANT R12, [R6.64+0x6800] ; /* 0x00680004060c7981 */ /* 0x000128000c1e9b00 */ /*3140*/ LDG.E.64.CONSTANT R8, [R6.64+0x7000] ; /* 0x0070000406087981 */ /* 0x000128000c1e9b00 */ /*3150*/ LDG.E.64.CONSTANT R10, [R6.64+0x7800] ; /* 0x00780004060a7981 */ /* 0x000122000c1e9b00 */ /*3160*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*3170*/ ISETP.GE.AND P1, PT, R5, R30, PT ; /* 0x0000001e0500720c */ /* 0x000fe40003f26270 */ /*3180*/ IADD3 R6, P2, R6, 0x8000, RZ ; /* 0x0000800006067810 */ /* 0x001fca0007f5e0ff */ /*3190*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fe200010e0607 */ /*31a0*/ DADD R32, R32, R2 ; /* 0x0000000020207229 */ /* 0x026ecc0000000002 */ /*31b0*/ DADD R32, R32, R34 ; /* 0x0000000020207229 */ /* 0x008f0c0000000022 */ /*31c0*/ DADD R32, R32, R36 ; /* 0x0000000020207229 */ /* 0x010e0c0000000024 */ /*31d0*/ DADD R32, R32, R38 ; /* 0x0000000020207229 */ /* 0x001e0c0000000026 */ /*31e0*/ DADD R32, R32, R40 ; /* 0x0000000020207229 */ /* 0x001e0c0000000028 */ /*31f0*/ DADD R28, R32, R28 ; /* 0x00000000201c7229 */ /* 0x001e0c000000001c */ /*3200*/ DADD R26, R28, R26 ; /* 0x000000001c1a7229 */ /* 0x001e0c000000001a */ /*3210*/ DADD R24, R26, R24 ; /* 0x000000001a187229 */ /* 0x001e0c0000000018 */ /*3220*/ DADD R22, R24, R22 ; /* 0x0000000018167229 */ /* 0x001e0c0000000016 */ /*3230*/ DADD R20, R22, R20 ; /* 0x0000000016147229 */ /* 0x001e0c0000000014 */ /*3240*/ DADD R18, R20, R18 ; /* 0x0000000014127229 */ /* 0x001e0c0000000012 */ /*3250*/ DADD R16, R18, R16 ; /* 0x0000000012107229 */ /* 0x001e0c0000000010 */ /*3260*/ DADD R14, R16, R14 ; /* 0x00000000100e7229 */ /* 0x001e0c000000000e */ /*3270*/ DADD R12, R14, R12 ; /* 0x000000000e0c7229 */ /* 0x001e0c000000000c */ /*3280*/ DADD R8, R12, R8 ; /* 0x000000000c087229 */ /* 0x001e0c0000000008 */ /*3290*/ DADD R2, R8, R10 ; /* 0x0000000008027229 */ /* 0x001062000000000a */ /*32a0*/ @!P1 BRA 0x3060 ; /* 0xfffffdb000009947 */ /* 0x000fea000383ffff */ /*32b0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*32c0*/ IADD3 R8, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x001fe20007ffe1ff */ /*32d0*/ BSSY B2, 0x3460 ; /* 0x0000018000027945 */ /* 0x000fe60003800000 */ /*32e0*/ ISETP.GT.AND P1, PT, R8, 0x400, PT ; /* 0x000004000800780c */ /* 0x000fda0003f24270 */ /*32f0*/ @!P1 BRA 0x3450 ; /* 0x0000015000009947 */ /* 0x000fea0003800000 */ /*3300*/ LDG.E.64.CONSTANT R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x000ea8000c1e9b00 */ /*3310*/ LDG.E.64.CONSTANT R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x000ee8000c1e9b00 */ /*3320*/ LDG.E.64.CONSTANT R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000f28000c1e9b00 */ /*3330*/ LDG.E.64.CONSTANT R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000128000c1e9b00 */ /*3340*/ LDG.E.64.CONSTANT R16, [R6.64+0x2000] ; /* 0x0020000406107981 */ /* 0x000128000c1e9b00 */ /*3350*/ LDG.E.64.CONSTANT R18, [R6.64+0x2800] ; /* 0x0028000406127981 */ /* 0x000128000c1e9b00 */ /*3360*/ LDG.E.64.CONSTANT R20, [R6.64+0x3000] ; /* 0x0030000406147981 */ /* 0x000128000c1e9b00 */ /*3370*/ LDG.E.64.CONSTANT R22, [R6.64+0x3800] ; /* 0x0038000406167981 */ /* 0x000122000c1e9b00 */ /*3380*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40003f0e170 */ /*3390*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fe20007ffe0ff */ /*33a0*/ DADD R8, R2, R8 ; /* 0x0000000002087229 */ /* 0x026ecc0000000008 */ /*33b0*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x008324000000000a */ /*33c0*/ IADD3 R10, P1, R6, 0x4000, RZ ; /* 0x00004000060a7810 */ /* 0x002fc80007f3e0ff */ /*33d0*/ DADD R8, R8, R12 ; /* 0x0000000008087229 */ /* 0x010e62000000000c */ /*33e0*/ IMAD.X R7, RZ, RZ, R7, P1 ; /* 0x000000ffff077224 */ /* 0x001fe400008e0607 */ /*33f0*/ IMAD.MOV.U32 R6, RZ, RZ, R10 ; /* 0x000000ffff067224 */ /* 0x000fc600078e000a */ /*3400*/ DADD R8, R8, R14 ; /* 0x0000000008087229 */ /* 0x002e0c000000000e */ /*3410*/ DADD R8, R8, R16 ; /* 0x0000000008087229 */ /* 0x001e0c0000000010 */ /*3420*/ DADD R8, R8, R18 ; /* 0x0000000008087229 */ /* 0x001e0c0000000012 */ /*3430*/ DADD R8, R8, R20 ; /* 0x0000000008087229 */ /* 0x001e0c0000000014 */ /*3440*/ DADD R2, R8, R22 ; /* 0x0000000008027229 */ /* 0x00104c0000000016 */ /*3450*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3460*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*3470*/ @!P0 BRA 0x3500 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*3480*/ LDG.E.64.CONSTANT R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x001ea8000c1e9b00 */ /*3490*/ LDG.E.64.CONSTANT R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x000ee8000c1e9b00 */ /*34a0*/ LDG.E.64.CONSTANT R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000f28000c1e9b00 */ /*34b0*/ LDG.E.64.CONSTANT R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000f22000c1e9b00 */ /*34c0*/ DADD R8, R2, R8 ; /* 0x0000000002087229 */ /* 0x026ecc0000000008 */ /*34d0*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x008f0c000000000a */ /*34e0*/ DADD R8, R8, R12 ; /* 0x0000000008087229 */ /* 0x010e0c000000000c */ /*34f0*/ DADD R2, R8, R14 ; /* 0x0000000008027229 */ /* 0x00104c000000000e */ /*3500*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3510*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x001e220000000000 */ /*3520*/ ISETP.GT.AND P0, PT, R4, 0xff, PT ; /* 0x000000ff0400780c */ /* 0x000fe40003f04270 */ /*3530*/ SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff057819 */ /* 0x000fc80000011400 */ /*3540*/ LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005057211 */ /* 0x000fc800078f28ff */ /*3550*/ SHF.R.S32.HI R7, RZ, 0x5, R5 ; /* 0x00000005ff077819 */ /* 0x000fca0000011405 */ /*3560*/ IMAD.SHL.U32 R5, R7, 0x8, RZ ; /* 0x0000000807057824 */ /* 0x000fe200078e00ff */ /*3570*/ @P0 BRA 0x3a60 ; /* 0x000004e000000947 */ /* 0x000fea0003800000 */ /*3580*/ IMAD.SHL.U32 R7, R7, 0x20, RZ ; /* 0x0000002007077824 */ /* 0x000fe200078e00ff */ /*3590*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*35a0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*35b0*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*35c0*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*35d0*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fc40003f04270 */ /*35e0*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*35f0*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fc80000000000 */ /*3600*/ ISETP.GE.AND P0, PT, R6, R7, PT ; /* 0x000000070600720c */ /* 0x000fe20003f06270 */ /*3610*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x022fe800000e0007 */ /*3620*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*3630*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x001e140000000002 */ /*3640*/ FSEL R10, R8, R2, !P0 ; /* 0x00000002080a7208 */ /* 0x001fe40004000000 */ /*3650*/ FSEL R11, R9, R3, !P0 ; /* 0x00000003090b7208 */ /* 0x000fe40004000000 */ /*3660*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*3670*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe200000e0007 */ /*3680*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fc60007ffe0ff */ /*3690*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*36a0*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x001e14000000000a */ /*36b0*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x001fe40000000000 */ /*36c0*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fe40000000000 */ /*36d0*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*36e0*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe200000e0007 */ /*36f0*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fc60007ffe0ff */ /*3700*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*3710*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*3720*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x001fe40000000000 */ /*3730*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fe40000000000 */ /*3740*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*3750*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe200000e0007 */ /*3760*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fc60007ffe0ff */ /*3770*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*3780*/ DADD R2, R2, R10 ; /* 0x0000000002027229 */ /* 0x001e14000000000a */ /*3790*/ FSEL R8, R10, R2, P0 ; /* 0x000000020a087208 */ /* 0x001fe40000000000 */ /*37a0*/ FSEL R9, R11, R3, P0 ; /* 0x000000030b097208 */ /* 0x000fe40000000000 */ /*37b0*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*37c0*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*37d0*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*37e0*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*37f0*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*3800*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*3810*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*3820*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*3830*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*3840*/ @P0 BRA 0x3d50 ; /* 0x0000050000000947 */ /* 0x000fea0003800000 */ /*3850*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*3860*/ ISETP.GT.AND P0, PT, R4.reuse, 0x20, PT ; /* 0x000000200400780c */ /* 0x040fe20003f04270 */ /*3870*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fe200078e00ff */ /*3880*/ ISETP.GE.AND P1, PT, R4, 0xe1, PT ; /* 0x000000e10400780c */ /* 0x000fe20003f26270 */ /*3890*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*38a0*/ DADD R8, R2, R8 ; /* 0x0000000002087229 */ /* 0x002e540000000008 */ /*38b0*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x003fe40000000000 */ /*38c0*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*38d0*/ ISETP.GT.AND P0, PT, R4, 0x40, PT ; /* 0x000000400400780c */ /* 0x000fc80003f04270 */ /*38e0*/ DADD R10, R2, R10 ; /* 0x00000000020a7229 */ /* 0x000e14000000000a */ /*38f0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x001fe40000000000 */ /*3900*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*3910*/ LDS.128 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x000e220000000c00 */ /*3920*/ ISETP.GT.AND P0, PT, R4, 0x60, PT ; /* 0x000000600400780c */ /* 0x000fc60003f04270 */ /*3930*/ DADD R12, R12, R2 ; /* 0x000000000c0c7229 */ /* 0x004e540000000002 */ /*3940*/ FSEL R2, R12, R2, P0 ; /* 0x000000020c027208 */ /* 0x002fe40000000000 */ /*3950*/ FSEL R3, R13, R3, P0 ; /* 0x000000030d037208 */ /* 0x000fe40000000000 */ /*3960*/ ISETP.GT.AND P0, PT, R4, 0x80, PT ; /* 0x000000800400780c */ /* 0x000fc80003f04270 */ /*3970*/ DADD R14, R2, R14 ; /* 0x00000000020e7229 */ /* 0x000e54000000000e */ /*3980*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x002fe40000000000 */ /*3990*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fe40000000000 */ /*39a0*/ ISETP.GT.AND P0, PT, R4, 0xa0, PT ; /* 0x000000a00400780c */ /* 0x000fc80003f04270 */ /*39b0*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x001e140000000002 */ /*39c0*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*39d0*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*39e0*/ ISETP.GT.AND P0, PT, R4, 0xc0, PT ; /* 0x000000c00400780c */ /* 0x000fc80003f04270 */ /*39f0*/ DADD R10, R2, R10 ; /* 0x00000000020a7229 */ /* 0x000e14000000000a */ /*3a00*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x001fe40000000000 */ /*3a10*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe20000000000 */ /*3a20*/ @!P1 BRA 0x3d50 ; /* 0x0000032000009947 */ /* 0x000fea0003800000 */ /*3a30*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*3a40*/ DADD R2, R2, R4 ; /* 0x0000000002027229 */ /* 0x0010620000000004 */ /*3a50*/ BRA 0x3d50 ; /* 0x000002f000007947 */ /* 0x000fea0003800000 */ /*3a60*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x022fe200000e0000 */ /*3a70*/ ISETP.GT.AND P0, PT, R6.reuse, 0x1e, PT ; /* 0x0000001e0600780c */ /* 0x041fe40003f04270 */ /*3a80*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f25270 */ /*3a90*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*3aa0*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x001e140000000002 */ /*3ab0*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x001fe40000000000 */ /*3ac0*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fe40000000000 */ /*3ad0*/ ISETP.GT.AND P0, PT, R6, 0x1d, PT ; /* 0x0000001d0600780c */ /* 0x000fe20003f04270 */ /*3ae0*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*3af0*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*3b00*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x001e14000000000a */ /*3b10*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x001fe40000000000 */ /*3b20*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fe40000000000 */ /*3b30*/ ISETP.GT.AND P0, PT, R6, 0x1b, PT ; /* 0x0000001b0600780c */ /* 0x000fe20003f04270 */ /*3b40*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*3b50*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*3b60*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*3b70*/ FSEL R12, R8, R2, P0 ; /* 0x00000002080c7208 */ /* 0x001fe40000000000 */ /*3b80*/ FSEL R13, R9, R3, P0 ; /* 0x00000003090d7208 */ /* 0x000fe40000000000 */ /*3b90*/ ISETP.GT.AND P0, PT, R6, 0x17, PT ; /* 0x000000170600780c */ /* 0x000fe20003f04270 */ /*3ba0*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*3bb0*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*3bc0*/ DADD R2, R2, R12 ; /* 0x0000000002027229 */ /* 0x001e14000000000c */ /*3bd0*/ FSEL R10, R12, R2, P0 ; /* 0x000000020c0a7208 */ /* 0x001fe40000000000 */ /*3be0*/ FSEL R11, R13, R3, P0 ; /* 0x000000030d0b7208 */ /* 0x000fe40000000000 */ /*3bf0*/ ISETP.GT.AND P0, PT, R6, 0xf, PT ; /* 0x0000000f0600780c */ /* 0x000fe20003f04270 */ /*3c00*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*3c10*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*3c20*/ DADD R2, R2, R10 ; /* 0x0000000002027229 */ /* 0x001e14000000000a */ /*3c30*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x001fe40000000000 */ /*3c40*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*3c50*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*3c60*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*3c70*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*3c80*/ @P0 BRA 0x3d50 ; /* 0x000000c000000947 */ /* 0x000fea0003800000 */ /*3c90*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*3ca0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*3cb0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*3cc0*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea80000000c00 */ /*3cd0*/ LDS.64 R16, [0x40] ; /* 0x00004000ff107984 */ /* 0x000ee20000000a00 */ /*3ce0*/ DADD R4, R2, R4 ; /* 0x0000000002047229 */ /* 0x001e0c0000000004 */ /*3cf0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e4c0000000006 */ /*3d00*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x002e0c0000000008 */ /*3d10*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x001e8c000000000a */ /*3d20*/ DADD R4, R4, R12 ; /* 0x0000000004047229 */ /* 0x004e0c000000000c */ /*3d30*/ DADD R4, R4, R14 ; /* 0x0000000004047229 */ /* 0x001ecc000000000e */ /*3d40*/ DADD R2, R4, R16 ; /* 0x0000000004027229 */ /* 0x00804c0000000010 */ /*3d50*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*3d60*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fda0003f05270 */ /*3d70*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*3d80*/ I2F.F64 R4, c[0x0][0x178] ; /* 0x00005e0000047b12 */ /* 0x001e240000201c00 */ /*3d90*/ DADD R4, R4, R2 ; /* 0x0000000004047229 */ /* 0x0030640000000002 */ /*3da0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x001fe400078e00ff */ /*3db0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fcc00078e00ff */ /*3dc0*/ F2I.F64.TRUNC R5, R4 ; /* 0x0000000400057311 */ /* 0x002e24000030d100 */ /*3dd0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*3de0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*3df0*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*3e00*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x001fda0003f05270 */ /*3e10*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*3e20*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff057624 */ /* 0x000fe400078e00ff */ /*3e30*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fe400078e00ff */ /*3e40*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fca00078e00ff */ /*3e50*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*3e60*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*3e70*/ BRA 0x3e70; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*3e80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3e90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3ea0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3eb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3ec0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3ed0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3ee0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3ef0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEyS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fe20000000a00 */ /*0030*/ BSSY B0, 0x2030 ; /* 0x00001ff000007945 */ /* 0x000fe20003800000 */ /*0040*/ IMAD.SHL.U32 R5, R0, 0x800, RZ ; /* 0x0000080000057824 */ /* 0x001fca00078e00ff */ /*0050*/ IADD3 R4, P1, -R5, c[0x0][0x198], RZ ; /* 0x0000660005047a10 */ /* 0x000fe40007f3e1ff */ /*0060*/ SHF.R.S32.HI R7, RZ, 0x1f, R5 ; /* 0x0000001fff077819 */ /* 0x000fe40000011405 */ /*0070*/ ISETP.GE.U32.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fe40003f06070 */ /*0080*/ IADD3.X R21, ~R7, c[0x0][0x19c], RZ, P1, !PT ; /* 0x0000670007157a10 */ /* 0x000fc80000ffe5ff */ /*0090*/ ISETP.GE.U32.AND.EX P0, PT, R21, RZ, PT, P0 ; /* 0x000000ff1500720c */ /* 0x000fda0003f06100 */ /*00a0*/ @!P0 BRA 0x1000 ; /* 0x00000f5000008947 */ /* 0x000fea0003800000 */ /*00b0*/ S2R R2, SR_TID.X ; /* 0x0000000000027919 */ /* 0x000e240000002100 */ /*00c0*/ IADD3 R6, P0, R5, R2, RZ ; /* 0x0000000205067210 */ /* 0x001fc80007f1e0ff */ /*00d0*/ LEA.HI.X.SX32 R19, R2, R7, 0x1, P0 ; /* 0x0000000702137211 */ /* 0x000fe400000f0eff */ /*00e0*/ LEA R22, P0, R6, c[0x0][0x160], 0x3 ; /* 0x0000580006167a11 */ /* 0x000fc800078018ff */ /*00f0*/ LEA.HI.X R23, R6, c[0x0][0x164], R19, 0x3, P0 ; /* 0x0000590006177a11 */ /* 0x000fca00000f1c13 */ /*0100*/ LDG.E.64 R24, [R22.64+0x800] ; /* 0x0008000616187981 */ /* 0x000ea8000c1e1b00 */ /*0110*/ LDG.E.64 R26, [R22.64] ; /* 0x00000006161a7981 */ /* 0x000ea8000c1e1b00 */ /*0120*/ LDG.E.64 R28, [R22.64+0x1000] ; /* 0x00100006161c7981 */ /* 0x000ee8000c1e1b00 */ /*0130*/ LDG.E.64 R16, [R22.64+0x1800] ; /* 0x0018000616107981 */ /* 0x000f28000c1e1b00 */ /*0140*/ LDG.E.64 R12, [R22.64+0x2000] ; /* 0x00200006160c7981 */ /* 0x000f68000c1e1b00 */ /*0150*/ LDG.E.64 R10, [R22.64+0x2800] ; /* 0x00280006160a7981 */ /* 0x000f68000c1e1b00 */ /*0160*/ LDG.E.64 R8, [R22.64+0x3000] ; /* 0x0030000616087981 */ /* 0x000f68000c1e1b00 */ /*0170*/ LDG.E.64 R14, [R22.64+0x3800] ; /* 0x00380006160e7981 */ /* 0x000f62000c1e1b00 */ /*0180*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x1a0] ; /* 0x00006800ff037624 */ /* 0x000fc800078e00ff */ /*0190*/ IMAD.SHL.U32 R3, R3, 0x800, RZ ; /* 0x0000080003037824 */ /* 0x000fca00078e00ff */ /*01a0*/ ISETP.GE.U32.AND P0, PT, R4, R3, PT ; /* 0x000000030400720c */ /* 0x000fe40003f06070 */ /*01b0*/ SHF.R.S32.HI R4, RZ, 0x1f, R3 ; /* 0x0000001fff047819 */ /* 0x000fc80000011403 */ /*01c0*/ ISETP.GE.U32.AND.EX P0, PT, R21, R4, PT, P0 ; /* 0x000000041500720c */ /* 0x000fe20003f06100 */ /*01d0*/ DADD R24, R24, R26 ; /* 0x0000000018187229 */ /* 0x004ecc000000001a */ /*01e0*/ DADD R24, R24, R28 ; /* 0x0000000018187229 */ /* 0x008f0c000000001c */ /*01f0*/ DADD R16, R24, R16 ; /* 0x0000000018107229 */ /* 0x010f4c0000000010 */ /*0200*/ DADD R12, R16, R12 ; /* 0x00000000100c7229 */ /* 0x020e0c000000000c */ /*0210*/ DADD R10, R12, R10 ; /* 0x000000000c0a7229 */ /* 0x001e0c000000000a */ /*0220*/ DADD R8, R10, R8 ; /* 0x000000000a087229 */ /* 0x001e0c0000000008 */ /*0230*/ DADD R14, R8, R14 ; /* 0x00000000080e7229 */ /* 0x001062000000000e */ /*0240*/ @!P0 BRA 0xca0 ; /* 0x00000a5000008947 */ /* 0x000fec0003800000 */ /*0250*/ ULDC.64 UR4, c[0x0][0x198] ; /* 0x0000660000047ab9 */ /* 0x000fe20000000a00 */ /*0260*/ IADD3 R5, P0, R3.reuse, R5, RZ ; /* 0x0000000503057210 */ /* 0x040fe20007f1e0ff */ /*0270*/ UIADD3 UR4, UP0, UR4, -0x800, URZ ; /* 0xfffff80004047890 */ /* 0x000fe2000ff1e03f */ /*0280*/ IADD3 R6, P1, R3, R6, RZ ; /* 0x0000000603067210 */ /* 0x000fe20007f3e0ff */ /*0290*/ IMAD.MOV.U32 R34, RZ, RZ, R2 ; /* 0x000000ffff227224 */ /* 0x000fe400078e0002 */ /*02a0*/ UIADD3.X UR5, UR5, -0x1, URZ, UP0, !UPT ; /* 0xffffffff05057890 */ /* 0x000fe200087fe43f */ /*02b0*/ IMAD.X R27, R4.reuse, 0x1, R7, P0 ; /* 0x00000001041b7824 */ /* 0x040fe200000e0607 */ /*02c0*/ ISETP.GT.U32.AND P0, PT, R5, UR4, PT ; /* 0x0000000405007c0c */ /* 0x000fe2000bf04070 */ /*02d0*/ IMAD.X R19, R4, 0x1, R19, P1 ; /* 0x0000000104137824 */ /* 0x000fe200008e0613 */ /*02e0*/ LEA R26, P2, R6, c[0x0][0x160], 0x3 ; /* 0x00005800061a7a11 */ /* 0x000fc400078418ff */ /*02f0*/ ISETP.GT.U32.AND.EX P0, PT, R27, UR5, PT, P0 ; /* 0x000000051b007c0c */ /* 0x000fe4000bf04100 */ /*0300*/ LEA R28, P1, R5.reuse, c[0x0][0x160], 0x3 ; /* 0x00005800051c7a11 */ /* 0x040fe400078218ff */ /*0310*/ LEA.HI.X R29, R6, c[0x0][0x164], R19, 0x3, P2 ; /* 0x00005900061d7a11 */ /* 0x000fe400010f1c13 */ /*0320*/ LEA.HI.X R31, R5, c[0x0][0x164], R27, 0x3, P1 ; /* 0x00005900051f7a11 */ /* 0x000fce00008f1c1b */ /*0330*/ @P0 BRA 0x5a0 ; /* 0x0000026000000947 */ /* 0x000fea0003800000 */ /*0340*/ IADD3 R6, P0, R34, R5, RZ ; /* 0x0000000522067210 */ /* 0x000fc80007f1e0ff */ /*0350*/ LEA.HI.X.SX32 R7, R34, R27, 0x1, P0 ; /* 0x0000001b22077211 */ /* 0x000fe400000f0eff */ /*0360*/ LEA R24, P0, R6, c[0x0][0x160], 0x3 ; /* 0x0000580006187a11 */ /* 0x000fc800078018ff */ /*0370*/ LEA.HI.X R25, R6, c[0x0][0x164], R7, 0x3, P0 ; /* 0x0000590006197a11 */ /* 0x000fca00000f1c07 */ /*0380*/ LDG.E.64 R20, [R24.64] ; /* 0x0000000618147981 */ /* 0x000ea8000c1e1b00 */ /*0390*/ LDG.E.64 R6, [R24.64+0x800] ; /* 0x0008000618067981 */ /* 0x000ee8000c1e1b00 */ /*03a0*/ LDG.E.64 R8, [R24.64+0x1000] ; /* 0x0010000618087981 */ /* 0x001f28000c1e1b00 */ /*03b0*/ LDG.E.64 R10, [R24.64+0x1800] ; /* 0x00180006180a7981 */ /* 0x000f68000c1e1b00 */ /*03c0*/ LDG.E.64 R12, [R24.64+0x2000] ; /* 0x00200006180c7981 */ /* 0x000f68000c1e1b00 */ /*03d0*/ LDG.E.64 R16, [R24.64+0x2800] ; /* 0x0028000618107981 */ /* 0x000f68000c1e1b00 */ /*03e0*/ LDG.E.64 R18, [R24.64+0x3000] ; /* 0x0030000618127981 */ /* 0x000f68000c1e1b00 */ /*03f0*/ LDG.E.64 R22, [R24.64+0x3800] ; /* 0x0038000618167981 */ /* 0x000f62000c1e1b00 */ /*0400*/ DADD R20, R20, R14 ; /* 0x0000000014147229 */ /* 0x006ecc000000000e */ /*0410*/ DADD R6, R20, R6 ; /* 0x0000000014067229 */ /* 0x008f0c0000000006 */ /*0420*/ DADD R6, R6, R8 ; /* 0x0000000006067229 */ /* 0x0101640000000008 */ /*0430*/ IADD3 R8, P1, -R5, c[0x0][0x198], RZ ; /* 0x0000660005087a10 */ /* 0x001fc80007f3e1ff */ /*0440*/ DADD R6, R6, R10 ; /* 0x0000000006067229 */ /* 0x020e22000000000a */ /*0450*/ ISETP.GE.U32.AND P0, PT, R8, R3, PT ; /* 0x000000030800720c */ /* 0x000fe40003f06070 */ /*0460*/ IADD3.X R9, ~R27, c[0x0][0x19c], RZ, P1, !PT ; /* 0x000067001b097a10 */ /* 0x000fc60000ffe5ff */ /*0470*/ DADD R6, R6, R12 ; /* 0x0000000006067229 */ /* 0x001e22000000000c */ /*0480*/ ISETP.GE.U32.AND.EX P0, PT, R9, R4, PT, P0 ; /* 0x000000040900720c */ /* 0x000fca0003f06100 */ /*0490*/ DADD R6, R6, R16 ; /* 0x0000000006067229 */ /* 0x001e0c0000000010 */ /*04a0*/ DADD R6, R6, R18 ; /* 0x0000000006067229 */ /* 0x001e0c0000000012 */ /*04b0*/ DADD R14, R6, R22 ; /* 0x00000000060e7229 */ /* 0x0010620000000016 */ /*04c0*/ @!P0 BRA 0xca0 ; /* 0x000007d000008947 */ /* 0x000fec0003800000 */ /*04d0*/ IADD3 R5, P0, R3, R5, RZ ; /* 0x0000000503057210 */ /* 0x000fe20007f1e0ff */ /*04e0*/ IMAD.MOV.U32 R30, RZ, RZ, R28 ; /* 0x000000ffff1e7224 */ /* 0x000fe400078e001c */ /*04f0*/ IMAD.MOV.U32 R6, RZ, RZ, R26 ; /* 0x000000ffff067224 */ /* 0x001fe400078e001a */ /*0500*/ IMAD.X R27, R4, 0x1, R27, P0 ; /* 0x00000001041b7824 */ /* 0x000fe200000e061b */ /*0510*/ ISETP.GT.U32.AND P0, PT, R5, UR4, PT ; /* 0x0000000405007c0c */ /* 0x000fe2000bf04070 */ /*0520*/ IMAD.MOV.U32 R7, RZ, RZ, R29 ; /* 0x000000ffff077224 */ /* 0x000fe400078e001d */ /*0530*/ IMAD.WIDE R28, R3, 0x8, R30 ; /* 0x00000008031c7825 */ /* 0x000fe200078e021e */ /*0540*/ ISETP.GT.U32.AND.EX P0, PT, R27, UR5, PT, P0 ; /* 0x000000051b007c0c */ /* 0x000fc6000bf04100 */ /*0550*/ IMAD.WIDE R6, R3, 0x8, R6 ; /* 0x0000000803067825 */ /* 0x000fc800078e0206 */ /*0560*/ IMAD.MOV.U32 R31, RZ, RZ, R29 ; /* 0x000000ffff1f7224 */ /* 0x000fe400078e001d */ /*0570*/ IMAD.MOV.U32 R26, RZ, RZ, R6 ; /* 0x000000ffff1a7224 */ /* 0x000fe400078e0006 */ /*0580*/ IMAD.MOV.U32 R29, RZ, RZ, R7 ; /* 0x000000ffff1d7224 */ /* 0x000fe400078e0007 */ /*0590*/ @!P0 BRA 0x340 ; /* 0xfffffda000008947 */ /* 0x000fea000383ffff */ /*05a0*/ ISETP.GE.U32.AND P0, PT, R5, c[0x0][0x198], PT ; /* 0x0000660005007a0c */ /* 0x000fe20003f06070 */ /*05b0*/ IMAD.MOV.U32 R30, RZ, RZ, R28 ; /* 0x000000ffff1e7224 */ /* 0x000fc600078e001c */ /*05c0*/ ISETP.GE.U32.AND.EX P0, PT, R27, c[0x0][0x19c], PT, P0 ; /* 0x000067001b007a0c */ /* 0x000fda0003f06100 */ /*05d0*/ @P0 BRA 0xca0 ; /* 0x000006c000000947 */ /* 0x000fea0003800000 */ /*05e0*/ IADD3 R3, -R5, c[0x0][0x198], RZ ; /* 0x0000660005037a10 */ /* 0x000fe20007ffe1ff */ /*05f0*/ BSSY B1, 0xca0 ; /* 0x000006a000017945 */ /* 0x000fe60003800000 */ /*0600*/ ISETP.GE.AND P0, PT, R34, R3, PT ; /* 0x000000032200720c */ /* 0x000fda0003f06270 */ /*0610*/ @P0 BRA 0xc90 ; /* 0x0000067000000947 */ /* 0x000fea0003800000 */ /*0620*/ LOP3.LUT R4, RZ, R34, RZ, 0x33, !PT ; /* 0x00000022ff047212 */ /* 0x000fe200078e33ff */ /*0630*/ BSSY B2, 0x760 ; /* 0x0000012000027945 */ /* 0x000fe60003800000 */ /*0640*/ IADD3 R5, -R5, c[0x0][0x198], R4 ; /* 0x0000660005057a10 */ /* 0x000fc80007ffe104 */ /*0650*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*0660*/ ISETP.GE.U32.AND P0, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f06070 */ /*0670*/ LOP3.LUT P1, R4, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304047812 */ /* 0x000fda000782c0ff */ /*0680*/ @!P1 BRA 0x750 ; /* 0x000000c000009947 */ /* 0x000fea0003800000 */ /*0690*/ S2R R34, SR_TID.X ; /* 0x0000000000227919 */ /* 0x000ea20000002100 */ /*06a0*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fc600078e0004 */ /*06b0*/ IMAD.MOV.U32 R4, RZ, RZ, R26 ; /* 0x000000ffff047224 */ /* 0x002fe400078e001a */ /*06c0*/ IMAD.MOV.U32 R5, RZ, RZ, R29 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e001d */ /*06d0*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000604047981 */ /* 0x000ee2000c1e1b00 */ /*06e0*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*06f0*/ IADD3 R26, P2, R26, 0x800, RZ ; /* 0x000008001a1a7810 */ /* 0x000fe40007f5e0ff */ /*0700*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*0710*/ IADD3 R34, R34, 0x100, RZ ; /* 0x0000010022227810 */ /* 0x004fe20007ffe0ff */ /*0720*/ IMAD.X R29, RZ, RZ, R29, P2 ; /* 0x000000ffff1d7224 */ /* 0x000fe200010e061d */ /*0730*/ DADD R14, R4, R14 ; /* 0x00000000040e7229 */ /* 0x00a292000000000e */ /*0740*/ @P1 BRA 0x6b0 ; /* 0xffffff6000001947 */ /* 0x000fea000383ffff */ /*0750*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0760*/ @!P0 BRA 0xc90 ; /* 0x0000052000008947 */ /* 0x000fea0003800000 */ /*0770*/ IMAD.IADD R4, R3, 0x1, -R34 ; /* 0x0000000103047824 */ /* 0x002fe200078e0a22 */ /*0780*/ BSSY B2, 0xa50 ; /* 0x000002c000027945 */ /* 0x000fe20003800000 */ /*0790*/ IMAD.WIDE R6, R34, 0x8, R30 ; /* 0x0000000822067825 */ /* 0x000fe200078e021e */ /*07a0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*07b0*/ ISETP.GT.AND P1, PT, R4, 0xc00, PT ; /* 0x00000c000400780c */ /* 0x000fda0003f24270 */ /*07c0*/ @!P1 BRA 0xa40 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*07d0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*07e0*/ IADD3 R4, R3, -0xc00, RZ ; /* 0xfffff40003047810 */ /* 0x000fe40007ffe0ff */ /*07f0*/ LDG.E.64 R12, [R6.64] ; /* 0x00000006060c7981 */ /* 0x000ee8000c1e1b00 */ /*0800*/ LDG.E.64 R8, [R6.64+0x800] ; /* 0x0008000606087981 */ /* 0x001f28000c1e1b00 */ /*0810*/ LDG.E.64 R32, [R6.64+0x1000] ; /* 0x0010000606207981 */ /* 0x000f68000c1e1b00 */ /*0820*/ LDG.E.64 R30, [R6.64+0x1800] ; /* 0x00180006061e7981 */ /* 0x004ea8000c1e1b00 */ /*0830*/ LDG.E.64 R10, [R6.64+0x2000] ; /* 0x00200006060a7981 */ /* 0x000ea8000c1e1b00 */ /*0840*/ LDG.E.64 R28, [R6.64+0x2800] ; /* 0x00280006061c7981 */ /* 0x000ea8000c1e1b00 */ /*0850*/ LDG.E.64 R26, [R6.64+0x3000] ; /* 0x00300006061a7981 */ /* 0x0000a8000c1e1b00 */ /*0860*/ LDG.E.64 R24, [R6.64+0x3800] ; /* 0x0038000606187981 */ /* 0x0000a8000c1e1b00 */ /*0870*/ LDG.E.64 R22, [R6.64+0x4000] ; /* 0x0040000606167981 */ /* 0x0000a8000c1e1b00 */ /*0880*/ LDG.E.64 R20, [R6.64+0x4800] ; /* 0x0048000606147981 */ /* 0x0000a8000c1e1b00 */ /*0890*/ LDG.E.64 R18, [R6.64+0x5000] ; /* 0x0050000606127981 */ /* 0x0000a8000c1e1b00 */ /*08a0*/ LDG.E.64 R16, [R6.64+0x5800] ; /* 0x0058000606107981 */ /* 0x0000a2000c1e1b00 */ /*08b0*/ DADD R12, R12, R14 ; /* 0x000000000c0c7229 */ /* 0x00a306000000000e */ /*08c0*/ LDG.E.64 R14, [R6.64+0x6000] ; /* 0x00600006060e7981 */ /* 0x0020e6000c1e1b00 */ /*08d0*/ DADD R8, R12, R8 ; /* 0x000000000c087229 */ /* 0x0103480000000008 */ /*08e0*/ LDG.E.64 R12, [R6.64+0x6800] ; /* 0x00680006060c7981 */ /* 0x002124000c1e1b00 */ /*08f0*/ DADD R32, R8, R32 ; /* 0x0000000008207229 */ /* 0x0202880000000020 */ /*0900*/ LDG.E.64 R8, [R6.64+0x7000] ; /* 0x0070000606087981 */ /* 0x002164000c1e1b00 */ /*0910*/ DADD R30, R32, R30 ; /* 0x00000000201e7229 */ /* 0x004288000000001e */ /*0920*/ LDG.E.64 R32, [R6.64+0x7800] ; /* 0x0078000606207981 */ /* 0x002162000c1e1b00 */ /*0930*/ IADD3 R34, R34, 0x1000, RZ ; /* 0x0000100022227810 */ /* 0x000fe20007ffe0ff */ /*0940*/ DADD R10, R30, R10 ; /* 0x000000001e0a7229 */ /* 0x004e46000000000a */ /*0950*/ ISETP.GE.AND P1, PT, R34, R4, PT ; /* 0x000000042200720c */ /* 0x000fc60003f26270 */ /*0960*/ DADD R10, R10, R28 ; /* 0x000000000a0a7229 */ /* 0x002e62000000001c */ /*0970*/ IADD3 R6, P2, R6, 0x8000, RZ ; /* 0x0000800006067810 */ /* 0x001fca0007f5e0ff */ /*0980*/ DADD R10, R10, R26 ; /* 0x000000000a0a7229 */ /* 0x002e22000000001a */ /*0990*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fca00010e0607 */ /*09a0*/ DADD R10, R10, R24 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000018 */ /*09b0*/ DADD R10, R10, R22 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000016 */ /*09c0*/ DADD R10, R10, R20 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000014 */ /*09d0*/ DADD R10, R10, R18 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000012 */ /*09e0*/ DADD R10, R10, R16 ; /* 0x000000000a0a7229 */ /* 0x001ecc0000000010 */ /*09f0*/ DADD R10, R10, R14 ; /* 0x000000000a0a7229 */ /* 0x008f0c000000000e */ /*0a00*/ DADD R10, R10, R12 ; /* 0x000000000a0a7229 */ /* 0x010f4c000000000c */ /*0a10*/ DADD R8, R10, R8 ; /* 0x000000000a087229 */ /* 0x020e0c0000000008 */ /*0a20*/ DADD R14, R8, R32 ; /* 0x00000000080e7229 */ /* 0x0010620000000020 */ /*0a30*/ @!P1 BRA 0x7f0 ; /* 0xfffffdb000009947 */ /* 0x000fea000383ffff */ /*0a40*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0a50*/ IMAD.IADD R4, R3, 0x1, -R34 ; /* 0x0000000103047824 */ /* 0x000fe200078e0a22 */ /*0a60*/ BSSY B2, 0xbf0 ; /* 0x0000018000027945 */ /* 0x000fe80003800000 */ /*0a70*/ ISETP.GT.AND P1, PT, R4, 0x400, PT ; /* 0x000004000400780c */ /* 0x000fda0003f24270 */ /*0a80*/ @!P1 BRA 0xbe0 ; /* 0x0000015000009947 */ /* 0x000fea0003800000 */ /*0a90*/ LDG.E.64 R12, [R6.64] ; /* 0x00000006060c7981 */ /* 0x000ee8000c1e1b00 */ /*0aa0*/ LDG.E.64 R16, [R6.64+0x800] ; /* 0x0008000606107981 */ /* 0x000f28000c1e1b00 */ /*0ab0*/ LDG.E.64 R18, [R6.64+0x1000] ; /* 0x0010000606127981 */ /* 0x000f68000c1e1b00 */ /*0ac0*/ LDG.E.64 R20, [R6.64+0x1800] ; /* 0x0018000606147981 */ /* 0x004ea8000c1e1b00 */ /*0ad0*/ LDG.E.64 R22, [R6.64+0x2000] ; /* 0x0020000606167981 */ /* 0x000ea8000c1e1b00 */ /*0ae0*/ LDG.E.64 R10, [R6.64+0x2800] ; /* 0x00280006060a7981 */ /* 0x000ea8000c1e1b00 */ /*0af0*/ LDG.E.64 R8, [R6.64+0x3000] ; /* 0x0030000606087981 */ /* 0x001ea8000c1e1b00 */ /*0b00*/ LDG.E.64 R4, [R6.64+0x3800] ; /* 0x0038000606047981 */ /* 0x000ea2000c1e1b00 */ /*0b10*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40003f0e170 */ /*0b20*/ IADD3 R34, R34, 0x800, RZ ; /* 0x0000080022227810 */ /* 0x000fe20007ffe0ff */ /*0b30*/ DADD R12, R14, R12 ; /* 0x000000000e0c7229 */ /* 0x00af0c000000000c */ /*0b40*/ DADD R12, R12, R16 ; /* 0x000000000c0c7229 */ /* 0x010f4c0000000010 */ /*0b50*/ DADD R12, R12, R18 ; /* 0x000000000c0c7229 */ /* 0x020e8c0000000012 */ /*0b60*/ DADD R12, R12, R20 ; /* 0x000000000c0c7229 */ /* 0x004e0c0000000014 */ /*0b70*/ DADD R12, R12, R22 ; /* 0x000000000c0c7229 */ /* 0x001e0c0000000016 */ /*0b80*/ DADD R10, R12, R10 ; /* 0x000000000c0a7229 */ /* 0x001e0c000000000a */ /*0b90*/ DADD R8, R10, R8 ; /* 0x000000000a087229 */ /* 0x0010640000000008 */ /*0ba0*/ IADD3 R10, P1, R6, 0x4000, RZ ; /* 0x00004000060a7810 */ /* 0x001fc80007f3e0ff */ /*0bb0*/ DADD R14, R8, R4 ; /* 0x00000000080e7229 */ /* 0x0020620000000004 */ /*0bc0*/ IMAD.X R7, RZ, RZ, R7, P1 ; /* 0x000000ffff077224 */ /* 0x000fe400008e0607 */ /*0bd0*/ IMAD.MOV.U32 R6, RZ, RZ, R10 ; /* 0x000000ffff067224 */ /* 0x000fc600078e000a */ /*0be0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x003fea0003800000 */ /*0bf0*/ ISETP.LT.OR P0, PT, R34, R3, P0 ; /* 0x000000032200720c */ /* 0x000fda0000701670 */ /*0c00*/ @!P0 BRA 0xc90 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0c10*/ LDG.E.64 R4, [R6.64] ; /* 0x0000000606047981 */ /* 0x000ee8000c1e1b00 */ /*0c20*/ LDG.E.64 R8, [R6.64+0x800] ; /* 0x0008000606087981 */ /* 0x000f28000c1e1b00 */ /*0c30*/ LDG.E.64 R10, [R6.64+0x1000] ; /* 0x00100006060a7981 */ /* 0x000f68000c1e1b00 */ /*0c40*/ LDG.E.64 R12, [R6.64+0x1800] ; /* 0x00180006060c7981 */ /* 0x004ea2000c1e1b00 */ /*0c50*/ DADD R4, R14, R4 ; /* 0x000000000e047229 */ /* 0x008f0c0000000004 */ /*0c60*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x010f4c0000000008 */ /*0c70*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x020e8c000000000a */ /*0c80*/ DADD R14, R4, R12 ; /* 0x00000000040e7229 */ /* 0x00404c000000000c */ /*0c90*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0ca0*/ SHFL.DOWN PT, R4, R14, 0x1, 0x1f ; /* 0x08201f000e047f89 */ /* 0x007fe800000e0000 */ /*0cb0*/ SHFL.DOWN PT, R5, R15, 0x1, 0x1f ; /* 0x08201f000f057f89 */ /* 0x000e2800000e0000 */ /*0cc0*/ S2R R12, SR_LANEID ; /* 0x00000000000c7919 */ /* 0x000e620000000000 */ /*0cd0*/ DADD R4, R4, R14 ; /* 0x0000000004047229 */ /* 0x001e22000000000e */ /*0ce0*/ ISETP.GT.AND P0, PT, R12, 0x1e, PT ; /* 0x0000001e0c00780c */ /* 0x002fc40003f04270 */ /*0cf0*/ ISETP.NE.AND P1, PT, R12, RZ, PT ; /* 0x000000ff0c00720c */ /* 0x000fce0003f25270 */ /*0d00*/ FSEL R6, R14, R4, P0 ; /* 0x000000040e067208 */ /* 0x001fe40000000000 */ /*0d10*/ FSEL R7, R15, R5, P0 ; /* 0x000000050f077208 */ /* 0x000fe40000000000 */ /*0d20*/ ISETP.GT.AND P0, PT, R12, 0x1d, PT ; /* 0x0000001d0c00780c */ /* 0x000fe20003f04270 */ /*0d30*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe800000e0000 */ /*0d40*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2400000e0000 */ /*0d50*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e140000000006 */ /*0d60*/ FSEL R8, R6, R4, P0 ; /* 0x0000000406087208 */ /* 0x001fe40000000000 */ /*0d70*/ FSEL R9, R7, R5, P0 ; /* 0x0000000507097208 */ /* 0x000fe40000000000 */ /*0d80*/ ISETP.GT.AND P0, PT, R12, 0x1b, PT ; /* 0x0000001b0c00780c */ /* 0x000fe20003f04270 */ /*0d90*/ SHFL.DOWN PT, R4, R8, 0x4, 0x1f ; /* 0x08801f0008047f89 */ /* 0x000fe800000e0000 */ /*0da0*/ SHFL.DOWN PT, R5, R9, 0x4, 0x1f ; /* 0x08801f0009057f89 */ /* 0x000e2400000e0000 */ /*0db0*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x001e140000000008 */ /*0dc0*/ FSEL R10, R8, R4, P0 ; /* 0x00000004080a7208 */ /* 0x001fe40000000000 */ /*0dd0*/ FSEL R11, R9, R5, P0 ; /* 0x00000005090b7208 */ /* 0x000fe20000000000 */ /*0de0*/ @!P1 S2R R8, SR_TID.X ; /* 0x0000000000089919 */ /* 0x000e220000002100 */ /*0df0*/ ISETP.GT.AND P0, PT, R12, 0x17, PT ; /* 0x000000170c00780c */ /* 0x000fc60003f04270 */ /*0e00*/ SHFL.DOWN PT, R4, R10, 0x8, 0x1f ; /* 0x09001f000a047f89 */ /* 0x000fe800000e0000 */ /*0e10*/ SHFL.DOWN PT, R5, R11, 0x8, 0x1f ; /* 0x09001f000b057f89 */ /* 0x000e6200000e0000 */ /*0e20*/ @!P1 SHF.R.S32.HI R3, RZ, 0x1f, R8 ; /* 0x0000001fff039819 */ /* 0x001fc80000011408 */ /*0e30*/ @!P1 LEA.HI R3, R3, R8, RZ, 0x5 ; /* 0x0000000803039211 */ /* 0x000fe200078f28ff */ /*0e40*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x002e06000000000a */ /*0e50*/ @!P1 SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff039819 */ /* 0x000fca0000011403 */ /*0e60*/ @!P1 IMAD.SHL.U32 R3, R3, 0x8, RZ ; /* 0x0000000803039824 */ /* 0x000fe400078e00ff */ /*0e70*/ FSEL R6, R10, R4, P0 ; /* 0x000000040a067208 */ /* 0x001fe40000000000 */ /*0e80*/ FSEL R7, R11, R5, P0 ; /* 0x000000050b077208 */ /* 0x000fe40000000000 */ /*0e90*/ ISETP.GT.AND P0, PT, R12, 0xf, PT ; /* 0x0000000f0c00780c */ /* 0x000fe20003f04270 */ /*0ea0*/ SHFL.DOWN PT, R4, R6, 0x10, 0x1f ; /* 0x0a001f0006047f89 */ /* 0x000fe800000e0000 */ /*0eb0*/ SHFL.DOWN PT, R5, R7, 0x10, 0x1f ; /* 0x0a001f0007057f89 */ /* 0x000e2400000e0000 */ /*0ec0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e140000000006 */ /*0ed0*/ FSEL R12, R6, R4, P0 ; /* 0x00000004060c7208 */ /* 0x001fe40000000000 */ /*0ee0*/ FSEL R13, R7, R5, P0 ; /* 0x00000005070d7208 */ /* 0x000fe40000000000 */ /*0ef0*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fc60003f05270 */ /*0f00*/ @!P1 STS.64 [R3+0x8], R12 ; /* 0x0000080c03009388 */ /* 0x0001e80000000a00 */ /*0f10*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0f20*/ @P0 BRA 0x2020 ; /* 0x000010f000000947 */ /* 0x000fea0003800000 */ /*0f30*/ LDS.128 R16, [0x10] ; /* 0x00001000ff107984 */ /* 0x000e680000000c00 */ /*0f40*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea80000000c00 */ /*0f50*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000ee80000000c00 */ /*0f60*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x001e220000000a00 */ /*0f70*/ DADD R16, R12, R16 ; /* 0x000000000c107229 */ /* 0x002e4c0000000010 */ /*0f80*/ DADD R16, R16, R18 ; /* 0x0000000010107229 */ /* 0x002e8c0000000012 */ /*0f90*/ DADD R8, R16, R8 ; /* 0x0000000010087229 */ /* 0x004e4c0000000008 */ /*0fa0*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x002ecc000000000a */ /*0fb0*/ DADD R4, R8, R4 ; /* 0x0000000008047229 */ /* 0x008e4c0000000004 */ /*0fc0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x002e0c0000000006 */ /*0fd0*/ DADD R12, R4, R2 ; /* 0x00000000040c7229 */ /* 0x0010640000000002 */ /*0fe0*/ IMAD.MOV.U32 R2, RZ, RZ, RZ ; /* 0x000000ffff027224 */ /* 0x001fe200078e00ff */ /*0ff0*/ BRA 0x2020 ; /* 0x0000102000007947 */ /* 0x000fea0003800000 */ /*1000*/ S2R R34, SR_TID.X ; /* 0x0000000000227919 */ /* 0x000e220000002100 */ /*1010*/ IADD3 R3, -R5, c[0x0][0x198], RZ ; /* 0x0000660005037a10 */ /* 0x000fe20007ffe1ff */ /*1020*/ BSSY B1, 0x10e0 ; /* 0x000000b000017945 */ /* 0x000fe20003800000 */ /*1030*/ CS2R R14, SRZ ; /* 0x00000000000e7805 */ /* 0x000fe4000001ff00 */ /*1040*/ ISETP.GE.AND P0, PT, R34, R3, PT ; /* 0x000000032200720c */ /* 0x001fe20003f06270 */ /*1050*/ IMAD.MOV.U32 R2, RZ, RZ, R34 ; /* 0x000000ffff027224 */ /* 0x000fd800078e0022 */ /*1060*/ @P0 BRA 0x10d0 ; /* 0x0000006000000947 */ /* 0x000fea0003800000 */ /*1070*/ IADD3 R4, P0, R5, R2, RZ ; /* 0x0000000205047210 */ /* 0x000fc80007f1e0ff */ /*1080*/ LEA.HI.X.SX32 R9, R2, R7, 0x1, P0 ; /* 0x0000000702097211 */ /* 0x000fe400000f0eff */ /*1090*/ LEA R14, P0, R4, c[0x0][0x160], 0x3 ; /* 0x00005800040e7a11 */ /* 0x000fc800078018ff */ /*10a0*/ LEA.HI.X R15, R4, c[0x0][0x164], R9, 0x3, P0 ; /* 0x00005900040f7a11 */ /* 0x000fcc00000f1c09 */ /*10b0*/ LDG.E.64 R14, [R14.64] ; /* 0x000000060e0e7981 */ /* 0x000f62000c1e1b00 */ /*10c0*/ IADD3 R34, R2, 0x100, RZ ; /* 0x0000010002227810 */ /* 0x000fc60007ffe0ff */ /*10d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*10e0*/ ISETP.GE.AND P0, PT, R34, R3, PT ; /* 0x000000032200720c */ /* 0x000fe20003f06270 */ /*10f0*/ BSSY B1, 0x17e0 ; /* 0x000006e000017945 */ /* 0x000fd80003800000 */ /*1100*/ @P0 BRA 0x17d0 ; /* 0x000006c000000947 */ /* 0x000fea0003800000 */ /*1110*/ LOP3.LUT R4, RZ, R34, RZ, 0x33, !PT ; /* 0x00000022ff047212 */ /* 0x000fe200078e33ff */ /*1120*/ BSSY B2, 0x1270 ; /* 0x0000014000027945 */ /* 0x000fe60003800000 */ /*1130*/ IADD3 R6, -R5, c[0x0][0x198], R4 ; /* 0x0000660005067a10 */ /* 0x000fc80007ffe104 */ /*1140*/ LEA.HI R4, R6.reuse, 0x1, RZ, 0x18 ; /* 0x0000000106047811 */ /* 0x040fe400078fc0ff */ /*1150*/ ISETP.GE.U32.AND P0, PT, R6, 0x300, PT ; /* 0x000003000600780c */ /* 0x000fe40003f06070 */ /*1160*/ LOP3.LUT P1, R4, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304047812 */ /* 0x000fda000782c0ff */ /*1170*/ @!P1 BRA 0x1260 ; /* 0x000000e000009947 */ /* 0x000fea0003800000 */ /*1180*/ IADD3 R11, P1, R5, R34, RZ ; /* 0x00000022050b7210 */ /* 0x000fc80007f3e0ff */ /*1190*/ LEA R6, P2, R11, c[0x0][0x160], 0x3 ; /* 0x000058000b067a11 */ /* 0x000fe400078418ff */ /*11a0*/ LEA.HI.X.SX32 R8, R34, R7, 0x1, P1 ; /* 0x0000000722087211 */ /* 0x000fc800008f0eff */ /*11b0*/ LEA.HI.X R11, R11, c[0x0][0x164], R8, 0x3, P2 ; /* 0x000059000b0b7a11 */ /* 0x000fc600010f1c08 */ /*11c0*/ IMAD.MOV.U32 R8, RZ, RZ, R6 ; /* 0x000000ffff087224 */ /* 0x001fe400078e0006 */ /*11d0*/ IMAD.MOV.U32 R9, RZ, RZ, R11 ; /* 0x000000ffff097224 */ /* 0x000fcc00078e000b */ /*11e0*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000ea2000c1e1b00 */ /*11f0*/ IADD3 R4, R4, -0x1, RZ ; /* 0xffffffff04047810 */ /* 0x000fe40007ffe0ff */ /*1200*/ IADD3 R6, P2, R6, 0x800, RZ ; /* 0x0000080006067810 */ /* 0x000fe40007f5e0ff */ /*1210*/ ISETP.NE.AND P1, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f25270 */ /*1220*/ IADD3 R34, R34, 0x100, RZ ; /* 0x0000010022227810 */ /* 0x000fe20007ffe0ff */ /*1230*/ IMAD.X R11, RZ, RZ, R11, P2 ; /* 0x000000ffff0b7224 */ /* 0x000fe200010e060b */ /*1240*/ DADD R14, R8, R14 ; /* 0x00000000080e7229 */ /* 0x026052000000000e */ /*1250*/ @P1 BRA 0x11c0 ; /* 0xffffff6000001947 */ /* 0x000fea000383ffff */ /*1260*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1270*/ @!P0 BRA 0x17d0 ; /* 0x0000055000008947 */ /* 0x000fea0003800000 */ /*1280*/ IMAD.IADD R6, R3, 0x1, -R34 ; /* 0x0000000103067824 */ /* 0x000fe200078e0a22 */ /*1290*/ IADD3 R5, P0, R5, R34, RZ ; /* 0x0000002205057210 */ /* 0x000fe20007f1e0ff */ /*12a0*/ BSSY B2, 0x1590 ; /* 0x000002e000027945 */ /* 0x000fe60003800000 */ /*12b0*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe40003f24270 */ /*12c0*/ LEA.HI.X.SX32 R4, R34, R7, 0x1, P0 ; /* 0x0000000722047211 */ /* 0x000fe400000f0eff */ /*12d0*/ LEA R8, P0, R5, c[0x0][0x160], 0x3 ; /* 0x0000580005087a11 */ /* 0x001fc800078018ff */ /*12e0*/ LEA.HI.X R9, R5, c[0x0][0x164], R4, 0x3, P0 ; /* 0x0000590005097a11 */ /* 0x000fe400000f1c04 */ /*12f0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc60003f0f070 */ /*1300*/ @!P1 BRA 0x1580 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*1310*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1320*/ IADD3 R4, R3, -0xc00, RZ ; /* 0xfffff40003047810 */ /* 0x000fc60007ffe0ff */ /*1330*/ LDG.E.64 R12, [R8.64] ; /* 0x00000006080c7981 */ /* 0x000ea8000c1e1b00 */ /*1340*/ LDG.E.64 R6, [R8.64+0x800] ; /* 0x0008000608067981 */ /* 0x001ee8000c1e1b00 */ /*1350*/ LDG.E.64 R32, [R8.64+0x1000] ; /* 0x0010000608207981 */ /* 0x000f28000c1e1b00 */ /*1360*/ LDG.E.64 R30, [R8.64+0x1800] ; /* 0x00180006081e7981 */ /* 0x000f28000c1e1b00 */ /*1370*/ LDG.E.64 R10, [R8.64+0x2000] ; /* 0x00200006080a7981 */ /* 0x000f28000c1e1b00 */ /*1380*/ LDG.E.64 R28, [R8.64+0x2800] ; /* 0x00280006081c7981 */ /* 0x000f28000c1e1b00 */ /*1390*/ LDG.E.64 R26, [R8.64+0x3000] ; /* 0x00300006081a7981 */ /* 0x000128000c1e1b00 */ /*13a0*/ LDG.E.64 R24, [R8.64+0x3800] ; /* 0x0038000608187981 */ /* 0x000128000c1e1b00 */ /*13b0*/ LDG.E.64 R22, [R8.64+0x4000] ; /* 0x0040000608167981 */ /* 0x000128000c1e1b00 */ /*13c0*/ LDG.E.64 R20, [R8.64+0x4800] ; /* 0x0048000608147981 */ /* 0x000128000c1e1b00 */ /*13d0*/ LDG.E.64 R18, [R8.64+0x5000] ; /* 0x0050000608127981 */ /* 0x000128000c1e1b00 */ /*13e0*/ LDG.E.64 R16, [R8.64+0x5800] ; /* 0x0058000608107981 */ /* 0x000122000c1e1b00 */ /*13f0*/ DADD R12, R12, R14 ; /* 0x000000000c0c7229 */ /* 0x0262c6000000000e */ /*1400*/ LDG.E.64 R14, [R8.64+0x6000] ; /* 0x00600006080e7981 */ /* 0x0020a6000c1e1b00 */ /*1410*/ DADD R6, R12, R6 ; /* 0x000000000c067229 */ /* 0x0083080000000006 */ /*1420*/ LDG.E.64 R12, [R8.64+0x6800] ; /* 0x00680006080c7981 */ /* 0x0020e4000c1e1b00 */ /*1430*/ DADD R32, R6, R32 ; /* 0x0000000006207229 */ /* 0x0103080000000020 */ /*1440*/ LDG.E.64 R6, [R8.64+0x7000] ; /* 0x0070000608067981 */ /* 0x0020e4000c1e1b00 */ /*1450*/ DADD R30, R32, R30 ; /* 0x00000000201e7229 */ /* 0x010308000000001e */ /*1460*/ LDG.E.64 R32, [R8.64+0x7800] ; /* 0x0078000608207981 */ /* 0x0020e2000c1e1b00 */ /*1470*/ IADD3 R34, R34, 0x1000, RZ ; /* 0x0000100022227810 */ /* 0x000fe20007ffe0ff */ /*1480*/ DADD R10, R30, R10 ; /* 0x000000001e0a7229 */ /* 0x010e46000000000a */ /*1490*/ ISETP.GE.AND P1, PT, R34, R4, PT ; /* 0x000000042200720c */ /* 0x000fc60003f26270 */ /*14a0*/ DADD R10, R10, R28 ; /* 0x000000000a0a7229 */ /* 0x002e62000000001c */ /*14b0*/ IADD3 R8, P2, R8, 0x8000, RZ ; /* 0x0000800008087810 */ /* 0x001fca0007f5e0ff */ /*14c0*/ DADD R10, R10, R26 ; /* 0x000000000a0a7229 */ /* 0x002e22000000001a */ /*14d0*/ IMAD.X R9, RZ, RZ, R9, P2 ; /* 0x000000ffff097224 */ /* 0x000fca00010e0609 */ /*14e0*/ DADD R10, R10, R24 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000018 */ /*14f0*/ DADD R10, R10, R22 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000016 */ /*1500*/ DADD R10, R10, R20 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000014 */ /*1510*/ DADD R10, R10, R18 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000012 */ /*1520*/ DADD R10, R10, R16 ; /* 0x000000000a0a7229 */ /* 0x001e8c0000000010 */ /*1530*/ DADD R10, R10, R14 ; /* 0x000000000a0a7229 */ /* 0x004ecc000000000e */ /*1540*/ DADD R10, R10, R12 ; /* 0x000000000a0a7229 */ /* 0x008e0c000000000c */ /*1550*/ DADD R6, R10, R6 ; /* 0x000000000a067229 */ /* 0x001e0c0000000006 */ /*1560*/ DADD R14, R6, R32 ; /* 0x00000000060e7229 */ /* 0x0010620000000020 */ /*1570*/ @!P1 BRA 0x1330 ; /* 0xfffffdb000009947 */ /* 0x000fea000383ffff */ /*1580*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1590*/ IMAD.IADD R4, R3, 0x1, -R34 ; /* 0x0000000103047824 */ /* 0x000fe200078e0a22 */ /*15a0*/ BSSY B2, 0x1730 ; /* 0x0000018000027945 */ /* 0x000fe80003800000 */ /*15b0*/ ISETP.GT.AND P1, PT, R4, 0x400, PT ; /* 0x000004000400780c */ /* 0x000fda0003f24270 */ /*15c0*/ @!P1 BRA 0x1720 ; /* 0x0000015000009947 */ /* 0x000fea0003800000 */ /*15d0*/ LDG.E.64 R12, [R8.64] ; /* 0x00000006080c7981 */ /* 0x000ea8000c1e1b00 */ /*15e0*/ LDG.E.64 R16, [R8.64+0x800] ; /* 0x0008000608107981 */ /* 0x000ee8000c1e1b00 */ /*15f0*/ LDG.E.64 R18, [R8.64+0x1000] ; /* 0x0010000608127981 */ /* 0x000f28000c1e1b00 */ /*1600*/ LDG.E.64 R20, [R8.64+0x1800] ; /* 0x0018000608147981 */ /* 0x000f28000c1e1b00 */ /*1610*/ LDG.E.64 R22, [R8.64+0x2000] ; /* 0x0020000608167981 */ /* 0x000f28000c1e1b00 */ /*1620*/ LDG.E.64 R10, [R8.64+0x2800] ; /* 0x00280006080a7981 */ /* 0x000f28000c1e1b00 */ /*1630*/ LDG.E.64 R6, [R8.64+0x3000] ; /* 0x0030000608067981 */ /* 0x001f28000c1e1b00 */ /*1640*/ LDG.E.64 R4, [R8.64+0x3800] ; /* 0x0038000608047981 */ /* 0x000f22000c1e1b00 */ /*1650*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40003f0e170 */ /*1660*/ IADD3 R34, R34, 0x800, RZ ; /* 0x0000080022227810 */ /* 0x000fe20007ffe0ff */ /*1670*/ DADD R12, R14, R12 ; /* 0x000000000e0c7229 */ /* 0x026ecc000000000c */ /*1680*/ DADD R12, R12, R16 ; /* 0x000000000c0c7229 */ /* 0x008f0c0000000010 */ /*1690*/ DADD R12, R12, R18 ; /* 0x000000000c0c7229 */ /* 0x010e0c0000000012 */ /*16a0*/ DADD R12, R12, R20 ; /* 0x000000000c0c7229 */ /* 0x001e0c0000000014 */ /*16b0*/ DADD R12, R12, R22 ; /* 0x000000000c0c7229 */ /* 0x001e0c0000000016 */ /*16c0*/ DADD R10, R12, R10 ; /* 0x000000000c0a7229 */ /* 0x001e0c000000000a */ /*16d0*/ DADD R6, R10, R6 ; /* 0x000000000a067229 */ /* 0x0010640000000006 */ /*16e0*/ IADD3 R10, P1, R8, 0x4000, RZ ; /* 0x00004000080a7810 */ /* 0x001fc80007f3e0ff */ /*16f0*/ DADD R14, R6, R4 ; /* 0x00000000060e7229 */ /* 0x0020620000000004 */ /*1700*/ IMAD.X R9, RZ, RZ, R9, P1 ; /* 0x000000ffff097224 */ /* 0x000fe400008e0609 */ /*1710*/ IMAD.MOV.U32 R8, RZ, RZ, R10 ; /* 0x000000ffff087224 */ /* 0x000fc600078e000a */ /*1720*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x003fea0003800000 */ /*1730*/ ISETP.LT.OR P0, PT, R34, R3, P0 ; /* 0x000000032200720c */ /* 0x000fda0000701670 */ /*1740*/ @!P0 BRA 0x17d0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1750*/ LDG.E.64 R4, [R8.64] ; /* 0x0000000608047981 */ /* 0x000ea8000c1e1b00 */ /*1760*/ LDG.E.64 R6, [R8.64+0x800] ; /* 0x0008000608067981 */ /* 0x000ee8000c1e1b00 */ /*1770*/ LDG.E.64 R10, [R8.64+0x1000] ; /* 0x00100006080a7981 */ /* 0x000f28000c1e1b00 */ /*1780*/ LDG.E.64 R12, [R8.64+0x1800] ; /* 0x00180006080c7981 */ /* 0x000f22000c1e1b00 */ /*1790*/ DADD R4, R14, R4 ; /* 0x000000000e047229 */ /* 0x024ecc0000000004 */ /*17a0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x008f0c0000000006 */ /*17b0*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x010e0c000000000a */ /*17c0*/ DADD R14, R4, R12 ; /* 0x00000000040e7229 */ /* 0x00104c000000000c */ /*17d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*17e0*/ S2R R5, SR_LANEID ; /* 0x0000000000057919 */ /* 0x001e220000000000 */ /*17f0*/ ISETP.GT.AND P0, PT, R3, 0xff, PT ; /* 0x000000ff0300780c */ /* 0x000fe40003f04270 */ /*1800*/ SHF.R.S32.HI R7, RZ, 0x1f, R2 ; /* 0x0000001fff077819 */ /* 0x000fc80000011402 */ /*1810*/ LEA.HI R7, R7, R2, RZ, 0x5 ; /* 0x0000000207077211 */ /* 0x000fc800078f28ff */ /*1820*/ SHF.R.S32.HI R7, RZ, 0x5, R7 ; /* 0x00000005ff077819 */ /* 0x000fca0000011407 */ /*1830*/ IMAD.SHL.U32 R4, R7, 0x8, RZ ; /* 0x0000000807047824 */ /* 0x000fe200078e00ff */ /*1840*/ @P0 BRA 0x1d30 ; /* 0x000004e000000947 */ /* 0x000fea0003800000 */ /*1850*/ IMAD.SHL.U32 R6, R7, 0x20, RZ ; /* 0x0000002007067824 */ /* 0x000fe200078e00ff */ /*1860*/ ISETP.NE.AND P1, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x001fc80003f25270 */ /*1870*/ IADD3 R8, R6, 0x20, RZ ; /* 0x0000002006087810 */ /* 0x000fe40007ffe0ff */ /*1880*/ LOP3.LUT R6, RZ, R6, RZ, 0x33, !PT ; /* 0x00000006ff067212 */ /* 0x000fe400078e33ff */ /*1890*/ ISETP.GT.AND P0, PT, R8, R3, PT ; /* 0x000000030800720c */ /* 0x000fc60003f04270 */ /*18a0*/ IMAD.IADD R6, R3, 0x1, R6 ; /* 0x0000000103067824 */ /* 0x000fca00078e0206 */ /*18b0*/ SEL R7, R6, 0x1f, P0 ; /* 0x0000001f06077807 */ /* 0x000fe40000000000 */ /*18c0*/ IADD3 R6, R5.reuse, 0x2, RZ ; /* 0x0000000205067810 */ /* 0x040fe40007ffe0ff */ /*18d0*/ ISETP.GE.AND P0, PT, R5, R7, PT ; /* 0x000000070500720c */ /* 0x000fe20003f06270 */ /*18e0*/ SHFL.DOWN PT, R8, R14, 0x1, R7 ; /* 0x082000000e087989 */ /* 0x022fe800000e0007 */ /*18f0*/ SHFL.DOWN PT, R9, R15, 0x1, R7 ; /* 0x082000000f097989 */ /* 0x000e2400000e0007 */ /*1900*/ DADD R8, R8, R14 ; /* 0x0000000008087229 */ /* 0x001e14000000000e */ /*1910*/ FSEL R10, R8, R14, !P0 ; /* 0x0000000e080a7208 */ /* 0x001fe40004000000 */ /*1920*/ FSEL R11, R9, R15, !P0 ; /* 0x0000000f090b7208 */ /* 0x000fe40004000000 */ /*1930*/ ISETP.GT.AND P0, PT, R6, R7, PT ; /* 0x000000070600720c */ /* 0x000fe20003f04270 */ /*1940*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe200000e0007 */ /*1950*/ IADD3 R6, R5, 0x4, RZ ; /* 0x0000000405067810 */ /* 0x000fc60007ffe0ff */ /*1960*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*1970*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x001e14000000000a */ /*1980*/ FSEL R12, R10, R8, P0 ; /* 0x000000080a0c7208 */ /* 0x001fe40000000000 */ /*1990*/ FSEL R13, R11, R9, P0 ; /* 0x000000090b0d7208 */ /* 0x000fe40000000000 */ /*19a0*/ ISETP.GT.AND P0, PT, R6, R7, PT ; /* 0x000000070600720c */ /* 0x000fe20003f04270 */ /*19b0*/ SHFL.DOWN PT, R8, R12, 0x4, R7 ; /* 0x088000000c087989 */ /* 0x000fe200000e0007 */ /*19c0*/ IADD3 R6, R5, 0x8, RZ ; /* 0x0000000805067810 */ /* 0x000fc60007ffe0ff */ /*19d0*/ SHFL.DOWN PT, R9, R13, 0x4, R7 ; /* 0x088000000d097989 */ /* 0x000e2400000e0007 */ /*19e0*/ DADD R8, R8, R12 ; /* 0x0000000008087229 */ /* 0x001e14000000000c */ /*19f0*/ FSEL R10, R12, R8, P0 ; /* 0x000000080c0a7208 */ /* 0x001fe40000000000 */ /*1a00*/ FSEL R11, R13, R9, P0 ; /* 0x000000090d0b7208 */ /* 0x000fe40000000000 */ /*1a10*/ ISETP.GT.AND P0, PT, R6, R7, PT ; /* 0x000000070600720c */ /* 0x000fe20003f04270 */ /*1a20*/ SHFL.DOWN PT, R8, R10, 0x8, R7 ; /* 0x090000000a087989 */ /* 0x000fe200000e0007 */ /*1a30*/ IADD3 R6, R5, 0x10, RZ ; /* 0x0000001005067810 */ /* 0x000fc60007ffe0ff */ /*1a40*/ SHFL.DOWN PT, R9, R11, 0x8, R7 ; /* 0x090000000b097989 */ /* 0x000e2400000e0007 */ /*1a50*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x001e14000000000a */ /*1a60*/ FSEL R14, R10, R8, P0 ; /* 0x000000080a0e7208 */ /* 0x001fe40000000000 */ /*1a70*/ FSEL R15, R11, R9, P0 ; /* 0x000000090b0f7208 */ /* 0x000fe40000000000 */ /*1a80*/ ISETP.GT.AND P0, PT, R6, R7, PT ; /* 0x000000070600720c */ /* 0x000fe20003f04270 */ /*1a90*/ SHFL.DOWN PT, R8, R14, 0x10, R7 ; /* 0x0a0000000e087989 */ /* 0x000fe800000e0007 */ /*1aa0*/ SHFL.DOWN PT, R9, R15, 0x10, R7 ; /* 0x0a0000000f097989 */ /* 0x000e2400000e0007 */ /*1ab0*/ DADD R8, R8, R14 ; /* 0x0000000008087229 */ /* 0x001e14000000000e */ /*1ac0*/ FSEL R12, R14, R8, P0 ; /* 0x000000080e0c7208 */ /* 0x001fe40000000000 */ /*1ad0*/ FSEL R13, R15, R9, P0 ; /* 0x000000090f0d7208 */ /* 0x000fe40000000000 */ /*1ae0*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fc60003f05270 */ /*1af0*/ @!P1 STS.64 [R4+0x8], R12 ; /* 0x0000080c04009388 */ /* 0x0001e80000000a00 */ /*1b00*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1b10*/ @P0 BRA 0x2020 ; /* 0x0000050000000947 */ /* 0x000fea0003800000 */ /*1b20*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*1b30*/ ISETP.GT.AND P0, PT, R3.reuse, 0x20, PT ; /* 0x000000200300780c */ /* 0x040fe20003f04270 */ /*1b40*/ IMAD.MOV.U32 R2, RZ, RZ, RZ ; /* 0x000000ffff027224 */ /* 0x000fe200078e00ff */ /*1b50*/ ISETP.GE.AND P1, PT, R3, 0xe1, PT ; /* 0x000000e10300780c */ /* 0x000fe20003f26270 */ /*1b60*/ LDS.128 R4, [0x20] ; /* 0x00002000ff047984 */ /* 0x001e220000000c00 */ /*1b70*/ DADD R8, R12, R8 ; /* 0x000000000c087229 */ /* 0x002e540000000008 */ /*1b80*/ FSEL R8, R8, R12, P0 ; /* 0x0000000c08087208 */ /* 0x002fe40000000000 */ /*1b90*/ FSEL R9, R9, R13, P0 ; /* 0x0000000d09097208 */ /* 0x000fe40000000000 */ /*1ba0*/ ISETP.GT.AND P0, PT, R3, 0x40, PT ; /* 0x000000400300780c */ /* 0x000fc80003f04270 */ /*1bb0*/ DADD R10, R8, R10 ; /* 0x00000000080a7229 */ /* 0x000e54000000000a */ /*1bc0*/ FSEL R12, R10, R8, P0 ; /* 0x000000080a0c7208 */ /* 0x002fe40000000000 */ /*1bd0*/ FSEL R13, R11, R9, P0 ; /* 0x000000090b0d7208 */ /* 0x000fe40000000000 */ /*1be0*/ LDS.128 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x000e620000000c00 */ /*1bf0*/ ISETP.GT.AND P0, PT, R3, 0x60, PT ; /* 0x000000600300780c */ /* 0x000fc60003f04270 */ /*1c00*/ DADD R4, R4, R12 ; /* 0x0000000004047229 */ /* 0x001e14000000000c */ /*1c10*/ FSEL R4, R4, R12, P0 ; /* 0x0000000c04047208 */ /* 0x001fe40000000000 */ /*1c20*/ FSEL R5, R5, R13, P0 ; /* 0x0000000d05057208 */ /* 0x000fe40000000000 */ /*1c30*/ ISETP.GT.AND P0, PT, R3, 0x80, PT ; /* 0x000000800300780c */ /* 0x000fc80003f04270 */ /*1c40*/ DADD R6, R4, R6 ; /* 0x0000000004067229 */ /* 0x000e140000000006 */ /*1c50*/ FSEL R4, R6, R4, P0 ; /* 0x0000000406047208 */ /* 0x001fe40000000000 */ /*1c60*/ FSEL R5, R7, R5, P0 ; /* 0x0000000507057208 */ /* 0x000fe40000000000 */ /*1c70*/ ISETP.GT.AND P0, PT, R3, 0xa0, PT ; /* 0x000000a00300780c */ /* 0x000fc80003f04270 */ /*1c80*/ DADD R8, R8, R4 ; /* 0x0000000008087229 */ /* 0x002e140000000004 */ /*1c90*/ FSEL R4, R8, R4, P0 ; /* 0x0000000408047208 */ /* 0x001fe40000000000 */ /*1ca0*/ FSEL R5, R9, R5, P0 ; /* 0x0000000509057208 */ /* 0x000fe40000000000 */ /*1cb0*/ ISETP.GT.AND P0, PT, R3, 0xc0, PT ; /* 0x000000c00300780c */ /* 0x000fc80003f04270 */ /*1cc0*/ DADD R10, R4, R10 ; /* 0x00000000040a7229 */ /* 0x000e14000000000a */ /*1cd0*/ FSEL R12, R10, R4, P0 ; /* 0x000000040a0c7208 */ /* 0x001fe40000000000 */ /*1ce0*/ FSEL R13, R11, R5, P0 ; /* 0x000000050b0d7208 */ /* 0x000fe20000000000 */ /*1cf0*/ @!P1 BRA 0x2020 ; /* 0x0000032000009947 */ /* 0x000fea0003800000 */ /*1d00*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*1d10*/ DADD R12, R12, R4 ; /* 0x000000000c0c7229 */ /* 0x0010620000000004 */ /*1d20*/ BRA 0x2020 ; /* 0x000002f000007947 */ /* 0x000fea0003800000 */ /*1d30*/ SHFL.DOWN PT, R6, R14, 0x1, 0x1f ; /* 0x08201f000e067f89 */ /* 0x022fe200000e0000 */ /*1d40*/ ISETP.GT.AND P0, PT, R5.reuse, 0x1e, PT ; /* 0x0000001e0500780c */ /* 0x041fe40003f04270 */ /*1d50*/ ISETP.NE.AND P1, PT, R5, RZ, PT ; /* 0x000000ff0500720c */ /* 0x000fe20003f25270 */ /*1d60*/ SHFL.DOWN PT, R7, R15, 0x1, 0x1f ; /* 0x08201f000f077f89 */ /* 0x000e2400000e0000 */ /*1d70*/ DADD R6, R6, R14 ; /* 0x0000000006067229 */ /* 0x001e14000000000e */ /*1d80*/ FSEL R8, R14, R6, P0 ; /* 0x000000060e087208 */ /* 0x001fe40000000000 */ /*1d90*/ FSEL R9, R15, R7, P0 ; /* 0x000000070f097208 */ /* 0x000fe40000000000 */ /*1da0*/ ISETP.GT.AND P0, PT, R5, 0x1d, PT ; /* 0x0000001d0500780c */ /* 0x000fe20003f04270 */ /*1db0*/ SHFL.DOWN PT, R6, R8, 0x2, 0x1f ; /* 0x08401f0008067f89 */ /* 0x000fe800000e0000 */ /*1dc0*/ SHFL.DOWN PT, R7, R9, 0x2, 0x1f ; /* 0x08401f0009077f89 */ /* 0x000e2400000e0000 */ /*1dd0*/ DADD R6, R6, R8 ; /* 0x0000000006067229 */ /* 0x001e140000000008 */ /*1de0*/ FSEL R10, R8, R6, P0 ; /* 0x00000006080a7208 */ /* 0x001fe40000000000 */ /*1df0*/ FSEL R11, R9, R7, P0 ; /* 0x00000007090b7208 */ /* 0x000fe40000000000 */ /*1e00*/ ISETP.GT.AND P0, PT, R5, 0x1b, PT ; /* 0x0000001b0500780c */ /* 0x000fe20003f04270 */ /*1e10*/ SHFL.DOWN PT, R6, R10, 0x4, 0x1f ; /* 0x08801f000a067f89 */ /* 0x000fe800000e0000 */ /*1e20*/ SHFL.DOWN PT, R7, R11, 0x4, 0x1f ; /* 0x08801f000b077f89 */ /* 0x000e2400000e0000 */ /*1e30*/ DADD R6, R6, R10 ; /* 0x0000000006067229 */ /* 0x001e14000000000a */ /*1e40*/ FSEL R12, R10, R6, P0 ; /* 0x000000060a0c7208 */ /* 0x001fe40000000000 */ /*1e50*/ FSEL R13, R11, R7, P0 ; /* 0x000000070b0d7208 */ /* 0x000fe40000000000 */ /*1e60*/ ISETP.GT.AND P0, PT, R5, 0x17, PT ; /* 0x000000170500780c */ /* 0x000fe20003f04270 */ /*1e70*/ SHFL.DOWN PT, R6, R12, 0x8, 0x1f ; /* 0x09001f000c067f89 */ /* 0x000fe800000e0000 */ /*1e80*/ SHFL.DOWN PT, R7, R13, 0x8, 0x1f ; /* 0x09001f000d077f89 */ /* 0x000e2400000e0000 */ /*1e90*/ DADD R6, R6, R12 ; /* 0x0000000006067229 */ /* 0x001e14000000000c */ /*1ea0*/ FSEL R8, R12, R6, P0 ; /* 0x000000060c087208 */ /* 0x001fe40000000000 */ /*1eb0*/ FSEL R9, R13, R7, P0 ; /* 0x000000070d097208 */ /* 0x000fe40000000000 */ /*1ec0*/ ISETP.GT.AND P0, PT, R5, 0xf, PT ; /* 0x0000000f0500780c */ /* 0x000fe20003f04270 */ /*1ed0*/ SHFL.DOWN PT, R6, R8, 0x10, 0x1f ; /* 0x0a001f0008067f89 */ /* 0x000fe800000e0000 */ /*1ee0*/ SHFL.DOWN PT, R7, R9, 0x10, 0x1f ; /* 0x0a001f0009077f89 */ /* 0x000e2400000e0000 */ /*1ef0*/ DADD R6, R6, R8 ; /* 0x0000000006067229 */ /* 0x001e140000000008 */ /*1f00*/ FSEL R12, R8, R6, P0 ; /* 0x00000006080c7208 */ /* 0x001fe40000000000 */ /*1f10*/ FSEL R13, R9, R7, P0 ; /* 0x00000007090d7208 */ /* 0x000fe40000000000 */ /*1f20*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fc60003f05270 */ /*1f30*/ @!P1 STS.64 [R4+0x8], R12 ; /* 0x0000080c04009388 */ /* 0x0001e80000000a00 */ /*1f40*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1f50*/ @P0 BRA 0x2020 ; /* 0x000000c000000947 */ /* 0x000fea0003800000 */ /*1f60*/ LDS.128 R16, [0x10] ; /* 0x00001000ff107984 */ /* 0x000e680000000c00 */ /*1f70*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea80000000c00 */ /*1f80*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x001e280000000c00 */ /*1f90*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000ee20000000a00 */ /*1fa0*/ DADD R16, R12, R16 ; /* 0x000000000c107229 */ /* 0x002e4c0000000010 */ /*1fb0*/ DADD R16, R16, R18 ; /* 0x0000000010107229 */ /* 0x002e8c0000000012 */ /*1fc0*/ DADD R8, R16, R8 ; /* 0x0000000010087229 */ /* 0x004e4c0000000008 */ /*1fd0*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x002e0c000000000a */ /*1fe0*/ DADD R4, R8, R4 ; /* 0x0000000008047229 */ /* 0x001e0c0000000004 */ /*1ff0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001ecc0000000006 */ /*2000*/ DADD R12, R4, R2 ; /* 0x00000000040c7229 */ /* 0x0080640000000002 */ /*2010*/ IMAD.MOV.U32 R2, RZ, RZ, RZ ; /* 0x000000ffff027224 */ /* 0x001fc800078e00ff */ /*2020*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x002fea0003800000 */ /*2030*/ ISETP.NE.AND P0, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fda0003f05270 */ /*2040*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*2050*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x001fc800078e00ff */ /*2060*/ IMAD.WIDE.U32 R2, R0, R3, c[0x0][0x168] ; /* 0x00005a0000027625 */ /* 0x000fca00078e0003 */ /*2070*/ STG.E.64 [R2.64], R12 ; /* 0x0000000c02007986 */ /* 0x000fe2000c101b06 */ /*2080*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*2090*/ BRA 0x2090; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*20a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*20b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*20c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*20d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*20e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*20f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2100*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2110*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2120*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2130*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdyN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPiyS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ ISETP.NE.U32.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fe20003f05070 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc60000000a00 */ /*0030*/ ISETP.NE.AND.EX P0, PT, RZ, c[0x0][0x174], PT, P0 ; /* 0x00005d00ff007a0c */ /* 0x000fda0003f05300 */ /*0040*/ @!P0 BRA 0x1f60 ; /* 0x00001f1000008947 */ /* 0x000fea0003800000 */ /*0050*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff047624 */ /* 0x000fe200078e00ff */ /*0060*/ BSSY B0, 0x1ed0 ; /* 0x00001e6000007945 */ /* 0x000fe20003800000 */ /*0070*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x174] ; /* 0x00005d00ff057624 */ /* 0x000fc600078e00ff */ /*0080*/ ISETP.GE.U32.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fc80003f06070 */ /*0090*/ ISETP.GE.U32.AND.EX P0, PT, R5, RZ, PT, P0 ; /* 0x000000ff0500720c */ /* 0x000fda0003f06100 */ /*00a0*/ @!P0 BRA 0xee0 ; /* 0x00000e3000008947 */ /* 0x000fea0003800000 */ /*00b0*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*00c0*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fc800078e00ff */ /*00d0*/ IMAD.WIDE R6, R0, R7, c[0x0][0x160] ; /* 0x0000580000067625 */ /* 0x001fca00078e0207 */ /*00e0*/ LDG.E.64 R2, [R6.64+0x800] ; /* 0x0008000406027981 */ /* 0x000ea8000c1e1b00 */ /*00f0*/ LDG.E.64 R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x000ea8000c1e1b00 */ /*0100*/ LDG.E.64 R10, [R6.64+0x1000] ; /* 0x00100004060a7981 */ /* 0x000ee8000c1e1b00 */ /*0110*/ LDG.E.64 R12, [R6.64+0x1800] ; /* 0x00180004060c7981 */ /* 0x000f28000c1e1b00 */ /*0120*/ LDG.E.64 R14, [R6.64+0x2000] ; /* 0x00200004060e7981 */ /* 0x000f68000c1e1b00 */ /*0130*/ LDG.E.64 R16, [R6.64+0x2800] ; /* 0x0028000406107981 */ /* 0x000f68000c1e1b00 */ /*0140*/ LDG.E.64 R18, [R6.64+0x3000] ; /* 0x0030000406127981 */ /* 0x000f68000c1e1b00 */ /*0150*/ LDG.E.64 R20, [R6.64+0x3800] ; /* 0x0038000406147981 */ /* 0x000f62000c1e1b00 */ /*0160*/ IADD3 R4, P0, R4, -0x800, RZ ; /* 0xfffff80004047810 */ /* 0x000fc80007f1e0ff */ /*0170*/ IADD3.X R5, R5, -0x1, RZ, P0, !PT ; /* 0xffffffff05057810 */ /* 0x000fe400007fe4ff */ /*0180*/ ISETP.GE.U32.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fc80003f06070 */ /*0190*/ ISETP.GE.U32.AND.EX P0, PT, R5, RZ, PT, P0 ; /* 0x000000ff0500720c */ /* 0x000fe20003f06100 */ /*01a0*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x0040e40000000008 */ /*01b0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x800 ; /* 0x00000800ff097424 */ /* 0x001fe400078e00ff */ /*01c0*/ IMAD.MOV.U32 R8, RZ, RZ, RZ ; /* 0x000000ffff087224 */ /* 0x000fe400078e00ff */ /*01d0*/ DADD R2, R2, R10 ; /* 0x0000000002027229 */ /* 0x008f0c000000000a */ /*01e0*/ DADD R2, R2, R12 ; /* 0x0000000002027229 */ /* 0x010f4c000000000c */ /*01f0*/ DADD R2, R2, R14 ; /* 0x0000000002027229 */ /* 0x020e0c000000000e */ /*0200*/ DADD R2, R2, R16 ; /* 0x0000000002027229 */ /* 0x001e0c0000000010 */ /*0210*/ DADD R2, R2, R18 ; /* 0x0000000002027229 */ /* 0x001e0c0000000012 */ /*0220*/ DADD R2, R2, R20 ; /* 0x0000000002027229 */ /* 0x0010620000000014 */ /*0230*/ @!P0 BRA 0x420 ; /* 0x000001e000008947 */ /* 0x000fea0003800000 */ /*0240*/ IMAD.MOV.U32 R9, RZ, RZ, 0x800 ; /* 0x00000800ff097424 */ /* 0x000fe400078e00ff */ /*0250*/ IMAD.MOV.U32 R8, RZ, RZ, RZ ; /* 0x000000ffff087224 */ /* 0x000fc600078e00ff */ /*0260*/ LEA R14, P0, R9, R6, 0x3 ; /* 0x00000006090e7211 */ /* 0x000fc800078018ff */ /*0270*/ LEA.HI.X R15, R9, R7, R8, 0x3, P0 ; /* 0x00000007090f7211 */ /* 0x000fca00000f1c08 */ /*0280*/ LDG.E.64 R16, [R14.64] ; /* 0x000000040e107981 */ /* 0x000ea8000c1e1b00 */ /*0290*/ LDG.E.64 R18, [R14.64+0x800] ; /* 0x000800040e127981 */ /* 0x000ee8000c1e1b00 */ /*02a0*/ LDG.E.64 R20, [R14.64+0x1000] ; /* 0x001000040e147981 */ /* 0x001f28000c1e1b00 */ /*02b0*/ LDG.E.64 R22, [R14.64+0x1800] ; /* 0x001800040e167981 */ /* 0x000f68000c1e1b00 */ /*02c0*/ LDG.E.64 R24, [R14.64+0x2000] ; /* 0x002000040e187981 */ /* 0x000f68000c1e1b00 */ /*02d0*/ LDG.E.64 R26, [R14.64+0x2800] ; /* 0x002800040e1a7981 */ /* 0x000f68000c1e1b00 */ /*02e0*/ LDG.E.64 R12, [R14.64+0x3000] ; /* 0x003000040e0c7981 */ /* 0x000f68000c1e1b00 */ /*02f0*/ LDG.E.64 R10, [R14.64+0x3800] ; /* 0x003800040e0a7981 */ /* 0x000f62000c1e1b00 */ /*0300*/ DADD R16, R16, R2 ; /* 0x0000000010107229 */ /* 0x0060c40000000002 */ /*0310*/ IADD3 R2, P1, -R9, c[0x0][0x170], RZ ; /* 0x00005c0009027a10 */ /* 0x001fc80007f3e1ff */ /*0320*/ DADD R16, R16, R18 ; /* 0x0000000010107229 */ /* 0x008f220000000012 */ /*0330*/ ISETP.GE.U32.AND P0, PT, R2, 0x800, PT ; /* 0x000008000200780c */ /* 0x000fe40003f06070 */ /*0340*/ IADD3.X R2, ~R8, c[0x0][0x174], RZ, P1, !PT ; /* 0x00005d0008027a10 */ /* 0x000fc60000ffe5ff */ /*0350*/ DADD R16, R16, R20 ; /* 0x0000000010107229 */ /* 0x010f620000000014 */ /*0360*/ ISETP.GE.U32.AND.EX P0, PT, R2, RZ, PT, P0 ; /* 0x000000ff0200720c */ /* 0x000fca0003f06100 */ /*0370*/ DADD R16, R16, R22 ; /* 0x0000000010107229 */ /* 0x020e0c0000000016 */ /*0380*/ DADD R16, R16, R24 ; /* 0x0000000010107229 */ /* 0x001e0c0000000018 */ /*0390*/ DADD R16, R16, R26 ; /* 0x0000000010107229 */ /* 0x001e0c000000001a */ /*03a0*/ DADD R12, R16, R12 ; /* 0x00000000100c7229 */ /* 0x001e0c000000000c */ /*03b0*/ DADD R2, R12, R10 ; /* 0x000000000c027229 */ /* 0x001062000000000a */ /*03c0*/ @!P0 BRA 0xb80 ; /* 0x000007b000008947 */ /* 0x000fec0003800000 */ /*03d0*/ IADD3 R9, P0, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fca0007f1e0ff */ /*03e0*/ IMAD.X R8, RZ, RZ, R8, P0 ; /* 0x000000ffff087224 */ /* 0x000fe200000e0608 */ /*03f0*/ ISETP.GT.U32.AND P0, PT, R9, R4, PT ; /* 0x000000040900720c */ /* 0x000fc80003f04070 */ /*0400*/ ISETP.GT.U32.AND.EX P0, PT, R8, R5, PT, P0 ; /* 0x000000050800720c */ /* 0x000fda0003f04100 */ /*0410*/ @!P0 BRA 0x260 ; /* 0xfffffe4000008947 */ /* 0x000fea000383ffff */ /*0420*/ ISETP.GE.U32.AND P0, PT, R9, c[0x0][0x170], PT ; /* 0x00005c0009007a0c */ /* 0x000fc80003f06070 */ /*0430*/ ISETP.GE.U32.AND.EX P0, PT, R8, c[0x0][0x174], PT, P0 ; /* 0x00005d0008007a0c */ /* 0x000fda0003f06100 */ /*0440*/ @P0 BRA 0xb80 ; /* 0x0000073000000947 */ /* 0x000fea0003800000 */ /*0450*/ S2R R7, SR_TID.X ; /* 0x0000000000077919 */ /* 0x000ea20000002100 */ /*0460*/ IADD3 R6, -R9, c[0x0][0x170], RZ ; /* 0x00005c0009067a10 */ /* 0x000fe20007ffe1ff */ /*0470*/ BSSY B1, 0xb80 ; /* 0x0000070000017945 */ /* 0x000fe60003800000 */ /*0480*/ ISETP.GE.AND P0, PT, R7, R6, PT ; /* 0x000000060700720c */ /* 0x004fda0003f06270 */ /*0490*/ @P0 BRA 0xb70 ; /* 0x000006d000000947 */ /* 0x000fea0003800000 */ /*04a0*/ LOP3.LUT R4, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff047212 */ /* 0x000fe200078e33ff */ /*04b0*/ BSSY B2, 0x610 ; /* 0x0000015000027945 */ /* 0x000fe60003800000 */ /*04c0*/ IADD3 R5, -R9, c[0x0][0x170], R4 ; /* 0x00005c0009057a10 */ /* 0x000fc80007ffe104 */ /*04d0*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*04e0*/ ISETP.GE.U32.AND P0, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f06070 */ /*04f0*/ LOP3.LUT P1, R4, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304047812 */ /* 0x000fda000782c0ff */ /*0500*/ @!P1 BRA 0x600 ; /* 0x000000f000009947 */ /* 0x000fea0003800000 */ /*0510*/ IADD3 R12, P1, R7, R9, RZ ; /* 0x00000009070c7210 */ /* 0x001fe20007f3e0ff */ /*0520*/ IMAD.MOV.U32 R10, RZ, RZ, R4 ; /* 0x000000ffff0a7224 */ /* 0x000fc600078e0004 */ /*0530*/ LEA R11, P2, R12, c[0x0][0x160], 0x3 ; /* 0x000058000c0b7a11 */ /* 0x000fe400078418ff */ /*0540*/ LEA.HI.X.SX32 R5, R7, R8, 0x1, P1 ; /* 0x0000000807057211 */ /* 0x000fc800008f0eff */ /*0550*/ LEA.HI.X R12, R12, c[0x0][0x164], R5, 0x3, P2 ; /* 0x000059000c0c7a11 */ /* 0x000fc600010f1c05 */ /*0560*/ IMAD.MOV.U32 R4, RZ, RZ, R11 ; /* 0x000000ffff047224 */ /* 0x001fe400078e000b */ /*0570*/ IMAD.MOV.U32 R5, RZ, RZ, R12 ; /* 0x000000ffff057224 */ /* 0x000fcc00078e000c */ /*0580*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ea2000c1e1b00 */ /*0590*/ IADD3 R10, R10, -0x1, RZ ; /* 0xffffffff0a0a7810 */ /* 0x000fe40007ffe0ff */ /*05a0*/ IADD3 R11, P2, R11, 0x800, RZ ; /* 0x000008000b0b7810 */ /* 0x000fe40007f5e0ff */ /*05b0*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fe40003f25270 */ /*05c0*/ IADD3 R7, R7, 0x100, RZ ; /* 0x0000010007077810 */ /* 0x000fe20007ffe0ff */ /*05d0*/ IMAD.X R12, RZ, RZ, R12, P2 ; /* 0x000000ffff0c7224 */ /* 0x000fe200010e060c */ /*05e0*/ DADD R2, R4, R2 ; /* 0x0000000004027229 */ /* 0x0060520000000002 */ /*05f0*/ @P1 BRA 0x560 ; /* 0xffffff6000001947 */ /* 0x000fea000383ffff */ /*0600*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0610*/ @!P0 BRA 0xb70 ; /* 0x0000055000008947 */ /* 0x000fea0003800000 */ /*0620*/ IMAD.IADD R5, R6, 0x1, -R7 ; /* 0x0000000106057824 */ /* 0x001fe200078e0a07 */ /*0630*/ IADD3 R9, P0, R7, R9, RZ ; /* 0x0000000907097210 */ /* 0x000fe20007f1e0ff */ /*0640*/ BSSY B2, 0x930 ; /* 0x000002e000027945 */ /* 0x000fe60003800000 */ /*0650*/ ISETP.GT.AND P1, PT, R5, 0xc00, PT ; /* 0x00000c000500780c */ /* 0x000fe40003f24270 */ /*0660*/ LEA.HI.X.SX32 R8, R7, R8, 0x1, P0 ; /* 0x0000000807087211 */ /* 0x000fe400000f0eff */ /*0670*/ LEA R4, P0, R9, c[0x0][0x160], 0x3 ; /* 0x0000580009047a11 */ /* 0x000fc800078018ff */ /*0680*/ LEA.HI.X R5, R9, c[0x0][0x164], R8, 0x3, P0 ; /* 0x0000590009057a11 */ /* 0x000fe400000f1c08 */ /*0690*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc60003f0f070 */ /*06a0*/ @!P1 BRA 0x920 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*06b0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*06c0*/ IADD3 R38, R6, -0xc00, RZ ; /* 0xfffff40006267810 */ /* 0x000fc60007ffe0ff */ /*06d0*/ LDG.E.64 R40, [R4.64] ; /* 0x0000000404287981 */ /* 0x0010a8000c1e1b00 */ /*06e0*/ LDG.E.64 R36, [R4.64+0x800] ; /* 0x0008000404247981 */ /* 0x0000e8000c1e1b00 */ /*06f0*/ LDG.E.64 R34, [R4.64+0x1000] ; /* 0x0010000404227981 */ /* 0x000128000c1e1b00 */ /*0700*/ LDG.E.64 R32, [R4.64+0x1800] ; /* 0x0018000404207981 */ /* 0x000168000c1e1b00 */ /*0710*/ LDG.E.64 R30, [R4.64+0x2000] ; /* 0x00200004041e7981 */ /* 0x000168000c1e1b00 */ /*0720*/ LDG.E.64 R28, [R4.64+0x2800] ; /* 0x00280004041c7981 */ /* 0x000168000c1e1b00 */ /*0730*/ LDG.E.64 R26, [R4.64+0x3000] ; /* 0x00300004041a7981 */ /* 0x000168000c1e1b00 */ /*0740*/ LDG.E.64 R24, [R4.64+0x3800] ; /* 0x0038000404187981 */ /* 0x000168000c1e1b00 */ /*0750*/ LDG.E.64 R22, [R4.64+0x4000] ; /* 0x0040000404167981 */ /* 0x000168000c1e1b00 */ /*0760*/ LDG.E.64 R20, [R4.64+0x4800] ; /* 0x0048000404147981 */ /* 0x000168000c1e1b00 */ /*0770*/ LDG.E.64 R18, [R4.64+0x5000] ; /* 0x0050000404127981 */ /* 0x000168000c1e1b00 */ /*0780*/ LDG.E.64 R16, [R4.64+0x5800] ; /* 0x0058000404107981 */ /* 0x000168000c1e1b00 */ /*0790*/ LDG.E.64 R14, [R4.64+0x6000] ; /* 0x00600004040e7981 */ /* 0x000168000c1e1b00 */ /*07a0*/ LDG.E.64 R12, [R4.64+0x6800] ; /* 0x00680004040c7981 */ /* 0x000168000c1e1b00 */ /*07b0*/ LDG.E.64 R8, [R4.64+0x7000] ; /* 0x0070000404087981 */ /* 0x000168000c1e1b00 */ /*07c0*/ LDG.E.64 R10, [R4.64+0x7800] ; /* 0x00780004040a7981 */ /* 0x000162000c1e1b00 */ /*07d0*/ IADD3 R7, R7, 0x1000, RZ ; /* 0x0000100007077810 */ /* 0x000fc80007ffe0ff */ /*07e0*/ ISETP.GE.AND P1, PT, R7, R38, PT ; /* 0x000000260700720c */ /* 0x000fe40003f26270 */ /*07f0*/ IADD3 R4, P2, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fca0007f5e0ff */ /*0800*/ IMAD.X R5, RZ, RZ, R5, P2 ; /* 0x000000ffff057224 */ /* 0x000fe200010e0605 */ /*0810*/ DADD R40, R40, R2 ; /* 0x0000000028287229 */ /* 0x006ecc0000000002 */ /*0820*/ DADD R36, R40, R36 ; /* 0x0000000028247229 */ /* 0x008f0c0000000024 */ /*0830*/ DADD R34, R36, R34 ; /* 0x0000000024227229 */ /* 0x010f4c0000000022 */ /*0840*/ DADD R32, R34, R32 ; /* 0x0000000022207229 */ /* 0x020e0c0000000020 */ /*0850*/ DADD R30, R32, R30 ; /* 0x00000000201e7229 */ /* 0x001e0c000000001e */ /*0860*/ DADD R28, R30, R28 ; /* 0x000000001e1c7229 */ /* 0x001e0c000000001c */ /*0870*/ DADD R26, R28, R26 ; /* 0x000000001c1a7229 */ /* 0x001e0c000000001a */ /*0880*/ DADD R24, R26, R24 ; /* 0x000000001a187229 */ /* 0x001e0c0000000018 */ /*0890*/ DADD R22, R24, R22 ; /* 0x0000000018167229 */ /* 0x001e0c0000000016 */ /*08a0*/ DADD R20, R22, R20 ; /* 0x0000000016147229 */ /* 0x001e0c0000000014 */ /*08b0*/ DADD R18, R20, R18 ; /* 0x0000000014127229 */ /* 0x001e0c0000000012 */ /*08c0*/ DADD R16, R18, R16 ; /* 0x0000000012107229 */ /* 0x001e0c0000000010 */ /*08d0*/ DADD R14, R16, R14 ; /* 0x00000000100e7229 */ /* 0x001e0c000000000e */ /*08e0*/ DADD R12, R14, R12 ; /* 0x000000000e0c7229 */ /* 0x001e0c000000000c */ /*08f0*/ DADD R8, R12, R8 ; /* 0x000000000c087229 */ /* 0x001e0c0000000008 */ /*0900*/ DADD R2, R8, R10 ; /* 0x0000000008027229 */ /* 0x001062000000000a */ /*0910*/ @!P1 BRA 0x6d0 ; /* 0xfffffdb000009947 */ /* 0x000fea000383ffff */ /*0920*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0930*/ IMAD.IADD R8, R6, 0x1, -R7 ; /* 0x0000000106087824 */ /* 0x001fe200078e0a07 */ /*0940*/ BSSY B2, 0xad0 ; /* 0x0000018000027945 */ /* 0x000fe80003800000 */ /*0950*/ ISETP.GT.AND P1, PT, R8, 0x400, PT ; /* 0x000004000800780c */ /* 0x000fda0003f24270 */ /*0960*/ @!P1 BRA 0xac0 ; /* 0x0000015000009947 */ /* 0x000fea0003800000 */ /*0970*/ LDG.E.64 R8, [R4.64] ; /* 0x0000000404087981 */ /* 0x000ea8000c1e1b00 */ /*0980*/ LDG.E.64 R10, [R4.64+0x800] ; /* 0x00080004040a7981 */ /* 0x000ee8000c1e1b00 */ /*0990*/ LDG.E.64 R12, [R4.64+0x1000] ; /* 0x00100004040c7981 */ /* 0x000f28000c1e1b00 */ /*09a0*/ LDG.E.64 R14, [R4.64+0x1800] ; /* 0x00180004040e7981 */ /* 0x000168000c1e1b00 */ /*09b0*/ LDG.E.64 R16, [R4.64+0x2000] ; /* 0x0020000404107981 */ /* 0x000168000c1e1b00 */ /*09c0*/ LDG.E.64 R18, [R4.64+0x2800] ; /* 0x0028000404127981 */ /* 0x000168000c1e1b00 */ /*09d0*/ LDG.E.64 R20, [R4.64+0x3000] ; /* 0x0030000404147981 */ /* 0x000168000c1e1b00 */ /*09e0*/ LDG.E.64 R22, [R4.64+0x3800] ; /* 0x0038000404167981 */ /* 0x000162000c1e1b00 */ /*09f0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40003f0e170 */ /*0a00*/ IADD3 R7, R7, 0x800, RZ ; /* 0x0000080007077810 */ /* 0x000fe20007ffe0ff */ /*0a10*/ DADD R8, R2, R8 ; /* 0x0000000002087229 */ /* 0x006ecc0000000008 */ /*0a20*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x008324000000000a */ /*0a30*/ IADD3 R10, P1, R4, 0x4000, RZ ; /* 0x00004000040a7810 */ /* 0x002fc80007f3e0ff */ /*0a40*/ DADD R8, R8, R12 ; /* 0x0000000008087229 */ /* 0x010f62000000000c */ /*0a50*/ IMAD.X R5, RZ, RZ, R5, P1 ; /* 0x000000ffff057224 */ /* 0x001fe400008e0605 */ /*0a60*/ IMAD.MOV.U32 R4, RZ, RZ, R10 ; /* 0x000000ffff047224 */ /* 0x000fc600078e000a */ /*0a70*/ DADD R8, R8, R14 ; /* 0x0000000008087229 */ /* 0x020e0c000000000e */ /*0a80*/ DADD R8, R8, R16 ; /* 0x0000000008087229 */ /* 0x001e0c0000000010 */ /*0a90*/ DADD R8, R8, R18 ; /* 0x0000000008087229 */ /* 0x001e0c0000000012 */ /*0aa0*/ DADD R8, R8, R20 ; /* 0x0000000008087229 */ /* 0x001e0c0000000014 */ /*0ab0*/ DADD R2, R8, R22 ; /* 0x0000000008027229 */ /* 0x00104c0000000016 */ /*0ac0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0ad0*/ ISETP.LT.OR P0, PT, R7, R6, P0 ; /* 0x000000060700720c */ /* 0x000fda0000701670 */ /*0ae0*/ @!P0 BRA 0xb70 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0af0*/ LDG.E.64 R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x000ea8000c1e1b00 */ /*0b00*/ LDG.E.64 R8, [R4.64+0x800] ; /* 0x0008000404087981 */ /* 0x001ee8000c1e1b00 */ /*0b10*/ LDG.E.64 R10, [R4.64+0x1000] ; /* 0x00100004040a7981 */ /* 0x000f28000c1e1b00 */ /*0b20*/ LDG.E.64 R12, [R4.64+0x1800] ; /* 0x00180004040c7981 */ /* 0x000f62000c1e1b00 */ /*0b30*/ DADD R6, R2, R6 ; /* 0x0000000002067229 */ /* 0x006ecc0000000006 */ /*0b40*/ DADD R6, R6, R8 ; /* 0x0000000006067229 */ /* 0x008f0c0000000008 */ /*0b50*/ DADD R6, R6, R10 ; /* 0x0000000006067229 */ /* 0x010f4c000000000a */ /*0b60*/ DADD R2, R6, R12 ; /* 0x0000000006027229 */ /* 0x02004c000000000c */ /*0b70*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0b80*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x003fe800000e0000 */ /*0b90*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*0ba0*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e620000000000 */ /*0bb0*/ DADD R4, R4, R2 ; /* 0x0000000004047229 */ /* 0x001e220000000002 */ /*0bc0*/ ISETP.GT.AND P0, PT, R10, 0x1e, PT ; /* 0x0000001e0a00780c */ /* 0x002fc40003f04270 */ /*0bd0*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fce0003f25270 */ /*0be0*/ FSEL R6, R2, R4, P0 ; /* 0x0000000402067208 */ /* 0x001fe40000000000 */ /*0bf0*/ FSEL R7, R3, R5, P0 ; /* 0x0000000503077208 */ /* 0x000fe40000000000 */ /*0c00*/ ISETP.GT.AND P0, PT, R10, 0x1d, PT ; /* 0x0000001d0a00780c */ /* 0x000fe20003f04270 */ /*0c10*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe800000e0000 */ /*0c20*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2400000e0000 */ /*0c30*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e140000000006 */ /*0c40*/ FSEL R4, R6, R4, P0 ; /* 0x0000000406047208 */ /* 0x001fe40000000000 */ /*0c50*/ FSEL R5, R7, R5, P0 ; /* 0x0000000507057208 */ /* 0x000fe40000000000 */ /*0c60*/ ISETP.GT.AND P0, PT, R10, 0x1b, PT ; /* 0x0000001b0a00780c */ /* 0x000fe20003f04270 */ /*0c70*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*0c80*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*0c90*/ DADD R2, R2, R4 ; /* 0x0000000002027229 */ /* 0x001e140000000004 */ /*0ca0*/ FSEL R8, R4, R2, P0 ; /* 0x0000000204087208 */ /* 0x001fe40000000000 */ /*0cb0*/ FSEL R9, R5, R3, P0 ; /* 0x0000000305097208 */ /* 0x000fe40000000000 */ /*0cc0*/ ISETP.GT.AND P0, PT, R10, 0x17, PT ; /* 0x000000170a00780c */ /* 0x000fe20003f04270 */ /*0cd0*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe800000e0000 */ /*0ce0*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e2800000e0000 */ /*0cf0*/ @!P1 S2R R5, SR_TID.X ; /* 0x0000000000059919 */ /* 0x000e620000002100 */ /*0d00*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e220000000008 */ /*0d10*/ @!P1 SHF.R.S32.HI R4, RZ, 0x1f, R5 ; /* 0x0000001fff049819 */ /* 0x002fc80000011405 */ /*0d20*/ @!P1 LEA.HI R4, R4, R5, RZ, 0x5 ; /* 0x0000000504049211 */ /* 0x000fca00078f28ff */ /*0d30*/ FSEL R6, R8, R2, P0 ; /* 0x0000000208067208 */ /* 0x001fe40000000000 */ /*0d40*/ FSEL R7, R9, R3, P0 ; /* 0x0000000309077208 */ /* 0x000fe40000000000 */ /*0d50*/ ISETP.GT.AND P0, PT, R10, 0xf, PT ; /* 0x0000000f0a00780c */ /* 0x000fe20003f04270 */ /*0d60*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe200000e0000 */ /*0d70*/ @!P1 SHF.R.S32.HI R4, RZ, 0x5, R4 ; /* 0x00000005ff049819 */ /* 0x000fc60000011404 */ /*0d80*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*0d90*/ @!P1 IMAD.SHL.U32 R5, R4, 0x8, RZ ; /* 0x0000000804059824 */ /* 0x000fe200078e00ff */ /*0da0*/ DADD R2, R2, R6 ; /* 0x0000000002027229 */ /* 0x001e140000000006 */ /*0db0*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x001fe40000000000 */ /*0dc0*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe40000000000 */ /*0dd0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*0de0*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*0df0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0e00*/ @P0 BRA 0x1ec0 ; /* 0x000010b000000947 */ /* 0x000fea0003800000 */ /*0e10*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*0e20*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*0e30*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*0e40*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea80000000c00 */ /*0e50*/ LDS.64 R16, [0x40] ; /* 0x00004000ff107984 */ /* 0x000ee20000000a00 */ /*0e60*/ DADD R4, R2, R4 ; /* 0x0000000002047229 */ /* 0x001e0c0000000004 */ /*0e70*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e4c0000000006 */ /*0e80*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x002e0c0000000008 */ /*0e90*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x001e8c000000000a */ /*0ea0*/ DADD R4, R4, R12 ; /* 0x0000000004047229 */ /* 0x004e0c000000000c */ /*0eb0*/ DADD R4, R4, R14 ; /* 0x0000000004047229 */ /* 0x001ecc000000000e */ /*0ec0*/ DADD R2, R4, R16 ; /* 0x0000000004027229 */ /* 0x0080620000000010 */ /*0ed0*/ BRA 0x1ec0 ; /* 0x00000fe000007947 */ /* 0x000fea0003800000 */ /*0ee0*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0ef0*/ BSSY B1, 0xf90 ; /* 0x0000009000017945 */ /* 0x000fe20003800000 */ /*0f00*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fe2000001ff00 */ /*0f10*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*0f20*/ IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff057224 */ /* 0x000fd800078e0000 */ /*0f30*/ @P0 BRA 0xf80 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*0f40*/ IMAD.MOV.U32 R2, RZ, RZ, 0x8 ; /* 0x00000008ff027424 */ /* 0x000fc800078e00ff */ /*0f50*/ IMAD.WIDE R2, R5, R2, c[0x0][0x160] ; /* 0x0000580005027625 */ /* 0x000fcc00078e0202 */ /*0f60*/ LDG.E.64 R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e1b00 */ /*0f70*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fc60007ffe0ff */ /*0f80*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0f90*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*0fa0*/ BSSY B1, 0x1690 ; /* 0x000006e000017945 */ /* 0x000fd80003800000 */ /*0fb0*/ @P0 BRA 0x1680 ; /* 0x000006c000000947 */ /* 0x000fea0003800000 */ /*0fc0*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*0fd0*/ BSSY B2, 0x1120 ; /* 0x0000014000027945 */ /* 0x000fe60003800000 */ /*0fe0*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*0ff0*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*1000*/ ISETP.GE.U32.AND P0, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f06070 */ /*1010*/ LOP3.LUT P1, R8, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306087812 */ /* 0x000fda000782c0ff */ /*1020*/ @!P1 BRA 0x1110 ; /* 0x000000e000009947 */ /* 0x000fea0003800000 */ /*1030*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*1040*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fc800078e0206 */ /*1050*/ IMAD.MOV.U32 R9, RZ, RZ, R6 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0006 */ /*1060*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*1070*/ IMAD.MOV.U32 R6, RZ, RZ, R9 ; /* 0x000000ffff067224 */ /* 0x001fe400078e0009 */ /*1080*/ IMAD.MOV.U32 R7, RZ, RZ, R10 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e000a */ /*1090*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e1b00 */ /*10a0*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*10b0*/ IADD3 R9, P2, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fe40007f5e0ff */ /*10c0*/ ISETP.NE.AND P1, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f25270 */ /*10d0*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe20007ffe0ff */ /*10e0*/ IMAD.X R10, RZ, RZ, R10, P2 ; /* 0x000000ffff0a7224 */ /* 0x000fe200010e060a */ /*10f0*/ DADD R2, R6, R2 ; /* 0x0000000006027229 */ /* 0x0260520000000002 */ /*1100*/ @P1 BRA 0x1070 ; /* 0xffffff6000001947 */ /* 0x000fea000383ffff */ /*1110*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1120*/ @!P0 BRA 0x1680 ; /* 0x0000055000008947 */ /* 0x000fea0003800000 */ /*1130*/ IADD3 R8, -R5.reuse, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x040fe20007ffe1ff */ /*1140*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x001fe200078e00ff */ /*1150*/ BSSY B2, 0x1440 ; /* 0x000002e000027945 */ /* 0x000fe40003800000 */ /*1160*/ ISETP.GT.AND P1, PT, R8, 0xc00, PT ; /* 0x00000c000800780c */ /* 0x000fe20003f24270 */ /*1170*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fca00078e0206 */ /*1180*/ IADD3 R6, P0, R6, 0x1000, RZ ; /* 0x0000100006067810 */ /* 0x000fca0007f1e0ff */ /*1190*/ IMAD.X R7, RZ, RZ, R7, P0 ; /* 0x000000ffff077224 */ /* 0x000fe200000e0607 */ /*11a0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0f070 */ /*11b0*/ @!P1 BRA 0x1430 ; /* 0x0000027000009947 */ /* 0x000fee0003800000 */ /*11c0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*11d0*/ IADD3 R38, R4, -0xc00, RZ ; /* 0xfffff40004267810 */ /* 0x000fc60007ffe0ff */ /*11e0*/ LDG.E.64 R40, [R6.64+-0x1000] ; /* 0xfff0000406287981 */ /* 0x0010a8000c1e1b00 */ /*11f0*/ LDG.E.64 R36, [R6.64+-0x800] ; /* 0xfff8000406247981 */ /* 0x0000e8000c1e1b00 */ /*1200*/ LDG.E.64 R34, [R6.64] ; /* 0x0000000406227981 */ /* 0x000128000c1e1b00 */ /*1210*/ LDG.E.64 R32, [R6.64+0x800] ; /* 0x0008000406207981 */ /* 0x000128000c1e1b00 */ /*1220*/ LDG.E.64 R30, [R6.64+0x1000] ; /* 0x00100004061e7981 */ /* 0x000128000c1e1b00 */ /*1230*/ LDG.E.64 R28, [R6.64+0x1800] ; /* 0x00180004061c7981 */ /* 0x000128000c1e1b00 */ /*1240*/ LDG.E.64 R26, [R6.64+0x2000] ; /* 0x00200004061a7981 */ /* 0x000128000c1e1b00 */ /*1250*/ LDG.E.64 R24, [R6.64+0x2800] ; /* 0x0028000406187981 */ /* 0x000128000c1e1b00 */ /*1260*/ LDG.E.64 R22, [R6.64+0x3000] ; /* 0x0030000406167981 */ /* 0x000128000c1e1b00 */ /*1270*/ LDG.E.64 R20, [R6.64+0x3800] ; /* 0x0038000406147981 */ /* 0x000128000c1e1b00 */ /*1280*/ LDG.E.64 R18, [R6.64+0x4000] ; /* 0x0040000406127981 */ /* 0x000128000c1e1b00 */ /*1290*/ LDG.E.64 R16, [R6.64+0x4800] ; /* 0x0048000406107981 */ /* 0x000128000c1e1b00 */ /*12a0*/ LDG.E.64 R14, [R6.64+0x5000] ; /* 0x00500004060e7981 */ /* 0x000128000c1e1b00 */ /*12b0*/ LDG.E.64 R12, [R6.64+0x5800] ; /* 0x00580004060c7981 */ /* 0x000128000c1e1b00 */ /*12c0*/ LDG.E.64 R8, [R6.64+0x6000] ; /* 0x0060000406087981 */ /* 0x000128000c1e1b00 */ /*12d0*/ LDG.E.64 R10, [R6.64+0x6800] ; /* 0x00680004060a7981 */ /* 0x000122000c1e1b00 */ /*12e0*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*12f0*/ ISETP.GE.AND P1, PT, R5, R38, PT ; /* 0x000000260500720c */ /* 0x000fe40003f26270 */ /*1300*/ IADD3 R6, P2, R6, 0x8000, RZ ; /* 0x0000800006067810 */ /* 0x001fca0007f5e0ff */ /*1310*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fe200010e0607 */ /*1320*/ DADD R40, R40, R2 ; /* 0x0000000028287229 */ /* 0x026ecc0000000002 */ /*1330*/ DADD R36, R40, R36 ; /* 0x0000000028247229 */ /* 0x008f0c0000000024 */ /*1340*/ DADD R34, R36, R34 ; /* 0x0000000024227229 */ /* 0x010e0c0000000022 */ /*1350*/ DADD R32, R34, R32 ; /* 0x0000000022207229 */ /* 0x001e0c0000000020 */ /*1360*/ DADD R30, R32, R30 ; /* 0x00000000201e7229 */ /* 0x001e0c000000001e */ /*1370*/ DADD R28, R30, R28 ; /* 0x000000001e1c7229 */ /* 0x001e0c000000001c */ /*1380*/ DADD R26, R28, R26 ; /* 0x000000001c1a7229 */ /* 0x001e0c000000001a */ /*1390*/ DADD R24, R26, R24 ; /* 0x000000001a187229 */ /* 0x001e0c0000000018 */ /*13a0*/ DADD R22, R24, R22 ; /* 0x0000000018167229 */ /* 0x001e0c0000000016 */ /*13b0*/ DADD R20, R22, R20 ; /* 0x0000000016147229 */ /* 0x001e0c0000000014 */ /*13c0*/ DADD R18, R20, R18 ; /* 0x0000000014127229 */ /* 0x001e0c0000000012 */ /*13d0*/ DADD R16, R18, R16 ; /* 0x0000000012107229 */ /* 0x001e0c0000000010 */ /*13e0*/ DADD R14, R16, R14 ; /* 0x00000000100e7229 */ /* 0x001e0c000000000e */ /*13f0*/ DADD R12, R14, R12 ; /* 0x000000000e0c7229 */ /* 0x001e0c000000000c */ /*1400*/ DADD R8, R12, R8 ; /* 0x000000000c087229 */ /* 0x001e0c0000000008 */ /*1410*/ DADD R2, R8, R10 ; /* 0x0000000008027229 */ /* 0x001062000000000a */ /*1420*/ @!P1 BRA 0x11e0 ; /* 0xfffffdb000009947 */ /* 0x000fea000383ffff */ /*1430*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1440*/ IADD3 R8, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x001fe20007ffe1ff */ /*1450*/ BSSY B2, 0x15e0 ; /* 0x0000018000027945 */ /* 0x000fe60003800000 */ /*1460*/ ISETP.GT.AND P1, PT, R8, 0x400, PT ; /* 0x000004000800780c */ /* 0x000fda0003f24270 */ /*1470*/ @!P1 BRA 0x15d0 ; /* 0x0000015000009947 */ /* 0x000fea0003800000 */ /*1480*/ LDG.E.64 R8, [R6.64+-0x1000] ; /* 0xfff0000406087981 */ /* 0x000ea8000c1e1b00 */ /*1490*/ LDG.E.64 R10, [R6.64+-0x800] ; /* 0xfff80004060a7981 */ /* 0x000ee8000c1e1b00 */ /*14a0*/ LDG.E.64 R12, [R6.64] ; /* 0x00000004060c7981 */ /* 0x000f28000c1e1b00 */ /*14b0*/ LDG.E.64 R14, [R6.64+0x800] ; /* 0x00080004060e7981 */ /* 0x000128000c1e1b00 */ /*14c0*/ LDG.E.64 R16, [R6.64+0x1000] ; /* 0x0010000406107981 */ /* 0x000128000c1e1b00 */ /*14d0*/ LDG.E.64 R18, [R6.64+0x1800] ; /* 0x0018000406127981 */ /* 0x000128000c1e1b00 */ /*14e0*/ LDG.E.64 R20, [R6.64+0x2000] ; /* 0x0020000406147981 */ /* 0x000128000c1e1b00 */ /*14f0*/ LDG.E.64 R22, [R6.64+0x2800] ; /* 0x0028000406167981 */ /* 0x000122000c1e1b00 */ /*1500*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40003f0e170 */ /*1510*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fe20007ffe0ff */ /*1520*/ DADD R8, R2, R8 ; /* 0x0000000002087229 */ /* 0x026ecc0000000008 */ /*1530*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x008324000000000a */ /*1540*/ IADD3 R10, P1, R6, 0x4000, RZ ; /* 0x00004000060a7810 */ /* 0x002fc80007f3e0ff */ /*1550*/ DADD R8, R8, R12 ; /* 0x0000000008087229 */ /* 0x010e62000000000c */ /*1560*/ IMAD.X R7, RZ, RZ, R7, P1 ; /* 0x000000ffff077224 */ /* 0x001fe400008e0607 */ /*1570*/ IMAD.MOV.U32 R6, RZ, RZ, R10 ; /* 0x000000ffff067224 */ /* 0x000fc600078e000a */ /*1580*/ DADD R8, R8, R14 ; /* 0x0000000008087229 */ /* 0x002e0c000000000e */ /*1590*/ DADD R8, R8, R16 ; /* 0x0000000008087229 */ /* 0x001e0c0000000010 */ /*15a0*/ DADD R8, R8, R18 ; /* 0x0000000008087229 */ /* 0x001e0c0000000012 */ /*15b0*/ DADD R8, R8, R20 ; /* 0x0000000008087229 */ /* 0x001e0c0000000014 */ /*15c0*/ DADD R2, R8, R22 ; /* 0x0000000008027229 */ /* 0x00104c0000000016 */ /*15d0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*15e0*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*15f0*/ @!P0 BRA 0x1680 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1600*/ LDG.E.64 R8, [R6.64+-0x1000] ; /* 0xfff0000406087981 */ /* 0x001ea8000c1e1b00 */ /*1610*/ LDG.E.64 R10, [R6.64+-0x800] ; /* 0xfff80004060a7981 */ /* 0x000ee8000c1e1b00 */ /*1620*/ LDG.E.64 R12, [R6.64] ; /* 0x00000004060c7981 */ /* 0x000f28000c1e1b00 */ /*1630*/ LDG.E.64 R14, [R6.64+0x800] ; /* 0x00080004060e7981 */ /* 0x000f22000c1e1b00 */ /*1640*/ DADD R8, R2, R8 ; /* 0x0000000002087229 */ /* 0x026ecc0000000008 */ /*1650*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x008f0c000000000a */ /*1660*/ DADD R8, R8, R12 ; /* 0x0000000008087229 */ /* 0x010e0c000000000c */ /*1670*/ DADD R2, R8, R14 ; /* 0x0000000008027229 */ /* 0x00104c000000000e */ /*1680*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1690*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x001e220000000000 */ /*16a0*/ ISETP.GT.AND P0, PT, R4, 0xff, PT ; /* 0x000000ff0400780c */ /* 0x000fe40003f04270 */ /*16b0*/ SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff057819 */ /* 0x000fc80000011400 */ /*16c0*/ LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005057211 */ /* 0x000fc800078f28ff */ /*16d0*/ SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff057819 */ /* 0x000fc60000011405 */ /*16e0*/ @P0 BRA 0x1bd0 ; /* 0x000004e000000947 */ /* 0x000fea0003800000 */ /*16f0*/ IMAD.SHL.U32 R7, R5, 0x20, RZ ; /* 0x0000002005077824 */ /* 0x000fe200078e00ff */ /*1700*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*1710*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*1720*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*1730*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*1740*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fe40003f04270 */ /*1750*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*1760*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fc80000000000 */ /*1770*/ ISETP.GE.AND P0, PT, R6, R7, PT ; /* 0x000000070600720c */ /* 0x000fe20003f06270 */ /*1780*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x022fe800000e0007 */ /*1790*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*17a0*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x001e140000000002 */ /*17b0*/ FSEL R10, R8, R2, !P0 ; /* 0x00000002080a7208 */ /* 0x001fe40004000000 */ /*17c0*/ FSEL R11, R9, R3, !P0 ; /* 0x00000003090b7208 */ /* 0x000fe40004000000 */ /*17d0*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*17e0*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe200000e0007 */ /*17f0*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fc60007ffe0ff */ /*1800*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*1810*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x001e14000000000a */ /*1820*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x001fe40000000000 */ /*1830*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fe40000000000 */ /*1840*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*1850*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe200000e0007 */ /*1860*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fc60007ffe0ff */ /*1870*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*1880*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*1890*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x001fe40000000000 */ /*18a0*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fe40000000000 */ /*18b0*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*18c0*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe200000e0007 */ /*18d0*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fc60007ffe0ff */ /*18e0*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*18f0*/ DADD R2, R2, R10 ; /* 0x0000000002027229 */ /* 0x001e14000000000a */ /*1900*/ FSEL R8, R10, R2, P0 ; /* 0x000000020a087208 */ /* 0x001fe40000000000 */ /*1910*/ FSEL R9, R11, R3, P0 ; /* 0x000000030b097208 */ /* 0x000fe40000000000 */ /*1920*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*1930*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*1940*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*1950*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*1960*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*1970*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*1980*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*1990*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*19a0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*19b0*/ @P0 BRA 0x1ec0 ; /* 0x0000050000000947 */ /* 0x000fea0003800000 */ /*19c0*/ LDS.128 R12, [0x10] ; /* 0x00001000ff0c7984 */ /* 0x000e620000000c00 */ /*19d0*/ ISETP.GT.AND P0, PT, R4.reuse, 0x20, PT ; /* 0x000000200400780c */ /* 0x040fe20003f04270 */ /*19e0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fe200078e00ff */ /*19f0*/ ISETP.GE.AND P1, PT, R4, 0xe1, PT ; /* 0x000000e10400780c */ /* 0x000fe20003f26270 */ /*1a00*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea20000000c00 */ /*1a10*/ DADD R12, R2, R12 ; /* 0x00000000020c7229 */ /* 0x002e54000000000c */ /*1a20*/ FSEL R2, R12, R2, P0 ; /* 0x000000020c027208 */ /* 0x003fe40000000000 */ /*1a30*/ FSEL R3, R13, R3, P0 ; /* 0x000000030d037208 */ /* 0x000fe40000000000 */ /*1a40*/ ISETP.GT.AND P0, PT, R4, 0x40, PT ; /* 0x000000400400780c */ /* 0x000fc80003f04270 */ /*1a50*/ DADD R14, R2, R14 ; /* 0x00000000020e7229 */ /* 0x000e14000000000e */ /*1a60*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x001fe40000000000 */ /*1a70*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fe40000000000 */ /*1a80*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000e220000000c00 */ /*1a90*/ ISETP.GT.AND P0, PT, R4, 0x60, PT ; /* 0x000000600400780c */ /* 0x000fc60003f04270 */ /*1aa0*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x004e540000000002 */ /*1ab0*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x002fe40000000000 */ /*1ac0*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*1ad0*/ ISETP.GT.AND P0, PT, R4, 0x80, PT ; /* 0x000000800400780c */ /* 0x000fc80003f04270 */ /*1ae0*/ DADD R10, R2, R10 ; /* 0x00000000020a7229 */ /* 0x000e54000000000a */ /*1af0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x002fe40000000000 */ /*1b00*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*1b10*/ ISETP.GT.AND P0, PT, R4, 0xa0, PT ; /* 0x000000a00400780c */ /* 0x000fc80003f04270 */ /*1b20*/ DADD R12, R12, R2 ; /* 0x000000000c0c7229 */ /* 0x001e140000000002 */ /*1b30*/ FSEL R2, R12, R2, P0 ; /* 0x000000020c027208 */ /* 0x001fe40000000000 */ /*1b40*/ FSEL R3, R13, R3, P0 ; /* 0x000000030d037208 */ /* 0x000fe40000000000 */ /*1b50*/ ISETP.GT.AND P0, PT, R4, 0xc0, PT ; /* 0x000000c00400780c */ /* 0x000fc80003f04270 */ /*1b60*/ DADD R14, R2, R14 ; /* 0x00000000020e7229 */ /* 0x000e14000000000e */ /*1b70*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x001fe40000000000 */ /*1b80*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fe20000000000 */ /*1b90*/ @!P1 BRA 0x1ec0 ; /* 0x0000032000009947 */ /* 0x000fea0003800000 */ /*1ba0*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*1bb0*/ DADD R2, R2, R4 ; /* 0x0000000002027229 */ /* 0x0010620000000004 */ /*1bc0*/ BRA 0x1ec0 ; /* 0x000002f000007947 */ /* 0x000fea0003800000 */ /*1bd0*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x022fe200000e0000 */ /*1be0*/ ISETP.GT.AND P0, PT, R6.reuse, 0x1e, PT ; /* 0x0000001e0600780c */ /* 0x041fe40003f04270 */ /*1bf0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f25270 */ /*1c00*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*1c10*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x001e140000000002 */ /*1c20*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x001fe40000000000 */ /*1c30*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fe40000000000 */ /*1c40*/ ISETP.GT.AND P0, PT, R6, 0x1d, PT ; /* 0x0000001d0600780c */ /* 0x000fe20003f04270 */ /*1c50*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*1c60*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*1c70*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x001e14000000000a */ /*1c80*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x001fe40000000000 */ /*1c90*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fe40000000000 */ /*1ca0*/ ISETP.GT.AND P0, PT, R6, 0x1b, PT ; /* 0x0000001b0600780c */ /* 0x000fe20003f04270 */ /*1cb0*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*1cc0*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*1cd0*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*1ce0*/ FSEL R12, R8, R2, P0 ; /* 0x00000002080c7208 */ /* 0x001fe40000000000 */ /*1cf0*/ FSEL R13, R9, R3, P0 ; /* 0x00000003090d7208 */ /* 0x000fe40000000000 */ /*1d00*/ ISETP.GT.AND P0, PT, R6, 0x17, PT ; /* 0x000000170600780c */ /* 0x000fe20003f04270 */ /*1d10*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*1d20*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*1d30*/ DADD R2, R2, R12 ; /* 0x0000000002027229 */ /* 0x001e14000000000c */ /*1d40*/ FSEL R10, R12, R2, P0 ; /* 0x000000020c0a7208 */ /* 0x001fe40000000000 */ /*1d50*/ FSEL R11, R13, R3, P0 ; /* 0x000000030d0b7208 */ /* 0x000fe40000000000 */ /*1d60*/ ISETP.GT.AND P0, PT, R6, 0xf, PT ; /* 0x0000000f0600780c */ /* 0x000fe20003f04270 */ /*1d70*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*1d80*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*1d90*/ DADD R2, R2, R10 ; /* 0x0000000002027229 */ /* 0x001e14000000000a */ /*1da0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x001fe40000000000 */ /*1db0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*1dc0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*1dd0*/ @!P1 STS.64 [R5.X8+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000008a00 */ /*1de0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1df0*/ @P0 BRA 0x1ec0 ; /* 0x000000c000000947 */ /* 0x000fea0003800000 */ /*1e00*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*1e10*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*1e20*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*1e30*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea80000000c00 */ /*1e40*/ LDS.64 R16, [0x40] ; /* 0x00004000ff107984 */ /* 0x000ee20000000a00 */ /*1e50*/ DADD R4, R2, R4 ; /* 0x0000000002047229 */ /* 0x001e0c0000000004 */ /*1e60*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e4c0000000006 */ /*1e70*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x002e0c0000000008 */ /*1e80*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x001e8c000000000a */ /*1e90*/ DADD R4, R4, R12 ; /* 0x0000000004047229 */ /* 0x004e0c000000000c */ /*1ea0*/ DADD R4, R4, R14 ; /* 0x0000000004047229 */ /* 0x001ecc000000000e */ /*1eb0*/ DADD R2, R4, R16 ; /* 0x0000000004027229 */ /* 0x00804c0000000010 */ /*1ec0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*1ed0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fda0003f05270 */ /*1ee0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*1ef0*/ I2F.F64 R4, c[0x0][0x17c] ; /* 0x00005f0000047b12 */ /* 0x001e240000201c00 */ /*1f00*/ DADD R4, R4, R2 ; /* 0x0000000004047229 */ /* 0x0030640000000002 */ /*1f10*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x001fe400078e00ff */ /*1f20*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fcc00078e00ff */ /*1f30*/ F2I.F64.TRUNC R5, R4 ; /* 0x0000000400057311 */ /* 0x002e24000030d100 */ /*1f40*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*1f50*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*1f60*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*1f70*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x001fda0003f05270 */ /*1f80*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*1f90*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x17c] ; /* 0x00005f00ff057624 */ /* 0x000fe400078e00ff */ /*1fa0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fe400078e00ff */ /*1fb0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fca00078e00ff */ /*1fc0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*1fd0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*1fe0*/ BRA 0x1fe0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*1ff0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2000*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2010*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2020*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2030*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2040*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2050*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2060*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2070*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600EPdPiiS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ ISETP.NE.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fe20003f05270 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fd80000000a00 */ /*0030*/ @!P0 BRA 0x3df0 ; /* 0x00003db000008947 */ /* 0x000fea0003800000 */ /*0040*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0050*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160] ; /* 0x00005800ff027624 */ /* 0x000fe200078e00ff */ /*0060*/ BSSY B0, 0x3d60 ; /* 0x00003cf000007945 */ /* 0x000fe80003800000 */ /*0070*/ LOP3.LUT P0, RZ, R2, 0x1f, RZ, 0xc0, !PT ; /* 0x0000001f02ff7812 */ /* 0x000fda000780c0ff */ /*0080*/ @!P0 BRA 0x1f30 ; /* 0x00001ea000008947 */ /* 0x000fea0003800000 */ /*0090*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff047624 */ /* 0x000fca00078e00ff */ /*00a0*/ ISETP.GE.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fda0003f06270 */ /*00b0*/ @!P0 BRA 0xf60 ; /* 0x00000ea000008947 */ /* 0x000fea0003800000 */ /*00c0*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fc800078e00ff */ /*00d0*/ IMAD.WIDE R6, R0, R7, c[0x0][0x160] ; /* 0x0000580000067625 */ /* 0x001fca00078e0207 */ /*00e0*/ LDG.E.64.CONSTANT R2, [R6.64] ; /* 0x0000000406027981 */ /* 0x000ea8000c1e9b00 */ /*00f0*/ LDG.E.64.CONSTANT R8, [R6.64+0x800] ; /* 0x0008000406087981 */ /* 0x000ea8000c1e9b00 */ /*0100*/ LDG.E.64.CONSTANT R10, [R6.64+0x1000] ; /* 0x00100004060a7981 */ /* 0x000ee8000c1e9b00 */ /*0110*/ LDG.E.64.CONSTANT R12, [R6.64+0x1800] ; /* 0x00180004060c7981 */ /* 0x000f28000c1e9b00 */ /*0120*/ LDG.E.64.CONSTANT R14, [R6.64+0x2000] ; /* 0x00200004060e7981 */ /* 0x000f68000c1e9b00 */ /*0130*/ LDG.E.64.CONSTANT R16, [R6.64+0x2800] ; /* 0x0028000406107981 */ /* 0x000f68000c1e9b00 */ /*0140*/ LDG.E.64.CONSTANT R18, [R6.64+0x3000] ; /* 0x0030000406127981 */ /* 0x000f68000c1e9b00 */ /*0150*/ LDG.E.64.CONSTANT R20, [R6.64+0x3800] ; /* 0x0038000406147981 */ /* 0x000f62000c1e9b00 */ /*0160*/ ISETP.GE.AND P0, PT, R4, 0x1000, PT ; /* 0x000010000400780c */ /* 0x000fe20003f06270 */ /*0170*/ IMAD.MOV.U32 R5, RZ, RZ, 0x800 ; /* 0x00000800ff057424 */ /* 0x000fe200078e00ff */ /*0180*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x004ecc0000000008 */ /*0190*/ DADD R2, R10, R2 ; /* 0x000000000a027229 */ /* 0x008f0c0000000002 */ /*01a0*/ DADD R2, R12, R2 ; /* 0x000000000c027229 */ /* 0x010f4c0000000002 */ /*01b0*/ DADD R2, R14, R2 ; /* 0x000000000e027229 */ /* 0x020e0c0000000002 */ /*01c0*/ DADD R2, R16, R2 ; /* 0x0000000010027229 */ /* 0x001e0c0000000002 */ /*01d0*/ DADD R2, R18, R2 ; /* 0x0000000012027229 */ /* 0x001e0c0000000002 */ /*01e0*/ DADD R2, R20, R2 ; /* 0x0000000014027229 */ /* 0x0010620000000002 */ /*01f0*/ @!P0 BRA 0x390 ; /* 0x0000019000008947 */ /* 0x000fea0003800000 */ /*0200*/ IADD3 R4, R4, -0x800, RZ ; /* 0xfffff80004047810 */ /* 0x000fe20007ffe0ff */ /*0210*/ IMAD.MOV.U32 R5, RZ, RZ, 0x800 ; /* 0x00000800ff057424 */ /* 0x000fc800078e00ff */ /*0220*/ IMAD.WIDE R8, R5, 0x8, R6 ; /* 0x0000000805087825 */ /* 0x000fca00078e0206 */ /*0230*/ LDG.E.64.CONSTANT R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x001ea8000c1e9b00 */ /*0240*/ LDG.E.64.CONSTANT R12, [R8.64+0x800] ; /* 0x00080004080c7981 */ /* 0x000ee8000c1e9b00 */ /*0250*/ LDG.E.64.CONSTANT R14, [R8.64+0x1000] ; /* 0x00100004080e7981 */ /* 0x000f28000c1e9b00 */ /*0260*/ LDG.E.64.CONSTANT R16, [R8.64+0x1800] ; /* 0x0018000408107981 */ /* 0x000f68000c1e9b00 */ /*0270*/ LDG.E.64.CONSTANT R18, [R8.64+0x2000] ; /* 0x0020000408127981 */ /* 0x000f68000c1e9b00 */ /*0280*/ LDG.E.64.CONSTANT R20, [R8.64+0x2800] ; /* 0x0028000408147981 */ /* 0x001f68000c1e9b00 */ /*0290*/ LDG.E.64.CONSTANT R22, [R8.64+0x3000] ; /* 0x0030000408167981 */ /* 0x000f68000c1e9b00 */ /*02a0*/ LDG.E.64.CONSTANT R24, [R8.64+0x3800] ; /* 0x0038000408187981 */ /* 0x000f62000c1e9b00 */ /*02b0*/ DADD R10, R10, R2 ; /* 0x000000000a0a7229 */ /* 0x0060c40000000002 */ /*02c0*/ IADD3 R2, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005027a10 */ /* 0x001fc80007ffe1ff */ /*02d0*/ DADD R10, R12, R10 ; /* 0x000000000c0a7229 */ /* 0x008f22000000000a */ /*02e0*/ ISETP.GE.AND P0, PT, R2, 0x800, PT ; /* 0x000008000200780c */ /* 0x000fca0003f06270 */ /*02f0*/ DADD R10, R14, R10 ; /* 0x000000000e0a7229 */ /* 0x010f4c000000000a */ /*0300*/ DADD R10, R16, R10 ; /* 0x00000000100a7229 */ /* 0x020e0c000000000a */ /*0310*/ DADD R10, R18, R10 ; /* 0x00000000120a7229 */ /* 0x001e0c000000000a */ /*0320*/ DADD R10, R20, R10 ; /* 0x00000000140a7229 */ /* 0x001e0c000000000a */ /*0330*/ DADD R10, R22, R10 ; /* 0x00000000160a7229 */ /* 0x001e0c000000000a */ /*0340*/ DADD R2, R24, R10 ; /* 0x0000000018027229 */ /* 0x001062000000000a */ /*0350*/ @!P0 BRA 0xc10 ; /* 0x000008b000008947 */ /* 0x000fec0003800000 */ /*0360*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fc80007ffe0ff */ /*0370*/ ISETP.GT.AND P0, PT, R5, R4, PT ; /* 0x000000040500720c */ /* 0x000fda0003f04270 */ /*0380*/ @!P0 BRA 0x220 ; /* 0xfffffe9000008947 */ /* 0x000fea000383ffff */ /*0390*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fda0003f06270 */ /*03a0*/ @P0 BRA 0xc10 ; /* 0x0000086000000947 */ /* 0x000fea0003800000 */ /*03b0*/ IADD3 R21, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005157a10 */ /* 0x001fe20007ffe1ff */ /*03c0*/ BSSY B1, 0xc10 ; /* 0x0000084000017945 */ /* 0x000fe60003800000 */ /*03d0*/ ISETP.GE.AND P0, PT, R0, R21, PT ; /* 0x000000150000720c */ /* 0x000fda0003f06270 */ /*03e0*/ @P0 BRA 0xc00 ; /* 0x0000081000000947 */ /* 0x000fea0003800000 */ /*03f0*/ LOP3.LUT R4, RZ, R0, RZ, 0x33, !PT ; /* 0x00000000ff047212 */ /* 0x000fe200078e33ff */ /*0400*/ BSSY B2, 0x580 ; /* 0x0000017000027945 */ /* 0x000fe20003800000 */ /*0410*/ IMAD.MOV.U32 R20, RZ, RZ, R0 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0000 */ /*0420*/ IADD3 R6, -R5, c[0x0][0x170], R4 ; /* 0x00005c0005067a10 */ /* 0x000fc80007ffe104 */ /*0430*/ LEA.HI R4, R6.reuse, 0x1, RZ, 0x18 ; /* 0x0000000106047811 */ /* 0x040fe400078fc0ff */ /*0440*/ ISETP.GE.U32.AND P1, PT, R6, 0x300, PT ; /* 0x000003000600780c */ /* 0x000fe40003f26070 */ /*0450*/ LOP3.LUT P0, R4, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304047812 */ /* 0x000fda000780c0ff */ /*0460*/ @!P0 BRA 0x570 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0470*/ IMAD.IADD R6, R0, 0x1, R5 ; /* 0x0000000100067824 */ /* 0x000fe400078e0205 */ /*0480*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fe400078e00ff */ /*0490*/ IMAD.MOV.U32 R20, RZ, RZ, R0 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0000 */ /*04a0*/ IMAD.WIDE R6, R6, R7, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fc800078e0207 */ /*04b0*/ IMAD.MOV.U32 R8, RZ, RZ, R6 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0006 */ /*04c0*/ IMAD.MOV.U32 R9, RZ, RZ, R7 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0007 */ /*04d0*/ IMAD.MOV.U32 R6, RZ, RZ, R8 ; /* 0x000000ffff067224 */ /* 0x001fe400078e0008 */ /*04e0*/ IMAD.MOV.U32 R7, RZ, RZ, R9 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0009 */ /*04f0*/ LDG.E.64.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e9b00 */ /*0500*/ IADD3 R4, R4, -0x1, RZ ; /* 0xffffffff04047810 */ /* 0x000fe40007ffe0ff */ /*0510*/ IADD3 R8, P2, R8, 0x800, RZ ; /* 0x0000080008087810 */ /* 0x000fe40007f5e0ff */ /*0520*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f05270 */ /*0530*/ IADD3 R20, R20, 0x100, RZ ; /* 0x0000010014147810 */ /* 0x000fe20007ffe0ff */ /*0540*/ IMAD.X R9, RZ, RZ, R9, P2 ; /* 0x000000ffff097224 */ /* 0x000fe200010e0609 */ /*0550*/ DADD R2, R6, R2 ; /* 0x0000000006027229 */ /* 0x0060520000000002 */ /*0560*/ @P0 BRA 0x4d0 ; /* 0xffffff6000000947 */ /* 0x000fea000383ffff */ /*0570*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0580*/ @!P1 BRA 0xc00 ; /* 0x0000067000009947 */ /* 0x000fea0003800000 */ /*0590*/ IMAD.IADD R7, R21, 0x1, -R20 ; /* 0x0000000115077824 */ /* 0x001fe200078e0a14 */ /*05a0*/ BSSY B2, 0x950 ; /* 0x000003a000027945 */ /* 0x000fe20003800000 */ /*05b0*/ IMAD.IADD R6, R20, 0x1, R5 ; /* 0x0000000114067824 */ /* 0x000fe200078e0205 */ /*05c0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0f070 */ /*05d0*/ IMAD.MOV.U32 R9, RZ, RZ, 0x8 ; /* 0x00000008ff097424 */ /* 0x000fe200078e00ff */ /*05e0*/ ISETP.GT.AND P1, PT, R7, 0xc00, PT ; /* 0x00000c000700780c */ /* 0x000fe40003f24270 */ /*05f0*/ IADD3 R14, R6.reuse, 0x300, RZ ; /* 0x00000300060e7810 */ /* 0x040fe20007ffe0ff */ /*0600*/ IMAD.WIDE R4, R6.reuse, R9.reuse, c[0x0][0x160] ; /* 0x0000580006047625 */ /* 0x0c0fe200078e0209 */ /*0610*/ IADD3 R12, R6.reuse, 0x200, RZ ; /* 0x00000200060c7810 */ /* 0x040fe40007ffe0ff */ /*0620*/ IADD3 R8, R6, 0x100, RZ ; /* 0x0000010006087810 */ /* 0x000fe20007ffe0ff */ /*0630*/ IMAD.WIDE R14, R14, R9, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x000fc800078e0209 */ /*0640*/ IMAD.WIDE R12, R12, R9, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc800078e0209 */ /*0650*/ IMAD.WIDE R8, R8, R9, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0209 */ /*0660*/ @!P1 BRA 0x940 ; /* 0x000002d000009947 */ /* 0x000fea0003800000 */ /*0670*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0680*/ IADD3 R23, R21, -0xc00, RZ ; /* 0xfffff40015177810 */ /* 0x000fe40007ffe0ff */ /*0690*/ LDG.E.64.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x0010a8000c1e9b00 */ /*06a0*/ LDG.E.64.CONSTANT R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x000728000c1e9b00 */ /*06b0*/ LDG.E.64.CONSTANT R18, [R12.64] ; /* 0x000000040c127981 */ /* 0x000b28000c1e9b00 */ /*06c0*/ LDG.E.64.CONSTANT R46, [R14.64] ; /* 0x000000040e2e7981 */ /* 0x002328000c1e9b00 */ /*06d0*/ LDG.E.64.CONSTANT R44, [R4.64+0x2000] ; /* 0x00200004042c7981 */ /* 0x000128000c1e9b00 */ /*06e0*/ LDG.E.64.CONSTANT R42, [R8.64+0x2000] ; /* 0x00200004082a7981 */ /* 0x000728000c1e9b00 */ /*06f0*/ LDG.E.64.CONSTANT R40, [R12.64+0x2000] ; /* 0x002000040c287981 */ /* 0x000b28000c1e9b00 */ /*0700*/ LDG.E.64.CONSTANT R38, [R14.64+0x2000] ; /* 0x002000040e267981 */ /* 0x000328000c1e9b00 */ /*0710*/ LDG.E.64.CONSTANT R36, [R4.64+0x4000] ; /* 0x0040000404247981 */ /* 0x000128000c1e9b00 */ /*0720*/ LDG.E.64.CONSTANT R34, [R8.64+0x4000] ; /* 0x0040000408227981 */ /* 0x000728000c1e9b00 */ /*0730*/ LDG.E.64.CONSTANT R32, [R12.64+0x4000] ; /* 0x004000040c207981 */ /* 0x000b28000c1e9b00 */ /*0740*/ LDG.E.64.CONSTANT R30, [R14.64+0x4000] ; /* 0x004000040e1e7981 */ /* 0x000328000c1e9b00 */ /*0750*/ LDG.E.64.CONSTANT R28, [R4.64+0x6000] ; /* 0x00600004041c7981 */ /* 0x000128000c1e9b00 */ /*0760*/ LDG.E.64.CONSTANT R26, [R8.64+0x6000] ; /* 0x00600004081a7981 */ /* 0x000728000c1e9b00 */ /*0770*/ LDG.E.64.CONSTANT R24, [R12.64+0x6000] ; /* 0x006000040c187981 */ /* 0x000b28000c1e9b00 */ /*0780*/ LDG.E.64.CONSTANT R16, [R14.64+0x6000] ; /* 0x006000040e107981 */ /* 0x000322000c1e9b00 */ /*0790*/ IADD3 R20, R20, 0x1000, RZ ; /* 0x0000100014147810 */ /* 0x000fc40007ffe0ff */ /*07a0*/ IADD3 R8, P4, R8, 0x8000, RZ ; /* 0x0000800008087810 */ /* 0x008fe40007f9e0ff */ /*07b0*/ ISETP.GE.AND P1, PT, R20, R23, PT ; /* 0x000000171400720c */ /* 0x000fe40003f26270 */ /*07c0*/ IADD3 R12, P3, R12, 0x8000, RZ ; /* 0x000080000c0c7810 */ /* 0x020fe20007f7e0ff */ /*07d0*/ IMAD.X R9, RZ, RZ, R9, P4 ; /* 0x000000ffff097224 */ /* 0x000fe200020e0609 */ /*07e0*/ IADD3 R4, P5, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fe40007fbe0ff */ /*07f0*/ IADD3 R14, P2, R14, 0x8000, RZ ; /* 0x000080000e0e7810 */ /* 0x002fe20007f5e0ff */ /*0800*/ IMAD.X R13, RZ, RZ, R13, P3 ; /* 0x000000ffff0d7224 */ /* 0x000fe400018e060d */ /*0810*/ IMAD.X R5, RZ, RZ, R5, P5 ; /* 0x000000ffff057224 */ /* 0x000fc400028e0605 */ /*0820*/ IMAD.X R15, RZ, RZ, R15, P2 ; /* 0x000000ffff0f7224 */ /* 0x000fe200010e060f */ /*0830*/ DADD R6, R6, R2 ; /* 0x0000000006067229 */ /* 0x004f0c0000000002 */ /*0840*/ DADD R6, R6, R10 ; /* 0x0000000006067229 */ /* 0x010e0c000000000a */ /*0850*/ DADD R6, R6, R18 ; /* 0x0000000006067229 */ /* 0x001e0c0000000012 */ /*0860*/ DADD R6, R6, R46 ; /* 0x0000000006067229 */ /* 0x001e0c000000002e */ /*0870*/ DADD R6, R6, R44 ; /* 0x0000000006067229 */ /* 0x001e0c000000002c */ /*0880*/ DADD R6, R6, R42 ; /* 0x0000000006067229 */ /* 0x001e0c000000002a */ /*0890*/ DADD R6, R6, R40 ; /* 0x0000000006067229 */ /* 0x001e0c0000000028 */ /*08a0*/ DADD R6, R6, R38 ; /* 0x0000000006067229 */ /* 0x001e0c0000000026 */ /*08b0*/ DADD R6, R6, R36 ; /* 0x0000000006067229 */ /* 0x001e0c0000000024 */ /*08c0*/ DADD R6, R6, R34 ; /* 0x0000000006067229 */ /* 0x001e0c0000000022 */ /*08d0*/ DADD R6, R6, R32 ; /* 0x0000000006067229 */ /* 0x001e0c0000000020 */ /*08e0*/ DADD R6, R6, R30 ; /* 0x0000000006067229 */ /* 0x001e0c000000001e */ /*08f0*/ DADD R6, R6, R28 ; /* 0x0000000006067229 */ /* 0x001e0c000000001c */ /*0900*/ DADD R6, R6, R26 ; /* 0x0000000006067229 */ /* 0x001e0c000000001a */ /*0910*/ DADD R6, R6, R24 ; /* 0x0000000006067229 */ /* 0x001e0c0000000018 */ /*0920*/ DADD R2, R6, R16 ; /* 0x0000000006027229 */ /* 0x0010620000000010 */ /*0930*/ @!P1 BRA 0x690 ; /* 0xfffffd5000009947 */ /* 0x000fea000383ffff */ /*0940*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0950*/ IMAD.IADD R6, R21, 0x1, -R20 ; /* 0x0000000115067824 */ /* 0x001fe200078e0a14 */ /*0960*/ BSSY B2, 0xb40 ; /* 0x000001d000027945 */ /* 0x000fe80003800000 */ /*0970*/ ISETP.GT.AND P1, PT, R6, 0x400, PT ; /* 0x000004000600780c */ /* 0x000fda0003f24270 */ /*0980*/ @!P1 BRA 0xb30 ; /* 0x000001a000009947 */ /* 0x000fea0003800000 */ /*0990*/ LDG.E.64.CONSTANT R24, [R4.64] ; /* 0x0000000404187981 */ /* 0x0000a8000c1e9b00 */ /*09a0*/ LDG.E.64.CONSTANT R26, [R8.64] ; /* 0x00000004081a7981 */ /* 0x000728000c1e9b00 */ /*09b0*/ LDG.E.64.CONSTANT R28, [R12.64] ; /* 0x000000040c1c7981 */ /* 0x000b28000c1e9b00 */ /*09c0*/ LDG.E.64.CONSTANT R10, [R14.64] ; /* 0x000000040e0a7981 */ /* 0x000328000c1e9b00 */ /*09d0*/ LDG.E.64.CONSTANT R16, [R4.64+0x2000] ; /* 0x0020000404107981 */ /* 0x000128000c1e9b00 */ /*09e0*/ LDG.E.64.CONSTANT R18, [R8.64+0x2000] ; /* 0x0020000408127981 */ /* 0x000728000c1e9b00 */ /*09f0*/ LDG.E.64.CONSTANT R22, [R12.64+0x2000] ; /* 0x002000040c167981 */ /* 0x000b28000c1e9b00 */ /*0a00*/ LDG.E.64.CONSTANT R6, [R14.64+0x2000] ; /* 0x002000040e067981 */ /* 0x000322000c1e9b00 */ /*0a10*/ IADD3 R4, P4, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fc40007f9e0ff */ /*0a20*/ IADD3 R8, P3, R8, 0x4000, RZ ; /* 0x0000400008087810 */ /* 0x008fe40007f7e0ff */ /*0a30*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0e170 */ /*0a40*/ IMAD.X R5, RZ, RZ, R5, P4 ; /* 0x000000ffff057224 */ /* 0x000fe200020e0605 */ /*0a50*/ IADD3 R12, P2, R12, 0x4000, RZ ; /* 0x000040000c0c7810 */ /* 0x020fe20007f5e0ff */ /*0a60*/ IMAD.X R9, RZ, RZ, R9, P3 ; /* 0x000000ffff097224 */ /* 0x000fe200018e0609 */ /*0a70*/ IADD3 R20, R20, 0x800, RZ ; /* 0x0000080014147810 */ /* 0x000fe40007ffe0ff */ /*0a80*/ IADD3 R14, P1, R14, 0x4000, RZ ; /* 0x000040000e0e7810 */ /* 0x002fe20007f3e0ff */ /*0a90*/ IMAD.X R13, RZ, RZ, R13, P2 ; /* 0x000000ffff0d7224 */ /* 0x000fc800010e060d */ /*0aa0*/ IMAD.X R15, RZ, RZ, R15, P1 ; /* 0x000000ffff0f7224 */ /* 0x000fe200008e060f */ /*0ab0*/ DADD R24, R2, R24 ; /* 0x0000000002187229 */ /* 0x004f0c0000000018 */ /*0ac0*/ DADD R24, R24, R26 ; /* 0x0000000018187229 */ /* 0x010e0c000000001a */ /*0ad0*/ DADD R24, R24, R28 ; /* 0x0000000018187229 */ /* 0x001e0c000000001c */ /*0ae0*/ DADD R10, R24, R10 ; /* 0x00000000180a7229 */ /* 0x001e0c000000000a */ /*0af0*/ DADD R10, R10, R16 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000010 */ /*0b00*/ DADD R10, R10, R18 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000012 */ /*0b10*/ DADD R10, R10, R22 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000016 */ /*0b20*/ DADD R2, R10, R6 ; /* 0x000000000a027229 */ /* 0x00104c0000000006 */ /*0b30*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0b40*/ ISETP.LT.OR P0, PT, R20, R21, P0 ; /* 0x000000151400720c */ /* 0x000fe20000701670 */ /*0b50*/ IMAD.MOV.U32 R16, RZ, RZ, R4 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0004 */ /*0b60*/ IMAD.MOV.U32 R17, RZ, RZ, R5 ; /* 0x000000ffff117224 */ /* 0x000fd400078e0005 */ /*0b70*/ @!P0 BRA 0xc00 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*0b80*/ LDG.E.64.CONSTANT R4, [R16.64] ; /* 0x0000000410047981 */ /* 0x000ea8000c1e9b00 */ /*0b90*/ LDG.E.64.CONSTANT R6, [R8.64] ; /* 0x0000000408067981 */ /* 0x0010e8000c1e9b00 */ /*0ba0*/ LDG.E.64.CONSTANT R10, [R14.64] ; /* 0x000000040e0a7981 */ /* 0x000f28000c1e9b00 */ /*0bb0*/ LDG.E.64.CONSTANT R8, [R12.64] ; /* 0x000000040c087981 */ /* 0x001f62000c1e9b00 */ /*0bc0*/ DADD R4, R2, R4 ; /* 0x0000000002047229 */ /* 0x006ecc0000000004 */ /*0bd0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x008f4c0000000006 */ /*0be0*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x020f0c0000000008 */ /*0bf0*/ DADD R2, R4, R10 ; /* 0x0000000004027229 */ /* 0x01004c000000000a */ /*0c00*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0c10*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x003fe800000e0000 */ /*0c20*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*0c30*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e620000000000 */ /*0c40*/ DADD R4, R4, R2 ; /* 0x0000000004047229 */ /* 0x001e220000000002 */ /*0c50*/ ISETP.GT.AND P0, PT, R10, 0x1e, PT ; /* 0x0000001e0a00780c */ /* 0x002fc40003f04270 */ /*0c60*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fce0003f25270 */ /*0c70*/ FSEL R6, R2, R4, P0 ; /* 0x0000000402067208 */ /* 0x001fe40000000000 */ /*0c80*/ FSEL R7, R3, R5, P0 ; /* 0x0000000503077208 */ /* 0x000fe40000000000 */ /*0c90*/ ISETP.GT.AND P0, PT, R10, 0x1d, PT ; /* 0x0000001d0a00780c */ /* 0x000fe20003f04270 */ /*0ca0*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe800000e0000 */ /*0cb0*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2400000e0000 */ /*0cc0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e140000000006 */ /*0cd0*/ FSEL R4, R6, R4, P0 ; /* 0x0000000406047208 */ /* 0x001fe40000000000 */ /*0ce0*/ FSEL R5, R7, R5, P0 ; /* 0x0000000507057208 */ /* 0x000fe40000000000 */ /*0cf0*/ ISETP.GT.AND P0, PT, R10, 0x1b, PT ; /* 0x0000001b0a00780c */ /* 0x000fe20003f04270 */ /*0d00*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*0d10*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*0d20*/ DADD R2, R2, R4 ; /* 0x0000000002027229 */ /* 0x001e140000000004 */ /*0d30*/ FSEL R8, R4, R2, P0 ; /* 0x0000000204087208 */ /* 0x001fe40000000000 */ /*0d40*/ FSEL R9, R5, R3, P0 ; /* 0x0000000305097208 */ /* 0x000fe40000000000 */ /*0d50*/ ISETP.GT.AND P0, PT, R10, 0x17, PT ; /* 0x000000170a00780c */ /* 0x000fe20003f04270 */ /*0d60*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe200000e0000 */ /*0d70*/ @!P1 SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff059819 */ /* 0x000fc60000011400 */ /*0d80*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e2200000e0000 */ /*0d90*/ @!P1 LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005059211 */ /* 0x000fc800078f28ff */ /*0da0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff059819 */ /* 0x000fca0000011405 */ /*0db0*/ @!P1 IMAD.SHL.U32 R5, R5, 0x8, RZ ; /* 0x0000000805059824 */ /* 0x000fe200078e00ff */ /*0dc0*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*0dd0*/ FSEL R6, R8, R2, P0 ; /* 0x0000000208067208 */ /* 0x001fe40000000000 */ /*0de0*/ FSEL R7, R9, R3, P0 ; /* 0x0000000309077208 */ /* 0x000fe40000000000 */ /*0df0*/ ISETP.GT.AND P0, PT, R10, 0xf, PT ; /* 0x0000000f0a00780c */ /* 0x000fe20003f04270 */ /*0e00*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*0e10*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*0e20*/ DADD R2, R2, R6 ; /* 0x0000000002027229 */ /* 0x001e140000000006 */ /*0e30*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x001fe40000000000 */ /*0e40*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe40000000000 */ /*0e50*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*0e60*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*0e70*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0e80*/ @P0 BRA 0x3d50 ; /* 0x00002ec000000947 */ /* 0x000fea0003800000 */ /*0e90*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*0ea0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*0eb0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*0ec0*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea80000000c00 */ /*0ed0*/ LDS.64 R16, [0x40] ; /* 0x00004000ff107984 */ /* 0x000ee20000000a00 */ /*0ee0*/ DADD R4, R2, R4 ; /* 0x0000000002047229 */ /* 0x001e0c0000000004 */ /*0ef0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e4c0000000006 */ /*0f00*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x002e0c0000000008 */ /*0f10*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x001e8c000000000a */ /*0f20*/ DADD R4, R4, R12 ; /* 0x0000000004047229 */ /* 0x004e0c000000000c */ /*0f30*/ DADD R4, R4, R14 ; /* 0x0000000004047229 */ /* 0x001ecc000000000e */ /*0f40*/ DADD R2, R4, R16 ; /* 0x0000000004027229 */ /* 0x0080620000000010 */ /*0f50*/ BRA 0x3d50 ; /* 0x00002df000007947 */ /* 0x000fea0003800000 */ /*0f60*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*0f70*/ BSSY B1, 0x1000 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*0f80*/ IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0000 */ /*0f90*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fd4000001ff00 */ /*0fa0*/ @P0 BRA 0xff0 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*0fb0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x000fc800078e00ff */ /*0fc0*/ IMAD.WIDE R2, R0, R3, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fcc00078e0203 */ /*0fd0*/ LDG.E.64.CONSTANT R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e9b00 */ /*0fe0*/ IADD3 R5, R0, 0x100, RZ ; /* 0x0000010000057810 */ /* 0x000fc60007ffe0ff */ /*0ff0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1000*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*1010*/ BSSY B1, 0x16e0 ; /* 0x000006c000017945 */ /* 0x000fd80003800000 */ /*1020*/ @P0 BRA 0x16d0 ; /* 0x000006a000000947 */ /* 0x000fea0003800000 */ /*1030*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*1040*/ BSSY B2, 0x1190 ; /* 0x0000014000027945 */ /* 0x000fe60003800000 */ /*1050*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*1060*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*1070*/ ISETP.GE.U32.AND P1, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f26070 */ /*1080*/ LOP3.LUT P0, R8, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306087812 */ /* 0x000fda000780c0ff */ /*1090*/ @!P0 BRA 0x1180 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*10a0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*10b0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fc800078e0206 */ /*10c0*/ IMAD.MOV.U32 R9, RZ, RZ, R6 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0006 */ /*10d0*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*10e0*/ IMAD.MOV.U32 R6, RZ, RZ, R9 ; /* 0x000000ffff067224 */ /* 0x001fe400078e0009 */ /*10f0*/ IMAD.MOV.U32 R7, RZ, RZ, R10 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e000a */ /*1100*/ LDG.E.64.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e9b00 */ /*1110*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*1120*/ IADD3 R9, P2, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fe40007f5e0ff */ /*1130*/ ISETP.NE.AND P0, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f05270 */ /*1140*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe20007ffe0ff */ /*1150*/ IMAD.X R10, RZ, RZ, R10, P2 ; /* 0x000000ffff0a7224 */ /* 0x000fe200010e060a */ /*1160*/ DADD R2, R6, R2 ; /* 0x0000000006027229 */ /* 0x0260520000000002 */ /*1170*/ @P0 BRA 0x10e0 ; /* 0xffffff6000000947 */ /* 0x000fea000383ffff */ /*1180*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1190*/ @!P1 BRA 0x16d0 ; /* 0x0000053000009947 */ /* 0x000fea0003800000 */ /*11a0*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x001fe20007ffe1ff */ /*11b0*/ BSSY B2, 0x1490 ; /* 0x000002d000027945 */ /* 0x000fe20003800000 */ /*11c0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*11d0*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe20003f24270 */ /*11e0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*11f0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fd000078e0206 */ /*1200*/ @!P1 BRA 0x1480 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*1210*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1220*/ IADD3 R30, R4, -0xc00, RZ ; /* 0xfffff400041e7810 */ /* 0x000fe40007ffe0ff */ /*1230*/ LDG.E.64.CONSTANT R32, [R6.64] ; /* 0x0000000406207981 */ /* 0x0010a8000c1e9b00 */ /*1240*/ LDG.E.64.CONSTANT R34, [R6.64+0x800] ; /* 0x0008000406227981 */ /* 0x0000e8000c1e9b00 */ /*1250*/ LDG.E.64.CONSTANT R36, [R6.64+0x1000] ; /* 0x0010000406247981 */ /* 0x000128000c1e9b00 */ /*1260*/ LDG.E.64.CONSTANT R38, [R6.64+0x1800] ; /* 0x0018000406267981 */ /* 0x000128000c1e9b00 */ /*1270*/ LDG.E.64.CONSTANT R40, [R6.64+0x2000] ; /* 0x0020000406287981 */ /* 0x000128000c1e9b00 */ /*1280*/ LDG.E.64.CONSTANT R28, [R6.64+0x2800] ; /* 0x00280004061c7981 */ /* 0x000128000c1e9b00 */ /*1290*/ LDG.E.64.CONSTANT R26, [R6.64+0x3000] ; /* 0x00300004061a7981 */ /* 0x000128000c1e9b00 */ /*12a0*/ LDG.E.64.CONSTANT R24, [R6.64+0x3800] ; /* 0x0038000406187981 */ /* 0x000128000c1e9b00 */ /*12b0*/ LDG.E.64.CONSTANT R22, [R6.64+0x4000] ; /* 0x0040000406167981 */ /* 0x000128000c1e9b00 */ /*12c0*/ LDG.E.64.CONSTANT R20, [R6.64+0x4800] ; /* 0x0048000406147981 */ /* 0x000128000c1e9b00 */ /*12d0*/ LDG.E.64.CONSTANT R18, [R6.64+0x5000] ; /* 0x0050000406127981 */ /* 0x000128000c1e9b00 */ /*12e0*/ LDG.E.64.CONSTANT R16, [R6.64+0x5800] ; /* 0x0058000406107981 */ /* 0x000128000c1e9b00 */ /*12f0*/ LDG.E.64.CONSTANT R14, [R6.64+0x6000] ; /* 0x00600004060e7981 */ /* 0x000128000c1e9b00 */ /*1300*/ LDG.E.64.CONSTANT R12, [R6.64+0x6800] ; /* 0x00680004060c7981 */ /* 0x000128000c1e9b00 */ /*1310*/ LDG.E.64.CONSTANT R8, [R6.64+0x7000] ; /* 0x0070000406087981 */ /* 0x000128000c1e9b00 */ /*1320*/ LDG.E.64.CONSTANT R10, [R6.64+0x7800] ; /* 0x00780004060a7981 */ /* 0x000122000c1e9b00 */ /*1330*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*1340*/ ISETP.GE.AND P1, PT, R5, R30, PT ; /* 0x0000001e0500720c */ /* 0x000fe40003f26270 */ /*1350*/ IADD3 R6, P2, R6, 0x8000, RZ ; /* 0x0000800006067810 */ /* 0x001fca0007f5e0ff */ /*1360*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fe200010e0607 */ /*1370*/ DADD R32, R32, R2 ; /* 0x0000000020207229 */ /* 0x026ecc0000000002 */ /*1380*/ DADD R32, R32, R34 ; /* 0x0000000020207229 */ /* 0x008f0c0000000022 */ /*1390*/ DADD R32, R32, R36 ; /* 0x0000000020207229 */ /* 0x010e0c0000000024 */ /*13a0*/ DADD R32, R32, R38 ; /* 0x0000000020207229 */ /* 0x001e0c0000000026 */ /*13b0*/ DADD R32, R32, R40 ; /* 0x0000000020207229 */ /* 0x001e0c0000000028 */ /*13c0*/ DADD R28, R32, R28 ; /* 0x00000000201c7229 */ /* 0x001e0c000000001c */ /*13d0*/ DADD R26, R28, R26 ; /* 0x000000001c1a7229 */ /* 0x001e0c000000001a */ /*13e0*/ DADD R24, R26, R24 ; /* 0x000000001a187229 */ /* 0x001e0c0000000018 */ /*13f0*/ DADD R22, R24, R22 ; /* 0x0000000018167229 */ /* 0x001e0c0000000016 */ /*1400*/ DADD R20, R22, R20 ; /* 0x0000000016147229 */ /* 0x001e0c0000000014 */ /*1410*/ DADD R18, R20, R18 ; /* 0x0000000014127229 */ /* 0x001e0c0000000012 */ /*1420*/ DADD R16, R18, R16 ; /* 0x0000000012107229 */ /* 0x001e0c0000000010 */ /*1430*/ DADD R14, R16, R14 ; /* 0x00000000100e7229 */ /* 0x001e0c000000000e */ /*1440*/ DADD R12, R14, R12 ; /* 0x000000000e0c7229 */ /* 0x001e0c000000000c */ /*1450*/ DADD R8, R12, R8 ; /* 0x000000000c087229 */ /* 0x001e0c0000000008 */ /*1460*/ DADD R2, R8, R10 ; /* 0x0000000008027229 */ /* 0x001062000000000a */ /*1470*/ @!P1 BRA 0x1230 ; /* 0xfffffdb000009947 */ /* 0x000fea000383ffff */ /*1480*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1490*/ IADD3 R8, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x001fe20007ffe1ff */ /*14a0*/ BSSY B2, 0x1630 ; /* 0x0000018000027945 */ /* 0x000fe60003800000 */ /*14b0*/ ISETP.GT.AND P1, PT, R8, 0x400, PT ; /* 0x000004000800780c */ /* 0x000fda0003f24270 */ /*14c0*/ @!P1 BRA 0x1620 ; /* 0x0000015000009947 */ /* 0x000fea0003800000 */ /*14d0*/ LDG.E.64.CONSTANT R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x000ea8000c1e9b00 */ /*14e0*/ LDG.E.64.CONSTANT R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x000ee8000c1e9b00 */ /*14f0*/ LDG.E.64.CONSTANT R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000f28000c1e9b00 */ /*1500*/ LDG.E.64.CONSTANT R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000128000c1e9b00 */ /*1510*/ LDG.E.64.CONSTANT R16, [R6.64+0x2000] ; /* 0x0020000406107981 */ /* 0x000128000c1e9b00 */ /*1520*/ LDG.E.64.CONSTANT R18, [R6.64+0x2800] ; /* 0x0028000406127981 */ /* 0x000128000c1e9b00 */ /*1530*/ LDG.E.64.CONSTANT R20, [R6.64+0x3000] ; /* 0x0030000406147981 */ /* 0x000128000c1e9b00 */ /*1540*/ LDG.E.64.CONSTANT R22, [R6.64+0x3800] ; /* 0x0038000406167981 */ /* 0x000122000c1e9b00 */ /*1550*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40003f0e170 */ /*1560*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fe20007ffe0ff */ /*1570*/ DADD R8, R2, R8 ; /* 0x0000000002087229 */ /* 0x026ecc0000000008 */ /*1580*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x008324000000000a */ /*1590*/ IADD3 R10, P1, R6, 0x4000, RZ ; /* 0x00004000060a7810 */ /* 0x002fc80007f3e0ff */ /*15a0*/ DADD R8, R8, R12 ; /* 0x0000000008087229 */ /* 0x010e62000000000c */ /*15b0*/ IMAD.X R7, RZ, RZ, R7, P1 ; /* 0x000000ffff077224 */ /* 0x001fe400008e0607 */ /*15c0*/ IMAD.MOV.U32 R6, RZ, RZ, R10 ; /* 0x000000ffff067224 */ /* 0x000fc600078e000a */ /*15d0*/ DADD R8, R8, R14 ; /* 0x0000000008087229 */ /* 0x002e0c000000000e */ /*15e0*/ DADD R8, R8, R16 ; /* 0x0000000008087229 */ /* 0x001e0c0000000010 */ /*15f0*/ DADD R8, R8, R18 ; /* 0x0000000008087229 */ /* 0x001e0c0000000012 */ /*1600*/ DADD R8, R8, R20 ; /* 0x0000000008087229 */ /* 0x001e0c0000000014 */ /*1610*/ DADD R2, R8, R22 ; /* 0x0000000008027229 */ /* 0x00104c0000000016 */ /*1620*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1630*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*1640*/ @!P0 BRA 0x16d0 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*1650*/ LDG.E.64.CONSTANT R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x001ea8000c1e9b00 */ /*1660*/ LDG.E.64.CONSTANT R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x000ee8000c1e9b00 */ /*1670*/ LDG.E.64.CONSTANT R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000f28000c1e9b00 */ /*1680*/ LDG.E.64.CONSTANT R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000f22000c1e9b00 */ /*1690*/ DADD R8, R2, R8 ; /* 0x0000000002087229 */ /* 0x026ecc0000000008 */ /*16a0*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x008f0c000000000a */ /*16b0*/ DADD R8, R8, R12 ; /* 0x0000000008087229 */ /* 0x010e0c000000000c */ /*16c0*/ DADD R2, R8, R14 ; /* 0x0000000008027229 */ /* 0x00104c000000000e */ /*16d0*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*16e0*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x001e220000000000 */ /*16f0*/ ISETP.GT.AND P0, PT, R4, 0xff, PT ; /* 0x000000ff0400780c */ /* 0x000fe40003f04270 */ /*1700*/ SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff057819 */ /* 0x000fc80000011400 */ /*1710*/ LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005057211 */ /* 0x000fc800078f28ff */ /*1720*/ SHF.R.S32.HI R7, RZ, 0x5, R5 ; /* 0x00000005ff077819 */ /* 0x000fca0000011405 */ /*1730*/ IMAD.SHL.U32 R5, R7, 0x8, RZ ; /* 0x0000000807057824 */ /* 0x000fe200078e00ff */ /*1740*/ @P0 BRA 0x1c30 ; /* 0x000004e000000947 */ /* 0x000fea0003800000 */ /*1750*/ IMAD.SHL.U32 R7, R7, 0x20, RZ ; /* 0x0000002007077824 */ /* 0x000fe200078e00ff */ /*1760*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*1770*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*1780*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*1790*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*17a0*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fc40003f04270 */ /*17b0*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*17c0*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fc80000000000 */ /*17d0*/ ISETP.GE.AND P0, PT, R6, R7, PT ; /* 0x000000070600720c */ /* 0x000fe20003f06270 */ /*17e0*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x022fe800000e0007 */ /*17f0*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*1800*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x001e140000000002 */ /*1810*/ FSEL R10, R8, R2, !P0 ; /* 0x00000002080a7208 */ /* 0x001fe40004000000 */ /*1820*/ FSEL R11, R9, R3, !P0 ; /* 0x00000003090b7208 */ /* 0x000fe40004000000 */ /*1830*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*1840*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe200000e0007 */ /*1850*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fc60007ffe0ff */ /*1860*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*1870*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x001e14000000000a */ /*1880*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x001fe40000000000 */ /*1890*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fe40000000000 */ /*18a0*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*18b0*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe200000e0007 */ /*18c0*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fc60007ffe0ff */ /*18d0*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*18e0*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*18f0*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x001fe40000000000 */ /*1900*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fe40000000000 */ /*1910*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*1920*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe200000e0007 */ /*1930*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fc60007ffe0ff */ /*1940*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*1950*/ DADD R2, R2, R10 ; /* 0x0000000002027229 */ /* 0x001e14000000000a */ /*1960*/ FSEL R8, R10, R2, P0 ; /* 0x000000020a087208 */ /* 0x001fe40000000000 */ /*1970*/ FSEL R9, R11, R3, P0 ; /* 0x000000030b097208 */ /* 0x000fe40000000000 */ /*1980*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*1990*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*19a0*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*19b0*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*19c0*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*19d0*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*19e0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*19f0*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*1a00*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1a10*/ @P0 BRA 0x3d50 ; /* 0x0000233000000947 */ /* 0x000fea0003800000 */ /*1a20*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*1a30*/ ISETP.GT.AND P0, PT, R4.reuse, 0x20, PT ; /* 0x000000200400780c */ /* 0x040fe20003f04270 */ /*1a40*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fe200078e00ff */ /*1a50*/ ISETP.GE.AND P1, PT, R4, 0xe1, PT ; /* 0x000000e10400780c */ /* 0x000fe20003f26270 */ /*1a60*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*1a70*/ DADD R8, R2, R8 ; /* 0x0000000002087229 */ /* 0x002e540000000008 */ /*1a80*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x003fe40000000000 */ /*1a90*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*1aa0*/ ISETP.GT.AND P0, PT, R4, 0x40, PT ; /* 0x000000400400780c */ /* 0x000fc80003f04270 */ /*1ab0*/ DADD R10, R2, R10 ; /* 0x00000000020a7229 */ /* 0x000e14000000000a */ /*1ac0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x001fe40000000000 */ /*1ad0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*1ae0*/ LDS.128 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x000e220000000c00 */ /*1af0*/ ISETP.GT.AND P0, PT, R4, 0x60, PT ; /* 0x000000600400780c */ /* 0x000fc60003f04270 */ /*1b00*/ DADD R12, R12, R2 ; /* 0x000000000c0c7229 */ /* 0x004e540000000002 */ /*1b10*/ FSEL R2, R12, R2, P0 ; /* 0x000000020c027208 */ /* 0x002fe40000000000 */ /*1b20*/ FSEL R3, R13, R3, P0 ; /* 0x000000030d037208 */ /* 0x000fe40000000000 */ /*1b30*/ ISETP.GT.AND P0, PT, R4, 0x80, PT ; /* 0x000000800400780c */ /* 0x000fc80003f04270 */ /*1b40*/ DADD R14, R2, R14 ; /* 0x00000000020e7229 */ /* 0x000e54000000000e */ /*1b50*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x002fe40000000000 */ /*1b60*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fe40000000000 */ /*1b70*/ ISETP.GT.AND P0, PT, R4, 0xa0, PT ; /* 0x000000a00400780c */ /* 0x000fc80003f04270 */ /*1b80*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x001e140000000002 */ /*1b90*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*1ba0*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*1bb0*/ ISETP.GT.AND P0, PT, R4, 0xc0, PT ; /* 0x000000c00400780c */ /* 0x000fc80003f04270 */ /*1bc0*/ DADD R10, R2, R10 ; /* 0x00000000020a7229 */ /* 0x000e14000000000a */ /*1bd0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x001fe40000000000 */ /*1be0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe20000000000 */ /*1bf0*/ @!P1 BRA 0x3d50 ; /* 0x0000215000009947 */ /* 0x000fea0003800000 */ /*1c00*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*1c10*/ DADD R2, R2, R4 ; /* 0x0000000002027229 */ /* 0x0010620000000004 */ /*1c20*/ BRA 0x3d50 ; /* 0x0000212000007947 */ /* 0x000fea0003800000 */ /*1c30*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x022fe200000e0000 */ /*1c40*/ ISETP.GT.AND P0, PT, R6.reuse, 0x1e, PT ; /* 0x0000001e0600780c */ /* 0x041fe40003f04270 */ /*1c50*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f25270 */ /*1c60*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*1c70*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x001e140000000002 */ /*1c80*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x001fe40000000000 */ /*1c90*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fe40000000000 */ /*1ca0*/ ISETP.GT.AND P0, PT, R6, 0x1d, PT ; /* 0x0000001d0600780c */ /* 0x000fe20003f04270 */ /*1cb0*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*1cc0*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*1cd0*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x001e14000000000a */ /*1ce0*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x001fe40000000000 */ /*1cf0*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fe40000000000 */ /*1d00*/ ISETP.GT.AND P0, PT, R6, 0x1b, PT ; /* 0x0000001b0600780c */ /* 0x000fe20003f04270 */ /*1d10*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*1d20*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*1d30*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*1d40*/ FSEL R12, R8, R2, P0 ; /* 0x00000002080c7208 */ /* 0x001fe40000000000 */ /*1d50*/ FSEL R13, R9, R3, P0 ; /* 0x00000003090d7208 */ /* 0x000fe40000000000 */ /*1d60*/ ISETP.GT.AND P0, PT, R6, 0x17, PT ; /* 0x000000170600780c */ /* 0x000fe20003f04270 */ /*1d70*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*1d80*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*1d90*/ DADD R2, R2, R12 ; /* 0x0000000002027229 */ /* 0x001e14000000000c */ /*1da0*/ FSEL R10, R12, R2, P0 ; /* 0x000000020c0a7208 */ /* 0x001fe40000000000 */ /*1db0*/ FSEL R11, R13, R3, P0 ; /* 0x000000030d0b7208 */ /* 0x000fe40000000000 */ /*1dc0*/ ISETP.GT.AND P0, PT, R6, 0xf, PT ; /* 0x0000000f0600780c */ /* 0x000fe20003f04270 */ /*1dd0*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*1de0*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*1df0*/ DADD R2, R2, R10 ; /* 0x0000000002027229 */ /* 0x001e14000000000a */ /*1e00*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x001fe40000000000 */ /*1e10*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*1e20*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*1e30*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*1e40*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1e50*/ @P0 BRA 0x3d50 ; /* 0x00001ef000000947 */ /* 0x000fea0003800000 */ /*1e60*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*1e70*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*1e80*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*1e90*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea80000000c00 */ /*1ea0*/ LDS.64 R16, [0x40] ; /* 0x00004000ff107984 */ /* 0x000ee20000000a00 */ /*1eb0*/ DADD R4, R2, R4 ; /* 0x0000000002047229 */ /* 0x001e0c0000000004 */ /*1ec0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e4c0000000006 */ /*1ed0*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x002e0c0000000008 */ /*1ee0*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x001e8c000000000a */ /*1ef0*/ DADD R4, R4, R12 ; /* 0x0000000004047229 */ /* 0x004e0c000000000c */ /*1f00*/ DADD R4, R4, R14 ; /* 0x0000000004047229 */ /* 0x001ecc000000000e */ /*1f10*/ DADD R2, R4, R16 ; /* 0x0000000004027229 */ /* 0x0080620000000010 */ /*1f20*/ BRA 0x3d50 ; /* 0x00001e2000007947 */ /* 0x000fea0003800000 */ /*1f30*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff047624 */ /* 0x000fca00078e00ff */ /*1f40*/ ISETP.GE.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fda0003f06270 */ /*1f50*/ @!P0 BRA 0x2d90 ; /* 0x00000e3000008947 */ /* 0x000fea0003800000 */ /*1f60*/ IMAD.SHL.U32 R6, R0, 0x4, RZ ; /* 0x0000000400067824 */ /* 0x001fe400078e00ff */ /*1f70*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fc800078e00ff */ /*1f80*/ IMAD.WIDE.U32 R6, R6, R7, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fca00078e0007 */ /*1f90*/ LDG.E.128.CONSTANT R12, [R6.64] ; /* 0x00000004060c7981 */ /* 0x000ea8000c1e9d00 */ /*1fa0*/ LDG.E.128.CONSTANT R16, [R6.64+0x10] ; /* 0x0000100406107981 */ /* 0x000ee8000c1e9d00 */ /*1fb0*/ LDG.E.128.CONSTANT R20, [R6.64+0x2000] ; /* 0x0020000406147981 */ /* 0x000f28000c1e9d00 */ /*1fc0*/ LDG.E.128.CONSTANT R8, [R6.64+0x2010] ; /* 0x0020100406087981 */ /* 0x000f62000c1e9d00 */ /*1fd0*/ ISETP.GE.AND P0, PT, R4, 0x1000, PT ; /* 0x000010000400780c */ /* 0x000fe20003f06270 */ /*1fe0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x800 ; /* 0x00000800ff057424 */ /* 0x000fe200078e00ff */ /*1ff0*/ DADD R12, R12, R14 ; /* 0x000000000c0c7229 */ /* 0x004ecc000000000e */ /*2000*/ DADD R12, R16, R12 ; /* 0x00000000100c7229 */ /* 0x008e0c000000000c */ /*2010*/ DADD R12, R18, R12 ; /* 0x00000000120c7229 */ /* 0x001f0c000000000c */ /*2020*/ DADD R12, R20, R12 ; /* 0x00000000140c7229 */ /* 0x010e0c000000000c */ /*2030*/ DADD R12, R22, R12 ; /* 0x00000000160c7229 */ /* 0x001f4c000000000c */ /*2040*/ DADD R8, R8, R12 ; /* 0x0000000008087229 */ /* 0x020e0c000000000c */ /*2050*/ DADD R2, R10, R8 ; /* 0x000000000a027229 */ /* 0x0010620000000008 */ /*2060*/ @!P0 BRA 0x21c0 ; /* 0x0000015000008947 */ /* 0x000fea0003800000 */ /*2070*/ IADD3 R4, R4, -0x800, RZ ; /* 0xfffff80004047810 */ /* 0x000fe20007ffe0ff */ /*2080*/ IMAD.MOV.U32 R5, RZ, RZ, 0x800 ; /* 0x00000800ff057424 */ /* 0x000fc800078e00ff */ /*2090*/ IMAD.WIDE R20, R5, 0x8, R6 ; /* 0x0000000805147825 */ /* 0x000fca00078e0206 */ /*20a0*/ LDG.E.128.CONSTANT R24, [R20.64] ; /* 0x0000000414187981 */ /* 0x000ea8000c1e9d00 */ /*20b0*/ LDG.E.128.CONSTANT R16, [R20.64+0x10] ; /* 0x0000100414107981 */ /* 0x000ee8000c1e9d00 */ /*20c0*/ LDG.E.128.CONSTANT R8, [R20.64+0x2000] ; /* 0x0020000414087981 */ /* 0x001f28000c1e9d00 */ /*20d0*/ LDG.E.128.CONSTANT R12, [R20.64+0x2010] ; /* 0x00201004140c7981 */ /* 0x000f62000c1e9d00 */ /*20e0*/ DADD R24, R24, R2 ; /* 0x0000000018187229 */ /* 0x0060440000000002 */ /*20f0*/ IADD3 R2, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005027a10 */ /* 0x001fc80007ffe1ff */ /*2100*/ DADD R24, R26, R24 ; /* 0x000000001a187229 */ /* 0x002ee20000000018 */ /*2110*/ ISETP.GE.AND P0, PT, R2, 0x800, PT ; /* 0x000008000200780c */ /* 0x000fca0003f06270 */ /*2120*/ DADD R16, R16, R24 ; /* 0x0000000010107229 */ /* 0x008e0c0000000018 */ /*2130*/ DADD R16, R18, R16 ; /* 0x0000000012107229 */ /* 0x001f0c0000000010 */ /*2140*/ DADD R8, R8, R16 ; /* 0x0000000008087229 */ /* 0x010e0c0000000010 */ /*2150*/ DADD R8, R10, R8 ; /* 0x000000000a087229 */ /* 0x001f4c0000000008 */ /*2160*/ DADD R8, R12, R8 ; /* 0x000000000c087229 */ /* 0x020e0c0000000008 */ /*2170*/ DADD R2, R14, R8 ; /* 0x000000000e027229 */ /* 0x0010620000000008 */ /*2180*/ @!P0 BRA 0x2a40 ; /* 0x000008b000008947 */ /* 0x000fec0003800000 */ /*2190*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fc80007ffe0ff */ /*21a0*/ ISETP.GT.AND P0, PT, R5, R4, PT ; /* 0x000000040500720c */ /* 0x000fda0003f04270 */ /*21b0*/ @!P0 BRA 0x2090 ; /* 0xfffffed000008947 */ /* 0x000fea000383ffff */ /*21c0*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fda0003f06270 */ /*21d0*/ @P0 BRA 0x2a40 ; /* 0x0000086000000947 */ /* 0x000fea0003800000 */ /*21e0*/ IADD3 R21, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005157a10 */ /* 0x000fe20007ffe1ff */ /*21f0*/ BSSY B1, 0x2a40 ; /* 0x0000084000017945 */ /* 0x000fe60003800000 */ /*2200*/ ISETP.GE.AND P0, PT, R0, R21, PT ; /* 0x000000150000720c */ /* 0x000fda0003f06270 */ /*2210*/ @P0 BRA 0x2a30 ; /* 0x0000081000000947 */ /* 0x000fea0003800000 */ /*2220*/ LOP3.LUT R6, RZ, R0, RZ, 0x33, !PT ; /* 0x00000000ff067212 */ /* 0x000fe200078e33ff */ /*2230*/ BSSY B2, 0x23b0 ; /* 0x0000017000027945 */ /* 0x000fe20003800000 */ /*2240*/ IMAD.MOV.U32 R20, RZ, RZ, R0 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0000 */ /*2250*/ IADD3 R6, -R5, c[0x0][0x170], R6 ; /* 0x00005c0005067a10 */ /* 0x000fc80007ffe106 */ /*2260*/ LEA.HI R4, R6.reuse, 0x1, RZ, 0x18 ; /* 0x0000000106047811 */ /* 0x040fe400078fc0ff */ /*2270*/ ISETP.GE.U32.AND P1, PT, R6, 0x300, PT ; /* 0x000003000600780c */ /* 0x000fe40003f26070 */ /*2280*/ LOP3.LUT P0, R4, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304047812 */ /* 0x000fda000780c0ff */ /*2290*/ @!P0 BRA 0x23a0 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*22a0*/ IMAD.IADD R6, R0, 0x1, R5 ; /* 0x0000000100067824 */ /* 0x000fe400078e0205 */ /*22b0*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fe400078e00ff */ /*22c0*/ IMAD.MOV.U32 R20, RZ, RZ, R0 ; /* 0x000000ffff147224 */ /* 0x000fe400078e0000 */ /*22d0*/ IMAD.WIDE R6, R6, R7, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fc800078e0207 */ /*22e0*/ IMAD.MOV.U32 R8, RZ, RZ, R6 ; /* 0x000000ffff087224 */ /* 0x001fe400078e0006 */ /*22f0*/ IMAD.MOV.U32 R9, RZ, RZ, R7 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0007 */ /*2300*/ IMAD.MOV.U32 R6, RZ, RZ, R8 ; /* 0x000000ffff067224 */ /* 0x001fe400078e0008 */ /*2310*/ IMAD.MOV.U32 R7, RZ, RZ, R9 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e0009 */ /*2320*/ LDG.E.64.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e9b00 */ /*2330*/ IADD3 R4, R4, -0x1, RZ ; /* 0xffffffff04047810 */ /* 0x000fe40007ffe0ff */ /*2340*/ IADD3 R8, P2, R8, 0x800, RZ ; /* 0x0000080008087810 */ /* 0x000fe40007f5e0ff */ /*2350*/ ISETP.NE.AND P0, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f05270 */ /*2360*/ IADD3 R20, R20, 0x100, RZ ; /* 0x0000010014147810 */ /* 0x000fe20007ffe0ff */ /*2370*/ IMAD.X R9, RZ, RZ, R9, P2 ; /* 0x000000ffff097224 */ /* 0x000fe200010e0609 */ /*2380*/ DADD R2, R6, R2 ; /* 0x0000000006027229 */ /* 0x0060520000000002 */ /*2390*/ @P0 BRA 0x2300 ; /* 0xffffff6000000947 */ /* 0x000fea000383ffff */ /*23a0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*23b0*/ @!P1 BRA 0x2a30 ; /* 0x0000067000009947 */ /* 0x000fea0003800000 */ /*23c0*/ IMAD.IADD R7, R21, 0x1, -R20 ; /* 0x0000000115077824 */ /* 0x001fe200078e0a14 */ /*23d0*/ BSSY B2, 0x2780 ; /* 0x000003a000027945 */ /* 0x000fe20003800000 */ /*23e0*/ IMAD.IADD R6, R20, 0x1, R5 ; /* 0x0000000114067824 */ /* 0x000fe200078e0205 */ /*23f0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0f070 */ /*2400*/ IMAD.MOV.U32 R9, RZ, RZ, 0x8 ; /* 0x00000008ff097424 */ /* 0x000fe200078e00ff */ /*2410*/ ISETP.GT.AND P1, PT, R7, 0xc00, PT ; /* 0x00000c000700780c */ /* 0x000fe40003f24270 */ /*2420*/ IADD3 R14, R6.reuse, 0x300, RZ ; /* 0x00000300060e7810 */ /* 0x040fe20007ffe0ff */ /*2430*/ IMAD.WIDE R4, R6.reuse, R9.reuse, c[0x0][0x160] ; /* 0x0000580006047625 */ /* 0x0c0fe200078e0209 */ /*2440*/ IADD3 R12, R6.reuse, 0x200, RZ ; /* 0x00000200060c7810 */ /* 0x040fe40007ffe0ff */ /*2450*/ IADD3 R8, R6, 0x100, RZ ; /* 0x0000010006087810 */ /* 0x000fe20007ffe0ff */ /*2460*/ IMAD.WIDE R14, R14, R9, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x000fc800078e0209 */ /*2470*/ IMAD.WIDE R12, R12, R9, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc800078e0209 */ /*2480*/ IMAD.WIDE R8, R8, R9, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0209 */ /*2490*/ @!P1 BRA 0x2770 ; /* 0x000002d000009947 */ /* 0x000fea0003800000 */ /*24a0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*24b0*/ IADD3 R23, R21, -0xc00, RZ ; /* 0xfffff40015177810 */ /* 0x000fe40007ffe0ff */ /*24c0*/ LDG.E.64.CONSTANT R6, [R4.64] ; /* 0x0000000404067981 */ /* 0x0010a8000c1e9b00 */ /*24d0*/ LDG.E.64.CONSTANT R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x000728000c1e9b00 */ /*24e0*/ LDG.E.64.CONSTANT R18, [R12.64] ; /* 0x000000040c127981 */ /* 0x000b28000c1e9b00 */ /*24f0*/ LDG.E.64.CONSTANT R46, [R14.64] ; /* 0x000000040e2e7981 */ /* 0x002328000c1e9b00 */ /*2500*/ LDG.E.64.CONSTANT R44, [R4.64+0x2000] ; /* 0x00200004042c7981 */ /* 0x000128000c1e9b00 */ /*2510*/ LDG.E.64.CONSTANT R42, [R8.64+0x2000] ; /* 0x00200004082a7981 */ /* 0x000728000c1e9b00 */ /*2520*/ LDG.E.64.CONSTANT R40, [R12.64+0x2000] ; /* 0x002000040c287981 */ /* 0x000b28000c1e9b00 */ /*2530*/ LDG.E.64.CONSTANT R38, [R14.64+0x2000] ; /* 0x002000040e267981 */ /* 0x000328000c1e9b00 */ /*2540*/ LDG.E.64.CONSTANT R36, [R4.64+0x4000] ; /* 0x0040000404247981 */ /* 0x000128000c1e9b00 */ /*2550*/ LDG.E.64.CONSTANT R34, [R8.64+0x4000] ; /* 0x0040000408227981 */ /* 0x000728000c1e9b00 */ /*2560*/ LDG.E.64.CONSTANT R32, [R12.64+0x4000] ; /* 0x004000040c207981 */ /* 0x000b28000c1e9b00 */ /*2570*/ LDG.E.64.CONSTANT R30, [R14.64+0x4000] ; /* 0x004000040e1e7981 */ /* 0x000328000c1e9b00 */ /*2580*/ LDG.E.64.CONSTANT R28, [R4.64+0x6000] ; /* 0x00600004041c7981 */ /* 0x000128000c1e9b00 */ /*2590*/ LDG.E.64.CONSTANT R26, [R8.64+0x6000] ; /* 0x00600004081a7981 */ /* 0x000728000c1e9b00 */ /*25a0*/ LDG.E.64.CONSTANT R24, [R12.64+0x6000] ; /* 0x006000040c187981 */ /* 0x000b28000c1e9b00 */ /*25b0*/ LDG.E.64.CONSTANT R16, [R14.64+0x6000] ; /* 0x006000040e107981 */ /* 0x000322000c1e9b00 */ /*25c0*/ IADD3 R20, R20, 0x1000, RZ ; /* 0x0000100014147810 */ /* 0x000fc40007ffe0ff */ /*25d0*/ IADD3 R8, P4, R8, 0x8000, RZ ; /* 0x0000800008087810 */ /* 0x008fe40007f9e0ff */ /*25e0*/ ISETP.GE.AND P1, PT, R20, R23, PT ; /* 0x000000171400720c */ /* 0x000fe40003f26270 */ /*25f0*/ IADD3 R12, P3, R12, 0x8000, RZ ; /* 0x000080000c0c7810 */ /* 0x020fe20007f7e0ff */ /*2600*/ IMAD.X R9, RZ, RZ, R9, P4 ; /* 0x000000ffff097224 */ /* 0x000fe200020e0609 */ /*2610*/ IADD3 R4, P5, R4, 0x8000, RZ ; /* 0x0000800004047810 */ /* 0x001fe40007fbe0ff */ /*2620*/ IADD3 R14, P2, R14, 0x8000, RZ ; /* 0x000080000e0e7810 */ /* 0x002fe20007f5e0ff */ /*2630*/ IMAD.X R13, RZ, RZ, R13, P3 ; /* 0x000000ffff0d7224 */ /* 0x000fe400018e060d */ /*2640*/ IMAD.X R5, RZ, RZ, R5, P5 ; /* 0x000000ffff057224 */ /* 0x000fc400028e0605 */ /*2650*/ IMAD.X R15, RZ, RZ, R15, P2 ; /* 0x000000ffff0f7224 */ /* 0x000fe200010e060f */ /*2660*/ DADD R6, R6, R2 ; /* 0x0000000006067229 */ /* 0x004f0c0000000002 */ /*2670*/ DADD R6, R6, R10 ; /* 0x0000000006067229 */ /* 0x010e0c000000000a */ /*2680*/ DADD R6, R6, R18 ; /* 0x0000000006067229 */ /* 0x001e0c0000000012 */ /*2690*/ DADD R6, R6, R46 ; /* 0x0000000006067229 */ /* 0x001e0c000000002e */ /*26a0*/ DADD R6, R6, R44 ; /* 0x0000000006067229 */ /* 0x001e0c000000002c */ /*26b0*/ DADD R6, R6, R42 ; /* 0x0000000006067229 */ /* 0x001e0c000000002a */ /*26c0*/ DADD R6, R6, R40 ; /* 0x0000000006067229 */ /* 0x001e0c0000000028 */ /*26d0*/ DADD R6, R6, R38 ; /* 0x0000000006067229 */ /* 0x001e0c0000000026 */ /*26e0*/ DADD R6, R6, R36 ; /* 0x0000000006067229 */ /* 0x001e0c0000000024 */ /*26f0*/ DADD R6, R6, R34 ; /* 0x0000000006067229 */ /* 0x001e0c0000000022 */ /*2700*/ DADD R6, R6, R32 ; /* 0x0000000006067229 */ /* 0x001e0c0000000020 */ /*2710*/ DADD R6, R6, R30 ; /* 0x0000000006067229 */ /* 0x001e0c000000001e */ /*2720*/ DADD R6, R6, R28 ; /* 0x0000000006067229 */ /* 0x001e0c000000001c */ /*2730*/ DADD R6, R6, R26 ; /* 0x0000000006067229 */ /* 0x001e0c000000001a */ /*2740*/ DADD R6, R6, R24 ; /* 0x0000000006067229 */ /* 0x001e0c0000000018 */ /*2750*/ DADD R2, R6, R16 ; /* 0x0000000006027229 */ /* 0x0010620000000010 */ /*2760*/ @!P1 BRA 0x24c0 ; /* 0xfffffd5000009947 */ /* 0x000fea000383ffff */ /*2770*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2780*/ IMAD.IADD R6, R21, 0x1, -R20 ; /* 0x0000000115067824 */ /* 0x001fe200078e0a14 */ /*2790*/ BSSY B2, 0x2970 ; /* 0x000001d000027945 */ /* 0x000fe80003800000 */ /*27a0*/ ISETP.GT.AND P1, PT, R6, 0x400, PT ; /* 0x000004000600780c */ /* 0x000fda0003f24270 */ /*27b0*/ @!P1 BRA 0x2960 ; /* 0x000001a000009947 */ /* 0x000fea0003800000 */ /*27c0*/ LDG.E.64.CONSTANT R24, [R4.64] ; /* 0x0000000404187981 */ /* 0x0000a8000c1e9b00 */ /*27d0*/ LDG.E.64.CONSTANT R26, [R8.64] ; /* 0x00000004081a7981 */ /* 0x000728000c1e9b00 */ /*27e0*/ LDG.E.64.CONSTANT R28, [R12.64] ; /* 0x000000040c1c7981 */ /* 0x000b28000c1e9b00 */ /*27f0*/ LDG.E.64.CONSTANT R10, [R14.64] ; /* 0x000000040e0a7981 */ /* 0x000328000c1e9b00 */ /*2800*/ LDG.E.64.CONSTANT R16, [R4.64+0x2000] ; /* 0x0020000404107981 */ /* 0x000128000c1e9b00 */ /*2810*/ LDG.E.64.CONSTANT R18, [R8.64+0x2000] ; /* 0x0020000408127981 */ /* 0x000728000c1e9b00 */ /*2820*/ LDG.E.64.CONSTANT R22, [R12.64+0x2000] ; /* 0x002000040c167981 */ /* 0x000b28000c1e9b00 */ /*2830*/ LDG.E.64.CONSTANT R6, [R14.64+0x2000] ; /* 0x002000040e067981 */ /* 0x000322000c1e9b00 */ /*2840*/ IADD3 R4, P4, R4, 0x4000, RZ ; /* 0x0000400004047810 */ /* 0x001fc40007f9e0ff */ /*2850*/ IADD3 R8, P3, R8, 0x4000, RZ ; /* 0x0000400008087810 */ /* 0x008fe40007f7e0ff */ /*2860*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe20003f0e170 */ /*2870*/ IMAD.X R5, RZ, RZ, R5, P4 ; /* 0x000000ffff057224 */ /* 0x000fe200020e0605 */ /*2880*/ IADD3 R12, P2, R12, 0x4000, RZ ; /* 0x000040000c0c7810 */ /* 0x020fe20007f5e0ff */ /*2890*/ IMAD.X R9, RZ, RZ, R9, P3 ; /* 0x000000ffff097224 */ /* 0x000fe200018e0609 */ /*28a0*/ IADD3 R20, R20, 0x800, RZ ; /* 0x0000080014147810 */ /* 0x000fe40007ffe0ff */ /*28b0*/ IADD3 R14, P1, R14, 0x4000, RZ ; /* 0x000040000e0e7810 */ /* 0x002fe20007f3e0ff */ /*28c0*/ IMAD.X R13, RZ, RZ, R13, P2 ; /* 0x000000ffff0d7224 */ /* 0x000fc800010e060d */ /*28d0*/ IMAD.X R15, RZ, RZ, R15, P1 ; /* 0x000000ffff0f7224 */ /* 0x000fe200008e060f */ /*28e0*/ DADD R24, R2, R24 ; /* 0x0000000002187229 */ /* 0x004f0c0000000018 */ /*28f0*/ DADD R24, R24, R26 ; /* 0x0000000018187229 */ /* 0x010e0c000000001a */ /*2900*/ DADD R24, R24, R28 ; /* 0x0000000018187229 */ /* 0x001e0c000000001c */ /*2910*/ DADD R10, R24, R10 ; /* 0x00000000180a7229 */ /* 0x001e0c000000000a */ /*2920*/ DADD R10, R10, R16 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000010 */ /*2930*/ DADD R10, R10, R18 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000012 */ /*2940*/ DADD R10, R10, R22 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000016 */ /*2950*/ DADD R2, R10, R6 ; /* 0x000000000a027229 */ /* 0x00104c0000000006 */ /*2960*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2970*/ ISETP.LT.OR P0, PT, R20, R21, P0 ; /* 0x000000151400720c */ /* 0x000fe20000701670 */ /*2980*/ IMAD.MOV.U32 R16, RZ, RZ, R4 ; /* 0x000000ffff107224 */ /* 0x000fe400078e0004 */ /*2990*/ IMAD.MOV.U32 R17, RZ, RZ, R5 ; /* 0x000000ffff117224 */ /* 0x000fd400078e0005 */ /*29a0*/ @!P0 BRA 0x2a30 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*29b0*/ LDG.E.64.CONSTANT R4, [R16.64] ; /* 0x0000000410047981 */ /* 0x000ea8000c1e9b00 */ /*29c0*/ LDG.E.64.CONSTANT R6, [R8.64] ; /* 0x0000000408067981 */ /* 0x0010e8000c1e9b00 */ /*29d0*/ LDG.E.64.CONSTANT R10, [R14.64] ; /* 0x000000040e0a7981 */ /* 0x000f28000c1e9b00 */ /*29e0*/ LDG.E.64.CONSTANT R8, [R12.64] ; /* 0x000000040c087981 */ /* 0x001f62000c1e9b00 */ /*29f0*/ DADD R4, R2, R4 ; /* 0x0000000002047229 */ /* 0x006ecc0000000004 */ /*2a00*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x008f4c0000000006 */ /*2a10*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x020f0c0000000008 */ /*2a20*/ DADD R2, R4, R10 ; /* 0x0000000004027229 */ /* 0x01004c000000000a */ /*2a30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2a40*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x003fe800000e0000 */ /*2a50*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*2a60*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e620000000000 */ /*2a70*/ DADD R4, R4, R2 ; /* 0x0000000004047229 */ /* 0x001e220000000002 */ /*2a80*/ ISETP.GT.AND P0, PT, R10, 0x1e, PT ; /* 0x0000001e0a00780c */ /* 0x002fc40003f04270 */ /*2a90*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fce0003f25270 */ /*2aa0*/ FSEL R6, R2, R4, P0 ; /* 0x0000000402067208 */ /* 0x001fe40000000000 */ /*2ab0*/ FSEL R7, R3, R5, P0 ; /* 0x0000000503077208 */ /* 0x000fe40000000000 */ /*2ac0*/ ISETP.GT.AND P0, PT, R10, 0x1d, PT ; /* 0x0000001d0a00780c */ /* 0x000fe20003f04270 */ /*2ad0*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe800000e0000 */ /*2ae0*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2400000e0000 */ /*2af0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e140000000006 */ /*2b00*/ FSEL R4, R6, R4, P0 ; /* 0x0000000406047208 */ /* 0x001fe40000000000 */ /*2b10*/ FSEL R5, R7, R5, P0 ; /* 0x0000000507057208 */ /* 0x000fe40000000000 */ /*2b20*/ ISETP.GT.AND P0, PT, R10, 0x1b, PT ; /* 0x0000001b0a00780c */ /* 0x000fe20003f04270 */ /*2b30*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*2b40*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*2b50*/ DADD R2, R2, R4 ; /* 0x0000000002027229 */ /* 0x001e140000000004 */ /*2b60*/ FSEL R8, R4, R2, P0 ; /* 0x0000000204087208 */ /* 0x001fe40000000000 */ /*2b70*/ FSEL R9, R5, R3, P0 ; /* 0x0000000305097208 */ /* 0x000fe40000000000 */ /*2b80*/ ISETP.GT.AND P0, PT, R10, 0x17, PT ; /* 0x000000170a00780c */ /* 0x000fe20003f04270 */ /*2b90*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe200000e0000 */ /*2ba0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff059819 */ /* 0x000fc60000011400 */ /*2bb0*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e2200000e0000 */ /*2bc0*/ @!P1 LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005059211 */ /* 0x000fc800078f28ff */ /*2bd0*/ @!P1 SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff059819 */ /* 0x000fca0000011405 */ /*2be0*/ @!P1 IMAD.SHL.U32 R5, R5, 0x8, RZ ; /* 0x0000000805059824 */ /* 0x000fe200078e00ff */ /*2bf0*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*2c00*/ FSEL R6, R8, R2, P0 ; /* 0x0000000208067208 */ /* 0x001fe40000000000 */ /*2c10*/ FSEL R7, R9, R3, P0 ; /* 0x0000000309077208 */ /* 0x000fe40000000000 */ /*2c20*/ ISETP.GT.AND P0, PT, R10, 0xf, PT ; /* 0x0000000f0a00780c */ /* 0x000fe20003f04270 */ /*2c30*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*2c40*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*2c50*/ DADD R2, R2, R6 ; /* 0x0000000002027229 */ /* 0x001e140000000006 */ /*2c60*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x001fe40000000000 */ /*2c70*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe40000000000 */ /*2c80*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*2c90*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*2ca0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*2cb0*/ @P0 BRA 0x3d50 ; /* 0x0000109000000947 */ /* 0x000fea0003800000 */ /*2cc0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*2cd0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*2ce0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*2cf0*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea80000000c00 */ /*2d00*/ LDS.64 R16, [0x40] ; /* 0x00004000ff107984 */ /* 0x000ee20000000a00 */ /*2d10*/ DADD R4, R2, R4 ; /* 0x0000000002047229 */ /* 0x001e0c0000000004 */ /*2d20*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e4c0000000006 */ /*2d30*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x002e0c0000000008 */ /*2d40*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x001e8c000000000a */ /*2d50*/ DADD R4, R4, R12 ; /* 0x0000000004047229 */ /* 0x004e0c000000000c */ /*2d60*/ DADD R4, R4, R14 ; /* 0x0000000004047229 */ /* 0x001ecc000000000e */ /*2d70*/ DADD R2, R4, R16 ; /* 0x0000000004027229 */ /* 0x0080620000000010 */ /*2d80*/ BRA 0x3d50 ; /* 0x00000fc000007947 */ /* 0x000fea0003800000 */ /*2d90*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*2da0*/ BSSY B1, 0x2e30 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*2db0*/ IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0000 */ /*2dc0*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fd4000001ff00 */ /*2dd0*/ @P0 BRA 0x2e20 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*2de0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x000fc800078e00ff */ /*2df0*/ IMAD.WIDE R2, R0, R3, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fcc00078e0203 */ /*2e00*/ LDG.E.64.CONSTANT R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e9b00 */ /*2e10*/ IADD3 R5, R0, 0x100, RZ ; /* 0x0000010000057810 */ /* 0x000fc60007ffe0ff */ /*2e20*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*2e30*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*2e40*/ BSSY B1, 0x3510 ; /* 0x000006c000017945 */ /* 0x000fd80003800000 */ /*2e50*/ @P0 BRA 0x3500 ; /* 0x000006a000000947 */ /* 0x000fea0003800000 */ /*2e60*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*2e70*/ BSSY B2, 0x2fc0 ; /* 0x0000014000027945 */ /* 0x000fe60003800000 */ /*2e80*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*2e90*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*2ea0*/ ISETP.GE.U32.AND P1, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f26070 */ /*2eb0*/ LOP3.LUT P0, R8, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306087812 */ /* 0x000fda000780c0ff */ /*2ec0*/ @!P0 BRA 0x2fb0 ; /* 0x000000e000008947 */ /* 0x000fea0003800000 */ /*2ed0*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*2ee0*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fc800078e0206 */ /*2ef0*/ IMAD.MOV.U32 R9, RZ, RZ, R6 ; /* 0x000000ffff097224 */ /* 0x000fe400078e0006 */ /*2f00*/ IMAD.MOV.U32 R10, RZ, RZ, R7 ; /* 0x000000ffff0a7224 */ /* 0x000fe400078e0007 */ /*2f10*/ IMAD.MOV.U32 R6, RZ, RZ, R9 ; /* 0x000000ffff067224 */ /* 0x001fe400078e0009 */ /*2f20*/ IMAD.MOV.U32 R7, RZ, RZ, R10 ; /* 0x000000ffff077224 */ /* 0x000fcc00078e000a */ /*2f30*/ LDG.E.64.CONSTANT R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e9b00 */ /*2f40*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*2f50*/ IADD3 R9, P2, R9, 0x800, RZ ; /* 0x0000080009097810 */ /* 0x000fe40007f5e0ff */ /*2f60*/ ISETP.NE.AND P0, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe40003f05270 */ /*2f70*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe20007ffe0ff */ /*2f80*/ IMAD.X R10, RZ, RZ, R10, P2 ; /* 0x000000ffff0a7224 */ /* 0x000fe200010e060a */ /*2f90*/ DADD R2, R6, R2 ; /* 0x0000000006027229 */ /* 0x0260520000000002 */ /*2fa0*/ @P0 BRA 0x2f10 ; /* 0xffffff6000000947 */ /* 0x000fea000383ffff */ /*2fb0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*2fc0*/ @!P1 BRA 0x3500 ; /* 0x0000053000009947 */ /* 0x000fea0003800000 */ /*2fd0*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x001fe20007ffe1ff */ /*2fe0*/ BSSY B2, 0x32c0 ; /* 0x000002d000027945 */ /* 0x000fe20003800000 */ /*2ff0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*3000*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fe20003f24270 */ /*3010*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x000fc800078e00ff */ /*3020*/ IMAD.WIDE R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fd000078e0206 */ /*3030*/ @!P1 BRA 0x32b0 ; /* 0x0000027000009947 */ /* 0x000fea0003800000 */ /*3040*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*3050*/ IADD3 R30, R4, -0xc00, RZ ; /* 0xfffff400041e7810 */ /* 0x000fe40007ffe0ff */ /*3060*/ LDG.E.64.CONSTANT R32, [R6.64] ; /* 0x0000000406207981 */ /* 0x0010a8000c1e9b00 */ /*3070*/ LDG.E.64.CONSTANT R34, [R6.64+0x800] ; /* 0x0008000406227981 */ /* 0x0000e8000c1e9b00 */ /*3080*/ LDG.E.64.CONSTANT R36, [R6.64+0x1000] ; /* 0x0010000406247981 */ /* 0x000128000c1e9b00 */ /*3090*/ LDG.E.64.CONSTANT R38, [R6.64+0x1800] ; /* 0x0018000406267981 */ /* 0x000128000c1e9b00 */ /*30a0*/ LDG.E.64.CONSTANT R40, [R6.64+0x2000] ; /* 0x0020000406287981 */ /* 0x000128000c1e9b00 */ /*30b0*/ LDG.E.64.CONSTANT R28, [R6.64+0x2800] ; /* 0x00280004061c7981 */ /* 0x000128000c1e9b00 */ /*30c0*/ LDG.E.64.CONSTANT R26, [R6.64+0x3000] ; /* 0x00300004061a7981 */ /* 0x000128000c1e9b00 */ /*30d0*/ LDG.E.64.CONSTANT R24, [R6.64+0x3800] ; /* 0x0038000406187981 */ /* 0x000128000c1e9b00 */ /*30e0*/ LDG.E.64.CONSTANT R22, [R6.64+0x4000] ; /* 0x0040000406167981 */ /* 0x000128000c1e9b00 */ /*30f0*/ LDG.E.64.CONSTANT R20, [R6.64+0x4800] ; /* 0x0048000406147981 */ /* 0x000128000c1e9b00 */ /*3100*/ LDG.E.64.CONSTANT R18, [R6.64+0x5000] ; /* 0x0050000406127981 */ /* 0x000128000c1e9b00 */ /*3110*/ LDG.E.64.CONSTANT R16, [R6.64+0x5800] ; /* 0x0058000406107981 */ /* 0x000128000c1e9b00 */ /*3120*/ LDG.E.64.CONSTANT R14, [R6.64+0x6000] ; /* 0x00600004060e7981 */ /* 0x000128000c1e9b00 */ /*3130*/ LDG.E.64.CONSTANT R12, [R6.64+0x6800] ; /* 0x00680004060c7981 */ /* 0x000128000c1e9b00 */ /*3140*/ LDG.E.64.CONSTANT R8, [R6.64+0x7000] ; /* 0x0070000406087981 */ /* 0x000128000c1e9b00 */ /*3150*/ LDG.E.64.CONSTANT R10, [R6.64+0x7800] ; /* 0x00780004060a7981 */ /* 0x000122000c1e9b00 */ /*3160*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*3170*/ ISETP.GE.AND P1, PT, R5, R30, PT ; /* 0x0000001e0500720c */ /* 0x000fe40003f26270 */ /*3180*/ IADD3 R6, P2, R6, 0x8000, RZ ; /* 0x0000800006067810 */ /* 0x001fca0007f5e0ff */ /*3190*/ IMAD.X R7, RZ, RZ, R7, P2 ; /* 0x000000ffff077224 */ /* 0x000fe200010e0607 */ /*31a0*/ DADD R32, R32, R2 ; /* 0x0000000020207229 */ /* 0x026ecc0000000002 */ /*31b0*/ DADD R32, R32, R34 ; /* 0x0000000020207229 */ /* 0x008f0c0000000022 */ /*31c0*/ DADD R32, R32, R36 ; /* 0x0000000020207229 */ /* 0x010e0c0000000024 */ /*31d0*/ DADD R32, R32, R38 ; /* 0x0000000020207229 */ /* 0x001e0c0000000026 */ /*31e0*/ DADD R32, R32, R40 ; /* 0x0000000020207229 */ /* 0x001e0c0000000028 */ /*31f0*/ DADD R28, R32, R28 ; /* 0x00000000201c7229 */ /* 0x001e0c000000001c */ /*3200*/ DADD R26, R28, R26 ; /* 0x000000001c1a7229 */ /* 0x001e0c000000001a */ /*3210*/ DADD R24, R26, R24 ; /* 0x000000001a187229 */ /* 0x001e0c0000000018 */ /*3220*/ DADD R22, R24, R22 ; /* 0x0000000018167229 */ /* 0x001e0c0000000016 */ /*3230*/ DADD R20, R22, R20 ; /* 0x0000000016147229 */ /* 0x001e0c0000000014 */ /*3240*/ DADD R18, R20, R18 ; /* 0x0000000014127229 */ /* 0x001e0c0000000012 */ /*3250*/ DADD R16, R18, R16 ; /* 0x0000000012107229 */ /* 0x001e0c0000000010 */ /*3260*/ DADD R14, R16, R14 ; /* 0x00000000100e7229 */ /* 0x001e0c000000000e */ /*3270*/ DADD R12, R14, R12 ; /* 0x000000000e0c7229 */ /* 0x001e0c000000000c */ /*3280*/ DADD R8, R12, R8 ; /* 0x000000000c087229 */ /* 0x001e0c0000000008 */ /*3290*/ DADD R2, R8, R10 ; /* 0x0000000008027229 */ /* 0x001062000000000a */ /*32a0*/ @!P1 BRA 0x3060 ; /* 0xfffffdb000009947 */ /* 0x000fea000383ffff */ /*32b0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*32c0*/ IADD3 R8, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005087a10 */ /* 0x001fe20007ffe1ff */ /*32d0*/ BSSY B2, 0x3460 ; /* 0x0000018000027945 */ /* 0x000fe60003800000 */ /*32e0*/ ISETP.GT.AND P1, PT, R8, 0x400, PT ; /* 0x000004000800780c */ /* 0x000fda0003f24270 */ /*32f0*/ @!P1 BRA 0x3450 ; /* 0x0000015000009947 */ /* 0x000fea0003800000 */ /*3300*/ LDG.E.64.CONSTANT R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x000ea8000c1e9b00 */ /*3310*/ LDG.E.64.CONSTANT R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x000ee8000c1e9b00 */ /*3320*/ LDG.E.64.CONSTANT R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000f28000c1e9b00 */ /*3330*/ LDG.E.64.CONSTANT R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000128000c1e9b00 */ /*3340*/ LDG.E.64.CONSTANT R16, [R6.64+0x2000] ; /* 0x0020000406107981 */ /* 0x000128000c1e9b00 */ /*3350*/ LDG.E.64.CONSTANT R18, [R6.64+0x2800] ; /* 0x0028000406127981 */ /* 0x000128000c1e9b00 */ /*3360*/ LDG.E.64.CONSTANT R20, [R6.64+0x3000] ; /* 0x0030000406147981 */ /* 0x000128000c1e9b00 */ /*3370*/ LDG.E.64.CONSTANT R22, [R6.64+0x3800] ; /* 0x0038000406167981 */ /* 0x000122000c1e9b00 */ /*3380*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fc40003f0e170 */ /*3390*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fe20007ffe0ff */ /*33a0*/ DADD R8, R2, R8 ; /* 0x0000000002087229 */ /* 0x026ecc0000000008 */ /*33b0*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x008324000000000a */ /*33c0*/ IADD3 R10, P1, R6, 0x4000, RZ ; /* 0x00004000060a7810 */ /* 0x002fc80007f3e0ff */ /*33d0*/ DADD R8, R8, R12 ; /* 0x0000000008087229 */ /* 0x010e62000000000c */ /*33e0*/ IMAD.X R7, RZ, RZ, R7, P1 ; /* 0x000000ffff077224 */ /* 0x001fe400008e0607 */ /*33f0*/ IMAD.MOV.U32 R6, RZ, RZ, R10 ; /* 0x000000ffff067224 */ /* 0x000fc600078e000a */ /*3400*/ DADD R8, R8, R14 ; /* 0x0000000008087229 */ /* 0x002e0c000000000e */ /*3410*/ DADD R8, R8, R16 ; /* 0x0000000008087229 */ /* 0x001e0c0000000010 */ /*3420*/ DADD R8, R8, R18 ; /* 0x0000000008087229 */ /* 0x001e0c0000000012 */ /*3430*/ DADD R8, R8, R20 ; /* 0x0000000008087229 */ /* 0x001e0c0000000014 */ /*3440*/ DADD R2, R8, R22 ; /* 0x0000000008027229 */ /* 0x00104c0000000016 */ /*3450*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*3460*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*3470*/ @!P0 BRA 0x3500 ; /* 0x0000008000008947 */ /* 0x000fea0003800000 */ /*3480*/ LDG.E.64.CONSTANT R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x001ea8000c1e9b00 */ /*3490*/ LDG.E.64.CONSTANT R10, [R6.64+0x800] ; /* 0x00080004060a7981 */ /* 0x000ee8000c1e9b00 */ /*34a0*/ LDG.E.64.CONSTANT R12, [R6.64+0x1000] ; /* 0x00100004060c7981 */ /* 0x000f28000c1e9b00 */ /*34b0*/ LDG.E.64.CONSTANT R14, [R6.64+0x1800] ; /* 0x00180004060e7981 */ /* 0x000f22000c1e9b00 */ /*34c0*/ DADD R8, R2, R8 ; /* 0x0000000002087229 */ /* 0x026ecc0000000008 */ /*34d0*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x008f0c000000000a */ /*34e0*/ DADD R8, R8, R12 ; /* 0x0000000008087229 */ /* 0x010e0c000000000c */ /*34f0*/ DADD R2, R8, R14 ; /* 0x0000000008027229 */ /* 0x00104c000000000e */ /*3500*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*3510*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x001e220000000000 */ /*3520*/ ISETP.GT.AND P0, PT, R4, 0xff, PT ; /* 0x000000ff0400780c */ /* 0x000fe40003f04270 */ /*3530*/ SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff057819 */ /* 0x000fc80000011400 */ /*3540*/ LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005057211 */ /* 0x000fc800078f28ff */ /*3550*/ SHF.R.S32.HI R7, RZ, 0x5, R5 ; /* 0x00000005ff077819 */ /* 0x000fca0000011405 */ /*3560*/ IMAD.SHL.U32 R5, R7, 0x8, RZ ; /* 0x0000000807057824 */ /* 0x000fe200078e00ff */ /*3570*/ @P0 BRA 0x3a60 ; /* 0x000004e000000947 */ /* 0x000fea0003800000 */ /*3580*/ IMAD.SHL.U32 R7, R7, 0x20, RZ ; /* 0x0000002007077824 */ /* 0x000fe200078e00ff */ /*3590*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*35a0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*35b0*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*35c0*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*35d0*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fc40003f04270 */ /*35e0*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*35f0*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fc80000000000 */ /*3600*/ ISETP.GE.AND P0, PT, R6, R7, PT ; /* 0x000000070600720c */ /* 0x000fe20003f06270 */ /*3610*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x022fe800000e0007 */ /*3620*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*3630*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x001e140000000002 */ /*3640*/ FSEL R10, R8, R2, !P0 ; /* 0x00000002080a7208 */ /* 0x001fe40004000000 */ /*3650*/ FSEL R11, R9, R3, !P0 ; /* 0x00000003090b7208 */ /* 0x000fe40004000000 */ /*3660*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*3670*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe200000e0007 */ /*3680*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fc60007ffe0ff */ /*3690*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*36a0*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x001e14000000000a */ /*36b0*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x001fe40000000000 */ /*36c0*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fe40000000000 */ /*36d0*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*36e0*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe200000e0007 */ /*36f0*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fc60007ffe0ff */ /*3700*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*3710*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*3720*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x001fe40000000000 */ /*3730*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fe40000000000 */ /*3740*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*3750*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe200000e0007 */ /*3760*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fc60007ffe0ff */ /*3770*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*3780*/ DADD R2, R2, R10 ; /* 0x0000000002027229 */ /* 0x001e14000000000a */ /*3790*/ FSEL R8, R10, R2, P0 ; /* 0x000000020a087208 */ /* 0x001fe40000000000 */ /*37a0*/ FSEL R9, R11, R3, P0 ; /* 0x000000030b097208 */ /* 0x000fe40000000000 */ /*37b0*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*37c0*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*37d0*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*37e0*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*37f0*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*3800*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*3810*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*3820*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*3830*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*3840*/ @P0 BRA 0x3d50 ; /* 0x0000050000000947 */ /* 0x000fea0003800000 */ /*3850*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*3860*/ ISETP.GT.AND P0, PT, R4.reuse, 0x20, PT ; /* 0x000000200400780c */ /* 0x040fe20003f04270 */ /*3870*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fe200078e00ff */ /*3880*/ ISETP.GE.AND P1, PT, R4, 0xe1, PT ; /* 0x000000e10400780c */ /* 0x000fe20003f26270 */ /*3890*/ LDS.128 R12, [0x20] ; /* 0x00002000ff0c7984 */ /* 0x000ea20000000c00 */ /*38a0*/ DADD R8, R2, R8 ; /* 0x0000000002087229 */ /* 0x002e540000000008 */ /*38b0*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x003fe40000000000 */ /*38c0*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*38d0*/ ISETP.GT.AND P0, PT, R4, 0x40, PT ; /* 0x000000400400780c */ /* 0x000fc80003f04270 */ /*38e0*/ DADD R10, R2, R10 ; /* 0x00000000020a7229 */ /* 0x000e14000000000a */ /*38f0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x001fe40000000000 */ /*3900*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*3910*/ LDS.128 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x000e220000000c00 */ /*3920*/ ISETP.GT.AND P0, PT, R4, 0x60, PT ; /* 0x000000600400780c */ /* 0x000fc60003f04270 */ /*3930*/ DADD R12, R12, R2 ; /* 0x000000000c0c7229 */ /* 0x004e540000000002 */ /*3940*/ FSEL R2, R12, R2, P0 ; /* 0x000000020c027208 */ /* 0x002fe40000000000 */ /*3950*/ FSEL R3, R13, R3, P0 ; /* 0x000000030d037208 */ /* 0x000fe40000000000 */ /*3960*/ ISETP.GT.AND P0, PT, R4, 0x80, PT ; /* 0x000000800400780c */ /* 0x000fc80003f04270 */ /*3970*/ DADD R14, R2, R14 ; /* 0x00000000020e7229 */ /* 0x000e54000000000e */ /*3980*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x002fe40000000000 */ /*3990*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fe40000000000 */ /*39a0*/ ISETP.GT.AND P0, PT, R4, 0xa0, PT ; /* 0x000000a00400780c */ /* 0x000fc80003f04270 */ /*39b0*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x001e140000000002 */ /*39c0*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*39d0*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*39e0*/ ISETP.GT.AND P0, PT, R4, 0xc0, PT ; /* 0x000000c00400780c */ /* 0x000fc80003f04270 */ /*39f0*/ DADD R10, R2, R10 ; /* 0x00000000020a7229 */ /* 0x000e14000000000a */ /*3a00*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x001fe40000000000 */ /*3a10*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe20000000000 */ /*3a20*/ @!P1 BRA 0x3d50 ; /* 0x0000032000009947 */ /* 0x000fea0003800000 */ /*3a30*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*3a40*/ DADD R2, R2, R4 ; /* 0x0000000002027229 */ /* 0x0010620000000004 */ /*3a50*/ BRA 0x3d50 ; /* 0x000002f000007947 */ /* 0x000fea0003800000 */ /*3a60*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x022fe200000e0000 */ /*3a70*/ ISETP.GT.AND P0, PT, R6.reuse, 0x1e, PT ; /* 0x0000001e0600780c */ /* 0x041fe40003f04270 */ /*3a80*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f25270 */ /*3a90*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*3aa0*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x001e140000000002 */ /*3ab0*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x001fe40000000000 */ /*3ac0*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fe40000000000 */ /*3ad0*/ ISETP.GT.AND P0, PT, R6, 0x1d, PT ; /* 0x0000001d0600780c */ /* 0x000fe20003f04270 */ /*3ae0*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*3af0*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*3b00*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x001e14000000000a */ /*3b10*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x001fe40000000000 */ /*3b20*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fe40000000000 */ /*3b30*/ ISETP.GT.AND P0, PT, R6, 0x1b, PT ; /* 0x0000001b0600780c */ /* 0x000fe20003f04270 */ /*3b40*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*3b50*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*3b60*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*3b70*/ FSEL R12, R8, R2, P0 ; /* 0x00000002080c7208 */ /* 0x001fe40000000000 */ /*3b80*/ FSEL R13, R9, R3, P0 ; /* 0x00000003090d7208 */ /* 0x000fe40000000000 */ /*3b90*/ ISETP.GT.AND P0, PT, R6, 0x17, PT ; /* 0x000000170600780c */ /* 0x000fe20003f04270 */ /*3ba0*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*3bb0*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*3bc0*/ DADD R2, R2, R12 ; /* 0x0000000002027229 */ /* 0x001e14000000000c */ /*3bd0*/ FSEL R10, R12, R2, P0 ; /* 0x000000020c0a7208 */ /* 0x001fe40000000000 */ /*3be0*/ FSEL R11, R13, R3, P0 ; /* 0x000000030d0b7208 */ /* 0x000fe40000000000 */ /*3bf0*/ ISETP.GT.AND P0, PT, R6, 0xf, PT ; /* 0x0000000f0600780c */ /* 0x000fe20003f04270 */ /*3c00*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*3c10*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*3c20*/ DADD R2, R2, R10 ; /* 0x0000000002027229 */ /* 0x001e14000000000a */ /*3c30*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x001fe40000000000 */ /*3c40*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*3c50*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*3c60*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*3c70*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*3c80*/ @P0 BRA 0x3d50 ; /* 0x000000c000000947 */ /* 0x000fea0003800000 */ /*3c90*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*3ca0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*3cb0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*3cc0*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea80000000c00 */ /*3cd0*/ LDS.64 R16, [0x40] ; /* 0x00004000ff107984 */ /* 0x000ee20000000a00 */ /*3ce0*/ DADD R4, R2, R4 ; /* 0x0000000002047229 */ /* 0x001e0c0000000004 */ /*3cf0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e4c0000000006 */ /*3d00*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x002e0c0000000008 */ /*3d10*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x001e8c000000000a */ /*3d20*/ DADD R4, R4, R12 ; /* 0x0000000004047229 */ /* 0x004e0c000000000c */ /*3d30*/ DADD R4, R4, R14 ; /* 0x0000000004047229 */ /* 0x001ecc000000000e */ /*3d40*/ DADD R2, R4, R16 ; /* 0x0000000004027229 */ /* 0x00804c0000000010 */ /*3d50*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*3d60*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fda0003f05270 */ /*3d70*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*3d80*/ I2F.F64 R4, c[0x0][0x178] ; /* 0x00005e0000047b12 */ /* 0x001e240000201c00 */ /*3d90*/ DADD R4, R4, R2 ; /* 0x0000000004047229 */ /* 0x0030640000000002 */ /*3da0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x001fe400078e00ff */ /*3db0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fcc00078e00ff */ /*3dc0*/ F2I.F64.TRUNC R5, R4 ; /* 0x0000000400057311 */ /* 0x002e24000030d100 */ /*3dd0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*3de0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*3df0*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*3e00*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x001fda0003f05270 */ /*3e10*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*3e20*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff057624 */ /* 0x000fe400078e00ff */ /*3e30*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fe400078e00ff */ /*3e40*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fca00078e00ff */ /*3e50*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*3e60*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*3e70*/ BRA 0x3e70; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*3e80*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3e90*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3ea0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3eb0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3ec0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3ed0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3ee0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*3ef0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS18DeviceReduceKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEjS6_dN4cuda3std3__410__identityEEEvT0_PT3_T1_NS0_13GridEvenShareISL_EET2_T4_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e220000002500 */ /*0020*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fe20000000a00 */ /*0030*/ BSSY B0, 0x2480 ; /* 0x0000244000007945 */ /* 0x000fe40003800000 */ /*0040*/ S2R R34, SR_TID.X ; /* 0x0000000000227919 */ /* 0x000e620000002100 */ /*0050*/ IMAD.SHL.U32 R3, R0, 0x800, RZ ; /* 0x0000080000037824 */ /* 0x001fe400078e00ff */ /*0060*/ IMAD.MOV.U32 R32, RZ, RZ, R34 ; /* 0x000000ffff207224 */ /* 0x002fc600078e0022 */ /*0070*/ IADD3 R2, -R3, c[0x0][0x188], RZ ; /* 0x0000620003027a10 */ /* 0x000fc80007ffe1ff */ /*0080*/ ISETP.GE.U32.AND P0, PT, R2, 0x800, PT ; /* 0x000008000200780c */ /* 0x000fda0003f06070 */ /*0090*/ @!P0 BRA 0x11d0 ; /* 0x0000113000008947 */ /* 0x000fea0003800000 */ /*00a0*/ IADD3 R5, P0, R3, R32, RZ ; /* 0x0000002003057210 */ /* 0x000fc80007f1e0ff */ /*00b0*/ LEA.HI.X.SX32 R6, R32, RZ, 0x1, P0 ; /* 0x000000ff20067211 */ /* 0x000fe400000f0eff */ /*00c0*/ LEA R4, P0, R5, c[0x0][0x160], 0x3 ; /* 0x0000580005047a11 */ /* 0x000fc800078018ff */ /*00d0*/ LEA.HI.X R5, R5, c[0x0][0x164], R6, 0x3, P0 ; /* 0x0000590005057a11 */ /* 0x000fca00000f1c06 */ /*00e0*/ LDG.E.64 R6, [R4.64+0x800] ; /* 0x0008000604067981 */ /* 0x000ea8000c1e1b00 */ /*00f0*/ LDG.E.64 R8, [R4.64] ; /* 0x0000000604087981 */ /* 0x000ea8000c1e1b00 */ /*0100*/ LDG.E.64 R10, [R4.64+0x1000] ; /* 0x00100006040a7981 */ /* 0x000ee8000c1e1b00 */ /*0110*/ LDG.E.64 R12, [R4.64+0x1800] ; /* 0x00180006040c7981 */ /* 0x000f28000c1e1b00 */ /*0120*/ LDG.E.64 R14, [R4.64+0x2000] ; /* 0x00200006040e7981 */ /* 0x000f68000c1e1b00 */ /*0130*/ LDG.E.64 R16, [R4.64+0x2800] ; /* 0x0028000604107981 */ /* 0x000f68000c1e1b00 */ /*0140*/ LDG.E.64 R18, [R4.64+0x3000] ; /* 0x0030000604127981 */ /* 0x000f68000c1e1b00 */ /*0150*/ LDG.E.64 R20, [R4.64+0x3800] ; /* 0x0038000604147981 */ /* 0x000f62000c1e1b00 */ /*0160*/ ULDC UR4, c[0x0][0x18c] ; /* 0x0000630000047ab9 */ /* 0x000fc40000000800 */ /*0170*/ USHF.L.U32 UR4, UR4, 0xb, URZ ; /* 0x0000000b04047899 */ /* 0x000fcc000800063f */ /*0180*/ ISETP.GE.U32.AND P0, PT, R2, UR4, PT ; /* 0x0000000402007c0c */ /* 0x000fe2000bf06070 */ /*0190*/ DADD R6, R6, R8 ; /* 0x0000000006067229 */ /* 0x004ecc0000000008 */ /*01a0*/ DADD R6, R6, R10 ; /* 0x0000000006067229 */ /* 0x008f0c000000000a */ /*01b0*/ DADD R6, R6, R12 ; /* 0x0000000006067229 */ /* 0x010f4c000000000c */ /*01c0*/ DADD R6, R6, R14 ; /* 0x0000000006067229 */ /* 0x020e0c000000000e */ /*01d0*/ DADD R6, R6, R16 ; /* 0x0000000006067229 */ /* 0x001e0c0000000010 */ /*01e0*/ DADD R6, R6, R18 ; /* 0x0000000006067229 */ /* 0x001e0c0000000012 */ /*01f0*/ DADD R10, R6, R20 ; /* 0x00000000060a7229 */ /* 0x0010620000000014 */ /*0200*/ @!P0 BRA 0xe70 ; /* 0x00000c6000008947 */ /* 0x000fec0003800000 */ /*0210*/ ULDC UR5, c[0x0][0x188] ; /* 0x0000620000057ab9 */ /* 0x000fe20000000800 */ /*0220*/ IADD3 R19, R3.reuse, UR4, RZ ; /* 0x0000000403137c10 */ /* 0x040fe2000fffe0ff */ /*0230*/ UIADD3 UR5, UR5, -0x800, URZ ; /* 0xfffff80005057890 */ /* 0x000fe2000fffe03f */ /*0240*/ IADD3 R16, R3, UR4, R34 ; /* 0x0000000403107c10 */ /* 0x000fe4000fffe022 */ /*0250*/ IADD3 R21, R19.reuse, 0x300, RZ ; /* 0x0000030013157810 */ /* 0x041fe20007ffe0ff */ /*0260*/ IMAD.MOV.U32 R17, RZ, RZ, R19 ; /* 0x000000ffff117224 */ /* 0x000fe400078e0013 */ /*0270*/ ISETP.GT.U32.AND P0, PT, R19, UR5, PT ; /* 0x0000000513007c0c */ /* 0x000fda000bf04070 */ /*0280*/ @P0 BRA 0x460 ; /* 0x000001d000000947 */ /* 0x000fea0003800000 */ /*0290*/ IADD3 R2, P0, R34, R19, RZ ; /* 0x0000001322027210 */ /* 0x000fc80007f1e0ff */ /*02a0*/ LEA.HI.X.SX32 R3, R34, RZ, 0x1, P0 ; /* 0x000000ff22037211 */ /* 0x000fe400000f0eff */ /*02b0*/ LEA R22, P0, R2, c[0x0][0x160], 0x3 ; /* 0x0000580002167a11 */ /* 0x000fc800078018ff */ /*02c0*/ LEA.HI.X R23, R2, c[0x0][0x164], R3, 0x3, P0 ; /* 0x0000590002177a11 */ /* 0x000fca00000f1c03 */ /*02d0*/ LDG.E.64 R24, [R22.64] ; /* 0x0000000616187981 */ /* 0x000ea8000c1e1b00 */ /*02e0*/ LDG.E.64 R26, [R22.64+0x800] ; /* 0x00080006161a7981 */ /* 0x000ee8000c1e1b00 */ /*02f0*/ LDG.E.64 R12, [R22.64+0x1000] ; /* 0x00100006160c7981 */ /* 0x000f28000c1e1b00 */ /*0300*/ LDG.E.64 R8, [R22.64+0x1800] ; /* 0x0018000616087981 */ /* 0x000f68000c1e1b00 */ /*0310*/ LDG.E.64 R6, [R22.64+0x2000] ; /* 0x0020000616067981 */ /* 0x000f68000c1e1b00 */ /*0320*/ LDG.E.64 R4, [R22.64+0x2800] ; /* 0x0028000616047981 */ /* 0x000f68000c1e1b00 */ /*0330*/ LDG.E.64 R2, [R22.64+0x3000] ; /* 0x0030000616027981 */ /* 0x000f68000c1e1b00 */ /*0340*/ LDG.E.64 R14, [R22.64+0x3800] ; /* 0x00380006160e7981 */ /* 0x000f62000c1e1b00 */ /*0350*/ DADD R24, R24, R10 ; /* 0x0000000018187229 */ /* 0x006ecc000000000a */ /*0360*/ DADD R24, R24, R26 ; /* 0x0000000018187229 */ /* 0x008f0c000000001a */ /*0370*/ DADD R12, R24, R12 ; /* 0x00000000180c7229 */ /* 0x010f4c000000000c */ /*0380*/ DADD R8, R12, R8 ; /* 0x000000000c087229 */ /* 0x020e0c0000000008 */ /*0390*/ DADD R6, R8, R6 ; /* 0x0000000008067229 */ /* 0x001e0c0000000006 */ /*03a0*/ DADD R4, R6, R4 ; /* 0x0000000006047229 */ /* 0x0010640000000004 */ /*03b0*/ IADD3 R6, -R19, c[0x0][0x188], RZ ; /* 0x0000620013067a10 */ /* 0x001fc80007ffe1ff */ /*03c0*/ ISETP.GE.U32.AND P0, PT, R6, UR4, PT ; /* 0x0000000406007c0c */ /* 0x000fe2000bf06070 */ /*03d0*/ DADD R2, R4, R2 ; /* 0x0000000004027229 */ /* 0x002e0c0000000002 */ /*03e0*/ DADD R10, R2, R14 ; /* 0x00000000020a7229 */ /* 0x00104c000000000e */ /*03f0*/ @!P0 BRA 0xe70 ; /* 0x00000a7000008947 */ /* 0x000fea0003800000 */ /*0400*/ IADD3 R19, R19, UR4, RZ ; /* 0x0000000413137c10 */ /* 0x003fe4000fffe0ff */ /*0410*/ IADD3 R21, R21, UR4, RZ ; /* 0x0000000415157c10 */ /* 0x000fe4000fffe0ff */ /*0420*/ ISETP.GT.U32.AND P0, PT, R19, UR5, PT ; /* 0x0000000513007c0c */ /* 0x000fe4000bf04070 */ /*0430*/ IADD3 R17, R17, UR4, RZ ; /* 0x0000000411117c10 */ /* 0x000fe4000fffe0ff */ /*0440*/ IADD3 R16, R16, UR4, RZ ; /* 0x0000000410107c10 */ /* 0x000fd2000fffe0ff */ /*0450*/ @!P0 BRA 0x290 ; /* 0xfffffe3000008947 */ /* 0x000fea000383ffff */ /*0460*/ ISETP.GE.U32.AND P0, PT, R19, c[0x0][0x188], PT ; /* 0x0000620013007a0c */ /* 0x000fda0003f06070 */ /*0470*/ @P0 BRA 0xe70 ; /* 0x000009f000000947 */ /* 0x000fea0003800000 */ /*0480*/ IADD3 R3, -R19, c[0x0][0x188], RZ ; /* 0x0000620013037a10 */ /* 0x000fe20007ffe1ff */ /*0490*/ BSSY B1, 0xe70 ; /* 0x000009d000017945 */ /* 0x000fe60003800000 */ /*04a0*/ ISETP.GE.AND P0, PT, R34, R3, PT ; /* 0x000000032200720c */ /* 0x000fda0003f06270 */ /*04b0*/ @P0 BRA 0xe60 ; /* 0x000009a000000947 */ /* 0x000fea0003800000 */ /*04c0*/ LOP3.LUT R2, RZ, R34, RZ, 0x33, !PT ; /* 0x00000022ff027212 */ /* 0x000fe200078e33ff */ /*04d0*/ BSSY B2, 0x5e0 ; /* 0x0000010000027945 */ /* 0x000fe60003800000 */ /*04e0*/ IADD3 R4, -R19, c[0x0][0x188], R2 ; /* 0x0000620013047a10 */ /* 0x000fc80007ffe102 */ /*04f0*/ LEA.HI R2, R4.reuse, 0x1, RZ, 0x18 ; /* 0x0000000104027811 */ /* 0x040fe400078fc0ff */ /*0500*/ ISETP.GE.U32.AND P0, PT, R4, 0x300, PT ; /* 0x000003000400780c */ /* 0x000fe40003f06070 */ /*0510*/ LOP3.LUT P1, R2, R2, 0x3, RZ, 0xc0, !PT ; /* 0x0000000302027812 */ /* 0x000fda000782c0ff */ /*0520*/ @!P1 BRA 0x5d0 ; /* 0x000000a000009947 */ /* 0x000fea0003800000 */ /*0530*/ S2R R34, SR_TID.X ; /* 0x0000000000227919 */ /* 0x000e240000002100 */ /*0540*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x001fc800078e00ff */ /*0550*/ IMAD.WIDE.U32 R4, R16, R5, c[0x0][0x160] ; /* 0x0000580010047625 */ /* 0x000fcc00078e0005 */ /*0560*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000604047981 */ /* 0x000ea2000c1e1b00 */ /*0570*/ IADD3 R2, R2, -0x1, RZ ; /* 0xffffffff02027810 */ /* 0x000fe40007ffe0ff */ /*0580*/ IADD3 R34, R34, 0x100, RZ ; /* 0x0000010022227810 */ /* 0x001fe40007ffe0ff */ /*0590*/ ISETP.NE.AND P1, PT, R2, RZ, PT ; /* 0x000000ff0200720c */ /* 0x000fe40003f25270 */ /*05a0*/ IADD3 R16, R16, 0x100, RZ ; /* 0x0000010010107810 */ /* 0x000fe20007ffe0ff */ /*05b0*/ DADD R10, R4, R10 ; /* 0x00000000040a7229 */ /* 0x006054000000000a */ /*05c0*/ @P1 BRA 0x540 ; /* 0xffffff7000001947 */ /* 0x000fea000383ffff */ /*05d0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*05e0*/ @!P0 BRA 0xe60 ; /* 0x0000087000008947 */ /* 0x000fea0003800000 */ /*05f0*/ IMAD.IADD R2, R3, 0x1, -R34 ; /* 0x0000000103027824 */ /* 0x000fe200078e0a22 */ /*0600*/ BSSY B2, 0xad0 ; /* 0x000004c000027945 */ /* 0x000fe20003800000 */ /*0610*/ IMAD.IADD R4, R34, 0x1, R17 ; /* 0x0000000122047824 */ /* 0x001fe200078e0211 */ /*0620*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0630*/ ISETP.GT.AND P1, PT, R2, 0xc00, PT ; /* 0x00000c000200780c */ /* 0x000fe20003f24270 */ /*0640*/ IMAD.IADD R2, R34, 0x1, R21 ; /* 0x0000000122027824 */ /* 0x000fd800078e0215 */ /*0650*/ @!P1 BRA 0xac0 ; /* 0x0000046000009947 */ /* 0x000fea0003800000 */ /*0660*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0670*/ IADD3 R5, R3, -0xc00, RZ ; /* 0xfffff40003057810 */ /* 0x000fe40007ffe0ff */ /*0680*/ IMAD.MOV.U32 R33, RZ, RZ, 0x8 ; /* 0x00000008ff217424 */ /* 0x001fe200078e00ff */ /*0690*/ IADD3 R6, R2, -0x200, RZ ; /* 0xfffffe0002067810 */ /* 0x000fc60007ffe0ff */ /*06a0*/ IMAD.WIDE.U32 R8, R4, R33, c[0x0][0x160] ; /* 0x0000580004087625 */ /* 0x000fe200078e0021 */ /*06b0*/ IADD3 R28, R2, -0x100, RZ ; /* 0xffffff00021c7810 */ /* 0x000fc60007ffe0ff */ /*06c0*/ IMAD.WIDE.U32 R6, R6, R33.reuse, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x080fe400078e0021 */ /*06d0*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000ea4000c1e1b00 */ /*06e0*/ IMAD.WIDE.U32 R28, R28, R33.reuse, c[0x0][0x160] ; /* 0x000058001c1c7625 */ /* 0x080fe400078e0021 */ /*06f0*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000ee8000c1e1b00 */ /*0700*/ LDG.E.64 R28, [R28.64] ; /* 0x000000061c1c7981 */ /* 0x000f22000c1e1b00 */ /*0710*/ IMAD.WIDE.U32 R30, R2, R33, c[0x0][0x160] ; /* 0x00005800021e7625 */ /* 0x000fe200078e0021 */ /*0720*/ IADD3 R26, R4, 0x400, RZ ; /* 0x00000400041a7810 */ /* 0x000fc40007ffe0ff */ /*0730*/ IADD3 R24, R2, 0x200, RZ ; /* 0x0000020002187810 */ /* 0x000fc60007ffe0ff */ /*0740*/ LDG.E.64 R30, [R30.64] ; /* 0x000000061e1e7981 */ /* 0x000f62000c1e1b00 */ /*0750*/ IMAD.WIDE.U32 R26, R26, R33, c[0x0][0x160] ; /* 0x000058001a1a7625 */ /* 0x000fe200078e0021 */ /*0760*/ IADD3 R22, R2, 0x300, RZ ; /* 0x0000030002167810 */ /* 0x000fc60007ffe0ff */ /*0770*/ IMAD.WIDE.U32 R24, R24, R33.reuse, c[0x0][0x160] ; /* 0x0000580018187625 */ /* 0x080fe400078e0021 */ /*0780*/ LDG.E.64 R26, [R26.64] ; /* 0x000000061a1a7981 */ /* 0x000f62000c1e1b00 */ /*0790*/ IADD3 R20, R2, 0x400, RZ ; /* 0x0000040002147810 */ /* 0x000fe20007ffe0ff */ /*07a0*/ IMAD.WIDE.U32 R22, R22, R33.reuse, c[0x0][0x160] ; /* 0x0000580016167625 */ /* 0x080fe400078e0021 */ /*07b0*/ LDG.E.64 R24, [R24.64] ; /* 0x0000000618187981 */ /* 0x000f62000c1e1b00 */ /*07c0*/ IADD3 R18, R4, 0x800, RZ ; /* 0x0000080004127810 */ /* 0x000fe20007ffe0ff */ /*07d0*/ IMAD.WIDE.U32 R20, R20, R33.reuse, c[0x0][0x160] ; /* 0x0000580014147625 */ /* 0x080fe400078e0021 */ /*07e0*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000616167981 */ /* 0x000f62000c1e1b00 */ /*07f0*/ IADD3 R16, R2, 0x600, RZ ; /* 0x0000060002107810 */ /* 0x000fe20007ffe0ff */ /*0800*/ IMAD.WIDE.U32 R18, R18, R33, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x000fc400078e0021 */ /*0810*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000614147981 */ /* 0x000f62000c1e1b00 */ /*0820*/ IADD3 R14, R2, 0x700, RZ ; /* 0x00000700020e7810 */ /* 0x000fe20007ffe0ff */ /*0830*/ IMAD.WIDE.U32 R16, R16, R33.reuse, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x080fe400078e0021 */ /*0840*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000612127981 */ /* 0x000f62000c1e1b00 */ /*0850*/ IADD3 R12, R2, 0x800, RZ ; /* 0x00000800020c7810 */ /* 0x000fe20007ffe0ff */ /*0860*/ IMAD.WIDE.U32 R14, R14, R33.reuse, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x080fe400078e0021 */ /*0870*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000610107981 */ /* 0x000f64000c1e1b00 */ /*0880*/ IMAD.WIDE.U32 R12, R12, R33, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc400078e0021 */ /*0890*/ LDG.E.64 R14, [R14.64] ; /* 0x000000060e0e7981 */ /* 0x000f68000c1e1b00 */ /*08a0*/ LDG.E.64 R12, [R12.64] ; /* 0x000000060c0c7981 */ /* 0x000f62000c1e1b00 */ /*08b0*/ IADD3 R32, R2, 0xc00, RZ ; /* 0x00000c0002207810 */ /* 0x000fe20007ffe0ff */ /*08c0*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x0060e4000000000a */ /*08d0*/ IADD3 R10, R4, 0xc00, RZ ; /* 0x00000c00040a7810 */ /* 0x001fc80007ffe0ff */ /*08e0*/ DADD R6, R8, R6 ; /* 0x0000000008067229 */ /* 0x0081220000000006 */ /*08f0*/ IMAD.WIDE.U32 R10, R10, R33, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fe200078e0021 */ /*0900*/ IADD3 R8, R2, 0xa00, RZ ; /* 0x00000a0002087810 */ /* 0x001fc80007ffe0ff */ /*0910*/ DADD R28, R6, R28 ; /* 0x00000000061c7229 */ /* 0x010162000000001c */ /*0920*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000ea2000c1e1b00 */ /*0930*/ IMAD.WIDE.U32 R8, R8, R33, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e0021 */ /*0940*/ IADD3 R6, R2, 0xb00, RZ ; /* 0x00000b0002067810 */ /* 0x001fca0007ffe0ff */ /*0950*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000ee2000c1e1b00 */ /*0960*/ IMAD.WIDE.U32 R6, R6, R33, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fc800078e0021 */ /*0970*/ IMAD.WIDE.U32 R32, R32, R33, c[0x0][0x160] ; /* 0x0000580020207625 */ /* 0x000fe400078e0021 */ /*0980*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000f28000c1e1b00 */ /*0990*/ LDG.E.64 R32, [R32.64] ; /* 0x0000000620207981 */ /* 0x000f22000c1e1b00 */ /*09a0*/ DADD R28, R28, R30 ; /* 0x000000001c1c7229 */ /* 0x020e0c000000001e */ /*09b0*/ DADD R26, R28, R26 ; /* 0x000000001c1a7229 */ /* 0x001e0c000000001a */ /*09c0*/ DADD R24, R26, R24 ; /* 0x000000001a187229 */ /* 0x001e0c0000000018 */ /*09d0*/ DADD R22, R24, R22 ; /* 0x0000000018167229 */ /* 0x001e0c0000000016 */ /*09e0*/ DADD R20, R22, R20 ; /* 0x0000000016147229 */ /* 0x001e0c0000000014 */ /*09f0*/ DADD R18, R20, R18 ; /* 0x0000000014127229 */ /* 0x001e0c0000000012 */ /*0a00*/ DADD R16, R18, R16 ; /* 0x0000000012107229 */ /* 0x001e0c0000000010 */ /*0a10*/ DADD R14, R16, R14 ; /* 0x00000000100e7229 */ /* 0x001e0c000000000e */ /*0a20*/ DADD R12, R14, R12 ; /* 0x000000000e0c7229 */ /* 0x001ea2000000000c */ /*0a30*/ IADD3 R34, R34, 0x1000, RZ ; /* 0x0000100022227810 */ /* 0x000fc80007ffe0ff */ /*0a40*/ ISETP.GE.AND P1, PT, R34, R5, PT ; /* 0x000000052200720c */ /* 0x000fe40003f26270 */ /*0a50*/ IADD3 R2, R2, 0x1000, RZ ; /* 0x0000100002027810 */ /* 0x000fe40007ffe0ff */ /*0a60*/ IADD3 R4, R4, 0x1000, RZ ; /* 0x0000100004047810 */ /* 0x000fe20007ffe0ff */ /*0a70*/ DADD R10, R12, R10 ; /* 0x000000000c0a7229 */ /* 0x004ecc000000000a */ /*0a80*/ DADD R8, R10, R8 ; /* 0x000000000a087229 */ /* 0x008f0c0000000008 */ /*0a90*/ DADD R6, R8, R6 ; /* 0x0000000008067229 */ /* 0x010e0c0000000006 */ /*0aa0*/ DADD R10, R6, R32 ; /* 0x00000000060a7229 */ /* 0x0010620000000020 */ /*0ab0*/ @!P1 BRA 0x680 ; /* 0xfffffbc000009947 */ /* 0x000fea000383ffff */ /*0ac0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0ad0*/ IMAD.IADD R5, R3, 0x1, -R34 ; /* 0x0000000103057824 */ /* 0x000fe200078e0a22 */ /*0ae0*/ BSSY B2, 0xd50 ; /* 0x0000026000027945 */ /* 0x000fe80003800000 */ /*0af0*/ ISETP.GT.AND P1, PT, R5, 0x400, PT ; /* 0x000004000500780c */ /* 0x000fda0003f24270 */ /*0b00*/ @!P1 BRA 0xd40 ; /* 0x0000023000009947 */ /* 0x000fea0003800000 */ /*0b10*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fe200078e00ff */ /*0b20*/ IADD3 R20, R2, -0x200, RZ ; /* 0xfffffe0002147810 */ /* 0x000fc60007ffe0ff */ /*0b30*/ IMAD.WIDE.U32 R14, R4, R5, c[0x0][0x160] ; /* 0x00005800040e7625 */ /* 0x000fe200078e0005 */ /*0b40*/ IADD3 R18, R2, -0x100, RZ ; /* 0xffffff0002127810 */ /* 0x000fc60007ffe0ff */ /*0b50*/ IMAD.WIDE.U32 R20, R20, R5.reuse, c[0x0][0x160] ; /* 0x0000580014147625 */ /* 0x080fe400078e0005 */ /*0b60*/ LDG.E.64 R14, [R14.64] ; /* 0x000000060e0e7981 */ /* 0x000ea4000c1e1b00 */ /*0b70*/ IMAD.WIDE.U32 R18, R18, R5.reuse, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x080fe400078e0005 */ /*0b80*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000614147981 */ /* 0x000ee2000c1e1b00 */ /*0b90*/ IADD3 R12, R4, 0x400, RZ ; /* 0x00000400040c7810 */ /* 0x000fe20007ffe0ff */ /*0ba0*/ IMAD.WIDE.U32 R16, R2.reuse, R5.reuse, c[0x0][0x160] ; /* 0x0000580002107625 */ /* 0x0c0fe400078e0005 */ /*0bb0*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000612127981 */ /* 0x000f22000c1e1b00 */ /*0bc0*/ IADD3 R8, R2, 0x200, RZ ; /* 0x0000020002087810 */ /* 0x000fe20007ffe0ff */ /*0bd0*/ IMAD.WIDE.U32 R12, R12, R5, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc400078e0005 */ /*0be0*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000610107981 */ /* 0x000f62000c1e1b00 */ /*0bf0*/ IADD3 R6, R2, 0x300, RZ ; /* 0x0000030002067810 */ /* 0x001fe20007ffe0ff */ /*0c00*/ IMAD.WIDE.U32 R8, R8, R5.reuse, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x080fe400078e0005 */ /*0c10*/ LDG.E.64 R12, [R12.64] ; /* 0x000000060c0c7981 */ /* 0x000f62000c1e1b00 */ /*0c20*/ IADD3 R22, R2, 0x400, RZ ; /* 0x0000040002167810 */ /* 0x000fe20007ffe0ff */ /*0c30*/ IMAD.WIDE.U32 R6, R6, R5.reuse, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x080fe400078e0005 */ /*0c40*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000f64000c1e1b00 */ /*0c50*/ IMAD.WIDE.U32 R22, R22, R5, c[0x0][0x160] ; /* 0x0000580016167625 */ /* 0x000fc400078e0005 */ /*0c60*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000f68000c1e1b00 */ /*0c70*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000616167981 */ /* 0x000f62000c1e1b00 */ /*0c80*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0c90*/ IADD3 R34, R34, 0x800, RZ ; /* 0x0000080022227810 */ /* 0x000fe40007ffe0ff */ /*0ca0*/ IADD3 R2, R2, 0x800, RZ ; /* 0x0000080002027810 */ /* 0x000fe40007ffe0ff */ /*0cb0*/ IADD3 R4, R4, 0x800, RZ ; /* 0x0000080004047810 */ /* 0x000fe20007ffe0ff */ /*0cc0*/ DADD R14, R10, R14 ; /* 0x000000000a0e7229 */ /* 0x006ecc000000000e */ /*0cd0*/ DADD R14, R14, R20 ; /* 0x000000000e0e7229 */ /* 0x008f0c0000000014 */ /*0ce0*/ DADD R14, R14, R18 ; /* 0x000000000e0e7229 */ /* 0x010f4c0000000012 */ /*0cf0*/ DADD R14, R14, R16 ; /* 0x000000000e0e7229 */ /* 0x020e0c0000000010 */ /*0d00*/ DADD R12, R14, R12 ; /* 0x000000000e0c7229 */ /* 0x001e0c000000000c */ /*0d10*/ DADD R8, R12, R8 ; /* 0x000000000c087229 */ /* 0x001e0c0000000008 */ /*0d20*/ DADD R8, R8, R6 ; /* 0x0000000008087229 */ /* 0x001e0c0000000006 */ /*0d30*/ DADD R10, R8, R22 ; /* 0x00000000080a7229 */ /* 0x00104c0000000016 */ /*0d40*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0d50*/ ISETP.LT.OR P0, PT, R34, R3, P0 ; /* 0x000000032200720c */ /* 0x000fda0000701670 */ /*0d60*/ @!P0 BRA 0xe60 ; /* 0x000000f000008947 */ /* 0x000fea0003800000 */ /*0d70*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x000fe200078e00ff */ /*0d80*/ IADD3 R6, R2, -0x200, RZ ; /* 0xfffffe0002067810 */ /* 0x001fc60007ffe0ff */ /*0d90*/ IMAD.WIDE.U32 R4, R4, R3, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fe200078e0003 */ /*0da0*/ IADD3 R8, R2, -0x100, RZ ; /* 0xffffff0002087810 */ /* 0x000fc60007ffe0ff */ /*0db0*/ IMAD.WIDE.U32 R6, R6, R3.reuse, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x080fe400078e0003 */ /*0dc0*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000604047981 */ /* 0x000ea4000c1e1b00 */ /*0dd0*/ IMAD.WIDE.U32 R8, R8, R3.reuse, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x080fe400078e0003 */ /*0de0*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000ee4000c1e1b00 */ /*0df0*/ IMAD.WIDE.U32 R2, R2, R3, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fe400078e0003 */ /*0e00*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000f28000c1e1b00 */ /*0e10*/ LDG.E.64 R2, [R2.64] ; /* 0x0000000602027981 */ /* 0x000f62000c1e1b00 */ /*0e20*/ DADD R10, R10, R4 ; /* 0x000000000a0a7229 */ /* 0x006ecc0000000004 */ /*0e30*/ DADD R10, R10, R6 ; /* 0x000000000a0a7229 */ /* 0x008f0c0000000006 */ /*0e40*/ DADD R10, R10, R8 ; /* 0x000000000a0a7229 */ /* 0x010f4c0000000008 */ /*0e50*/ DADD R10, R10, R2 ; /* 0x000000000a0a7229 */ /* 0x02004c0000000002 */ /*0e60*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0e70*/ SHFL.DOWN PT, R2, R10, 0x1, 0x1f ; /* 0x08201f000a027f89 */ /* 0x003fe800000e0000 */ /*0e80*/ SHFL.DOWN PT, R3, R11, 0x1, 0x1f ; /* 0x08201f000b037f89 */ /* 0x000e2800000e0000 */ /*0e90*/ S2R R12, SR_LANEID ; /* 0x00000000000c7919 */ /* 0x000e680000000000 */ /*0ea0*/ S2R R34, SR_TID.X ; /* 0x0000000000227919 */ /* 0x000ea20000002100 */ /*0eb0*/ DADD R2, R2, R10 ; /* 0x0000000002027229 */ /* 0x001e22000000000a */ /*0ec0*/ ISETP.GT.AND P0, PT, R12, 0x1e, PT ; /* 0x0000001e0c00780c */ /* 0x002fc40003f04270 */ /*0ed0*/ ISETP.NE.AND P1, PT, R12, RZ, PT ; /* 0x000000ff0c00720c */ /* 0x000fce0003f25270 */ /*0ee0*/ FSEL R4, R10, R2, P0 ; /* 0x000000020a047208 */ /* 0x001fe40000000000 */ /*0ef0*/ FSEL R5, R11, R3, P0 ; /* 0x000000030b057208 */ /* 0x000fe40000000000 */ /*0f00*/ ISETP.GT.AND P0, PT, R12, 0x1d, PT ; /* 0x0000001d0c00780c */ /* 0x000fe20003f04270 */ /*0f10*/ SHFL.DOWN PT, R2, R4, 0x2, 0x1f ; /* 0x08401f0004027f89 */ /* 0x000fe800000e0000 */ /*0f20*/ SHFL.DOWN PT, R3, R5, 0x2, 0x1f ; /* 0x08401f0005037f89 */ /* 0x000e2400000e0000 */ /*0f30*/ DADD R2, R2, R4 ; /* 0x0000000002027229 */ /* 0x001e140000000004 */ /*0f40*/ FSEL R6, R4, R2, P0 ; /* 0x0000000204067208 */ /* 0x001fe40000000000 */ /*0f50*/ FSEL R7, R5, R3, P0 ; /* 0x0000000305077208 */ /* 0x000fe40000000000 */ /*0f60*/ ISETP.GT.AND P0, PT, R12, 0x1b, PT ; /* 0x0000001b0c00780c */ /* 0x000fe20003f04270 */ /*0f70*/ SHFL.DOWN PT, R2, R6, 0x4, 0x1f ; /* 0x08801f0006027f89 */ /* 0x000fe800000e0000 */ /*0f80*/ SHFL.DOWN PT, R3, R7, 0x4, 0x1f ; /* 0x08801f0007037f89 */ /* 0x000e2400000e0000 */ /*0f90*/ DADD R2, R2, R6 ; /* 0x0000000002027229 */ /* 0x001e140000000006 */ /*0fa0*/ FSEL R8, R6, R2, P0 ; /* 0x0000000206087208 */ /* 0x001fe40000000000 */ /*0fb0*/ FSEL R9, R7, R3, P0 ; /* 0x0000000307097208 */ /* 0x000fe40000000000 */ /*0fc0*/ ISETP.GT.AND P0, PT, R12, 0x17, PT ; /* 0x000000170c00780c */ /* 0x000fe20003f04270 */ /*0fd0*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe200000e0000 */ /*0fe0*/ @!P1 SHF.R.S32.HI R7, RZ, 0x1f, R34 ; /* 0x0000001fff079819 */ /* 0x004fc60000011422 */ /*0ff0*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e2200000e0000 */ /*1000*/ @!P1 LEA.HI R7, R7, R34, RZ, 0x5 ; /* 0x0000002207079211 */ /* 0x000fc800078f28ff */ /*1010*/ @!P1 SHF.R.S32.HI R7, RZ, 0x5, R7 ; /* 0x00000005ff079819 */ /* 0x000fca0000011407 */ /*1020*/ @!P1 IMAD.SHL.U32 R7, R7, 0x8, RZ ; /* 0x0000000807079824 */ /* 0x000fe200078e00ff */ /*1030*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*1040*/ FSEL R4, R8, R2, P0 ; /* 0x0000000208047208 */ /* 0x001fe40000000000 */ /*1050*/ FSEL R5, R9, R3, P0 ; /* 0x0000000309057208 */ /* 0x000fe40000000000 */ /*1060*/ ISETP.GT.AND P0, PT, R12, 0xf, PT ; /* 0x0000000f0c00780c */ /* 0x000fe20003f04270 */ /*1070*/ SHFL.DOWN PT, R2, R4, 0x10, 0x1f ; /* 0x0a001f0004027f89 */ /* 0x000fe800000e0000 */ /*1080*/ SHFL.DOWN PT, R3, R5, 0x10, 0x1f ; /* 0x0a001f0005037f89 */ /* 0x000e2400000e0000 */ /*1090*/ DADD R2, R2, R4 ; /* 0x0000000002027229 */ /* 0x001e140000000004 */ /*10a0*/ FSEL R12, R4, R2, P0 ; /* 0x00000002040c7208 */ /* 0x001fe40000000000 */ /*10b0*/ FSEL R13, R5, R3, P0 ; /* 0x00000003050d7208 */ /* 0x000fe40000000000 */ /*10c0*/ ISETP.NE.AND P0, PT, R34, RZ, PT ; /* 0x000000ff2200720c */ /* 0x000fc60003f05270 */ /*10d0*/ @!P1 STS.64 [R7+0x8], R12 ; /* 0x0000080c07009388 */ /* 0x0001e80000000a00 */ /*10e0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*10f0*/ @P0 BRA 0x2470 ; /* 0x0000137000000947 */ /* 0x000fea0003800000 */ /*1100*/ LDS.128 R16, [0x10] ; /* 0x00001000ff107984 */ /* 0x000e620000000c00 */ /*1110*/ IMAD.MOV.U32 R34, RZ, RZ, RZ ; /* 0x000000ffff227224 */ /* 0x000fc600078e00ff */ /*1120*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea80000000c00 */ /*1130*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x001e280000000c00 */ /*1140*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000ee20000000a00 */ /*1150*/ DADD R16, R12, R16 ; /* 0x000000000c107229 */ /* 0x002e4c0000000010 */ /*1160*/ DADD R16, R16, R18 ; /* 0x0000000010107229 */ /* 0x002e8c0000000012 */ /*1170*/ DADD R8, R16, R8 ; /* 0x0000000010087229 */ /* 0x004e4c0000000008 */ /*1180*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x002e0c000000000a */ /*1190*/ DADD R4, R8, R4 ; /* 0x0000000008047229 */ /* 0x001e0c0000000004 */ /*11a0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001ecc0000000006 */ /*11b0*/ DADD R12, R4, R2 ; /* 0x00000000040c7229 */ /* 0x0080620000000002 */ /*11c0*/ BRA 0x2470 ; /* 0x000012a000007947 */ /* 0x000fea0003800000 */ /*11d0*/ ISETP.GE.AND P0, PT, R32, R2, PT ; /* 0x000000022000720c */ /* 0x000fe20003f06270 */ /*11e0*/ BSSY B1, 0x1c40 ; /* 0x00000a5000017945 */ /* 0x000fe20003800000 */ /*11f0*/ CS2R R12, SRZ ; /* 0x00000000000c7805 */ /* 0x000fd6000001ff00 */ /*1200*/ @P0 BRA 0x1c30 ; /* 0x00000a2000000947 */ /* 0x000fea0003800000 */ /*1210*/ IMAD.IADD R12, R3, 0x1, R32 ; /* 0x00000001030c7824 */ /* 0x000fe400078e0220 */ /*1220*/ IMAD.MOV.U32 R13, RZ, RZ, 0x8 ; /* 0x00000008ff0d7424 */ /* 0x000fc800078e00ff */ /*1230*/ IMAD.WIDE.U32 R12, R12, R13, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fcc00078e000d */ /*1240*/ LDG.E.64 R12, [R12.64] ; /* 0x000000060c0c7981 */ /* 0x000f62000c1e1b00 */ /*1250*/ IADD3 R32, R32, 0x100, RZ ; /* 0x0000010020207810 */ /* 0x000fc80007ffe0ff */ /*1260*/ ISETP.GE.AND P0, PT, R32, R2, PT ; /* 0x000000022000720c */ /* 0x000fda0003f06270 */ /*1270*/ @P0 BRA 0x1c30 ; /* 0x000009b000000947 */ /* 0x000fea0003800000 */ /*1280*/ LOP3.LUT R4, RZ, R32, RZ, 0x33, !PT ; /* 0x00000020ff047212 */ /* 0x000fe200078e33ff */ /*1290*/ BSSY B2, 0x13b0 ; /* 0x0000011000027945 */ /* 0x000fe60003800000 */ /*12a0*/ IADD3 R5, -R3, c[0x0][0x188], R4 ; /* 0x0000620003057a10 */ /* 0x000fc80007ffe104 */ /*12b0*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*12c0*/ ISETP.GE.U32.AND P0, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f06070 */ /*12d0*/ LOP3.LUT P1, R4, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304047812 */ /* 0x000fda000782c0ff */ /*12e0*/ @!P1 BRA 0x13a0 ; /* 0x000000b000009947 */ /* 0x000fea0003800000 */ /*12f0*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0004 */ /*1300*/ IMAD.IADD R7, R3, 0x1, R32 ; /* 0x0000000103077824 */ /* 0x000fe400078e0220 */ /*1310*/ IMAD.MOV.U32 R4, RZ, RZ, 0x8 ; /* 0x00000008ff047424 */ /* 0x001fc800078e00ff */ /*1320*/ IMAD.WIDE.U32 R4, R7, R4, c[0x0][0x160] ; /* 0x0000580007047625 */ /* 0x000fcc00078e0004 */ /*1330*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000604047981 */ /* 0x000ea2000c1e1b00 */ /*1340*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*1350*/ IADD3 R32, R32, 0x100, RZ ; /* 0x0000010020207810 */ /* 0x000fe40007ffe0ff */ /*1360*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*1370*/ IADD3 R7, R7, 0x100, RZ ; /* 0x0000010007077810 */ /* 0x000fe20007ffe0ff */ /*1380*/ DADD R12, R4, R12 ; /* 0x00000000040c7229 */ /* 0x026054000000000c */ /*1390*/ @P1 BRA 0x1310 ; /* 0xffffff7000001947 */ /* 0x000fea000383ffff */ /*13a0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*13b0*/ @!P0 BRA 0x1c30 ; /* 0x0000087000008947 */ /* 0x000fea0003800000 */ /*13c0*/ IMAD.IADD R4, R2, 0x1, -R32 ; /* 0x0000000102047824 */ /* 0x001fe200078e0a20 */ /*13d0*/ BSSY B2, 0x1890 ; /* 0x000004b000027945 */ /* 0x000fe20003800000 */ /*13e0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fc60003f0f070 */ /*13f0*/ ISETP.GT.AND P1, PT, R4, 0xc00, PT ; /* 0x00000c000400780c */ /* 0x000fe40003f24270 */ /*1400*/ IADD3 R4, R32, 0x300, R3 ; /* 0x0000030020047810 */ /* 0x000fd60007ffe003 */ /*1410*/ @!P1 BRA 0x1880 ; /* 0x0000046000009947 */ /* 0x000fea0003800000 */ /*1420*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1430*/ IADD3 R5, R2, -0xc00, RZ ; /* 0xfffff40002057810 */ /* 0x000fe40007ffe0ff */ /*1440*/ IMAD.IADD R10, R3, 0x1, R32 ; /* 0x00000001030a7824 */ /* 0x000fe200078e0220 */ /*1450*/ IADD3 R8, R4, -0x200, RZ ; /* 0xfffffe0004087810 */ /* 0x000fe20007ffe0ff */ /*1460*/ IMAD.MOV.U32 R31, RZ, RZ, 0x8 ; /* 0x00000008ff1f7424 */ /* 0x001fc800078e00ff */ /*1470*/ IMAD.WIDE.U32 R10, R10, R31, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fe200078e001f */ /*1480*/ IADD3 R6, R4, -0x100, RZ ; /* 0xffffff0004067810 */ /* 0x000fc60007ffe0ff */ /*1490*/ IMAD.WIDE.U32 R8, R8, R31.reuse, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x080fe400078e001f */ /*14a0*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000ea4000c1e1b00 */ /*14b0*/ IMAD.WIDE.U32 R6, R6, R31.reuse, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x080fe400078e001f */ /*14c0*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000ee4000c1e1b00 */ /*14d0*/ IMAD.WIDE.U32 R26, R4, R31, c[0x0][0x160] ; /* 0x00005800041a7625 */ /* 0x000fe400078e001f */ /*14e0*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000f28000c1e1b00 */ /*14f0*/ LDG.E.64 R26, [R26.64] ; /* 0x000000061a1a7981 */ /* 0x000f22000c1e1b00 */ /*1500*/ IADD3 R28, R3, 0x400, R32 ; /* 0x00000400031c7810 */ /* 0x000fc40007ffe020 */ /*1510*/ IADD3 R24, R4, 0x200, RZ ; /* 0x0000020004187810 */ /* 0x000fc60007ffe0ff */ /*1520*/ IMAD.WIDE.U32 R28, R28, R31, c[0x0][0x160] ; /* 0x000058001c1c7625 */ /* 0x000fe200078e001f */ /*1530*/ IADD3 R22, R4, 0x300, RZ ; /* 0x0000030004167810 */ /* 0x000fc60007ffe0ff */ /*1540*/ IMAD.WIDE.U32 R24, R24, R31.reuse, c[0x0][0x160] ; /* 0x0000580018187625 */ /* 0x080fe400078e001f */ /*1550*/ LDG.E.64 R28, [R28.64] ; /* 0x000000061c1c7981 */ /* 0x000f22000c1e1b00 */ /*1560*/ IADD3 R20, R4, 0x400, RZ ; /* 0x0000040004147810 */ /* 0x000fe20007ffe0ff */ /*1570*/ IMAD.WIDE.U32 R22, R22, R31.reuse, c[0x0][0x160] ; /* 0x0000580016167625 */ /* 0x080fe400078e001f */ /*1580*/ LDG.E.64 R24, [R24.64] ; /* 0x0000000618187981 */ /* 0x000f22000c1e1b00 */ /*1590*/ IADD3 R18, R3, 0x800, R32 ; /* 0x0000080003127810 */ /* 0x000fe20007ffe020 */ /*15a0*/ IMAD.WIDE.U32 R20, R20, R31.reuse, c[0x0][0x160] ; /* 0x0000580014147625 */ /* 0x080fe400078e001f */ /*15b0*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000616167981 */ /* 0x000f22000c1e1b00 */ /*15c0*/ IADD3 R16, R4, 0x600, RZ ; /* 0x0000060004107810 */ /* 0x000fe20007ffe0ff */ /*15d0*/ IMAD.WIDE.U32 R18, R18, R31, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x000fc400078e001f */ /*15e0*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000614147981 */ /* 0x000f22000c1e1b00 */ /*15f0*/ IADD3 R14, R4, 0x700, RZ ; /* 0x00000700040e7810 */ /* 0x000fe20007ffe0ff */ /*1600*/ IMAD.WIDE.U32 R16, R16, R31.reuse, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x080fe400078e001f */ /*1610*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000612127981 */ /* 0x000f24000c1e1b00 */ /*1620*/ IMAD.WIDE.U32 R14, R14, R31, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x000fe400078e001f */ /*1630*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000610107981 */ /* 0x000f28000c1e1b00 */ /*1640*/ LDG.E.64 R14, [R14.64] ; /* 0x000000060e0e7981 */ /* 0x000f22000c1e1b00 */ /*1650*/ IADD3 R30, R4, 0xc00, RZ ; /* 0x00000c00041e7810 */ /* 0x000fe20007ffe0ff */ /*1660*/ DADD R10, R10, R12 ; /* 0x000000000a0a7229 */ /* 0x0260c4000000000c */ /*1670*/ IADD3 R12, R4, 0x800, RZ ; /* 0x00000800040c7810 */ /* 0x001fc80007ffe0ff */ /*1680*/ DADD R8, R10, R8 ; /* 0x000000000a087229 */ /* 0x0081220000000008 */ /*1690*/ IMAD.WIDE.U32 R12, R12, R31, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fe200078e001f */ /*16a0*/ IADD3 R10, R3, 0xc00, R32 ; /* 0x00000c00030a7810 */ /* 0x001fc80007ffe020 */ /*16b0*/ DADD R6, R8, R6 ; /* 0x0000000008067229 */ /* 0x0100620000000006 */ /*16c0*/ LDG.E.64 R12, [R12.64] ; /* 0x000000060c0c7981 */ /* 0x000ea2000c1e1b00 */ /*16d0*/ IMAD.WIDE.U32 R10, R10, R31, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fe200078e001f */ /*16e0*/ IADD3 R8, R4, 0xa00, RZ ; /* 0x00000a0004087810 */ /* 0x001fc60007ffe0ff */ /*16f0*/ DADD R26, R6, R26 ; /* 0x00000000061a7229 */ /* 0x002064000000001a */ /*1700*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000ee2000c1e1b00 */ /*1710*/ IMAD.WIDE.U32 R8, R8, R31, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x000fe200078e001f */ /*1720*/ IADD3 R6, R4, 0xb00, RZ ; /* 0x00000b0004067810 */ /* 0x001fca0007ffe0ff */ /*1730*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000f22000c1e1b00 */ /*1740*/ IMAD.WIDE.U32 R6, R6, R31, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fc800078e001f */ /*1750*/ IMAD.WIDE.U32 R30, R30, R31, c[0x0][0x160] ; /* 0x000058001e1e7625 */ /* 0x000fe400078e001f */ /*1760*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000f28000c1e1b00 */ /*1770*/ LDG.E.64 R30, [R30.64] ; /* 0x000000061e1e7981 */ /* 0x000f22000c1e1b00 */ /*1780*/ DADD R26, R26, R28 ; /* 0x000000001a1a7229 */ /* 0x002e0c000000001c */ /*1790*/ DADD R24, R26, R24 ; /* 0x000000001a187229 */ /* 0x001e0c0000000018 */ /*17a0*/ DADD R22, R24, R22 ; /* 0x0000000018167229 */ /* 0x001e0c0000000016 */ /*17b0*/ DADD R20, R22, R20 ; /* 0x0000000016147229 */ /* 0x001e0c0000000014 */ /*17c0*/ DADD R18, R20, R18 ; /* 0x0000000014127229 */ /* 0x001e0c0000000012 */ /*17d0*/ DADD R16, R18, R16 ; /* 0x0000000012107229 */ /* 0x001e0c0000000010 */ /*17e0*/ DADD R14, R16, R14 ; /* 0x00000000100e7229 */ /* 0x001ea2000000000e */ /*17f0*/ IADD3 R32, R32, 0x1000, RZ ; /* 0x0000100020207810 */ /* 0x000fc80007ffe0ff */ /*1800*/ ISETP.GE.AND P1, PT, R32, R5, PT ; /* 0x000000052000720c */ /* 0x000fe40003f26270 */ /*1810*/ IADD3 R4, R4, 0x1000, RZ ; /* 0x0000100004047810 */ /* 0x000fe20007ffe0ff */ /*1820*/ DADD R12, R14, R12 ; /* 0x000000000e0c7229 */ /* 0x004ecc000000000c */ /*1830*/ DADD R10, R12, R10 ; /* 0x000000000c0a7229 */ /* 0x008f0c000000000a */ /*1840*/ DADD R8, R10, R8 ; /* 0x000000000a087229 */ /* 0x010e0c0000000008 */ /*1850*/ DADD R6, R8, R6 ; /* 0x0000000008067229 */ /* 0x001e0c0000000006 */ /*1860*/ DADD R12, R6, R30 ; /* 0x00000000060c7229 */ /* 0x001062000000001e */ /*1870*/ @!P1 BRA 0x1440 ; /* 0xfffffbc000009947 */ /* 0x000fea000383ffff */ /*1880*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1890*/ IMAD.IADD R5, R2, 0x1, -R32 ; /* 0x0000000102057824 */ /* 0x000fe200078e0a20 */ /*18a0*/ BSSY B2, 0x1b10 ; /* 0x0000026000027945 */ /* 0x000fe80003800000 */ /*18b0*/ ISETP.GT.AND P1, PT, R5, 0x400, PT ; /* 0x000004000500780c */ /* 0x000fda0003f24270 */ /*18c0*/ @!P1 BRA 0x1b00 ; /* 0x0000023000009947 */ /* 0x000fea0003800000 */ /*18d0*/ IMAD.IADD R16, R3, 0x1, R32 ; /* 0x0000000103107824 */ /* 0x000fe200078e0220 */ /*18e0*/ IADD3 R18, R4, -0x200, RZ ; /* 0xfffffe0004127810 */ /* 0x000fe20007ffe0ff */ /*18f0*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*1900*/ IMAD.WIDE.U32 R16, R16, R5, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x000fe200078e0005 */ /*1910*/ IADD3 R20, R4, -0x100, RZ ; /* 0xffffff0004147810 */ /* 0x000fc60007ffe0ff */ /*1920*/ IMAD.WIDE.U32 R18, R18, R5.reuse, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x080fe400078e0005 */ /*1930*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000610107981 */ /* 0x000ea4000c1e1b00 */ /*1940*/ IMAD.WIDE.U32 R20, R20, R5.reuse, c[0x0][0x160] ; /* 0x0000580014147625 */ /* 0x080fe400078e0005 */ /*1950*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000612127981 */ /* 0x000ee2000c1e1b00 */ /*1960*/ IADD3 R10, R3, 0x400, R32 ; /* 0x00000400030a7810 */ /* 0x000fe20007ffe020 */ /*1970*/ IMAD.WIDE.U32 R14, R4.reuse, R5.reuse, c[0x0][0x160] ; /* 0x00005800040e7625 */ /* 0x0c0fe400078e0005 */ /*1980*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000614147981 */ /* 0x000f22000c1e1b00 */ /*1990*/ IADD3 R8, R4, 0x200, RZ ; /* 0x0000020004087810 */ /* 0x000fe20007ffe0ff */ /*19a0*/ IMAD.WIDE.U32 R10, R10, R5, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x000fc400078e0005 */ /*19b0*/ LDG.E.64 R14, [R14.64] ; /* 0x000000060e0e7981 */ /* 0x000f22000c1e1b00 */ /*19c0*/ IADD3 R6, R4, 0x300, RZ ; /* 0x0000030004067810 */ /* 0x001fe20007ffe0ff */ /*19d0*/ IMAD.WIDE.U32 R8, R8, R5.reuse, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x080fe400078e0005 */ /*19e0*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000f22000c1e1b00 */ /*19f0*/ IADD3 R22, R4, 0x400, RZ ; /* 0x0000040004167810 */ /* 0x000fe20007ffe0ff */ /*1a00*/ IMAD.WIDE.U32 R6, R6, R5.reuse, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x080fe400078e0005 */ /*1a10*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000f24000c1e1b00 */ /*1a20*/ IMAD.WIDE.U32 R22, R22, R5, c[0x0][0x160] ; /* 0x0000580016167625 */ /* 0x000fc400078e0005 */ /*1a30*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000f28000c1e1b00 */ /*1a40*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000616167981 */ /* 0x000f22000c1e1b00 */ /*1a50*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1a60*/ IADD3 R32, R32, 0x800, RZ ; /* 0x0000080020207810 */ /* 0x000fe40007ffe0ff */ /*1a70*/ IADD3 R4, R4, 0x800, RZ ; /* 0x0000080004047810 */ /* 0x000fe20007ffe0ff */ /*1a80*/ DADD R16, R12, R16 ; /* 0x000000000c107229 */ /* 0x026ecc0000000010 */ /*1a90*/ DADD R16, R16, R18 ; /* 0x0000000010107229 */ /* 0x008f0c0000000012 */ /*1aa0*/ DADD R16, R16, R20 ; /* 0x0000000010107229 */ /* 0x010e0c0000000014 */ /*1ab0*/ DADD R14, R16, R14 ; /* 0x00000000100e7229 */ /* 0x001e0c000000000e */ /*1ac0*/ DADD R10, R14, R10 ; /* 0x000000000e0a7229 */ /* 0x001e0c000000000a */ /*1ad0*/ DADD R8, R10, R8 ; /* 0x000000000a087229 */ /* 0x001e0c0000000008 */ /*1ae0*/ DADD R8, R8, R6 ; /* 0x0000000008087229 */ /* 0x001e0c0000000006 */ /*1af0*/ DADD R12, R8, R22 ; /* 0x00000000080c7229 */ /* 0x00104c0000000016 */ /*1b00*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1b10*/ ISETP.LT.OR P0, PT, R32, R2, P0 ; /* 0x000000022000720c */ /* 0x000fda0000701670 */ /*1b20*/ @!P0 BRA 0x1c30 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*1b30*/ IMAD.IADD R6, R3, 0x1, R32 ; /* 0x0000000103067824 */ /* 0x001fe200078e0220 */ /*1b40*/ IADD3 R8, R4, -0x200, RZ ; /* 0xfffffe0004087810 */ /* 0x000fe20007ffe0ff */ /*1b50*/ IMAD.MOV.U32 R5, RZ, RZ, 0x8 ; /* 0x00000008ff057424 */ /* 0x000fc800078e00ff */ /*1b60*/ IMAD.WIDE.U32 R6, R6, R5, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fe200078e0005 */ /*1b70*/ IADD3 R10, R4, -0x100, RZ ; /* 0xffffff00040a7810 */ /* 0x000fc60007ffe0ff */ /*1b80*/ IMAD.WIDE.U32 R8, R8, R5.reuse, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x080fe400078e0005 */ /*1b90*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000ea4000c1e1b00 */ /*1ba0*/ IMAD.WIDE.U32 R10, R10, R5.reuse, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x080fe400078e0005 */ /*1bb0*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000608087981 */ /* 0x000ee4000c1e1b00 */ /*1bc0*/ IMAD.WIDE.U32 R4, R4, R5, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fe400078e0005 */ /*1bd0*/ LDG.E.64 R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000f28000c1e1b00 */ /*1be0*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000604047981 */ /* 0x000f22000c1e1b00 */ /*1bf0*/ DADD R12, R12, R6 ; /* 0x000000000c0c7229 */ /* 0x026ecc0000000006 */ /*1c00*/ DADD R12, R12, R8 ; /* 0x000000000c0c7229 */ /* 0x008f0c0000000008 */ /*1c10*/ DADD R12, R12, R10 ; /* 0x000000000c0c7229 */ /* 0x010e0c000000000a */ /*1c20*/ DADD R12, R12, R4 ; /* 0x000000000c0c7229 */ /* 0x00104c0000000004 */ /*1c30*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1c40*/ S2R R4, SR_LANEID ; /* 0x0000000000047919 */ /* 0x001e220000000000 */ /*1c50*/ ISETP.GT.AND P0, PT, R2, 0xff, PT ; /* 0x000000ff0200780c */ /* 0x000fe40003f04270 */ /*1c60*/ SHF.R.S32.HI R3, RZ, 0x1f, R34 ; /* 0x0000001fff037819 */ /* 0x000fc80000011422 */ /*1c70*/ LEA.HI R3, R3, R34, RZ, 0x5 ; /* 0x0000002203037211 */ /* 0x000fc800078f28ff */ /*1c80*/ SHF.R.S32.HI R3, RZ, 0x5, R3 ; /* 0x00000005ff037819 */ /* 0x000fc60000011403 */ /*1c90*/ @P0 BRA 0x2180 ; /* 0x000004e000000947 */ /* 0x000fea0003800000 */ /*1ca0*/ IMAD.SHL.U32 R5, R3, 0x20, RZ ; /* 0x0000002003057824 */ /* 0x000fe200078e00ff */ /*1cb0*/ IADD3 R10, R4.reuse, 0x2, RZ ; /* 0x00000002040a7810 */ /* 0x041fe40007ffe0ff */ /*1cc0*/ ISETP.NE.AND P1, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe40003f25270 */ /*1cd0*/ IADD3 R7, R5, 0x20, RZ ; /* 0x0000002005077810 */ /* 0x000fe40007ffe0ff */ /*1ce0*/ LOP3.LUT R5, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff057212 */ /* 0x000fe400078e33ff */ /*1cf0*/ ISETP.GT.AND P0, PT, R7, R2, PT ; /* 0x000000020700720c */ /* 0x000fc60003f04270 */ /*1d00*/ IMAD.IADD R5, R2, 0x1, R5 ; /* 0x0000000102057824 */ /* 0x000fca00078e0205 */ /*1d10*/ SEL R5, R5, 0x1f, P0 ; /* 0x0000001f05057807 */ /* 0x000fc80000000000 */ /*1d20*/ ISETP.GE.AND P0, PT, R4, R5, PT ; /* 0x000000050400720c */ /* 0x000fe20003f06270 */ /*1d30*/ SHFL.DOWN PT, R6, R12, 0x1, R5 ; /* 0x082000000c067989 */ /* 0x022fe800000e0005 */ /*1d40*/ SHFL.DOWN PT, R7, R13, 0x1, R5 ; /* 0x082000000d077989 */ /* 0x000e2400000e0005 */ /*1d50*/ DADD R6, R6, R12 ; /* 0x0000000006067229 */ /* 0x001e14000000000c */ /*1d60*/ FSEL R8, R6, R12, !P0 ; /* 0x0000000c06087208 */ /* 0x001fe40004000000 */ /*1d70*/ FSEL R9, R7, R13, !P0 ; /* 0x0000000d07097208 */ /* 0x000fe40004000000 */ /*1d80*/ ISETP.GT.AND P0, PT, R10, R5, PT ; /* 0x000000050a00720c */ /* 0x000fe20003f04270 */ /*1d90*/ SHFL.DOWN PT, R6, R8, 0x2, R5 ; /* 0x0840000008067989 */ /* 0x000fe200000e0005 */ /*1da0*/ IADD3 R12, R4, 0x4, RZ ; /* 0x00000004040c7810 */ /* 0x000fc60007ffe0ff */ /*1db0*/ SHFL.DOWN PT, R7, R9, 0x2, R5 ; /* 0x0840000009077989 */ /* 0x000e2400000e0005 */ /*1dc0*/ DADD R6, R6, R8 ; /* 0x0000000006067229 */ /* 0x001e140000000008 */ /*1dd0*/ FSEL R10, R8, R6, P0 ; /* 0x00000006080a7208 */ /* 0x001fe40000000000 */ /*1de0*/ FSEL R11, R9, R7, P0 ; /* 0x00000007090b7208 */ /* 0x000fe40000000000 */ /*1df0*/ ISETP.GT.AND P0, PT, R12, R5, PT ; /* 0x000000050c00720c */ /* 0x000fe20003f04270 */ /*1e00*/ SHFL.DOWN PT, R6, R10, 0x4, R5 ; /* 0x088000000a067989 */ /* 0x000fe200000e0005 */ /*1e10*/ IADD3 R12, R4, 0x8, RZ ; /* 0x00000008040c7810 */ /* 0x000fc60007ffe0ff */ /*1e20*/ SHFL.DOWN PT, R7, R11, 0x4, R5 ; /* 0x088000000b077989 */ /* 0x000e2400000e0005 */ /*1e30*/ DADD R6, R6, R10 ; /* 0x0000000006067229 */ /* 0x001e14000000000a */ /*1e40*/ FSEL R8, R10, R6, P0 ; /* 0x000000060a087208 */ /* 0x001fe40000000000 */ /*1e50*/ FSEL R9, R11, R7, P0 ; /* 0x000000070b097208 */ /* 0x000fe40000000000 */ /*1e60*/ ISETP.GT.AND P0, PT, R12, R5, PT ; /* 0x000000050c00720c */ /* 0x000fe20003f04270 */ /*1e70*/ SHFL.DOWN PT, R6, R8, 0x8, R5 ; /* 0x0900000008067989 */ /* 0x000fe200000e0005 */ /*1e80*/ IADD3 R12, R4, 0x10, RZ ; /* 0x00000010040c7810 */ /* 0x000fc60007ffe0ff */ /*1e90*/ SHFL.DOWN PT, R7, R9, 0x8, R5 ; /* 0x0900000009077989 */ /* 0x000e2400000e0005 */ /*1ea0*/ DADD R6, R6, R8 ; /* 0x0000000006067229 */ /* 0x001e140000000008 */ /*1eb0*/ FSEL R10, R8, R6, P0 ; /* 0x00000006080a7208 */ /* 0x001fe40000000000 */ /*1ec0*/ FSEL R11, R9, R7, P0 ; /* 0x00000007090b7208 */ /* 0x000fe40000000000 */ /*1ed0*/ ISETP.GT.AND P0, PT, R12, R5, PT ; /* 0x000000050c00720c */ /* 0x000fe20003f04270 */ /*1ee0*/ SHFL.DOWN PT, R6, R10, 0x10, R5 ; /* 0x0a0000000a067989 */ /* 0x000fe800000e0005 */ /*1ef0*/ SHFL.DOWN PT, R7, R11, 0x10, R5 ; /* 0x0a0000000b077989 */ /* 0x000e2400000e0005 */ /*1f00*/ DADD R6, R6, R10 ; /* 0x0000000006067229 */ /* 0x001e14000000000a */ /*1f10*/ FSEL R12, R10, R6, P0 ; /* 0x000000060a0c7208 */ /* 0x001fe40000000000 */ /*1f20*/ FSEL R13, R11, R7, P0 ; /* 0x000000070b0d7208 */ /* 0x000fe40000000000 */ /*1f30*/ ISETP.NE.AND P0, PT, R34, RZ, PT ; /* 0x000000ff2200720c */ /* 0x000fc60003f05270 */ /*1f40*/ @!P1 STS.64 [R3.X8+0x8], R12 ; /* 0x0000080c03009388 */ /* 0x0001e80000008a00 */ /*1f50*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1f60*/ @P0 BRA 0x2470 ; /* 0x0000050000000947 */ /* 0x000fea0003800000 */ /*1f70*/ LDS.128 R8, [0x10] ; /* 0x00001000ff087984 */ /* 0x000e620000000c00 */ /*1f80*/ ISETP.GT.AND P0, PT, R2.reuse, 0x20, PT ; /* 0x000000200200780c */ /* 0x040fe20003f04270 */ /*1f90*/ IMAD.MOV.U32 R34, RZ, RZ, RZ ; /* 0x000000ffff227224 */ /* 0x000fe200078e00ff */ /*1fa0*/ ISETP.GE.AND P1, PT, R2, 0xe1, PT ; /* 0x000000e10200780c */ /* 0x000fe20003f26270 */ /*1fb0*/ LDS.128 R4, [0x20] ; /* 0x00002000ff047984 */ /* 0x000ea20000000c00 */ /*1fc0*/ DADD R8, R12, R8 ; /* 0x000000000c087229 */ /* 0x002e540000000008 */ /*1fd0*/ FSEL R8, R8, R12, P0 ; /* 0x0000000c08087208 */ /* 0x002fe40000000000 */ /*1fe0*/ FSEL R9, R9, R13, P0 ; /* 0x0000000d09097208 */ /* 0x000fe40000000000 */ /*1ff0*/ ISETP.GT.AND P0, PT, R2, 0x40, PT ; /* 0x000000400200780c */ /* 0x000fc80003f04270 */ /*2000*/ DADD R10, R8, R10 ; /* 0x00000000080a7229 */ /* 0x000e54000000000a */ /*2010*/ FSEL R12, R10, R8, P0 ; /* 0x000000080a0c7208 */ /* 0x003fe40000000000 */ /*2020*/ FSEL R13, R11, R9, P0 ; /* 0x000000090b0d7208 */ /* 0x000fe40000000000 */ /*2030*/ LDS.128 R8, [0x30] ; /* 0x00003000ff087984 */ /* 0x000e220000000c00 */ /*2040*/ ISETP.GT.AND P0, PT, R2, 0x60, PT ; /* 0x000000600200780c */ /* 0x000fc60003f04270 */ /*2050*/ DADD R4, R4, R12 ; /* 0x0000000004047229 */ /* 0x004e54000000000c */ /*2060*/ FSEL R4, R4, R12, P0 ; /* 0x0000000c04047208 */ /* 0x002fe40000000000 */ /*2070*/ FSEL R5, R5, R13, P0 ; /* 0x0000000d05057208 */ /* 0x000fe40000000000 */ /*2080*/ ISETP.GT.AND P0, PT, R2, 0x80, PT ; /* 0x000000800200780c */ /* 0x000fc80003f04270 */ /*2090*/ DADD R6, R4, R6 ; /* 0x0000000004067229 */ /* 0x000e540000000006 */ /*20a0*/ FSEL R4, R6, R4, P0 ; /* 0x0000000406047208 */ /* 0x002fe40000000000 */ /*20b0*/ FSEL R5, R7, R5, P0 ; /* 0x0000000507057208 */ /* 0x000fe40000000000 */ /*20c0*/ ISETP.GT.AND P0, PT, R2, 0xa0, PT ; /* 0x000000a00200780c */ /* 0x000fc80003f04270 */ /*20d0*/ DADD R8, R8, R4 ; /* 0x0000000008087229 */ /* 0x001e140000000004 */ /*20e0*/ FSEL R4, R8, R4, P0 ; /* 0x0000000408047208 */ /* 0x001fe40000000000 */ /*20f0*/ FSEL R5, R9, R5, P0 ; /* 0x0000000509057208 */ /* 0x000fe40000000000 */ /*2100*/ ISETP.GT.AND P0, PT, R2, 0xc0, PT ; /* 0x000000c00200780c */ /* 0x000fc80003f04270 */ /*2110*/ DADD R10, R4, R10 ; /* 0x00000000040a7229 */ /* 0x000e14000000000a */ /*2120*/ FSEL R12, R10, R4, P0 ; /* 0x000000040a0c7208 */ /* 0x001fe40000000000 */ /*2130*/ FSEL R13, R11, R5, P0 ; /* 0x000000050b0d7208 */ /* 0x000fe20000000000 */ /*2140*/ @!P1 BRA 0x2470 ; /* 0x0000032000009947 */ /* 0x000fea0003800000 */ /*2150*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x000e240000000a00 */ /*2160*/ DADD R12, R12, R2 ; /* 0x000000000c0c7229 */ /* 0x0010620000000002 */ /*2170*/ BRA 0x2470 ; /* 0x000002f000007947 */ /* 0x000fea0003800000 */ /*2180*/ SHFL.DOWN PT, R6, R12, 0x1, 0x1f ; /* 0x08201f000c067f89 */ /* 0x022fe200000e0000 */ /*2190*/ ISETP.GT.AND P0, PT, R4.reuse, 0x1e, PT ; /* 0x0000001e0400780c */ /* 0x041fe40003f04270 */ /*21a0*/ ISETP.NE.AND P1, PT, R4, RZ, PT ; /* 0x000000ff0400720c */ /* 0x000fe20003f25270 */ /*21b0*/ SHFL.DOWN PT, R7, R13, 0x1, 0x1f ; /* 0x08201f000d077f89 */ /* 0x000e2400000e0000 */ /*21c0*/ DADD R6, R6, R12 ; /* 0x0000000006067229 */ /* 0x001e14000000000c */ /*21d0*/ FSEL R8, R12, R6, P0 ; /* 0x000000060c087208 */ /* 0x001fe40000000000 */ /*21e0*/ FSEL R9, R13, R7, P0 ; /* 0x000000070d097208 */ /* 0x000fe40000000000 */ /*21f0*/ ISETP.GT.AND P0, PT, R4, 0x1d, PT ; /* 0x0000001d0400780c */ /* 0x000fe20003f04270 */ /*2200*/ SHFL.DOWN PT, R6, R8, 0x2, 0x1f ; /* 0x08401f0008067f89 */ /* 0x000fe800000e0000 */ /*2210*/ SHFL.DOWN PT, R7, R9, 0x2, 0x1f ; /* 0x08401f0009077f89 */ /* 0x000e2400000e0000 */ /*2220*/ DADD R6, R6, R8 ; /* 0x0000000006067229 */ /* 0x001e140000000008 */ /*2230*/ FSEL R10, R8, R6, P0 ; /* 0x00000006080a7208 */ /* 0x001fe40000000000 */ /*2240*/ FSEL R11, R9, R7, P0 ; /* 0x00000007090b7208 */ /* 0x000fe40000000000 */ /*2250*/ ISETP.GT.AND P0, PT, R4, 0x1b, PT ; /* 0x0000001b0400780c */ /* 0x000fe20003f04270 */ /*2260*/ SHFL.DOWN PT, R6, R10, 0x4, 0x1f ; /* 0x08801f000a067f89 */ /* 0x000fe800000e0000 */ /*2270*/ SHFL.DOWN PT, R7, R11, 0x4, 0x1f ; /* 0x08801f000b077f89 */ /* 0x000e2400000e0000 */ /*2280*/ DADD R6, R6, R10 ; /* 0x0000000006067229 */ /* 0x001e14000000000a */ /*2290*/ FSEL R12, R10, R6, P0 ; /* 0x000000060a0c7208 */ /* 0x001fe40000000000 */ /*22a0*/ FSEL R13, R11, R7, P0 ; /* 0x000000070b0d7208 */ /* 0x000fe40000000000 */ /*22b0*/ ISETP.GT.AND P0, PT, R4, 0x17, PT ; /* 0x000000170400780c */ /* 0x000fe20003f04270 */ /*22c0*/ SHFL.DOWN PT, R6, R12, 0x8, 0x1f ; /* 0x09001f000c067f89 */ /* 0x000fe800000e0000 */ /*22d0*/ SHFL.DOWN PT, R7, R13, 0x8, 0x1f ; /* 0x09001f000d077f89 */ /* 0x000e2400000e0000 */ /*22e0*/ DADD R6, R6, R12 ; /* 0x0000000006067229 */ /* 0x001e14000000000c */ /*22f0*/ FSEL R8, R12, R6, P0 ; /* 0x000000060c087208 */ /* 0x001fe40000000000 */ /*2300*/ FSEL R9, R13, R7, P0 ; /* 0x000000070d097208 */ /* 0x000fe40000000000 */ /*2310*/ ISETP.GT.AND P0, PT, R4, 0xf, PT ; /* 0x0000000f0400780c */ /* 0x000fe20003f04270 */ /*2320*/ SHFL.DOWN PT, R6, R8, 0x10, 0x1f ; /* 0x0a001f0008067f89 */ /* 0x000fe800000e0000 */ /*2330*/ SHFL.DOWN PT, R7, R9, 0x10, 0x1f ; /* 0x0a001f0009077f89 */ /* 0x000e2400000e0000 */ /*2340*/ DADD R6, R6, R8 ; /* 0x0000000006067229 */ /* 0x001e140000000008 */ /*2350*/ FSEL R12, R8, R6, P0 ; /* 0x00000006080c7208 */ /* 0x001fe40000000000 */ /*2360*/ FSEL R13, R9, R7, P0 ; /* 0x00000007090d7208 */ /* 0x000fe40000000000 */ /*2370*/ ISETP.NE.AND P0, PT, R34, RZ, PT ; /* 0x000000ff2200720c */ /* 0x000fc60003f05270 */ /*2380*/ @!P1 STS.64 [R3.X8+0x8], R12 ; /* 0x0000080c03009388 */ /* 0x0001e80000008a00 */ /*2390*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*23a0*/ @P0 BRA 0x2470 ; /* 0x000000c000000947 */ /* 0x000fea0003800000 */ /*23b0*/ LDS.128 R16, [0x10] ; /* 0x00001000ff107984 */ /* 0x000e620000000c00 */ /*23c0*/ IMAD.MOV.U32 R34, RZ, RZ, RZ ; /* 0x000000ffff227224 */ /* 0x000fc600078e00ff */ /*23d0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea80000000c00 */ /*23e0*/ LDS.128 R4, [0x30] ; /* 0x00003000ff047984 */ /* 0x000ee80000000c00 */ /*23f0*/ LDS.64 R2, [0x40] ; /* 0x00004000ff027984 */ /* 0x001e220000000a00 */ /*2400*/ DADD R16, R12, R16 ; /* 0x000000000c107229 */ /* 0x002e4c0000000010 */ /*2410*/ DADD R16, R16, R18 ; /* 0x0000000010107229 */ /* 0x002e8c0000000012 */ /*2420*/ DADD R8, R16, R8 ; /* 0x0000000010087229 */ /* 0x004e4c0000000008 */ /*2430*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x002ecc000000000a */ /*2440*/ DADD R4, R8, R4 ; /* 0x0000000008047229 */ /* 0x008e4c0000000004 */ /*2450*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x002e0c0000000006 */ /*2460*/ DADD R12, R4, R2 ; /* 0x00000000040c7229 */ /* 0x00104c0000000002 */ /*2470*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*2480*/ ISETP.NE.AND P0, PT, R34, RZ, PT ; /* 0x000000ff2200720c */ /* 0x000fda0003f05270 */ /*2490*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*24a0*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x001fc800078e00ff */ /*24b0*/ IMAD.WIDE.U32 R2, R0, R3, c[0x0][0x168] ; /* 0x00005a0000027625 */ /* 0x000fca00078e0003 */ /*24c0*/ STG.E.64 [R2.64], R12 ; /* 0x0000000c02007986 */ /* 0x002fe2000c101b06 */ /*24d0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*24e0*/ BRA 0x24e0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*24f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2500*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2510*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2520*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2530*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2540*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2550*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2560*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2570*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS28DeviceReduceSingleTileKernelINS0_18DeviceReducePolicyIdjN6thrust20THRUST_200700_890_NS4plusIdEEE9Policy600ENS4_6detail15normal_iteratorINS4_10device_ptrIdEEEEPijS6_idN4cuda3std3__410__identityEEEvT0_T1_T2_T3_T4_T6_ .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ ISETP.NE.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fe20003f05270 */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fd80000000a00 */ /*0030*/ @!P0 BRA 0x2410 ; /* 0x000023d000008947 */ /* 0x000fea0003800000 */ /*0040*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e220000002100 */ /*0050*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff047624 */ /* 0x000fe200078e00ff */ /*0060*/ BSSY B0, 0x2380 ; /* 0x0000231000007945 */ /* 0x000fe80003800000 */ /*0070*/ ISETP.GE.U32.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fda0003f06070 */ /*0080*/ @!P0 BRA 0x10f0 ; /* 0x0000106000008947 */ /* 0x000fea0003800000 */ /*0090*/ IMAD.MOV.U32 R7, RZ, RZ, 0x8 ; /* 0x00000008ff077424 */ /* 0x000fc800078e00ff */ /*00a0*/ IMAD.WIDE R6, R0, R7, c[0x0][0x160] ; /* 0x0000580000067625 */ /* 0x001fca00078e0207 */ /*00b0*/ LDG.E.64 R2, [R6.64+0x800] ; /* 0x0008000406027981 */ /* 0x000ea8000c1e1b00 */ /*00c0*/ LDG.E.64 R8, [R6.64] ; /* 0x0000000406087981 */ /* 0x000ea8000c1e1b00 */ /*00d0*/ LDG.E.64 R10, [R6.64+0x1000] ; /* 0x00100004060a7981 */ /* 0x000ee8000c1e1b00 */ /*00e0*/ LDG.E.64 R12, [R6.64+0x1800] ; /* 0x00180004060c7981 */ /* 0x000f28000c1e1b00 */ /*00f0*/ LDG.E.64 R14, [R6.64+0x2000] ; /* 0x00200004060e7981 */ /* 0x000f68000c1e1b00 */ /*0100*/ LDG.E.64 R16, [R6.64+0x2800] ; /* 0x0028000406107981 */ /* 0x000f68000c1e1b00 */ /*0110*/ LDG.E.64 R18, [R6.64+0x3000] ; /* 0x0030000406127981 */ /* 0x000f68000c1e1b00 */ /*0120*/ LDG.E.64 R20, [R6.64+0x3800] ; /* 0x0038000406147981 */ /* 0x000f62000c1e1b00 */ /*0130*/ IADD3 R4, R4, -0x800, RZ ; /* 0xfffff80004047810 */ /* 0x000fe20007ffe0ff */ /*0140*/ IMAD.MOV.U32 R37, RZ, RZ, 0x800 ; /* 0x00000800ff257424 */ /* 0x000fc600078e00ff */ /*0150*/ ISETP.GE.U32.AND P0, PT, R4, 0x800, PT ; /* 0x000008000400780c */ /* 0x000fe20003f06070 */ /*0160*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x004ecc0000000008 */ /*0170*/ DADD R2, R2, R10 ; /* 0x0000000002027229 */ /* 0x008f0c000000000a */ /*0180*/ DADD R2, R2, R12 ; /* 0x0000000002027229 */ /* 0x010f4c000000000c */ /*0190*/ DADD R2, R2, R14 ; /* 0x0000000002027229 */ /* 0x020e0c000000000e */ /*01a0*/ DADD R2, R2, R16 ; /* 0x0000000002027229 */ /* 0x001e0c0000000010 */ /*01b0*/ DADD R2, R2, R18 ; /* 0x0000000002027229 */ /* 0x001e0c0000000012 */ /*01c0*/ DADD R2, R2, R20 ; /* 0x0000000002027229 */ /* 0x0010620000000014 */ /*01d0*/ @!P0 BRA 0x360 ; /* 0x0000018000008947 */ /* 0x000fea0003800000 */ /*01e0*/ IMAD.MOV.U32 R37, RZ, RZ, 0x800 ; /* 0x00000800ff257424 */ /* 0x000fca00078e00ff */ /*01f0*/ IMAD.WIDE.U32 R8, R37, 0x8, R6 ; /* 0x0000000825087825 */ /* 0x000fca00078e0006 */ /*0200*/ LDG.E.64 R10, [R8.64] ; /* 0x00000004080a7981 */ /* 0x001ea8000c1e1b00 */ /*0210*/ LDG.E.64 R12, [R8.64+0x800] ; /* 0x00080004080c7981 */ /* 0x000ee8000c1e1b00 */ /*0220*/ LDG.E.64 R14, [R8.64+0x1000] ; /* 0x00100004080e7981 */ /* 0x000f28000c1e1b00 */ /*0230*/ LDG.E.64 R16, [R8.64+0x1800] ; /* 0x0018000408107981 */ /* 0x000f68000c1e1b00 */ /*0240*/ LDG.E.64 R18, [R8.64+0x2000] ; /* 0x0020000408127981 */ /* 0x000f68000c1e1b00 */ /*0250*/ LDG.E.64 R20, [R8.64+0x2800] ; /* 0x0028000408147981 */ /* 0x001f68000c1e1b00 */ /*0260*/ LDG.E.64 R22, [R8.64+0x3000] ; /* 0x0030000408167981 */ /* 0x000f68000c1e1b00 */ /*0270*/ LDG.E.64 R24, [R8.64+0x3800] ; /* 0x0038000408187981 */ /* 0x000f62000c1e1b00 */ /*0280*/ DADD R10, R10, R2 ; /* 0x000000000a0a7229 */ /* 0x0060c40000000002 */ /*0290*/ IADD3 R2, -R37, c[0x0][0x170], RZ ; /* 0x00005c0025027a10 */ /* 0x001fc80007ffe1ff */ /*02a0*/ DADD R10, R10, R12 ; /* 0x000000000a0a7229 */ /* 0x008f22000000000c */ /*02b0*/ ISETP.GE.U32.AND P0, PT, R2, 0x800, PT ; /* 0x000008000200780c */ /* 0x000fca0003f06070 */ /*02c0*/ DADD R10, R10, R14 ; /* 0x000000000a0a7229 */ /* 0x010f4c000000000e */ /*02d0*/ DADD R10, R10, R16 ; /* 0x000000000a0a7229 */ /* 0x020e0c0000000010 */ /*02e0*/ DADD R10, R10, R18 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000012 */ /*02f0*/ DADD R10, R10, R20 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000014 */ /*0300*/ DADD R10, R10, R22 ; /* 0x000000000a0a7229 */ /* 0x001e0c0000000016 */ /*0310*/ DADD R2, R10, R24 ; /* 0x000000000a027229 */ /* 0x0010620000000018 */ /*0320*/ @!P0 BRA 0xda0 ; /* 0x00000a7000008947 */ /* 0x000fec0003800000 */ /*0330*/ IADD3 R37, R37, 0x800, RZ ; /* 0x0000080025257810 */ /* 0x000fc80007ffe0ff */ /*0340*/ ISETP.GT.U32.AND P0, PT, R37, R4, PT ; /* 0x000000042500720c */ /* 0x000fda0003f04070 */ /*0350*/ @!P0 BRA 0x1f0 ; /* 0xfffffe9000008947 */ /* 0x000fea000383ffff */ /*0360*/ ISETP.GE.U32.AND P0, PT, R37, c[0x0][0x170], PT ; /* 0x00005c0025007a0c */ /* 0x000fda0003f06070 */ /*0370*/ @P0 BRA 0xda0 ; /* 0x00000a2000000947 */ /* 0x000fea0003800000 */ /*0380*/ IADD3 R39, -R37, c[0x0][0x170], RZ ; /* 0x00005c0025277a10 */ /* 0x000fe20007ffe1ff */ /*0390*/ BSSY B1, 0xda0 ; /* 0x00000a0000017945 */ /* 0x000fe60003800000 */ /*03a0*/ ISETP.GE.AND P0, PT, R0, R39, PT ; /* 0x000000270000720c */ /* 0x000fda0003f06270 */ /*03b0*/ @P0 BRA 0xd90 ; /* 0x000009d000000947 */ /* 0x000fea0003800000 */ /*03c0*/ LOP3.LUT R4, RZ, R0, RZ, 0x33, !PT ; /* 0x00000000ff047212 */ /* 0x000fe200078e33ff */ /*03d0*/ BSSY B2, 0x510 ; /* 0x0000013000027945 */ /* 0x000fe20003800000 */ /*03e0*/ IMAD.MOV.U32 R40, RZ, RZ, R0 ; /* 0x000000ffff287224 */ /* 0x000fe400078e0000 */ /*03f0*/ IADD3 R5, -R37, c[0x0][0x170], R4 ; /* 0x00005c0025057a10 */ /* 0x000fc80007ffe104 */ /*0400*/ LEA.HI R4, R5.reuse, 0x1, RZ, 0x18 ; /* 0x0000000105047811 */ /* 0x040fe400078fc0ff */ /*0410*/ ISETP.GE.U32.AND P0, PT, R5, 0x300, PT ; /* 0x000003000500780c */ /* 0x000fe40003f06070 */ /*0420*/ LOP3.LUT P1, R4, R4, 0x3, RZ, 0xc0, !PT ; /* 0x0000000304047812 */ /* 0x000fda000782c0ff */ /*0430*/ @!P1 BRA 0x500 ; /* 0x000000c000009947 */ /* 0x000fea0003800000 */ /*0440*/ IMAD.MOV.U32 R6, RZ, RZ, R4 ; /* 0x000000ffff067224 */ /* 0x000fe400078e0004 */ /*0450*/ IMAD.IADD R7, R0, 0x1, R37 ; /* 0x0000000100077824 */ /* 0x000fe400078e0225 */ /*0460*/ IMAD.MOV.U32 R40, RZ, RZ, R0 ; /* 0x000000ffff287224 */ /* 0x000fe400078e0000 */ /*0470*/ IMAD.MOV.U32 R4, RZ, RZ, 0x8 ; /* 0x00000008ff047424 */ /* 0x002fc800078e00ff */ /*0480*/ IMAD.WIDE.U32 R4, R7, R4, c[0x0][0x160] ; /* 0x0000580007047625 */ /* 0x000fcc00078e0004 */ /*0490*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x004ea2000c1e1b00 */ /*04a0*/ IADD3 R6, R6, -0x1, RZ ; /* 0xffffffff06067810 */ /* 0x000fe40007ffe0ff */ /*04b0*/ IADD3 R40, R40, 0x100, RZ ; /* 0x0000010028287810 */ /* 0x000fe40007ffe0ff */ /*04c0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*04d0*/ IADD3 R7, R7, 0x100, RZ ; /* 0x0000010007077810 */ /* 0x000fe20007ffe0ff */ /*04e0*/ DADD R2, R4, R2 ; /* 0x0000000004027229 */ /* 0x0062940000000002 */ /*04f0*/ @P1 BRA 0x470 ; /* 0xffffff7000001947 */ /* 0x000fea000383ffff */ /*0500*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0510*/ @!P0 BRA 0xd90 ; /* 0x0000087000008947 */ /* 0x000fea0003800000 */ /*0520*/ IMAD.IADD R4, R39, 0x1, -R40 ; /* 0x0000000127047824 */ /* 0x002fe200078e0a28 */ /*0530*/ BSSY B2, 0x9f0 ; /* 0x000004b000027945 */ /* 0x000fe20003800000 */ /*0540*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*0550*/ IADD3 R36, R40, 0x300, R37 ; /* 0x0000030028247810 */ /* 0x000fe40007ffe025 */ /*0560*/ ISETP.GT.AND P1, PT, R4, 0xc00, PT ; /* 0x00000c000400780c */ /* 0x000fda0003f24270 */ /*0570*/ @!P1 BRA 0x9e0 ; /* 0x0000046000009947 */ /* 0x000fea0003800000 */ /*0580*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0590*/ IADD3 R38, R39, -0xc00, RZ ; /* 0xfffff40027267810 */ /* 0x000fe40007ffe0ff */ /*05a0*/ IMAD.IADD R4, R40, 0x1, R37 ; /* 0x0000000128047824 */ /* 0x001fe200078e0225 */ /*05b0*/ IADD3 R6, R36, -0x200, RZ ; /* 0xfffffe0024067810 */ /* 0x000fe20007ffe0ff */ /*05c0*/ IMAD.MOV.U32 R35, RZ, RZ, 0x8 ; /* 0x00000008ff237424 */ /* 0x000fc800078e00ff */ /*05d0*/ IMAD.WIDE.U32 R4, R4, R35, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fe200078e0023 */ /*05e0*/ IADD3 R8, R36, -0x100, RZ ; /* 0xffffff0024087810 */ /* 0x000fc60007ffe0ff */ /*05f0*/ IMAD.WIDE.U32 R6, R6, R35.reuse, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x080fe400078e0023 */ /*0600*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ee4000c1e1b00 */ /*0610*/ IMAD.WIDE.U32 R8, R8, R35.reuse, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x080fe400078e0023 */ /*0620*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000f22000c1e1b00 */ /*0630*/ IADD3 R12, R37, 0x400, R40 ; /* 0x00000400250c7810 */ /* 0x000fe20007ffe028 */ /*0640*/ IMAD.WIDE.U32 R10, R36.reuse, R35.reuse, c[0x0][0x160] ; /* 0x00005800240a7625 */ /* 0x0c1fe400078e0023 */ /*0650*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f62000c1e1b00 */ /*0660*/ IADD3 R14, R36, 0x200, RZ ; /* 0x00000200240e7810 */ /* 0x000fe20007ffe0ff */ /*0670*/ IMAD.WIDE.U32 R12, R12, R35, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc400078e0023 */ /*0680*/ LDG.E.64 R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x004ea2000c1e1b00 */ /*0690*/ IADD3 R16, R36, 0x300, RZ ; /* 0x0000030024107810 */ /* 0x000fe20007ffe0ff */ /*06a0*/ IMAD.WIDE.U32 R14, R14, R35.reuse, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x080fe400078e0023 */ /*06b0*/ LDG.E.64 R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000ea2000c1e1b00 */ /*06c0*/ IADD3 R18, R36, 0x400, RZ ; /* 0x0000040024127810 */ /* 0x000fe20007ffe0ff */ /*06d0*/ IMAD.WIDE.U32 R16, R16, R35.reuse, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x080fe400078e0023 */ /*06e0*/ LDG.E.64 R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000ea2000c1e1b00 */ /*06f0*/ IADD3 R20, R37, 0x800, R40 ; /* 0x0000080025147810 */ /* 0x000fe20007ffe028 */ /*0700*/ IMAD.WIDE.U32 R18, R18, R35, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x000fc400078e0023 */ /*0710*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000ea2000c1e1b00 */ /*0720*/ IADD3 R22, R36, 0x600, RZ ; /* 0x0000060024167810 */ /* 0x000fe20007ffe0ff */ /*0730*/ IMAD.WIDE.U32 R20, R20, R35.reuse, c[0x0][0x160] ; /* 0x0000580014147625 */ /* 0x080fe400078e0023 */ /*0740*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000412127981 */ /* 0x000ea2000c1e1b00 */ /*0750*/ IADD3 R24, R36, 0x700, RZ ; /* 0x0000070024187810 */ /* 0x000fe20007ffe0ff */ /*0760*/ IMAD.WIDE.U32 R22, R22, R35.reuse, c[0x0][0x160] ; /* 0x0000580016167625 */ /* 0x080fe400078e0023 */ /*0770*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000414147981 */ /* 0x000ea2000c1e1b00 */ /*0780*/ IADD3 R26, R36, 0x800, RZ ; /* 0x00000800241a7810 */ /* 0x000fe20007ffe0ff */ /*0790*/ IMAD.WIDE.U32 R24, R24, R35, c[0x0][0x160] ; /* 0x0000580018187625 */ /* 0x000fc400078e0023 */ /*07a0*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000416167981 */ /* 0x000ea2000c1e1b00 */ /*07b0*/ IADD3 R28, R37, 0xc00, R40 ; /* 0x00000c00251c7810 */ /* 0x000fe20007ffe028 */ /*07c0*/ IMAD.WIDE.U32 R26, R26, R35.reuse, c[0x0][0x160] ; /* 0x000058001a1a7625 */ /* 0x080fe400078e0023 */ /*07d0*/ LDG.E.64 R24, [R24.64] ; /* 0x0000000418187981 */ /* 0x000ea2000c1e1b00 */ /*07e0*/ IADD3 R30, R36, 0xa00, RZ ; /* 0x00000a00241e7810 */ /* 0x000fe20007ffe0ff */ /*07f0*/ IMAD.WIDE.U32 R28, R28, R35.reuse, c[0x0][0x160] ; /* 0x000058001c1c7625 */ /* 0x080fe400078e0023 */ /*0800*/ LDG.E.64 R26, [R26.64] ; /* 0x000000041a1a7981 */ /* 0x000ea2000c1e1b00 */ /*0810*/ IADD3 R32, R36, 0xb00, RZ ; /* 0x00000b0024207810 */ /* 0x000fe20007ffe0ff */ /*0820*/ IMAD.WIDE.U32 R30, R30, R35, c[0x0][0x160] ; /* 0x000058001e1e7625 */ /* 0x000fc400078e0023 */ /*0830*/ LDG.E.64 R28, [R28.64] ; /* 0x000000041c1c7981 */ /* 0x000ea2000c1e1b00 */ /*0840*/ IADD3 R34, R36, 0xc00, RZ ; /* 0x00000c0024227810 */ /* 0x000fe20007ffe0ff */ /*0850*/ IMAD.WIDE.U32 R32, R32, R35.reuse, c[0x0][0x160] ; /* 0x0000580020207625 */ /* 0x080fe400078e0023 */ /*0860*/ LDG.E.64 R30, [R30.64] ; /* 0x000000041e1e7981 */ /* 0x000ea4000c1e1b00 */ /*0870*/ IMAD.WIDE.U32 R34, R34, R35, c[0x0][0x160] ; /* 0x0000580022227625 */ /* 0x000fe400078e0023 */ /*0880*/ LDG.E.64 R32, [R32.64] ; /* 0x0000000420207981 */ /* 0x000ea8000c1e1b00 */ /*0890*/ LDG.E.64 R34, [R34.64] ; /* 0x0000000422227981 */ /* 0x000ea2000c1e1b00 */ /*08a0*/ IADD3 R40, R40, 0x1000, RZ ; /* 0x0000100028287810 */ /* 0x000fc40007ffe0ff */ /*08b0*/ IADD3 R36, R36, 0x1000, RZ ; /* 0x0000100024247810 */ /* 0x000fe40007ffe0ff */ /*08c0*/ ISETP.GE.AND P1, PT, R40, R38, PT ; /* 0x000000262800720c */ /* 0x000fe20003f26270 */ /*08d0*/ DADD R4, R4, R2 ; /* 0x0000000004047229 */ /* 0x00af0c0000000002 */ /*08e0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x010f4c0000000006 */ /*08f0*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x020e8c0000000008 */ /*0900*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x004e0c000000000a */ /*0910*/ DADD R4, R4, R12 ; /* 0x0000000004047229 */ /* 0x001e0c000000000c */ /*0920*/ DADD R4, R4, R14 ; /* 0x0000000004047229 */ /* 0x001e0c000000000e */ /*0930*/ DADD R4, R4, R16 ; /* 0x0000000004047229 */ /* 0x001e0c0000000010 */ /*0940*/ DADD R4, R4, R18 ; /* 0x0000000004047229 */ /* 0x001e0c0000000012 */ /*0950*/ DADD R4, R4, R20 ; /* 0x0000000004047229 */ /* 0x001e0c0000000014 */ /*0960*/ DADD R4, R4, R22 ; /* 0x0000000004047229 */ /* 0x001e0c0000000016 */ /*0970*/ DADD R4, R4, R24 ; /* 0x0000000004047229 */ /* 0x001e0c0000000018 */ /*0980*/ DADD R4, R4, R26 ; /* 0x0000000004047229 */ /* 0x001e0c000000001a */ /*0990*/ DADD R4, R4, R28 ; /* 0x0000000004047229 */ /* 0x001e0c000000001c */ /*09a0*/ DADD R4, R4, R30 ; /* 0x0000000004047229 */ /* 0x001e0c000000001e */ /*09b0*/ DADD R4, R4, R32 ; /* 0x0000000004047229 */ /* 0x001e0c0000000020 */ /*09c0*/ DADD R2, R4, R34 ; /* 0x0000000004027229 */ /* 0x0010620000000022 */ /*09d0*/ @!P1 BRA 0x5a0 ; /* 0xfffffbc000009947 */ /* 0x000fea000383ffff */ /*09e0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*09f0*/ IMAD.IADD R4, R39, 0x1, -R40 ; /* 0x0000000127047824 */ /* 0x001fe200078e0a28 */ /*0a00*/ BSSY B2, 0xc70 ; /* 0x0000026000027945 */ /* 0x000fe80003800000 */ /*0a10*/ ISETP.GT.AND P1, PT, R4, 0x400, PT ; /* 0x000004000400780c */ /* 0x000fda0003f24270 */ /*0a20*/ @!P1 BRA 0xc60 ; /* 0x0000023000009947 */ /* 0x000fea0003800000 */ /*0a30*/ IMAD.IADD R4, R40, 0x1, R37 ; /* 0x0000000128047824 */ /* 0x000fe200078e0225 */ /*0a40*/ IADD3 R6, R36, -0x200, RZ ; /* 0xfffffe0024067810 */ /* 0x000fe20007ffe0ff */ /*0a50*/ IMAD.MOV.U32 R19, RZ, RZ, 0x8 ; /* 0x00000008ff137424 */ /* 0x000fc800078e00ff */ /*0a60*/ IMAD.WIDE.U32 R4, R4, R19, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fe200078e0013 */ /*0a70*/ IADD3 R8, R36, -0x100, RZ ; /* 0xffffff0024087810 */ /* 0x000fc60007ffe0ff */ /*0a80*/ IMAD.WIDE.U32 R6, R6, R19.reuse, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x080fe400078e0013 */ /*0a90*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ee4000c1e1b00 */ /*0aa0*/ IMAD.WIDE.U32 R8, R8, R19.reuse, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x080fe400078e0013 */ /*0ab0*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000f22000c1e1b00 */ /*0ac0*/ IADD3 R12, R37, 0x400, R40 ; /* 0x00000400250c7810 */ /* 0x000fe20007ffe028 */ /*0ad0*/ IMAD.WIDE.U32 R10, R36.reuse, R19.reuse, c[0x0][0x160] ; /* 0x00005800240a7625 */ /* 0x0c0fe400078e0013 */ /*0ae0*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f62000c1e1b00 */ /*0af0*/ IADD3 R14, R36, 0x200, RZ ; /* 0x00000200240e7810 */ /* 0x000fe20007ffe0ff */ /*0b00*/ IMAD.WIDE.U32 R12, R12, R19, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fc400078e0013 */ /*0b10*/ LDG.E.64 R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x004ea2000c1e1b00 */ /*0b20*/ IADD3 R16, R36, 0x300, RZ ; /* 0x0000030024107810 */ /* 0x000fe20007ffe0ff */ /*0b30*/ IMAD.WIDE.U32 R14, R14, R19.reuse, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x080fe400078e0013 */ /*0b40*/ LDG.E.64 R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000ea2000c1e1b00 */ /*0b50*/ IADD3 R18, R36, 0x400, RZ ; /* 0x0000040024127810 */ /* 0x000fe20007ffe0ff */ /*0b60*/ IMAD.WIDE.U32 R16, R16, R19.reuse, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x080fe400078e0013 */ /*0b70*/ LDG.E.64 R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000ea4000c1e1b00 */ /*0b80*/ IMAD.WIDE.U32 R18, R18, R19, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x000fc400078e0013 */ /*0b90*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000ea8000c1e1b00 */ /*0ba0*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000412127981 */ /* 0x000ea2000c1e1b00 */ /*0bb0*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*0bc0*/ IADD3 R40, R40, 0x800, RZ ; /* 0x0000080028287810 */ /* 0x000fe40007ffe0ff */ /*0bd0*/ IADD3 R36, R36, 0x800, RZ ; /* 0x0000080024247810 */ /* 0x000fe20007ffe0ff */ /*0be0*/ DADD R4, R2, R4 ; /* 0x0000000002047229 */ /* 0x00af0c0000000004 */ /*0bf0*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x010f4c0000000006 */ /*0c00*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x020e8c0000000008 */ /*0c10*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x004e0c000000000a */ /*0c20*/ DADD R4, R4, R12 ; /* 0x0000000004047229 */ /* 0x001e0c000000000c */ /*0c30*/ DADD R4, R4, R14 ; /* 0x0000000004047229 */ /* 0x001e0c000000000e */ /*0c40*/ DADD R4, R4, R16 ; /* 0x0000000004047229 */ /* 0x001e0c0000000010 */ /*0c50*/ DADD R2, R4, R18 ; /* 0x0000000004027229 */ /* 0x00104c0000000012 */ /*0c60*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*0c70*/ ISETP.LT.OR P0, PT, R40, R39, P0 ; /* 0x000000272800720c */ /* 0x000fda0000701670 */ /*0c80*/ @!P0 BRA 0xd90 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*0c90*/ IMAD.IADD R4, R40, 0x1, R37 ; /* 0x0000000128047824 */ /* 0x001fe200078e0225 */ /*0ca0*/ IADD3 R6, R36, -0x200, RZ ; /* 0xfffffe0024067810 */ /* 0x000fe20007ffe0ff */ /*0cb0*/ IMAD.MOV.U32 R37, RZ, RZ, 0x8 ; /* 0x00000008ff257424 */ /* 0x000fc800078e00ff */ /*0cc0*/ IMAD.WIDE.U32 R4, R4, R37, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x000fe200078e0025 */ /*0cd0*/ IADD3 R8, R36, -0x100, RZ ; /* 0xffffff0024087810 */ /* 0x000fc60007ffe0ff */ /*0ce0*/ IMAD.WIDE.U32 R6, R6, R37.reuse, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x080fe400078e0025 */ /*0cf0*/ LDG.E.64 R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ee4000c1e1b00 */ /*0d00*/ IMAD.WIDE.U32 R8, R8, R37.reuse, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x080fe400078e0025 */ /*0d10*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000f24000c1e1b00 */ /*0d20*/ IMAD.WIDE.U32 R36, R36, R37, c[0x0][0x160] ; /* 0x0000580024247625 */ /* 0x000fe400078e0025 */ /*0d30*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f68000c1e1b00 */ /*0d40*/ LDG.E.64 R36, [R36.64] ; /* 0x0000000424247981 */ /* 0x004ea2000c1e1b00 */ /*0d50*/ DADD R2, R2, R4 ; /* 0x0000000002027229 */ /* 0x00af0c0000000004 */ /*0d60*/ DADD R2, R2, R6 ; /* 0x0000000002027229 */ /* 0x010f4c0000000006 */ /*0d70*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x020e8c0000000008 */ /*0d80*/ DADD R2, R2, R36 ; /* 0x0000000002027229 */ /* 0x00404c0000000024 */ /*0d90*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*0da0*/ SHFL.DOWN PT, R4, R2, 0x1, 0x1f ; /* 0x08201f0002047f89 */ /* 0x007fe800000e0000 */ /*0db0*/ SHFL.DOWN PT, R5, R3, 0x1, 0x1f ; /* 0x08201f0003057f89 */ /* 0x000e2800000e0000 */ /*0dc0*/ S2R R10, SR_LANEID ; /* 0x00000000000a7919 */ /* 0x000e620000000000 */ /*0dd0*/ DADD R4, R4, R2 ; /* 0x0000000004047229 */ /* 0x001e220000000002 */ /*0de0*/ ISETP.GT.AND P0, PT, R10, 0x1e, PT ; /* 0x0000001e0a00780c */ /* 0x002fc40003f04270 */ /*0df0*/ ISETP.NE.AND P1, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fce0003f25270 */ /*0e00*/ FSEL R6, R2, R4, P0 ; /* 0x0000000402067208 */ /* 0x001fe40000000000 */ /*0e10*/ FSEL R7, R3, R5, P0 ; /* 0x0000000503077208 */ /* 0x000fe40000000000 */ /*0e20*/ ISETP.GT.AND P0, PT, R10, 0x1d, PT ; /* 0x0000001d0a00780c */ /* 0x000fe20003f04270 */ /*0e30*/ SHFL.DOWN PT, R4, R6, 0x2, 0x1f ; /* 0x08401f0006047f89 */ /* 0x000fe800000e0000 */ /*0e40*/ SHFL.DOWN PT, R5, R7, 0x2, 0x1f ; /* 0x08401f0007057f89 */ /* 0x000e2400000e0000 */ /*0e50*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e140000000006 */ /*0e60*/ FSEL R4, R6, R4, P0 ; /* 0x0000000406047208 */ /* 0x001fe40000000000 */ /*0e70*/ FSEL R5, R7, R5, P0 ; /* 0x0000000507057208 */ /* 0x000fe40000000000 */ /*0e80*/ ISETP.GT.AND P0, PT, R10, 0x1b, PT ; /* 0x0000001b0a00780c */ /* 0x000fe20003f04270 */ /*0e90*/ SHFL.DOWN PT, R2, R4, 0x4, 0x1f ; /* 0x08801f0004027f89 */ /* 0x000fe800000e0000 */ /*0ea0*/ SHFL.DOWN PT, R3, R5, 0x4, 0x1f ; /* 0x08801f0005037f89 */ /* 0x000e2400000e0000 */ /*0eb0*/ DADD R2, R2, R4 ; /* 0x0000000002027229 */ /* 0x001e140000000004 */ /*0ec0*/ FSEL R8, R4, R2, P0 ; /* 0x0000000204087208 */ /* 0x001fe40000000000 */ /*0ed0*/ FSEL R9, R5, R3, P0 ; /* 0x0000000305097208 */ /* 0x000fe40000000000 */ /*0ee0*/ ISETP.GT.AND P0, PT, R10, 0x17, PT ; /* 0x000000170a00780c */ /* 0x000fe20003f04270 */ /*0ef0*/ SHFL.DOWN PT, R2, R8, 0x8, 0x1f ; /* 0x09001f0008027f89 */ /* 0x000fe200000e0000 */ /*0f00*/ @!P1 SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff059819 */ /* 0x000fc60000011400 */ /*0f10*/ SHFL.DOWN PT, R3, R9, 0x8, 0x1f ; /* 0x09001f0009037f89 */ /* 0x000e2200000e0000 */ /*0f20*/ @!P1 LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005059211 */ /* 0x000fc800078f28ff */ /*0f30*/ @!P1 SHF.R.S32.HI R5, RZ, 0x5, R5 ; /* 0x00000005ff059819 */ /* 0x000fca0000011405 */ /*0f40*/ @!P1 IMAD.SHL.U32 R5, R5, 0x8, RZ ; /* 0x0000000805059824 */ /* 0x000fe200078e00ff */ /*0f50*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*0f60*/ FSEL R6, R8, R2, P0 ; /* 0x0000000208067208 */ /* 0x001fe40000000000 */ /*0f70*/ FSEL R7, R9, R3, P0 ; /* 0x0000000309077208 */ /* 0x000fe40000000000 */ /*0f80*/ ISETP.GT.AND P0, PT, R10, 0xf, PT ; /* 0x0000000f0a00780c */ /* 0x000fe20003f04270 */ /*0f90*/ SHFL.DOWN PT, R2, R6, 0x10, 0x1f ; /* 0x0a001f0006027f89 */ /* 0x000fe800000e0000 */ /*0fa0*/ SHFL.DOWN PT, R3, R7, 0x10, 0x1f ; /* 0x0a001f0007037f89 */ /* 0x000e2400000e0000 */ /*0fb0*/ DADD R2, R2, R6 ; /* 0x0000000002027229 */ /* 0x001e140000000006 */ /*0fc0*/ FSEL R2, R6, R2, P0 ; /* 0x0000000206027208 */ /* 0x001fe40000000000 */ /*0fd0*/ FSEL R3, R7, R3, P0 ; /* 0x0000000307037208 */ /* 0x000fe40000000000 */ /*0fe0*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*0ff0*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*1000*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1010*/ @P0 BRA 0x2370 ; /* 0x0000135000000947 */ /* 0x000fea0003800000 */ /*1020*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*1030*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*1040*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*1050*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea80000000c00 */ /*1060*/ LDS.64 R16, [0x40] ; /* 0x00004000ff107984 */ /* 0x000ee20000000a00 */ /*1070*/ DADD R4, R2, R4 ; /* 0x0000000002047229 */ /* 0x001e0c0000000004 */ /*1080*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e4c0000000006 */ /*1090*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x002e0c0000000008 */ /*10a0*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x001e8c000000000a */ /*10b0*/ DADD R4, R4, R12 ; /* 0x0000000004047229 */ /* 0x004e0c000000000c */ /*10c0*/ DADD R4, R4, R14 ; /* 0x0000000004047229 */ /* 0x001ecc000000000e */ /*10d0*/ DADD R2, R4, R16 ; /* 0x0000000004027229 */ /* 0x0080620000000010 */ /*10e0*/ BRA 0x2370 ; /* 0x0000128000007947 */ /* 0x000fea0003800000 */ /*10f0*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT ; /* 0x00005c0000007a0c */ /* 0x001fe20003f06270 */ /*1100*/ BSSY B1, 0x1190 ; /* 0x0000008000017945 */ /* 0x000fe20003800000 */ /*1110*/ IMAD.MOV.U32 R5, RZ, RZ, R0 ; /* 0x000000ffff057224 */ /* 0x000fe200078e0000 */ /*1120*/ CS2R R2, SRZ ; /* 0x0000000000027805 */ /* 0x000fd4000001ff00 */ /*1130*/ @P0 BRA 0x1180 ; /* 0x0000004000000947 */ /* 0x000fea0003800000 */ /*1140*/ IMAD.MOV.U32 R3, RZ, RZ, 0x8 ; /* 0x00000008ff037424 */ /* 0x000fc800078e00ff */ /*1150*/ IMAD.WIDE.U32 R2, R0, R3, c[0x0][0x160] ; /* 0x0000580000027625 */ /* 0x000fcc00078e0003 */ /*1160*/ LDG.E.64 R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000f62000c1e1b00 */ /*1170*/ IADD3 R5, R0, 0x100, RZ ; /* 0x0000010000057810 */ /* 0x000fc60007ffe0ff */ /*1180*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1190*/ ISETP.GE.AND P0, PT, R5, c[0x0][0x170], PT ; /* 0x00005c0005007a0c */ /* 0x000fe20003f06270 */ /*11a0*/ BSSY B1, 0x1b30 ; /* 0x0000098000017945 */ /* 0x000fd80003800000 */ /*11b0*/ @P0 BRA 0x1b20 ; /* 0x0000096000000947 */ /* 0x000fea0003800000 */ /*11c0*/ LOP3.LUT R6, RZ, R5, RZ, 0x33, !PT ; /* 0x00000005ff067212 */ /* 0x000fe200078e33ff */ /*11d0*/ BSSY B2, 0x12d0 ; /* 0x000000f000027945 */ /* 0x000fe60003800000 */ /*11e0*/ IADD3 R7, R6, c[0x0][0x170], RZ ; /* 0x00005c0006077a10 */ /* 0x000fc80007ffe0ff */ /*11f0*/ LEA.HI R6, R7.reuse, 0x1, RZ, 0x18 ; /* 0x0000000107067811 */ /* 0x040fe400078fc0ff */ /*1200*/ ISETP.GE.U32.AND P0, PT, R7, 0x300, PT ; /* 0x000003000700780c */ /* 0x000fe40003f06070 */ /*1210*/ LOP3.LUT P1, R6, R6, 0x3, RZ, 0xc0, !PT ; /* 0x0000000306067812 */ /* 0x000fda000782c0ff */ /*1220*/ @!P1 BRA 0x12c0 ; /* 0x0000009000009947 */ /* 0x000fea0003800000 */ /*1230*/ IMAD.MOV.U32 R8, RZ, RZ, R6 ; /* 0x000000ffff087224 */ /* 0x000fe400078e0006 */ /*1240*/ IMAD.MOV.U32 R6, RZ, RZ, 0x8 ; /* 0x00000008ff067424 */ /* 0x001fc800078e00ff */ /*1250*/ IMAD.WIDE.U32 R6, R5, R6, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x000fcc00078e0006 */ /*1260*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e1b00 */ /*1270*/ IADD3 R8, R8, -0x1, RZ ; /* 0xffffffff08087810 */ /* 0x000fe40007ffe0ff */ /*1280*/ IADD3 R5, R5, 0x100, RZ ; /* 0x0000010005057810 */ /* 0x000fe40007ffe0ff */ /*1290*/ ISETP.NE.AND P1, PT, R8, RZ, PT ; /* 0x000000ff0800720c */ /* 0x000fe20003f25270 */ /*12a0*/ DADD R2, R6, R2 ; /* 0x0000000006027229 */ /* 0x0260580000000002 */ /*12b0*/ @P1 BRA 0x1240 ; /* 0xffffff8000001947 */ /* 0x000fea000383ffff */ /*12c0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*12d0*/ @!P0 BRA 0x1b20 ; /* 0x0000084000008947 */ /* 0x000fea0003800000 */ /*12e0*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x001fe20007ffe1ff */ /*12f0*/ BSSY B2, 0x1790 ; /* 0x0000049000027945 */ /* 0x000fe20003800000 */ /*1300*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x80, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0f070 */ /*1310*/ ISETP.GT.AND P1, PT, R6, 0xc00, PT ; /* 0x00000c000600780c */ /* 0x000fda0003f24270 */ /*1320*/ @!P1 BRA 0x1780 ; /* 0x0000045000009947 */ /* 0x000fea0003800000 */ /*1330*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1340*/ IADD3 R38, R4, -0xc00, RZ ; /* 0xfffff40004267810 */ /* 0x000fe40007ffe0ff */ /*1350*/ IMAD.MOV.U32 R36, RZ, RZ, 0x8 ; /* 0x00000008ff247424 */ /* 0x001fe200078e00ff */ /*1360*/ IADD3 R33, R5, 0x100, RZ ; /* 0x0000010005217810 */ /* 0x000fc60007ffe0ff */ /*1370*/ IMAD.WIDE.U32 R34, R5.reuse, R36, c[0x0][0x160] ; /* 0x0000580005227625 */ /* 0x040fe200078e0024 */ /*1380*/ IADD3 R31, R5, 0x200, RZ ; /* 0x00000200051f7810 */ /* 0x000fc60007ffe0ff */ /*1390*/ IMAD.WIDE.U32 R32, R33, R36.reuse, c[0x0][0x160] ; /* 0x0000580021207625 */ /* 0x080fe400078e0024 */ /*13a0*/ LDG.E.64 R34, [R34.64] ; /* 0x0000000422227981 */ /* 0x000ea2000c1e1b00 */ /*13b0*/ IADD3 R29, R5, 0x300, RZ ; /* 0x00000300051d7810 */ /* 0x000fe20007ffe0ff */ /*13c0*/ IMAD.WIDE.U32 R30, R31, R36.reuse, c[0x0][0x160] ; /* 0x000058001f1e7625 */ /* 0x080fe400078e0024 */ /*13d0*/ LDG.E.64 R32, [R32.64] ; /* 0x0000000420207981 */ /* 0x000ee2000c1e1b00 */ /*13e0*/ IADD3 R27, R5, 0x400, RZ ; /* 0x00000400051b7810 */ /* 0x000fe20007ffe0ff */ /*13f0*/ IMAD.WIDE.U32 R28, R29, R36.reuse, c[0x0][0x160] ; /* 0x000058001d1c7625 */ /* 0x080fe400078e0024 */ /*1400*/ LDG.E.64 R30, [R30.64] ; /* 0x000000041e1e7981 */ /* 0x000f22000c1e1b00 */ /*1410*/ IADD3 R25, R5, 0x500, RZ ; /* 0x0000050005197810 */ /* 0x000fe20007ffe0ff */ /*1420*/ IMAD.WIDE.U32 R26, R27, R36, c[0x0][0x160] ; /* 0x000058001b1a7625 */ /* 0x000fc400078e0024 */ /*1430*/ LDG.E.64 R28, [R28.64] ; /* 0x000000041c1c7981 */ /* 0x000f22000c1e1b00 */ /*1440*/ IADD3 R23, R5, 0x600, RZ ; /* 0x0000060005177810 */ /* 0x000fe20007ffe0ff */ /*1450*/ IMAD.WIDE.U32 R24, R25, R36.reuse, c[0x0][0x160] ; /* 0x0000580019187625 */ /* 0x080fe400078e0024 */ /*1460*/ LDG.E.64 R26, [R26.64] ; /* 0x000000041a1a7981 */ /* 0x000f22000c1e1b00 */ /*1470*/ IADD3 R21, R5, 0x700, RZ ; /* 0x0000070005157810 */ /* 0x000fe20007ffe0ff */ /*1480*/ IMAD.WIDE.U32 R22, R23, R36.reuse, c[0x0][0x160] ; /* 0x0000580017167625 */ /* 0x080fe400078e0024 */ /*1490*/ LDG.E.64 R24, [R24.64] ; /* 0x0000000418187981 */ /* 0x000f22000c1e1b00 */ /*14a0*/ IADD3 R19, R5, 0x800, RZ ; /* 0x0000080005137810 */ /* 0x000fe20007ffe0ff */ /*14b0*/ IMAD.WIDE.U32 R20, R21, R36, c[0x0][0x160] ; /* 0x0000580015147625 */ /* 0x000fc400078e0024 */ /*14c0*/ LDG.E.64 R22, [R22.64] ; /* 0x0000000416167981 */ /* 0x000f22000c1e1b00 */ /*14d0*/ IADD3 R17, R5, 0x900, RZ ; /* 0x0000090005117810 */ /* 0x000fe20007ffe0ff */ /*14e0*/ IMAD.WIDE.U32 R18, R19, R36.reuse, c[0x0][0x160] ; /* 0x0000580013127625 */ /* 0x080fe400078e0024 */ /*14f0*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000414147981 */ /* 0x000f22000c1e1b00 */ /*1500*/ IADD3 R15, R5, 0xa00, RZ ; /* 0x00000a00050f7810 */ /* 0x000fe20007ffe0ff */ /*1510*/ IMAD.WIDE.U32 R16, R17, R36.reuse, c[0x0][0x160] ; /* 0x0000580011107625 */ /* 0x080fe400078e0024 */ /*1520*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000412127981 */ /* 0x000f22000c1e1b00 */ /*1530*/ IADD3 R13, R5, 0xb00, RZ ; /* 0x00000b00050d7810 */ /* 0x000fe20007ffe0ff */ /*1540*/ IMAD.WIDE.U32 R14, R15, R36, c[0x0][0x160] ; /* 0x000058000f0e7625 */ /* 0x000fc400078e0024 */ /*1550*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000f22000c1e1b00 */ /*1560*/ IADD3 R11, R5, 0xc00, RZ ; /* 0x00000c00050b7810 */ /* 0x000fe20007ffe0ff */ /*1570*/ IMAD.WIDE.U32 R12, R13, R36.reuse, c[0x0][0x160] ; /* 0x000058000d0c7625 */ /* 0x080fe400078e0024 */ /*1580*/ LDG.E.64 R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000f22000c1e1b00 */ /*1590*/ IADD3 R9, R5, 0xd00, RZ ; /* 0x00000d0005097810 */ /* 0x000fe20007ffe0ff */ /*15a0*/ IMAD.WIDE.U32 R10, R11, R36.reuse, c[0x0][0x160] ; /* 0x000058000b0a7625 */ /* 0x080fe400078e0024 */ /*15b0*/ LDG.E.64 R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000f22000c1e1b00 */ /*15c0*/ IADD3 R7, R5, 0xe00, RZ ; /* 0x00000e0005077810 */ /* 0x000fe20007ffe0ff */ /*15d0*/ IMAD.WIDE.U32 R8, R9, R36, c[0x0][0x160] ; /* 0x0000580009087625 */ /* 0x000fc400078e0024 */ /*15e0*/ LDG.E.64 R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000f22000c1e1b00 */ /*15f0*/ IADD3 R37, R5, 0xf00, RZ ; /* 0x00000f0005257810 */ /* 0x000fe20007ffe0ff */ /*1600*/ IMAD.WIDE.U32 R6, R7, R36.reuse, c[0x0][0x160] ; /* 0x0000580007067625 */ /* 0x080fe400078e0024 */ /*1610*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f24000c1e1b00 */ /*1620*/ IMAD.WIDE.U32 R36, R37, R36, c[0x0][0x160] ; /* 0x0000580025247625 */ /* 0x000fe400078e0024 */ /*1630*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000f28000c1e1b00 */ /*1640*/ LDG.E.64 R36, [R36.64] ; /* 0x0000000424247981 */ /* 0x000f22000c1e1b00 */ /*1650*/ IADD3 R5, R5, 0x1000, RZ ; /* 0x0000100005057810 */ /* 0x000fc80007ffe0ff */ /*1660*/ ISETP.GE.AND P1, PT, R5, R38, PT ; /* 0x000000260500720c */ /* 0x000fe20003f26270 */ /*1670*/ DADD R34, R34, R2 ; /* 0x0000000022227229 */ /* 0x026ecc0000000002 */ /*1680*/ DADD R32, R34, R32 ; /* 0x0000000022207229 */ /* 0x008f0c0000000020 */ /*1690*/ DADD R30, R32, R30 ; /* 0x00000000201e7229 */ /* 0x010e0c000000001e */ /*16a0*/ DADD R28, R30, R28 ; /* 0x000000001e1c7229 */ /* 0x001e0c000000001c */ /*16b0*/ DADD R26, R28, R26 ; /* 0x000000001c1a7229 */ /* 0x001e0c000000001a */ /*16c0*/ DADD R24, R26, R24 ; /* 0x000000001a187229 */ /* 0x001e0c0000000018 */ /*16d0*/ DADD R22, R24, R22 ; /* 0x0000000018167229 */ /* 0x001e0c0000000016 */ /*16e0*/ DADD R20, R22, R20 ; /* 0x0000000016147229 */ /* 0x001e0c0000000014 */ /*16f0*/ DADD R18, R20, R18 ; /* 0x0000000014127229 */ /* 0x001e0c0000000012 */ /*1700*/ DADD R16, R18, R16 ; /* 0x0000000012107229 */ /* 0x001e0c0000000010 */ /*1710*/ DADD R14, R16, R14 ; /* 0x00000000100e7229 */ /* 0x001e0c000000000e */ /*1720*/ DADD R12, R14, R12 ; /* 0x000000000e0c7229 */ /* 0x001e0c000000000c */ /*1730*/ DADD R10, R12, R10 ; /* 0x000000000c0a7229 */ /* 0x001e0c000000000a */ /*1740*/ DADD R8, R10, R8 ; /* 0x000000000a087229 */ /* 0x001e0c0000000008 */ /*1750*/ DADD R6, R8, R6 ; /* 0x0000000008067229 */ /* 0x001e0c0000000006 */ /*1760*/ DADD R2, R6, R36 ; /* 0x0000000006027229 */ /* 0x0010620000000024 */ /*1770*/ @!P1 BRA 0x1350 ; /* 0xfffffbd000009947 */ /* 0x000fea000383ffff */ /*1780*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1790*/ IADD3 R6, -R5, c[0x0][0x170], RZ ; /* 0x00005c0005067a10 */ /* 0x001fe20007ffe1ff */ /*17a0*/ BSSY B2, 0x1a00 ; /* 0x0000025000027945 */ /* 0x000fe60003800000 */ /*17b0*/ ISETP.GT.AND P1, PT, R6, 0x400, PT ; /* 0x000004000600780c */ /* 0x000fda0003f24270 */ /*17c0*/ @!P1 BRA 0x19f0 ; /* 0x0000022000009947 */ /* 0x000fea0003800000 */ /*17d0*/ IMAD.MOV.U32 R21, RZ, RZ, 0x8 ; /* 0x00000008ff157424 */ /* 0x000fe200078e00ff */ /*17e0*/ IADD3 R8, R5, 0x100, RZ ; /* 0x0000010005087810 */ /* 0x000fc60007ffe0ff */ /*17f0*/ IMAD.WIDE.U32 R6, R5.reuse, R21, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x040fe200078e0015 */ /*1800*/ IADD3 R10, R5, 0x200, RZ ; /* 0x00000200050a7810 */ /* 0x000fc60007ffe0ff */ /*1810*/ IMAD.WIDE.U32 R8, R8, R21.reuse, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x080fe400078e0015 */ /*1820*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e1b00 */ /*1830*/ IADD3 R12, R5.reuse, 0x300, RZ ; /* 0x00000300050c7810 */ /* 0x040fe20007ffe0ff */ /*1840*/ IMAD.WIDE.U32 R10, R10, R21.reuse, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x080fe400078e0015 */ /*1850*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000ee2000c1e1b00 */ /*1860*/ IADD3 R14, R5.reuse, 0x400, RZ ; /* 0x00000400050e7810 */ /* 0x040fe20007ffe0ff */ /*1870*/ IMAD.WIDE.U32 R12, R12, R21.reuse, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x080fe400078e0015 */ /*1880*/ LDG.E.64 R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000f22000c1e1b00 */ /*1890*/ IADD3 R16, R5, 0x500, RZ ; /* 0x0000050005107810 */ /* 0x000fe20007ffe0ff */ /*18a0*/ IMAD.WIDE.U32 R14, R14, R21, c[0x0][0x160] ; /* 0x000058000e0e7625 */ /* 0x000fc400078e0015 */ /*18b0*/ LDG.E.64 R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000f22000c1e1b00 */ /*18c0*/ IADD3 R18, R5.reuse, 0x600, RZ ; /* 0x0000060005127810 */ /* 0x040fe20007ffe0ff */ /*18d0*/ IMAD.WIDE.U32 R16, R16, R21.reuse, c[0x0][0x160] ; /* 0x0000580010107625 */ /* 0x080fe400078e0015 */ /*18e0*/ LDG.E.64 R14, [R14.64] ; /* 0x000000040e0e7981 */ /* 0x000f22000c1e1b00 */ /*18f0*/ IADD3 R20, R5, 0x700, RZ ; /* 0x0000070005147810 */ /* 0x000fe20007ffe0ff */ /*1900*/ IMAD.WIDE.U32 R18, R18, R21.reuse, c[0x0][0x160] ; /* 0x0000580012127625 */ /* 0x080fe400078e0015 */ /*1910*/ LDG.E.64 R16, [R16.64] ; /* 0x0000000410107981 */ /* 0x000f24000c1e1b00 */ /*1920*/ IMAD.WIDE.U32 R20, R20, R21, c[0x0][0x160] ; /* 0x0000580014147625 */ /* 0x000fc400078e0015 */ /*1930*/ LDG.E.64 R18, [R18.64] ; /* 0x0000000412127981 */ /* 0x000f28000c1e1b00 */ /*1940*/ LDG.E.64 R20, [R20.64] ; /* 0x0000000414147981 */ /* 0x000f22000c1e1b00 */ /*1950*/ PLOP3.LUT P0, PT, PT, PT, PT, 0x8, 0x0 ; /* 0x000000000000781c */ /* 0x000fe40003f0e170 */ /*1960*/ IADD3 R5, R5, 0x800, RZ ; /* 0x0000080005057810 */ /* 0x000fe20007ffe0ff */ /*1970*/ DADD R6, R2, R6 ; /* 0x0000000002067229 */ /* 0x026ecc0000000006 */ /*1980*/ DADD R6, R6, R8 ; /* 0x0000000006067229 */ /* 0x008f0c0000000008 */ /*1990*/ DADD R6, R6, R10 ; /* 0x0000000006067229 */ /* 0x010e0c000000000a */ /*19a0*/ DADD R6, R6, R12 ; /* 0x0000000006067229 */ /* 0x001e0c000000000c */ /*19b0*/ DADD R6, R6, R14 ; /* 0x0000000006067229 */ /* 0x001e0c000000000e */ /*19c0*/ DADD R6, R6, R16 ; /* 0x0000000006067229 */ /* 0x001e0c0000000010 */ /*19d0*/ DADD R6, R6, R18 ; /* 0x0000000006067229 */ /* 0x001e0c0000000012 */ /*19e0*/ DADD R2, R6, R20 ; /* 0x0000000006027229 */ /* 0x00104c0000000014 */ /*19f0*/ BSYNC B2 ; /* 0x0000000000027941 */ /* 0x000fea0003800000 */ /*1a00*/ ISETP.LT.OR P0, PT, R5, c[0x0][0x170], P0 ; /* 0x00005c0005007a0c */ /* 0x000fda0000701670 */ /*1a10*/ @!P0 BRA 0x1b20 ; /* 0x0000010000008947 */ /* 0x000fea0003800000 */ /*1a20*/ IMAD.MOV.U32 R13, RZ, RZ, 0x8 ; /* 0x00000008ff0d7424 */ /* 0x000fe200078e00ff */ /*1a30*/ IADD3 R8, R5, 0x100, RZ ; /* 0x0000010005087810 */ /* 0x000fc60007ffe0ff */ /*1a40*/ IMAD.WIDE.U32 R6, R5.reuse, R13, c[0x0][0x160] ; /* 0x0000580005067625 */ /* 0x041fe200078e000d */ /*1a50*/ IADD3 R10, R5, 0x200, RZ ; /* 0x00000200050a7810 */ /* 0x000fc60007ffe0ff */ /*1a60*/ IMAD.WIDE.U32 R8, R8, R13.reuse, c[0x0][0x160] ; /* 0x0000580008087625 */ /* 0x080fe400078e000d */ /*1a70*/ LDG.E.64 R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000ea2000c1e1b00 */ /*1a80*/ IADD3 R12, R5, 0x300, RZ ; /* 0x00000300050c7810 */ /* 0x000fe20007ffe0ff */ /*1a90*/ IMAD.WIDE.U32 R10, R10, R13.reuse, c[0x0][0x160] ; /* 0x000058000a0a7625 */ /* 0x080fe400078e000d */ /*1aa0*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000ee4000c1e1b00 */ /*1ab0*/ IMAD.WIDE.U32 R12, R12, R13, c[0x0][0x160] ; /* 0x000058000c0c7625 */ /* 0x000fe400078e000d */ /*1ac0*/ LDG.E.64 R10, [R10.64] ; /* 0x000000040a0a7981 */ /* 0x000f28000c1e1b00 */ /*1ad0*/ LDG.E.64 R12, [R12.64] ; /* 0x000000040c0c7981 */ /* 0x000f22000c1e1b00 */ /*1ae0*/ DADD R2, R2, R6 ; /* 0x0000000002027229 */ /* 0x026ecc0000000006 */ /*1af0*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x008f0c0000000008 */ /*1b00*/ DADD R2, R2, R10 ; /* 0x0000000002027229 */ /* 0x010e0c000000000a */ /*1b10*/ DADD R2, R2, R12 ; /* 0x0000000002027229 */ /* 0x00104c000000000c */ /*1b20*/ BSYNC B1 ; /* 0x0000000000017941 */ /* 0x000fea0003800000 */ /*1b30*/ S2R R6, SR_LANEID ; /* 0x0000000000067919 */ /* 0x001e220000000000 */ /*1b40*/ ISETP.GT.AND P0, PT, R4, 0xff, PT ; /* 0x000000ff0400780c */ /* 0x000fe40003f04270 */ /*1b50*/ SHF.R.S32.HI R5, RZ, 0x1f, R0 ; /* 0x0000001fff057819 */ /* 0x000fc80000011400 */ /*1b60*/ LEA.HI R5, R5, R0, RZ, 0x5 ; /* 0x0000000005057211 */ /* 0x000fc800078f28ff */ /*1b70*/ SHF.R.S32.HI R7, RZ, 0x5, R5 ; /* 0x00000005ff077819 */ /* 0x000fca0000011405 */ /*1b80*/ IMAD.SHL.U32 R5, R7, 0x8, RZ ; /* 0x0000000807057824 */ /* 0x000fe200078e00ff */ /*1b90*/ @P0 BRA 0x2080 ; /* 0x000004e000000947 */ /* 0x000fea0003800000 */ /*1ba0*/ IMAD.SHL.U32 R7, R7, 0x20, RZ ; /* 0x0000002007077824 */ /* 0x000fe200078e00ff */ /*1bb0*/ IADD3 R12, R6.reuse, 0x2, RZ ; /* 0x00000002060c7810 */ /* 0x041fe40007ffe0ff */ /*1bc0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe40003f25270 */ /*1bd0*/ IADD3 R8, R7, 0x20, RZ ; /* 0x0000002007087810 */ /* 0x000fe40007ffe0ff */ /*1be0*/ LOP3.LUT R7, RZ, R7, RZ, 0x33, !PT ; /* 0x00000007ff077212 */ /* 0x000fe400078e33ff */ /*1bf0*/ ISETP.GT.AND P0, PT, R8, c[0x0][0x170], PT ; /* 0x00005c0008007a0c */ /* 0x000fc40003f04270 */ /*1c00*/ IADD3 R7, R7, c[0x0][0x170], RZ ; /* 0x00005c0007077a10 */ /* 0x000fc80007ffe0ff */ /*1c10*/ SEL R7, R7, 0x1f, P0 ; /* 0x0000001f07077807 */ /* 0x000fc80000000000 */ /*1c20*/ ISETP.GE.AND P0, PT, R6, R7, PT ; /* 0x000000070600720c */ /* 0x000fe20003f06270 */ /*1c30*/ SHFL.DOWN PT, R8, R2, 0x1, R7 ; /* 0x0820000002087989 */ /* 0x022fe800000e0007 */ /*1c40*/ SHFL.DOWN PT, R9, R3, 0x1, R7 ; /* 0x0820000003097989 */ /* 0x000e2400000e0007 */ /*1c50*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x001e140000000002 */ /*1c60*/ FSEL R10, R8, R2, !P0 ; /* 0x00000002080a7208 */ /* 0x001fe40004000000 */ /*1c70*/ FSEL R11, R9, R3, !P0 ; /* 0x00000003090b7208 */ /* 0x000fe40004000000 */ /*1c80*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*1c90*/ SHFL.DOWN PT, R8, R10, 0x2, R7 ; /* 0x084000000a087989 */ /* 0x000fe200000e0007 */ /*1ca0*/ IADD3 R12, R6, 0x4, RZ ; /* 0x00000004060c7810 */ /* 0x000fc60007ffe0ff */ /*1cb0*/ SHFL.DOWN PT, R9, R11, 0x2, R7 ; /* 0x084000000b097989 */ /* 0x000e2400000e0007 */ /*1cc0*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x001e14000000000a */ /*1cd0*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x001fe40000000000 */ /*1ce0*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fe40000000000 */ /*1cf0*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*1d00*/ SHFL.DOWN PT, R2, R8, 0x4, R7 ; /* 0x0880000008027989 */ /* 0x000fe200000e0007 */ /*1d10*/ IADD3 R12, R6, 0x8, RZ ; /* 0x00000008060c7810 */ /* 0x000fc60007ffe0ff */ /*1d20*/ SHFL.DOWN PT, R3, R9, 0x4, R7 ; /* 0x0880000009037989 */ /* 0x000e2400000e0007 */ /*1d30*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*1d40*/ FSEL R10, R8, R2, P0 ; /* 0x00000002080a7208 */ /* 0x001fe40000000000 */ /*1d50*/ FSEL R11, R9, R3, P0 ; /* 0x00000003090b7208 */ /* 0x000fe40000000000 */ /*1d60*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*1d70*/ SHFL.DOWN PT, R2, R10, 0x8, R7 ; /* 0x090000000a027989 */ /* 0x000fe200000e0007 */ /*1d80*/ IADD3 R12, R6, 0x10, RZ ; /* 0x00000010060c7810 */ /* 0x000fc60007ffe0ff */ /*1d90*/ SHFL.DOWN PT, R3, R11, 0x8, R7 ; /* 0x090000000b037989 */ /* 0x000e2400000e0007 */ /*1da0*/ DADD R2, R2, R10 ; /* 0x0000000002027229 */ /* 0x001e14000000000a */ /*1db0*/ FSEL R8, R10, R2, P0 ; /* 0x000000020a087208 */ /* 0x001fe40000000000 */ /*1dc0*/ FSEL R9, R11, R3, P0 ; /* 0x000000030b097208 */ /* 0x000fe40000000000 */ /*1dd0*/ ISETP.GT.AND P0, PT, R12, R7, PT ; /* 0x000000070c00720c */ /* 0x000fe20003f04270 */ /*1de0*/ SHFL.DOWN PT, R2, R8, 0x10, R7 ; /* 0x0a00000008027989 */ /* 0x000fe800000e0007 */ /*1df0*/ SHFL.DOWN PT, R3, R9, 0x10, R7 ; /* 0x0a00000009037989 */ /* 0x000e2400000e0007 */ /*1e00*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*1e10*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x001fe40000000000 */ /*1e20*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*1e30*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*1e40*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*1e50*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*1e60*/ @P0 BRA 0x2370 ; /* 0x0000050000000947 */ /* 0x000fea0003800000 */ /*1e70*/ LDS.128 R12, [0x10] ; /* 0x00001000ff0c7984 */ /* 0x000e620000000c00 */ /*1e80*/ ISETP.GT.AND P0, PT, R4.reuse, 0x20, PT ; /* 0x000000200400780c */ /* 0x040fe20003f04270 */ /*1e90*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fe200078e00ff */ /*1ea0*/ ISETP.GE.AND P1, PT, R4, 0xe1, PT ; /* 0x000000e10400780c */ /* 0x000fe20003f26270 */ /*1eb0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000ea20000000c00 */ /*1ec0*/ DADD R12, R2, R12 ; /* 0x00000000020c7229 */ /* 0x002e54000000000c */ /*1ed0*/ FSEL R2, R12, R2, P0 ; /* 0x000000020c027208 */ /* 0x003fe40000000000 */ /*1ee0*/ FSEL R3, R13, R3, P0 ; /* 0x000000030d037208 */ /* 0x000fe40000000000 */ /*1ef0*/ ISETP.GT.AND P0, PT, R4, 0x40, PT ; /* 0x000000400400780c */ /* 0x000fc80003f04270 */ /*1f00*/ DADD R14, R2, R14 ; /* 0x00000000020e7229 */ /* 0x000e14000000000e */ /*1f10*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x001fe40000000000 */ /*1f20*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fe40000000000 */ /*1f30*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000e220000000c00 */ /*1f40*/ ISETP.GT.AND P0, PT, R4, 0x60, PT ; /* 0x000000600400780c */ /* 0x000fc60003f04270 */ /*1f50*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x004e540000000002 */ /*1f60*/ FSEL R2, R8, R2, P0 ; /* 0x0000000208027208 */ /* 0x002fe40000000000 */ /*1f70*/ FSEL R3, R9, R3, P0 ; /* 0x0000000309037208 */ /* 0x000fe40000000000 */ /*1f80*/ ISETP.GT.AND P0, PT, R4, 0x80, PT ; /* 0x000000800400780c */ /* 0x000fc80003f04270 */ /*1f90*/ DADD R10, R2, R10 ; /* 0x00000000020a7229 */ /* 0x000e54000000000a */ /*1fa0*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x002fe40000000000 */ /*1fb0*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*1fc0*/ ISETP.GT.AND P0, PT, R4, 0xa0, PT ; /* 0x000000a00400780c */ /* 0x000fc80003f04270 */ /*1fd0*/ DADD R12, R12, R2 ; /* 0x000000000c0c7229 */ /* 0x001e140000000002 */ /*1fe0*/ FSEL R2, R12, R2, P0 ; /* 0x000000020c027208 */ /* 0x001fe40000000000 */ /*1ff0*/ FSEL R3, R13, R3, P0 ; /* 0x000000030d037208 */ /* 0x000fe40000000000 */ /*2000*/ ISETP.GT.AND P0, PT, R4, 0xc0, PT ; /* 0x000000c00400780c */ /* 0x000fc80003f04270 */ /*2010*/ DADD R14, R2, R14 ; /* 0x00000000020e7229 */ /* 0x000e14000000000e */ /*2020*/ FSEL R2, R14, R2, P0 ; /* 0x000000020e027208 */ /* 0x001fe40000000000 */ /*2030*/ FSEL R3, R15, R3, P0 ; /* 0x000000030f037208 */ /* 0x000fe20000000000 */ /*2040*/ @!P1 BRA 0x2370 ; /* 0x0000032000009947 */ /* 0x000fea0003800000 */ /*2050*/ LDS.64 R4, [0x40] ; /* 0x00004000ff047984 */ /* 0x000e240000000a00 */ /*2060*/ DADD R2, R2, R4 ; /* 0x0000000002027229 */ /* 0x0010620000000004 */ /*2070*/ BRA 0x2370 ; /* 0x000002f000007947 */ /* 0x000fea0003800000 */ /*2080*/ SHFL.DOWN PT, R8, R2, 0x1, 0x1f ; /* 0x08201f0002087f89 */ /* 0x022fe200000e0000 */ /*2090*/ ISETP.GT.AND P0, PT, R6.reuse, 0x1e, PT ; /* 0x0000001e0600780c */ /* 0x041fe40003f04270 */ /*20a0*/ ISETP.NE.AND P1, PT, R6, RZ, PT ; /* 0x000000ff0600720c */ /* 0x000fe20003f25270 */ /*20b0*/ SHFL.DOWN PT, R9, R3, 0x1, 0x1f ; /* 0x08201f0003097f89 */ /* 0x000e2400000e0000 */ /*20c0*/ DADD R8, R8, R2 ; /* 0x0000000008087229 */ /* 0x001e140000000002 */ /*20d0*/ FSEL R10, R2, R8, P0 ; /* 0x00000008020a7208 */ /* 0x001fe40000000000 */ /*20e0*/ FSEL R11, R3, R9, P0 ; /* 0x00000009030b7208 */ /* 0x000fe40000000000 */ /*20f0*/ ISETP.GT.AND P0, PT, R6, 0x1d, PT ; /* 0x0000001d0600780c */ /* 0x000fe20003f04270 */ /*2100*/ SHFL.DOWN PT, R8, R10, 0x2, 0x1f ; /* 0x08401f000a087f89 */ /* 0x000fe800000e0000 */ /*2110*/ SHFL.DOWN PT, R9, R11, 0x2, 0x1f ; /* 0x08401f000b097f89 */ /* 0x000e2400000e0000 */ /*2120*/ DADD R8, R8, R10 ; /* 0x0000000008087229 */ /* 0x001e14000000000a */ /*2130*/ FSEL R8, R10, R8, P0 ; /* 0x000000080a087208 */ /* 0x001fe40000000000 */ /*2140*/ FSEL R9, R11, R9, P0 ; /* 0x000000090b097208 */ /* 0x000fe40000000000 */ /*2150*/ ISETP.GT.AND P0, PT, R6, 0x1b, PT ; /* 0x0000001b0600780c */ /* 0x000fe20003f04270 */ /*2160*/ SHFL.DOWN PT, R2, R8, 0x4, 0x1f ; /* 0x08801f0008027f89 */ /* 0x000fe800000e0000 */ /*2170*/ SHFL.DOWN PT, R3, R9, 0x4, 0x1f ; /* 0x08801f0009037f89 */ /* 0x000e2400000e0000 */ /*2180*/ DADD R2, R2, R8 ; /* 0x0000000002027229 */ /* 0x001e140000000008 */ /*2190*/ FSEL R12, R8, R2, P0 ; /* 0x00000002080c7208 */ /* 0x001fe40000000000 */ /*21a0*/ FSEL R13, R9, R3, P0 ; /* 0x00000003090d7208 */ /* 0x000fe40000000000 */ /*21b0*/ ISETP.GT.AND P0, PT, R6, 0x17, PT ; /* 0x000000170600780c */ /* 0x000fe20003f04270 */ /*21c0*/ SHFL.DOWN PT, R2, R12, 0x8, 0x1f ; /* 0x09001f000c027f89 */ /* 0x000fe800000e0000 */ /*21d0*/ SHFL.DOWN PT, R3, R13, 0x8, 0x1f ; /* 0x09001f000d037f89 */ /* 0x000e2400000e0000 */ /*21e0*/ DADD R2, R2, R12 ; /* 0x0000000002027229 */ /* 0x001e14000000000c */ /*21f0*/ FSEL R10, R12, R2, P0 ; /* 0x000000020c0a7208 */ /* 0x001fe40000000000 */ /*2200*/ FSEL R11, R13, R3, P0 ; /* 0x000000030d0b7208 */ /* 0x000fe40000000000 */ /*2210*/ ISETP.GT.AND P0, PT, R6, 0xf, PT ; /* 0x0000000f0600780c */ /* 0x000fe20003f04270 */ /*2220*/ SHFL.DOWN PT, R2, R10, 0x10, 0x1f ; /* 0x0a001f000a027f89 */ /* 0x000fe800000e0000 */ /*2230*/ SHFL.DOWN PT, R3, R11, 0x10, 0x1f ; /* 0x0a001f000b037f89 */ /* 0x000e2400000e0000 */ /*2240*/ DADD R2, R2, R10 ; /* 0x0000000002027229 */ /* 0x001e14000000000a */ /*2250*/ FSEL R2, R10, R2, P0 ; /* 0x000000020a027208 */ /* 0x001fe40000000000 */ /*2260*/ FSEL R3, R11, R3, P0 ; /* 0x000000030b037208 */ /* 0x000fe40000000000 */ /*2270*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fc60003f05270 */ /*2280*/ @!P1 STS.64 [R5+0x8], R2 ; /* 0x0000080205009388 */ /* 0x0001e80000000a00 */ /*2290*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*22a0*/ @P0 BRA 0x2370 ; /* 0x000000c000000947 */ /* 0x000fea0003800000 */ /*22b0*/ LDS.128 R4, [0x10] ; /* 0x00001000ff047984 */ /* 0x001e220000000c00 */ /*22c0*/ IMAD.MOV.U32 R0, RZ, RZ, RZ ; /* 0x000000ffff007224 */ /* 0x000fc600078e00ff */ /*22d0*/ LDS.128 R8, [0x20] ; /* 0x00002000ff087984 */ /* 0x000e680000000c00 */ /*22e0*/ LDS.128 R12, [0x30] ; /* 0x00003000ff0c7984 */ /* 0x000ea80000000c00 */ /*22f0*/ LDS.64 R16, [0x40] ; /* 0x00004000ff107984 */ /* 0x000ee20000000a00 */ /*2300*/ DADD R4, R2, R4 ; /* 0x0000000002047229 */ /* 0x001e0c0000000004 */ /*2310*/ DADD R4, R4, R6 ; /* 0x0000000004047229 */ /* 0x001e4c0000000006 */ /*2320*/ DADD R4, R4, R8 ; /* 0x0000000004047229 */ /* 0x002e0c0000000008 */ /*2330*/ DADD R4, R4, R10 ; /* 0x0000000004047229 */ /* 0x001e8c000000000a */ /*2340*/ DADD R4, R4, R12 ; /* 0x0000000004047229 */ /* 0x004e0c000000000c */ /*2350*/ DADD R4, R4, R14 ; /* 0x0000000004047229 */ /* 0x001ecc000000000e */ /*2360*/ DADD R2, R4, R16 ; /* 0x0000000004027229 */ /* 0x00804c0000000010 */ /*2370*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*2380*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x000fda0003f05270 */ /*2390*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*23a0*/ I2F.F64 R4, c[0x0][0x178] ; /* 0x00005e0000047b12 */ /* 0x001e240000201c00 */ /*23b0*/ DADD R4, R4, R2 ; /* 0x0000000004047229 */ /* 0x0030640000000002 */ /*23c0*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x001fe400078e00ff */ /*23d0*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fcc00078e00ff */ /*23e0*/ F2I.F64.TRUNC R5, R4 ; /* 0x0000000400057311 */ /* 0x002e24000030d100 */ /*23f0*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x001fe2000c101904 */ /*2400*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*2410*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*2420*/ ISETP.NE.AND P0, PT, R0, RZ, PT ; /* 0x000000ff0000720c */ /* 0x001fda0003f05270 */ /*2430*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*2440*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x0][0x178] ; /* 0x00005e00ff057624 */ /* 0x000fe400078e00ff */ /*2450*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x168] ; /* 0x00005a00ff027624 */ /* 0x000fe400078e00ff */ /*2460*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x16c] ; /* 0x00005b00ff037624 */ /* 0x000fca00078e00ff */ /*2470*/ STG.E [R2.64], R5 ; /* 0x0000000502007986 */ /* 0x000fe2000c101904 */ /*2480*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*2490*/ BRA 0x2490; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*24a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*24b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*24c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*24d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*24e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*24f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2500*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2510*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2520*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2530*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2540*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2550*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2560*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*2570*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _ZN3cub17CUB_200700_890_NS11EmptyKernelIvEEvv .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0020*/ BRA 0x20; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0030*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0040*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0050*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0060*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0070*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0080*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0090*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <thrust/device_vector.h> #include <thrust/host_vector.h> #include <iostream> #include <chrono> int main() { thrust::host_vector<double> host; // thrust::sequence(host.begin(), host.end()); while (std::cin.good()) { double t; std::cin >> t; host.push_back(t); } thrust::device_vector<double> dev(host); // 1. O preço médio das ações nos últimos 10 anos. double media_gpu = thrust::reduce(dev.begin(), dev.end(), 0, thrust::plus<double>()) / dev.size(); // 2. O preço médio das ações no último ano (365 anos atrás). double media_gpu_ua = thrust::reduce(dev.end()-365, dev.end(), 0, thrust::plus<double>()) / dev.size(); // 3. O maior e o menor preço da sequência inteira e do último ano. double max = thrust::reduce(dev.begin(), dev.end(), 0, thrust::maximum<double>()); double min = thrust::reduce(dev.begin(), dev.end(), 0, thrust::minimum<double>()); double max_ua = thrust::reduce(dev.end() - 365, dev.end(), 0, thrust::minimum<double>()); double min_ua = thrust::reduce(dev.end() - 365, dev.end(), 0, thrust::minimum<double>()); std::cout << dev[0] << "\n"; }
.text .file "exemplo5.hip" # Start of file scope inline assembly .globl _ZSt21ios_base_library_initv # End of file scope inline assembly .globl main # -- Begin function main .type main,@function main: # @main .Lfunc_begin0: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception0 # %bb.0: pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 subq $88, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 xorps %xmm0, %xmm0 movups %xmm0, 64(%rsp) movq $0, 80(%rsp) movq _ZSt3cin(%rip), %rax movq -24(%rax), %rax cmpl $0, _ZSt3cin+32(%rax) jne .LBB0_5 # %bb.1: # %.lr.ph leaq 24(%rsp), %rbx leaq 56(%rsp), %r14 .LBB0_2: # =>This Inner Loop Header: Depth=1 .Ltmp0: movl $_ZSt3cin, %edi movq %rbx, %rsi callq _ZNSi10_M_extractIdEERSiRT_ .Ltmp1: # %bb.3: # %_ZNSirsERd.exit # in Loop: Header=BB0_2 Depth=1 movq 80(%rsp), %rsi shlq $3, %rsi addq 64(%rsp), %rsi .Ltmp2: movl $1, %edx movq %r14, %rdi movq %rbx, %rcx callq _ZN6thrust6detail11vector_baseIdSaIdEE11fill_insertENS0_15normal_iteratorIPdEEmRKd .Ltmp3: # %bb.4: # %_ZN6thrust6detail11vector_baseIdSaIdEE9push_backERKd.exit # in Loop: Header=BB0_2 Depth=1 movq _ZSt3cin(%rip), %rax movq -24(%rax), %rax cmpl $0, _ZSt3cin+32(%rax) je .LBB0_2 .LBB0_5: # %._crit_edge .Ltmp5: leaq 24(%rsp), %rdi leaq 56(%rsp), %rsi callq _ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEEC2IdSaIdEEERKNS1_IT_T0_EE .Ltmp6: # %bb.6: movq 32(%rsp), %rsi movq 48(%rsp), %rdx .Ltmp8: leaq 8(%rsp), %rdi xorl %ecx, %ecx callq _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_4plusIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ .Ltmp9: # %bb.7: movq 32(%rsp), %rax movq 48(%rsp), %rcx leaq (%rax,%rcx,8), %rsi addq $-2920, %rsi # imm = 0xF498 .Ltmp11: leaq 8(%rsp), %rdi movl $365, %edx # imm = 0x16D xorl %ecx, %ecx callq _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_4plusIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ .Ltmp12: # %bb.8: movq 32(%rsp), %rsi movq 48(%rsp), %rdx .Ltmp14: leaq 8(%rsp), %rdi xorl %ecx, %ecx callq _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7maximumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ .Ltmp15: # %bb.9: movq 32(%rsp), %rsi movq 48(%rsp), %rdx .Ltmp17: leaq 8(%rsp), %rdi xorl %ecx, %ecx callq _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7minimumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ .Ltmp18: # %bb.10: movq 32(%rsp), %rax movq 48(%rsp), %rcx leaq (%rax,%rcx,8), %rsi addq $-2920, %rsi # imm = 0xF498 .Ltmp20: leaq 8(%rsp), %rdi movl $365, %edx # imm = 0x16D xorl %ecx, %ecx callq _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7minimumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ .Ltmp21: # %bb.11: movq 32(%rsp), %rax movq 48(%rsp), %rcx leaq (%rax,%rcx,8), %rsi addq $-2920, %rsi # imm = 0xF498 .Ltmp23: leaq 8(%rsp), %rdi movl $365, %edx # imm = 0x16D xorl %ecx, %ecx callq _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7minimumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ .Ltmp24: # %bb.12: movq 32(%rsp), %rdx .Ltmp26: leaq 23(%rsp), %rsi leaq 8(%rsp), %r8 movl $1, %ecx xorl %edi, %edi callq _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagENS_10device_ptrIdEEmPdEET3_RNS_16execution_policyIT_EERNSC_IT0_EET1_T2_SB_NS_6detail17integral_constantIbLb1EEE .Ltmp27: # %bb.13: # %.noexc movsd 8(%rsp), %xmm0 # xmm0 = mem[0],zero .Ltmp28: movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ .Ltmp29: # %bb.14: # %_ZN6thrustlsIdNS_10device_ptrIdEENS_16device_referenceIdEEcSt11char_traitsIcEEERSt13basic_ostreamIT2_T3_ESB_RKNS_9referenceIT_T0_T1_EE.exit .Ltmp30: movl $.L.str, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l .Ltmp31: # %bb.15: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc.exit movq 40(%rsp), %rdx testq %rdx, %rdx je .LBB0_17 # %bb.16: movq 24(%rsp), %rax movq 32(%rsp), %rsi shlq $3, %rdx movq 8(%rax), %rdi .Ltmp36: movl $8, %ecx callq _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .Ltmp37: .LBB0_17: # %_ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEED2Ev.exit cmpq $0, 72(%rsp) je .LBB0_19 # %bb.18: movq 64(%rsp), %rdi callq _ZdlPv .LBB0_19: # %_ZN6thrust6detail11vector_baseIdSaIdEED2Ev.exit xorl %eax, %eax addq $88, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 retq .LBB0_20: .cfi_def_cfa_offset 112 .Ltmp38: jmp .LBB0_32 .LBB0_21: .Ltmp25: jmp .LBB0_29 .LBB0_22: .Ltmp22: jmp .LBB0_29 .LBB0_23: .Ltmp19: jmp .LBB0_29 .LBB0_24: .Ltmp16: jmp .LBB0_29 .LBB0_25: .Ltmp13: jmp .LBB0_29 .LBB0_26: .Ltmp10: jmp .LBB0_29 .LBB0_27: .Ltmp7: jmp .LBB0_34 .LBB0_28: .Ltmp32: .LBB0_29: movq %rax, %rbx movq 40(%rsp), %rdx testq %rdx, %rdx je .LBB0_35 # %bb.30: movq 24(%rsp), %rax movq 32(%rsp), %rsi shlq $3, %rdx movq 8(%rax), %rdi .Ltmp33: movl $8, %ecx callq _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .Ltmp34: jmp .LBB0_35 .LBB0_31: .Ltmp35: .LBB0_32: movq %rax, %rdi callq __clang_call_terminate .LBB0_33: .Ltmp4: .LBB0_34: movq %rax, %rbx .LBB0_35: cmpq $0, 72(%rsp) je .LBB0_37 # %bb.36: movq 64(%rsp), %rdi callq _ZdlPv .LBB0_37: # %_ZN6thrust6detail11vector_baseIdSaIdEED2Ev.exit48 movq %rbx, %rdi callq _Unwind_Resume@PLT .Lfunc_end0: .size main, .Lfunc_end0-main .cfi_endproc .section .gcc_except_table,"a",@progbits .p2align 2, 0x0 GCC_except_table0: .Lexception0: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase0-.Lttbaseref0 .Lttbaseref0: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end0-.Lcst_begin0 .Lcst_begin0: .uleb128 .Ltmp0-.Lfunc_begin0 # >> Call Site 1 << .uleb128 .Ltmp3-.Ltmp0 # Call between .Ltmp0 and .Ltmp3 .uleb128 .Ltmp4-.Lfunc_begin0 # jumps to .Ltmp4 .byte 0 # On action: cleanup .uleb128 .Ltmp5-.Lfunc_begin0 # >> Call Site 2 << .uleb128 .Ltmp6-.Ltmp5 # Call between .Ltmp5 and .Ltmp6 .uleb128 .Ltmp7-.Lfunc_begin0 # jumps to .Ltmp7 .byte 0 # On action: cleanup .uleb128 .Ltmp8-.Lfunc_begin0 # >> Call Site 3 << .uleb128 .Ltmp9-.Ltmp8 # Call between .Ltmp8 and .Ltmp9 .uleb128 .Ltmp10-.Lfunc_begin0 # jumps to .Ltmp10 .byte 0 # On action: cleanup .uleb128 .Ltmp11-.Lfunc_begin0 # >> Call Site 4 << .uleb128 .Ltmp12-.Ltmp11 # Call between .Ltmp11 and .Ltmp12 .uleb128 .Ltmp13-.Lfunc_begin0 # jumps to .Ltmp13 .byte 0 # On action: cleanup .uleb128 .Ltmp14-.Lfunc_begin0 # >> Call Site 5 << .uleb128 .Ltmp15-.Ltmp14 # Call between .Ltmp14 and .Ltmp15 .uleb128 .Ltmp16-.Lfunc_begin0 # jumps to .Ltmp16 .byte 0 # On action: cleanup .uleb128 .Ltmp17-.Lfunc_begin0 # >> Call Site 6 << .uleb128 .Ltmp18-.Ltmp17 # Call between .Ltmp17 and .Ltmp18 .uleb128 .Ltmp19-.Lfunc_begin0 # jumps to .Ltmp19 .byte 0 # On action: cleanup .uleb128 .Ltmp20-.Lfunc_begin0 # >> Call Site 7 << .uleb128 .Ltmp21-.Ltmp20 # Call between .Ltmp20 and .Ltmp21 .uleb128 .Ltmp22-.Lfunc_begin0 # jumps to .Ltmp22 .byte 0 # On action: cleanup .uleb128 .Ltmp23-.Lfunc_begin0 # >> Call Site 8 << .uleb128 .Ltmp24-.Ltmp23 # Call between .Ltmp23 and .Ltmp24 .uleb128 .Ltmp25-.Lfunc_begin0 # jumps to .Ltmp25 .byte 0 # On action: cleanup .uleb128 .Ltmp26-.Lfunc_begin0 # >> Call Site 9 << .uleb128 .Ltmp31-.Ltmp26 # Call between .Ltmp26 and .Ltmp31 .uleb128 .Ltmp32-.Lfunc_begin0 # jumps to .Ltmp32 .byte 0 # On action: cleanup .uleb128 .Ltmp36-.Lfunc_begin0 # >> Call Site 10 << .uleb128 .Ltmp37-.Ltmp36 # Call between .Ltmp36 and .Ltmp37 .uleb128 .Ltmp38-.Lfunc_begin0 # jumps to .Ltmp38 .byte 1 # On action: 1 .uleb128 .Ltmp33-.Lfunc_begin0 # >> Call Site 11 << .uleb128 .Ltmp34-.Ltmp33 # Call between .Ltmp33 and .Ltmp34 .uleb128 .Ltmp35-.Lfunc_begin0 # jumps to .Ltmp35 .byte 1 # On action: 1 .uleb128 .Ltmp34-.Lfunc_begin0 # >> Call Site 12 << .uleb128 .Lfunc_end0-.Ltmp34 # Call between .Ltmp34 and .Lfunc_end0 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end0: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase0: .p2align 2, 0x0 # -- End function .section .text.__clang_call_terminate,"axG",@progbits,__clang_call_terminate,comdat .hidden __clang_call_terminate # -- Begin function __clang_call_terminate .weak __clang_call_terminate .type __clang_call_terminate,@function __clang_call_terminate: # @__clang_call_terminate .cfi_startproc # %bb.0: pushq %rax .cfi_def_cfa_offset 16 callq __cxa_begin_catch callq _ZSt9terminatev .Lfunc_end1: .size __clang_call_terminate, .Lfunc_end1-__clang_call_terminate .cfi_endproc # -- End function .section .text._ZN6thrust6detail11vector_baseIdSaIdEE11fill_insertENS0_15normal_iteratorIPdEEmRKd,"axG",@progbits,_ZN6thrust6detail11vector_baseIdSaIdEE11fill_insertENS0_15normal_iteratorIPdEEmRKd,comdat .weak _ZN6thrust6detail11vector_baseIdSaIdEE11fill_insertENS0_15normal_iteratorIPdEEmRKd # -- Begin function _ZN6thrust6detail11vector_baseIdSaIdEE11fill_insertENS0_15normal_iteratorIPdEEmRKd .p2align 1, 0x90 .type _ZN6thrust6detail11vector_baseIdSaIdEE11fill_insertENS0_15normal_iteratorIPdEEmRKd,@function _ZN6thrust6detail11vector_baseIdSaIdEE11fill_insertENS0_15normal_iteratorIPdEEmRKd: # @_ZN6thrust6detail11vector_baseIdSaIdEE11fill_insertENS0_15normal_iteratorIPdEEmRKd .cfi_startproc # %bb.0: testq %rdx, %rdx je .LBB2_24 # %bb.1: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $40, %rsp .cfi_def_cfa_offset 96 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rdx, %rbx movq %rsi, %r14 movq %rdi, %r15 movq 16(%rdi), %rax movq 24(%rdi), %r12 movq %rax, %rdx subq %r12, %rdx cmpq %rbx, %rdx jae .LBB2_2 # %bb.12: cmpq %rbx, %r12 movq %rbx, %rdx cmovaq %r12, %rdx addq %r12, %rdx addq %rax, %rax cmpq %rax, %rdx cmovaq %rdx, %rax movabsq $1152921504606846975, %r13 # imm = 0xFFFFFFFFFFFFFFF cmpq %r13, %rax cmovbq %rax, %r13 xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) testq %rax, %rax je .LBB2_13 # %bb.14: # %.noexc.i leaq 8(%rsp), %rdi movq %r13, %rsi xorl %edx, %edx movq %rcx, %rbp callq _ZNSt15__new_allocatorIdE8allocateEmPKv movq %rbp, %rcx movq %rax, %rbp jmp .LBB2_15 .LBB2_2: leaq (,%r12,8), %r13 addq 8(%r15), %r13 movq %r14, %rbp subq %r13, %rbp sarq $3, %rbp movq %rbp, %rdx negq %rdx cmpq %rbx, %rdx jbe .LBB2_5 # %bb.3: # %_ZN6thrust6detail18contiguous_storageIdSaIdEE18uninitialized_copyINS0_15normal_iteratorIPdEEEES7_T_S8_S7_.exit movq %rbx, %r12 negq %r12 leaq (,%rbx,8), %rdx movq %r13, %rbp subq %rdx, %rbp shlq $3, %r12 movq %r13, %rdi movq %rbp, %rsi movq %rcx, %r13 callq memmove@PLT addq %rbx, 24(%r15) movq %r14, %rcx subq %r12, %rcx leaq 8(%rsp), %rdi movq %r14, %rsi movq %rbp, %rdx callq _ZN6thrust6detail8dispatch15overlapped_copyINS_6system3cpp6detail3tagENS0_15normal_iteratorIPdEES9_EET1_RNS5_16execution_policyIT_EET0_SF_SA_ movsd (%r13), %xmm0 # xmm0 = mem[0],zero xorl %eax, %eax .LBB2_4: # %.lr.ph.i.i.i.i.i.i.i # =>This Inner Loop Header: Depth=1 movsd %xmm0, (%r14,%rax,8) incq %rax cmpq %rax, %rbx jne .LBB2_4 jmp .LBB2_23 .LBB2_5: addq %rbp, %rbx je .LBB2_8 # %bb.6: # %.lr.ph.i.i.i.i.i.i.i.i.i.i.i.i.preheader movsd (%rcx), %xmm0 # xmm0 = mem[0],zero xorl %eax, %eax .LBB2_7: # %.lr.ph.i.i.i.i.i.i.i.i.i.i.i.i # =>This Inner Loop Header: Depth=1 movsd %xmm0, (%r13,%rax,8) incq %rax cmpq %rax, %rbx jne .LBB2_7 .LBB2_8: # %_ZN6thrust6detail18contiguous_storageIdSaIdEE20uninitialized_fill_nENS0_15normal_iteratorIPdEEmRKd.exit addq %r12, %rbx movq %rbx, 24(%r15) cmpq %r14, %r13 je .LBB2_9 # %bb.10: # %_ZN6thrust6detail18contiguous_storageIdSaIdEE18uninitialized_copyINS0_15normal_iteratorIPdEEEES7_T_S8_S7_.exit55 shlq $3, %rbx addq 8(%r15), %rbx shlq $3, %rdx movq %rbx, %rdi movq %r14, %rsi movq %rcx, %rbx callq memmove@PLT subq %rbp, 24(%r15) movsd (%rbx), %xmm0 # xmm0 = mem[0],zero .LBB2_11: # %.lr.ph.i.i.i.i.i.i.i56 # =>This Inner Loop Header: Depth=1 movsd %xmm0, (%r14) addq $8, %r14 cmpq %r13, %r14 jne .LBB2_11 jmp .LBB2_23 .LBB2_13: xorl %ebp, %ebp .LBB2_15: movq %rbp, 16(%rsp) movq %r13, 24(%rsp) movq 8(%r15), %rsi movq %rsi, %r13 subq %r14, %r13 sarq $3, %r13 negq %r13 cmpq %r14, %rsi je .LBB2_17 # %bb.16: leaq (,%r13,8), %rdx movq %rbp, %rdi movq %rcx, 32(%rsp) # 8-byte Spill callq memmove@PLT movq 32(%rsp), %rcx # 8-byte Reload .LBB2_17: leaq (,%r13,8), %rax addq %rbp, %rax movsd (%rcx), %xmm0 # xmm0 = mem[0],zero xorl %ecx, %ecx .LBB2_18: # %.lr.ph.i.i.i.i.i.i.i.i.i.i.i.i63 # =>This Inner Loop Header: Depth=1 movsd %xmm0, (%rax,%rcx,8) incq %rcx cmpq %rcx, %rbx jne .LBB2_18 # %bb.19: movq 8(%r15), %rdi movq 24(%r15), %rcx leaq (%rdi,%rcx,8), %rdx subq %r14, %rdx je .LBB2_21 # %bb.20: leaq (%rax,%rbx,8), %rdi movq %r14, %rsi callq memmove@PLT movq 8(%r15), %rdi .LBB2_21: movq 16(%rsp), %rax movq %rax, 8(%r15) movq %rdi, 16(%rsp) movq 16(%r15), %rax movq 24(%rsp), %rcx movq %rcx, 16(%r15) movq %rax, 24(%rsp) addq %rbx, %r12 movq %r12, 24(%r15) testq %rax, %rax je .LBB2_23 # %bb.22: callq _ZdlPv jmp .LBB2_23 .LBB2_9: # %_ZN6thrust6detail18contiguous_storageIdSaIdEE18uninitialized_copyINS0_15normal_iteratorIPdEEEES7_T_S8_S7_.exit55.thread subq %rbp, %rbx movq %rbx, 24(%r15) .LBB2_23: addq $40, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 .cfi_restore %rbx .cfi_restore %r12 .cfi_restore %r13 .cfi_restore %r14 .cfi_restore %r15 .cfi_restore %rbp .LBB2_24: # %_ZN6thrust6fill_nINS_6detail15normal_iteratorIPdEEmdEET_S5_T0_RKT1_.exit retq .Lfunc_end2: .size _ZN6thrust6detail11vector_baseIdSaIdEE11fill_insertENS0_15normal_iteratorIPdEEmRKd, .Lfunc_end2-_ZN6thrust6detail11vector_baseIdSaIdEE11fill_insertENS0_15normal_iteratorIPdEEmRKd .cfi_endproc # -- End function .section .text._ZN6thrust6detail8dispatch15overlapped_copyINS_6system3cpp6detail3tagENS0_15normal_iteratorIPdEES9_EET1_RNS5_16execution_policyIT_EET0_SF_SA_,"axG",@progbits,_ZN6thrust6detail8dispatch15overlapped_copyINS_6system3cpp6detail3tagENS0_15normal_iteratorIPdEES9_EET1_RNS5_16execution_policyIT_EET0_SF_SA_,comdat .weak _ZN6thrust6detail8dispatch15overlapped_copyINS_6system3cpp6detail3tagENS0_15normal_iteratorIPdEES9_EET1_RNS5_16execution_policyIT_EET0_SF_SA_ # -- Begin function _ZN6thrust6detail8dispatch15overlapped_copyINS_6system3cpp6detail3tagENS0_15normal_iteratorIPdEES9_EET1_RNS5_16execution_policyIT_EET0_SF_SA_ .type _ZN6thrust6detail8dispatch15overlapped_copyINS_6system3cpp6detail3tagENS0_15normal_iteratorIPdEES9_EET1_RNS5_16execution_policyIT_EET0_SF_SA_,@function _ZN6thrust6detail8dispatch15overlapped_copyINS_6system3cpp6detail3tagENS0_15normal_iteratorIPdEES9_EET1_RNS5_16execution_policyIT_EET0_SF_SA_: # @_ZN6thrust6detail8dispatch15overlapped_copyINS_6system3cpp6detail3tagENS0_15normal_iteratorIPdEES9_EET1_RNS5_16execution_policyIT_EET0_SF_SA_ .cfi_startproc # %bb.0: movq %rcx, %rax movq %rdx, %rcx subq %rsi, %rcx testq %rcx, %rcx jle .LBB3_8 # %bb.1: cmpq %rsi, %rax js .LBB3_8 # %bb.2: movq %rdx, %rcx subq %rax, %rcx testq %rcx, %rcx jle .LBB3_8 # %bb.3: movq %rsi, %rdi subq %rdx, %rdi movq %rax, %rcx subq %rdi, %rcx cmpq %rdx, %rsi je .LBB3_4 # %bb.5: # %.lr.ph.i.preheader sarq $3, %rdi shlq $3, %rdi subq %rdi, %rax addq $-8, %rax .LBB3_6: # %.lr.ph.i # =>This Inner Loop Header: Depth=1 movsd -8(%rdx), %xmm0 # xmm0 = mem[0],zero addq $-8, %rdx movsd %xmm0, (%rax) addq $-8, %rax cmpq %rsi, %rdx jne .LBB3_6 .LBB3_4: movq %rcx, %rax retq .LBB3_7: # %.lr.ph.i10 # in Loop: Header=BB3_8 Depth=1 movsd (%rsi), %xmm0 # xmm0 = mem[0],zero movsd %xmm0, (%rax) addq $8, %rsi addq $8, %rax .LBB3_8: # %.lr.ph.i10 # =>This Inner Loop Header: Depth=1 cmpq %rdx, %rsi jne .LBB3_7 # %bb.9: # %_ZN6thrust6detail24sequential_copy_backwardINS0_15normal_iteratorIPdEES4_EET0_T_S6_S5_.exit retq .Lfunc_end3: .size _ZN6thrust6detail8dispatch15overlapped_copyINS_6system3cpp6detail3tagENS0_15normal_iteratorIPdEES9_EET1_RNS5_16execution_policyIT_EET0_SF_SA_, .Lfunc_end3-_ZN6thrust6detail8dispatch15overlapped_copyINS_6system3cpp6detail3tagENS0_15normal_iteratorIPdEES9_EET1_RNS5_16execution_policyIT_EET0_SF_SA_ .cfi_endproc # -- End function .section .text._ZNSt15__new_allocatorIdE8allocateEmPKv,"axG",@progbits,_ZNSt15__new_allocatorIdE8allocateEmPKv,comdat .weak _ZNSt15__new_allocatorIdE8allocateEmPKv # -- Begin function _ZNSt15__new_allocatorIdE8allocateEmPKv .p2align 1, 0x90 .type _ZNSt15__new_allocatorIdE8allocateEmPKv,@function _ZNSt15__new_allocatorIdE8allocateEmPKv: # @_ZNSt15__new_allocatorIdE8allocateEmPKv .cfi_startproc # %bb.0: pushq %rax .cfi_def_cfa_offset 16 movq %rsi, %rax shrq $60, %rax jne .LBB4_1 # %bb.3: shlq $3, %rsi movq %rsi, %rdi popq %rax .cfi_def_cfa_offset 8 jmp _Znwm # TAILCALL .LBB4_1: .cfi_def_cfa_offset 16 shrq $61, %rsi je .LBB4_2 # %bb.4: callq _ZSt28__throw_bad_array_new_lengthv .LBB4_2: callq _ZSt17__throw_bad_allocv .Lfunc_end4: .size _ZNSt15__new_allocatorIdE8allocateEmPKv, .Lfunc_end4-_ZNSt15__new_allocatorIdE8allocateEmPKv .cfi_endproc # -- End function .section .text._ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEEC2IdSaIdEEERKNS1_IT_T0_EE,"axG",@progbits,_ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEEC2IdSaIdEEERKNS1_IT_T0_EE,comdat .weak _ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEEC2IdSaIdEEERKNS1_IT_T0_EE # -- Begin function _ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEEC2IdSaIdEEERKNS1_IT_T0_EE .p2align 1, 0x90 .type _ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEEC2IdSaIdEEERKNS1_IT_T0_EE,@function _ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEEC2IdSaIdEEERKNS1_IT_T0_EE: # @_ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEEC2IdSaIdEEERKNS1_IT_T0_EE .Lfunc_begin1: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception1 # %bb.0: pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 pushq %rax .cfi_def_cfa_offset 32 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 movq %rsi, %r14 movq %rdi, %rbx callq _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v movq %rax, (%rbx) xorps %xmm0, %xmm0 movups %xmm0, 8(%rbx) movq $0, 24(%rbx) movq 8(%r14), %rdx movq 24(%r14), %r14 leaq (%rdx,%r14,8), %rcx shlq $3, %r14 negq %r14 sarq $3, %r14 negq %r14 .Ltmp39: movq %rbx, %rdi movq %r14, %rsi movq %rbx, %r8 callq _ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEE17allocate_and_copyINS0_15normal_iteratorIPKdEEEEvmT_SA_RNS0_18contiguous_storageIdS3_EE .Ltmp40: # %bb.1: movq %r14, 24(%rbx) addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 retq .LBB5_3: .cfi_def_cfa_offset 32 .Ltmp41: movq %rax, %r14 .Ltmp42: movq %rbx, %rdi callq _ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEE10deallocateEv .Ltmp43: # %bb.4: # %_ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEED2Ev.exit movq %r14, %rdi callq _Unwind_Resume@PLT .LBB5_2: .Ltmp44: movq %rax, %rdi callq __clang_call_terminate .Lfunc_end5: .size _ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEEC2IdSaIdEEERKNS1_IT_T0_EE, .Lfunc_end5-_ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEEC2IdSaIdEEERKNS1_IT_T0_EE .cfi_endproc .section .gcc_except_table._ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEEC2IdSaIdEEERKNS1_IT_T0_EE,"aG",@progbits,_ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEEC2IdSaIdEEERKNS1_IT_T0_EE,comdat .p2align 2, 0x0 GCC_except_table5: .Lexception1: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase1-.Lttbaseref1 .Lttbaseref1: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end1-.Lcst_begin1 .Lcst_begin1: .uleb128 .Lfunc_begin1-.Lfunc_begin1 # >> Call Site 1 << .uleb128 .Ltmp39-.Lfunc_begin1 # Call between .Lfunc_begin1 and .Ltmp39 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp39-.Lfunc_begin1 # >> Call Site 2 << .uleb128 .Ltmp40-.Ltmp39 # Call between .Ltmp39 and .Ltmp40 .uleb128 .Ltmp41-.Lfunc_begin1 # jumps to .Ltmp41 .byte 0 # On action: cleanup .uleb128 .Ltmp42-.Lfunc_begin1 # >> Call Site 3 << .uleb128 .Ltmp43-.Ltmp42 # Call between .Ltmp42 and .Ltmp43 .uleb128 .Ltmp44-.Lfunc_begin1 # jumps to .Ltmp44 .byte 1 # On action: 1 .uleb128 .Ltmp43-.Lfunc_begin1 # >> Call Site 4 << .uleb128 .Lfunc_end5-.Ltmp43 # Call between .Ltmp43 and .Lfunc_end5 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end1: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase1: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v,"axG",@progbits,_ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v,comdat .weak _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v # -- Begin function _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v .type _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v,@function _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v: # @_ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v .cfi_startproc # %bb.0: movb _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource(%rip), %al testb %al, %al je .LBB6_1 .LBB6_4: movl $_ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource, %eax retq .LBB6_1: pushq %rax .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB6_3 # %bb.2: movq $_ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE+16, _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource(%rip) callq _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v movq %rax, _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource+8(%rip) movl $_ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource, %edi callq __cxa_guard_release .LBB6_3: addq $8, %rsp .cfi_def_cfa_offset 8 jmp .LBB6_4 .Lfunc_end6: .size _ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v, .Lfunc_end6-_ZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_v .cfi_endproc # -- End function .section .text._ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev,"axG",@progbits,_ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev,comdat .weak _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev # -- Begin function _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev .p2align 1, 0x90 .type _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev,@function _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev: # @_ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev .cfi_startproc # %bb.0: retq .Lfunc_end7: .size _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev, .Lfunc_end7-_ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev .cfi_endproc # -- End function .section .text._ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v,"axG",@progbits,_ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v,comdat .weak _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v # -- Begin function _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v .type _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v,@function _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v: # @_ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v .cfi_startproc # %bb.0: movb _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource(%rip), %al testb %al, %al je .LBB8_1 .LBB8_4: movl $_ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource, %eax retq .LBB8_1: pushq %rax .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB8_3 # %bb.2: movl $_ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource, %edi callq __cxa_guard_release .LBB8_3: addq $8, %rsp .cfi_def_cfa_offset 8 jmp .LBB8_4 .Lfunc_end8: .size _ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v, .Lfunc_end8-_ZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_v .cfi_endproc # -- End function .section .text._ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev,"axG",@progbits,_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev,comdat .weak _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev # -- Begin function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev .p2align 1, 0x90 .type _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev,@function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev: # @_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end9: .size _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev, .Lfunc_end9-_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev .cfi_endproc # -- End function .section .text._ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm,"axG",@progbits,_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm,comdat .weak _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm # -- Begin function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm .p2align 1, 0x90 .type _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm,@function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm: # @_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm .cfi_startproc # %bb.0: movq 8(%rdi), %rdi jmp _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm # TAILCALL .Lfunc_end10: .size _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm, .Lfunc_end10-_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm .cfi_endproc # -- End function .section .text._ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm,"axG",@progbits,_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm,comdat .weak _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm # -- Begin function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm .p2align 1, 0x90 .type _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm,@function _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm: # @_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm .cfi_startproc # %bb.0: movq 8(%rdi), %rdi jmp _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm # TAILCALL .Lfunc_end11: .size _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm, .Lfunc_end11-_ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm .cfi_endproc # -- End function .section .text._ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_,"axG",@progbits,_ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_,comdat .weak _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_ # -- Begin function _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_ .p2align 1, 0x90 .type _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_,@function _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_: # @_ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_ .cfi_startproc # %bb.0: cmpq %rsi, %rdi sete %al retq .Lfunc_end12: .size _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_, .Lfunc_end12-_ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_ .cfi_endproc # -- End function .section .text._ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev,"axG",@progbits,_ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev,comdat .weak _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev # -- Begin function _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev .p2align 1, 0x90 .type _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev,@function _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev: # @_ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev .cfi_startproc # %bb.0: retq .Lfunc_end13: .size _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev, .Lfunc_end13-_ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev .cfi_endproc # -- End function .section .text._ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev,"axG",@progbits,_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev,comdat .weak _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev # -- Begin function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev .p2align 1, 0x90 .type _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev,@function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev: # @_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end14: .size _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev, .Lfunc_end14-_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev .cfi_endproc # -- End function .section .text._ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm,"axG",@progbits,_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm,comdat .weak _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm # -- Begin function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm .p2align 1, 0x90 .type _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm,@function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm: # @_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm .Lfunc_begin2: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception2 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 subq $80, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 leaq 8(%rsp), %rdi callq hipMalloc testl %eax, %eax jne .LBB15_1 # %bb.16: movq 8(%rsp), %rax addq $80, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB15_1: .cfi_def_cfa_offset 112 movl %eax, %ebp callq hipGetLastError movl $40, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp45: callq _ZN6thrust6system12hip_categoryEv .Ltmp46: # %bb.2: movq (%rax), %rcx .Ltmp47: leaq 16(%rsp), %rdi movq %rax, %rsi movl %ebp, %edx callq *48(%rcx) .Ltmp48: # %bb.3: movq 16(%rsp), %rsi .Ltmp50: leaq 48(%rsp), %rdi leaq 7(%rsp), %rdx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .Ltmp51: # %bb.4: movb $1, %bpl .Ltmp53: leaq 48(%rsp), %rsi movq %rbx, %rdi callq _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Ltmp54: # %bb.5: xorl %ebp, %ebp .Ltmp55: movl $_ZTIN6thrust6system6detail9bad_allocE, %esi movl $_ZN6thrust6system6detail9bad_allocD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .Ltmp56: # %bb.17: .LBB15_7: .Ltmp57: movq %rax, %r14 leaq 64(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB15_9 # %bb.8: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB15_9: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit leaq 32(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB15_11 # %bb.10: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit15 callq _ZdlPv .LBB15_11: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit15 testb %bpl, %bpl jne .LBB15_14 jmp .LBB15_15 .LBB15_12: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit.thread .Ltmp52: movq %rax, %r14 leaq 32(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB15_14 # %bb.13: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit15.thread26 callq _ZdlPv jmp .LBB15_14 .LBB15_6: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit15.thread .Ltmp49: movq %rax, %r14 .LBB15_14: movq %rbx, %rdi callq __cxa_free_exception .LBB15_15: movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end15: .size _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm, .Lfunc_end15-_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm .cfi_endproc .section .gcc_except_table._ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm,"aG",@progbits,_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm,comdat .p2align 2, 0x0 GCC_except_table15: .Lexception2: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end2-.Lcst_begin2 .Lcst_begin2: .uleb128 .Lfunc_begin2-.Lfunc_begin2 # >> Call Site 1 << .uleb128 .Ltmp45-.Lfunc_begin2 # Call between .Lfunc_begin2 and .Ltmp45 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp45-.Lfunc_begin2 # >> Call Site 2 << .uleb128 .Ltmp48-.Ltmp45 # Call between .Ltmp45 and .Ltmp48 .uleb128 .Ltmp49-.Lfunc_begin2 # jumps to .Ltmp49 .byte 0 # On action: cleanup .uleb128 .Ltmp50-.Lfunc_begin2 # >> Call Site 3 << .uleb128 .Ltmp51-.Ltmp50 # Call between .Ltmp50 and .Ltmp51 .uleb128 .Ltmp52-.Lfunc_begin2 # jumps to .Ltmp52 .byte 0 # On action: cleanup .uleb128 .Ltmp53-.Lfunc_begin2 # >> Call Site 4 << .uleb128 .Ltmp56-.Ltmp53 # Call between .Ltmp53 and .Ltmp56 .uleb128 .Ltmp57-.Lfunc_begin2 # jumps to .Ltmp57 .byte 0 # On action: cleanup .uleb128 .Ltmp56-.Lfunc_begin2 # >> Call Site 5 << .uleb128 .Lfunc_end15-.Ltmp56 # Call between .Ltmp56 and .Lfunc_end15 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end2: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm,"axG",@progbits,_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm,comdat .weak _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm # -- Begin function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .p2align 1, 0x90 .type _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm,@function _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm: # @_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .Lfunc_begin3: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception3 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movq %rsi, %rdi callq hipFree testl %eax, %eax jne .LBB16_1 # %bb.5: popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB16_1: .cfi_def_cfa_offset 32 movl %eax, %ebp callq hipGetLastError movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp58: callq _ZN6thrust6system12hip_categoryEv .Ltmp59: # %bb.2: .Ltmp60: movl $.L.str.12, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp61: # %bb.3: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB16_4: .Ltmp62: movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end16: .size _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm, .Lfunc_end16-_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .cfi_endproc .section .gcc_except_table._ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm,"aG",@progbits,_ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm,comdat .p2align 2, 0x0 GCC_except_table16: .Lexception3: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end3-.Lcst_begin3 .Lcst_begin3: .uleb128 .Lfunc_begin3-.Lfunc_begin3 # >> Call Site 1 << .uleb128 .Ltmp58-.Lfunc_begin3 # Call between .Lfunc_begin3 and .Ltmp58 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp58-.Lfunc_begin3 # >> Call Site 2 << .uleb128 .Ltmp61-.Ltmp58 # Call between .Ltmp58 and .Ltmp61 .uleb128 .Ltmp62-.Lfunc_begin3 # jumps to .Ltmp62 .byte 0 # On action: cleanup .uleb128 .Ltmp61-.Lfunc_begin3 # >> Call Site 3 << .uleb128 .Lfunc_end16-.Ltmp61 # Call between .Ltmp61 and .Lfunc_end16 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end3: .p2align 2, 0x0 # -- End function .section .text._ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_,"axG",@progbits,_ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_,comdat .weak _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_ # -- Begin function _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_ .p2align 1, 0x90 .type _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_,@function _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_: # @_ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_ .cfi_startproc # %bb.0: cmpq %rsi, %rdi sete %al retq .Lfunc_end17: .size _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_, .Lfunc_end17-_ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_ .cfi_endproc # -- End function .section .text._ZN6thrust6system12hip_categoryEv,"axG",@progbits,_ZN6thrust6system12hip_categoryEv,comdat .weak _ZN6thrust6system12hip_categoryEv # -- Begin function _ZN6thrust6system12hip_categoryEv .type _ZN6thrust6system12hip_categoryEv,@function _ZN6thrust6system12hip_categoryEv: # @_ZN6thrust6system12hip_categoryEv .cfi_startproc # %bb.0: movb _ZGVZN6thrust6system12hip_categoryEvE6result(%rip), %al testb %al, %al je .LBB18_1 .LBB18_4: movl $_ZZN6thrust6system12hip_categoryEvE6result, %eax retq .LBB18_1: pushq %rax .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust6system12hip_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB18_3 # %bb.2: movq $_ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE+16, _ZZN6thrust6system12hip_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system12hip_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system12hip_categoryEvE6result, %edi callq __cxa_guard_release .LBB18_3: addq $8, %rsp .cfi_def_cfa_offset 8 jmp .LBB18_4 .Lfunc_end18: .size _ZN6thrust6system12hip_categoryEv, .Lfunc_end18-_ZN6thrust6system12hip_categoryEv .cfi_endproc # -- End function .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_,comdat .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ # -- Begin function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .p2align 1, 0x90 .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_,@function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_: # @_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .cfi_startproc # %bb.0: pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 pushq %rax .cfi_def_cfa_offset 32 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 leaq 16(%rdi), %rax movq %rax, (%rdi) testq %rsi, %rsi je .LBB19_1 # %bb.2: movq %rsi, %rbx movq %rdi, %r14 movq %rsi, %rdi callq strlen leaq (%rax,%rbx), %rdx movq %r14, %rdi movq %rbx, %rsi addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag # TAILCALL .LBB19_1: .cfi_def_cfa_offset 32 movl $.L.str.11, %edi callq _ZSt19__throw_logic_errorPKc .Lfunc_end19: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_, .Lfunc_end19-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .cfi_endproc # -- End function .section .text._ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,"axG",@progbits,_ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,comdat .weak _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE # -- Begin function _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .p2align 1, 0x90 .type _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,@function _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE: # @_ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Lfunc_begin4: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception4 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 pushq %rax .cfi_def_cfa_offset 64 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %r15 movq %rdi, %rbx movq $_ZTVN6thrust6system6detail9bad_allocE+16, (%rdi) leaq 8(%rdi), %r14 leaq 24(%rdi), %rbp movq %rbp, 8(%rdi) movq $0, 16(%rdi) movb $0, 24(%rdi) callq _ZNKSt9bad_alloc4whatEv movq %rax, %r12 movq 16(%rbx), %r13 movq %rax, %rdi callq strlen .Ltmp63: movq %r14, %rdi xorl %esi, %esi movq %r13, %rdx movq %r12, %rcx movq %rax, %r8 callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm .Ltmp64: # %bb.1: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc.exit .Ltmp65: movl $.L.str.9, %esi movq %r14, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc .Ltmp66: # %bb.2: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc.exit movq (%r15), %rsi movq 8(%r15), %rdx .Ltmp67: movq %r14, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm .Ltmp68: # %bb.3: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_.exit addq $8, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB20_4: .cfi_def_cfa_offset 64 .Ltmp69: movq %rax, %r15 movq (%r14), %rdi cmpq %rbp, %rdi je .LBB20_6 # %bb.5: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB20_6: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit movq %rbx, %rdi callq _ZNSt9bad_allocD2Ev movq %r15, %rdi callq _Unwind_Resume@PLT .Lfunc_end20: .size _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE, .Lfunc_end20-_ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .cfi_endproc .section .gcc_except_table._ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,"aG",@progbits,_ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE,comdat .p2align 2, 0x0 GCC_except_table20: .Lexception4: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end4-.Lcst_begin4 .Lcst_begin4: .uleb128 .Ltmp63-.Lfunc_begin4 # >> Call Site 1 << .uleb128 .Ltmp68-.Ltmp63 # Call between .Ltmp63 and .Ltmp68 .uleb128 .Ltmp69-.Lfunc_begin4 # jumps to .Ltmp69 .byte 0 # On action: cleanup .uleb128 .Ltmp68-.Lfunc_begin4 # >> Call Site 2 << .uleb128 .Lfunc_end20-.Ltmp68 # Call between .Ltmp68 and .Lfunc_end20 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end4: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6system6detail9bad_allocD2Ev,"axG",@progbits,_ZN6thrust6system6detail9bad_allocD2Ev,comdat .weak _ZN6thrust6system6detail9bad_allocD2Ev # -- Begin function _ZN6thrust6system6detail9bad_allocD2Ev .p2align 1, 0x90 .type _ZN6thrust6system6detail9bad_allocD2Ev,@function _ZN6thrust6system6detail9bad_allocD2Ev: # @_ZN6thrust6system6detail9bad_allocD2Ev .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq $_ZTVN6thrust6system6detail9bad_allocE+16, (%rdi) movq 8(%rdi), %rdi leaq 24(%rbx), %rax cmpq %rax, %rdi je .LBB21_2 # %bb.1: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB21_2: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZNSt9bad_allocD2Ev # TAILCALL .Lfunc_end21: .size _ZN6thrust6system6detail9bad_allocD2Ev, .Lfunc_end21-_ZN6thrust6system6detail9bad_allocD2Ev .cfi_endproc # -- End function .section .text._ZN6thrust6system14error_categoryD2Ev,"axG",@progbits,_ZN6thrust6system14error_categoryD2Ev,comdat .weak _ZN6thrust6system14error_categoryD2Ev # -- Begin function _ZN6thrust6system14error_categoryD2Ev .p2align 1, 0x90 .type _ZN6thrust6system14error_categoryD2Ev,@function _ZN6thrust6system14error_categoryD2Ev: # @_ZN6thrust6system14error_categoryD2Ev .cfi_startproc # %bb.0: movq $_ZTVN6thrust6system14error_categoryE+16, (%rdi) retq .Lfunc_end22: .size _ZN6thrust6system14error_categoryD2Ev, .Lfunc_end22-_ZN6thrust6system14error_categoryD2Ev .cfi_endproc # -- End function .section .text._ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev,"axG",@progbits,_ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev,comdat .weak _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev # -- Begin function _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev .p2align 1, 0x90 .type _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev,@function _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev: # @_ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end23: .size _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev, .Lfunc_end23-_ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv,"axG",@progbits,_ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv,comdat .weak _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv # -- Begin function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv .p2align 1, 0x90 .type _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv,@function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv: # @_ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv .cfi_startproc # %bb.0: movl $.L.str.3, %eax retq .Lfunc_end24: .size _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv, .Lfunc_end24-_ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv .cfi_endproc # -- End function .section .text._ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi,comdat .weak _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi # -- Begin function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi .p2align 1, 0x90 .type _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi,@function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi: # @_ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movl %esi, %ebx cmpl $50, %esi jg .LBB25_5 # %bb.1: movb _ZGVZN6thrust6system12hip_categoryEvE6result(%rip), %al testb %al, %al je .LBB25_2 .LBB25_4: # %_ZN6thrust6system20make_error_conditionENS0_11hip_rocprim4errc6errc_tE.exit movl $_ZZN6thrust6system12hip_categoryEvE6result, %edx movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB25_5: .cfi_def_cfa_offset 16 movb _ZGVZN6thrust6system15system_categoryEvE6result(%rip), %al testb %al, %al je .LBB25_6 .LBB25_8: # %_ZN6thrust6system15system_categoryEv.exit movq _ZZN6thrust6system15system_categoryEvE6result(%rip), %rax movq 24(%rax), %rax movl $_ZZN6thrust6system15system_categoryEvE6result, %edi movl %ebx, %esi popq %rbx .cfi_def_cfa_offset 8 jmpq *%rax # TAILCALL .LBB25_2: .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust6system12hip_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB25_4 # %bb.3: movq $_ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE+16, _ZZN6thrust6system12hip_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system12hip_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system12hip_categoryEvE6result, %edi callq __cxa_guard_release jmp .LBB25_4 .LBB25_6: movl $_ZGVZN6thrust6system15system_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB25_8 # %bb.7: movq $_ZTVN6thrust6system6detail21system_error_categoryE+16, _ZZN6thrust6system15system_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system15system_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system15system_categoryEvE6result, %edi callq __cxa_guard_release jmp .LBB25_8 .Lfunc_end25: .size _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi, .Lfunc_end25-_ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi .cfi_endproc # -- End function .section .text._ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE,"axG",@progbits,_ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE,comdat .weak _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE # -- Begin function _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .p2align 1, 0x90 .type _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE,@function _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE: # @_ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdx, %rbx movq (%rdi), %rax callq *24(%rax) cmpq 8(%rbx), %rdx sete %cl cmpl (%rbx), %eax sete %al andb %cl, %al popq %rbx .cfi_def_cfa_offset 8 retq .Lfunc_end26: .size _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE, .Lfunc_end26-_ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .cfi_endproc # -- End function .section .text._ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi,"axG",@progbits,_ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi,comdat .weak _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi # -- Begin function _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .p2align 1, 0x90 .type _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi,@function _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi: # @_ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .cfi_startproc # %bb.0: cmpq %rdi, 8(%rsi) sete %cl cmpl %edx, (%rsi) sete %al andb %cl, %al retq .Lfunc_end27: .size _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi, .Lfunc_end27-_ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .cfi_endproc # -- End function .section .text._ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,comdat .weak _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei # -- Begin function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei .p2align 1, 0x90 .type _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,@function _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei: # @_ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei .Lfunc_begin5: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception5 # %bb.0: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $72, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %edx, %ebp movq %rdi, %rbx movl %edx, %edi callq hipGetErrorString movq %rax, %r15 movl %ebp, %edi callq hipGetErrorName testq %rax, %rax movl $.L.str.8, %r14d cmovneq %rax, %r14 leaq 24(%rsp), %rax movq %rax, -16(%rax) movq %r14, %rdi callq strlen leaq (%rax,%r14), %rdx leaq 8(%rsp), %r12 movq %r12, %rdi movq %r14, %rsi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp70: movl $.L.str.9, %esi movq %r12, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc .Ltmp71: # %bb.1: # %.noexc movq %rax, %r12 leaq 56(%rsp), %r14 movq %r14, -16(%r14) movq (%rax), %rsi movq %rax, %rbp addq $16, %rbp cmpq %rbp, %rsi je .LBB28_2 # %bb.3: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i movq %rsi, 40(%rsp) movq 16(%r12), %rax movq %rax, 56(%rsp) movq 8(%r12), %r13 jmp .LBB28_4 .LBB28_2: movq 8(%r12), %r13 leaq 1(%r13), %rdx movq %r14, %rdi callq memcpy@PLT .LBB28_4: leaq 40(%rsp), %rdi movq %r13, 8(%rdi) movq %rbp, (%r12) movq $0, 8(%r12) movb $0, 16(%r12) testq %r15, %r15 movl $.L.str.7, %esi cmovneq %r15, %rsi .Ltmp73: callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc .Ltmp74: # %bb.5: # %.noexc16 movq %rax, %r15 leaq 16(%rbx), %rdi movq %rdi, (%rbx) movq (%rax), %rsi movq %rax, %r12 addq $16, %r12 cmpq %r12, %rsi je .LBB28_6 # %bb.7: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i13 movq %rsi, (%rbx) movq 16(%r15), %rax movq %rax, 16(%rbx) movq 8(%r15), %r13 jmp .LBB28_8 .LBB28_6: movq 8(%r15), %r13 leaq 1(%r13), %rdx callq memcpy@PLT .LBB28_8: movq %r13, 8(%rbx) movq %r12, (%r15) movq $0, 8(%r15) movb $0, 16(%r15) movq 40(%rsp), %rdi cmpq %r14, %rdi je .LBB28_10 # %bb.9: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i18 callq _ZdlPv .LBB28_10: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit movq 8(%rsp), %rdi leaq 24(%rsp), %rax cmpq %rax, %rdi je .LBB28_12 # %bb.11: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i19 callq _ZdlPv .LBB28_12: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit21 movq %rbx, %rax addq $72, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB28_14: .cfi_def_cfa_offset 128 .Ltmp75: movq %rax, %rbx movq 40(%rsp), %rdi cmpq %r14, %rdi je .LBB28_16 # %bb.15: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i22 callq _ZdlPv jmp .LBB28_16 .LBB28_13: .Ltmp72: movq %rax, %rbx .LBB28_16: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit24 movq 8(%rsp), %rdi leaq 24(%rsp), %rax cmpq %rax, %rdi je .LBB28_18 # %bb.17: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i25 callq _ZdlPv .LBB28_18: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit27 movq %rbx, %rdi callq _Unwind_Resume@PLT .Lfunc_end28: .size _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei, .Lfunc_end28-_ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei .cfi_endproc .section .gcc_except_table._ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,"aG",@progbits,_ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei,comdat .p2align 2, 0x0 GCC_except_table28: .Lexception5: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end5-.Lcst_begin5 .Lcst_begin5: .uleb128 .Lfunc_begin5-.Lfunc_begin5 # >> Call Site 1 << .uleb128 .Ltmp70-.Lfunc_begin5 # Call between .Lfunc_begin5 and .Ltmp70 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp70-.Lfunc_begin5 # >> Call Site 2 << .uleb128 .Ltmp71-.Ltmp70 # Call between .Ltmp70 and .Ltmp71 .uleb128 .Ltmp72-.Lfunc_begin5 # jumps to .Ltmp72 .byte 0 # On action: cleanup .uleb128 .Ltmp71-.Lfunc_begin5 # >> Call Site 3 << .uleb128 .Ltmp73-.Ltmp71 # Call between .Ltmp71 and .Ltmp73 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp73-.Lfunc_begin5 # >> Call Site 4 << .uleb128 .Ltmp74-.Ltmp73 # Call between .Ltmp73 and .Ltmp74 .uleb128 .Ltmp75-.Lfunc_begin5 # jumps to .Ltmp75 .byte 0 # On action: cleanup .uleb128 .Ltmp74-.Lfunc_begin5 # >> Call Site 5 << .uleb128 .Lfunc_end28-.Ltmp74 # Call between .Ltmp74 and .Lfunc_end28 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end5: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6system14error_categoryD0Ev,"axG",@progbits,_ZN6thrust6system14error_categoryD0Ev,comdat .weak _ZN6thrust6system14error_categoryD0Ev # -- Begin function _ZN6thrust6system14error_categoryD0Ev .p2align 1, 0x90 .type _ZN6thrust6system14error_categoryD0Ev,@function _ZN6thrust6system14error_categoryD0Ev: # @_ZN6thrust6system14error_categoryD0Ev .cfi_startproc # %bb.0: ud2 .Lfunc_end29: .size _ZN6thrust6system14error_categoryD0Ev, .Lfunc_end29-_ZN6thrust6system14error_categoryD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system14error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust6system14error_category23default_error_conditionEi,comdat .weak _ZNK6thrust6system14error_category23default_error_conditionEi # -- Begin function _ZNK6thrust6system14error_category23default_error_conditionEi .p2align 1, 0x90 .type _ZNK6thrust6system14error_category23default_error_conditionEi,@function _ZNK6thrust6system14error_category23default_error_conditionEi: # @_ZNK6thrust6system14error_category23default_error_conditionEi .cfi_startproc # %bb.0: movl %esi, %eax movq %rdi, %rdx retq .Lfunc_end30: .size _ZNK6thrust6system14error_category23default_error_conditionEi, .Lfunc_end30-_ZNK6thrust6system14error_category23default_error_conditionEi .cfi_endproc # -- End function .section .text._ZN6thrust6system15system_categoryEv,"axG",@progbits,_ZN6thrust6system15system_categoryEv,comdat .weak _ZN6thrust6system15system_categoryEv # -- Begin function _ZN6thrust6system15system_categoryEv .type _ZN6thrust6system15system_categoryEv,@function _ZN6thrust6system15system_categoryEv: # @_ZN6thrust6system15system_categoryEv .cfi_startproc # %bb.0: movb _ZGVZN6thrust6system15system_categoryEvE6result(%rip), %al testb %al, %al je .LBB31_1 .LBB31_4: movl $_ZZN6thrust6system15system_categoryEvE6result, %eax retq .LBB31_1: pushq %rax .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust6system15system_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB31_3 # %bb.2: movq $_ZTVN6thrust6system6detail21system_error_categoryE+16, _ZZN6thrust6system15system_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system15system_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system15system_categoryEvE6result, %edi callq __cxa_guard_release .LBB31_3: addq $8, %rsp .cfi_def_cfa_offset 8 jmp .LBB31_4 .Lfunc_end31: .size _ZN6thrust6system15system_categoryEv, .Lfunc_end31-_ZN6thrust6system15system_categoryEv .cfi_endproc # -- End function .section .text._ZN6thrust6system6detail21system_error_categoryD0Ev,"axG",@progbits,_ZN6thrust6system6detail21system_error_categoryD0Ev,comdat .weak _ZN6thrust6system6detail21system_error_categoryD0Ev # -- Begin function _ZN6thrust6system6detail21system_error_categoryD0Ev .p2align 1, 0x90 .type _ZN6thrust6system6detail21system_error_categoryD0Ev,@function _ZN6thrust6system6detail21system_error_categoryD0Ev: # @_ZN6thrust6system6detail21system_error_categoryD0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end32: .size _ZN6thrust6system6detail21system_error_categoryD0Ev, .Lfunc_end32-_ZN6thrust6system6detail21system_error_categoryD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail21system_error_category4nameEv,"axG",@progbits,_ZNK6thrust6system6detail21system_error_category4nameEv,comdat .weak _ZNK6thrust6system6detail21system_error_category4nameEv # -- Begin function _ZNK6thrust6system6detail21system_error_category4nameEv .p2align 1, 0x90 .type _ZNK6thrust6system6detail21system_error_category4nameEv,@function _ZNK6thrust6system6detail21system_error_category4nameEv: # @_ZNK6thrust6system6detail21system_error_category4nameEv .cfi_startproc # %bb.0: movl $.L.str.4, %eax retq .Lfunc_end33: .size _ZNK6thrust6system6detail21system_error_category4nameEv, .Lfunc_end33-_ZNK6thrust6system6detail21system_error_category4nameEv .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,"axG",@progbits,_ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,comdat .weak _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi # -- Begin function _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi .p2align 1, 0x90 .type _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,@function _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi: # @_ZNK6thrust6system6detail21system_error_category23default_error_conditionEi .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movl %esi, %ebx leal -9901(%rbx), %eax cmpl $78, %eax ja .LBB34_81 # %bb.1: jmpq *.LJTI34_0(,%rax,8) .LBB34_2: movl $9901, %edi # imm = 0x26AD jmp .LBB34_3 .LBB34_77: movl $9979, %edi # imm = 0x26FB jmp .LBB34_3 .LBB34_33: movl $9961, %edi # imm = 0x26E9 jmp .LBB34_3 .LBB34_50: movl $9968, %edi # imm = 0x26F0 jmp .LBB34_3 .LBB34_67: movl $9974, %edi # imm = 0x26F6 jmp .LBB34_3 .LBB34_75: movl $9977, %edi # imm = 0x26F9 jmp .LBB34_3 .LBB34_28: movl $9945, %edi # imm = 0x26D9 jmp .LBB34_3 .LBB34_19: movl $9952, %edi # imm = 0x26E0 jmp .LBB34_3 .LBB34_29: movl $9958, %edi # imm = 0x26E6 jmp .LBB34_3 .LBB34_22: movl $9955, %edi # imm = 0x26E3 jmp .LBB34_3 .LBB34_17: movl $9951, %edi # imm = 0x26DF jmp .LBB34_3 .LBB34_66: movl $9933, %edi # imm = 0x26CD jmp .LBB34_3 .LBB34_80: movl $9941, %edi # imm = 0x26D5 jmp .LBB34_3 .LBB34_59: movl $9928, %edi # imm = 0x26C8 jmp .LBB34_3 .LBB34_79: movl $9940, %edi # imm = 0x26D4 jmp .LBB34_3 .LBB34_74: movl $9938, %edi # imm = 0x26D2 jmp .LBB34_3 .LBB34_58: movl $9927, %edi # imm = 0x26C7 jmp .LBB34_3 .LBB34_45: movl $9921, %edi # imm = 0x26C1 jmp .LBB34_3 .LBB34_68: movl $9975, %edi # imm = 0x26F7 jmp .LBB34_3 .LBB34_7: movl $9946, %edi # imm = 0x26DA jmp .LBB34_3 .LBB34_39: movl $9917, %edi # imm = 0x26BD jmp .LBB34_3 .LBB34_48: movl $9966, %edi # imm = 0x26EE jmp .LBB34_3 .LBB34_71: movl $9934, %edi # imm = 0x26CE jmp .LBB34_3 .LBB34_13: movl $9906, %edi # imm = 0x26B2 jmp .LBB34_3 .LBB34_43: movl $9919, %edi # imm = 0x26BF jmp .LBB34_3 .LBB34_47: movl $9922, %edi # imm = 0x26C2 jmp .LBB34_3 .LBB34_25: movl $9942, %edi # imm = 0x26D6 jmp .LBB34_3 .LBB34_57: movl $9926, %edi # imm = 0x26C6 jmp .LBB34_3 .LBB34_61: movl $9929, %edi # imm = 0x26C9 jmp .LBB34_3 .LBB34_4: movl $9902, %edi # imm = 0x26AE jmp .LBB34_3 .LBB34_54: movl $9924, %edi # imm = 0x26C4 jmp .LBB34_3 .LBB34_18: movl $9910, %edi # imm = 0x26B6 jmp .LBB34_3 .LBB34_56: movl $9971, %edi # imm = 0x26F3 jmp .LBB34_3 .LBB34_5: movl $9903, %edi # imm = 0x26AF jmp .LBB34_3 .LBB34_11: movl $9905, %edi # imm = 0x26B1 jmp .LBB34_3 .LBB34_36: movl $9914, %edi # imm = 0x26BA jmp .LBB34_3 .LBB34_62: movl $9930, %edi # imm = 0x26CA jmp .LBB34_3 .LBB34_65: movl $9932, %edi # imm = 0x26CC jmp .LBB34_3 .LBB34_15: movl $9908, %edi # imm = 0x26B4 jmp .LBB34_3 .LBB34_6: movl $9904, %edi # imm = 0x26B0 jmp .LBB34_3 .LBB34_26: movl $9911, %edi # imm = 0x26B7 jmp .LBB34_3 .LBB34_31: movl $9943, %edi # imm = 0x26D7 jmp .LBB34_3 .LBB34_53: movl $9923, %edi # imm = 0x26C3 jmp .LBB34_3 .LBB34_16: movl $9909, %edi # imm = 0x26B5 jmp .LBB34_3 .LBB34_8: movl $9947, %edi # imm = 0x26DB jmp .LBB34_3 .LBB34_12: movl $9950, %edi # imm = 0x26DE jmp .LBB34_3 .LBB34_14: movl $9907, %edi # imm = 0x26B3 jmp .LBB34_3 .LBB34_44: movl $9920, %edi # imm = 0x26C0 jmp .LBB34_3 .LBB34_69: movl $9976, %edi # imm = 0x26F8 jmp .LBB34_3 .LBB34_9: movl $9948, %edi # imm = 0x26DC jmp .LBB34_3 .LBB34_78: movl $9939, %edi # imm = 0x26D3 jmp .LBB34_3 .LBB34_35: movl $9913, %edi # imm = 0x26B9 jmp .LBB34_3 .LBB34_23: movl $9956, %edi # imm = 0x26E4 jmp .LBB34_3 .LBB34_55: movl $9925, %edi # imm = 0x26C5 jmp .LBB34_3 .LBB34_63: movl $9931, %edi # imm = 0x26CB jmp .LBB34_3 .LBB34_27: movl $9912, %edi # imm = 0x26B8 jmp .LBB34_3 .LBB34_72: movl $9935, %edi # imm = 0x26CF jmp .LBB34_3 .LBB34_37: movl $9915, %edi # imm = 0x26BB jmp .LBB34_3 .LBB34_38: movl $9916, %edi # imm = 0x26BC jmp .LBB34_3 .LBB34_24: movl $9957, %edi # imm = 0x26E5 jmp .LBB34_3 .LBB34_70: movl $9944, %edi # imm = 0x26D8 jmp .LBB34_3 .LBB34_41: movl $9918, %edi # imm = 0x26BE jmp .LBB34_3 .LBB34_42: movl $9964, %edi # imm = 0x26EC jmp .LBB34_3 .LBB34_46: movl $9965, %edi # imm = 0x26ED jmp .LBB34_3 .LBB34_32: movl $9960, %edi # imm = 0x26E8 jmp .LBB34_3 .LBB34_64: movl $9973, %edi # imm = 0x26F5 jmp .LBB34_3 .LBB34_30: movl $9959, %edi # imm = 0x26E7 jmp .LBB34_3 .LBB34_49: movl $9967, %edi # imm = 0x26EF jmp .LBB34_3 .LBB34_21: movl $9954, %edi # imm = 0x26E2 jmp .LBB34_3 .LBB34_73: movl $9936, %edi # imm = 0x26D0 jmp .LBB34_3 .LBB34_51: movl $9969, %edi # imm = 0x26F1 jmp .LBB34_3 .LBB34_10: movl $9949, %edi # imm = 0x26DD jmp .LBB34_3 .LBB34_34: movl $9962, %edi # imm = 0x26EA jmp .LBB34_3 .LBB34_52: movl $9970, %edi # imm = 0x26F2 jmp .LBB34_3 .LBB34_20: movl $9953, %edi # imm = 0x26E1 jmp .LBB34_3 .LBB34_40: movl $9963, %edi # imm = 0x26EB jmp .LBB34_3 .LBB34_60: movl $9972, %edi # imm = 0x26F4 jmp .LBB34_3 .LBB34_76: movl $9978, %edi # imm = 0x26FA .LBB34_3: callq _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE movl %eax, %ebx .LBB34_82: movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB34_81: .cfi_def_cfa_offset 16 callq _ZN6thrust6system15system_categoryEv movq %rax, %rdx jmp .LBB34_82 .Lfunc_end34: .size _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi, .Lfunc_end34-_ZNK6thrust6system6detail21system_error_category23default_error_conditionEi .cfi_endproc .section .rodata._ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,"aG",@progbits,_ZNK6thrust6system6detail21system_error_category23default_error_conditionEi,comdat .p2align 3, 0x0 .LJTI34_0: .quad .LBB34_2 .quad .LBB34_4 .quad .LBB34_5 .quad .LBB34_6 .quad .LBB34_11 .quad .LBB34_13 .quad .LBB34_14 .quad .LBB34_15 .quad .LBB34_16 .quad .LBB34_18 .quad .LBB34_26 .quad .LBB34_27 .quad .LBB34_35 .quad .LBB34_36 .quad .LBB34_37 .quad .LBB34_38 .quad .LBB34_39 .quad .LBB34_41 .quad .LBB34_43 .quad .LBB34_44 .quad .LBB34_45 .quad .LBB34_47 .quad .LBB34_53 .quad .LBB34_54 .quad .LBB34_55 .quad .LBB34_57 .quad .LBB34_58 .quad .LBB34_59 .quad .LBB34_61 .quad .LBB34_62 .quad .LBB34_63 .quad .LBB34_65 .quad .LBB34_66 .quad .LBB34_71 .quad .LBB34_72 .quad .LBB34_73 .quad .LBB34_81 .quad .LBB34_74 .quad .LBB34_78 .quad .LBB34_79 .quad .LBB34_80 .quad .LBB34_25 .quad .LBB34_31 .quad .LBB34_70 .quad .LBB34_28 .quad .LBB34_7 .quad .LBB34_8 .quad .LBB34_9 .quad .LBB34_10 .quad .LBB34_12 .quad .LBB34_17 .quad .LBB34_19 .quad .LBB34_20 .quad .LBB34_21 .quad .LBB34_22 .quad .LBB34_23 .quad .LBB34_24 .quad .LBB34_29 .quad .LBB34_30 .quad .LBB34_32 .quad .LBB34_33 .quad .LBB34_34 .quad .LBB34_40 .quad .LBB34_42 .quad .LBB34_46 .quad .LBB34_48 .quad .LBB34_49 .quad .LBB34_50 .quad .LBB34_51 .quad .LBB34_52 .quad .LBB34_56 .quad .LBB34_60 .quad .LBB34_64 .quad .LBB34_67 .quad .LBB34_68 .quad .LBB34_69 .quad .LBB34_75 .quad .LBB34_76 .quad .LBB34_77 # -- End function .section .text._ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei,comdat .weak _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei # -- Begin function _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei .p2align 1, 0x90 .type _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei,@function _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei: # @_ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 pushq %rax .cfi_def_cfa_offset 32 .cfi_offset %rbx, -24 .cfi_offset %rbp, -16 movl %edx, %ebp movq %rdi, %rbx movb _ZGVZN6thrust6system16generic_categoryEvE6result(%rip), %al testb %al, %al je .LBB35_1 .LBB35_3: # %_ZN6thrust6system16generic_categoryEv.exit movq _ZZN6thrust6system16generic_categoryEvE6result(%rip), %rax movl $_ZZN6thrust6system16generic_categoryEvE6result, %esi movq %rbx, %rdi movl %ebp, %edx callq *48(%rax) movq %rbx, %rax addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB35_1: .cfi_def_cfa_offset 32 movl $_ZGVZN6thrust6system16generic_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB35_3 # %bb.2: movq $_ZTVN6thrust6system6detail22generic_error_categoryE+16, _ZZN6thrust6system16generic_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system16generic_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system16generic_categoryEvE6result, %edi callq __cxa_guard_release jmp .LBB35_3 .Lfunc_end35: .size _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei, .Lfunc_end35-_ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei .cfi_endproc # -- End function .section .text._ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE,"axG",@progbits,_ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE,comdat .weak _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE # -- Begin function _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE .type _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE,@function _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE: # @_ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movl %edi, %ebx movb _ZGVZN6thrust6system16generic_categoryEvE6result(%rip), %al testb %al, %al je .LBB36_1 .LBB36_3: # %_ZN6thrust6system16generic_categoryEv.exit movl $_ZZN6thrust6system16generic_categoryEvE6result, %edx movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB36_1: .cfi_def_cfa_offset 16 movl $_ZGVZN6thrust6system16generic_categoryEvE6result, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB36_3 # %bb.2: movq $_ZTVN6thrust6system6detail22generic_error_categoryE+16, _ZZN6thrust6system16generic_categoryEvE6result(%rip) movl $_ZN6thrust6system14error_categoryD2Ev, %edi movl $_ZZN6thrust6system16generic_categoryEvE6result, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZN6thrust6system16generic_categoryEvE6result, %edi callq __cxa_guard_release jmp .LBB36_3 .Lfunc_end36: .size _ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE, .Lfunc_end36-_ZN6thrust6system20make_error_conditionENS0_4errc6errc_tE .cfi_endproc # -- End function .section .text._ZN6thrust6system6detail22generic_error_categoryD0Ev,"axG",@progbits,_ZN6thrust6system6detail22generic_error_categoryD0Ev,comdat .weak _ZN6thrust6system6detail22generic_error_categoryD0Ev # -- Begin function _ZN6thrust6system6detail22generic_error_categoryD0Ev .p2align 1, 0x90 .type _ZN6thrust6system6detail22generic_error_categoryD0Ev,@function _ZN6thrust6system6detail22generic_error_categoryD0Ev: # @_ZN6thrust6system6detail22generic_error_categoryD0Ev .cfi_startproc # %bb.0: jmp _ZdlPv # TAILCALL .Lfunc_end37: .size _ZN6thrust6system6detail22generic_error_categoryD0Ev, .Lfunc_end37-_ZN6thrust6system6detail22generic_error_categoryD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail22generic_error_category4nameEv,"axG",@progbits,_ZNK6thrust6system6detail22generic_error_category4nameEv,comdat .weak _ZNK6thrust6system6detail22generic_error_category4nameEv # -- Begin function _ZNK6thrust6system6detail22generic_error_category4nameEv .p2align 1, 0x90 .type _ZNK6thrust6system6detail22generic_error_category4nameEv,@function _ZNK6thrust6system6detail22generic_error_category4nameEv: # @_ZNK6thrust6system6detail22generic_error_category4nameEv .cfi_startproc # %bb.0: movl $.L.str.5, %eax retq .Lfunc_end38: .size _ZNK6thrust6system6detail22generic_error_category4nameEv, .Lfunc_end38-_ZNK6thrust6system6detail22generic_error_category4nameEv .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,"axG",@progbits,_ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,comdat .weak _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei # -- Begin function _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei .p2align 1, 0x90 .type _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,@function _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei: # @_ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei .Lfunc_begin6: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception6 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movl %edx, %ebp movq %rdi, %rbx movb _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11(%rip), %al testb %al, %al je .LBB39_1 .LBB39_4: movl %ebp, %edi callq strerror movq %rax, %r14 leaq 16(%rbx), %rax movq %rax, (%rbx) testq %r14, %r14 je .LBB39_6 # %bb.5: movq %r14, %rdi callq strlen movq %r14, %rdx addq %rax, %rdx movq %rbx, %rdi movq %r14, %rsi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag jmp .LBB39_7 .LBB39_6: movq _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11(%rip), %rsi movq _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11+8(%rip), %rdx addq %rsi, %rdx movq %rbx, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag .LBB39_7: movq %rbx, %rax popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB39_1: .cfi_def_cfa_offset 32 movl $_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %edi callq __cxa_guard_acquire testl %eax, %eax je .LBB39_4 # %bb.2: movq $_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11+16, _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11(%rip) .Ltmp76: movl $_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %edi movl $.L.str.6, %esi movl $.L.str.6+13, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp77: # %bb.3: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit movl $_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev, %edi movl $_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %esi movl $__dso_handle, %edx callq __cxa_atexit movl $_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %edi callq __cxa_guard_release jmp .LBB39_4 .LBB39_8: # %.critedge17 .Ltmp78: movq %rax, %rbx movl $_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, %edi callq __cxa_guard_abort movq %rbx, %rdi callq _Unwind_Resume@PLT .Lfunc_end39: .size _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei, .Lfunc_end39-_ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei .cfi_endproc .section .gcc_except_table._ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,"aG",@progbits,_ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei,comdat .p2align 2, 0x0 GCC_except_table39: .Lexception6: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end6-.Lcst_begin6 .Lcst_begin6: .uleb128 .Lfunc_begin6-.Lfunc_begin6 # >> Call Site 1 << .uleb128 .Ltmp76-.Lfunc_begin6 # Call between .Lfunc_begin6 and .Ltmp76 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp76-.Lfunc_begin6 # >> Call Site 2 << .uleb128 .Ltmp77-.Ltmp76 # Call between .Ltmp76 and .Ltmp77 .uleb128 .Ltmp78-.Lfunc_begin6 # jumps to .Ltmp78 .byte 0 # On action: cleanup .uleb128 .Ltmp77-.Lfunc_begin6 # >> Call Site 3 << .uleb128 .Lfunc_end39-.Ltmp77 # Call between .Ltmp77 and .Lfunc_end39 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end6: .p2align 2, 0x0 # -- End function .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag,comdat .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag # -- Begin function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag .p2align 1, 0x90 .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag,@function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag: # @_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rdx, %r14 movq %rsi, %r15 movq %rdi, %rbx subq %rsi, %r14 movq %r14, (%rsp) cmpq $15, %r14 jbe .LBB40_1 # %bb.2: movq %rsp, %r12 movq %rbx, %rdi movq %r12, %rsi xorl %edx, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm movq %rax, (%rbx) movq (%r12), %rcx movq %rcx, 16(%rbx) jmp .LBB40_3 .LBB40_1: # %._crit_edge movq (%rbx), %rax .LBB40_3: testq %r14, %r14 je .LBB40_7 # %bb.4: cmpq $1, %r14 jne .LBB40_6 # %bb.5: movb (%r15), %cl movb %cl, (%rax) jmp .LBB40_7 .LBB40_6: movq %rax, %rdi movq %r15, %rsi movq %r14, %rdx callq memcpy@PLT .LBB40_7: # %_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tagEN6_GuardD2Ev.exit movq (%rsp), %rax movq %rax, 8(%rbx) movq (%rbx), %rcx movb $0, (%rcx,%rax) addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end40: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag, .Lfunc_end40-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag .cfi_endproc # -- End function .section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag,"axG",@progbits,_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag,comdat .weak _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag # -- Begin function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .p2align 1, 0x90 .type _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag,@function _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag: # @_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rdx, %r14 movq %rsi, %r15 movq %rdi, %rbx subq %rsi, %r14 movq %r14, (%rsp) cmpq $15, %r14 jbe .LBB41_1 # %bb.2: movq %rsp, %r12 movq %rbx, %rdi movq %r12, %rsi xorl %edx, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm movq %rax, (%rbx) movq (%r12), %rcx movq %rcx, 16(%rbx) jmp .LBB41_3 .LBB41_1: # %._crit_edge movq (%rbx), %rax .LBB41_3: testq %r14, %r14 je .LBB41_7 # %bb.4: cmpq $1, %r14 jne .LBB41_6 # %bb.5: movb (%r15), %cl movb %cl, (%rax) jmp .LBB41_7 .LBB41_6: movq %rax, %rdi movq %r15, %rsi movq %r14, %rdx callq memcpy@PLT .LBB41_7: # %_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tagEN6_GuardD2Ev.exit movq (%rsp), %rax movq %rax, 8(%rbx) movq (%rbx), %rcx movb $0, (%rcx,%rax) addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end41: .size _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag, .Lfunc_end41-_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .cfi_endproc # -- End function .section .text._ZN6thrust6system6detail9bad_allocD0Ev,"axG",@progbits,_ZN6thrust6system6detail9bad_allocD0Ev,comdat .weak _ZN6thrust6system6detail9bad_allocD0Ev # -- Begin function _ZN6thrust6system6detail9bad_allocD0Ev .p2align 1, 0x90 .type _ZN6thrust6system6detail9bad_allocD0Ev,@function _ZN6thrust6system6detail9bad_allocD0Ev: # @_ZN6thrust6system6detail9bad_allocD0Ev .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq $_ZTVN6thrust6system6detail9bad_allocE+16, (%rdi) movq 8(%rdi), %rdi leaq 24(%rbx), %rax cmpq %rax, %rdi je .LBB42_2 # %bb.1: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i.i callq _ZdlPv .LBB42_2: # %_ZN6thrust6system6detail9bad_allocD2Ev.exit movq %rbx, %rdi callq _ZNSt9bad_allocD2Ev movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZdlPv # TAILCALL .Lfunc_end42: .size _ZN6thrust6system6detail9bad_allocD0Ev, .Lfunc_end42-_ZN6thrust6system6detail9bad_allocD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system6detail9bad_alloc4whatEv,"axG",@progbits,_ZNK6thrust6system6detail9bad_alloc4whatEv,comdat .weak _ZNK6thrust6system6detail9bad_alloc4whatEv # -- Begin function _ZNK6thrust6system6detail9bad_alloc4whatEv .p2align 1, 0x90 .type _ZNK6thrust6system6detail9bad_alloc4whatEv,@function _ZNK6thrust6system6detail9bad_alloc4whatEv: # @_ZNK6thrust6system6detail9bad_alloc4whatEv .cfi_startproc # %bb.0: movq 8(%rdi), %rax retq .Lfunc_end43: .size _ZNK6thrust6system6detail9bad_alloc4whatEv, .Lfunc_end43-_ZNK6thrust6system6detail9bad_alloc4whatEv .cfi_endproc # -- End function .section .text._ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc,"axG",@progbits,_ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc,comdat .weak _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc # -- Begin function _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .p2align 1, 0x90 .type _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc,@function _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc: # @_ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movq %rdx, %rbx movl %esi, %ebp movq %rdi, %r14 movq %rcx, %rsi callq _ZNSt13runtime_errorC2EPKc movq $_ZTVN6thrust6system12system_errorE+16, (%r14) movl %ebp, 16(%r14) movq %rbx, 24(%r14) leaq 48(%r14), %rax movq %rax, 32(%r14) movq $0, 40(%r14) movb $0, 48(%r14) popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end44: .size _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc, .Lfunc_end44-_ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .cfi_endproc # -- End function .section .text._ZN6thrust6system12system_errorD2Ev,"axG",@progbits,_ZN6thrust6system12system_errorD2Ev,comdat .weak _ZN6thrust6system12system_errorD2Ev # -- Begin function _ZN6thrust6system12system_errorD2Ev .p2align 1, 0x90 .type _ZN6thrust6system12system_errorD2Ev,@function _ZN6thrust6system12system_errorD2Ev: # @_ZN6thrust6system12system_errorD2Ev .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq $_ZTVN6thrust6system12system_errorE+16, (%rdi) movq 32(%rdi), %rdi leaq 48(%rbx), %rax cmpq %rax, %rdi je .LBB45_2 # %bb.1: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB45_2: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZNSt13runtime_errorD2Ev # TAILCALL .Lfunc_end45: .size _ZN6thrust6system12system_errorD2Ev, .Lfunc_end45-_ZN6thrust6system12system_errorD2Ev .cfi_endproc # -- End function .section .text._ZN6thrust6system12system_errorD0Ev,"axG",@progbits,_ZN6thrust6system12system_errorD0Ev,comdat .weak _ZN6thrust6system12system_errorD0Ev # -- Begin function _ZN6thrust6system12system_errorD0Ev .p2align 1, 0x90 .type _ZN6thrust6system12system_errorD0Ev,@function _ZN6thrust6system12system_errorD0Ev: # @_ZN6thrust6system12system_errorD0Ev .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq $_ZTVN6thrust6system12system_errorE+16, (%rdi) movq 32(%rdi), %rdi leaq 48(%rbx), %rax cmpq %rax, %rdi je .LBB46_2 # %bb.1: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i.i callq _ZdlPv .LBB46_2: # %_ZN6thrust6system12system_errorD2Ev.exit movq %rbx, %rdi callq _ZNSt13runtime_errorD2Ev movq %rbx, %rdi popq %rbx .cfi_def_cfa_offset 8 jmp _ZdlPv # TAILCALL .Lfunc_end46: .size _ZN6thrust6system12system_errorD0Ev, .Lfunc_end46-_ZN6thrust6system12system_errorD0Ev .cfi_endproc # -- End function .section .text._ZNK6thrust6system12system_error4whatEv,"axG",@progbits,_ZNK6thrust6system12system_error4whatEv,comdat .weak _ZNK6thrust6system12system_error4whatEv # -- Begin function _ZNK6thrust6system12system_error4whatEv .p2align 1, 0x90 .type _ZNK6thrust6system12system_error4whatEv,@function _ZNK6thrust6system12system_error4whatEv: # @_ZNK6thrust6system12system_error4whatEv .Lfunc_begin7: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception7 # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $40, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 32(%rdi), %r14 cmpq $0, 40(%rdi) je .LBB47_3 .LBB47_1: movq (%r14), %rbx .LBB47_2: movq %rbx, %rax addq $40, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB47_3: .cfi_def_cfa_offset 80 movq %rdi, %rbx callq _ZNKSt13runtime_error4whatEv movq %rax, %r15 movq 40(%rbx), %r12 movq %rax, %rdi callq strlen .Ltmp79: movq %r14, %rdi xorl %esi, %esi movq %r12, %rdx movq %r15, %rcx movq %rax, %r8 callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm .Ltmp80: # %bb.4: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc.exit movl 16(%rbx), %edx testl %edx, %edx je .LBB47_1 # %bb.5: cmpq $0, 40(%rbx) je .LBB47_8 # %bb.6: .Ltmp81: movl $.L.str.9, %esi movq %r14, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc .Ltmp82: # %bb.7: # %._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc.exit_crit_edge movl 16(%rbx), %edx .LBB47_8: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc.exit movq 24(%rbx), %rsi movq (%rsi), %rax .Ltmp84: leaq 8(%rsp), %rdi callq *48(%rax) .Ltmp85: # %bb.9: # %_ZNK6thrust6system10error_code7messageB5cxx11Ev.exit movq 8(%rsp), %rsi movq 16(%rsp), %rdx .Ltmp87: movq %r14, %rdi callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm .Ltmp88: # %bb.10: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_.exit leaq 24(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB47_1 # %bb.11: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv jmp .LBB47_1 .LBB47_12: .Ltmp89: movq %rax, %r14 leaq 24(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB47_17 # %bb.13: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i4 callq _ZdlPv jmp .LBB47_17 .LBB47_14: .Ltmp86: jmp .LBB47_16 .LBB47_15: .Ltmp83: .LBB47_16: movq %rax, %r14 .LBB47_17: movq %r14, %rdi callq __cxa_begin_catch movq %rbx, %rdi callq _ZNKSt13runtime_error4whatEv movq %rax, %rbx .Ltmp90: callq __cxa_end_catch .Ltmp91: jmp .LBB47_2 .LBB47_18: .Ltmp92: movq %rax, %rdi callq __clang_call_terminate .Lfunc_end47: .size _ZNK6thrust6system12system_error4whatEv, .Lfunc_end47-_ZNK6thrust6system12system_error4whatEv .cfi_endproc .section .gcc_except_table._ZNK6thrust6system12system_error4whatEv,"aG",@progbits,_ZNK6thrust6system12system_error4whatEv,comdat .p2align 2, 0x0 GCC_except_table47: .Lexception7: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase2-.Lttbaseref2 .Lttbaseref2: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end7-.Lcst_begin7 .Lcst_begin7: .uleb128 .Ltmp79-.Lfunc_begin7 # >> Call Site 1 << .uleb128 .Ltmp82-.Ltmp79 # Call between .Ltmp79 and .Ltmp82 .uleb128 .Ltmp83-.Lfunc_begin7 # jumps to .Ltmp83 .byte 1 # On action: 1 .uleb128 .Ltmp84-.Lfunc_begin7 # >> Call Site 2 << .uleb128 .Ltmp85-.Ltmp84 # Call between .Ltmp84 and .Ltmp85 .uleb128 .Ltmp86-.Lfunc_begin7 # jumps to .Ltmp86 .byte 1 # On action: 1 .uleb128 .Ltmp87-.Lfunc_begin7 # >> Call Site 3 << .uleb128 .Ltmp88-.Ltmp87 # Call between .Ltmp87 and .Ltmp88 .uleb128 .Ltmp89-.Lfunc_begin7 # jumps to .Ltmp89 .byte 1 # On action: 1 .uleb128 .Ltmp88-.Lfunc_begin7 # >> Call Site 4 << .uleb128 .Ltmp90-.Ltmp88 # Call between .Ltmp88 and .Ltmp90 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp90-.Lfunc_begin7 # >> Call Site 5 << .uleb128 .Ltmp91-.Ltmp90 # Call between .Ltmp90 and .Ltmp91 .uleb128 .Ltmp92-.Lfunc_begin7 # jumps to .Ltmp92 .byte 1 # On action: 1 .Lcst_end7: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase2: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEE17allocate_and_copyINS0_15normal_iteratorIPKdEEEEvmT_SA_RNS0_18contiguous_storageIdS3_EE,"axG",@progbits,_ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEE17allocate_and_copyINS0_15normal_iteratorIPKdEEEEvmT_SA_RNS0_18contiguous_storageIdS3_EE,comdat .weak _ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEE17allocate_and_copyINS0_15normal_iteratorIPKdEEEEvmT_SA_RNS0_18contiguous_storageIdS3_EE # -- Begin function _ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEE17allocate_and_copyINS0_15normal_iteratorIPKdEEEEvmT_SA_RNS0_18contiguous_storageIdS3_EE .p2align 1, 0x90 .type _ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEE17allocate_and_copyINS0_15normal_iteratorIPKdEEEEvmT_SA_RNS0_18contiguous_storageIdS3_EE,@function _ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEE17allocate_and_copyINS0_15normal_iteratorIPKdEEEEvmT_SA_RNS0_18contiguous_storageIdS3_EE: # @_ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEE17allocate_and_copyINS0_15normal_iteratorIPKdEEEEvmT_SA_RNS0_18contiguous_storageIdS3_EE .Lfunc_begin8: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception8 # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %r8, %rbx testq %rsi, %rsi je .LBB48_9 # %bb.1: # %_ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEE8allocateEm.exit movq %rcx, %r15 movq %rdx, %r14 movq 16(%rdi), %r12 addq %r12, %r12 cmpq %r12, %rsi cmovaq %rsi, %r12 movq (%rbx), %rax leaq (,%r12,8), %rsi movq 8(%rax), %rdi movl $8, %edx callq _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm movq %rax, 8(%rbx) movq %r12, 16(%rbx) movq %r14, %rcx subq %r15, %rcx sarq $3, %rcx negq %rcx .Ltmp93: leaq 6(%rsp), %rdi leaq 7(%rsp), %rsi movq %r14, %rdx movq %rax, %r8 callq _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKdEEmNS_10device_ptrIdEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE .Ltmp94: # %bb.2: addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB48_9: .cfi_def_cfa_offset 48 movq %rbx, %rdi addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 jmp _ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEE10deallocateEv # TAILCALL .LBB48_3: .cfi_def_cfa_offset 48 .Ltmp95: movq %rax, %rdi callq __cxa_begin_catch .Ltmp96: movq %rbx, %rdi callq _ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEE10deallocateEv .Ltmp97: # %bb.4: .Ltmp98: callq __cxa_rethrow .Ltmp99: # %bb.8: .LBB48_5: .Ltmp100: movq %rax, %rbx .Ltmp101: callq __cxa_end_catch .Ltmp102: # %bb.6: movq %rbx, %rdi callq _Unwind_Resume@PLT .LBB48_7: .Ltmp103: movq %rax, %rdi callq __clang_call_terminate .Lfunc_end48: .size _ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEE17allocate_and_copyINS0_15normal_iteratorIPKdEEEEvmT_SA_RNS0_18contiguous_storageIdS3_EE, .Lfunc_end48-_ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEE17allocate_and_copyINS0_15normal_iteratorIPKdEEEEvmT_SA_RNS0_18contiguous_storageIdS3_EE .cfi_endproc .section .gcc_except_table._ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEE17allocate_and_copyINS0_15normal_iteratorIPKdEEEEvmT_SA_RNS0_18contiguous_storageIdS3_EE,"aG",@progbits,_ZN6thrust6detail11vector_baseIdNS_16device_allocatorIdEEE17allocate_and_copyINS0_15normal_iteratorIPKdEEEEvmT_SA_RNS0_18contiguous_storageIdS3_EE,comdat .p2align 2, 0x0 GCC_except_table48: .Lexception8: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase3-.Lttbaseref3 .Lttbaseref3: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end8-.Lcst_begin8 .Lcst_begin8: .uleb128 .Lfunc_begin8-.Lfunc_begin8 # >> Call Site 1 << .uleb128 .Ltmp93-.Lfunc_begin8 # Call between .Lfunc_begin8 and .Ltmp93 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp93-.Lfunc_begin8 # >> Call Site 2 << .uleb128 .Ltmp94-.Ltmp93 # Call between .Ltmp93 and .Ltmp94 .uleb128 .Ltmp95-.Lfunc_begin8 # jumps to .Ltmp95 .byte 1 # On action: 1 .uleb128 .Ltmp94-.Lfunc_begin8 # >> Call Site 3 << .uleb128 .Ltmp96-.Ltmp94 # Call between .Ltmp94 and .Ltmp96 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp96-.Lfunc_begin8 # >> Call Site 4 << .uleb128 .Ltmp99-.Ltmp96 # Call between .Ltmp96 and .Ltmp99 .uleb128 .Ltmp100-.Lfunc_begin8 # jumps to .Ltmp100 .byte 0 # On action: cleanup .uleb128 .Ltmp101-.Lfunc_begin8 # >> Call Site 5 << .uleb128 .Ltmp102-.Ltmp101 # Call between .Ltmp101 and .Ltmp102 .uleb128 .Ltmp103-.Lfunc_begin8 # jumps to .Ltmp103 .byte 1 # On action: 1 .uleb128 .Ltmp102-.Lfunc_begin8 # >> Call Site 6 << .uleb128 .Lfunc_end48-.Ltmp102 # Call between .Ltmp102 and .Lfunc_end48 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end8: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase3: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEE10deallocateEv,"axG",@progbits,_ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEE10deallocateEv,comdat .weak _ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEE10deallocateEv # -- Begin function _ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEE10deallocateEv .p2align 1, 0x90 .type _ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEE10deallocateEv,@function _ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEE10deallocateEv: # @_ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEE10deallocateEv .cfi_startproc # %bb.0: movq 16(%rdi), %rdx testq %rdx, %rdx je .LBB49_2 # %bb.1: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq %rdi, %rbx movq (%rdi), %rax movq 8(%rdi), %rsi shlq $3, %rdx movq 8(%rax), %rdi movl $8, %ecx callq _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm xorps %xmm0, %xmm0 movups %xmm0, 8(%rbx) popq %rbx .cfi_def_cfa_offset 8 .LBB49_2: retq .Lfunc_end49: .size _ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEE10deallocateEv, .Lfunc_end49-_ZN6thrust6detail18contiguous_storageIdNS_16device_allocatorIdEEE10deallocateEv .cfi_endproc # -- End function .section .text._ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKdEEmNS_10device_ptrIdEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE,"axG",@progbits,_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKdEEmNS_10device_ptrIdEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE,comdat .weak _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKdEEmNS_10device_ptrIdEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE # -- Begin function _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKdEEmNS_10device_ptrIdEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE .type _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKdEEmNS_10device_ptrIdEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE,@function _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKdEEmNS_10device_ptrIdEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE: # @_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKdEEmNS_10device_ptrIdEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE .Lfunc_begin9: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception9 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movq %r8, %rbx movq %rcx, %r14 testq %rcx, %rcx je .LBB50_6 # %bb.1: # %_ZN6thrust11hip_rocprim22trivial_copy_to_deviceIdEE10hipError_tPT_PKS3_mP12ihipStream_t.exit.i leaq (,%r14,8), %rax movq %rbx, %rdi movq %rdx, %rsi movq %rax, %rdx movl $1, %ecx xorl %r8d, %r8d callq hipMemcpyWithStream movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB50_2 .LBB50_6: # %_ZN6thrust11hip_rocprim6__copy19trivial_device_copyINS_6system3cpp6detail3tagENS0_3tagEdmEEvRNS5_16execution_policyIT_EERNS0_16execution_policyIT0_EEPT1_PKSG_T2_.exit leaq (%rbx,%r14,8), %rax popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB50_2: .cfi_def_cfa_offset 32 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp104: callq _ZN6thrust6system12hip_categoryEv .Ltmp105: # %bb.3: .Ltmp106: movl $.L.str.14, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp107: # %bb.4: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB50_5: .Ltmp108: movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end50: .size _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKdEEmNS_10device_ptrIdEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE, .Lfunc_end50-_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKdEEmNS_10device_ptrIdEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE .cfi_endproc .section .gcc_except_table._ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKdEEmNS_10device_ptrIdEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE,"aG",@progbits,_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS_6system3cpp6detail3tagENS0_3tagENS_6detail15normal_iteratorIPKdEEmNS_10device_ptrIdEEEET3_RNS_16execution_policyIT_EERNSG_IT0_EET1_T2_SF_NS8_17integral_constantIbLb1EEE,comdat .p2align 2, 0x0 GCC_except_table50: .Lexception9: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end9-.Lcst_begin9 .Lcst_begin9: .uleb128 .Lfunc_begin9-.Lfunc_begin9 # >> Call Site 1 << .uleb128 .Ltmp104-.Lfunc_begin9 # Call between .Lfunc_begin9 and .Ltmp104 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp104-.Lfunc_begin9 # >> Call Site 2 << .uleb128 .Ltmp107-.Ltmp104 # Call between .Ltmp104 and .Ltmp107 .uleb128 .Ltmp108-.Lfunc_begin9 # jumps to .Ltmp108 .byte 0 # On action: cleanup .uleb128 .Ltmp107-.Lfunc_begin9 # >> Call Site 3 << .uleb128 .Lfunc_end50-.Ltmp107 # Call between .Ltmp107 and .Lfunc_end50 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end9: .p2align 2, 0x0 # -- End function .section .text._ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_4plusIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_,"axG",@progbits,_ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_4plusIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_,comdat .weak _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_4plusIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ # -- Begin function _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_4plusIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ .p2align 1, 0x90 .type _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_4plusIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_,@function _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_4plusIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_: # @_ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_4plusIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ .Lfunc_begin10: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception10 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $56, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %ecx, %ebp testq %rdx, %rdx je .LBB51_18 # %bb.1: movq %rdx, %r14 movq %rsi, %rcx movq %rdi, %r13 xorl %eax, %eax leaq 8(%rsp), %rsi movq %rax, (%rsi) .cfi_escape 0x2e, 0x10 xorl %edi, %edi movq %rcx, 24(%rsp) # 8-byte Spill movq %rcx, %rdx xorl %ecx, %ecx movl %ebp, %r8d movq %r14, %r9 pushq $0 .cfi_adjust_cfa_offset 8 pushq %rax .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 movl %eax, %r12d .cfi_escape 0x2e, 0x00 callq hipGetLastError testl %r12d, %r12d jne .LBB51_2 # %bb.7: # %.noexc.i movq 8(%rsp), %rax xorl %ecx, %ecx testb $3, %al setne %cl leaq (%rax,%rcx,4), %r12 andq $-4, %r12 leaq 4(%r12), %rax cmpq $5, %rax movl $4, %ebx cmovaeq %rax, %rbx .cfi_escape 0x2e, 0x00 callq hipGetLastError leaq 32(%rsp), %r15 movq %r13, 16(%rsp) # 8-byte Spill movq %r13, (%r15) xorps %xmm0, %xmm0 movups %xmm0, 8(%r15) .cfi_escape 0x2e, 0x00 movq %r15, %rdi movq %rbx, %rsi callq _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm movq %rax, %r13 movq %rax, 8(%r15) movq %rbx, 16(%r15) .Ltmp114: .cfi_escape 0x2e, 0x00 callq hipGetLastError .Ltmp115: # %bb.8: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_t.exit.i .Ltmp116: addq %r13, %r12 .cfi_escape 0x2e, 0x10 leaq 8(%rsp), %rsi movq %r13, %rdi movq 24(%rsp), %rdx # 8-byte Reload movq %r12, %rcx movl %ebp, %r8d movq %r14, %r9 pushq $0 .cfi_adjust_cfa_offset 8 pushq $0 .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 .Ltmp117: # %bb.9: # %_ZN7rocprim6reduceINS_14default_configEN6thrust6detail15normal_iteratorINS2_10device_ptrIdEEEEPiiNS2_4plusIdEEEE10hipError_tPvRmT0_T1_T2_mT3_P12ihipStream_tb.exit.i .Ltmp118: movl %eax, %ebp .cfi_escape 0x2e, 0x00 callq hipGetLastError .Ltmp119: # %bb.10: # %.noexc31.i testl %ebp, %ebp jne .LBB51_11 # %bb.16: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit35.i .Ltmp128: .cfi_escape 0x2e, 0x00 leaq 3(%rsp), %rsi leaq 4(%rsp), %r8 movl $1, %ecx movq 16(%rsp), %rdi # 8-byte Reload movq %r12, %rdx callq _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPimS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE .Ltmp129: # %bb.17: movl 4(%rsp), %ebp .cfi_escape 0x2e, 0x00 leaq 32(%rsp), %rdi callq _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev .LBB51_18: # %_ZN6thrust11hip_rocprim8__reduce6reduceINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_4plusIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SB_T3_.exit movl %ebp, %eax addq $56, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB51_2: .cfi_def_cfa_offset 112 .cfi_escape 0x2e, 0x00 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp109: .cfi_escape 0x2e, 0x00 callq _ZN6thrust6system12hip_categoryEv .Ltmp110: # %bb.3: .Ltmp111: .cfi_escape 0x2e, 0x00 movl $.L.str.15, %ecx movq %rbx, %rdi movl %r12d, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp112: # %bb.4: .cfi_escape 0x2e, 0x00 movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB51_11: .cfi_escape 0x2e, 0x00 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp120: .cfi_escape 0x2e, 0x00 callq _ZN6thrust6system12hip_categoryEv .Ltmp121: # %bb.12: .Ltmp122: movq %rax, %r14 .cfi_escape 0x2e, 0x00 movl $.L.str.16, %esi movq %rbx, %rdi callq _ZNSt13runtime_errorC2EPKc .Ltmp123: # %bb.13: movq $_ZTVN6thrust6system12system_errorE+16, (%rbx) movl %ebp, 16(%rbx) movq %r14, 24(%rbx) movq %rbx, %rax addq $48, %rax movq %rax, 32(%rbx) movq $0, 40(%rbx) movb $0, 48(%rbx) .Ltmp125: .cfi_escape 0x2e, 0x00 movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .Ltmp126: # %bb.14: # %.noexc32.i .LBB51_15: .Ltmp124: movq %rax, %r14 .cfi_escape 0x2e, 0x00 movq %rbx, %rdi callq __cxa_free_exception jmp .LBB51_22 .LBB51_5: .Ltmp113: movq %rax, %r14 .cfi_escape 0x2e, 0x00 movq %rbx, %rdi callq __cxa_free_exception jmp .LBB51_6 .LBB51_20: .Ltmp130: jmp .LBB51_21 .LBB51_19: .Ltmp127: .LBB51_21: # %.body.i movq %rax, %r14 .LBB51_22: # %.body.i .cfi_escape 0x2e, 0x00 leaq 32(%rsp), %rdi callq _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev .LBB51_6: # %common.resume.i .cfi_escape 0x2e, 0x00 movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end51: .size _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_4plusIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_, .Lfunc_end51-_ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_4plusIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ .cfi_endproc .section .gcc_except_table._ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_4plusIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_,"aG",@progbits,_ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_4plusIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_,comdat .p2align 2, 0x0 GCC_except_table51: .Lexception10: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end10-.Lcst_begin10 .Lcst_begin10: .uleb128 .Lfunc_begin10-.Lfunc_begin10 # >> Call Site 1 << .uleb128 .Ltmp114-.Lfunc_begin10 # Call between .Lfunc_begin10 and .Ltmp114 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp114-.Lfunc_begin10 # >> Call Site 2 << .uleb128 .Ltmp119-.Ltmp114 # Call between .Ltmp114 and .Ltmp119 .uleb128 .Ltmp127-.Lfunc_begin10 # jumps to .Ltmp127 .byte 0 # On action: cleanup .uleb128 .Ltmp128-.Lfunc_begin10 # >> Call Site 3 << .uleb128 .Ltmp129-.Ltmp128 # Call between .Ltmp128 and .Ltmp129 .uleb128 .Ltmp130-.Lfunc_begin10 # jumps to .Ltmp130 .byte 0 # On action: cleanup .uleb128 .Ltmp129-.Lfunc_begin10 # >> Call Site 4 << .uleb128 .Ltmp109-.Ltmp129 # Call between .Ltmp129 and .Ltmp109 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp109-.Lfunc_begin10 # >> Call Site 5 << .uleb128 .Ltmp112-.Ltmp109 # Call between .Ltmp109 and .Ltmp112 .uleb128 .Ltmp113-.Lfunc_begin10 # jumps to .Ltmp113 .byte 0 # On action: cleanup .uleb128 .Ltmp112-.Lfunc_begin10 # >> Call Site 6 << .uleb128 .Ltmp120-.Ltmp112 # Call between .Ltmp112 and .Ltmp120 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp120-.Lfunc_begin10 # >> Call Site 7 << .uleb128 .Ltmp123-.Ltmp120 # Call between .Ltmp120 and .Ltmp123 .uleb128 .Ltmp124-.Lfunc_begin10 # jumps to .Ltmp124 .byte 0 # On action: cleanup .uleb128 .Ltmp125-.Lfunc_begin10 # >> Call Site 8 << .uleb128 .Ltmp126-.Ltmp125 # Call between .Ltmp125 and .Ltmp126 .uleb128 .Ltmp127-.Lfunc_begin10 # jumps to .Ltmp127 .byte 0 # On action: cleanup .uleb128 .Ltmp126-.Lfunc_begin10 # >> Call Site 9 << .uleb128 .Lfunc_end51-.Ltmp126 # Call between .Ltmp126 and .Lfunc_end51 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end10: .p2align 2, 0x0 # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .LCPI52_0: .quad 0x41cdcd6500000000 # double 1.0E+9 .LCPI52_1: .quad 0x408f400000000000 # double 1000 .section .text._ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,"axG",@progbits,_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,comdat .weak _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .type _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,@function _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb: # @_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $1624, %rsp # imm = 0x658 .cfi_def_cfa_offset 1680 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %r9, %rbx movl %r8d, %r15d movq %rcx, %r13 movq %rdx, 48(%rsp) # 8-byte Spill movq %rsi, %rbp movq %rdi, %r12 movq 1680(%rsp), %r14 testq $-3, %r14 jne .LBB52_1 # %bb.3: # %_ZN7rocprim6detail22get_device_from_streamEP12ihipStream_tRi.exit.i leaq 40(%rsp), %rdi callq hipGetDevice testl %eax, %eax jne .LBB52_60 # %bb.4: # %thread-pre-split.i movl 40(%rsp), %esi jmp .LBB52_5 .LBB52_1: movq %r14, %rdi callq hipGetStreamDeviceId movl %eax, %esi movl %eax, 40(%rsp) testl %eax, %eax js .LBB52_2 .LBB52_5: # %_ZN7rocprim6detail22get_device_from_streamEP12ihipStream_tRi.exit.thread.i movl $999, %eax # imm = 0x3E7 cmpl $511, %esi # imm = 0x1FF ja .LBB52_60 # %bb.6: movq %rbx, 72(%rsp) # 8-byte Spill movl %esi, %ebx movl _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache(,%rbx,4), %edi testl %edi, %edi je .LBB52_8 # %bb.7: # %_ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE.exit.thread220 movq %r13, 32(%rsp) # 8-byte Spill movl %r15d, 4(%rsp) # 4-byte Spill .LBB52_10: callq _ZN7rocprim6detail20dispatch_target_archINS0_21wrapped_reduce_configINS_14default_configEdEEEEDaNS0_11target_archE movq %rdx, 8(%rsp) # 8-byte Spill movq %rax, %r13 shrq $32, %r13 movq %rax, 24(%rsp) # 8-byte Spill imull %eax, %r13d movq 72(%rsp), %r15 # 8-byte Reload leaq (%r15,%r13), %rax decq %rax xorl %ecx, %ecx xorl %edx, %edx divq %r13 movq %rcx, 152(%rsp) movq %rcx, 40(%rsp) movq %rcx, 64(%rsp) cmpq $2, %rax jb .LBB52_13 # %bb.11: movzbl 1688(%rsp), %r10d leaq 64(%rsp), %rsi xorl %edi, %edi xorl %edx, %edx movq 32(%rsp), %rcx # 8-byte Reload movl 4(%rsp), %r8d # 4-byte Reload movq %rax, %rbx movq %rax, %r9 pushq %r10 .cfi_adjust_cfa_offset 8 pushq %r14 .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 testl %eax, %eax jne .LBB52_60 # %bb.12: # %._crit_edge261 movq 64(%rsp), %rcx movq %rbx, %rax .LBB52_13: movq %rax, 16(%rsp) # 8-byte Spill leaq (,%rax,8), %rax xorl %edx, %edx cmpq %r15, %r13 cmovbq %rax, %rdx leaq 152(%rsp), %rax movq %rax, 104(%rsp) movq %rdx, 112(%rsp) movl $8, %eax movq %rax, 120(%rsp) leaq 40(%rsp), %rdx movq %rdx, 128(%rsp) movq %rcx, 136(%rsp) movq %rax, 144(%rsp) subq $48, %rsp .cfi_adjust_cfa_offset 48 movupd 152(%rsp), %xmm0 movups 168(%rsp), %xmm1 movups 184(%rsp), %xmm2 movups %xmm2, 32(%rsp) movups %xmm1, 16(%rsp) movupd %xmm0, (%rsp) movq %r12, %rdi movq %rbp, %rsi callq _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIdEENS4_IvEEEEEEE10hipError_tPvRmT_ addq $48, %rsp .cfi_adjust_cfa_offset -48 testq %r12, %r12 je .LBB52_60 # %bb.14: testl %eax, %eax jne .LBB52_60 # %bb.15: movq 8(%rsp), %rax # 8-byte Reload # kill: def $eax killed $eax killed $rax xorl %edx, %edx divl %r13d # kill: def $eax killed $eax def $rax cmpl $1, %eax adcl $0, %eax movq %rax, 56(%rsp) # 8-byte Spill cmpb $0, 1688(%rsp) je .LBB52_40 # %bb.16: movl $_ZSt4cout, %edi movl $.L.str.17, %esi movl $11, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl 24(%rsp), %r12d # 4-byte Reload movl $_ZSt4cout, %edi movq %r12, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 3(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) movq %r15, %rbx je .LBB52_18 # %bb.17: leaq 3(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB52_19 .LBB52_2: movl $400, %eax # imm = 0x190 jmp .LBB52_60 .LBB52_8: leaq 152(%rsp), %rdi callq hipGetDevicePropertiesR0600 testl %eax, %eax jne .LBB52_60 # %bb.9: # %_ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE.exit.thread225 movq %r13, 32(%rsp) # 8-byte Spill movl %r15d, 4(%rsp) # 4-byte Spill leaq 1312(%rsp), %r15 leaq 1568(%rsp), %rsi movq %r15, %rdi callq _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag subq %r15, %rax movq %r15, %rdi movq %rax, %rsi callq _ZN7rocprim6detail25get_target_arch_from_nameEPKcm movl %eax, %edi xchgl %eax, _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache(,%rbx,4) jmp .LBB52_10 .LBB52_40: # %.thread244 cmpq $1, 16(%rsp) # 8-byte Folded Reload movq %r15, %rbx ja .LBB52_29 # %bb.41: # %.thread244..thread245_crit_edge movl 24(%rsp), %r12d # 4-byte Reload xorl %eax, %eax jmp .LBB52_52 .LBB52_18: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB52_19: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit movl $_ZSt4cout, %edi movl $.L.str.18, %esi movl $17, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 16(%rsp), %rsi # 8-byte Reload callq _ZNSo9_M_insertImEERSoT_ movb $10, 3(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB52_21 # %bb.20: leaq 3(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB52_22 .LBB52_21: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB52_22: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit163 movl $_ZSt4cout, %edi movl $.L.str.19, %esi movl $23, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 56(%rsp), %rsi # 8-byte Reload callq _ZNSo9_M_insertImEERSoT_ movb $10, 3(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB52_24 # %bb.23: leaq 3(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB52_25 .LBB52_24: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB52_25: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit166 movl $_ZSt4cout, %edi movl $.L.str.20, %esi movl $16, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r13, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 3(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB52_27 # %bb.26: leaq 3(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB52_28 .LBB52_27: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB52_28: cmpq $1, 16(%rsp) # 8-byte Folded Reload jbe .LBB52_51 .LBB52_29: leaq -1(%rbx), %rcx movq 56(%rsp), %r15 # 8-byte Reload imulq %r13, %r15 leaq (%rcx,%r15), %rax xorl %edx, %edx movq %rdx, 8(%rsp) # 8-byte Spill xorl %edx, %edx divq %r15 movq %rax, 96(%rsp) # 8-byte Spill addq %r15, %rcx movb 1688(%rsp), %cl jb .LBB52_46 # %bb.30: # %.lr.ph leaq -1(%r13), %rax movq %rax, 88(%rsp) # 8-byte Spill movl 24(%rsp), %eax # 4-byte Reload btsq $32, %rax movq %rax, 24(%rsp) # 8-byte Spill xorl %ebx, %ebx xorl %r14d, %r14d xorl %eax, %eax movq %rax, 8(%rsp) # 8-byte Spill .LBB52_31: # =>This Inner Loop Header: Depth=1 movq 72(%rsp), %r12 # 8-byte Reload subq %r14, %r12 cmpq %r15, %r12 cmovaeq %r15, %r12 movq 88(%rsp), %rax # 8-byte Reload addq %r12, %rax xorl %edx, %edx divq %r13 movq %rax, %rbp testb %cl, %cl je .LBB52_33 # %bb.32: # in Loop: Header=BB52_31 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv movq %rax, 8(%rsp) # 8-byte Spill .LBB52_33: # in Loop: Header=BB52_31 Depth=1 movl %ebp, %edi movabsq $4294967296, %rax # imm = 0x100000000 orq %rax, %rdi movl $1, %esi movq 24(%rsp), %rdx # 8-byte Reload movl $1, %ecx xorl %r8d, %r8d movq 1680(%rsp), %r9 callq __hipPushCallConfiguration testl %eax, %eax jne .LBB52_35 # %bb.34: # in Loop: Header=BB52_31 Depth=1 movq 48(%rsp), %rax # 8-byte Reload leaq (%rax,%r14,8), %rdi movq %rbx, %rdx imulq 56(%rsp), %rdx # 8-byte Folded Reload shlq $3, %rdx addq 152(%rsp), %rdx movq %r12, %rsi movl 4(%rsp), %ecx # 4-byte Reload callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .LBB52_35: # in Loop: Header=BB52_31 Depth=1 callq hipGetLastError testl %eax, %eax movb 1688(%rsp), %cl jne .LBB52_42 # %bb.36: # in Loop: Header=BB52_31 Depth=1 testb %cl, %cl je .LBB52_42 # %bb.37: # in Loop: Header=BB52_31 Depth=1 movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r12, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 1680(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax jne .LBB52_60 # %bb.38: # in Loop: Header=BB52_31 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv subq 8(%rsp), %rax # 8-byte Folded Reload cvtsi2sd %rax, %xmm0 divsd .LCPI52_0(%rip), %xmm0 movsd %xmm0, 80(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.24, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 80(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI52_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %r12 movl $.L.str.25, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movb $10, 3(%rsp) movq (%r12), %rax movq -24(%rax), %rax cmpq $0, 16(%r12,%rax) je .LBB52_43 # %bb.39: # in Loop: Header=BB52_31 Depth=1 movl $1, %edx movq %r12, %rdi leaq 3(%rsp), %rsi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB52_44 .LBB52_42: # in Loop: Header=BB52_31 Depth=1 testl %eax, %eax je .LBB52_45 jmp .LBB52_60 .LBB52_43: # in Loop: Header=BB52_31 Depth=1 movq %r12, %rdi movl $10, %esi callq _ZNSo3putEc .LBB52_44: # in Loop: Header=BB52_31 Depth=1 movb 1688(%rsp), %cl .LBB52_45: # in Loop: Header=BB52_31 Depth=1 incq %rbx addq %r15, %r14 cmpq 96(%rsp), %rbx # 8-byte Folded Reload jb .LBB52_31 .LBB52_46: # %._crit_edge testb %cl, %cl je .LBB52_48 # %bb.47: callq _ZNSt6chrono3_V212system_clock3nowEv movb 1688(%rsp), %cl movq %rax, 8(%rsp) # 8-byte Spill .LBB52_48: movq 40(%rsp), %rdi movq 152(%rsp), %rdx movzbl %cl, %eax leaq 64(%rsp), %rsi movl %ecx, %ebp movq 32(%rsp), %rcx # 8-byte Reload movl 4(%rsp), %r8d # 4-byte Reload movq 16(%rsp), %r9 # 8-byte Reload pushq %rax .cfi_adjust_cfa_offset 8 movq 1688(%rsp), %rbx pushq %rbx .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 testl %eax, %eax jne .LBB52_61 # %bb.49: testb %bpl, %bpl je .LBB52_61 # %bb.50: movl $_ZSt4cout, %edi movl $.L.str.26, %esi movl $20, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 16(%rsp), %rsi # 8-byte Reload callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi jmp .LBB52_57 .LBB52_51: callq _ZNSt6chrono3_V212system_clock3nowEv .LBB52_52: # %.thread245 movq %rax, 8(%rsp) # 8-byte Spill movl 4(%rsp), %ebp # 4-byte Reload movq 32(%rsp), %r15 # 8-byte Reload btsq $32, %r12 movabsq $4294967296, %rdi # imm = 0x100000000 orq $1, %rdi movl $1, %esi movq %r12, %rdx movl $1, %ecx xorl %r8d, %r8d movq %r14, %r9 callq __hipPushCallConfiguration testl %eax, %eax jne .LBB52_54 # %bb.53: movq 48(%rsp), %rdi # 8-byte Reload movq %rbx, %rsi movq %r15, %rdx movl %ebp, %ecx callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .LBB52_54: callq hipGetLastError testl %eax, %eax jne .LBB52_61 # %bb.55: cmpb $0, 1688(%rsp) je .LBB52_61 # %bb.56: movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %rbx, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %r14, %rdi .LBB52_57: callq hipStreamSynchronize testl %eax, %eax jne .LBB52_60 # %bb.58: # %.sink.split callq _ZNSt6chrono3_V212system_clock3nowEv subq 8(%rsp), %rax # 8-byte Folded Reload cvtsi2sd %rax, %xmm0 divsd .LCPI52_0(%rip), %xmm0 movsd %xmm0, 48(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.24, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 48(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI52_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %rbx movl $.L.str.25, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi movl $10, %esi callq _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c jmp .LBB52_59 .LBB52_61: testl %eax, %eax jne .LBB52_60 .LBB52_59: xorl %eax, %eax .LBB52_60: addq $1624, %rsp # imm = 0x658 .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end52: .size _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb, .Lfunc_end52-_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_endproc # -- End function .section .text._ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE,"axG",@progbits,_ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE,comdat .weak _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE # -- Begin function _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE .type _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE,@function _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE: # @_ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $1480, %rsp # imm = 0x5C8 .cfi_def_cfa_offset 1520 .cfi_offset %rbx, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %rbx testq $-3, %rdi jne .LBB53_1 # %bb.3: # %_ZN7rocprim6detail22get_device_from_streamEP12ihipStream_tRi.exit leaq 4(%rsp), %rdi callq hipGetDevice movl %eax, %ebp testl %eax, %eax jne .LBB53_9 # %bb.4: # %thread-pre-split movl 4(%rsp), %eax jmp .LBB53_5 .LBB53_1: callq hipGetStreamDeviceId movl %eax, 4(%rsp) testl %eax, %eax js .LBB53_2 .LBB53_5: # %_ZN7rocprim6detail22get_device_from_streamEP12ihipStream_tRi.exit.thread movl $999, %ebp # imm = 0x3E7 cmpl $511, %eax # imm = 0x1FF ja .LBB53_9 # %bb.6: movl %eax, %r15d movl _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache(,%r15,4), %ecx movl %ecx, (%rbx) xorl %ebp, %ebp testl %ecx, %ecx jne .LBB53_9 # %bb.7: leaq 8(%rsp), %rdi movl %eax, %esi callq hipGetDevicePropertiesR0600 movl %eax, %ebp testl %eax, %eax jne .LBB53_9 # %bb.8: leaq 1168(%rsp), %r14 leaq 1424(%rsp), %rsi movq %r14, %rdi callq _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag subq %r14, %rax movq %r14, %rdi movq %rax, %rsi callq _ZN7rocprim6detail25get_target_arch_from_nameEPKcm movl %eax, (%rbx) xchgl %eax, _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache(,%r15,4) jmp .LBB53_9 .LBB53_2: movl $400, %ebp # imm = 0x190 .LBB53_9: # %_ZN7rocprim6detail15get_device_archEiRNS0_11target_archE.exit movl %ebp, %eax addq $1480, %rsp # imm = 0x5C8 .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end53: .size _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE, .Lfunc_end53-_ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE .cfi_endproc # -- End function .section .text._ZN7rocprim6detail20dispatch_target_archINS0_21wrapped_reduce_configINS_14default_configEdEEEEDaNS0_11target_archE,"axG",@progbits,_ZN7rocprim6detail20dispatch_target_archINS0_21wrapped_reduce_configINS_14default_configEdEEEEDaNS0_11target_archE,comdat .weak _ZN7rocprim6detail20dispatch_target_archINS0_21wrapped_reduce_configINS_14default_configEdEEEEDaNS0_11target_archE # -- Begin function _ZN7rocprim6detail20dispatch_target_archINS0_21wrapped_reduce_configINS_14default_configEdEEEEDaNS0_11target_archE .type _ZN7rocprim6detail20dispatch_target_archINS0_21wrapped_reduce_configINS_14default_configEdEEEEDaNS0_11target_archE,@function _ZN7rocprim6detail20dispatch_target_archINS0_21wrapped_reduce_configINS_14default_configEdEEEEDaNS0_11target_archE: # @_ZN7rocprim6detail20dispatch_target_archINS0_21wrapped_reduce_configINS_14default_configEdEEEEDaNS0_11target_archE .cfi_startproc # %bb.0: movabsq $68719476992, %rax # imm = 0x1000000100 cmpl $1029, %edi # imm = 0x405 jg .LBB54_5 # %bb.1: cmpl $803, %edi # imm = 0x323 je .LBB54_8 # %bb.2: cmpl $900, %edi # imm = 0x384 je .LBB54_4 # %bb.3: cmpl $906, %edi # imm = 0x38A jne .LBB54_9 .LBB54_4: movabsq $17179869312, %rax # imm = 0x400000080 jmp .LBB54_9 .LBB54_5: cmpl $1030, %edi # imm = 0x406 je .LBB54_8 # %bb.6: cmpl $1100, %edi # imm = 0x44C je .LBB54_8 # %bb.7: cmpl $1102, %edi # imm = 0x44E jne .LBB54_9 .LBB54_8: movabsq $34359738624, %rax # imm = 0x800000100 .LBB54_9: movl $4294967295, %edx # imm = 0xFFFFFFFF retq .Lfunc_end54: .size _ZN7rocprim6detail20dispatch_target_archINS0_21wrapped_reduce_configINS_14default_configEdEEEEDaNS0_11target_archE, .Lfunc_end54-_ZN7rocprim6detail20dispatch_target_archINS0_21wrapped_reduce_configINS_14default_configEdEEEEDaNS0_11target_archE .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .LCPI55_0: .quad 0x41cdcd6500000000 # double 1.0E+9 .LCPI55_1: .quad 0x408f400000000000 # double 1000 .section .text._ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,"axG",@progbits,_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,comdat .weak _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .type _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,@function _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb: # @_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $184, %rsp .cfi_def_cfa_offset 240 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %r9, %r15 movl %r8d, %r12d movq %rcx, %r13 movq %rdx, %r14 movq %rsi, %rbx movq %rdi, 16(%rsp) # 8-byte Spill movq 240(%rsp), %rbp leaq 84(%rsp), %rsi movq %rbp, %rdi callq _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE testl %eax, %eax je .LBB55_1 .LBB55_52: addq $184, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB55_1: .cfi_def_cfa_offset 240 movq %rbx, 48(%rsp) # 8-byte Spill movq %r14, 88(%rsp) # 8-byte Spill movq %r13, 56(%rsp) # 8-byte Spill movl %r12d, 28(%rsp) # 4-byte Spill movl 84(%rsp), %edi callq _ZN7rocprim6detail20dispatch_target_archINS0_21wrapped_reduce_configINS_14default_configEdEEEEDaNS0_11target_archE movq %rax, %r12 movq %r15, %rsi movq %rdx, %r13 movq %rax, %r15 shrq $32, %r15 imull %r12d, %r15d leaq (%rsi,%r15), %rax decq %rax xorl %ecx, %ecx xorl %edx, %edx divq %r15 movq %rax, %r14 movq %rcx, 72(%rsp) movq %rcx, 96(%rsp) movq %rcx, 64(%rsp) cmpq $2, %rax movq %rsi, 32(%rsp) # 8-byte Spill movq 16(%rsp), %rbx # 8-byte Reload jb .LBB55_4 # %bb.2: movzbl 248(%rsp), %eax leaq 64(%rsp), %rsi xorl %edi, %edi xorl %edx, %edx movq 56(%rsp), %rcx # 8-byte Reload movl 28(%rsp), %r8d # 4-byte Reload movq %r14, %r9 pushq %rax .cfi_adjust_cfa_offset 8 pushq %rbp .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 testl %eax, %eax jne .LBB55_52 # %bb.3: # %._crit_edge245 movq 64(%rsp), %rcx movq 32(%rsp), %rsi # 8-byte Reload .LBB55_4: leaq (,%r14,8), %rax xorl %edx, %edx cmpq %rsi, %r15 cmovbq %rax, %rdx leaq 72(%rsp), %rax movq %rax, 136(%rsp) movq %rdx, 144(%rsp) movl $8, %eax movq %rax, 152(%rsp) leaq 96(%rsp), %rdx movq %rdx, 160(%rsp) movq %rcx, 168(%rsp) movq %rax, 176(%rsp) subq $48, %rsp .cfi_adjust_cfa_offset 48 movupd 184(%rsp), %xmm0 movups 200(%rsp), %xmm1 movups 216(%rsp), %xmm2 movups %xmm2, 32(%rsp) movups %xmm1, 16(%rsp) movupd %xmm0, (%rsp) movq %rbx, %rdi movq 96(%rsp), %rsi # 8-byte Reload callq _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIdEENS4_IvEEEEEEE10hipError_tPvRmT_ addq $48, %rsp .cfi_adjust_cfa_offset -48 testq %rbx, %rbx je .LBB55_52 # %bb.5: testl %eax, %eax jne .LBB55_52 # %bb.6: movl %r13d, %eax xorl %edx, %edx divl %r15d # kill: def $eax killed $eax def $rax cmpl $1, %eax adcl $0, %eax movq %rax, 40(%rsp) # 8-byte Spill cmpb $0, 248(%rsp) je .LBB55_31 # %bb.7: movl $_ZSt4cout, %edi movl $.L.str.17, %esi movl $11, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl %r12d, %ebx movl $_ZSt4cout, %edi movq %rbx, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) movq 32(%rsp), %r13 # 8-byte Reload je .LBB55_9 # %bb.8: leaq 15(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB55_10 .LBB55_31: # %.thread228 cmpq $1, %r14 movq 32(%rsp), %r13 # 8-byte Reload ja .LBB55_20 # %bb.32: # %.thread228..thread229_crit_edge movl %r12d, %ebx xorl %eax, %eax jmp .LBB55_45 .LBB55_9: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB55_10: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit movl $_ZSt4cout, %edi movl $.L.str.18, %esi movl $17, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r14, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB55_12 # %bb.11: leaq 15(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB55_13 .LBB55_12: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB55_13: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit161 movl $_ZSt4cout, %edi movl $.L.str.19, %esi movl $23, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 40(%rsp), %rsi # 8-byte Reload callq _ZNSo9_M_insertImEERSoT_ movb $10, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB55_15 # %bb.14: leaq 15(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB55_16 .LBB55_15: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB55_16: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit164 movl $_ZSt4cout, %edi movl $.L.str.20, %esi movl $16, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r15, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB55_18 # %bb.17: leaq 15(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB55_19 .LBB55_18: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB55_19: cmpq $1, %r14 jbe .LBB55_44 .LBB55_20: movq %r14, 104(%rsp) # 8-byte Spill leaq -1(%r13), %rcx movq 40(%rsp), %rbx # 8-byte Reload imulq %r15, %rbx leaq (%rcx,%rbx), %rax xorl %edx, %edx movq %rdx, 16(%rsp) # 8-byte Spill xorl %edx, %edx divq %rbx movq %rax, 48(%rsp) # 8-byte Spill addq %rbx, %rcx movb 248(%rsp), %cl jb .LBB55_37 # %bb.21: # %.lr.ph leaq -1(%r15), %rax movq %rax, 128(%rsp) # 8-byte Spill movl %r12d, %eax btsq $32, %rax movq %rax, 120(%rsp) # 8-byte Spill xorl %r12d, %r12d xorl %r14d, %r14d xorl %eax, %eax movq %rax, 16(%rsp) # 8-byte Spill .LBB55_22: # =>This Inner Loop Header: Depth=1 subq %r14, %r13 cmpq %rbx, %r13 cmovaeq %rbx, %r13 movq 128(%rsp), %rax # 8-byte Reload addq %r13, %rax xorl %edx, %edx divq %r15 movq %rax, %rbp testb %cl, %cl je .LBB55_24 # %bb.23: # in Loop: Header=BB55_22 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv movq %rax, 16(%rsp) # 8-byte Spill .LBB55_24: # in Loop: Header=BB55_22 Depth=1 movl %ebp, %edi movabsq $4294967296, %rax # imm = 0x100000000 orq %rax, %rdi movl $1, %esi movq 120(%rsp), %rdx # 8-byte Reload movl $1, %ecx xorl %r8d, %r8d movq 240(%rsp), %r9 callq __hipPushCallConfiguration testl %eax, %eax jne .LBB55_26 # %bb.25: # in Loop: Header=BB55_22 Depth=1 movq 88(%rsp), %rax # 8-byte Reload leaq (%rax,%r14,8), %rdi movq %r12, %rdx imulq 40(%rsp), %rdx # 8-byte Folded Reload shlq $3, %rdx addq 72(%rsp), %rdx movq %r13, %rsi movl 28(%rsp), %ecx # 4-byte Reload callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .LBB55_26: # in Loop: Header=BB55_22 Depth=1 callq hipGetLastError testl %eax, %eax movb 248(%rsp), %cl jne .LBB55_33 # %bb.27: # in Loop: Header=BB55_22 Depth=1 testb %cl, %cl je .LBB55_33 # %bb.28: # in Loop: Header=BB55_22 Depth=1 movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r13, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 240(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax jne .LBB55_52 # %bb.29: # in Loop: Header=BB55_22 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv subq 16(%rsp), %rax # 8-byte Folded Reload cvtsi2sd %rax, %xmm0 divsd .LCPI55_0(%rip), %xmm0 movsd %xmm0, 112(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.24, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 112(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI55_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %r13 movl $.L.str.25, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movb $10, 15(%rsp) movq (%r13), %rax movq -24(%rax), %rax cmpq $0, 16(%r13,%rax) je .LBB55_34 # %bb.30: # in Loop: Header=BB55_22 Depth=1 movl $1, %edx movq %r13, %rdi leaq 15(%rsp), %rsi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB55_35 .LBB55_33: # in Loop: Header=BB55_22 Depth=1 testl %eax, %eax je .LBB55_36 jmp .LBB55_52 .LBB55_34: # in Loop: Header=BB55_22 Depth=1 movq %r13, %rdi movl $10, %esi callq _ZNSo3putEc .LBB55_35: # in Loop: Header=BB55_22 Depth=1 movb 248(%rsp), %cl .LBB55_36: # in Loop: Header=BB55_22 Depth=1 incq %r12 addq %rbx, %r14 cmpq 48(%rsp), %r12 # 8-byte Folded Reload movq 32(%rsp), %r13 # 8-byte Reload jb .LBB55_22 .LBB55_37: # %._crit_edge testb %cl, %cl je .LBB55_39 # %bb.38: callq _ZNSt6chrono3_V212system_clock3nowEv movb 248(%rsp), %cl movq %rax, 16(%rsp) # 8-byte Spill .LBB55_39: movq 96(%rsp), %rdi movq 72(%rsp), %rdx movzbl %cl, %eax leaq 64(%rsp), %rsi movl %ecx, %ebp movq 56(%rsp), %rcx # 8-byte Reload movl 28(%rsp), %r8d # 4-byte Reload movq 104(%rsp), %r14 # 8-byte Reload movq %r14, %r9 pushq %rax .cfi_adjust_cfa_offset 8 movq 248(%rsp), %rbx pushq %rbx .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 testl %eax, %eax jne .LBB55_50 # %bb.40: testb %bpl, %bpl je .LBB55_50 # %bb.41: movl $_ZSt4cout, %edi movl $.L.str.26, %esi movl $20, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r14, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi jmp .LBB55_42 .LBB55_44: callq _ZNSt6chrono3_V212system_clock3nowEv .LBB55_45: # %.thread229 movq %rax, 16(%rsp) # 8-byte Spill btsq $32, %rbx movabsq $4294967296, %rdi # imm = 0x100000000 orq $1, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d movq %rbp, %r9 callq __hipPushCallConfiguration testl %eax, %eax movq 88(%rsp), %rdi # 8-byte Reload jne .LBB55_47 # %bb.46: movq %r13, %rsi movq 56(%rsp), %rdx # 8-byte Reload movl 28(%rsp), %ecx # 4-byte Reload callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .LBB55_47: callq hipGetLastError testl %eax, %eax jne .LBB55_50 # %bb.48: cmpb $0, 248(%rsp) je .LBB55_50 # %bb.49: movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r13, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbp, %rdi .LBB55_42: callq hipStreamSynchronize testl %eax, %eax jne .LBB55_52 # %bb.43: # %.sink.split callq _ZNSt6chrono3_V212system_clock3nowEv subq 16(%rsp), %rax # 8-byte Folded Reload cvtsi2sd %rax, %xmm0 divsd .LCPI55_0(%rip), %xmm0 movsd %xmm0, 16(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.24, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 16(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI55_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %rbx movl $.L.str.25, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi movl $10, %esi callq _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c jmp .LBB55_51 .LBB55_50: testl %eax, %eax jne .LBB55_52 .LBB55_51: xorl %eax, %eax jmp .LBB55_52 .Lfunc_end55: .size _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb, .Lfunc_end55-_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust4plusIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_endproc # -- End function .section .text._ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIdEENS4_IvEEEEEEE10hipError_tPvRmT_,"axG",@progbits,_ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIdEENS4_IvEEEEEEE10hipError_tPvRmT_,comdat .weak _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIdEENS4_IvEEEEEEE10hipError_tPvRmT_ # -- Begin function _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIdEENS4_IvEEEEEEE10hipError_tPvRmT_ .type _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIdEENS4_IvEEEEEEE10hipError_tPvRmT_,@function _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIdEENS4_IvEEEEEEE10hipError_tPvRmT_: # @_ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIdEENS4_IvEEEEEEE10hipError_tPvRmT_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq %rsi, %r15 movq %rdi, %r14 leaq 32(%rsp), %rbx movq %rbx, %rdi callq _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIdEENS3_IvEEEE10get_layoutEv cmpq $5, %rax movl $4, %edx cmovaeq %rax, %rdx testq %r14, %r14 je .LBB56_1 # %bb.2: movl $1, %ecx cmpq %rdx, (%r15) jb .LBB56_7 # %bb.3: movq (%rbx), %rcx movq 8(%rbx), %rax testq %rax, %rax movq %r14, %rdx cmoveq %rax, %rdx movq %rdx, (%rcx) xorl %ecx, %ecx cmpq $0, 32(%rbx) je .LBB56_4 # %bb.5: movq 40(%rbx), %rsi xorl %edx, %edx divq %rsi cmpq $1, %rdx sbbq $-1, %rax imulq %rsi, %rax addq %rax, %r14 jmp .LBB56_6 .LBB56_1: movq %rdx, (%r15) xorl %ecx, %ecx jmp .LBB56_7 .LBB56_4: xorl %r14d, %r14d .LBB56_6: # %_ZN7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIdEENS3_IvEEEE11set_storageEPv.exit movq 24(%rbx), %rax movq %r14, (%rax) .LBB56_7: movl %ecx, %eax popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end56: .size _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIdEENS4_IvEEEEEEE10hipError_tPvRmT_, .Lfunc_end56-_ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIdEENS4_IvEEEEEEE10hipError_tPvRmT_ .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 3(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end57: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_, .Lfunc_end57-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 3(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end58: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_, .Lfunc_end58-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .rodata.cst16,"aM",@progbits,16 .p2align 4, 0x0 # -- Begin function _ZN7rocprim6detail25get_target_arch_from_nameEPKcm .LCPI59_0: .long 803 # 0x323 .long 900 # 0x384 .long 906 # 0x38a .long 908 # 0x38c .LCPI59_1: .long 910 # 0x38e .long 1030 # 0x406 .long 1100 # 0x44c .long 1102 # 0x44e .section .text._ZN7rocprim6detail25get_target_arch_from_nameEPKcm,"axG",@progbits,_ZN7rocprim6detail25get_target_arch_from_nameEPKcm,comdat .weak _ZN7rocprim6detail25get_target_arch_from_nameEPKcm .type _ZN7rocprim6detail25get_target_arch_from_nameEPKcm,@function _ZN7rocprim6detail25get_target_arch_from_nameEPKcm: # @_ZN7rocprim6detail25get_target_arch_from_nameEPKcm .cfi_startproc # %bb.0: movq $.L.str.27, -104(%rsp) movq $.L.str.28, -96(%rsp) movq $.L.str.29, -88(%rsp) movq $.L.str.30, -80(%rsp) movq $.L.str.31, -72(%rsp) movq $.L.str.32, -64(%rsp) movq $.L.str.33, -56(%rsp) movq $.L.str.34, -48(%rsp) movaps .LCPI59_0(%rip), %xmm0 # xmm0 = [803,900,906,908] movaps %xmm0, -40(%rsp) movaps .LCPI59_1(%rip), %xmm0 # xmm0 = [910,1030,1100,1102] movaps %xmm0, -24(%rsp) xorl %eax, %eax .LBB59_1: # =>This Loop Header: Depth=1 # Child Loop BB59_4 Depth 2 movq -104(%rsp,%rax,8), %rcx testq %rsi, %rsi je .LBB59_2 # %bb.3: # %.lr.ph.preheader.i # in Loop: Header=BB59_1 Depth=1 leaq (%rcx,%rsi), %r8 xorl %edx, %edx .LBB59_4: # %.lr.ph.i # Parent Loop BB59_1 Depth=1 # => This Inner Loop Header: Depth=2 movb (%rcx,%rdx), %r9b testb %r9b, %r9b je .LBB59_7 # %bb.5: # %.lr.ph.i # in Loop: Header=BB59_4 Depth=2 cmpb (%rdi,%rdx), %r9b jne .LBB59_7 # %bb.6: # in Loop: Header=BB59_4 Depth=2 incq %rdx cmpq %rdx, %rsi jne .LBB59_4 jmp .LBB59_9 .LBB59_2: # in Loop: Header=BB59_1 Depth=1 xorl %edx, %edx jmp .LBB59_8 .LBB59_7: # %._crit_edge.i.loopexit # in Loop: Header=BB59_1 Depth=1 addq %rdx, %rcx .LBB59_8: # %._crit_edge.i # in Loop: Header=BB59_1 Depth=1 movq %rcx, %r8 cmpq %rsi, %rdx jne .LBB59_11 .LBB59_9: # %_ZN7rocprim6detail13prefix_equalsEPKcS2_m.exit # in Loop: Header=BB59_1 Depth=1 cmpb $0, (%r8) je .LBB59_10 .LBB59_11: # %_ZN7rocprim6detail13prefix_equalsEPKcS2_m.exit.thread # in Loop: Header=BB59_1 Depth=1 incq %rax cmpq $8, %rax jne .LBB59_1 # %bb.12: movl $-1, %eax retq .LBB59_10: movl -40(%rsp,%rax,4), %eax retq .Lfunc_end59: .size _ZN7rocprim6detail25get_target_arch_from_nameEPKcm, .Lfunc_end59-_ZN7rocprim6detail25get_target_arch_from_nameEPKcm .cfi_endproc # -- End function .section .text._ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag,"axG",@progbits,_ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag,comdat .weak _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag # -- Begin function _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag .type _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag,@function _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag: # @_ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag .cfi_startproc # %bb.0: movq %rdi, %rax movq %rsi, %rcx subq %rdi, %rcx movq %rcx, %rdx sarq $2, %rdx testq %rdx, %rdx jle .LBB60_12 # %bb.1: # %.lr.ph.preheader andq $-4, %rcx addq %rax, %rcx incq %rdx addq $3, %rax .LBB60_2: # %.lr.ph # =>This Inner Loop Header: Depth=1 movzbl -3(%rax), %edi testl %edi, %edi je .LBB60_26 # %bb.3: # %.lr.ph # in Loop: Header=BB60_2 Depth=1 cmpl $58, %edi je .LBB60_26 # %bb.4: # in Loop: Header=BB60_2 Depth=1 movzbl -2(%rax), %edi testl %edi, %edi je .LBB60_24 # %bb.5: # in Loop: Header=BB60_2 Depth=1 cmpl $58, %edi je .LBB60_24 # %bb.6: # in Loop: Header=BB60_2 Depth=1 movzbl -1(%rax), %edi testl %edi, %edi je .LBB60_25 # %bb.7: # in Loop: Header=BB60_2 Depth=1 cmpl $58, %edi je .LBB60_25 # %bb.8: # in Loop: Header=BB60_2 Depth=1 movzbl (%rax), %edi testl %edi, %edi je .LBB60_27 # %bb.9: # in Loop: Header=BB60_2 Depth=1 cmpl $58, %edi je .LBB60_27 # %bb.10: # in Loop: Header=BB60_2 Depth=1 decq %rdx addq $4, %rax cmpq $1, %rdx jg .LBB60_2 # %bb.11: # %._crit_edge.loopexit movq %rcx, %rax .LBB60_12: # %._crit_edge movq %rsi, %rcx subq %rax, %rcx cmpq $1, %rcx je .LBB60_21 # %bb.13: # %._crit_edge cmpq $2, %rcx je .LBB60_18 # %bb.14: # %._crit_edge cmpq $3, %rcx jne .LBB60_23 # %bb.15: movzbl (%rax), %ecx testl %ecx, %ecx je .LBB60_27 # %bb.16: cmpl $58, %ecx je .LBB60_27 # %bb.17: incq %rax .LBB60_18: movzbl (%rax), %ecx testl %ecx, %ecx je .LBB60_27 # %bb.19: cmpl $58, %ecx je .LBB60_27 # %bb.20: incq %rax .LBB60_21: movzbl (%rax), %ecx testl %ecx, %ecx je .LBB60_27 # %bb.22: cmpl $58, %ecx je .LBB60_27 .LBB60_23: movq %rsi, %rax retq .LBB60_26: # %.loopexit.loopexit addq $-3, %rax .LBB60_27: # %.loopexit retq .LBB60_24: # %.loopexit.loopexit.split.loop.exit addq $-2, %rax retq .LBB60_25: # %.loopexit.loopexit.split.loop.exit52 decq %rax retq .Lfunc_end60: .size _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag, .Lfunc_end60-_ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 3(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end61: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_, .Lfunc_end61-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 3(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end62: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_, .Lfunc_end62-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .text._ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIdEENS3_IvEEEE10get_layoutEv,"axG",@progbits,_ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIdEENS3_IvEEEE10get_layoutEv,comdat .weak _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIdEENS3_IvEEEE10get_layoutEv # -- Begin function _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIdEENS3_IvEEEE10get_layoutEv .p2align 1, 0x90 .type _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIdEENS3_IvEEEE10get_layoutEv,@function _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIdEENS3_IvEEEE10get_layoutEv: # @_ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIdEENS3_IvEEEE10get_layoutEv .cfi_startproc # %bb.0: # %_ZZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIdEENS3_IvEEEE10get_layoutEvENKUlRKT_E_clIS4_EEDaS9_.exit.i.i movq 8(%rdi), %rax movq 16(%rdi), %rsi movq 32(%rdi), %r8 movq 40(%rdi), %rcx testq %r8, %r8 je .LBB63_2 # %bb.1: xorl %edx, %edx divq %rcx cmpq $1, %rdx sbbq $-1, %rax imulq %rcx, %rax addq %r8, %rax .LBB63_2: # %_ZN7rocprim6detail17for_each_in_tupleIRKNS_5tupleIJNS0_12temp_storage16simple_partitionIdEENS4_IvEEEEEZNKS3_16linear_partitionIJS5_S6_EE10get_layoutEvEUlRKT_E_EEvOSC_OT0_.exit cmpq %rcx, %rsi cmovaq %rsi, %rcx cmpq $1, %rcx adcq $0, %rcx movq %rcx, %rdx retq .Lfunc_end63: .size _ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIdEENS3_IvEEEE10get_layoutEv, .Lfunc_end63-_ZNK7rocprim6detail12temp_storage16linear_partitionIJNS1_16simple_partitionIdEENS3_IvEEEE10get_layoutEv .cfi_endproc # -- End function .section .text._ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev,"axG",@progbits,_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev,comdat .weak _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev # -- Begin function _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev .p2align 1, 0x90 .type _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev,@function _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev: # @_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev .Lfunc_begin11: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception11 # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq 16(%rdi), %rdx testq %rdx, %rdx je .LBB64_3 # %bb.1: movq %rdi, %rbx movq 8(%rdi), %rsi .Ltmp131: callq _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm .Ltmp132: # %bb.2: # %.noexc addq $8, %rbx xorps %xmm0, %xmm0 movups %xmm0, (%rbx) .LBB64_3: # %_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEE10deallocateEv.exit popq %rbx .cfi_def_cfa_offset 8 retq .LBB64_4: .cfi_def_cfa_offset 16 .Ltmp133: movq %rax, %rdi callq __clang_call_terminate .Lfunc_end64: .size _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev, .Lfunc_end64-_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev .cfi_endproc .section .gcc_except_table._ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev,"aG",@progbits,_ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev,comdat .p2align 2, 0x0 GCC_except_table64: .Lexception11: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase4-.Lttbaseref4 .Lttbaseref4: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end11-.Lcst_begin11 .Lcst_begin11: .uleb128 .Ltmp131-.Lfunc_begin11 # >> Call Site 1 << .uleb128 .Ltmp132-.Ltmp131 # Call between .Ltmp131 and .Ltmp132 .uleb128 .Ltmp133-.Lfunc_begin11 # jumps to .Ltmp133 .byte 1 # On action: 1 .Lcst_end11: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase4: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm,"axG",@progbits,_ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm,comdat .weak _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm # -- Begin function _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm .p2align 1, 0x90 .type _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm,@function _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm: # @_ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm .Lfunc_begin12: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception12 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $40, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %r14 movq %rdi, %rbx movq (%rdi), %rdi callq _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm testq %r14, %r14 je .LBB65_11 # %bb.1: testq %rax, %rax je .LBB65_2 .LBB65_11: addq $40, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB65_2: .cfi_def_cfa_offset 80 movq (%rbx), %rdi xorl %esi, %esi callq _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ movl $40, %edi callq __cxa_allocate_exception movq %rax, %rbx leaq 24(%rsp), %r15 movq %r15, -16(%r15) .Ltmp134: leaq 8(%rsp), %rdi movl $.L.str.36, %esi movl $.L.str.36+55, %edx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag .Ltmp135: # %bb.3: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.exit movb $1, %bpl .Ltmp137: leaq 8(%rsp), %rsi movq %rbx, %rdi callq _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Ltmp138: # %bb.4: xorl %ebp, %ebp .Ltmp139: movl $_ZTIN6thrust6system6detail9bad_allocE, %esi movl $_ZN6thrust6system6detail9bad_allocD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .Ltmp140: # %bb.12: .LBB65_6: .Ltmp141: movq %rax, %r14 movq 8(%rsp), %rdi cmpq %r15, %rdi je .LBB65_8 # %bb.7: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit callq _ZdlPv .LBB65_8: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit testb %bpl, %bpl jne .LBB65_9 jmp .LBB65_10 .LBB65_5: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit.thread .Ltmp136: movq %rax, %r14 .LBB65_9: movq %rbx, %rdi callq __cxa_free_exception .LBB65_10: movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end65: .size _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm, .Lfunc_end65-_ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm .cfi_endproc .section .gcc_except_table._ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm,"aG",@progbits,_ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm,comdat .p2align 2, 0x0 GCC_except_table65: .Lexception12: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end12-.Lcst_begin12 .Lcst_begin12: .uleb128 .Lfunc_begin12-.Lfunc_begin12 # >> Call Site 1 << .uleb128 .Ltmp134-.Lfunc_begin12 # Call between .Lfunc_begin12 and .Ltmp134 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp134-.Lfunc_begin12 # >> Call Site 2 << .uleb128 .Ltmp135-.Ltmp134 # Call between .Ltmp134 and .Ltmp135 .uleb128 .Ltmp136-.Lfunc_begin12 # jumps to .Ltmp136 .byte 0 # On action: cleanup .uleb128 .Ltmp137-.Lfunc_begin12 # >> Call Site 3 << .uleb128 .Ltmp140-.Ltmp137 # Call between .Ltmp137 and .Ltmp140 .uleb128 .Ltmp141-.Lfunc_begin12 # jumps to .Ltmp141 .byte 0 # On action: cleanup .uleb128 .Ltmp140-.Lfunc_begin12 # >> Call Site 4 << .uleb128 .Lfunc_end65-.Ltmp140 # Call between .Ltmp140 and .Lfunc_end65 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end12: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm,"axG",@progbits,_ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm,comdat .weak _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm # -- Begin function _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm .type _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm,@function _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm: # @_ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm .Lfunc_begin13: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception13 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 subq $80, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 leaq 8(%rsp), %rdi movq $0, (%rdi) callq hipMalloc testl %eax, %eax jne .LBB66_1 # %bb.16: movq 8(%rsp), %rax addq $80, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB66_1: .cfi_def_cfa_offset 112 movl %eax, %ebp callq hipGetLastError movl $40, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp142: callq _ZN6thrust6system12hip_categoryEv .Ltmp143: # %bb.2: movq (%rax), %rcx .Ltmp144: leaq 16(%rsp), %rdi movq %rax, %rsi movl %ebp, %edx callq *48(%rcx) .Ltmp145: # %bb.3: movq 16(%rsp), %rsi .Ltmp147: leaq 48(%rsp), %rdi leaq 7(%rsp), %rdx callq _ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_ .Ltmp148: # %bb.4: movb $1, %bpl .Ltmp150: leaq 48(%rsp), %rsi movq %rbx, %rdi callq _ZN6thrust6system6detail9bad_allocC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE .Ltmp151: # %bb.5: xorl %ebp, %ebp .Ltmp152: movl $_ZTIN6thrust6system6detail9bad_allocE, %esi movl $_ZN6thrust6system6detail9bad_allocD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .Ltmp153: # %bb.17: .LBB66_7: .Ltmp154: movq %rax, %r14 leaq 64(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB66_9 # %bb.8: # %_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv.exit.i.i callq _ZdlPv .LBB66_9: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit leaq 32(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB66_11 # %bb.10: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit14 callq _ZdlPv .LBB66_11: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit14 testb %bpl, %bpl jne .LBB66_14 jmp .LBB66_15 .LBB66_12: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit.thread .Ltmp149: movq %rax, %r14 leaq 32(%rsp), %rax movq -16(%rax), %rdi cmpq %rax, %rdi je .LBB66_14 # %bb.13: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit14.thread25 callq _ZdlPv jmp .LBB66_14 .LBB66_6: # %_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED2Ev.exit14.thread .Ltmp146: movq %rax, %r14 .LBB66_14: movq %rbx, %rdi callq __cxa_free_exception .LBB66_15: movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end66: .size _ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm, .Lfunc_end66-_ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm .cfi_endproc .section .gcc_except_table._ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm,"aG",@progbits,_ZN6thrust11hip_rocprim6mallocINS0_3tagEEEPvRNS0_16execution_policyIT_EEm,comdat .p2align 2, 0x0 GCC_except_table66: .Lexception13: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end13-.Lcst_begin13 .Lcst_begin13: .uleb128 .Lfunc_begin13-.Lfunc_begin13 # >> Call Site 1 << .uleb128 .Ltmp142-.Lfunc_begin13 # Call between .Lfunc_begin13 and .Ltmp142 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp142-.Lfunc_begin13 # >> Call Site 2 << .uleb128 .Ltmp145-.Ltmp142 # Call between .Ltmp142 and .Ltmp145 .uleb128 .Ltmp146-.Lfunc_begin13 # jumps to .Ltmp146 .byte 0 # On action: cleanup .uleb128 .Ltmp147-.Lfunc_begin13 # >> Call Site 3 << .uleb128 .Ltmp148-.Ltmp147 # Call between .Ltmp147 and .Ltmp148 .uleb128 .Ltmp149-.Lfunc_begin13 # jumps to .Ltmp149 .byte 0 # On action: cleanup .uleb128 .Ltmp150-.Lfunc_begin13 # >> Call Site 4 << .uleb128 .Ltmp153-.Ltmp150 # Call between .Ltmp150 and .Ltmp153 .uleb128 .Ltmp154-.Lfunc_begin13 # jumps to .Ltmp154 .byte 0 # On action: cleanup .uleb128 .Ltmp153-.Lfunc_begin13 # >> Call Site 5 << .uleb128 .Lfunc_end66-.Ltmp153 # Call between .Ltmp153 and .Lfunc_end66 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end13: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_,"axG",@progbits,_ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_,comdat .weak _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ # -- Begin function _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ .type _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_,@function _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_: # @_ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ .Lfunc_begin14: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception14 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movq %rsi, %rdi callq hipFree movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB67_1 # %bb.5: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB67_1: .cfi_def_cfa_offset 32 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp155: callq _ZN6thrust6system12hip_categoryEv .Ltmp156: # %bb.2: .Ltmp157: movl $.L.str.37, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp158: # %bb.3: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB67_4: .Ltmp159: movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end67: .size _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_, .Lfunc_end67-_ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ .cfi_endproc .section .gcc_except_table._ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_,"aG",@progbits,_ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_,comdat .p2align 2, 0x0 GCC_except_table67: .Lexception14: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end14-.Lcst_begin14 .Lcst_begin14: .uleb128 .Lfunc_begin14-.Lfunc_begin14 # >> Call Site 1 << .uleb128 .Ltmp155-.Lfunc_begin14 # Call between .Lfunc_begin14 and .Ltmp155 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp155-.Lfunc_begin14 # >> Call Site 2 << .uleb128 .Ltmp158-.Ltmp155 # Call between .Ltmp155 and .Ltmp158 .uleb128 .Ltmp159-.Lfunc_begin14 # jumps to .Ltmp159 .byte 0 # On action: cleanup .uleb128 .Ltmp158-.Lfunc_begin14 # >> Call Site 3 << .uleb128 .Lfunc_end67-.Ltmp158 # Call between .Ltmp158 and .Lfunc_end67 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end14: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm,"axG",@progbits,_ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm,comdat .weak _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm # -- Begin function _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm .p2align 1, 0x90 .type _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm,@function _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm: # @_ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm .Lfunc_begin15: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception15 # %bb.0: pushq %rax .cfi_def_cfa_offset 16 movq (%rdi), %rdi .Ltmp160: callq _ZN6thrust11hip_rocprim4freeINS0_3tagENS_7pointerIhS2_NS_11use_defaultES4_EEEEvRNS0_16execution_policyIT_EET0_ .Ltmp161: # %bb.1: # %_ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE10deallocateENS_7pointerIhS3_NS_11use_defaultES6_EEm.exit popq %rax .cfi_def_cfa_offset 8 retq .LBB68_2: .cfi_def_cfa_offset 16 .Ltmp162: movq %rax, %rdi callq __cxa_begin_catch popq %rax .cfi_def_cfa_offset 8 jmp __cxa_end_catch # TAILCALL .Lfunc_end68: .size _ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm, .Lfunc_end68-_ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm .cfi_endproc .section .gcc_except_table._ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm,"aG",@progbits,_ZN6thrust6detail18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEE10deallocateENS_7pointerIhS4_NS_11use_defaultES8_EEm,comdat .p2align 2, 0x0 GCC_except_table68: .Lexception15: .byte 255 # @LPStart Encoding = omit .byte 3 # @TType Encoding = udata4 .uleb128 .Lttbase5-.Lttbaseref5 .Lttbaseref5: .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end15-.Lcst_begin15 .Lcst_begin15: .uleb128 .Ltmp160-.Lfunc_begin15 # >> Call Site 1 << .uleb128 .Ltmp161-.Ltmp160 # Call between .Ltmp160 and .Ltmp161 .uleb128 .Ltmp162-.Lfunc_begin15 # jumps to .Ltmp162 .byte 1 # On action: 1 .uleb128 .Ltmp161-.Lfunc_begin15 # >> Call Site 2 << .uleb128 .Lfunc_end68-.Ltmp161 # Call between .Ltmp161 and .Lfunc_end68 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end15: .byte 1 # >> Action Record 1 << # Catch TypeInfo 1 .byte 0 # No further actions .p2align 2, 0x0 # >> Catch TypeInfos << .long 0 # TypeInfo 1 .Lttbase5: .p2align 2, 0x0 # -- End function .section .text._ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPimS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE,"axG",@progbits,_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPimS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE,comdat .weak _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPimS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE # -- Begin function _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPimS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE .type _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPimS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE,@function _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPimS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE: # @_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPimS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE .Lfunc_begin16: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception16 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movq %r8, %rbx movq %rcx, %r14 testq %rcx, %rcx je .LBB69_6 # %bb.1: # %_ZN6thrust11hip_rocprim24trivial_copy_from_deviceIiEE10hipError_tPT_PKS3_mP12ihipStream_t.exit.i leaq (,%r14,4), %rax movq %rbx, %rdi movq %rdx, %rsi movq %rax, %rdx movl $2, %ecx xorl %r8d, %r8d callq hipMemcpyWithStream movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB69_2 .LBB69_6: # %_ZN6thrust11hip_rocprim6__copy19trivial_device_copyINS0_3tagENS_6system3cpp6detail3tagEimEEvRNS0_16execution_policyIT_EERNS6_16execution_policyIT0_EEPT1_PKSG_T2_.exit leaq (%rbx,%r14,4), %rax popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB69_2: .cfi_def_cfa_offset 32 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp163: callq _ZN6thrust6system12hip_categoryEv .Ltmp164: # %bb.3: .Ltmp165: movl $.L.str.38, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp166: # %bb.4: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB69_5: .Ltmp167: movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end69: .size _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPimS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE, .Lfunc_end69-_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPimS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE .cfi_endproc .section .gcc_except_table._ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPimS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE,"aG",@progbits,_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPimS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE,comdat .p2align 2, 0x0 GCC_except_table69: .Lexception16: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end16-.Lcst_begin16 .Lcst_begin16: .uleb128 .Lfunc_begin16-.Lfunc_begin16 # >> Call Site 1 << .uleb128 .Ltmp163-.Lfunc_begin16 # Call between .Lfunc_begin16 and .Ltmp163 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp163-.Lfunc_begin16 # >> Call Site 2 << .uleb128 .Ltmp166-.Ltmp163 # Call between .Ltmp163 and .Ltmp166 .uleb128 .Ltmp167-.Lfunc_begin16 # jumps to .Ltmp167 .byte 0 # On action: cleanup .uleb128 .Ltmp166-.Lfunc_begin16 # >> Call Site 3 << .uleb128 .Lfunc_end69-.Ltmp166 # Call between .Ltmp166 and .Lfunc_end69 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end16: .p2align 2, 0x0 # -- End function .section .text._ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7maximumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_,"axG",@progbits,_ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7maximumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_,comdat .weak _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7maximumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ # -- Begin function _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7maximumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ .p2align 1, 0x90 .type _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7maximumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_,@function _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7maximumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_: # @_ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7maximumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ .Lfunc_begin17: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception17 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $56, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %ecx, %ebp testq %rdx, %rdx je .LBB70_18 # %bb.1: movq %rdx, %r14 movq %rsi, %rcx movq %rdi, %r13 xorl %eax, %eax leaq 8(%rsp), %rsi movq %rax, (%rsi) .cfi_escape 0x2e, 0x10 xorl %edi, %edi movq %rcx, 24(%rsp) # 8-byte Spill movq %rcx, %rdx xorl %ecx, %ecx movl %ebp, %r8d movq %r14, %r9 pushq $0 .cfi_adjust_cfa_offset 8 pushq %rax .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 movl %eax, %r12d .cfi_escape 0x2e, 0x00 callq hipGetLastError testl %r12d, %r12d jne .LBB70_2 # %bb.7: # %.noexc.i movq 8(%rsp), %rax xorl %ecx, %ecx testb $3, %al setne %cl leaq (%rax,%rcx,4), %r12 andq $-4, %r12 leaq 4(%r12), %rax cmpq $5, %rax movl $4, %ebx cmovaeq %rax, %rbx .cfi_escape 0x2e, 0x00 callq hipGetLastError leaq 32(%rsp), %r15 movq %r13, 16(%rsp) # 8-byte Spill movq %r13, (%r15) xorps %xmm0, %xmm0 movups %xmm0, 8(%r15) .cfi_escape 0x2e, 0x00 movq %r15, %rdi movq %rbx, %rsi callq _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm movq %rax, %r13 movq %rax, 8(%r15) movq %rbx, 16(%r15) .Ltmp173: .cfi_escape 0x2e, 0x00 callq hipGetLastError .Ltmp174: # %bb.8: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_t.exit.i .Ltmp175: addq %r13, %r12 .cfi_escape 0x2e, 0x10 leaq 8(%rsp), %rsi movq %r13, %rdi movq 24(%rsp), %rdx # 8-byte Reload movq %r12, %rcx movl %ebp, %r8d movq %r14, %r9 pushq $0 .cfi_adjust_cfa_offset 8 pushq $0 .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 .Ltmp176: # %bb.9: # %_ZN7rocprim6reduceINS_14default_configEN6thrust6detail15normal_iteratorINS2_10device_ptrIdEEEEPiiNS2_7maximumIdEEEE10hipError_tPvRmT0_T1_T2_mT3_P12ihipStream_tb.exit.i .Ltmp177: movl %eax, %ebp .cfi_escape 0x2e, 0x00 callq hipGetLastError .Ltmp178: # %bb.10: # %.noexc31.i testl %ebp, %ebp jne .LBB70_11 # %bb.16: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit35.i .Ltmp187: .cfi_escape 0x2e, 0x00 leaq 3(%rsp), %rsi leaq 4(%rsp), %r8 movl $1, %ecx movq 16(%rsp), %rdi # 8-byte Reload movq %r12, %rdx callq _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPimS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE .Ltmp188: # %bb.17: movl 4(%rsp), %ebp .cfi_escape 0x2e, 0x00 leaq 32(%rsp), %rdi callq _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev .LBB70_18: # %_ZN6thrust11hip_rocprim8__reduce6reduceINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7maximumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SB_T3_.exit movl %ebp, %eax addq $56, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB70_2: .cfi_def_cfa_offset 112 .cfi_escape 0x2e, 0x00 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp168: .cfi_escape 0x2e, 0x00 callq _ZN6thrust6system12hip_categoryEv .Ltmp169: # %bb.3: .Ltmp170: .cfi_escape 0x2e, 0x00 movl $.L.str.15, %ecx movq %rbx, %rdi movl %r12d, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp171: # %bb.4: .cfi_escape 0x2e, 0x00 movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB70_11: .cfi_escape 0x2e, 0x00 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp179: .cfi_escape 0x2e, 0x00 callq _ZN6thrust6system12hip_categoryEv .Ltmp180: # %bb.12: .Ltmp181: movq %rax, %r14 .cfi_escape 0x2e, 0x00 movl $.L.str.16, %esi movq %rbx, %rdi callq _ZNSt13runtime_errorC2EPKc .Ltmp182: # %bb.13: movq $_ZTVN6thrust6system12system_errorE+16, (%rbx) movl %ebp, 16(%rbx) movq %r14, 24(%rbx) movq %rbx, %rax addq $48, %rax movq %rax, 32(%rbx) movq $0, 40(%rbx) movb $0, 48(%rbx) .Ltmp184: .cfi_escape 0x2e, 0x00 movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .Ltmp185: # %bb.14: # %.noexc32.i .LBB70_15: .Ltmp183: movq %rax, %r14 .cfi_escape 0x2e, 0x00 movq %rbx, %rdi callq __cxa_free_exception jmp .LBB70_22 .LBB70_5: .Ltmp172: movq %rax, %r14 .cfi_escape 0x2e, 0x00 movq %rbx, %rdi callq __cxa_free_exception jmp .LBB70_6 .LBB70_20: .Ltmp189: jmp .LBB70_21 .LBB70_19: .Ltmp186: .LBB70_21: # %.body.i movq %rax, %r14 .LBB70_22: # %.body.i .cfi_escape 0x2e, 0x00 leaq 32(%rsp), %rdi callq _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev .LBB70_6: # %common.resume.i .cfi_escape 0x2e, 0x00 movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end70: .size _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7maximumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_, .Lfunc_end70-_ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7maximumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ .cfi_endproc .section .gcc_except_table._ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7maximumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_,"aG",@progbits,_ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7maximumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_,comdat .p2align 2, 0x0 GCC_except_table70: .Lexception17: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end17-.Lcst_begin17 .Lcst_begin17: .uleb128 .Lfunc_begin17-.Lfunc_begin17 # >> Call Site 1 << .uleb128 .Ltmp173-.Lfunc_begin17 # Call between .Lfunc_begin17 and .Ltmp173 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp173-.Lfunc_begin17 # >> Call Site 2 << .uleb128 .Ltmp178-.Ltmp173 # Call between .Ltmp173 and .Ltmp178 .uleb128 .Ltmp186-.Lfunc_begin17 # jumps to .Ltmp186 .byte 0 # On action: cleanup .uleb128 .Ltmp187-.Lfunc_begin17 # >> Call Site 3 << .uleb128 .Ltmp188-.Ltmp187 # Call between .Ltmp187 and .Ltmp188 .uleb128 .Ltmp189-.Lfunc_begin17 # jumps to .Ltmp189 .byte 0 # On action: cleanup .uleb128 .Ltmp188-.Lfunc_begin17 # >> Call Site 4 << .uleb128 .Ltmp168-.Ltmp188 # Call between .Ltmp188 and .Ltmp168 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp168-.Lfunc_begin17 # >> Call Site 5 << .uleb128 .Ltmp171-.Ltmp168 # Call between .Ltmp168 and .Ltmp171 .uleb128 .Ltmp172-.Lfunc_begin17 # jumps to .Ltmp172 .byte 0 # On action: cleanup .uleb128 .Ltmp171-.Lfunc_begin17 # >> Call Site 6 << .uleb128 .Ltmp179-.Ltmp171 # Call between .Ltmp171 and .Ltmp179 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp179-.Lfunc_begin17 # >> Call Site 7 << .uleb128 .Ltmp182-.Ltmp179 # Call between .Ltmp179 and .Ltmp182 .uleb128 .Ltmp183-.Lfunc_begin17 # jumps to .Ltmp183 .byte 0 # On action: cleanup .uleb128 .Ltmp184-.Lfunc_begin17 # >> Call Site 8 << .uleb128 .Ltmp185-.Ltmp184 # Call between .Ltmp184 and .Ltmp185 .uleb128 .Ltmp186-.Lfunc_begin17 # jumps to .Ltmp186 .byte 0 # On action: cleanup .uleb128 .Ltmp185-.Lfunc_begin17 # >> Call Site 9 << .uleb128 .Lfunc_end70-.Ltmp185 # Call between .Ltmp185 and .Lfunc_end70 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end17: .p2align 2, 0x0 # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .LCPI71_0: .quad 0x41cdcd6500000000 # double 1.0E+9 .LCPI71_1: .quad 0x408f400000000000 # double 1000 .section .text._ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,"axG",@progbits,_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,comdat .weak _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .type _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,@function _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb: # @_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $1624, %rsp # imm = 0x658 .cfi_def_cfa_offset 1680 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %r9, %rbx movl %r8d, %r15d movq %rcx, %r13 movq %rdx, 48(%rsp) # 8-byte Spill movq %rsi, %rbp movq %rdi, %r12 movq 1680(%rsp), %r14 testq $-3, %r14 jne .LBB71_1 # %bb.3: # %_ZN7rocprim6detail22get_device_from_streamEP12ihipStream_tRi.exit.i leaq 40(%rsp), %rdi callq hipGetDevice testl %eax, %eax jne .LBB71_60 # %bb.4: # %thread-pre-split.i movl 40(%rsp), %esi jmp .LBB71_5 .LBB71_1: movq %r14, %rdi callq hipGetStreamDeviceId movl %eax, %esi movl %eax, 40(%rsp) testl %eax, %eax js .LBB71_2 .LBB71_5: # %_ZN7rocprim6detail22get_device_from_streamEP12ihipStream_tRi.exit.thread.i movl $999, %eax # imm = 0x3E7 cmpl $511, %esi # imm = 0x1FF ja .LBB71_60 # %bb.6: movq %rbx, 72(%rsp) # 8-byte Spill movl %esi, %ebx movl _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache(,%rbx,4), %edi testl %edi, %edi je .LBB71_8 # %bb.7: # %_ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE.exit.thread220 movq %r13, 32(%rsp) # 8-byte Spill movl %r15d, 4(%rsp) # 4-byte Spill .LBB71_10: callq _ZN7rocprim6detail20dispatch_target_archINS0_21wrapped_reduce_configINS_14default_configEdEEEEDaNS0_11target_archE movq %rdx, 8(%rsp) # 8-byte Spill movq %rax, %r13 shrq $32, %r13 movq %rax, 24(%rsp) # 8-byte Spill imull %eax, %r13d movq 72(%rsp), %r15 # 8-byte Reload leaq (%r15,%r13), %rax decq %rax xorl %ecx, %ecx xorl %edx, %edx divq %r13 movq %rcx, 152(%rsp) movq %rcx, 40(%rsp) movq %rcx, 64(%rsp) cmpq $2, %rax jb .LBB71_13 # %bb.11: movzbl 1688(%rsp), %r10d leaq 64(%rsp), %rsi xorl %edi, %edi xorl %edx, %edx movq 32(%rsp), %rcx # 8-byte Reload movl 4(%rsp), %r8d # 4-byte Reload movq %rax, %rbx movq %rax, %r9 pushq %r10 .cfi_adjust_cfa_offset 8 pushq %r14 .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 testl %eax, %eax jne .LBB71_60 # %bb.12: # %._crit_edge261 movq 64(%rsp), %rcx movq %rbx, %rax .LBB71_13: movq %rax, 16(%rsp) # 8-byte Spill leaq (,%rax,8), %rax xorl %edx, %edx cmpq %r15, %r13 cmovbq %rax, %rdx leaq 152(%rsp), %rax movq %rax, 104(%rsp) movq %rdx, 112(%rsp) movl $8, %eax movq %rax, 120(%rsp) leaq 40(%rsp), %rdx movq %rdx, 128(%rsp) movq %rcx, 136(%rsp) movq %rax, 144(%rsp) subq $48, %rsp .cfi_adjust_cfa_offset 48 movupd 152(%rsp), %xmm0 movups 168(%rsp), %xmm1 movups 184(%rsp), %xmm2 movups %xmm2, 32(%rsp) movups %xmm1, 16(%rsp) movupd %xmm0, (%rsp) movq %r12, %rdi movq %rbp, %rsi callq _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIdEENS4_IvEEEEEEE10hipError_tPvRmT_ addq $48, %rsp .cfi_adjust_cfa_offset -48 testq %r12, %r12 je .LBB71_60 # %bb.14: testl %eax, %eax jne .LBB71_60 # %bb.15: movq 8(%rsp), %rax # 8-byte Reload # kill: def $eax killed $eax killed $rax xorl %edx, %edx divl %r13d # kill: def $eax killed $eax def $rax cmpl $1, %eax adcl $0, %eax movq %rax, 56(%rsp) # 8-byte Spill cmpb $0, 1688(%rsp) je .LBB71_40 # %bb.16: movl $_ZSt4cout, %edi movl $.L.str.17, %esi movl $11, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl 24(%rsp), %r12d # 4-byte Reload movl $_ZSt4cout, %edi movq %r12, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 3(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) movq %r15, %rbx je .LBB71_18 # %bb.17: leaq 3(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB71_19 .LBB71_2: movl $400, %eax # imm = 0x190 jmp .LBB71_60 .LBB71_8: leaq 152(%rsp), %rdi callq hipGetDevicePropertiesR0600 testl %eax, %eax jne .LBB71_60 # %bb.9: # %_ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE.exit.thread225 movq %r13, 32(%rsp) # 8-byte Spill movl %r15d, 4(%rsp) # 4-byte Spill leaq 1312(%rsp), %r15 leaq 1568(%rsp), %rsi movq %r15, %rdi callq _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag subq %r15, %rax movq %r15, %rdi movq %rax, %rsi callq _ZN7rocprim6detail25get_target_arch_from_nameEPKcm movl %eax, %edi xchgl %eax, _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache(,%rbx,4) jmp .LBB71_10 .LBB71_40: # %.thread244 cmpq $1, 16(%rsp) # 8-byte Folded Reload movq %r15, %rbx ja .LBB71_29 # %bb.41: # %.thread244..thread245_crit_edge movl 24(%rsp), %r12d # 4-byte Reload xorl %eax, %eax jmp .LBB71_52 .LBB71_18: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB71_19: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit movl $_ZSt4cout, %edi movl $.L.str.18, %esi movl $17, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 16(%rsp), %rsi # 8-byte Reload callq _ZNSo9_M_insertImEERSoT_ movb $10, 3(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB71_21 # %bb.20: leaq 3(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB71_22 .LBB71_21: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB71_22: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit163 movl $_ZSt4cout, %edi movl $.L.str.19, %esi movl $23, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 56(%rsp), %rsi # 8-byte Reload callq _ZNSo9_M_insertImEERSoT_ movb $10, 3(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB71_24 # %bb.23: leaq 3(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB71_25 .LBB71_24: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB71_25: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit166 movl $_ZSt4cout, %edi movl $.L.str.20, %esi movl $16, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r13, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 3(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB71_27 # %bb.26: leaq 3(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB71_28 .LBB71_27: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB71_28: cmpq $1, 16(%rsp) # 8-byte Folded Reload jbe .LBB71_51 .LBB71_29: leaq -1(%rbx), %rcx movq 56(%rsp), %r15 # 8-byte Reload imulq %r13, %r15 leaq (%rcx,%r15), %rax xorl %edx, %edx movq %rdx, 8(%rsp) # 8-byte Spill xorl %edx, %edx divq %r15 movq %rax, 96(%rsp) # 8-byte Spill addq %r15, %rcx movb 1688(%rsp), %cl jb .LBB71_46 # %bb.30: # %.lr.ph leaq -1(%r13), %rax movq %rax, 88(%rsp) # 8-byte Spill movl 24(%rsp), %eax # 4-byte Reload btsq $32, %rax movq %rax, 24(%rsp) # 8-byte Spill xorl %ebx, %ebx xorl %r14d, %r14d xorl %eax, %eax movq %rax, 8(%rsp) # 8-byte Spill .LBB71_31: # =>This Inner Loop Header: Depth=1 movq 72(%rsp), %r12 # 8-byte Reload subq %r14, %r12 cmpq %r15, %r12 cmovaeq %r15, %r12 movq 88(%rsp), %rax # 8-byte Reload addq %r12, %rax xorl %edx, %edx divq %r13 movq %rax, %rbp testb %cl, %cl je .LBB71_33 # %bb.32: # in Loop: Header=BB71_31 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv movq %rax, 8(%rsp) # 8-byte Spill .LBB71_33: # in Loop: Header=BB71_31 Depth=1 movl %ebp, %edi movabsq $4294967296, %rax # imm = 0x100000000 orq %rax, %rdi movl $1, %esi movq 24(%rsp), %rdx # 8-byte Reload movl $1, %ecx xorl %r8d, %r8d movq 1680(%rsp), %r9 callq __hipPushCallConfiguration testl %eax, %eax jne .LBB71_35 # %bb.34: # in Loop: Header=BB71_31 Depth=1 movq 48(%rsp), %rax # 8-byte Reload leaq (%rax,%r14,8), %rdi movq %rbx, %rdx imulq 56(%rsp), %rdx # 8-byte Folded Reload shlq $3, %rdx addq 152(%rsp), %rdx movq %r12, %rsi movl 4(%rsp), %ecx # 4-byte Reload callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .LBB71_35: # in Loop: Header=BB71_31 Depth=1 callq hipGetLastError testl %eax, %eax movb 1688(%rsp), %cl jne .LBB71_42 # %bb.36: # in Loop: Header=BB71_31 Depth=1 testb %cl, %cl je .LBB71_42 # %bb.37: # in Loop: Header=BB71_31 Depth=1 movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r12, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 1680(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax jne .LBB71_60 # %bb.38: # in Loop: Header=BB71_31 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv subq 8(%rsp), %rax # 8-byte Folded Reload cvtsi2sd %rax, %xmm0 divsd .LCPI71_0(%rip), %xmm0 movsd %xmm0, 80(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.24, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 80(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI71_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %r12 movl $.L.str.25, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movb $10, 3(%rsp) movq (%r12), %rax movq -24(%rax), %rax cmpq $0, 16(%r12,%rax) je .LBB71_43 # %bb.39: # in Loop: Header=BB71_31 Depth=1 movl $1, %edx movq %r12, %rdi leaq 3(%rsp), %rsi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB71_44 .LBB71_42: # in Loop: Header=BB71_31 Depth=1 testl %eax, %eax je .LBB71_45 jmp .LBB71_60 .LBB71_43: # in Loop: Header=BB71_31 Depth=1 movq %r12, %rdi movl $10, %esi callq _ZNSo3putEc .LBB71_44: # in Loop: Header=BB71_31 Depth=1 movb 1688(%rsp), %cl .LBB71_45: # in Loop: Header=BB71_31 Depth=1 incq %rbx addq %r15, %r14 cmpq 96(%rsp), %rbx # 8-byte Folded Reload jb .LBB71_31 .LBB71_46: # %._crit_edge testb %cl, %cl je .LBB71_48 # %bb.47: callq _ZNSt6chrono3_V212system_clock3nowEv movb 1688(%rsp), %cl movq %rax, 8(%rsp) # 8-byte Spill .LBB71_48: movq 40(%rsp), %rdi movq 152(%rsp), %rdx movzbl %cl, %eax leaq 64(%rsp), %rsi movl %ecx, %ebp movq 32(%rsp), %rcx # 8-byte Reload movl 4(%rsp), %r8d # 4-byte Reload movq 16(%rsp), %r9 # 8-byte Reload pushq %rax .cfi_adjust_cfa_offset 8 movq 1688(%rsp), %rbx pushq %rbx .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 testl %eax, %eax jne .LBB71_61 # %bb.49: testb %bpl, %bpl je .LBB71_61 # %bb.50: movl $_ZSt4cout, %edi movl $.L.str.26, %esi movl $20, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 16(%rsp), %rsi # 8-byte Reload callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi jmp .LBB71_57 .LBB71_51: callq _ZNSt6chrono3_V212system_clock3nowEv .LBB71_52: # %.thread245 movq %rax, 8(%rsp) # 8-byte Spill movl 4(%rsp), %ebp # 4-byte Reload movq 32(%rsp), %r15 # 8-byte Reload btsq $32, %r12 movabsq $4294967296, %rdi # imm = 0x100000000 orq $1, %rdi movl $1, %esi movq %r12, %rdx movl $1, %ecx xorl %r8d, %r8d movq %r14, %r9 callq __hipPushCallConfiguration testl %eax, %eax jne .LBB71_54 # %bb.53: movq 48(%rsp), %rdi # 8-byte Reload movq %rbx, %rsi movq %r15, %rdx movl %ebp, %ecx callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .LBB71_54: callq hipGetLastError testl %eax, %eax jne .LBB71_61 # %bb.55: cmpb $0, 1688(%rsp) je .LBB71_61 # %bb.56: movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %rbx, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %r14, %rdi .LBB71_57: callq hipStreamSynchronize testl %eax, %eax jne .LBB71_60 # %bb.58: # %.sink.split callq _ZNSt6chrono3_V212system_clock3nowEv subq 8(%rsp), %rax # 8-byte Folded Reload cvtsi2sd %rax, %xmm0 divsd .LCPI71_0(%rip), %xmm0 movsd %xmm0, 48(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.24, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 48(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI71_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %rbx movl $.L.str.25, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi movl $10, %esi callq _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c jmp .LBB71_59 .LBB71_61: testl %eax, %eax jne .LBB71_60 .LBB71_59: xorl %eax, %eax .LBB71_60: addq $1624, %rsp # imm = 0x658 .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end71: .size _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb, .Lfunc_end71-_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .LCPI72_0: .quad 0x41cdcd6500000000 # double 1.0E+9 .LCPI72_1: .quad 0x408f400000000000 # double 1000 .section .text._ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,"axG",@progbits,_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,comdat .weak _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .type _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,@function _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb: # @_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $184, %rsp .cfi_def_cfa_offset 240 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %r9, %r15 movl %r8d, %r12d movq %rcx, %r13 movq %rdx, %r14 movq %rsi, %rbx movq %rdi, 16(%rsp) # 8-byte Spill movq 240(%rsp), %rbp leaq 84(%rsp), %rsi movq %rbp, %rdi callq _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE testl %eax, %eax je .LBB72_1 .LBB72_52: addq $184, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB72_1: .cfi_def_cfa_offset 240 movq %rbx, 48(%rsp) # 8-byte Spill movq %r14, 88(%rsp) # 8-byte Spill movq %r13, 56(%rsp) # 8-byte Spill movl %r12d, 28(%rsp) # 4-byte Spill movl 84(%rsp), %edi callq _ZN7rocprim6detail20dispatch_target_archINS0_21wrapped_reduce_configINS_14default_configEdEEEEDaNS0_11target_archE movq %rax, %r12 movq %r15, %rsi movq %rdx, %r13 movq %rax, %r15 shrq $32, %r15 imull %r12d, %r15d leaq (%rsi,%r15), %rax decq %rax xorl %ecx, %ecx xorl %edx, %edx divq %r15 movq %rax, %r14 movq %rcx, 72(%rsp) movq %rcx, 96(%rsp) movq %rcx, 64(%rsp) cmpq $2, %rax movq %rsi, 32(%rsp) # 8-byte Spill movq 16(%rsp), %rbx # 8-byte Reload jb .LBB72_4 # %bb.2: movzbl 248(%rsp), %eax leaq 64(%rsp), %rsi xorl %edi, %edi xorl %edx, %edx movq 56(%rsp), %rcx # 8-byte Reload movl 28(%rsp), %r8d # 4-byte Reload movq %r14, %r9 pushq %rax .cfi_adjust_cfa_offset 8 pushq %rbp .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 testl %eax, %eax jne .LBB72_52 # %bb.3: # %._crit_edge245 movq 64(%rsp), %rcx movq 32(%rsp), %rsi # 8-byte Reload .LBB72_4: leaq (,%r14,8), %rax xorl %edx, %edx cmpq %rsi, %r15 cmovbq %rax, %rdx leaq 72(%rsp), %rax movq %rax, 136(%rsp) movq %rdx, 144(%rsp) movl $8, %eax movq %rax, 152(%rsp) leaq 96(%rsp), %rdx movq %rdx, 160(%rsp) movq %rcx, 168(%rsp) movq %rax, 176(%rsp) subq $48, %rsp .cfi_adjust_cfa_offset 48 movupd 184(%rsp), %xmm0 movups 200(%rsp), %xmm1 movups 216(%rsp), %xmm2 movups %xmm2, 32(%rsp) movups %xmm1, 16(%rsp) movupd %xmm0, (%rsp) movq %rbx, %rdi movq 96(%rsp), %rsi # 8-byte Reload callq _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIdEENS4_IvEEEEEEE10hipError_tPvRmT_ addq $48, %rsp .cfi_adjust_cfa_offset -48 testq %rbx, %rbx je .LBB72_52 # %bb.5: testl %eax, %eax jne .LBB72_52 # %bb.6: movl %r13d, %eax xorl %edx, %edx divl %r15d # kill: def $eax killed $eax def $rax cmpl $1, %eax adcl $0, %eax movq %rax, 40(%rsp) # 8-byte Spill cmpb $0, 248(%rsp) je .LBB72_31 # %bb.7: movl $_ZSt4cout, %edi movl $.L.str.17, %esi movl $11, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl %r12d, %ebx movl $_ZSt4cout, %edi movq %rbx, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) movq 32(%rsp), %r13 # 8-byte Reload je .LBB72_9 # %bb.8: leaq 15(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB72_10 .LBB72_31: # %.thread228 cmpq $1, %r14 movq 32(%rsp), %r13 # 8-byte Reload ja .LBB72_20 # %bb.32: # %.thread228..thread229_crit_edge movl %r12d, %ebx xorl %eax, %eax jmp .LBB72_45 .LBB72_9: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB72_10: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit movl $_ZSt4cout, %edi movl $.L.str.18, %esi movl $17, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r14, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB72_12 # %bb.11: leaq 15(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB72_13 .LBB72_12: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB72_13: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit161 movl $_ZSt4cout, %edi movl $.L.str.19, %esi movl $23, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 40(%rsp), %rsi # 8-byte Reload callq _ZNSo9_M_insertImEERSoT_ movb $10, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB72_15 # %bb.14: leaq 15(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB72_16 .LBB72_15: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB72_16: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit164 movl $_ZSt4cout, %edi movl $.L.str.20, %esi movl $16, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r15, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB72_18 # %bb.17: leaq 15(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB72_19 .LBB72_18: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB72_19: cmpq $1, %r14 jbe .LBB72_44 .LBB72_20: movq %r14, 104(%rsp) # 8-byte Spill leaq -1(%r13), %rcx movq 40(%rsp), %rbx # 8-byte Reload imulq %r15, %rbx leaq (%rcx,%rbx), %rax xorl %edx, %edx movq %rdx, 16(%rsp) # 8-byte Spill xorl %edx, %edx divq %rbx movq %rax, 48(%rsp) # 8-byte Spill addq %rbx, %rcx movb 248(%rsp), %cl jb .LBB72_37 # %bb.21: # %.lr.ph leaq -1(%r15), %rax movq %rax, 128(%rsp) # 8-byte Spill movl %r12d, %eax btsq $32, %rax movq %rax, 120(%rsp) # 8-byte Spill xorl %r12d, %r12d xorl %r14d, %r14d xorl %eax, %eax movq %rax, 16(%rsp) # 8-byte Spill .LBB72_22: # =>This Inner Loop Header: Depth=1 subq %r14, %r13 cmpq %rbx, %r13 cmovaeq %rbx, %r13 movq 128(%rsp), %rax # 8-byte Reload addq %r13, %rax xorl %edx, %edx divq %r15 movq %rax, %rbp testb %cl, %cl je .LBB72_24 # %bb.23: # in Loop: Header=BB72_22 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv movq %rax, 16(%rsp) # 8-byte Spill .LBB72_24: # in Loop: Header=BB72_22 Depth=1 movl %ebp, %edi movabsq $4294967296, %rax # imm = 0x100000000 orq %rax, %rdi movl $1, %esi movq 120(%rsp), %rdx # 8-byte Reload movl $1, %ecx xorl %r8d, %r8d movq 240(%rsp), %r9 callq __hipPushCallConfiguration testl %eax, %eax jne .LBB72_26 # %bb.25: # in Loop: Header=BB72_22 Depth=1 movq 88(%rsp), %rax # 8-byte Reload leaq (%rax,%r14,8), %rdi movq %r12, %rdx imulq 40(%rsp), %rdx # 8-byte Folded Reload shlq $3, %rdx addq 72(%rsp), %rdx movq %r13, %rsi movl 28(%rsp), %ecx # 4-byte Reload callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .LBB72_26: # in Loop: Header=BB72_22 Depth=1 callq hipGetLastError testl %eax, %eax movb 248(%rsp), %cl jne .LBB72_33 # %bb.27: # in Loop: Header=BB72_22 Depth=1 testb %cl, %cl je .LBB72_33 # %bb.28: # in Loop: Header=BB72_22 Depth=1 movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r13, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 240(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax jne .LBB72_52 # %bb.29: # in Loop: Header=BB72_22 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv subq 16(%rsp), %rax # 8-byte Folded Reload cvtsi2sd %rax, %xmm0 divsd .LCPI72_0(%rip), %xmm0 movsd %xmm0, 112(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.24, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 112(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI72_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %r13 movl $.L.str.25, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movb $10, 15(%rsp) movq (%r13), %rax movq -24(%rax), %rax cmpq $0, 16(%r13,%rax) je .LBB72_34 # %bb.30: # in Loop: Header=BB72_22 Depth=1 movl $1, %edx movq %r13, %rdi leaq 15(%rsp), %rsi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB72_35 .LBB72_33: # in Loop: Header=BB72_22 Depth=1 testl %eax, %eax je .LBB72_36 jmp .LBB72_52 .LBB72_34: # in Loop: Header=BB72_22 Depth=1 movq %r13, %rdi movl $10, %esi callq _ZNSo3putEc .LBB72_35: # in Loop: Header=BB72_22 Depth=1 movb 248(%rsp), %cl .LBB72_36: # in Loop: Header=BB72_22 Depth=1 incq %r12 addq %rbx, %r14 cmpq 48(%rsp), %r12 # 8-byte Folded Reload movq 32(%rsp), %r13 # 8-byte Reload jb .LBB72_22 .LBB72_37: # %._crit_edge testb %cl, %cl je .LBB72_39 # %bb.38: callq _ZNSt6chrono3_V212system_clock3nowEv movb 248(%rsp), %cl movq %rax, 16(%rsp) # 8-byte Spill .LBB72_39: movq 96(%rsp), %rdi movq 72(%rsp), %rdx movzbl %cl, %eax leaq 64(%rsp), %rsi movl %ecx, %ebp movq 56(%rsp), %rcx # 8-byte Reload movl 28(%rsp), %r8d # 4-byte Reload movq 104(%rsp), %r14 # 8-byte Reload movq %r14, %r9 pushq %rax .cfi_adjust_cfa_offset 8 movq 248(%rsp), %rbx pushq %rbx .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 testl %eax, %eax jne .LBB72_50 # %bb.40: testb %bpl, %bpl je .LBB72_50 # %bb.41: movl $_ZSt4cout, %edi movl $.L.str.26, %esi movl $20, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r14, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi jmp .LBB72_42 .LBB72_44: callq _ZNSt6chrono3_V212system_clock3nowEv .LBB72_45: # %.thread229 movq %rax, 16(%rsp) # 8-byte Spill btsq $32, %rbx movabsq $4294967296, %rdi # imm = 0x100000000 orq $1, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d movq %rbp, %r9 callq __hipPushCallConfiguration testl %eax, %eax movq 88(%rsp), %rdi # 8-byte Reload jne .LBB72_47 # %bb.46: movq %r13, %rsi movq 56(%rsp), %rdx # 8-byte Reload movl 28(%rsp), %ecx # 4-byte Reload callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .LBB72_47: callq hipGetLastError testl %eax, %eax jne .LBB72_50 # %bb.48: cmpb $0, 248(%rsp) je .LBB72_50 # %bb.49: movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r13, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbp, %rdi .LBB72_42: callq hipStreamSynchronize testl %eax, %eax jne .LBB72_52 # %bb.43: # %.sink.split callq _ZNSt6chrono3_V212system_clock3nowEv subq 16(%rsp), %rax # 8-byte Folded Reload cvtsi2sd %rax, %xmm0 divsd .LCPI72_0(%rip), %xmm0 movsd %xmm0, 16(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.24, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 16(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI72_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %rbx movl $.L.str.25, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi movl $10, %esi callq _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c jmp .LBB72_51 .LBB72_50: testl %eax, %eax jne .LBB72_52 .LBB72_51: xorl %eax, %eax jmp .LBB72_52 .Lfunc_end72: .size _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb, .Lfunc_end72-_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7maximumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 3(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end73: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_, .Lfunc_end73-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 3(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end74: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_, .Lfunc_end74-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 3(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end75: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_, .Lfunc_end75-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 3(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end76: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_, .Lfunc_end76-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .text._ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7minimumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_,"axG",@progbits,_ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7minimumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_,comdat .weak _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7minimumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ # -- Begin function _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7minimumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ .p2align 1, 0x90 .type _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7minimumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_,@function _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7minimumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_: # @_ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7minimumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ .Lfunc_begin18: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception18 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $56, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movl %ecx, %ebp testq %rdx, %rdx je .LBB77_18 # %bb.1: movq %rdx, %r14 movq %rsi, %rcx movq %rdi, %r13 xorl %eax, %eax leaq 8(%rsp), %rsi movq %rax, (%rsi) .cfi_escape 0x2e, 0x10 xorl %edi, %edi movq %rcx, 24(%rsp) # 8-byte Spill movq %rcx, %rdx xorl %ecx, %ecx movl %ebp, %r8d movq %r14, %r9 pushq $0 .cfi_adjust_cfa_offset 8 pushq %rax .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 movl %eax, %r12d .cfi_escape 0x2e, 0x00 callq hipGetLastError testl %r12d, %r12d jne .LBB77_2 # %bb.7: # %.noexc.i movq 8(%rsp), %rax xorl %ecx, %ecx testb $3, %al setne %cl leaq (%rax,%rcx,4), %r12 andq $-4, %r12 leaq 4(%r12), %rax cmpq $5, %rax movl $4, %ebx cmovaeq %rax, %rbx .cfi_escape 0x2e, 0x00 callq hipGetLastError leaq 32(%rsp), %r15 movq %r13, 16(%rsp) # 8-byte Spill movq %r13, (%r15) xorps %xmm0, %xmm0 movups %xmm0, 8(%r15) .cfi_escape 0x2e, 0x00 movq %r15, %rdi movq %rbx, %rsi callq _ZN6thrust6detail19temporary_allocatorIhNS_11hip_rocprim3tagEE8allocateEm movq %rax, %r13 movq %rax, 8(%r15) movq %rbx, 16(%r15) .Ltmp195: .cfi_escape 0x2e, 0x00 callq hipGetLastError .Ltmp196: # %bb.8: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_t.exit.i .Ltmp197: addq %r13, %r12 .cfi_escape 0x2e, 0x10 leaq 8(%rsp), %rsi movq %r13, %rdi movq 24(%rsp), %rdx # 8-byte Reload movq %r12, %rcx movl %ebp, %r8d movq %r14, %r9 pushq $0 .cfi_adjust_cfa_offset 8 pushq $0 .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 .Ltmp198: # %bb.9: # %_ZN7rocprim6reduceINS_14default_configEN6thrust6detail15normal_iteratorINS2_10device_ptrIdEEEEPiiNS2_7minimumIdEEEE10hipError_tPvRmT0_T1_T2_mT3_P12ihipStream_tb.exit.i .Ltmp199: movl %eax, %ebp .cfi_escape 0x2e, 0x00 callq hipGetLastError .Ltmp200: # %bb.10: # %.noexc31.i testl %ebp, %ebp jne .LBB77_11 # %bb.16: # %_ZN6thrust11hip_rocprim14throw_on_errorE10hipError_tPKc.exit35.i .Ltmp209: .cfi_escape 0x2e, 0x00 leaq 3(%rsp), %rsi leaq 4(%rsp), %r8 movl $1, %ecx movq 16(%rsp), %rdi # 8-byte Reload movq %r12, %rdx callq _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagEPimS8_EET3_RNS_16execution_policyIT_EERNSA_IT0_EET1_T2_S9_NS_6detail17integral_constantIbLb1EEE .Ltmp210: # %bb.17: movl 4(%rsp), %ebp .cfi_escape 0x2e, 0x00 leaq 32(%rsp), %rdi callq _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev .LBB77_18: # %_ZN6thrust11hip_rocprim8__reduce6reduceINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7minimumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SB_T3_.exit movl %ebp, %eax addq $56, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB77_2: .cfi_def_cfa_offset 112 .cfi_escape 0x2e, 0x00 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp190: .cfi_escape 0x2e, 0x00 callq _ZN6thrust6system12hip_categoryEv .Ltmp191: # %bb.3: .Ltmp192: .cfi_escape 0x2e, 0x00 movl $.L.str.15, %ecx movq %rbx, %rdi movl %r12d, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp193: # %bb.4: .cfi_escape 0x2e, 0x00 movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB77_11: .cfi_escape 0x2e, 0x00 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp201: .cfi_escape 0x2e, 0x00 callq _ZN6thrust6system12hip_categoryEv .Ltmp202: # %bb.12: .Ltmp203: movq %rax, %r14 .cfi_escape 0x2e, 0x00 movl $.L.str.16, %esi movq %rbx, %rdi callq _ZNSt13runtime_errorC2EPKc .Ltmp204: # %bb.13: movq $_ZTVN6thrust6system12system_errorE+16, (%rbx) movl %ebp, 16(%rbx) movq %r14, 24(%rbx) movq %rbx, %rax addq $48, %rax movq %rax, 32(%rbx) movq $0, 40(%rbx) movb $0, 48(%rbx) .Ltmp206: .cfi_escape 0x2e, 0x00 movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .Ltmp207: # %bb.14: # %.noexc32.i .LBB77_15: .Ltmp205: movq %rax, %r14 .cfi_escape 0x2e, 0x00 movq %rbx, %rdi callq __cxa_free_exception jmp .LBB77_22 .LBB77_5: .Ltmp194: movq %rax, %r14 .cfi_escape 0x2e, 0x00 movq %rbx, %rdi callq __cxa_free_exception jmp .LBB77_6 .LBB77_20: .Ltmp211: jmp .LBB77_21 .LBB77_19: .Ltmp208: .LBB77_21: # %.body.i movq %rax, %r14 .LBB77_22: # %.body.i .cfi_escape 0x2e, 0x00 leaq 32(%rsp), %rdi callq _ZN6thrust6detail18contiguous_storageIhNS0_18no_throw_allocatorINS0_19temporary_allocatorIhNS_11hip_rocprim3tagEEEEEED2Ev .LBB77_6: # %common.resume.i .cfi_escape 0x2e, 0x00 movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end77: .size _ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7minimumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_, .Lfunc_end77-_ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7minimumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_ .cfi_endproc .section .gcc_except_table._ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7minimumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_,"aG",@progbits,_ZZN6thrust11hip_rocprim8reduce_nINS0_3tagENS_6detail15normal_iteratorINS_10device_ptrIdEEEEliNS_7minimumIdEEEET2_RNS0_16execution_policyIT_EET0_T1_SA_T3_EN10workaround3parERNSB_IS2_EES7_liS9_,comdat .p2align 2, 0x0 GCC_except_table77: .Lexception18: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end18-.Lcst_begin18 .Lcst_begin18: .uleb128 .Lfunc_begin18-.Lfunc_begin18 # >> Call Site 1 << .uleb128 .Ltmp195-.Lfunc_begin18 # Call between .Lfunc_begin18 and .Ltmp195 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp195-.Lfunc_begin18 # >> Call Site 2 << .uleb128 .Ltmp200-.Ltmp195 # Call between .Ltmp195 and .Ltmp200 .uleb128 .Ltmp208-.Lfunc_begin18 # jumps to .Ltmp208 .byte 0 # On action: cleanup .uleb128 .Ltmp209-.Lfunc_begin18 # >> Call Site 3 << .uleb128 .Ltmp210-.Ltmp209 # Call between .Ltmp209 and .Ltmp210 .uleb128 .Ltmp211-.Lfunc_begin18 # jumps to .Ltmp211 .byte 0 # On action: cleanup .uleb128 .Ltmp210-.Lfunc_begin18 # >> Call Site 4 << .uleb128 .Ltmp190-.Ltmp210 # Call between .Ltmp210 and .Ltmp190 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp190-.Lfunc_begin18 # >> Call Site 5 << .uleb128 .Ltmp193-.Ltmp190 # Call between .Ltmp190 and .Ltmp193 .uleb128 .Ltmp194-.Lfunc_begin18 # jumps to .Ltmp194 .byte 0 # On action: cleanup .uleb128 .Ltmp193-.Lfunc_begin18 # >> Call Site 6 << .uleb128 .Ltmp201-.Ltmp193 # Call between .Ltmp193 and .Ltmp201 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp201-.Lfunc_begin18 # >> Call Site 7 << .uleb128 .Ltmp204-.Ltmp201 # Call between .Ltmp201 and .Ltmp204 .uleb128 .Ltmp205-.Lfunc_begin18 # jumps to .Ltmp205 .byte 0 # On action: cleanup .uleb128 .Ltmp206-.Lfunc_begin18 # >> Call Site 8 << .uleb128 .Ltmp207-.Ltmp206 # Call between .Ltmp206 and .Ltmp207 .uleb128 .Ltmp208-.Lfunc_begin18 # jumps to .Ltmp208 .byte 0 # On action: cleanup .uleb128 .Ltmp207-.Lfunc_begin18 # >> Call Site 9 << .uleb128 .Lfunc_end77-.Ltmp207 # Call between .Ltmp207 and .Lfunc_end77 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end18: .p2align 2, 0x0 # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .LCPI78_0: .quad 0x41cdcd6500000000 # double 1.0E+9 .LCPI78_1: .quad 0x408f400000000000 # double 1000 .section .text._ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,"axG",@progbits,_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,comdat .weak _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .type _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,@function _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb: # @_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $1624, %rsp # imm = 0x658 .cfi_def_cfa_offset 1680 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %r9, %rbx movl %r8d, %r15d movq %rcx, %r13 movq %rdx, 48(%rsp) # 8-byte Spill movq %rsi, %rbp movq %rdi, %r12 movq 1680(%rsp), %r14 testq $-3, %r14 jne .LBB78_1 # %bb.3: # %_ZN7rocprim6detail22get_device_from_streamEP12ihipStream_tRi.exit.i leaq 40(%rsp), %rdi callq hipGetDevice testl %eax, %eax jne .LBB78_60 # %bb.4: # %thread-pre-split.i movl 40(%rsp), %esi jmp .LBB78_5 .LBB78_1: movq %r14, %rdi callq hipGetStreamDeviceId movl %eax, %esi movl %eax, 40(%rsp) testl %eax, %eax js .LBB78_2 .LBB78_5: # %_ZN7rocprim6detail22get_device_from_streamEP12ihipStream_tRi.exit.thread.i movl $999, %eax # imm = 0x3E7 cmpl $511, %esi # imm = 0x1FF ja .LBB78_60 # %bb.6: movq %rbx, 72(%rsp) # 8-byte Spill movl %esi, %ebx movl _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache(,%rbx,4), %edi testl %edi, %edi je .LBB78_8 # %bb.7: # %_ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE.exit.thread220 movq %r13, 32(%rsp) # 8-byte Spill movl %r15d, 4(%rsp) # 4-byte Spill .LBB78_10: callq _ZN7rocprim6detail20dispatch_target_archINS0_21wrapped_reduce_configINS_14default_configEdEEEEDaNS0_11target_archE movq %rdx, 8(%rsp) # 8-byte Spill movq %rax, %r13 shrq $32, %r13 movq %rax, 24(%rsp) # 8-byte Spill imull %eax, %r13d movq 72(%rsp), %r15 # 8-byte Reload leaq (%r15,%r13), %rax decq %rax xorl %ecx, %ecx xorl %edx, %edx divq %r13 movq %rcx, 152(%rsp) movq %rcx, 40(%rsp) movq %rcx, 64(%rsp) cmpq $2, %rax jb .LBB78_13 # %bb.11: movzbl 1688(%rsp), %r10d leaq 64(%rsp), %rsi xorl %edi, %edi xorl %edx, %edx movq 32(%rsp), %rcx # 8-byte Reload movl 4(%rsp), %r8d # 4-byte Reload movq %rax, %rbx movq %rax, %r9 pushq %r10 .cfi_adjust_cfa_offset 8 pushq %r14 .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 testl %eax, %eax jne .LBB78_60 # %bb.12: # %._crit_edge261 movq 64(%rsp), %rcx movq %rbx, %rax .LBB78_13: movq %rax, 16(%rsp) # 8-byte Spill leaq (,%rax,8), %rax xorl %edx, %edx cmpq %r15, %r13 cmovbq %rax, %rdx leaq 152(%rsp), %rax movq %rax, 104(%rsp) movq %rdx, 112(%rsp) movl $8, %eax movq %rax, 120(%rsp) leaq 40(%rsp), %rdx movq %rdx, 128(%rsp) movq %rcx, 136(%rsp) movq %rax, 144(%rsp) subq $48, %rsp .cfi_adjust_cfa_offset 48 movupd 152(%rsp), %xmm0 movups 168(%rsp), %xmm1 movups 184(%rsp), %xmm2 movups %xmm2, 32(%rsp) movups %xmm1, 16(%rsp) movupd %xmm0, (%rsp) movq %r12, %rdi movq %rbp, %rsi callq _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIdEENS4_IvEEEEEEE10hipError_tPvRmT_ addq $48, %rsp .cfi_adjust_cfa_offset -48 testq %r12, %r12 je .LBB78_60 # %bb.14: testl %eax, %eax jne .LBB78_60 # %bb.15: movq 8(%rsp), %rax # 8-byte Reload # kill: def $eax killed $eax killed $rax xorl %edx, %edx divl %r13d # kill: def $eax killed $eax def $rax cmpl $1, %eax adcl $0, %eax movq %rax, 56(%rsp) # 8-byte Spill cmpb $0, 1688(%rsp) je .LBB78_40 # %bb.16: movl $_ZSt4cout, %edi movl $.L.str.17, %esi movl $11, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl 24(%rsp), %r12d # 4-byte Reload movl $_ZSt4cout, %edi movq %r12, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 3(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) movq %r15, %rbx je .LBB78_18 # %bb.17: leaq 3(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB78_19 .LBB78_2: movl $400, %eax # imm = 0x190 jmp .LBB78_60 .LBB78_8: leaq 152(%rsp), %rdi callq hipGetDevicePropertiesR0600 testl %eax, %eax jne .LBB78_60 # %bb.9: # %_ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE.exit.thread225 movq %r13, 32(%rsp) # 8-byte Spill movl %r15d, 4(%rsp) # 4-byte Spill leaq 1312(%rsp), %r15 leaq 1568(%rsp), %rsi movq %r15, %rdi callq _ZSt9__find_ifIPKcN9__gnu_cxx5__ops10_Iter_predIZN7rocprim6detail14parse_gcn_archES1_EUlRS0_E_EEET_SA_SA_T0_St26random_access_iterator_tag subq %r15, %rax movq %r15, %rdi movq %rax, %rsi callq _ZN7rocprim6detail25get_target_arch_from_nameEPKcm movl %eax, %edi xchgl %eax, _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache(,%rbx,4) jmp .LBB78_10 .LBB78_40: # %.thread244 cmpq $1, 16(%rsp) # 8-byte Folded Reload movq %r15, %rbx ja .LBB78_29 # %bb.41: # %.thread244..thread245_crit_edge movl 24(%rsp), %r12d # 4-byte Reload xorl %eax, %eax jmp .LBB78_52 .LBB78_18: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB78_19: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit movl $_ZSt4cout, %edi movl $.L.str.18, %esi movl $17, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 16(%rsp), %rsi # 8-byte Reload callq _ZNSo9_M_insertImEERSoT_ movb $10, 3(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB78_21 # %bb.20: leaq 3(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB78_22 .LBB78_21: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB78_22: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit163 movl $_ZSt4cout, %edi movl $.L.str.19, %esi movl $23, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 56(%rsp), %rsi # 8-byte Reload callq _ZNSo9_M_insertImEERSoT_ movb $10, 3(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB78_24 # %bb.23: leaq 3(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB78_25 .LBB78_24: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB78_25: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit166 movl $_ZSt4cout, %edi movl $.L.str.20, %esi movl $16, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r13, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 3(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB78_27 # %bb.26: leaq 3(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB78_28 .LBB78_27: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB78_28: cmpq $1, 16(%rsp) # 8-byte Folded Reload jbe .LBB78_51 .LBB78_29: leaq -1(%rbx), %rcx movq 56(%rsp), %r15 # 8-byte Reload imulq %r13, %r15 leaq (%rcx,%r15), %rax xorl %edx, %edx movq %rdx, 8(%rsp) # 8-byte Spill xorl %edx, %edx divq %r15 movq %rax, 96(%rsp) # 8-byte Spill addq %r15, %rcx movb 1688(%rsp), %cl jb .LBB78_46 # %bb.30: # %.lr.ph leaq -1(%r13), %rax movq %rax, 88(%rsp) # 8-byte Spill movl 24(%rsp), %eax # 4-byte Reload btsq $32, %rax movq %rax, 24(%rsp) # 8-byte Spill xorl %ebx, %ebx xorl %r14d, %r14d xorl %eax, %eax movq %rax, 8(%rsp) # 8-byte Spill .LBB78_31: # =>This Inner Loop Header: Depth=1 movq 72(%rsp), %r12 # 8-byte Reload subq %r14, %r12 cmpq %r15, %r12 cmovaeq %r15, %r12 movq 88(%rsp), %rax # 8-byte Reload addq %r12, %rax xorl %edx, %edx divq %r13 movq %rax, %rbp testb %cl, %cl je .LBB78_33 # %bb.32: # in Loop: Header=BB78_31 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv movq %rax, 8(%rsp) # 8-byte Spill .LBB78_33: # in Loop: Header=BB78_31 Depth=1 movl %ebp, %edi movabsq $4294967296, %rax # imm = 0x100000000 orq %rax, %rdi movl $1, %esi movq 24(%rsp), %rdx # 8-byte Reload movl $1, %ecx xorl %r8d, %r8d movq 1680(%rsp), %r9 callq __hipPushCallConfiguration testl %eax, %eax jne .LBB78_35 # %bb.34: # in Loop: Header=BB78_31 Depth=1 movq 48(%rsp), %rax # 8-byte Reload leaq (%rax,%r14,8), %rdi movq %rbx, %rdx imulq 56(%rsp), %rdx # 8-byte Folded Reload shlq $3, %rdx addq 152(%rsp), %rdx movq %r12, %rsi movl 4(%rsp), %ecx # 4-byte Reload callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .LBB78_35: # in Loop: Header=BB78_31 Depth=1 callq hipGetLastError testl %eax, %eax movb 1688(%rsp), %cl jne .LBB78_42 # %bb.36: # in Loop: Header=BB78_31 Depth=1 testb %cl, %cl je .LBB78_42 # %bb.37: # in Loop: Header=BB78_31 Depth=1 movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r12, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 1680(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax jne .LBB78_60 # %bb.38: # in Loop: Header=BB78_31 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv subq 8(%rsp), %rax # 8-byte Folded Reload cvtsi2sd %rax, %xmm0 divsd .LCPI78_0(%rip), %xmm0 movsd %xmm0, 80(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.24, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 80(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI78_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %r12 movl $.L.str.25, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movb $10, 3(%rsp) movq (%r12), %rax movq -24(%rax), %rax cmpq $0, 16(%r12,%rax) je .LBB78_43 # %bb.39: # in Loop: Header=BB78_31 Depth=1 movl $1, %edx movq %r12, %rdi leaq 3(%rsp), %rsi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB78_44 .LBB78_42: # in Loop: Header=BB78_31 Depth=1 testl %eax, %eax je .LBB78_45 jmp .LBB78_60 .LBB78_43: # in Loop: Header=BB78_31 Depth=1 movq %r12, %rdi movl $10, %esi callq _ZNSo3putEc .LBB78_44: # in Loop: Header=BB78_31 Depth=1 movb 1688(%rsp), %cl .LBB78_45: # in Loop: Header=BB78_31 Depth=1 incq %rbx addq %r15, %r14 cmpq 96(%rsp), %rbx # 8-byte Folded Reload jb .LBB78_31 .LBB78_46: # %._crit_edge testb %cl, %cl je .LBB78_48 # %bb.47: callq _ZNSt6chrono3_V212system_clock3nowEv movb 1688(%rsp), %cl movq %rax, 8(%rsp) # 8-byte Spill .LBB78_48: movq 40(%rsp), %rdi movq 152(%rsp), %rdx movzbl %cl, %eax leaq 64(%rsp), %rsi movl %ecx, %ebp movq 32(%rsp), %rcx # 8-byte Reload movl 4(%rsp), %r8d # 4-byte Reload movq 16(%rsp), %r9 # 8-byte Reload pushq %rax .cfi_adjust_cfa_offset 8 movq 1688(%rsp), %rbx pushq %rbx .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 testl %eax, %eax jne .LBB78_61 # %bb.49: testb %bpl, %bpl je .LBB78_61 # %bb.50: movl $_ZSt4cout, %edi movl $.L.str.26, %esi movl $20, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 16(%rsp), %rsi # 8-byte Reload callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi jmp .LBB78_57 .LBB78_51: callq _ZNSt6chrono3_V212system_clock3nowEv .LBB78_52: # %.thread245 movq %rax, 8(%rsp) # 8-byte Spill movl 4(%rsp), %ebp # 4-byte Reload movq 32(%rsp), %r15 # 8-byte Reload btsq $32, %r12 movabsq $4294967296, %rdi # imm = 0x100000000 orq $1, %rdi movl $1, %esi movq %r12, %rdx movl $1, %ecx xorl %r8d, %r8d movq %r14, %r9 callq __hipPushCallConfiguration testl %eax, %eax jne .LBB78_54 # %bb.53: movq 48(%rsp), %rdi # 8-byte Reload movq %rbx, %rsi movq %r15, %rdx movl %ebp, %ecx callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .LBB78_54: callq hipGetLastError testl %eax, %eax jne .LBB78_61 # %bb.55: cmpb $0, 1688(%rsp) je .LBB78_61 # %bb.56: movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %rbx, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %r14, %rdi .LBB78_57: callq hipStreamSynchronize testl %eax, %eax jne .LBB78_60 # %bb.58: # %.sink.split callq _ZNSt6chrono3_V212system_clock3nowEv subq 8(%rsp), %rax # 8-byte Folded Reload cvtsi2sd %rax, %xmm0 divsd .LCPI78_0(%rip), %xmm0 movsd %xmm0, 48(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.24, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 48(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI78_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %rbx movl $.L.str.25, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi movl $10, %esi callq _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c jmp .LBB78_59 .LBB78_61: testl %eax, %eax jne .LBB78_60 .LBB78_59: xorl %eax, %eax .LBB78_60: addq $1624, %rsp # imm = 0x658 .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end78: .size _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb, .Lfunc_end78-_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEN6thrust6detail15normal_iteratorINS3_10device_ptrIdEEEEPiiNS3_7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .LCPI79_0: .quad 0x41cdcd6500000000 # double 1.0E+9 .LCPI79_1: .quad 0x408f400000000000 # double 1000 .section .text._ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,"axG",@progbits,_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,comdat .weak _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .type _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb,@function _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb: # @_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $184, %rsp .cfi_def_cfa_offset 240 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %r9, %r15 movl %r8d, %r12d movq %rcx, %r13 movq %rdx, %r14 movq %rsi, %rbx movq %rdi, 16(%rsp) # 8-byte Spill movq 240(%rsp), %rbp leaq 84(%rsp), %rsi movq %rbp, %rdi callq _ZN7rocprim6detail16host_target_archEP12ihipStream_tRNS0_11target_archE testl %eax, %eax je .LBB79_1 .LBB79_52: addq $184, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB79_1: .cfi_def_cfa_offset 240 movq %rbx, 48(%rsp) # 8-byte Spill movq %r14, 88(%rsp) # 8-byte Spill movq %r13, 56(%rsp) # 8-byte Spill movl %r12d, 28(%rsp) # 4-byte Spill movl 84(%rsp), %edi callq _ZN7rocprim6detail20dispatch_target_archINS0_21wrapped_reduce_configINS_14default_configEdEEEEDaNS0_11target_archE movq %rax, %r12 movq %r15, %rsi movq %rdx, %r13 movq %rax, %r15 shrq $32, %r15 imull %r12d, %r15d leaq (%rsi,%r15), %rax decq %rax xorl %ecx, %ecx xorl %edx, %edx divq %r15 movq %rax, %r14 movq %rcx, 72(%rsp) movq %rcx, 96(%rsp) movq %rcx, 64(%rsp) cmpq $2, %rax movq %rsi, 32(%rsp) # 8-byte Spill movq 16(%rsp), %rbx # 8-byte Reload jb .LBB79_4 # %bb.2: movzbl 248(%rsp), %eax leaq 64(%rsp), %rsi xorl %edi, %edi xorl %edx, %edx movq 56(%rsp), %rcx # 8-byte Reload movl 28(%rsp), %r8d # 4-byte Reload movq %r14, %r9 pushq %rax .cfi_adjust_cfa_offset 8 pushq %rbp .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 testl %eax, %eax jne .LBB79_52 # %bb.3: # %._crit_edge245 movq 64(%rsp), %rcx movq 32(%rsp), %rsi # 8-byte Reload .LBB79_4: leaq (,%r14,8), %rax xorl %edx, %edx cmpq %rsi, %r15 cmovbq %rax, %rdx leaq 72(%rsp), %rax movq %rax, 136(%rsp) movq %rdx, 144(%rsp) movl $8, %eax movq %rax, 152(%rsp) leaq 96(%rsp), %rdx movq %rdx, 160(%rsp) movq %rcx, 168(%rsp) movq %rax, 176(%rsp) subq $48, %rsp .cfi_adjust_cfa_offset 48 movupd 184(%rsp), %xmm0 movups 200(%rsp), %xmm1 movups 216(%rsp), %xmm2 movups %xmm2, 32(%rsp) movups %xmm1, 16(%rsp) movupd %xmm0, (%rsp) movq %rbx, %rdi movq 96(%rsp), %rsi # 8-byte Reload callq _ZN7rocprim6detail12temp_storage9partitionINS1_16linear_partitionIJNS1_16simple_partitionIdEENS4_IvEEEEEEE10hipError_tPvRmT_ addq $48, %rsp .cfi_adjust_cfa_offset -48 testq %rbx, %rbx je .LBB79_52 # %bb.5: testl %eax, %eax jne .LBB79_52 # %bb.6: movl %r13d, %eax xorl %edx, %edx divl %r15d # kill: def $eax killed $eax def $rax cmpl $1, %eax adcl $0, %eax movq %rax, 40(%rsp) # 8-byte Spill cmpb $0, 248(%rsp) je .LBB79_31 # %bb.7: movl $_ZSt4cout, %edi movl $.L.str.17, %esi movl $11, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl %r12d, %ebx movl $_ZSt4cout, %edi movq %rbx, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) movq 32(%rsp), %r13 # 8-byte Reload je .LBB79_9 # %bb.8: leaq 15(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB79_10 .LBB79_31: # %.thread228 cmpq $1, %r14 movq 32(%rsp), %r13 # 8-byte Reload ja .LBB79_20 # %bb.32: # %.thread228..thread229_crit_edge movl %r12d, %ebx xorl %eax, %eax jmp .LBB79_45 .LBB79_9: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB79_10: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit movl $_ZSt4cout, %edi movl $.L.str.18, %esi movl $17, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r14, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB79_12 # %bb.11: leaq 15(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB79_13 .LBB79_12: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB79_13: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit161 movl $_ZSt4cout, %edi movl $.L.str.19, %esi movl $23, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq 40(%rsp), %rsi # 8-byte Reload callq _ZNSo9_M_insertImEERSoT_ movb $10, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB79_15 # %bb.14: leaq 15(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB79_16 .LBB79_15: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB79_16: # %_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c.exit164 movl $_ZSt4cout, %edi movl $.L.str.20, %esi movl $16, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r15, %rsi callq _ZNSo9_M_insertImEERSoT_ movb $10, 15(%rsp) movq (%rax), %rcx movq -24(%rcx), %rcx cmpq $0, 16(%rax,%rcx) je .LBB79_18 # %bb.17: leaq 15(%rsp), %rsi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB79_19 .LBB79_18: movq %rax, %rdi movl $10, %esi callq _ZNSo3putEc .LBB79_19: cmpq $1, %r14 jbe .LBB79_44 .LBB79_20: movq %r14, 104(%rsp) # 8-byte Spill leaq -1(%r13), %rcx movq 40(%rsp), %rbx # 8-byte Reload imulq %r15, %rbx leaq (%rcx,%rbx), %rax xorl %edx, %edx movq %rdx, 16(%rsp) # 8-byte Spill xorl %edx, %edx divq %rbx movq %rax, 48(%rsp) # 8-byte Spill addq %rbx, %rcx movb 248(%rsp), %cl jb .LBB79_37 # %bb.21: # %.lr.ph leaq -1(%r15), %rax movq %rax, 128(%rsp) # 8-byte Spill movl %r12d, %eax btsq $32, %rax movq %rax, 120(%rsp) # 8-byte Spill xorl %r12d, %r12d xorl %r14d, %r14d xorl %eax, %eax movq %rax, 16(%rsp) # 8-byte Spill .LBB79_22: # =>This Inner Loop Header: Depth=1 subq %r14, %r13 cmpq %rbx, %r13 cmovaeq %rbx, %r13 movq 128(%rsp), %rax # 8-byte Reload addq %r13, %rax xorl %edx, %edx divq %r15 movq %rax, %rbp testb %cl, %cl je .LBB79_24 # %bb.23: # in Loop: Header=BB79_22 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv movq %rax, 16(%rsp) # 8-byte Spill .LBB79_24: # in Loop: Header=BB79_22 Depth=1 movl %ebp, %edi movabsq $4294967296, %rax # imm = 0x100000000 orq %rax, %rdi movl $1, %esi movq 120(%rsp), %rdx # 8-byte Reload movl $1, %ecx xorl %r8d, %r8d movq 240(%rsp), %r9 callq __hipPushCallConfiguration testl %eax, %eax jne .LBB79_26 # %bb.25: # in Loop: Header=BB79_22 Depth=1 movq 88(%rsp), %rax # 8-byte Reload leaq (%rax,%r14,8), %rdi movq %r12, %rdx imulq 40(%rsp), %rdx # 8-byte Folded Reload shlq $3, %rdx addq 72(%rsp), %rdx movq %r13, %rsi movl 28(%rsp), %ecx # 4-byte Reload callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .LBB79_26: # in Loop: Header=BB79_22 Depth=1 callq hipGetLastError testl %eax, %eax movb 248(%rsp), %cl jne .LBB79_33 # %bb.27: # in Loop: Header=BB79_22 Depth=1 testb %cl, %cl je .LBB79_33 # %bb.28: # in Loop: Header=BB79_22 Depth=1 movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r13, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq 240(%rsp), %rdi callq hipStreamSynchronize testl %eax, %eax jne .LBB79_52 # %bb.29: # in Loop: Header=BB79_22 Depth=1 callq _ZNSt6chrono3_V212system_clock3nowEv subq 16(%rsp), %rax # 8-byte Folded Reload cvtsi2sd %rax, %xmm0 divsd .LCPI79_0(%rip), %xmm0 movsd %xmm0, 112(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.24, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 112(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI79_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %r13 movl $.L.str.25, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movb $10, 15(%rsp) movq (%r13), %rax movq -24(%rax), %rax cmpq $0, 16(%r13,%rax) je .LBB79_34 # %bb.30: # in Loop: Header=BB79_22 Depth=1 movl $1, %edx movq %r13, %rdi leaq 15(%rsp), %rsi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l jmp .LBB79_35 .LBB79_33: # in Loop: Header=BB79_22 Depth=1 testl %eax, %eax je .LBB79_36 jmp .LBB79_52 .LBB79_34: # in Loop: Header=BB79_22 Depth=1 movq %r13, %rdi movl $10, %esi callq _ZNSo3putEc .LBB79_35: # in Loop: Header=BB79_22 Depth=1 movb 248(%rsp), %cl .LBB79_36: # in Loop: Header=BB79_22 Depth=1 incq %r12 addq %rbx, %r14 cmpq 48(%rsp), %r12 # 8-byte Folded Reload movq 32(%rsp), %r13 # 8-byte Reload jb .LBB79_22 .LBB79_37: # %._crit_edge testb %cl, %cl je .LBB79_39 # %bb.38: callq _ZNSt6chrono3_V212system_clock3nowEv movb 248(%rsp), %cl movq %rax, 16(%rsp) # 8-byte Spill .LBB79_39: movq 96(%rsp), %rdi movq 72(%rsp), %rdx movzbl %cl, %eax leaq 64(%rsp), %rsi movl %ecx, %ebp movq 56(%rsp), %rcx # 8-byte Reload movl 28(%rsp), %r8d # 4-byte Reload movq 104(%rsp), %r14 # 8-byte Reload movq %r14, %r9 pushq %rax .cfi_adjust_cfa_offset 8 movq 248(%rsp), %rbx pushq %rbx .cfi_adjust_cfa_offset 8 callq _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb addq $16, %rsp .cfi_adjust_cfa_offset -16 testl %eax, %eax jne .LBB79_50 # %bb.40: testb %bpl, %bpl je .LBB79_50 # %bb.41: movl $_ZSt4cout, %edi movl $.L.str.26, %esi movl $20, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r14, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi jmp .LBB79_42 .LBB79_44: callq _ZNSt6chrono3_V212system_clock3nowEv .LBB79_45: # %.thread229 movq %rax, 16(%rsp) # 8-byte Spill btsq $32, %rbx movabsq $4294967296, %rdi # imm = 0x100000000 orq $1, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d movq %rbp, %r9 callq __hipPushCallConfiguration testl %eax, %eax movq 88(%rsp), %rdi # 8-byte Reload jne .LBB79_47 # %bb.46: movq %r13, %rsi movq 56(%rsp), %rdx # 8-byte Reload movl 28(%rsp), %ecx # 4-byte Reload callq _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .LBB79_47: callq hipGetLastError testl %eax, %eax jne .LBB79_50 # %bb.48: cmpb $0, 248(%rsp) je .LBB79_50 # %bb.49: movl $_ZSt4cout, %edi movl $.L.str.21, %esi movl $19, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.22, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movq %r13, %rsi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.23, %esi movl $1, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbp, %rdi .LBB79_42: callq hipStreamSynchronize testl %eax, %eax jne .LBB79_52 # %bb.43: # %.sink.split callq _ZNSt6chrono3_V212system_clock3nowEv subq 16(%rsp), %rax # 8-byte Folded Reload cvtsi2sd %rax, %xmm0 divsd .LCPI79_0(%rip), %xmm0 movsd %xmm0, 16(%rsp) # 8-byte Spill movl $_ZSt4cout, %edi movl $.L.str.24, %esi movl $1, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movsd 16(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero mulsd .LCPI79_1(%rip), %xmm0 movl $_ZSt4cout, %edi callq _ZNSo9_M_insertIdEERSoT_ movq %rax, %rbx movl $.L.str.25, %esi movl $3, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %rbx, %rdi movl $10, %esi callq _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_c jmp .LBB79_51 .LBB79_50: testl %eax, %eax jne .LBB79_52 .LBB79_51: xorl %eax, %eax jmp .LBB79_52 .Lfunc_end79: .size _ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb, .Lfunc_end79-_ZN7rocprim6detail11reduce_implILb1ENS_14default_configEPdPiiN6thrust7minimumIdEEEE10hipError_tPvRmT1_T2_T3_mT4_P12ihipStream_tb .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 3(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end80: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_, .Lfunc_end80-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 3(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end81: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_, .Lfunc_end81-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 3(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end82: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_, .Lfunc_end82-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .text._ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ # -- Begin function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .type _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_: # @_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $128, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rdi movq %rsi, (%rdi) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 4(%rsp), %rdx movl %ecx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 3(%rsp), %rax movq %rax, 32(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $144, %rsp .cfi_adjust_cfa_offset -144 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end83: .size _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_, .Lfunc_end83-_ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .cfi_endproc # -- End function .section .text._ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagENS_10device_ptrIdEEmPdEET3_RNS_16execution_policyIT_EERNSC_IT0_EET1_T2_SB_NS_6detail17integral_constantIbLb1EEE,"axG",@progbits,_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagENS_10device_ptrIdEEmPdEET3_RNS_16execution_policyIT_EERNSC_IT0_EET1_T2_SB_NS_6detail17integral_constantIbLb1EEE,comdat .weak _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagENS_10device_ptrIdEEmPdEET3_RNS_16execution_policyIT_EERNSC_IT0_EET1_T2_SB_NS_6detail17integral_constantIbLb1EEE # -- Begin function _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagENS_10device_ptrIdEEmPdEET3_RNS_16execution_policyIT_EERNSC_IT0_EET1_T2_SB_NS_6detail17integral_constantIbLb1EEE .type _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagENS_10device_ptrIdEEmPdEET3_RNS_16execution_policyIT_EERNSC_IT0_EET1_T2_SB_NS_6detail17integral_constantIbLb1EEE,@function _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagENS_10device_ptrIdEEmPdEET3_RNS_16execution_policyIT_EERNSC_IT0_EET1_T2_SB_NS_6detail17integral_constantIbLb1EEE: # @_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagENS_10device_ptrIdEEmPdEET3_RNS_16execution_policyIT_EERNSC_IT0_EET1_T2_SB_NS_6detail17integral_constantIbLb1EEE .Lfunc_begin19: .cfi_startproc .cfi_personality 3, __gxx_personality_v0 .cfi_lsda 3, .Lexception19 # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %rbp, -16 movq %r8, %rbx movq %rcx, %r14 testq %rcx, %rcx je .LBB84_6 # %bb.1: # %_ZN6thrust11hip_rocprim24trivial_copy_from_deviceIdEE10hipError_tPT_PKS3_mP12ihipStream_t.exit.i leaq (,%r14,8), %rax movq %rbx, %rdi movq %rdx, %rsi movq %rax, %rdx movl $2, %ecx xorl %r8d, %r8d callq hipMemcpyWithStream movl %eax, %ebp callq hipGetLastError testl %ebp, %ebp jne .LBB84_2 .LBB84_6: # %_ZN6thrust11hip_rocprim6__copy19trivial_device_copyINS0_3tagENS_6system3cpp6detail3tagEdmEEvRNS0_16execution_policyIT_EERNS6_16execution_policyIT0_EEPT1_PKSG_T2_.exit leaq (%rbx,%r14,8), %rax popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB84_2: .cfi_def_cfa_offset 32 movl $64, %edi callq __cxa_allocate_exception movq %rax, %rbx .Ltmp212: callq _ZN6thrust6system12hip_categoryEv .Ltmp213: # %bb.3: .Ltmp214: movl $.L.str.38, %ecx movq %rbx, %rdi movl %ebp, %esi movq %rax, %rdx callq _ZN6thrust6system12system_errorC2EiRKNS0_14error_categoryEPKc .Ltmp215: # %bb.4: movl $_ZTIN6thrust6system12system_errorE, %esi movl $_ZN6thrust6system12system_errorD2Ev, %edx movq %rbx, %rdi callq __cxa_throw .LBB84_5: .Ltmp216: movq %rax, %r14 movq %rbx, %rdi callq __cxa_free_exception movq %r14, %rdi callq _Unwind_Resume@PLT .Lfunc_end84: .size _ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagENS_10device_ptrIdEEmPdEET3_RNS_16execution_policyIT_EERNSC_IT0_EET1_T2_SB_NS_6detail17integral_constantIbLb1EEE, .Lfunc_end84-_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagENS_10device_ptrIdEEmPdEET3_RNS_16execution_policyIT_EERNSC_IT0_EET1_T2_SB_NS_6detail17integral_constantIbLb1EEE .cfi_endproc .section .gcc_except_table._ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagENS_10device_ptrIdEEmPdEET3_RNS_16execution_policyIT_EERNSC_IT0_EET1_T2_SB_NS_6detail17integral_constantIbLb1EEE,"aG",@progbits,_ZN6thrust11hip_rocprim6__copy19cross_system_copy_nINS0_3tagENS_6system3cpp6detail3tagENS_10device_ptrIdEEmPdEET3_RNS_16execution_policyIT_EERNSC_IT0_EET1_T2_SB_NS_6detail17integral_constantIbLb1EEE,comdat .p2align 2, 0x0 GCC_except_table84: .Lexception19: .byte 255 # @LPStart Encoding = omit .byte 255 # @TType Encoding = omit .byte 1 # Call site Encoding = uleb128 .uleb128 .Lcst_end19-.Lcst_begin19 .Lcst_begin19: .uleb128 .Lfunc_begin19-.Lfunc_begin19 # >> Call Site 1 << .uleb128 .Ltmp212-.Lfunc_begin19 # Call between .Lfunc_begin19 and .Ltmp212 .byte 0 # has no landing pad .byte 0 # On action: cleanup .uleb128 .Ltmp212-.Lfunc_begin19 # >> Call Site 2 << .uleb128 .Ltmp215-.Ltmp212 # Call between .Ltmp212 and .Ltmp215 .uleb128 .Ltmp216-.Lfunc_begin19 # jumps to .Ltmp216 .byte 0 # On action: cleanup .uleb128 .Ltmp215-.Lfunc_begin19 # >> Call Site 3 << .uleb128 .Lfunc_end84-.Ltmp215 # Call between .Ltmp215 and .Lfunc_end84 .byte 0 # has no landing pad .byte 0 # On action: cleanup .Lcst_end19: .p2align 2, 0x0 # -- End function .text .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB85_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB85_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_3, %edx movl $.L__unnamed_3, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_4, %edx movl $.L__unnamed_4, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_5, %edx movl $.L__unnamed_5, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_6, %edx movl $.L__unnamed_6, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_7, %edx movl $.L__unnamed_7, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_8, %edx movl $.L__unnamed_8, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_9, %edx movl $.L__unnamed_9, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_10, %edx movl $.L__unnamed_10, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_11, %edx movl $.L__unnamed_11, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_, %esi movl $.L__unnamed_12, %edx movl $.L__unnamed_12, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end85: .size __hip_module_ctor, .Lfunc_end85-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB86_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB86_2: retq .Lfunc_end86: .size __hip_module_dtor, .Lfunc_end86-__hip_module_dtor .cfi_endproc # -- End function .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "\n" .size .L.str, 2 .type _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,@object # @_ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .section .bss._ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,"awG",@nobits,_ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,comdat .weak _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .p2align 3, 0x0 _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource: .zero 16 .size _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource, 16 .type _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,@object # @_ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .section .bss._ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,"awG",@nobits,_ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource,comdat .weak _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .p2align 3, 0x0 _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource: .quad 0 # 0x0 .size _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource, 8 .hidden __dso_handle .type _ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,@object # @_ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .section .rodata._ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,"aG",@progbits,_ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,comdat .weak _ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .p2align 3, 0x0 _ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE: .quad 0 .quad _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .quad _ZN6thrust2mr15memory_resourceINS_10device_ptrIvEEED2Ev .quad _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEED0Ev .quad _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE11do_allocateEmm .quad _ZN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEE13do_deallocateENS_10device_ptrIvEEmm .quad _ZNK6thrust2mr15memory_resourceINS_10device_ptrIvEEE11do_is_equalERKS4_ .size _ZTVN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE, 56 .type _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,@object # @_ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .section .rodata._ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,"aG",@progbits,_ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,comdat .weak _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE: .asciz "N6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE" .size _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE, 200 .type _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,@object # @_ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .section .rodata._ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,"aG",@progbits,_ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,comdat .weak _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE: .asciz "N6thrust2mr15memory_resourceINS_10device_ptrIvEEEE" .size _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE, 51 .type _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,@object # @_ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .section .rodata._ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,"aG",@progbits,_ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE,comdat .weak _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .p2align 3, 0x0 _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .size _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE, 16 .type _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,@object # @_ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .section .rodata._ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,"aG",@progbits,_ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE,comdat .weak _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .p2align 3, 0x0 _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .quad _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .size _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE, 24 .type _ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,@object # @_ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .section .data._ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,"awG",@progbits,_ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,comdat .weak _ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .p2align 3, 0x0 _ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource: .quad _ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE+16 .size _ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource, 8 .type _ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,@object # @_ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .section .rodata._ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,"aG",@progbits,_ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,comdat .weak _ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .p2align 3, 0x0 _ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE: .quad 0 .quad _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .quad _ZN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEED2Ev .quad _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEED0Ev .quad _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE11do_allocateEmm .quad _ZN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEE13do_deallocateESA_mm .quad _ZNK6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEE11do_is_equalERKS9_ .size _ZTVN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE, 56 .type _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,@object # @_ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .section .bss._ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,"awG",@nobits,_ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource,comdat .weak _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .p2align 3, 0x0 _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource: .quad 0 # 0x0 .size _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource, 8 .type _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,@object # @_ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .section .rodata._ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,"aG",@progbits,_ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,comdat .weak _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE: .asciz "N6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE" .size _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE, 166 .type _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,@object # @_ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .section .rodata._ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,"aG",@progbits,_ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,comdat .weak _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE: .asciz "N6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE" .size _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE, 113 .type _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,@object # @_ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .section .rodata._ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,"aG",@progbits,_ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE,comdat .weak _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .p2align 3, 0x0 _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .size _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE, 16 .type _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,@object # @_ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .section .rodata._ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,"aG",@progbits,_ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE,comdat .weak _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .p2align 3, 0x0 _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .quad _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .size _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE, 24 .type _ZTSN6thrust6system6detail9bad_allocE,@object # @_ZTSN6thrust6system6detail9bad_allocE .section .rodata._ZTSN6thrust6system6detail9bad_allocE,"aG",@progbits,_ZTSN6thrust6system6detail9bad_allocE,comdat .weak _ZTSN6thrust6system6detail9bad_allocE _ZTSN6thrust6system6detail9bad_allocE: .asciz "N6thrust6system6detail9bad_allocE" .size _ZTSN6thrust6system6detail9bad_allocE, 34 .type _ZTIN6thrust6system6detail9bad_allocE,@object # @_ZTIN6thrust6system6detail9bad_allocE .section .rodata._ZTIN6thrust6system6detail9bad_allocE,"aG",@progbits,_ZTIN6thrust6system6detail9bad_allocE,comdat .weak _ZTIN6thrust6system6detail9bad_allocE .p2align 3, 0x0 _ZTIN6thrust6system6detail9bad_allocE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system6detail9bad_allocE .quad _ZTISt9bad_alloc .size _ZTIN6thrust6system6detail9bad_allocE, 24 .type _ZZN6thrust6system12hip_categoryEvE6result,@object # @_ZZN6thrust6system12hip_categoryEvE6result .section .bss._ZZN6thrust6system12hip_categoryEvE6result,"awG",@nobits,_ZZN6thrust6system12hip_categoryEvE6result,comdat .weak _ZZN6thrust6system12hip_categoryEvE6result .p2align 3, 0x0 _ZZN6thrust6system12hip_categoryEvE6result: .zero 8 .size _ZZN6thrust6system12hip_categoryEvE6result, 8 .type _ZGVZN6thrust6system12hip_categoryEvE6result,@object # @_ZGVZN6thrust6system12hip_categoryEvE6result .section .bss._ZGVZN6thrust6system12hip_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust6system12hip_categoryEvE6result,comdat .weak _ZGVZN6thrust6system12hip_categoryEvE6result .p2align 3, 0x0 _ZGVZN6thrust6system12hip_categoryEvE6result: .quad 0 # 0x0 .size _ZGVZN6thrust6system12hip_categoryEvE6result, 8 .type _ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE,@object # @_ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE .section .rodata._ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE,"aG",@progbits,_ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE,comdat .weak _ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE .p2align 3, 0x0 _ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE: .quad 0 .quad _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE .quad _ZN6thrust6system14error_categoryD2Ev .quad _ZN6thrust6system11hip_rocprim6detail18hip_error_categoryD0Ev .quad _ZNK6thrust6system11hip_rocprim6detail18hip_error_category4nameEv .quad _ZNK6thrust6system11hip_rocprim6detail18hip_error_category23default_error_conditionEi .quad _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .quad _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .quad _ZNK6thrust6system11hip_rocprim6detail18hip_error_category7messageB5cxx11Ei .size _ZTVN6thrust6system11hip_rocprim6detail18hip_error_categoryE, 72 .type _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE,@object # @_ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE .section .rodata._ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE,"aG",@progbits,_ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE,comdat .weak _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE: .asciz "N6thrust6system11hip_rocprim6detail18hip_error_categoryE" .size _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE, 57 .type _ZTSN6thrust6system14error_categoryE,@object # @_ZTSN6thrust6system14error_categoryE .section .rodata._ZTSN6thrust6system14error_categoryE,"aG",@progbits,_ZTSN6thrust6system14error_categoryE,comdat .weak _ZTSN6thrust6system14error_categoryE _ZTSN6thrust6system14error_categoryE: .asciz "N6thrust6system14error_categoryE" .size _ZTSN6thrust6system14error_categoryE, 33 .type _ZTIN6thrust6system14error_categoryE,@object # @_ZTIN6thrust6system14error_categoryE .section .rodata._ZTIN6thrust6system14error_categoryE,"aG",@progbits,_ZTIN6thrust6system14error_categoryE,comdat .weak _ZTIN6thrust6system14error_categoryE .p2align 3, 0x0 _ZTIN6thrust6system14error_categoryE: .quad _ZTVN10__cxxabiv117__class_type_infoE+16 .quad _ZTSN6thrust6system14error_categoryE .size _ZTIN6thrust6system14error_categoryE, 16 .type _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE,@object # @_ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE .section .rodata._ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE,"aG",@progbits,_ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE,comdat .weak _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE .p2align 3, 0x0 _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE .quad _ZTIN6thrust6system14error_categoryE .size _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE, 24 .type _ZTVN6thrust6system14error_categoryE,@object # @_ZTVN6thrust6system14error_categoryE .section .rodata._ZTVN6thrust6system14error_categoryE,"aG",@progbits,_ZTVN6thrust6system14error_categoryE,comdat .weak _ZTVN6thrust6system14error_categoryE .p2align 3, 0x0 _ZTVN6thrust6system14error_categoryE: .quad 0 .quad _ZTIN6thrust6system14error_categoryE .quad _ZN6thrust6system14error_categoryD2Ev .quad _ZN6thrust6system14error_categoryD0Ev .quad __cxa_pure_virtual .quad _ZNK6thrust6system14error_category23default_error_conditionEi .quad _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .quad _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .quad __cxa_pure_virtual .size _ZTVN6thrust6system14error_categoryE, 72 .type .L.str.3,@object # @.str.3 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.3: .asciz "hip" .size .L.str.3, 4 .type _ZZN6thrust6system15system_categoryEvE6result,@object # @_ZZN6thrust6system15system_categoryEvE6result .section .bss._ZZN6thrust6system15system_categoryEvE6result,"awG",@nobits,_ZZN6thrust6system15system_categoryEvE6result,comdat .weak _ZZN6thrust6system15system_categoryEvE6result .p2align 3, 0x0 _ZZN6thrust6system15system_categoryEvE6result: .zero 8 .size _ZZN6thrust6system15system_categoryEvE6result, 8 .type _ZGVZN6thrust6system15system_categoryEvE6result,@object # @_ZGVZN6thrust6system15system_categoryEvE6result .section .bss._ZGVZN6thrust6system15system_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust6system15system_categoryEvE6result,comdat .weak _ZGVZN6thrust6system15system_categoryEvE6result .p2align 3, 0x0 _ZGVZN6thrust6system15system_categoryEvE6result: .quad 0 # 0x0 .size _ZGVZN6thrust6system15system_categoryEvE6result, 8 .type _ZTVN6thrust6system6detail21system_error_categoryE,@object # @_ZTVN6thrust6system6detail21system_error_categoryE .section .rodata._ZTVN6thrust6system6detail21system_error_categoryE,"aG",@progbits,_ZTVN6thrust6system6detail21system_error_categoryE,comdat .weak _ZTVN6thrust6system6detail21system_error_categoryE .p2align 3, 0x0 _ZTVN6thrust6system6detail21system_error_categoryE: .quad 0 .quad _ZTIN6thrust6system6detail21system_error_categoryE .quad _ZN6thrust6system14error_categoryD2Ev .quad _ZN6thrust6system6detail21system_error_categoryD0Ev .quad _ZNK6thrust6system6detail21system_error_category4nameEv .quad _ZNK6thrust6system6detail21system_error_category23default_error_conditionEi .quad _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .quad _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .quad _ZNK6thrust6system6detail21system_error_category7messageB5cxx11Ei .size _ZTVN6thrust6system6detail21system_error_categoryE, 72 .type _ZTSN6thrust6system6detail21system_error_categoryE,@object # @_ZTSN6thrust6system6detail21system_error_categoryE .section .rodata._ZTSN6thrust6system6detail21system_error_categoryE,"aG",@progbits,_ZTSN6thrust6system6detail21system_error_categoryE,comdat .weak _ZTSN6thrust6system6detail21system_error_categoryE _ZTSN6thrust6system6detail21system_error_categoryE: .asciz "N6thrust6system6detail21system_error_categoryE" .size _ZTSN6thrust6system6detail21system_error_categoryE, 47 .type _ZTIN6thrust6system6detail21system_error_categoryE,@object # @_ZTIN6thrust6system6detail21system_error_categoryE .section .rodata._ZTIN6thrust6system6detail21system_error_categoryE,"aG",@progbits,_ZTIN6thrust6system6detail21system_error_categoryE,comdat .weak _ZTIN6thrust6system6detail21system_error_categoryE .p2align 3, 0x0 _ZTIN6thrust6system6detail21system_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system6detail21system_error_categoryE .quad _ZTIN6thrust6system14error_categoryE .size _ZTIN6thrust6system6detail21system_error_categoryE, 24 .type .L.str.4,@object # @.str.4 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.4: .asciz "system" .size .L.str.4, 7 .type _ZZN6thrust6system16generic_categoryEvE6result,@object # @_ZZN6thrust6system16generic_categoryEvE6result .section .bss._ZZN6thrust6system16generic_categoryEvE6result,"awG",@nobits,_ZZN6thrust6system16generic_categoryEvE6result,comdat .weak _ZZN6thrust6system16generic_categoryEvE6result .p2align 3, 0x0 _ZZN6thrust6system16generic_categoryEvE6result: .zero 8 .size _ZZN6thrust6system16generic_categoryEvE6result, 8 .type _ZGVZN6thrust6system16generic_categoryEvE6result,@object # @_ZGVZN6thrust6system16generic_categoryEvE6result .section .bss._ZGVZN6thrust6system16generic_categoryEvE6result,"awG",@nobits,_ZGVZN6thrust6system16generic_categoryEvE6result,comdat .weak _ZGVZN6thrust6system16generic_categoryEvE6result .p2align 3, 0x0 _ZGVZN6thrust6system16generic_categoryEvE6result: .quad 0 # 0x0 .size _ZGVZN6thrust6system16generic_categoryEvE6result, 8 .type _ZTVN6thrust6system6detail22generic_error_categoryE,@object # @_ZTVN6thrust6system6detail22generic_error_categoryE .section .rodata._ZTVN6thrust6system6detail22generic_error_categoryE,"aG",@progbits,_ZTVN6thrust6system6detail22generic_error_categoryE,comdat .weak _ZTVN6thrust6system6detail22generic_error_categoryE .p2align 3, 0x0 _ZTVN6thrust6system6detail22generic_error_categoryE: .quad 0 .quad _ZTIN6thrust6system6detail22generic_error_categoryE .quad _ZN6thrust6system14error_categoryD2Ev .quad _ZN6thrust6system6detail22generic_error_categoryD0Ev .quad _ZNK6thrust6system6detail22generic_error_category4nameEv .quad _ZNK6thrust6system14error_category23default_error_conditionEi .quad _ZNK6thrust6system14error_category10equivalentEiRKNS0_15error_conditionE .quad _ZNK6thrust6system14error_category10equivalentERKNS0_10error_codeEi .quad _ZNK6thrust6system6detail22generic_error_category7messageB5cxx11Ei .size _ZTVN6thrust6system6detail22generic_error_categoryE, 72 .type _ZTSN6thrust6system6detail22generic_error_categoryE,@object # @_ZTSN6thrust6system6detail22generic_error_categoryE .section .rodata._ZTSN6thrust6system6detail22generic_error_categoryE,"aG",@progbits,_ZTSN6thrust6system6detail22generic_error_categoryE,comdat .weak _ZTSN6thrust6system6detail22generic_error_categoryE _ZTSN6thrust6system6detail22generic_error_categoryE: .asciz "N6thrust6system6detail22generic_error_categoryE" .size _ZTSN6thrust6system6detail22generic_error_categoryE, 48 .type _ZTIN6thrust6system6detail22generic_error_categoryE,@object # @_ZTIN6thrust6system6detail22generic_error_categoryE .section .rodata._ZTIN6thrust6system6detail22generic_error_categoryE,"aG",@progbits,_ZTIN6thrust6system6detail22generic_error_categoryE,comdat .weak _ZTIN6thrust6system6detail22generic_error_categoryE .p2align 3, 0x0 _ZTIN6thrust6system6detail22generic_error_categoryE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system6detail22generic_error_categoryE .quad _ZTIN6thrust6system14error_categoryE .size _ZTIN6thrust6system6detail22generic_error_categoryE, 24 .type .L.str.5,@object # @.str.5 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.5: .asciz "generic" .size .L.str.5, 8 .type _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,@object # @_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .section .bss._ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,"awG",@nobits,_ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,comdat .weak _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .p2align 3, 0x0 _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11: .zero 32 .size _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, 32 .type _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,@object # @_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .section .bss._ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,"awG",@nobits,_ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11,comdat .weak _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .p2align 3, 0x0 _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11: .quad 0 # 0x0 .size _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11, 8 .type .L.str.6,@object # @.str.6 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.6: .asciz "Unknown error" .size .L.str.6, 14 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz "unknown error" .size .L.str.7, 14 .type .L.str.8,@object # @.str.8 .L.str.8: .asciz "hipErrorUnknown" .size .L.str.8, 16 .type .L.str.9,@object # @.str.9 .L.str.9: .asciz ": " .size .L.str.9, 3 .type .L.str.11,@object # @.str.11 .L.str.11: .asciz "basic_string: construction from null is not valid" .size .L.str.11, 50 .type _ZTVN6thrust6system6detail9bad_allocE,@object # @_ZTVN6thrust6system6detail9bad_allocE .section .rodata._ZTVN6thrust6system6detail9bad_allocE,"aG",@progbits,_ZTVN6thrust6system6detail9bad_allocE,comdat .weak _ZTVN6thrust6system6detail9bad_allocE .p2align 3, 0x0 _ZTVN6thrust6system6detail9bad_allocE: .quad 0 .quad _ZTIN6thrust6system6detail9bad_allocE .quad _ZN6thrust6system6detail9bad_allocD2Ev .quad _ZN6thrust6system6detail9bad_allocD0Ev .quad _ZNK6thrust6system6detail9bad_alloc4whatEv .size _ZTVN6thrust6system6detail9bad_allocE, 40 .type .L.str.12,@object # @.str.12 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.12: .asciz "HIP free failed" .size .L.str.12, 16 .type _ZTSN6thrust6system12system_errorE,@object # @_ZTSN6thrust6system12system_errorE .section .rodata._ZTSN6thrust6system12system_errorE,"aG",@progbits,_ZTSN6thrust6system12system_errorE,comdat .weak _ZTSN6thrust6system12system_errorE _ZTSN6thrust6system12system_errorE: .asciz "N6thrust6system12system_errorE" .size _ZTSN6thrust6system12system_errorE, 31 .type _ZTIN6thrust6system12system_errorE,@object # @_ZTIN6thrust6system12system_errorE .section .rodata._ZTIN6thrust6system12system_errorE,"aG",@progbits,_ZTIN6thrust6system12system_errorE,comdat .weak _ZTIN6thrust6system12system_errorE .p2align 3, 0x0 _ZTIN6thrust6system12system_errorE: .quad _ZTVN10__cxxabiv120__si_class_type_infoE+16 .quad _ZTSN6thrust6system12system_errorE .quad _ZTISt13runtime_error .size _ZTIN6thrust6system12system_errorE, 24 .type _ZTVN6thrust6system12system_errorE,@object # @_ZTVN6thrust6system12system_errorE .section .rodata._ZTVN6thrust6system12system_errorE,"aG",@progbits,_ZTVN6thrust6system12system_errorE,comdat .weak _ZTVN6thrust6system12system_errorE .p2align 3, 0x0 _ZTVN6thrust6system12system_errorE: .quad 0 .quad _ZTIN6thrust6system12system_errorE .quad _ZN6thrust6system12system_errorD2Ev .quad _ZN6thrust6system12system_errorD0Ev .quad _ZNK6thrust6system12system_error4whatEv .size _ZTVN6thrust6system12system_errorE, 40 .type .L.str.14,@object # @.str.14 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.14: .asciz "__copy::trivial_device_copy H->D: failed" .size .L.str.14, 41 .type .L.str.15,@object # @.str.15 .L.str.15: .asciz "reduce failed on 1st step" .size .L.str.15, 26 .type .L.str.16,@object # @.str.16 .L.str.16: .asciz "reduce failed on 2nd step" .size .L.str.16, 26 .type .L.str.17,@object # @.str.17 .L.str.17: .asciz "block_size " .size .L.str.17, 12 .type .L.str.18,@object # @.str.18 .L.str.18: .asciz "number of blocks " .size .L.str.18, 18 .type .L.str.19,@object # @.str.19 .L.str.19: .asciz "number of blocks limit " .size .L.str.19, 24 .type .L.str.20,@object # @.str.20 .L.str.20: .asciz "items_per_block " .size .L.str.20, 17 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_, 8 .type .L.str.21,@object # @.str.21 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.21: .asciz "block_reduce_kernel" .size .L.str.21, 20 .type .L.str.22,@object # @.str.22 .L.str.22: .asciz "(" .size .L.str.22, 2 .type .L.str.23,@object # @.str.23 .L.str.23: .asciz ")" .size .L.str.23, 2 .type .L.str.24,@object # @.str.24 .L.str.24: .asciz " " .size .L.str.24, 2 .type .L.str.25,@object # @.str.25 .L.str.25: .asciz " ms" .size .L.str.25, 4 .type .L.str.26,@object # @.str.26 .L.str.26: .asciz "nested_device_reduce" .size .L.str.26, 21 .type _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_, 8 .type _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache,@object # @_ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache .section .bss._ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache,"awG",@nobits,_ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache,comdat .weak _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache .p2align 4, 0x0 _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache: .zero 2048 .size _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache, 2048 .type .L.str.27,@object # @.str.27 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.27: .asciz "gfx803" .size .L.str.27, 7 .type .L.str.28,@object # @.str.28 .L.str.28: .asciz "gfx900" .size .L.str.28, 7 .type .L.str.29,@object # @.str.29 .L.str.29: .asciz "gfx906" .size .L.str.29, 7 .type .L.str.30,@object # @.str.30 .L.str.30: .asciz "gfx908" .size .L.str.30, 7 .type .L.str.31,@object # @.str.31 .L.str.31: .asciz "gfx90a" .size .L.str.31, 7 .type .L.str.32,@object # @.str.32 .L.str.32: .asciz "gfx1030" .size .L.str.32, 8 .type .L.str.33,@object # @.str.33 .L.str.33: .asciz "gfx1100" .size .L.str.33, 8 .type .L.str.34,@object # @.str.34 .L.str.34: .asciz "gfx1102" .size .L.str.34, 8 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_, 8 .type _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_, 8 .type .L.str.36,@object # @.str.36 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.36: .asciz "temporary_buffer::allocate: get_temporary_buffer failed" .size .L.str.36, 56 .type .L.str.37,@object # @.str.37 .L.str.37: .asciz "device free failed" .size .L.str.37, 19 .type .L.str.38,@object # @.str.38 .L.str.38: .asciz "trivial_device_copy D->H failed" .size .L.str.38, 32 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_, 8 .type _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_, 8 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_, 8 .type _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_, 8 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_, 8 .type _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_, 8 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_, 8 .type _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,@object # @_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .section .rodata._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,"aG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,comdat .weak _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .p2align 3, 0x0 _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_: .quad _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .size _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_" .size .L__unnamed_1, 136 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_" .size .L__unnamed_2, 135 .type .L__unnamed_3,@object # @2 .L__unnamed_3: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_" .size .L__unnamed_3, 184 .type .L__unnamed_4,@object # @3 .L__unnamed_4: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_" .size .L__unnamed_4, 184 .type .L__unnamed_5,@object # @4 .L__unnamed_5: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_" .size .L__unnamed_5, 139 .type .L__unnamed_6,@object # @5 .L__unnamed_6: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_" .size .L__unnamed_6, 138 .type .L__unnamed_7,@object # @6 .L__unnamed_7: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_" .size .L__unnamed_7, 187 .type .L__unnamed_8,@object # @7 .L__unnamed_8: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_" .size .L__unnamed_8, 187 .type .L__unnamed_9,@object # @8 .L__unnamed_9: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_" .size .L__unnamed_9, 139 .type .L__unnamed_10,@object # @9 .L__unnamed_10: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_" .size .L__unnamed_10, 138 .type .L__unnamed_11,@object # @10 .L__unnamed_11: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_" .size .L__unnamed_11, 187 .type .L__unnamed_12,@object # @11 .L__unnamed_12: .asciz "_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_" .size .L__unnamed_12, 187 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __gxx_personality_v0 .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail34__device_stub__block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Unwind_Resume .addrsig_sym _ZSt3cin .addrsig_sym _ZSt4cout .addrsig_sym _ZTVN10__cxxabiv120__si_class_type_infoE .addrsig_sym _ZTISt13runtime_error .addrsig_sym _ZZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .addrsig_sym _ZGVZN6thrust2mr19get_global_resourceINS_26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS9_EENS_11use_defaultEEEEEEEEEPT_vE8resource .addrsig_sym __dso_handle .addrsig_sym _ZTSN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .addrsig_sym _ZTVN10__cxxabiv117__class_type_infoE .addrsig_sym _ZTSN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .addrsig_sym _ZTIN6thrust2mr15memory_resourceINS_10device_ptrIvEEEE .addrsig_sym _ZTIN6thrust26device_ptr_memory_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS7_EENS_11use_defaultEEEEEEE .addrsig_sym _ZZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .addrsig_sym _ZGVZN6thrust2mr19get_global_resourceINS_6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS8_EENS_11use_defaultEEEEEEEPT_vE8resource .addrsig_sym _ZTSN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .addrsig_sym _ZTSN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .addrsig_sym _ZTIN6thrust2mr15memory_resourceINS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS4_EENS_11use_defaultEEEEE .addrsig_sym _ZTIN6thrust6system3hip6detail19hip_memory_resourceIXadL_Z9hipMallocEEXadL_Z7hipFreeEENS_7pointerIvNS_11hip_rocprim3tagENS_16tagged_referenceIvS6_EENS_11use_defaultEEEEE .addrsig_sym _ZTSN6thrust6system6detail9bad_allocE .addrsig_sym _ZTISt9bad_alloc .addrsig_sym _ZTIN6thrust6system6detail9bad_allocE .addrsig_sym _ZZN6thrust6system12hip_categoryEvE6result .addrsig_sym _ZGVZN6thrust6system12hip_categoryEvE6result .addrsig_sym _ZTSN6thrust6system11hip_rocprim6detail18hip_error_categoryE .addrsig_sym _ZTSN6thrust6system14error_categoryE .addrsig_sym _ZTIN6thrust6system14error_categoryE .addrsig_sym _ZTIN6thrust6system11hip_rocprim6detail18hip_error_categoryE .addrsig_sym _ZZN6thrust6system15system_categoryEvE6result .addrsig_sym _ZGVZN6thrust6system15system_categoryEvE6result .addrsig_sym _ZTSN6thrust6system6detail21system_error_categoryE .addrsig_sym _ZTIN6thrust6system6detail21system_error_categoryE .addrsig_sym _ZZN6thrust6system16generic_categoryEvE6result .addrsig_sym _ZGVZN6thrust6system16generic_categoryEvE6result .addrsig_sym _ZTSN6thrust6system6detail22generic_error_categoryE .addrsig_sym _ZTIN6thrust6system6detail22generic_error_categoryE .addrsig_sym _ZZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .addrsig_sym _ZGVZNK6thrust6system6detail22generic_error_category7messageB5cxx11EiE11unknown_errB5cxx11 .addrsig_sym _ZTSN6thrust6system12system_errorE .addrsig_sym _ZTIN6thrust6system12system_errorE .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZZN7rocprim6detail15get_device_archEiRNS0_11target_archEE10arch_cache .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .addrsig_sym _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_ ; %bb.0: s_mov_b32 s12, s15 s_clause 0x1 s_load_b128 s[8:11], s[0:1], 0x0 s_load_b64 s[14:15], s[0:1], 0x10 s_mov_b32 s3, 0 s_lshl_b32 s2, s12, 11 v_lshlrev_b32_e32 v1, 3, v0 s_lshl_b64 s[4:5], s[2:3], 3 s_mov_b32 s13, s3 v_mbcnt_lo_u32_b32 v19, -1, 0 s_waitcnt lgkmcnt(0) s_lshr_b64 s[6:7], s[10:11], 11 s_add_u32 s3, s8, s4 s_addc_u32 s4, s9, s5 v_add_co_u32 v17, s3, s3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v18, null, s4, 0, s3 s_cmp_lg_u64 s[6:7], s[12:13] s_cbranch_scc0 .LBB0_6 ; %bb.1: s_clause 0x1 global_load_b64 v[1:2], v[17:18], off global_load_b64 v[3:4], v[17:18], off offset:2048 v_add_co_u32 v5, vcc_lo, v17, 0x2000 v_add_co_ci_u32_e32 v6, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v9, vcc_lo, 0x1000, v17 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[7:8], v[5:6], off offset:-4096 global_load_b64 v[9:10], v[9:10], off offset:2048 global_load_b64 v[5:6], v[5:6], off v_add_co_u32 v11, vcc_lo, 0x2000, v17 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v13, vcc_lo, 0x3000, v17 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[11:12], v[11:12], off offset:2048 global_load_b64 v[15:16], v[13:14], off global_load_b64 v[13:14], v[13:14], off offset:2048 s_mov_b32 s3, exec_lo s_waitcnt vmcnt(6) v_add_f64 v[1:2], v[1:2], v[3:4] s_waitcnt vmcnt(5) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[7:8] s_waitcnt vmcnt(4) v_add_f64 v[1:2], v[1:2], v[9:10] s_waitcnt vmcnt(3) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[5:6] s_waitcnt vmcnt(2) v_add_f64 v[1:2], v[1:2], v[11:12] s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[15:16] s_waitcnt vmcnt(0) v_add_f64 v[1:2], v[1:2], v[13:14] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[3:4] v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_add_f64 v[1:2], v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[3:4] v_mov_b32_dpp v3, v1 row_shr:8 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 row_shr:8 row_mask:0xf bank_mask:0xf v_add_f64 v[1:2], v[1:2], v[3:4] ds_swizzle_b32 v3, v1 offset:swizzle(BROADCAST,32,15) ds_swizzle_b32 v4, v2 offset:swizzle(BROADCAST,32,15) s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] v_mov_b32_e32 v3, 0 ds_bpermute_b32 v1, v3, v1 offset:124 ds_bpermute_b32 v2, v3, v2 offset:124 v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB0_3 ; %bb.2: v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 s_waitcnt lgkmcnt(0) ds_store_b64 v3, v[1:2] .LBB0_3: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB0_5 ; %bb.4: v_lshlrev_b32_e32 v1, 3, v19 ds_load_b64 v[1:2], v1 s_waitcnt lgkmcnt(0) v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[3:4] v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_add_f64 v[1:2], v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[3:4] v_lshlrev_b32_e32 v3, 2, v19 v_or_b32_e32 v3, 28, v3 ds_bpermute_b32 v1, v3, v1 ds_bpermute_b32 v2, v3, v2 .LBB0_5: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_mov_b32 s3, 0 s_branch .LBB0_7 .LBB0_6: s_mov_b32 s3, -1 ; implicit-def: $vgpr1_vgpr2 .LBB0_7: ; %Flow17 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s3 s_cbranch_vccz .LBB0_45 ; %bb.8: s_sub_i32 s9, s10, s2 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16 v_cmpx_gt_u32_e64 s9, v0 s_cbranch_execz .LBB0_10 ; %bb.9: s_waitcnt lgkmcnt(0) global_load_b64 v[1:2], v[17:18], off .LBB0_10: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s9, v20 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB0_12 ; %bb.11: global_load_b64 v[3:4], v[17:18], off offset:2048 .LBB0_12: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s2, s9, v20 s_and_saveexec_b32 s4, s2 s_cbranch_execz .LBB0_14 ; %bb.13: v_add_co_u32 v5, s3, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v6, s3, 0, v18, s3 global_load_b64 v[5:6], v[5:6], off .LBB0_14: s_or_b32 exec_lo, exec_lo, s4 v_or_b32_e32 v20, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s3, s9, v20 s_and_saveexec_b32 s5, s3 s_cbranch_execz .LBB0_16 ; %bb.15: v_add_co_u32 v7, s4, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v8, s4, 0, v18, s4 global_load_b64 v[7:8], v[7:8], off offset:2048 .LBB0_16: s_or_b32 exec_lo, exec_lo, s5 v_or_b32_e32 v20, 0x400, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s4, s9, v20 s_and_saveexec_b32 s6, s4 s_cbranch_execz .LBB0_18 ; %bb.17: v_add_co_u32 v9, s5, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v10, s5, 0, v18, s5 global_load_b64 v[9:10], v[9:10], off .LBB0_18: s_or_b32 exec_lo, exec_lo, s6 v_or_b32_e32 v20, 0x500, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s5, s9, v20 s_and_saveexec_b32 s7, s5 s_cbranch_execz .LBB0_20 ; %bb.19: v_add_co_u32 v11, s6, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v12, s6, 0, v18, s6 global_load_b64 v[11:12], v[11:12], off offset:2048 .LBB0_20: s_or_b32 exec_lo, exec_lo, s7 v_or_b32_e32 v20, 0x600, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s6, s9, v20 s_and_saveexec_b32 s8, s6 s_cbranch_execz .LBB0_22 ; %bb.21: v_add_co_u32 v13, s7, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v14, s7, 0, v18, s7 global_load_b64 v[13:14], v[13:14], off .LBB0_22: s_or_b32 exec_lo, exec_lo, s8 v_or_b32_e32 v20, 0x700, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s7, s9, v20 s_and_saveexec_b32 s16, s7 s_cbranch_execz .LBB0_24 ; %bb.23: v_add_co_u32 v15, s8, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v16, s8, 0, v18, s8 global_load_b64 v[15:16], v[15:16], off offset:2048 .LBB0_24: ; %_ZN7rocprim25block_load_direct_stripedILj256EPddLj8EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s16 s_waitcnt vmcnt(0) v_cndmask_b32_e32 v4, 0x80000000, v4, vcc_lo v_cndmask_b32_e32 v3, 0, v3, vcc_lo v_cmp_ne_u32_e32 vcc_lo, 31, v19 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_2) v_add_f64 v[1:2], v[1:2], v[3:4] v_cndmask_b32_e64 v4, 0x80000000, v6, s2 v_cndmask_b32_e64 v3, 0, v5, s2 v_and_b32_e32 v5, 0xe0, v0 s_min_u32 s2, s9, 0x100 v_add_nc_u32_e32 v6, 1, v19 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_4) | instid1(VALU_DEP_1) v_sub_nc_u32_e64 v5, s2, v5 clamp v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v8, s3 v_cndmask_b32_e64 v3, 0, v7, s3 s_mov_b32 s3, exec_lo v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v10, s4 v_cndmask_b32_e64 v3, 0, v9, s4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v12, s5 v_cndmask_b32_e64 v3, 0, v11, s5 v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v14, s6 v_cndmask_b32_e64 v3, 0, v13, s6 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v16, s7 v_cndmask_b32_e64 v3, 0, v15, s7 v_add_f64 v[1:2], v[3:4], v[1:2] v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB0_26 ; %bb.25: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB0_26: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 30, v19 v_add_nc_u32_e32 v6, 2, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB0_28 ; %bb.27: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB0_28: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 28, v19 v_add_nc_u32_e32 v6, 4, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB0_30 ; %bb.29: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB0_30: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 24, v19 v_add_nc_u32_e32 v6, 8, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 3, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB0_32 ; %bb.31: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB0_32: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 16, v19 v_add_nc_u32_e32 v6, 16, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 4, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB0_34 ; %bb.33: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB0_34: ; %_ZN7rocprim6detail15warp_reduce_dppIdLj32ELb0EE6reduceIN6thrust4plusIdEEEEvdRdjT_.exit.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB0_36 ; %bb.35: s_waitcnt lgkmcnt(1) v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 ds_store_b64 v3, v[1:2] offset:64 .LBB0_36: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB0_44 ; %bb.37: v_lshlrev_b32_e32 v1, 3, v19 v_and_b32_e32 v5, 7, v19 s_add_i32 s2, s2, 31 s_mov_b32 s4, exec_lo s_lshr_b32 s2, s2, 5 ds_load_b64 v[1:2], v1 offset:64 v_cmp_ne_u32_e32 vcc_lo, 7, v5 v_add_nc_u32_e32 v6, 1, v5 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB0_39 ; %bb.38: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB0_39: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 6, v5 v_add_nc_u32_e32 v6, 2, v5 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB0_41 ; %bb.40: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB0_41: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 4, v5 v_add_nc_u32_e32 v5, 4, v5 s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_u32_e32 vcc_lo, s2, v5 v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB0_43 ; %bb.42: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB0_43: ; %Flow15 s_or_b32 exec_lo, exec_lo, s2 .LBB0_44: ; %Flow16 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB0_45: ; %_ZN7rocprim12block_reduceIdLj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceIN6thrust4plusIdEEEEvdRdjT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s2, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB0_47 ; %bb.46: s_load_b32 s0, s[0:1], 0x18 s_waitcnt lgkmcnt(0) v_cvt_f64_i32_e32 v[3:4], s0 s_lshl_b64 s[0:1], s[12:13], 3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) s_add_u32 s0, s14, s0 s_addc_u32 s1, s15, s1 s_cmp_eq_u64 s[10:11], 0 s_cselect_b32 vcc_lo, -1, 0 v_dual_mov_b32 v0, 0 :: v_dual_cndmask_b32 v1, v1, v3 s_delay_alu instid0(VALU_DEP_2) v_cndmask_b32_e32 v2, v2, v4, vcc_lo global_store_b64 v0, v[1:2], s[0:1] .LBB0_47: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 128 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 21 .amdhsa_next_free_sgpr 17 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end0: .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_, .Lfunc_end0-_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2288 ; NumSgprs: 19 ; NumVgprs: 21 ; ScratchSize: 0 ; MemoryBound: 1 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 128 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 19 ; NumVGPRsForWavesPerEU: 21 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_ ; %bb.0: s_clause 0x1 s_load_b128 s[8:11], s[0:1], 0x0 s_load_b64 s[12:13], s[0:1], 0x10 s_mov_b32 s3, 0 s_lshl_b32 s2, s15, 11 v_lshlrev_b32_e32 v1, 3, v0 s_lshl_b64 s[4:5], s[2:3], 3 s_mov_b32 s14, s15 s_mov_b32 s15, s3 v_mbcnt_lo_u32_b32 v19, -1, 0 s_waitcnt lgkmcnt(0) s_lshr_b64 s[6:7], s[10:11], 11 s_add_u32 s3, s8, s4 s_addc_u32 s4, s9, s5 v_add_co_u32 v17, s3, s3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v18, null, s4, 0, s3 s_cmp_lg_u64 s[6:7], s[14:15] s_cbranch_scc0 .LBB1_6 ; %bb.1: s_clause 0x1 global_load_b64 v[1:2], v[17:18], off global_load_b64 v[3:4], v[17:18], off offset:2048 v_add_co_u32 v5, vcc_lo, v17, 0x2000 v_add_co_ci_u32_e32 v6, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v9, vcc_lo, 0x1000, v17 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[7:8], v[5:6], off offset:-4096 global_load_b64 v[9:10], v[9:10], off offset:2048 global_load_b64 v[5:6], v[5:6], off v_add_co_u32 v11, vcc_lo, 0x2000, v17 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v13, vcc_lo, 0x3000, v17 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[11:12], v[11:12], off offset:2048 global_load_b64 v[15:16], v[13:14], off global_load_b64 v[13:14], v[13:14], off offset:2048 s_mov_b32 s3, exec_lo s_waitcnt vmcnt(6) v_add_f64 v[1:2], v[1:2], v[3:4] s_waitcnt vmcnt(5) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[7:8] s_waitcnt vmcnt(4) v_add_f64 v[1:2], v[1:2], v[9:10] s_waitcnt vmcnt(3) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[5:6] s_waitcnt vmcnt(2) v_add_f64 v[1:2], v[1:2], v[11:12] s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[15:16] s_waitcnt vmcnt(0) v_add_f64 v[1:2], v[1:2], v[13:14] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[3:4] v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_add_f64 v[1:2], v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[3:4] v_mov_b32_dpp v3, v1 row_shr:8 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 row_shr:8 row_mask:0xf bank_mask:0xf v_add_f64 v[1:2], v[1:2], v[3:4] ds_swizzle_b32 v3, v1 offset:swizzle(BROADCAST,32,15) ds_swizzle_b32 v4, v2 offset:swizzle(BROADCAST,32,15) s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] v_mov_b32_e32 v3, 0 ds_bpermute_b32 v1, v3, v1 offset:124 ds_bpermute_b32 v2, v3, v2 offset:124 v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB1_3 ; %bb.2: v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 s_waitcnt lgkmcnt(0) ds_store_b64 v3, v[1:2] .LBB1_3: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB1_5 ; %bb.4: v_lshlrev_b32_e32 v1, 3, v19 ds_load_b64 v[1:2], v1 s_waitcnt lgkmcnt(0) v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[3:4] v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_add_f64 v[1:2], v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[3:4] v_lshlrev_b32_e32 v3, 2, v19 v_or_b32_e32 v3, 28, v3 ds_bpermute_b32 v1, v3, v1 ds_bpermute_b32 v2, v3, v2 .LBB1_5: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_mov_b32 s3, 0 s_branch .LBB1_7 .LBB1_6: s_mov_b32 s3, -1 ; implicit-def: $vgpr1_vgpr2 .LBB1_7: ; %Flow17 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s3 s_cbranch_vccz .LBB1_45 ; %bb.8: s_sub_i32 s9, s10, s2 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16 v_cmpx_gt_u32_e64 s9, v0 s_cbranch_execz .LBB1_10 ; %bb.9: s_waitcnt lgkmcnt(0) global_load_b64 v[1:2], v[17:18], off .LBB1_10: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s9, v20 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB1_12 ; %bb.11: global_load_b64 v[3:4], v[17:18], off offset:2048 .LBB1_12: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s2, s9, v20 s_and_saveexec_b32 s4, s2 s_cbranch_execz .LBB1_14 ; %bb.13: v_add_co_u32 v5, s3, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v6, s3, 0, v18, s3 global_load_b64 v[5:6], v[5:6], off .LBB1_14: s_or_b32 exec_lo, exec_lo, s4 v_or_b32_e32 v20, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s3, s9, v20 s_and_saveexec_b32 s5, s3 s_cbranch_execz .LBB1_16 ; %bb.15: v_add_co_u32 v7, s4, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v8, s4, 0, v18, s4 global_load_b64 v[7:8], v[7:8], off offset:2048 .LBB1_16: s_or_b32 exec_lo, exec_lo, s5 v_or_b32_e32 v20, 0x400, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s4, s9, v20 s_and_saveexec_b32 s6, s4 s_cbranch_execz .LBB1_18 ; %bb.17: v_add_co_u32 v9, s5, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v10, s5, 0, v18, s5 global_load_b64 v[9:10], v[9:10], off .LBB1_18: s_or_b32 exec_lo, exec_lo, s6 v_or_b32_e32 v20, 0x500, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s5, s9, v20 s_and_saveexec_b32 s7, s5 s_cbranch_execz .LBB1_20 ; %bb.19: v_add_co_u32 v11, s6, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v12, s6, 0, v18, s6 global_load_b64 v[11:12], v[11:12], off offset:2048 .LBB1_20: s_or_b32 exec_lo, exec_lo, s7 v_or_b32_e32 v20, 0x600, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s6, s9, v20 s_and_saveexec_b32 s8, s6 s_cbranch_execz .LBB1_22 ; %bb.21: v_add_co_u32 v13, s7, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v14, s7, 0, v18, s7 global_load_b64 v[13:14], v[13:14], off .LBB1_22: s_or_b32 exec_lo, exec_lo, s8 v_or_b32_e32 v20, 0x700, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s7, s9, v20 s_and_saveexec_b32 s16, s7 s_cbranch_execz .LBB1_24 ; %bb.23: v_add_co_u32 v15, s8, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v16, s8, 0, v18, s8 global_load_b64 v[15:16], v[15:16], off offset:2048 .LBB1_24: ; %_ZN7rocprim25block_load_direct_stripedILj256EPddLj8EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s16 s_waitcnt vmcnt(0) v_cndmask_b32_e32 v4, 0x80000000, v4, vcc_lo v_cndmask_b32_e32 v3, 0, v3, vcc_lo v_cmp_ne_u32_e32 vcc_lo, 31, v19 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_2) v_add_f64 v[1:2], v[1:2], v[3:4] v_cndmask_b32_e64 v4, 0x80000000, v6, s2 v_cndmask_b32_e64 v3, 0, v5, s2 v_and_b32_e32 v5, 0xe0, v0 s_min_u32 s2, s9, 0x100 v_add_nc_u32_e32 v6, 1, v19 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_4) | instid1(VALU_DEP_1) v_sub_nc_u32_e64 v5, s2, v5 clamp v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v8, s3 v_cndmask_b32_e64 v3, 0, v7, s3 s_mov_b32 s3, exec_lo v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v10, s4 v_cndmask_b32_e64 v3, 0, v9, s4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v12, s5 v_cndmask_b32_e64 v3, 0, v11, s5 v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v14, s6 v_cndmask_b32_e64 v3, 0, v13, s6 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v16, s7 v_cndmask_b32_e64 v3, 0, v15, s7 v_add_f64 v[1:2], v[3:4], v[1:2] v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB1_26 ; %bb.25: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB1_26: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 30, v19 v_add_nc_u32_e32 v6, 2, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB1_28 ; %bb.27: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB1_28: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 28, v19 v_add_nc_u32_e32 v6, 4, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB1_30 ; %bb.29: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB1_30: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 24, v19 v_add_nc_u32_e32 v6, 8, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 3, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB1_32 ; %bb.31: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB1_32: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 16, v19 v_add_nc_u32_e32 v6, 16, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 4, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB1_34 ; %bb.33: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB1_34: ; %_ZN7rocprim6detail15warp_reduce_dppIdLj32ELb0EE6reduceIN6thrust4plusIdEEEEvdRdjT_.exit.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB1_36 ; %bb.35: s_waitcnt lgkmcnt(1) v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 ds_store_b64 v3, v[1:2] offset:64 .LBB1_36: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB1_44 ; %bb.37: v_lshlrev_b32_e32 v1, 3, v19 v_and_b32_e32 v5, 7, v19 s_add_i32 s2, s2, 31 s_mov_b32 s4, exec_lo s_lshr_b32 s2, s2, 5 ds_load_b64 v[1:2], v1 offset:64 v_cmp_ne_u32_e32 vcc_lo, 7, v5 v_add_nc_u32_e32 v6, 1, v5 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB1_39 ; %bb.38: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB1_39: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 6, v5 v_add_nc_u32_e32 v6, 2, v5 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB1_41 ; %bb.40: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB1_41: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 4, v5 v_add_nc_u32_e32 v5, 4, v5 s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_u32_e32 vcc_lo, s2, v5 v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB1_43 ; %bb.42: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB1_43: ; %Flow15 s_or_b32 exec_lo, exec_lo, s2 .LBB1_44: ; %Flow16 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB1_45: ; %_ZN7rocprim12block_reduceIdLj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceIN6thrust4plusIdEEEEvdRdjT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s2, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB1_47 ; %bb.46: s_load_b32 s0, s[0:1], 0x18 s_cmp_lg_u64 s[10:11], 0 s_cselect_b32 vcc_lo, -1, 0 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_cndmask_b32_e32 v2, 0x80000000, v2, vcc_lo v_cndmask_b32_e32 v1, 0, v1, vcc_lo v_cvt_f64_i32_e32 v[3:4], s0 s_lshl_b64 s[0:1], s[14:15], 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) s_add_u32 s0, s12, s0 s_addc_u32 s1, s13, s1 v_add_f64 v[0:1], v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) v_cvt_i32_f64_e32 v0, v[0:1] v_mov_b32_e32 v1, 0 global_store_b32 v1, v0, s[0:1] .LBB1_47: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 128 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 21 .amdhsa_next_free_sgpr 17 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end1: .size _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_, .Lfunc_end1-_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2308 ; NumSgprs: 19 ; NumVgprs: 21 ; ScratchSize: 0 ; MemoryBound: 1 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 128 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 19 ; NumVGPRsForWavesPerEU: 21 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_ ; %bb.0: s_mov_b32 s12, s15 s_clause 0x1 s_load_b128 s[8:11], s[0:1], 0x0 s_load_b64 s[14:15], s[0:1], 0x10 s_mov_b32 s3, 0 s_lshl_b32 s2, s12, 11 v_lshlrev_b32_e32 v1, 3, v0 s_lshl_b64 s[4:5], s[2:3], 3 s_mov_b32 s13, s3 v_mbcnt_lo_u32_b32 v19, -1, 0 s_waitcnt lgkmcnt(0) s_lshr_b64 s[6:7], s[10:11], 11 s_add_u32 s3, s8, s4 s_addc_u32 s4, s9, s5 v_add_co_u32 v17, s3, s3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v18, null, s4, 0, s3 s_cmp_lg_u64 s[6:7], s[12:13] s_cbranch_scc0 .LBB2_6 ; %bb.1: s_clause 0x1 global_load_b64 v[1:2], v[17:18], off global_load_b64 v[3:4], v[17:18], off offset:2048 v_add_co_u32 v5, vcc_lo, v17, 0x2000 v_add_co_ci_u32_e32 v6, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v9, vcc_lo, 0x1000, v17 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[7:8], v[5:6], off offset:-4096 global_load_b64 v[9:10], v[9:10], off offset:2048 global_load_b64 v[5:6], v[5:6], off v_add_co_u32 v11, vcc_lo, 0x2000, v17 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v13, vcc_lo, 0x3000, v17 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[11:12], v[11:12], off offset:2048 global_load_b64 v[15:16], v[13:14], off global_load_b64 v[13:14], v[13:14], off offset:2048 s_mov_b32 s3, exec_lo s_waitcnt vmcnt(6) v_add_f64 v[1:2], v[1:2], v[3:4] s_waitcnt vmcnt(5) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[7:8] s_waitcnt vmcnt(4) v_add_f64 v[1:2], v[1:2], v[9:10] s_waitcnt vmcnt(3) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[5:6] s_waitcnt vmcnt(2) v_add_f64 v[1:2], v[1:2], v[11:12] s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[15:16] s_waitcnt vmcnt(0) v_add_f64 v[1:2], v[1:2], v[13:14] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[3:4] v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_add_f64 v[1:2], v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[3:4] v_mov_b32_dpp v3, v1 row_shr:8 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 row_shr:8 row_mask:0xf bank_mask:0xf v_add_f64 v[1:2], v[1:2], v[3:4] ds_swizzle_b32 v3, v1 offset:swizzle(BROADCAST,32,15) ds_swizzle_b32 v4, v2 offset:swizzle(BROADCAST,32,15) s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] v_mov_b32_e32 v3, 0 ds_bpermute_b32 v1, v3, v1 offset:124 ds_bpermute_b32 v2, v3, v2 offset:124 v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB2_3 ; %bb.2: v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 s_waitcnt lgkmcnt(0) ds_store_b64 v3, v[1:2] .LBB2_3: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB2_5 ; %bb.4: v_lshlrev_b32_e32 v1, 3, v19 ds_load_b64 v[1:2], v1 s_waitcnt lgkmcnt(0) v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[3:4] v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_add_f64 v[1:2], v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[3:4] v_lshlrev_b32_e32 v3, 2, v19 v_or_b32_e32 v3, 28, v3 ds_bpermute_b32 v1, v3, v1 ds_bpermute_b32 v2, v3, v2 .LBB2_5: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_mov_b32 s3, 0 s_branch .LBB2_7 .LBB2_6: s_mov_b32 s3, -1 ; implicit-def: $vgpr1_vgpr2 .LBB2_7: ; %Flow17 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s3 s_cbranch_vccz .LBB2_45 ; %bb.8: s_sub_i32 s9, s10, s2 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16 v_cmpx_gt_u32_e64 s9, v0 s_cbranch_execz .LBB2_10 ; %bb.9: s_waitcnt lgkmcnt(0) global_load_b64 v[1:2], v[17:18], off .LBB2_10: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s9, v20 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB2_12 ; %bb.11: global_load_b64 v[3:4], v[17:18], off offset:2048 .LBB2_12: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s2, s9, v20 s_and_saveexec_b32 s4, s2 s_cbranch_execz .LBB2_14 ; %bb.13: v_add_co_u32 v5, s3, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v6, s3, 0, v18, s3 global_load_b64 v[5:6], v[5:6], off .LBB2_14: s_or_b32 exec_lo, exec_lo, s4 v_or_b32_e32 v20, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s3, s9, v20 s_and_saveexec_b32 s5, s3 s_cbranch_execz .LBB2_16 ; %bb.15: v_add_co_u32 v7, s4, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v8, s4, 0, v18, s4 global_load_b64 v[7:8], v[7:8], off offset:2048 .LBB2_16: s_or_b32 exec_lo, exec_lo, s5 v_or_b32_e32 v20, 0x400, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s4, s9, v20 s_and_saveexec_b32 s6, s4 s_cbranch_execz .LBB2_18 ; %bb.17: v_add_co_u32 v9, s5, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v10, s5, 0, v18, s5 global_load_b64 v[9:10], v[9:10], off .LBB2_18: s_or_b32 exec_lo, exec_lo, s6 v_or_b32_e32 v20, 0x500, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s5, s9, v20 s_and_saveexec_b32 s7, s5 s_cbranch_execz .LBB2_20 ; %bb.19: v_add_co_u32 v11, s6, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v12, s6, 0, v18, s6 global_load_b64 v[11:12], v[11:12], off offset:2048 .LBB2_20: s_or_b32 exec_lo, exec_lo, s7 v_or_b32_e32 v20, 0x600, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s6, s9, v20 s_and_saveexec_b32 s8, s6 s_cbranch_execz .LBB2_22 ; %bb.21: v_add_co_u32 v13, s7, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v14, s7, 0, v18, s7 global_load_b64 v[13:14], v[13:14], off .LBB2_22: s_or_b32 exec_lo, exec_lo, s8 v_or_b32_e32 v20, 0x700, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s7, s9, v20 s_and_saveexec_b32 s16, s7 s_cbranch_execz .LBB2_24 ; %bb.23: v_add_co_u32 v15, s8, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v16, s8, 0, v18, s8 global_load_b64 v[15:16], v[15:16], off offset:2048 .LBB2_24: ; %_ZN7rocprim25block_load_direct_stripedILj256EN6thrust6detail15normal_iteratorINS1_10device_ptrIdEEEEdLj8EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s16 s_waitcnt vmcnt(0) v_cndmask_b32_e32 v4, 0x80000000, v4, vcc_lo v_cndmask_b32_e32 v3, 0, v3, vcc_lo v_cmp_ne_u32_e32 vcc_lo, 31, v19 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_2) v_add_f64 v[1:2], v[1:2], v[3:4] v_cndmask_b32_e64 v4, 0x80000000, v6, s2 v_cndmask_b32_e64 v3, 0, v5, s2 v_and_b32_e32 v5, 0xe0, v0 s_min_u32 s2, s9, 0x100 v_add_nc_u32_e32 v6, 1, v19 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_4) | instid1(VALU_DEP_1) v_sub_nc_u32_e64 v5, s2, v5 clamp v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v8, s3 v_cndmask_b32_e64 v3, 0, v7, s3 s_mov_b32 s3, exec_lo v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v10, s4 v_cndmask_b32_e64 v3, 0, v9, s4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v12, s5 v_cndmask_b32_e64 v3, 0, v11, s5 v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v14, s6 v_cndmask_b32_e64 v3, 0, v13, s6 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v16, s7 v_cndmask_b32_e64 v3, 0, v15, s7 v_add_f64 v[1:2], v[3:4], v[1:2] v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB2_26 ; %bb.25: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB2_26: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 30, v19 v_add_nc_u32_e32 v6, 2, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB2_28 ; %bb.27: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB2_28: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 28, v19 v_add_nc_u32_e32 v6, 4, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB2_30 ; %bb.29: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB2_30: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 24, v19 v_add_nc_u32_e32 v6, 8, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 3, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB2_32 ; %bb.31: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB2_32: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 16, v19 v_add_nc_u32_e32 v6, 16, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 4, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB2_34 ; %bb.33: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB2_34: ; %_ZN7rocprim6detail15warp_reduce_dppIdLj32ELb0EE6reduceIN6thrust4plusIdEEEEvdRdjT_.exit.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB2_36 ; %bb.35: s_waitcnt lgkmcnt(1) v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 ds_store_b64 v3, v[1:2] offset:64 .LBB2_36: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB2_44 ; %bb.37: v_lshlrev_b32_e32 v1, 3, v19 v_and_b32_e32 v5, 7, v19 s_add_i32 s2, s2, 31 s_mov_b32 s4, exec_lo s_lshr_b32 s2, s2, 5 ds_load_b64 v[1:2], v1 offset:64 v_cmp_ne_u32_e32 vcc_lo, 7, v5 v_add_nc_u32_e32 v6, 1, v5 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB2_39 ; %bb.38: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB2_39: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 6, v5 v_add_nc_u32_e32 v6, 2, v5 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB2_41 ; %bb.40: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB2_41: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 4, v5 v_add_nc_u32_e32 v5, 4, v5 s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_u32_e32 vcc_lo, s2, v5 v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB2_43 ; %bb.42: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB2_43: ; %Flow15 s_or_b32 exec_lo, exec_lo, s2 .LBB2_44: ; %Flow16 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB2_45: ; %_ZN7rocprim12block_reduceIdLj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceIN6thrust4plusIdEEEEvdRdjT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s2, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB2_47 ; %bb.46: s_load_b32 s0, s[0:1], 0x18 s_waitcnt lgkmcnt(0) v_cvt_f64_i32_e32 v[3:4], s0 s_lshl_b64 s[0:1], s[12:13], 3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) s_add_u32 s0, s14, s0 s_addc_u32 s1, s15, s1 s_cmp_eq_u64 s[10:11], 0 s_cselect_b32 vcc_lo, -1, 0 v_dual_mov_b32 v0, 0 :: v_dual_cndmask_b32 v1, v1, v3 s_delay_alu instid0(VALU_DEP_2) v_cndmask_b32_e32 v2, v2, v4, vcc_lo global_store_b64 v0, v[1:2], s[0:1] .LBB2_47: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 128 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 21 .amdhsa_next_free_sgpr 17 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end2: .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_, .Lfunc_end2-_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2288 ; NumSgprs: 19 ; NumVgprs: 21 ; ScratchSize: 0 ; MemoryBound: 1 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 128 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 19 ; NumVGPRsForWavesPerEU: 21 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_ ; %bb.0: s_clause 0x1 s_load_b128 s[8:11], s[0:1], 0x0 s_load_b64 s[12:13], s[0:1], 0x10 s_mov_b32 s3, 0 s_lshl_b32 s2, s15, 11 v_lshlrev_b32_e32 v1, 3, v0 s_lshl_b64 s[4:5], s[2:3], 3 s_mov_b32 s14, s15 s_mov_b32 s15, s3 v_mbcnt_lo_u32_b32 v19, -1, 0 s_waitcnt lgkmcnt(0) s_lshr_b64 s[6:7], s[10:11], 11 s_add_u32 s3, s8, s4 s_addc_u32 s4, s9, s5 v_add_co_u32 v17, s3, s3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v18, null, s4, 0, s3 s_cmp_lg_u64 s[6:7], s[14:15] s_cbranch_scc0 .LBB3_6 ; %bb.1: s_clause 0x1 global_load_b64 v[1:2], v[17:18], off global_load_b64 v[3:4], v[17:18], off offset:2048 v_add_co_u32 v5, vcc_lo, v17, 0x2000 v_add_co_ci_u32_e32 v6, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v9, vcc_lo, 0x1000, v17 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[7:8], v[5:6], off offset:-4096 global_load_b64 v[9:10], v[9:10], off offset:2048 global_load_b64 v[5:6], v[5:6], off v_add_co_u32 v11, vcc_lo, 0x2000, v17 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v13, vcc_lo, 0x3000, v17 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[11:12], v[11:12], off offset:2048 global_load_b64 v[15:16], v[13:14], off global_load_b64 v[13:14], v[13:14], off offset:2048 s_mov_b32 s3, exec_lo s_waitcnt vmcnt(6) v_add_f64 v[1:2], v[1:2], v[3:4] s_waitcnt vmcnt(5) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[7:8] s_waitcnt vmcnt(4) v_add_f64 v[1:2], v[1:2], v[9:10] s_waitcnt vmcnt(3) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[5:6] s_waitcnt vmcnt(2) v_add_f64 v[1:2], v[1:2], v[11:12] s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[15:16] s_waitcnt vmcnt(0) v_add_f64 v[1:2], v[1:2], v[13:14] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[3:4] v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_add_f64 v[1:2], v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[3:4] v_mov_b32_dpp v3, v1 row_shr:8 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 row_shr:8 row_mask:0xf bank_mask:0xf v_add_f64 v[1:2], v[1:2], v[3:4] ds_swizzle_b32 v3, v1 offset:swizzle(BROADCAST,32,15) ds_swizzle_b32 v4, v2 offset:swizzle(BROADCAST,32,15) s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] v_mov_b32_e32 v3, 0 ds_bpermute_b32 v1, v3, v1 offset:124 ds_bpermute_b32 v2, v3, v2 offset:124 v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB3_3 ; %bb.2: v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 s_waitcnt lgkmcnt(0) ds_store_b64 v3, v[1:2] .LBB3_3: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB3_5 ; %bb.4: v_lshlrev_b32_e32 v1, 3, v19 ds_load_b64 v[1:2], v1 s_waitcnt lgkmcnt(0) v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[3:4] v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_add_f64 v[1:2], v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[1:2], v[3:4] v_lshlrev_b32_e32 v3, 2, v19 v_or_b32_e32 v3, 28, v3 ds_bpermute_b32 v1, v3, v1 ds_bpermute_b32 v2, v3, v2 .LBB3_5: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_mov_b32 s3, 0 s_branch .LBB3_7 .LBB3_6: s_mov_b32 s3, -1 ; implicit-def: $vgpr1_vgpr2 .LBB3_7: ; %Flow17 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s3 s_cbranch_vccz .LBB3_45 ; %bb.8: s_sub_i32 s9, s10, s2 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16 v_cmpx_gt_u32_e64 s9, v0 s_cbranch_execz .LBB3_10 ; %bb.9: s_waitcnt lgkmcnt(0) global_load_b64 v[1:2], v[17:18], off .LBB3_10: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s9, v20 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB3_12 ; %bb.11: global_load_b64 v[3:4], v[17:18], off offset:2048 .LBB3_12: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s2, s9, v20 s_and_saveexec_b32 s4, s2 s_cbranch_execz .LBB3_14 ; %bb.13: v_add_co_u32 v5, s3, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v6, s3, 0, v18, s3 global_load_b64 v[5:6], v[5:6], off .LBB3_14: s_or_b32 exec_lo, exec_lo, s4 v_or_b32_e32 v20, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s3, s9, v20 s_and_saveexec_b32 s5, s3 s_cbranch_execz .LBB3_16 ; %bb.15: v_add_co_u32 v7, s4, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v8, s4, 0, v18, s4 global_load_b64 v[7:8], v[7:8], off offset:2048 .LBB3_16: s_or_b32 exec_lo, exec_lo, s5 v_or_b32_e32 v20, 0x400, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s4, s9, v20 s_and_saveexec_b32 s6, s4 s_cbranch_execz .LBB3_18 ; %bb.17: v_add_co_u32 v9, s5, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v10, s5, 0, v18, s5 global_load_b64 v[9:10], v[9:10], off .LBB3_18: s_or_b32 exec_lo, exec_lo, s6 v_or_b32_e32 v20, 0x500, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s5, s9, v20 s_and_saveexec_b32 s7, s5 s_cbranch_execz .LBB3_20 ; %bb.19: v_add_co_u32 v11, s6, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v12, s6, 0, v18, s6 global_load_b64 v[11:12], v[11:12], off offset:2048 .LBB3_20: s_or_b32 exec_lo, exec_lo, s7 v_or_b32_e32 v20, 0x600, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s6, s9, v20 s_and_saveexec_b32 s8, s6 s_cbranch_execz .LBB3_22 ; %bb.21: v_add_co_u32 v13, s7, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v14, s7, 0, v18, s7 global_load_b64 v[13:14], v[13:14], off .LBB3_22: s_or_b32 exec_lo, exec_lo, s8 v_or_b32_e32 v20, 0x700, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s7, s9, v20 s_and_saveexec_b32 s16, s7 s_cbranch_execz .LBB3_24 ; %bb.23: v_add_co_u32 v15, s8, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v16, s8, 0, v18, s8 global_load_b64 v[15:16], v[15:16], off offset:2048 .LBB3_24: ; %_ZN7rocprim25block_load_direct_stripedILj256EN6thrust6detail15normal_iteratorINS1_10device_ptrIdEEEEdLj8EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s16 s_waitcnt vmcnt(0) v_cndmask_b32_e32 v4, 0x80000000, v4, vcc_lo v_cndmask_b32_e32 v3, 0, v3, vcc_lo v_cmp_ne_u32_e32 vcc_lo, 31, v19 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_2) v_add_f64 v[1:2], v[1:2], v[3:4] v_cndmask_b32_e64 v4, 0x80000000, v6, s2 v_cndmask_b32_e64 v3, 0, v5, s2 v_and_b32_e32 v5, 0xe0, v0 s_min_u32 s2, s9, 0x100 v_add_nc_u32_e32 v6, 1, v19 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_4) | instid1(VALU_DEP_1) v_sub_nc_u32_e64 v5, s2, v5 clamp v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v8, s3 v_cndmask_b32_e64 v3, 0, v7, s3 s_mov_b32 s3, exec_lo v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v10, s4 v_cndmask_b32_e64 v3, 0, v9, s4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v12, s5 v_cndmask_b32_e64 v3, 0, v11, s5 v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v14, s6 v_cndmask_b32_e64 v3, 0, v13, s6 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_f64 v[1:2], v[3:4], v[1:2] v_cndmask_b32_e64 v4, 0x80000000, v16, s7 v_cndmask_b32_e64 v3, 0, v15, s7 v_add_f64 v[1:2], v[3:4], v[1:2] v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB3_26 ; %bb.25: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB3_26: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 30, v19 v_add_nc_u32_e32 v6, 2, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB3_28 ; %bb.27: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB3_28: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 28, v19 v_add_nc_u32_e32 v6, 4, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB3_30 ; %bb.29: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB3_30: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 24, v19 v_add_nc_u32_e32 v6, 8, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 3, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB3_32 ; %bb.31: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB3_32: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 16, v19 v_add_nc_u32_e32 v6, 16, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 4, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB3_34 ; %bb.33: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB3_34: ; %_ZN7rocprim6detail15warp_reduce_dppIdLj32ELb0EE6reduceIN6thrust4plusIdEEEEvdRdjT_.exit.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB3_36 ; %bb.35: s_waitcnt lgkmcnt(1) v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 ds_store_b64 v3, v[1:2] offset:64 .LBB3_36: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB3_44 ; %bb.37: v_lshlrev_b32_e32 v1, 3, v19 v_and_b32_e32 v5, 7, v19 s_add_i32 s2, s2, 31 s_mov_b32 s4, exec_lo s_lshr_b32 s2, s2, 5 ds_load_b64 v[1:2], v1 offset:64 v_cmp_ne_u32_e32 vcc_lo, 7, v5 v_add_nc_u32_e32 v6, 1, v5 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB3_39 ; %bb.38: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB3_39: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 6, v5 v_add_nc_u32_e32 v6, 2, v5 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB3_41 ; %bb.40: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB3_41: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 4, v5 v_add_nc_u32_e32 v5, 4, v5 s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_u32_e32 vcc_lo, s2, v5 v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB3_43 ; %bb.42: s_waitcnt lgkmcnt(0) v_add_f64 v[1:2], v[1:2], v[3:4] .LBB3_43: ; %Flow15 s_or_b32 exec_lo, exec_lo, s2 .LBB3_44: ; %Flow16 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB3_45: ; %_ZN7rocprim12block_reduceIdLj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceIN6thrust4plusIdEEEEvdRdjT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s2, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB3_47 ; %bb.46: s_load_b32 s0, s[0:1], 0x18 s_cmp_lg_u64 s[10:11], 0 s_cselect_b32 vcc_lo, -1, 0 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_cndmask_b32_e32 v2, 0x80000000, v2, vcc_lo v_cndmask_b32_e32 v1, 0, v1, vcc_lo v_cvt_f64_i32_e32 v[3:4], s0 s_lshl_b64 s[0:1], s[14:15], 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) s_add_u32 s0, s12, s0 s_addc_u32 s1, s13, s1 v_add_f64 v[0:1], v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) v_cvt_i32_f64_e32 v0, v[0:1] v_mov_b32_e32 v1, 0 global_store_b32 v1, v0, s[0:1] .LBB3_47: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 128 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 21 .amdhsa_next_free_sgpr 17 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end3: .size _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_, .Lfunc_end3-_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2308 ; NumSgprs: 19 ; NumVgprs: 21 ; ScratchSize: 0 ; MemoryBound: 1 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 128 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 19 ; NumVGPRsForWavesPerEU: 21 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ ; %bb.0: s_mov_b32 s12, s15 s_clause 0x1 s_load_b128 s[8:11], s[0:1], 0x0 s_load_b64 s[14:15], s[0:1], 0x10 s_mov_b32 s3, 0 s_lshl_b32 s2, s12, 11 v_lshlrev_b32_e32 v1, 3, v0 s_lshl_b64 s[4:5], s[2:3], 3 s_mov_b32 s13, s3 v_mbcnt_lo_u32_b32 v19, -1, 0 s_waitcnt lgkmcnt(0) s_lshr_b64 s[6:7], s[10:11], 11 s_add_u32 s3, s8, s4 s_addc_u32 s4, s9, s5 v_add_co_u32 v17, s3, s3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v18, null, s4, 0, s3 s_cmp_lg_u64 s[6:7], s[12:13] s_cbranch_scc0 .LBB4_6 ; %bb.1: s_clause 0x1 global_load_b64 v[1:2], v[17:18], off global_load_b64 v[3:4], v[17:18], off offset:2048 v_add_co_u32 v5, vcc_lo, v17, 0x2000 v_add_co_ci_u32_e32 v6, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v9, vcc_lo, 0x1000, v17 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[7:8], v[5:6], off offset:-4096 global_load_b64 v[9:10], v[9:10], off offset:2048 global_load_b64 v[5:6], v[5:6], off v_add_co_u32 v11, vcc_lo, 0x2000, v17 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v13, vcc_lo, 0x3000, v17 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[11:12], v[11:12], off offset:2048 global_load_b64 v[15:16], v[13:14], off global_load_b64 v[13:14], v[13:14], off offset:2048 s_mov_b32 s3, exec_lo s_waitcnt vmcnt(6) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 s_waitcnt vmcnt(5) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[7:8] v_dual_cndmask_b32 v2, v2, v8 :: v_dual_cndmask_b32 v1, v1, v7 s_waitcnt vmcnt(4) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[9:10] v_dual_cndmask_b32 v2, v2, v10 :: v_dual_cndmask_b32 v1, v1, v9 s_waitcnt vmcnt(3) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[5:6] v_dual_cndmask_b32 v2, v2, v6 :: v_dual_cndmask_b32 v1, v1, v5 s_waitcnt vmcnt(2) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[11:12] v_dual_cndmask_b32 v2, v2, v12 :: v_dual_cndmask_b32 v1, v1, v11 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[15:16] v_dual_cndmask_b32 v2, v2, v16 :: v_dual_cndmask_b32 v1, v1, v15 s_waitcnt vmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[13:14] v_dual_cndmask_b32 v2, v2, v14 :: v_dual_cndmask_b32 v1, v1, v13 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 v_mov_b32_dpp v4, v2 row_shr:8 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 row_shr:8 row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 ds_swizzle_b32 v4, v2 offset:swizzle(BROADCAST,32,15) ds_swizzle_b32 v3, v1 offset:swizzle(BROADCAST,32,15) s_waitcnt lgkmcnt(0) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_mov_b32 v5, 0 :: v_dual_cndmask_b32 v2, v4, v2 v_cndmask_b32_e32 v1, v3, v1, vcc_lo ds_bpermute_b32 v2, v5, v2 offset:124 ds_bpermute_b32 v1, v5, v1 offset:124 v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB4_3 ; %bb.2: v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 s_waitcnt lgkmcnt(0) ds_store_b64 v3, v[1:2] .LBB4_3: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB4_5 ; %bb.4: v_lshlrev_b32_e32 v1, 3, v19 v_lshlrev_b32_e32 v5, 2, v19 ds_load_b64 v[1:2], v1 v_or_b32_e32 v5, 28, v5 s_waitcnt lgkmcnt(0) v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_cndmask_b32_e32 v2, v4, v2, vcc_lo v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cndmask_b32_e32 v1, v3, v1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_cndmask_b32_e32 v2, v4, v2, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_cndmask_b32_e32 v1, v3, v1, vcc_lo v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 ds_bpermute_b32 v2, v5, v2 ds_bpermute_b32 v1, v5, v1 .LBB4_5: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_mov_b32 s3, 0 s_branch .LBB4_7 .LBB4_6: s_mov_b32 s3, -1 ; implicit-def: $vgpr1_vgpr2 .LBB4_7: ; %Flow17 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s3 s_cbranch_vccz .LBB4_45 ; %bb.8: s_sub_i32 s9, s10, s2 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16 v_cmpx_gt_u32_e64 s9, v0 s_cbranch_execz .LBB4_10 ; %bb.9: s_waitcnt lgkmcnt(0) global_load_b64 v[1:2], v[17:18], off .LBB4_10: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s9, v20 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB4_12 ; %bb.11: global_load_b64 v[3:4], v[17:18], off offset:2048 .LBB4_12: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s2, s9, v20 s_and_saveexec_b32 s4, s2 s_cbranch_execz .LBB4_14 ; %bb.13: v_add_co_u32 v5, s3, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v6, s3, 0, v18, s3 global_load_b64 v[5:6], v[5:6], off .LBB4_14: s_or_b32 exec_lo, exec_lo, s4 v_or_b32_e32 v20, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s3, s9, v20 s_and_saveexec_b32 s5, s3 s_cbranch_execz .LBB4_16 ; %bb.15: v_add_co_u32 v7, s4, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v8, s4, 0, v18, s4 global_load_b64 v[7:8], v[7:8], off offset:2048 .LBB4_16: s_or_b32 exec_lo, exec_lo, s5 v_or_b32_e32 v20, 0x400, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s4, s9, v20 s_and_saveexec_b32 s6, s4 s_cbranch_execz .LBB4_18 ; %bb.17: v_add_co_u32 v9, s5, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v10, s5, 0, v18, s5 global_load_b64 v[9:10], v[9:10], off .LBB4_18: s_or_b32 exec_lo, exec_lo, s6 v_or_b32_e32 v20, 0x500, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s5, s9, v20 s_and_saveexec_b32 s7, s5 s_cbranch_execz .LBB4_20 ; %bb.19: v_add_co_u32 v11, s6, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v12, s6, 0, v18, s6 global_load_b64 v[11:12], v[11:12], off offset:2048 .LBB4_20: s_or_b32 exec_lo, exec_lo, s7 v_or_b32_e32 v20, 0x600, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s6, s9, v20 s_and_saveexec_b32 s8, s6 s_cbranch_execz .LBB4_22 ; %bb.21: v_add_co_u32 v13, s7, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v14, s7, 0, v18, s7 global_load_b64 v[13:14], v[13:14], off .LBB4_22: s_or_b32 exec_lo, exec_lo, s8 v_or_b32_e32 v20, 0x700, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s7, s9, v20 s_and_saveexec_b32 s16, s7 s_cbranch_execz .LBB4_24 ; %bb.23: v_add_co_u32 v15, s8, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v16, s8, 0, v18, s8 global_load_b64 v[15:16], v[15:16], off offset:2048 .LBB4_24: ; %_ZN7rocprim25block_load_direct_stripedILj256EPddLj8EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s16 s_waitcnt vmcnt(0) lgkmcnt(0) v_cmp_lt_f64_e64 s8, v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) s_and_b32 vcc_lo, vcc_lo, s8 v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[5:6] s_and_b32 vcc_lo, s2, vcc_lo v_cmp_ne_u32_e64 s2, 31, v19 v_dual_cndmask_b32 v2, v2, v6 :: v_dual_cndmask_b32 v1, v1, v5 v_and_b32_e32 v5, 0xe0, v0 v_add_nc_u32_e32 v6, 1, v19 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_ci_u32_e64 v3, s2, 0, v19, s2 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[7:8] s_min_u32 s2, s9, 0x100 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_4) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 v_sub_nc_u32_e64 v5, s2, v5 clamp s_and_b32 vcc_lo, s3, vcc_lo s_mov_b32 s3, exec_lo v_dual_cndmask_b32 v2, v2, v8 :: v_dual_cndmask_b32 v1, v1, v7 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[9:10] s_and_b32 vcc_lo, s4, vcc_lo v_dual_cndmask_b32 v2, v2, v10 :: v_dual_cndmask_b32 v1, v1, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[11:12] s_and_b32 vcc_lo, s5, vcc_lo v_dual_cndmask_b32 v2, v2, v12 :: v_dual_cndmask_b32 v1, v1, v11 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[13:14] s_and_b32 vcc_lo, s6, vcc_lo v_dual_cndmask_b32 v2, v2, v14 :: v_dual_cndmask_b32 v1, v1, v13 s_delay_alu instid0(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[15:16] s_and_b32 vcc_lo, s7, vcc_lo v_dual_cndmask_b32 v2, v2, v16 :: v_dual_cndmask_b32 v1, v1, v15 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB4_26 ; %bb.25: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB4_26: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 30, v19 v_add_nc_u32_e32 v6, 2, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB4_28 ; %bb.27: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB4_28: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 28, v19 v_add_nc_u32_e32 v6, 4, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB4_30 ; %bb.29: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB4_30: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 24, v19 v_add_nc_u32_e32 v6, 8, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 3, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB4_32 ; %bb.31: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB4_32: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 16, v19 v_add_nc_u32_e32 v6, 16, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 4, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB4_34 ; %bb.33: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB4_34: ; %_ZN7rocprim6detail15warp_reduce_dppIdLj32ELb0EE6reduceIN6thrust7maximumIdEEEEvdRdjT_.exit.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB4_36 ; %bb.35: s_waitcnt lgkmcnt(1) v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 ds_store_b64 v3, v[1:2] offset:64 .LBB4_36: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB4_44 ; %bb.37: v_lshlrev_b32_e32 v1, 3, v19 v_and_b32_e32 v5, 7, v19 s_add_i32 s2, s2, 31 s_mov_b32 s4, exec_lo s_lshr_b32 s2, s2, 5 ds_load_b64 v[1:2], v1 offset:64 v_cmp_ne_u32_e32 vcc_lo, 7, v5 v_add_nc_u32_e32 v6, 1, v5 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB4_39 ; %bb.38: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB4_39: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 6, v5 v_add_nc_u32_e32 v6, 2, v5 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB4_41 ; %bb.40: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB4_41: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 4, v5 v_add_nc_u32_e32 v5, 4, v5 s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_u32_e32 vcc_lo, s2, v5 v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB4_43 ; %bb.42: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB4_43: ; %Flow15 s_or_b32 exec_lo, exec_lo, s2 .LBB4_44: ; %Flow16 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB4_45: ; %_ZN7rocprim12block_reduceIdLj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceIN6thrust7maximumIdEEEEvdRdjT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s2, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB4_47 ; %bb.46: s_load_b32 s0, s[0:1], 0x18 s_waitcnt lgkmcnt(0) v_cvt_f64_i32_e32 v[3:4], s0 s_lshl_b64 s[0:1], s[12:13], 3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) s_add_u32 s0, s14, s0 s_addc_u32 s1, s15, s1 s_cmp_eq_u64 s[10:11], 0 s_cselect_b32 vcc_lo, -1, 0 v_dual_mov_b32 v0, 0 :: v_dual_cndmask_b32 v1, v1, v3 s_delay_alu instid0(VALU_DEP_2) v_cndmask_b32_e32 v2, v2, v4, vcc_lo global_store_b64 v0, v[1:2], s[0:1] .LBB4_47: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 128 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 21 .amdhsa_next_free_sgpr 17 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end4: .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_, .Lfunc_end4-_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2312 ; NumSgprs: 19 ; NumVgprs: 21 ; ScratchSize: 0 ; MemoryBound: 1 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 128 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 19 ; NumVGPRsForWavesPerEU: 21 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ ; %bb.0: s_mov_b32 s12, s15 s_clause 0x1 s_load_b128 s[8:11], s[0:1], 0x0 s_load_b64 s[14:15], s[0:1], 0x10 s_mov_b32 s3, 0 s_lshl_b32 s2, s12, 11 v_lshlrev_b32_e32 v1, 3, v0 s_lshl_b64 s[4:5], s[2:3], 3 s_mov_b32 s13, s3 v_mbcnt_lo_u32_b32 v19, -1, 0 s_waitcnt lgkmcnt(0) s_lshr_b64 s[6:7], s[10:11], 11 s_add_u32 s3, s8, s4 s_addc_u32 s4, s9, s5 v_add_co_u32 v17, s3, s3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v18, null, s4, 0, s3 s_cmp_lg_u64 s[6:7], s[12:13] s_cbranch_scc0 .LBB5_6 ; %bb.1: s_clause 0x1 global_load_b64 v[1:2], v[17:18], off global_load_b64 v[3:4], v[17:18], off offset:2048 v_add_co_u32 v5, vcc_lo, v17, 0x2000 v_add_co_ci_u32_e32 v6, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v9, vcc_lo, 0x1000, v17 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[7:8], v[5:6], off offset:-4096 global_load_b64 v[9:10], v[9:10], off offset:2048 global_load_b64 v[5:6], v[5:6], off v_add_co_u32 v11, vcc_lo, 0x2000, v17 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v13, vcc_lo, 0x3000, v17 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[11:12], v[11:12], off offset:2048 global_load_b64 v[15:16], v[13:14], off global_load_b64 v[13:14], v[13:14], off offset:2048 s_mov_b32 s3, exec_lo s_waitcnt vmcnt(6) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 s_waitcnt vmcnt(5) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[7:8] v_dual_cndmask_b32 v2, v2, v8 :: v_dual_cndmask_b32 v1, v1, v7 s_waitcnt vmcnt(4) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[9:10] v_dual_cndmask_b32 v2, v2, v10 :: v_dual_cndmask_b32 v1, v1, v9 s_waitcnt vmcnt(3) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[5:6] v_dual_cndmask_b32 v2, v2, v6 :: v_dual_cndmask_b32 v1, v1, v5 s_waitcnt vmcnt(2) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[11:12] v_dual_cndmask_b32 v2, v2, v12 :: v_dual_cndmask_b32 v1, v1, v11 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[15:16] v_dual_cndmask_b32 v2, v2, v16 :: v_dual_cndmask_b32 v1, v1, v15 s_waitcnt vmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[13:14] v_dual_cndmask_b32 v2, v2, v14 :: v_dual_cndmask_b32 v1, v1, v13 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 v_mov_b32_dpp v4, v2 row_shr:8 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 row_shr:8 row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 ds_swizzle_b32 v4, v2 offset:swizzle(BROADCAST,32,15) ds_swizzle_b32 v3, v1 offset:swizzle(BROADCAST,32,15) s_waitcnt lgkmcnt(0) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_mov_b32 v5, 0 :: v_dual_cndmask_b32 v2, v4, v2 v_cndmask_b32_e32 v1, v3, v1, vcc_lo ds_bpermute_b32 v2, v5, v2 offset:124 ds_bpermute_b32 v1, v5, v1 offset:124 v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB5_3 ; %bb.2: v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 s_waitcnt lgkmcnt(0) ds_store_b64 v3, v[1:2] .LBB5_3: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB5_5 ; %bb.4: v_lshlrev_b32_e32 v1, 3, v19 v_lshlrev_b32_e32 v5, 2, v19 ds_load_b64 v[1:2], v1 v_or_b32_e32 v5, 28, v5 s_waitcnt lgkmcnt(0) v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_cndmask_b32_e32 v2, v4, v2, vcc_lo v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cndmask_b32_e32 v1, v3, v1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_cndmask_b32_e32 v2, v4, v2, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_cndmask_b32_e32 v1, v3, v1, vcc_lo v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 ds_bpermute_b32 v2, v5, v2 ds_bpermute_b32 v1, v5, v1 .LBB5_5: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_mov_b32 s3, 0 s_branch .LBB5_7 .LBB5_6: s_mov_b32 s3, -1 ; implicit-def: $vgpr1_vgpr2 .LBB5_7: ; %Flow17 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s3 s_cbranch_vccz .LBB5_45 ; %bb.8: s_sub_i32 s9, s10, s2 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16 v_cmpx_gt_u32_e64 s9, v0 s_cbranch_execz .LBB5_10 ; %bb.9: s_waitcnt lgkmcnt(0) global_load_b64 v[1:2], v[17:18], off .LBB5_10: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s9, v20 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB5_12 ; %bb.11: global_load_b64 v[3:4], v[17:18], off offset:2048 .LBB5_12: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s2, s9, v20 s_and_saveexec_b32 s4, s2 s_cbranch_execz .LBB5_14 ; %bb.13: v_add_co_u32 v5, s3, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v6, s3, 0, v18, s3 global_load_b64 v[5:6], v[5:6], off .LBB5_14: s_or_b32 exec_lo, exec_lo, s4 v_or_b32_e32 v20, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s3, s9, v20 s_and_saveexec_b32 s5, s3 s_cbranch_execz .LBB5_16 ; %bb.15: v_add_co_u32 v7, s4, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v8, s4, 0, v18, s4 global_load_b64 v[7:8], v[7:8], off offset:2048 .LBB5_16: s_or_b32 exec_lo, exec_lo, s5 v_or_b32_e32 v20, 0x400, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s4, s9, v20 s_and_saveexec_b32 s6, s4 s_cbranch_execz .LBB5_18 ; %bb.17: v_add_co_u32 v9, s5, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v10, s5, 0, v18, s5 global_load_b64 v[9:10], v[9:10], off .LBB5_18: s_or_b32 exec_lo, exec_lo, s6 v_or_b32_e32 v20, 0x500, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s5, s9, v20 s_and_saveexec_b32 s7, s5 s_cbranch_execz .LBB5_20 ; %bb.19: v_add_co_u32 v11, s6, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v12, s6, 0, v18, s6 global_load_b64 v[11:12], v[11:12], off offset:2048 .LBB5_20: s_or_b32 exec_lo, exec_lo, s7 v_or_b32_e32 v20, 0x600, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s6, s9, v20 s_and_saveexec_b32 s8, s6 s_cbranch_execz .LBB5_22 ; %bb.21: v_add_co_u32 v13, s7, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v14, s7, 0, v18, s7 global_load_b64 v[13:14], v[13:14], off .LBB5_22: s_or_b32 exec_lo, exec_lo, s8 v_or_b32_e32 v20, 0x700, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s7, s9, v20 s_and_saveexec_b32 s16, s7 s_cbranch_execz .LBB5_24 ; %bb.23: v_add_co_u32 v15, s8, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v16, s8, 0, v18, s8 global_load_b64 v[15:16], v[15:16], off offset:2048 .LBB5_24: ; %_ZN7rocprim25block_load_direct_stripedILj256EPddLj8EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s16 s_waitcnt vmcnt(0) lgkmcnt(0) v_cmp_lt_f64_e64 s8, v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) s_and_b32 vcc_lo, vcc_lo, s8 v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[5:6] s_and_b32 vcc_lo, s2, vcc_lo v_cmp_ne_u32_e64 s2, 31, v19 v_dual_cndmask_b32 v2, v2, v6 :: v_dual_cndmask_b32 v1, v1, v5 v_and_b32_e32 v5, 0xe0, v0 v_add_nc_u32_e32 v6, 1, v19 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_ci_u32_e64 v3, s2, 0, v19, s2 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[7:8] s_min_u32 s2, s9, 0x100 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_4) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 v_sub_nc_u32_e64 v5, s2, v5 clamp s_and_b32 vcc_lo, s3, vcc_lo s_mov_b32 s3, exec_lo v_dual_cndmask_b32 v2, v2, v8 :: v_dual_cndmask_b32 v1, v1, v7 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[9:10] s_and_b32 vcc_lo, s4, vcc_lo v_dual_cndmask_b32 v2, v2, v10 :: v_dual_cndmask_b32 v1, v1, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[11:12] s_and_b32 vcc_lo, s5, vcc_lo v_dual_cndmask_b32 v2, v2, v12 :: v_dual_cndmask_b32 v1, v1, v11 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[13:14] s_and_b32 vcc_lo, s6, vcc_lo v_dual_cndmask_b32 v2, v2, v14 :: v_dual_cndmask_b32 v1, v1, v13 s_delay_alu instid0(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[15:16] s_and_b32 vcc_lo, s7, vcc_lo v_dual_cndmask_b32 v2, v2, v16 :: v_dual_cndmask_b32 v1, v1, v15 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB5_26 ; %bb.25: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB5_26: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 30, v19 v_add_nc_u32_e32 v6, 2, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB5_28 ; %bb.27: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB5_28: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 28, v19 v_add_nc_u32_e32 v6, 4, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB5_30 ; %bb.29: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB5_30: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 24, v19 v_add_nc_u32_e32 v6, 8, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 3, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB5_32 ; %bb.31: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB5_32: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 16, v19 v_add_nc_u32_e32 v6, 16, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 4, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB5_34 ; %bb.33: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB5_34: ; %_ZN7rocprim6detail15warp_reduce_dppIdLj32ELb0EE6reduceIN6thrust7maximumIdEEEEvdRdjT_.exit.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB5_36 ; %bb.35: s_waitcnt lgkmcnt(1) v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 ds_store_b64 v3, v[1:2] offset:64 .LBB5_36: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB5_44 ; %bb.37: v_lshlrev_b32_e32 v1, 3, v19 v_and_b32_e32 v5, 7, v19 s_add_i32 s2, s2, 31 s_mov_b32 s4, exec_lo s_lshr_b32 s2, s2, 5 ds_load_b64 v[1:2], v1 offset:64 v_cmp_ne_u32_e32 vcc_lo, 7, v5 v_add_nc_u32_e32 v6, 1, v5 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB5_39 ; %bb.38: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB5_39: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 6, v5 v_add_nc_u32_e32 v6, 2, v5 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB5_41 ; %bb.40: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB5_41: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 4, v5 v_add_nc_u32_e32 v5, 4, v5 s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_u32_e32 vcc_lo, s2, v5 v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB5_43 ; %bb.42: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB5_43: ; %Flow15 s_or_b32 exec_lo, exec_lo, s2 .LBB5_44: ; %Flow16 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB5_45: ; %_ZN7rocprim12block_reduceIdLj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceIN6thrust7maximumIdEEEEvdRdjT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s2, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB5_47 ; %bb.46: s_load_b32 s0, s[0:1], 0x18 s_waitcnt lgkmcnt(0) v_cvt_f64_i32_e32 v[3:4], s0 s_lshl_b64 s[0:1], s[12:13], 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) s_add_u32 s0, s14, s0 s_addc_u32 s1, s15, s1 s_cmp_eq_u64 s[10:11], 0 v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v0, v3, v1 :: v_dual_cndmask_b32 v1, v4, v2 s_cselect_b32 vcc_lo, -1, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_cndmask_b32 v0, v0, v3 :: v_dual_cndmask_b32 v1, v1, v4 v_cvt_i32_f64_e32 v0, v[0:1] v_mov_b32_e32 v1, 0 global_store_b32 v1, v0, s[0:1] .LBB5_47: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 128 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 21 .amdhsa_next_free_sgpr 17 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end5: .size _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_, .Lfunc_end5-_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2328 ; NumSgprs: 19 ; NumVgprs: 21 ; ScratchSize: 0 ; MemoryBound: 1 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 128 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 19 ; NumVGPRsForWavesPerEU: 21 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ ; %bb.0: s_mov_b32 s12, s15 s_clause 0x1 s_load_b128 s[8:11], s[0:1], 0x0 s_load_b64 s[14:15], s[0:1], 0x10 s_mov_b32 s3, 0 s_lshl_b32 s2, s12, 11 v_lshlrev_b32_e32 v1, 3, v0 s_lshl_b64 s[4:5], s[2:3], 3 s_mov_b32 s13, s3 v_mbcnt_lo_u32_b32 v19, -1, 0 s_waitcnt lgkmcnt(0) s_lshr_b64 s[6:7], s[10:11], 11 s_add_u32 s3, s8, s4 s_addc_u32 s4, s9, s5 v_add_co_u32 v17, s3, s3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v18, null, s4, 0, s3 s_cmp_lg_u64 s[6:7], s[12:13] s_cbranch_scc0 .LBB6_6 ; %bb.1: s_clause 0x1 global_load_b64 v[1:2], v[17:18], off global_load_b64 v[3:4], v[17:18], off offset:2048 v_add_co_u32 v5, vcc_lo, v17, 0x2000 v_add_co_ci_u32_e32 v6, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v9, vcc_lo, 0x1000, v17 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[7:8], v[5:6], off offset:-4096 global_load_b64 v[9:10], v[9:10], off offset:2048 global_load_b64 v[5:6], v[5:6], off v_add_co_u32 v11, vcc_lo, 0x2000, v17 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v13, vcc_lo, 0x3000, v17 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[11:12], v[11:12], off offset:2048 global_load_b64 v[15:16], v[13:14], off global_load_b64 v[13:14], v[13:14], off offset:2048 s_mov_b32 s3, exec_lo s_waitcnt vmcnt(6) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 s_waitcnt vmcnt(5) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[7:8] v_dual_cndmask_b32 v2, v2, v8 :: v_dual_cndmask_b32 v1, v1, v7 s_waitcnt vmcnt(4) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[9:10] v_dual_cndmask_b32 v2, v2, v10 :: v_dual_cndmask_b32 v1, v1, v9 s_waitcnt vmcnt(3) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[5:6] v_dual_cndmask_b32 v2, v2, v6 :: v_dual_cndmask_b32 v1, v1, v5 s_waitcnt vmcnt(2) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[11:12] v_dual_cndmask_b32 v2, v2, v12 :: v_dual_cndmask_b32 v1, v1, v11 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[15:16] v_dual_cndmask_b32 v2, v2, v16 :: v_dual_cndmask_b32 v1, v1, v15 s_waitcnt vmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[13:14] v_dual_cndmask_b32 v2, v2, v14 :: v_dual_cndmask_b32 v1, v1, v13 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 v_mov_b32_dpp v4, v2 row_shr:8 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 row_shr:8 row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 ds_swizzle_b32 v4, v2 offset:swizzle(BROADCAST,32,15) ds_swizzle_b32 v3, v1 offset:swizzle(BROADCAST,32,15) s_waitcnt lgkmcnt(0) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_mov_b32 v5, 0 :: v_dual_cndmask_b32 v2, v4, v2 v_cndmask_b32_e32 v1, v3, v1, vcc_lo ds_bpermute_b32 v2, v5, v2 offset:124 ds_bpermute_b32 v1, v5, v1 offset:124 v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB6_3 ; %bb.2: v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 s_waitcnt lgkmcnt(0) ds_store_b64 v3, v[1:2] .LBB6_3: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB6_5 ; %bb.4: v_lshlrev_b32_e32 v1, 3, v19 v_lshlrev_b32_e32 v5, 2, v19 ds_load_b64 v[1:2], v1 v_or_b32_e32 v5, 28, v5 s_waitcnt lgkmcnt(0) v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_cndmask_b32_e32 v2, v4, v2, vcc_lo v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cndmask_b32_e32 v1, v3, v1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_cndmask_b32_e32 v2, v4, v2, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_cndmask_b32_e32 v1, v3, v1, vcc_lo v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 ds_bpermute_b32 v2, v5, v2 ds_bpermute_b32 v1, v5, v1 .LBB6_5: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_mov_b32 s3, 0 s_branch .LBB6_7 .LBB6_6: s_mov_b32 s3, -1 ; implicit-def: $vgpr1_vgpr2 .LBB6_7: ; %Flow17 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s3 s_cbranch_vccz .LBB6_45 ; %bb.8: s_sub_i32 s9, s10, s2 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16 v_cmpx_gt_u32_e64 s9, v0 s_cbranch_execz .LBB6_10 ; %bb.9: s_waitcnt lgkmcnt(0) global_load_b64 v[1:2], v[17:18], off .LBB6_10: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s9, v20 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB6_12 ; %bb.11: global_load_b64 v[3:4], v[17:18], off offset:2048 .LBB6_12: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s2, s9, v20 s_and_saveexec_b32 s4, s2 s_cbranch_execz .LBB6_14 ; %bb.13: v_add_co_u32 v5, s3, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v6, s3, 0, v18, s3 global_load_b64 v[5:6], v[5:6], off .LBB6_14: s_or_b32 exec_lo, exec_lo, s4 v_or_b32_e32 v20, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s3, s9, v20 s_and_saveexec_b32 s5, s3 s_cbranch_execz .LBB6_16 ; %bb.15: v_add_co_u32 v7, s4, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v8, s4, 0, v18, s4 global_load_b64 v[7:8], v[7:8], off offset:2048 .LBB6_16: s_or_b32 exec_lo, exec_lo, s5 v_or_b32_e32 v20, 0x400, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s4, s9, v20 s_and_saveexec_b32 s6, s4 s_cbranch_execz .LBB6_18 ; %bb.17: v_add_co_u32 v9, s5, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v10, s5, 0, v18, s5 global_load_b64 v[9:10], v[9:10], off .LBB6_18: s_or_b32 exec_lo, exec_lo, s6 v_or_b32_e32 v20, 0x500, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s5, s9, v20 s_and_saveexec_b32 s7, s5 s_cbranch_execz .LBB6_20 ; %bb.19: v_add_co_u32 v11, s6, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v12, s6, 0, v18, s6 global_load_b64 v[11:12], v[11:12], off offset:2048 .LBB6_20: s_or_b32 exec_lo, exec_lo, s7 v_or_b32_e32 v20, 0x600, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s6, s9, v20 s_and_saveexec_b32 s8, s6 s_cbranch_execz .LBB6_22 ; %bb.21: v_add_co_u32 v13, s7, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v14, s7, 0, v18, s7 global_load_b64 v[13:14], v[13:14], off .LBB6_22: s_or_b32 exec_lo, exec_lo, s8 v_or_b32_e32 v20, 0x700, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s7, s9, v20 s_and_saveexec_b32 s16, s7 s_cbranch_execz .LBB6_24 ; %bb.23: v_add_co_u32 v15, s8, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v16, s8, 0, v18, s8 global_load_b64 v[15:16], v[15:16], off offset:2048 .LBB6_24: ; %_ZN7rocprim25block_load_direct_stripedILj256EN6thrust6detail15normal_iteratorINS1_10device_ptrIdEEEEdLj8EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s16 s_waitcnt vmcnt(0) lgkmcnt(0) v_cmp_lt_f64_e64 s8, v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) s_and_b32 vcc_lo, vcc_lo, s8 v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[5:6] s_and_b32 vcc_lo, s2, vcc_lo v_cmp_ne_u32_e64 s2, 31, v19 v_dual_cndmask_b32 v2, v2, v6 :: v_dual_cndmask_b32 v1, v1, v5 v_and_b32_e32 v5, 0xe0, v0 v_add_nc_u32_e32 v6, 1, v19 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_ci_u32_e64 v3, s2, 0, v19, s2 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[7:8] s_min_u32 s2, s9, 0x100 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_4) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 v_sub_nc_u32_e64 v5, s2, v5 clamp s_and_b32 vcc_lo, s3, vcc_lo s_mov_b32 s3, exec_lo v_dual_cndmask_b32 v2, v2, v8 :: v_dual_cndmask_b32 v1, v1, v7 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[9:10] s_and_b32 vcc_lo, s4, vcc_lo v_dual_cndmask_b32 v2, v2, v10 :: v_dual_cndmask_b32 v1, v1, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[11:12] s_and_b32 vcc_lo, s5, vcc_lo v_dual_cndmask_b32 v2, v2, v12 :: v_dual_cndmask_b32 v1, v1, v11 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[13:14] s_and_b32 vcc_lo, s6, vcc_lo v_dual_cndmask_b32 v2, v2, v14 :: v_dual_cndmask_b32 v1, v1, v13 s_delay_alu instid0(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[15:16] s_and_b32 vcc_lo, s7, vcc_lo v_dual_cndmask_b32 v2, v2, v16 :: v_dual_cndmask_b32 v1, v1, v15 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB6_26 ; %bb.25: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB6_26: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 30, v19 v_add_nc_u32_e32 v6, 2, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB6_28 ; %bb.27: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB6_28: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 28, v19 v_add_nc_u32_e32 v6, 4, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB6_30 ; %bb.29: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB6_30: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 24, v19 v_add_nc_u32_e32 v6, 8, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 3, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB6_32 ; %bb.31: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB6_32: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 16, v19 v_add_nc_u32_e32 v6, 16, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 4, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB6_34 ; %bb.33: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB6_34: ; %_ZN7rocprim6detail15warp_reduce_dppIdLj32ELb0EE6reduceIN6thrust7maximumIdEEEEvdRdjT_.exit.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB6_36 ; %bb.35: s_waitcnt lgkmcnt(1) v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 ds_store_b64 v3, v[1:2] offset:64 .LBB6_36: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB6_44 ; %bb.37: v_lshlrev_b32_e32 v1, 3, v19 v_and_b32_e32 v5, 7, v19 s_add_i32 s2, s2, 31 s_mov_b32 s4, exec_lo s_lshr_b32 s2, s2, 5 ds_load_b64 v[1:2], v1 offset:64 v_cmp_ne_u32_e32 vcc_lo, 7, v5 v_add_nc_u32_e32 v6, 1, v5 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB6_39 ; %bb.38: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB6_39: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 6, v5 v_add_nc_u32_e32 v6, 2, v5 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB6_41 ; %bb.40: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB6_41: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 4, v5 v_add_nc_u32_e32 v5, 4, v5 s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_u32_e32 vcc_lo, s2, v5 v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB6_43 ; %bb.42: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB6_43: ; %Flow15 s_or_b32 exec_lo, exec_lo, s2 .LBB6_44: ; %Flow16 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB6_45: ; %_ZN7rocprim12block_reduceIdLj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceIN6thrust7maximumIdEEEEvdRdjT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s2, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB6_47 ; %bb.46: s_load_b32 s0, s[0:1], 0x18 s_waitcnt lgkmcnt(0) v_cvt_f64_i32_e32 v[3:4], s0 s_lshl_b64 s[0:1], s[12:13], 3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) s_add_u32 s0, s14, s0 s_addc_u32 s1, s15, s1 s_cmp_eq_u64 s[10:11], 0 s_cselect_b32 vcc_lo, -1, 0 v_dual_mov_b32 v0, 0 :: v_dual_cndmask_b32 v1, v1, v3 s_delay_alu instid0(VALU_DEP_2) v_cndmask_b32_e32 v2, v2, v4, vcc_lo global_store_b64 v0, v[1:2], s[0:1] .LBB6_47: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 128 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 21 .amdhsa_next_free_sgpr 17 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end6: .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_, .Lfunc_end6-_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2312 ; NumSgprs: 19 ; NumVgprs: 21 ; ScratchSize: 0 ; MemoryBound: 1 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 128 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 19 ; NumVGPRsForWavesPerEU: 21 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ ; %bb.0: s_mov_b32 s12, s15 s_clause 0x1 s_load_b128 s[8:11], s[0:1], 0x0 s_load_b64 s[14:15], s[0:1], 0x10 s_mov_b32 s3, 0 s_lshl_b32 s2, s12, 11 v_lshlrev_b32_e32 v1, 3, v0 s_lshl_b64 s[4:5], s[2:3], 3 s_mov_b32 s13, s3 v_mbcnt_lo_u32_b32 v19, -1, 0 s_waitcnt lgkmcnt(0) s_lshr_b64 s[6:7], s[10:11], 11 s_add_u32 s3, s8, s4 s_addc_u32 s4, s9, s5 v_add_co_u32 v17, s3, s3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v18, null, s4, 0, s3 s_cmp_lg_u64 s[6:7], s[12:13] s_cbranch_scc0 .LBB7_6 ; %bb.1: s_clause 0x1 global_load_b64 v[1:2], v[17:18], off global_load_b64 v[3:4], v[17:18], off offset:2048 v_add_co_u32 v5, vcc_lo, v17, 0x2000 v_add_co_ci_u32_e32 v6, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v9, vcc_lo, 0x1000, v17 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[7:8], v[5:6], off offset:-4096 global_load_b64 v[9:10], v[9:10], off offset:2048 global_load_b64 v[5:6], v[5:6], off v_add_co_u32 v11, vcc_lo, 0x2000, v17 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v13, vcc_lo, 0x3000, v17 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[11:12], v[11:12], off offset:2048 global_load_b64 v[15:16], v[13:14], off global_load_b64 v[13:14], v[13:14], off offset:2048 s_mov_b32 s3, exec_lo s_waitcnt vmcnt(6) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 s_waitcnt vmcnt(5) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[7:8] v_dual_cndmask_b32 v2, v2, v8 :: v_dual_cndmask_b32 v1, v1, v7 s_waitcnt vmcnt(4) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[9:10] v_dual_cndmask_b32 v2, v2, v10 :: v_dual_cndmask_b32 v1, v1, v9 s_waitcnt vmcnt(3) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[5:6] v_dual_cndmask_b32 v2, v2, v6 :: v_dual_cndmask_b32 v1, v1, v5 s_waitcnt vmcnt(2) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[11:12] v_dual_cndmask_b32 v2, v2, v12 :: v_dual_cndmask_b32 v1, v1, v11 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[15:16] v_dual_cndmask_b32 v2, v2, v16 :: v_dual_cndmask_b32 v1, v1, v15 s_waitcnt vmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[13:14] v_dual_cndmask_b32 v2, v2, v14 :: v_dual_cndmask_b32 v1, v1, v13 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 v_mov_b32_dpp v4, v2 row_shr:8 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 row_shr:8 row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 ds_swizzle_b32 v4, v2 offset:swizzle(BROADCAST,32,15) ds_swizzle_b32 v3, v1 offset:swizzle(BROADCAST,32,15) s_waitcnt lgkmcnt(0) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_mov_b32 v5, 0 :: v_dual_cndmask_b32 v2, v4, v2 v_cndmask_b32_e32 v1, v3, v1, vcc_lo ds_bpermute_b32 v2, v5, v2 offset:124 ds_bpermute_b32 v1, v5, v1 offset:124 v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB7_3 ; %bb.2: v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 s_waitcnt lgkmcnt(0) ds_store_b64 v3, v[1:2] .LBB7_3: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB7_5 ; %bb.4: v_lshlrev_b32_e32 v1, 3, v19 v_lshlrev_b32_e32 v5, 2, v19 ds_load_b64 v[1:2], v1 v_or_b32_e32 v5, 28, v5 s_waitcnt lgkmcnt(0) v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_cndmask_b32_e32 v2, v4, v2, vcc_lo v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cndmask_b32_e32 v1, v3, v1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_cndmask_b32_e32 v2, v4, v2, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_cndmask_b32_e32 v1, v3, v1, vcc_lo v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 ds_bpermute_b32 v2, v5, v2 ds_bpermute_b32 v1, v5, v1 .LBB7_5: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_mov_b32 s3, 0 s_branch .LBB7_7 .LBB7_6: s_mov_b32 s3, -1 ; implicit-def: $vgpr1_vgpr2 .LBB7_7: ; %Flow17 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s3 s_cbranch_vccz .LBB7_45 ; %bb.8: s_sub_i32 s9, s10, s2 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16 v_cmpx_gt_u32_e64 s9, v0 s_cbranch_execz .LBB7_10 ; %bb.9: s_waitcnt lgkmcnt(0) global_load_b64 v[1:2], v[17:18], off .LBB7_10: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s9, v20 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB7_12 ; %bb.11: global_load_b64 v[3:4], v[17:18], off offset:2048 .LBB7_12: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s2, s9, v20 s_and_saveexec_b32 s4, s2 s_cbranch_execz .LBB7_14 ; %bb.13: v_add_co_u32 v5, s3, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v6, s3, 0, v18, s3 global_load_b64 v[5:6], v[5:6], off .LBB7_14: s_or_b32 exec_lo, exec_lo, s4 v_or_b32_e32 v20, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s3, s9, v20 s_and_saveexec_b32 s5, s3 s_cbranch_execz .LBB7_16 ; %bb.15: v_add_co_u32 v7, s4, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v8, s4, 0, v18, s4 global_load_b64 v[7:8], v[7:8], off offset:2048 .LBB7_16: s_or_b32 exec_lo, exec_lo, s5 v_or_b32_e32 v20, 0x400, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s4, s9, v20 s_and_saveexec_b32 s6, s4 s_cbranch_execz .LBB7_18 ; %bb.17: v_add_co_u32 v9, s5, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v10, s5, 0, v18, s5 global_load_b64 v[9:10], v[9:10], off .LBB7_18: s_or_b32 exec_lo, exec_lo, s6 v_or_b32_e32 v20, 0x500, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s5, s9, v20 s_and_saveexec_b32 s7, s5 s_cbranch_execz .LBB7_20 ; %bb.19: v_add_co_u32 v11, s6, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v12, s6, 0, v18, s6 global_load_b64 v[11:12], v[11:12], off offset:2048 .LBB7_20: s_or_b32 exec_lo, exec_lo, s7 v_or_b32_e32 v20, 0x600, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s6, s9, v20 s_and_saveexec_b32 s8, s6 s_cbranch_execz .LBB7_22 ; %bb.21: v_add_co_u32 v13, s7, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v14, s7, 0, v18, s7 global_load_b64 v[13:14], v[13:14], off .LBB7_22: s_or_b32 exec_lo, exec_lo, s8 v_or_b32_e32 v20, 0x700, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s7, s9, v20 s_and_saveexec_b32 s16, s7 s_cbranch_execz .LBB7_24 ; %bb.23: v_add_co_u32 v15, s8, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v16, s8, 0, v18, s8 global_load_b64 v[15:16], v[15:16], off offset:2048 .LBB7_24: ; %_ZN7rocprim25block_load_direct_stripedILj256EN6thrust6detail15normal_iteratorINS1_10device_ptrIdEEEEdLj8EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s16 s_waitcnt vmcnt(0) lgkmcnt(0) v_cmp_lt_f64_e64 s8, v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) s_and_b32 vcc_lo, vcc_lo, s8 v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[5:6] s_and_b32 vcc_lo, s2, vcc_lo v_cmp_ne_u32_e64 s2, 31, v19 v_dual_cndmask_b32 v2, v2, v6 :: v_dual_cndmask_b32 v1, v1, v5 v_and_b32_e32 v5, 0xe0, v0 v_add_nc_u32_e32 v6, 1, v19 s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_ci_u32_e64 v3, s2, 0, v19, s2 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[7:8] s_min_u32 s2, s9, 0x100 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_4) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 v_sub_nc_u32_e64 v5, s2, v5 clamp s_and_b32 vcc_lo, s3, vcc_lo s_mov_b32 s3, exec_lo v_dual_cndmask_b32 v2, v2, v8 :: v_dual_cndmask_b32 v1, v1, v7 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[9:10] s_and_b32 vcc_lo, s4, vcc_lo v_dual_cndmask_b32 v2, v2, v10 :: v_dual_cndmask_b32 v1, v1, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[11:12] s_and_b32 vcc_lo, s5, vcc_lo v_dual_cndmask_b32 v2, v2, v12 :: v_dual_cndmask_b32 v1, v1, v11 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[13:14] s_and_b32 vcc_lo, s6, vcc_lo v_dual_cndmask_b32 v2, v2, v14 :: v_dual_cndmask_b32 v1, v1, v13 s_delay_alu instid0(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[15:16] s_and_b32 vcc_lo, s7, vcc_lo v_dual_cndmask_b32 v2, v2, v16 :: v_dual_cndmask_b32 v1, v1, v15 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB7_26 ; %bb.25: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB7_26: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 30, v19 v_add_nc_u32_e32 v6, 2, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB7_28 ; %bb.27: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB7_28: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 28, v19 v_add_nc_u32_e32 v6, 4, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB7_30 ; %bb.29: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB7_30: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 24, v19 v_add_nc_u32_e32 v6, 8, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 3, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB7_32 ; %bb.31: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB7_32: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 16, v19 v_add_nc_u32_e32 v6, 16, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 4, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB7_34 ; %bb.33: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB7_34: ; %_ZN7rocprim6detail15warp_reduce_dppIdLj32ELb0EE6reduceIN6thrust7maximumIdEEEEvdRdjT_.exit.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB7_36 ; %bb.35: s_waitcnt lgkmcnt(1) v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 ds_store_b64 v3, v[1:2] offset:64 .LBB7_36: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB7_44 ; %bb.37: v_lshlrev_b32_e32 v1, 3, v19 v_and_b32_e32 v5, 7, v19 s_add_i32 s2, s2, 31 s_mov_b32 s4, exec_lo s_lshr_b32 s2, s2, 5 ds_load_b64 v[1:2], v1 offset:64 v_cmp_ne_u32_e32 vcc_lo, 7, v5 v_add_nc_u32_e32 v6, 1, v5 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB7_39 ; %bb.38: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB7_39: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 6, v5 v_add_nc_u32_e32 v6, 2, v5 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB7_41 ; %bb.40: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB7_41: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 4, v5 v_add_nc_u32_e32 v5, 4, v5 s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_u32_e32 vcc_lo, s2, v5 v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB7_43 ; %bb.42: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 .LBB7_43: ; %Flow15 s_or_b32 exec_lo, exec_lo, s2 .LBB7_44: ; %Flow16 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB7_45: ; %_ZN7rocprim12block_reduceIdLj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceIN6thrust7maximumIdEEEEvdRdjT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s2, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB7_47 ; %bb.46: s_load_b32 s0, s[0:1], 0x18 s_waitcnt lgkmcnt(0) v_cvt_f64_i32_e32 v[3:4], s0 s_lshl_b64 s[0:1], s[12:13], 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) s_add_u32 s0, s14, s0 s_addc_u32 s1, s15, s1 s_cmp_eq_u64 s[10:11], 0 v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v0, v3, v1 :: v_dual_cndmask_b32 v1, v4, v2 s_cselect_b32 vcc_lo, -1, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_dual_cndmask_b32 v0, v0, v3 :: v_dual_cndmask_b32 v1, v1, v4 v_cvt_i32_f64_e32 v0, v[0:1] v_mov_b32_e32 v1, 0 global_store_b32 v1, v0, s[0:1] .LBB7_47: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 128 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 21 .amdhsa_next_free_sgpr 17 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end7: .size _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_, .Lfunc_end7-_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2328 ; NumSgprs: 19 ; NumVgprs: 21 ; ScratchSize: 0 ; MemoryBound: 1 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 128 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 19 ; NumVGPRsForWavesPerEU: 21 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ ; %bb.0: s_mov_b32 s12, s15 s_clause 0x1 s_load_b128 s[8:11], s[0:1], 0x0 s_load_b64 s[14:15], s[0:1], 0x10 s_mov_b32 s3, 0 s_lshl_b32 s2, s12, 11 v_lshlrev_b32_e32 v1, 3, v0 s_lshl_b64 s[4:5], s[2:3], 3 s_mov_b32 s13, s3 v_mbcnt_lo_u32_b32 v19, -1, 0 s_waitcnt lgkmcnt(0) s_lshr_b64 s[6:7], s[10:11], 11 s_add_u32 s3, s8, s4 s_addc_u32 s4, s9, s5 v_add_co_u32 v17, s3, s3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v18, null, s4, 0, s3 s_cmp_lg_u64 s[6:7], s[12:13] s_cbranch_scc0 .LBB8_6 ; %bb.1: s_clause 0x1 global_load_b64 v[1:2], v[17:18], off global_load_b64 v[3:4], v[17:18], off offset:2048 v_add_co_u32 v5, vcc_lo, v17, 0x2000 v_add_co_ci_u32_e32 v6, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v9, vcc_lo, 0x1000, v17 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[7:8], v[5:6], off offset:-4096 global_load_b64 v[9:10], v[9:10], off offset:2048 global_load_b64 v[5:6], v[5:6], off v_add_co_u32 v11, vcc_lo, 0x2000, v17 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v13, vcc_lo, 0x3000, v17 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[11:12], v[11:12], off offset:2048 global_load_b64 v[15:16], v[13:14], off global_load_b64 v[13:14], v[13:14], off offset:2048 s_mov_b32 s3, exec_lo s_waitcnt vmcnt(6) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 s_waitcnt vmcnt(5) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[7:8] v_dual_cndmask_b32 v2, v8, v2 :: v_dual_cndmask_b32 v1, v7, v1 s_waitcnt vmcnt(4) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[9:10] v_dual_cndmask_b32 v2, v10, v2 :: v_dual_cndmask_b32 v1, v9, v1 s_waitcnt vmcnt(3) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[5:6] v_dual_cndmask_b32 v2, v6, v2 :: v_dual_cndmask_b32 v1, v5, v1 s_waitcnt vmcnt(2) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[11:12] v_dual_cndmask_b32 v2, v12, v2 :: v_dual_cndmask_b32 v1, v11, v1 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[15:16] v_dual_cndmask_b32 v2, v16, v2 :: v_dual_cndmask_b32 v1, v15, v1 s_waitcnt vmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[13:14] v_dual_cndmask_b32 v2, v14, v2 :: v_dual_cndmask_b32 v1, v13, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 v_mov_b32_dpp v4, v2 row_shr:8 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 row_shr:8 row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 ds_swizzle_b32 v4, v2 offset:swizzle(BROADCAST,32,15) ds_swizzle_b32 v3, v1 offset:swizzle(BROADCAST,32,15) s_waitcnt lgkmcnt(0) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_mov_b32 v5, 0 :: v_dual_cndmask_b32 v2, v2, v4 v_cndmask_b32_e32 v1, v1, v3, vcc_lo ds_bpermute_b32 v2, v5, v2 offset:124 ds_bpermute_b32 v1, v5, v1 offset:124 v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB8_3 ; %bb.2: v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 s_waitcnt lgkmcnt(0) ds_store_b64 v3, v[1:2] .LBB8_3: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB8_5 ; %bb.4: v_lshlrev_b32_e32 v1, 3, v19 v_lshlrev_b32_e32 v5, 2, v19 ds_load_b64 v[1:2], v1 v_or_b32_e32 v5, 28, v5 s_waitcnt lgkmcnt(0) v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_cndmask_b32_e32 v2, v2, v4, vcc_lo v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cndmask_b32_e32 v1, v1, v3, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_cndmask_b32_e32 v2, v2, v4, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_cndmask_b32_e32 v1, v1, v3, vcc_lo v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 ds_bpermute_b32 v2, v5, v2 ds_bpermute_b32 v1, v5, v1 .LBB8_5: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_mov_b32 s3, 0 s_branch .LBB8_7 .LBB8_6: s_mov_b32 s3, -1 ; implicit-def: $vgpr1_vgpr2 .LBB8_7: ; %Flow17 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s3 s_cbranch_vccz .LBB8_45 ; %bb.8: s_sub_i32 s9, s10, s2 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16 v_cmpx_gt_u32_e64 s9, v0 s_cbranch_execz .LBB8_10 ; %bb.9: s_waitcnt lgkmcnt(0) global_load_b64 v[1:2], v[17:18], off .LBB8_10: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s9, v20 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB8_12 ; %bb.11: global_load_b64 v[3:4], v[17:18], off offset:2048 .LBB8_12: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s2, s9, v20 s_and_saveexec_b32 s4, s2 s_cbranch_execz .LBB8_14 ; %bb.13: v_add_co_u32 v5, s3, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v6, s3, 0, v18, s3 global_load_b64 v[5:6], v[5:6], off .LBB8_14: s_or_b32 exec_lo, exec_lo, s4 v_or_b32_e32 v20, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s3, s9, v20 s_and_saveexec_b32 s5, s3 s_cbranch_execz .LBB8_16 ; %bb.15: v_add_co_u32 v7, s4, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v8, s4, 0, v18, s4 global_load_b64 v[7:8], v[7:8], off offset:2048 .LBB8_16: s_or_b32 exec_lo, exec_lo, s5 v_or_b32_e32 v20, 0x400, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s4, s9, v20 s_and_saveexec_b32 s6, s4 s_cbranch_execz .LBB8_18 ; %bb.17: v_add_co_u32 v9, s5, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v10, s5, 0, v18, s5 global_load_b64 v[9:10], v[9:10], off .LBB8_18: s_or_b32 exec_lo, exec_lo, s6 v_or_b32_e32 v20, 0x500, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s5, s9, v20 s_and_saveexec_b32 s7, s5 s_cbranch_execz .LBB8_20 ; %bb.19: v_add_co_u32 v11, s6, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v12, s6, 0, v18, s6 global_load_b64 v[11:12], v[11:12], off offset:2048 .LBB8_20: s_or_b32 exec_lo, exec_lo, s7 v_or_b32_e32 v20, 0x600, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s6, s9, v20 s_and_saveexec_b32 s8, s6 s_cbranch_execz .LBB8_22 ; %bb.21: v_add_co_u32 v13, s7, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v14, s7, 0, v18, s7 global_load_b64 v[13:14], v[13:14], off .LBB8_22: s_or_b32 exec_lo, exec_lo, s8 v_or_b32_e32 v20, 0x700, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s7, s9, v20 s_and_saveexec_b32 s16, s7 s_cbranch_execz .LBB8_24 ; %bb.23: v_add_co_u32 v15, s8, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v16, s8, 0, v18, s8 global_load_b64 v[15:16], v[15:16], off offset:2048 .LBB8_24: ; %_ZN7rocprim25block_load_direct_stripedILj256EPddLj8EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s16 s_waitcnt vmcnt(0) lgkmcnt(0) v_cmp_lt_f64_e64 s8, v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cndmask_b32_e64 v3, v3, v1, s8 v_cndmask_b32_e64 v4, v4, v2, s8 v_dual_cndmask_b32 v1, v1, v3 :: v_dual_cndmask_b32 v2, v2, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[5:6] v_dual_cndmask_b32 v3, v5, v1 :: v_dual_cndmask_b32 v4, v6, v2 v_add_nc_u32_e32 v6, 1, v19 v_cndmask_b32_e64 v1, v1, v3, s2 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, v4, s2 v_cmp_ne_u32_e64 s2, 31, v19 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[7:8] v_dual_cndmask_b32 v3, v7, v1 :: v_dual_cndmask_b32 v4, v8, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v1, v1, v3, s3 v_cndmask_b32_e64 v2, v2, v4, s3 s_mov_b32 s3, exec_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[9:10] v_dual_cndmask_b32 v3, v9, v1 :: v_dual_cndmask_b32 v4, v10, v2 v_cndmask_b32_e64 v1, v1, v3, s4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e64 v2, v2, v4, s4 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[11:12] v_dual_cndmask_b32 v3, v11, v1 :: v_dual_cndmask_b32 v4, v12, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v1, v1, v3, s5 v_cndmask_b32_e64 v2, v2, v4, s5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[13:14] v_dual_cndmask_b32 v3, v13, v1 :: v_dual_cndmask_b32 v4, v14, v2 v_cndmask_b32_e64 v1, v1, v3, s6 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, v4, s6 v_add_co_ci_u32_e64 v4, s2, 0, v19, s2 s_min_u32 s2, s9, 0x100 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[15:16] s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_dual_cndmask_b32 v3, v15, v1 :: v_dual_lshlrev_b32 v4, 2, v4 v_cndmask_b32_e32 v5, v16, v2, vcc_lo v_cndmask_b32_e64 v1, v1, v3, s7 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_4) | instid1(VALU_DEP_1) v_cndmask_b32_e64 v2, v2, v5, s7 v_and_b32_e32 v5, 0xe0, v0 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_sub_nc_u32_e64 v5, s2, v5 clamp v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB8_26 ; %bb.25: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB8_26: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 30, v19 v_add_nc_u32_e32 v6, 2, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB8_28 ; %bb.27: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB8_28: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 28, v19 v_add_nc_u32_e32 v6, 4, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB8_30 ; %bb.29: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB8_30: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 24, v19 v_add_nc_u32_e32 v6, 8, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 3, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB8_32 ; %bb.31: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB8_32: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 16, v19 v_add_nc_u32_e32 v6, 16, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 4, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB8_34 ; %bb.33: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB8_34: ; %_ZN7rocprim6detail15warp_reduce_dppIdLj32ELb0EE6reduceIN6thrust7minimumIdEEEEvdRdjT_.exit.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB8_36 ; %bb.35: s_waitcnt lgkmcnt(1) v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 ds_store_b64 v3, v[1:2] offset:64 .LBB8_36: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB8_44 ; %bb.37: v_lshlrev_b32_e32 v1, 3, v19 v_and_b32_e32 v5, 7, v19 s_add_i32 s2, s2, 31 s_mov_b32 s4, exec_lo s_lshr_b32 s2, s2, 5 ds_load_b64 v[1:2], v1 offset:64 v_cmp_ne_u32_e32 vcc_lo, 7, v5 v_add_nc_u32_e32 v6, 1, v5 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB8_39 ; %bb.38: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB8_39: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 6, v5 v_add_nc_u32_e32 v6, 2, v5 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB8_41 ; %bb.40: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB8_41: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 4, v5 v_add_nc_u32_e32 v5, 4, v5 s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_u32_e32 vcc_lo, s2, v5 v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB8_43 ; %bb.42: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB8_43: ; %Flow15 s_or_b32 exec_lo, exec_lo, s2 .LBB8_44: ; %Flow16 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB8_45: ; %_ZN7rocprim12block_reduceIdLj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceIN6thrust7minimumIdEEEEvdRdjT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s2, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB8_47 ; %bb.46: s_load_b32 s0, s[0:1], 0x18 s_waitcnt lgkmcnt(0) v_cvt_f64_i32_e32 v[3:4], s0 s_lshl_b64 s[0:1], s[12:13], 3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) s_add_u32 s0, s14, s0 s_addc_u32 s1, s15, s1 s_cmp_eq_u64 s[10:11], 0 s_cselect_b32 vcc_lo, -1, 0 v_dual_mov_b32 v0, 0 :: v_dual_cndmask_b32 v1, v1, v3 s_delay_alu instid0(VALU_DEP_2) v_cndmask_b32_e32 v2, v2, v4, vcc_lo global_store_b64 v0, v[1:2], s[0:1] .LBB8_47: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 128 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 21 .amdhsa_next_free_sgpr 17 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end8: .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_, .Lfunc_end8-_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2420 ; NumSgprs: 19 ; NumVgprs: 21 ; ScratchSize: 0 ; MemoryBound: 1 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 128 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 19 ; NumVGPRsForWavesPerEU: 21 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ ; %bb.0: s_mov_b32 s12, s15 s_clause 0x1 s_load_b128 s[8:11], s[0:1], 0x0 s_load_b64 s[14:15], s[0:1], 0x10 s_mov_b32 s3, 0 s_lshl_b32 s2, s12, 11 v_lshlrev_b32_e32 v1, 3, v0 s_lshl_b64 s[4:5], s[2:3], 3 s_mov_b32 s13, s3 v_mbcnt_lo_u32_b32 v19, -1, 0 s_waitcnt lgkmcnt(0) s_lshr_b64 s[6:7], s[10:11], 11 s_add_u32 s3, s8, s4 s_addc_u32 s4, s9, s5 v_add_co_u32 v17, s3, s3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v18, null, s4, 0, s3 s_cmp_lg_u64 s[6:7], s[12:13] s_cbranch_scc0 .LBB9_6 ; %bb.1: s_clause 0x1 global_load_b64 v[1:2], v[17:18], off global_load_b64 v[3:4], v[17:18], off offset:2048 v_add_co_u32 v5, vcc_lo, v17, 0x2000 v_add_co_ci_u32_e32 v6, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v9, vcc_lo, 0x1000, v17 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[7:8], v[5:6], off offset:-4096 global_load_b64 v[9:10], v[9:10], off offset:2048 global_load_b64 v[5:6], v[5:6], off v_add_co_u32 v11, vcc_lo, 0x2000, v17 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v13, vcc_lo, 0x3000, v17 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[11:12], v[11:12], off offset:2048 global_load_b64 v[15:16], v[13:14], off global_load_b64 v[13:14], v[13:14], off offset:2048 s_mov_b32 s3, exec_lo s_waitcnt vmcnt(6) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 s_waitcnt vmcnt(5) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[7:8] v_dual_cndmask_b32 v2, v8, v2 :: v_dual_cndmask_b32 v1, v7, v1 s_waitcnt vmcnt(4) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[9:10] v_dual_cndmask_b32 v2, v10, v2 :: v_dual_cndmask_b32 v1, v9, v1 s_waitcnt vmcnt(3) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[5:6] v_dual_cndmask_b32 v2, v6, v2 :: v_dual_cndmask_b32 v1, v5, v1 s_waitcnt vmcnt(2) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[11:12] v_dual_cndmask_b32 v2, v12, v2 :: v_dual_cndmask_b32 v1, v11, v1 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[15:16] v_dual_cndmask_b32 v2, v16, v2 :: v_dual_cndmask_b32 v1, v15, v1 s_waitcnt vmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[13:14] v_dual_cndmask_b32 v2, v14, v2 :: v_dual_cndmask_b32 v1, v13, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 v_mov_b32_dpp v4, v2 row_shr:8 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 row_shr:8 row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 ds_swizzle_b32 v4, v2 offset:swizzle(BROADCAST,32,15) ds_swizzle_b32 v3, v1 offset:swizzle(BROADCAST,32,15) s_waitcnt lgkmcnt(0) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_mov_b32 v5, 0 :: v_dual_cndmask_b32 v2, v2, v4 v_cndmask_b32_e32 v1, v1, v3, vcc_lo ds_bpermute_b32 v2, v5, v2 offset:124 ds_bpermute_b32 v1, v5, v1 offset:124 v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB9_3 ; %bb.2: v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 s_waitcnt lgkmcnt(0) ds_store_b64 v3, v[1:2] .LBB9_3: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB9_5 ; %bb.4: v_lshlrev_b32_e32 v1, 3, v19 v_lshlrev_b32_e32 v5, 2, v19 ds_load_b64 v[1:2], v1 v_or_b32_e32 v5, 28, v5 s_waitcnt lgkmcnt(0) v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_cndmask_b32_e32 v2, v2, v4, vcc_lo v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cndmask_b32_e32 v1, v1, v3, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_cndmask_b32_e32 v2, v2, v4, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_cndmask_b32_e32 v1, v1, v3, vcc_lo v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 ds_bpermute_b32 v2, v5, v2 ds_bpermute_b32 v1, v5, v1 .LBB9_5: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_mov_b32 s3, 0 s_branch .LBB9_7 .LBB9_6: s_mov_b32 s3, -1 ; implicit-def: $vgpr1_vgpr2 .LBB9_7: ; %Flow17 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s3 s_cbranch_vccz .LBB9_45 ; %bb.8: s_sub_i32 s9, s10, s2 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16 v_cmpx_gt_u32_e64 s9, v0 s_cbranch_execz .LBB9_10 ; %bb.9: s_waitcnt lgkmcnt(0) global_load_b64 v[1:2], v[17:18], off .LBB9_10: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s9, v20 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB9_12 ; %bb.11: global_load_b64 v[3:4], v[17:18], off offset:2048 .LBB9_12: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s2, s9, v20 s_and_saveexec_b32 s4, s2 s_cbranch_execz .LBB9_14 ; %bb.13: v_add_co_u32 v5, s3, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v6, s3, 0, v18, s3 global_load_b64 v[5:6], v[5:6], off .LBB9_14: s_or_b32 exec_lo, exec_lo, s4 v_or_b32_e32 v20, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s3, s9, v20 s_and_saveexec_b32 s5, s3 s_cbranch_execz .LBB9_16 ; %bb.15: v_add_co_u32 v7, s4, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v8, s4, 0, v18, s4 global_load_b64 v[7:8], v[7:8], off offset:2048 .LBB9_16: s_or_b32 exec_lo, exec_lo, s5 v_or_b32_e32 v20, 0x400, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s4, s9, v20 s_and_saveexec_b32 s6, s4 s_cbranch_execz .LBB9_18 ; %bb.17: v_add_co_u32 v9, s5, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v10, s5, 0, v18, s5 global_load_b64 v[9:10], v[9:10], off .LBB9_18: s_or_b32 exec_lo, exec_lo, s6 v_or_b32_e32 v20, 0x500, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s5, s9, v20 s_and_saveexec_b32 s7, s5 s_cbranch_execz .LBB9_20 ; %bb.19: v_add_co_u32 v11, s6, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v12, s6, 0, v18, s6 global_load_b64 v[11:12], v[11:12], off offset:2048 .LBB9_20: s_or_b32 exec_lo, exec_lo, s7 v_or_b32_e32 v20, 0x600, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s6, s9, v20 s_and_saveexec_b32 s8, s6 s_cbranch_execz .LBB9_22 ; %bb.21: v_add_co_u32 v13, s7, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v14, s7, 0, v18, s7 global_load_b64 v[13:14], v[13:14], off .LBB9_22: s_or_b32 exec_lo, exec_lo, s8 v_or_b32_e32 v20, 0x700, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s7, s9, v20 s_and_saveexec_b32 s16, s7 s_cbranch_execz .LBB9_24 ; %bb.23: v_add_co_u32 v15, s8, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v16, s8, 0, v18, s8 global_load_b64 v[15:16], v[15:16], off offset:2048 .LBB9_24: ; %_ZN7rocprim25block_load_direct_stripedILj256EPddLj8EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s16 s_waitcnt vmcnt(0) lgkmcnt(0) v_cmp_lt_f64_e64 s8, v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cndmask_b32_e64 v3, v3, v1, s8 v_cndmask_b32_e64 v4, v4, v2, s8 v_dual_cndmask_b32 v1, v1, v3 :: v_dual_cndmask_b32 v2, v2, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[5:6] v_dual_cndmask_b32 v3, v5, v1 :: v_dual_cndmask_b32 v4, v6, v2 v_add_nc_u32_e32 v6, 1, v19 v_cndmask_b32_e64 v1, v1, v3, s2 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, v4, s2 v_cmp_ne_u32_e64 s2, 31, v19 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[7:8] v_dual_cndmask_b32 v3, v7, v1 :: v_dual_cndmask_b32 v4, v8, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v1, v1, v3, s3 v_cndmask_b32_e64 v2, v2, v4, s3 s_mov_b32 s3, exec_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[9:10] v_dual_cndmask_b32 v3, v9, v1 :: v_dual_cndmask_b32 v4, v10, v2 v_cndmask_b32_e64 v1, v1, v3, s4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e64 v2, v2, v4, s4 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[11:12] v_dual_cndmask_b32 v3, v11, v1 :: v_dual_cndmask_b32 v4, v12, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v1, v1, v3, s5 v_cndmask_b32_e64 v2, v2, v4, s5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[13:14] v_dual_cndmask_b32 v3, v13, v1 :: v_dual_cndmask_b32 v4, v14, v2 v_cndmask_b32_e64 v1, v1, v3, s6 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, v4, s6 v_add_co_ci_u32_e64 v4, s2, 0, v19, s2 s_min_u32 s2, s9, 0x100 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[15:16] s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_dual_cndmask_b32 v3, v15, v1 :: v_dual_lshlrev_b32 v4, 2, v4 v_cndmask_b32_e32 v5, v16, v2, vcc_lo v_cndmask_b32_e64 v1, v1, v3, s7 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_4) | instid1(VALU_DEP_1) v_cndmask_b32_e64 v2, v2, v5, s7 v_and_b32_e32 v5, 0xe0, v0 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_sub_nc_u32_e64 v5, s2, v5 clamp v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB9_26 ; %bb.25: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB9_26: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 30, v19 v_add_nc_u32_e32 v6, 2, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB9_28 ; %bb.27: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB9_28: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 28, v19 v_add_nc_u32_e32 v6, 4, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB9_30 ; %bb.29: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB9_30: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 24, v19 v_add_nc_u32_e32 v6, 8, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 3, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB9_32 ; %bb.31: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB9_32: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 16, v19 v_add_nc_u32_e32 v6, 16, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 4, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB9_34 ; %bb.33: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB9_34: ; %_ZN7rocprim6detail15warp_reduce_dppIdLj32ELb0EE6reduceIN6thrust7minimumIdEEEEvdRdjT_.exit.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB9_36 ; %bb.35: s_waitcnt lgkmcnt(1) v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 ds_store_b64 v3, v[1:2] offset:64 .LBB9_36: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB9_44 ; %bb.37: v_lshlrev_b32_e32 v1, 3, v19 v_and_b32_e32 v5, 7, v19 s_add_i32 s2, s2, 31 s_mov_b32 s4, exec_lo s_lshr_b32 s2, s2, 5 ds_load_b64 v[1:2], v1 offset:64 v_cmp_ne_u32_e32 vcc_lo, 7, v5 v_add_nc_u32_e32 v6, 1, v5 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB9_39 ; %bb.38: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB9_39: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 6, v5 v_add_nc_u32_e32 v6, 2, v5 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB9_41 ; %bb.40: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB9_41: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 4, v5 v_add_nc_u32_e32 v5, 4, v5 s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_u32_e32 vcc_lo, s2, v5 v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB9_43 ; %bb.42: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB9_43: ; %Flow15 s_or_b32 exec_lo, exec_lo, s2 .LBB9_44: ; %Flow16 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB9_45: ; %_ZN7rocprim12block_reduceIdLj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceIN6thrust7minimumIdEEEEvdRdjT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s2, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB9_47 ; %bb.46: s_load_b32 s0, s[0:1], 0x18 s_waitcnt lgkmcnt(0) v_cvt_f64_i32_e32 v[3:4], s0 s_lshl_b64 s[0:1], s[12:13], 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) s_add_u32 s0, s14, s0 s_addc_u32 s1, s15, s1 s_cmp_eq_u64 s[10:11], 0 s_cselect_b32 s2, -1, 0 v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] s_or_b32 vcc_lo, s2, vcc_lo v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 s_delay_alu instid0(VALU_DEP_1) v_cvt_i32_f64_e32 v0, v[1:2] v_mov_b32_e32 v1, 0 global_store_b32 v1, v0, s[0:1] .LBB9_47: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 128 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 21 .amdhsa_next_free_sgpr 17 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end9: .size _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_, .Lfunc_end9-_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2432 ; NumSgprs: 19 ; NumVgprs: 21 ; ScratchSize: 0 ; MemoryBound: 1 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 128 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 19 ; NumVGPRsForWavesPerEU: 21 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ ; %bb.0: s_mov_b32 s12, s15 s_clause 0x1 s_load_b128 s[8:11], s[0:1], 0x0 s_load_b64 s[14:15], s[0:1], 0x10 s_mov_b32 s3, 0 s_lshl_b32 s2, s12, 11 v_lshlrev_b32_e32 v1, 3, v0 s_lshl_b64 s[4:5], s[2:3], 3 s_mov_b32 s13, s3 v_mbcnt_lo_u32_b32 v19, -1, 0 s_waitcnt lgkmcnt(0) s_lshr_b64 s[6:7], s[10:11], 11 s_add_u32 s3, s8, s4 s_addc_u32 s4, s9, s5 v_add_co_u32 v17, s3, s3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v18, null, s4, 0, s3 s_cmp_lg_u64 s[6:7], s[12:13] s_cbranch_scc0 .LBB10_6 ; %bb.1: s_clause 0x1 global_load_b64 v[1:2], v[17:18], off global_load_b64 v[3:4], v[17:18], off offset:2048 v_add_co_u32 v5, vcc_lo, v17, 0x2000 v_add_co_ci_u32_e32 v6, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v9, vcc_lo, 0x1000, v17 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[7:8], v[5:6], off offset:-4096 global_load_b64 v[9:10], v[9:10], off offset:2048 global_load_b64 v[5:6], v[5:6], off v_add_co_u32 v11, vcc_lo, 0x2000, v17 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v13, vcc_lo, 0x3000, v17 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[11:12], v[11:12], off offset:2048 global_load_b64 v[15:16], v[13:14], off global_load_b64 v[13:14], v[13:14], off offset:2048 s_mov_b32 s3, exec_lo s_waitcnt vmcnt(6) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 s_waitcnt vmcnt(5) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[7:8] v_dual_cndmask_b32 v2, v8, v2 :: v_dual_cndmask_b32 v1, v7, v1 s_waitcnt vmcnt(4) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[9:10] v_dual_cndmask_b32 v2, v10, v2 :: v_dual_cndmask_b32 v1, v9, v1 s_waitcnt vmcnt(3) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[5:6] v_dual_cndmask_b32 v2, v6, v2 :: v_dual_cndmask_b32 v1, v5, v1 s_waitcnt vmcnt(2) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[11:12] v_dual_cndmask_b32 v2, v12, v2 :: v_dual_cndmask_b32 v1, v11, v1 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[15:16] v_dual_cndmask_b32 v2, v16, v2 :: v_dual_cndmask_b32 v1, v15, v1 s_waitcnt vmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[13:14] v_dual_cndmask_b32 v2, v14, v2 :: v_dual_cndmask_b32 v1, v13, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 v_mov_b32_dpp v4, v2 row_shr:8 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 row_shr:8 row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 ds_swizzle_b32 v4, v2 offset:swizzle(BROADCAST,32,15) ds_swizzle_b32 v3, v1 offset:swizzle(BROADCAST,32,15) s_waitcnt lgkmcnt(0) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_mov_b32 v5, 0 :: v_dual_cndmask_b32 v2, v2, v4 v_cndmask_b32_e32 v1, v1, v3, vcc_lo ds_bpermute_b32 v2, v5, v2 offset:124 ds_bpermute_b32 v1, v5, v1 offset:124 v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB10_3 ; %bb.2: v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 s_waitcnt lgkmcnt(0) ds_store_b64 v3, v[1:2] .LBB10_3: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB10_5 ; %bb.4: v_lshlrev_b32_e32 v1, 3, v19 v_lshlrev_b32_e32 v5, 2, v19 ds_load_b64 v[1:2], v1 v_or_b32_e32 v5, 28, v5 s_waitcnt lgkmcnt(0) v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_cndmask_b32_e32 v2, v2, v4, vcc_lo v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cndmask_b32_e32 v1, v1, v3, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_cndmask_b32_e32 v2, v2, v4, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_cndmask_b32_e32 v1, v1, v3, vcc_lo v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 ds_bpermute_b32 v2, v5, v2 ds_bpermute_b32 v1, v5, v1 .LBB10_5: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_mov_b32 s3, 0 s_branch .LBB10_7 .LBB10_6: s_mov_b32 s3, -1 ; implicit-def: $vgpr1_vgpr2 .LBB10_7: ; %Flow17 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s3 s_cbranch_vccz .LBB10_45 ; %bb.8: s_sub_i32 s9, s10, s2 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16 v_cmpx_gt_u32_e64 s9, v0 s_cbranch_execz .LBB10_10 ; %bb.9: s_waitcnt lgkmcnt(0) global_load_b64 v[1:2], v[17:18], off .LBB10_10: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s9, v20 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB10_12 ; %bb.11: global_load_b64 v[3:4], v[17:18], off offset:2048 .LBB10_12: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s2, s9, v20 s_and_saveexec_b32 s4, s2 s_cbranch_execz .LBB10_14 ; %bb.13: v_add_co_u32 v5, s3, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v6, s3, 0, v18, s3 global_load_b64 v[5:6], v[5:6], off .LBB10_14: s_or_b32 exec_lo, exec_lo, s4 v_or_b32_e32 v20, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s3, s9, v20 s_and_saveexec_b32 s5, s3 s_cbranch_execz .LBB10_16 ; %bb.15: v_add_co_u32 v7, s4, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v8, s4, 0, v18, s4 global_load_b64 v[7:8], v[7:8], off offset:2048 .LBB10_16: s_or_b32 exec_lo, exec_lo, s5 v_or_b32_e32 v20, 0x400, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s4, s9, v20 s_and_saveexec_b32 s6, s4 s_cbranch_execz .LBB10_18 ; %bb.17: v_add_co_u32 v9, s5, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v10, s5, 0, v18, s5 global_load_b64 v[9:10], v[9:10], off .LBB10_18: s_or_b32 exec_lo, exec_lo, s6 v_or_b32_e32 v20, 0x500, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s5, s9, v20 s_and_saveexec_b32 s7, s5 s_cbranch_execz .LBB10_20 ; %bb.19: v_add_co_u32 v11, s6, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v12, s6, 0, v18, s6 global_load_b64 v[11:12], v[11:12], off offset:2048 .LBB10_20: s_or_b32 exec_lo, exec_lo, s7 v_or_b32_e32 v20, 0x600, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s6, s9, v20 s_and_saveexec_b32 s8, s6 s_cbranch_execz .LBB10_22 ; %bb.21: v_add_co_u32 v13, s7, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v14, s7, 0, v18, s7 global_load_b64 v[13:14], v[13:14], off .LBB10_22: s_or_b32 exec_lo, exec_lo, s8 v_or_b32_e32 v20, 0x700, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s7, s9, v20 s_and_saveexec_b32 s16, s7 s_cbranch_execz .LBB10_24 ; %bb.23: v_add_co_u32 v15, s8, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v16, s8, 0, v18, s8 global_load_b64 v[15:16], v[15:16], off offset:2048 .LBB10_24: ; %_ZN7rocprim25block_load_direct_stripedILj256EN6thrust6detail15normal_iteratorINS1_10device_ptrIdEEEEdLj8EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s16 s_waitcnt vmcnt(0) lgkmcnt(0) v_cmp_lt_f64_e64 s8, v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cndmask_b32_e64 v3, v3, v1, s8 v_cndmask_b32_e64 v4, v4, v2, s8 v_dual_cndmask_b32 v1, v1, v3 :: v_dual_cndmask_b32 v2, v2, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[5:6] v_dual_cndmask_b32 v3, v5, v1 :: v_dual_cndmask_b32 v4, v6, v2 v_add_nc_u32_e32 v6, 1, v19 v_cndmask_b32_e64 v1, v1, v3, s2 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, v4, s2 v_cmp_ne_u32_e64 s2, 31, v19 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[7:8] v_dual_cndmask_b32 v3, v7, v1 :: v_dual_cndmask_b32 v4, v8, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v1, v1, v3, s3 v_cndmask_b32_e64 v2, v2, v4, s3 s_mov_b32 s3, exec_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[9:10] v_dual_cndmask_b32 v3, v9, v1 :: v_dual_cndmask_b32 v4, v10, v2 v_cndmask_b32_e64 v1, v1, v3, s4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e64 v2, v2, v4, s4 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[11:12] v_dual_cndmask_b32 v3, v11, v1 :: v_dual_cndmask_b32 v4, v12, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v1, v1, v3, s5 v_cndmask_b32_e64 v2, v2, v4, s5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[13:14] v_dual_cndmask_b32 v3, v13, v1 :: v_dual_cndmask_b32 v4, v14, v2 v_cndmask_b32_e64 v1, v1, v3, s6 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, v4, s6 v_add_co_ci_u32_e64 v4, s2, 0, v19, s2 s_min_u32 s2, s9, 0x100 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[15:16] s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_dual_cndmask_b32 v3, v15, v1 :: v_dual_lshlrev_b32 v4, 2, v4 v_cndmask_b32_e32 v5, v16, v2, vcc_lo v_cndmask_b32_e64 v1, v1, v3, s7 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_4) | instid1(VALU_DEP_1) v_cndmask_b32_e64 v2, v2, v5, s7 v_and_b32_e32 v5, 0xe0, v0 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_sub_nc_u32_e64 v5, s2, v5 clamp v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB10_26 ; %bb.25: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB10_26: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 30, v19 v_add_nc_u32_e32 v6, 2, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB10_28 ; %bb.27: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB10_28: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 28, v19 v_add_nc_u32_e32 v6, 4, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB10_30 ; %bb.29: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB10_30: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 24, v19 v_add_nc_u32_e32 v6, 8, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 3, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB10_32 ; %bb.31: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB10_32: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 16, v19 v_add_nc_u32_e32 v6, 16, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 4, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB10_34 ; %bb.33: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB10_34: ; %_ZN7rocprim6detail15warp_reduce_dppIdLj32ELb0EE6reduceIN6thrust7minimumIdEEEEvdRdjT_.exit.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB10_36 ; %bb.35: s_waitcnt lgkmcnt(1) v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 ds_store_b64 v3, v[1:2] offset:64 .LBB10_36: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB10_44 ; %bb.37: v_lshlrev_b32_e32 v1, 3, v19 v_and_b32_e32 v5, 7, v19 s_add_i32 s2, s2, 31 s_mov_b32 s4, exec_lo s_lshr_b32 s2, s2, 5 ds_load_b64 v[1:2], v1 offset:64 v_cmp_ne_u32_e32 vcc_lo, 7, v5 v_add_nc_u32_e32 v6, 1, v5 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB10_39 ; %bb.38: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB10_39: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 6, v5 v_add_nc_u32_e32 v6, 2, v5 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB10_41 ; %bb.40: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB10_41: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 4, v5 v_add_nc_u32_e32 v5, 4, v5 s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_u32_e32 vcc_lo, s2, v5 v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB10_43 ; %bb.42: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB10_43: ; %Flow15 s_or_b32 exec_lo, exec_lo, s2 .LBB10_44: ; %Flow16 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB10_45: ; %_ZN7rocprim12block_reduceIdLj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceIN6thrust7minimumIdEEEEvdRdjT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s2, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB10_47 ; %bb.46: s_load_b32 s0, s[0:1], 0x18 s_waitcnt lgkmcnt(0) v_cvt_f64_i32_e32 v[3:4], s0 s_lshl_b64 s[0:1], s[12:13], 3 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) s_add_u32 s0, s14, s0 s_addc_u32 s1, s15, s1 s_cmp_eq_u64 s[10:11], 0 s_cselect_b32 vcc_lo, -1, 0 v_dual_mov_b32 v0, 0 :: v_dual_cndmask_b32 v1, v1, v3 s_delay_alu instid0(VALU_DEP_2) v_cndmask_b32_e32 v2, v2, v4, vcc_lo global_store_b64 v0, v[1:2], s[0:1] .LBB10_47: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 128 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 21 .amdhsa_next_free_sgpr 17 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end10: .size _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_, .Lfunc_end10-_ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2420 ; NumSgprs: 19 ; NumVgprs: 21 ; ScratchSize: 0 ; MemoryBound: 1 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 128 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 19 ; NumVGPRsForWavesPerEU: 21 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .section .text._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,comdat .protected _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ ; -- Begin function _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .globl _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .p2align 8 .type _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,@function _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_: ; @_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ ; %bb.0: s_mov_b32 s12, s15 s_clause 0x1 s_load_b128 s[8:11], s[0:1], 0x0 s_load_b64 s[14:15], s[0:1], 0x10 s_mov_b32 s3, 0 s_lshl_b32 s2, s12, 11 v_lshlrev_b32_e32 v1, 3, v0 s_lshl_b64 s[4:5], s[2:3], 3 s_mov_b32 s13, s3 v_mbcnt_lo_u32_b32 v19, -1, 0 s_waitcnt lgkmcnt(0) s_lshr_b64 s[6:7], s[10:11], 11 s_add_u32 s3, s8, s4 s_addc_u32 s4, s9, s5 v_add_co_u32 v17, s3, s3, v1 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v18, null, s4, 0, s3 s_cmp_lg_u64 s[6:7], s[12:13] s_cbranch_scc0 .LBB11_6 ; %bb.1: s_clause 0x1 global_load_b64 v[1:2], v[17:18], off global_load_b64 v[3:4], v[17:18], off offset:2048 v_add_co_u32 v5, vcc_lo, v17, 0x2000 v_add_co_ci_u32_e32 v6, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v9, vcc_lo, 0x1000, v17 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[7:8], v[5:6], off offset:-4096 global_load_b64 v[9:10], v[9:10], off offset:2048 global_load_b64 v[5:6], v[5:6], off v_add_co_u32 v11, vcc_lo, 0x2000, v17 v_add_co_ci_u32_e32 v12, vcc_lo, 0, v18, vcc_lo v_add_co_u32 v13, vcc_lo, 0x3000, v17 v_add_co_ci_u32_e32 v14, vcc_lo, 0, v18, vcc_lo s_clause 0x2 global_load_b64 v[11:12], v[11:12], off offset:2048 global_load_b64 v[15:16], v[13:14], off global_load_b64 v[13:14], v[13:14], off offset:2048 s_mov_b32 s3, exec_lo s_waitcnt vmcnt(6) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 s_waitcnt vmcnt(5) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[7:8] v_dual_cndmask_b32 v2, v8, v2 :: v_dual_cndmask_b32 v1, v7, v1 s_waitcnt vmcnt(4) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[9:10] v_dual_cndmask_b32 v2, v10, v2 :: v_dual_cndmask_b32 v1, v9, v1 s_waitcnt vmcnt(3) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[5:6] v_dual_cndmask_b32 v2, v6, v2 :: v_dual_cndmask_b32 v1, v5, v1 s_waitcnt vmcnt(2) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[11:12] v_dual_cndmask_b32 v2, v12, v2 :: v_dual_cndmask_b32 v1, v11, v1 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[15:16] v_dual_cndmask_b32 v2, v16, v2 :: v_dual_cndmask_b32 v1, v15, v1 s_waitcnt vmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[13:14] v_dual_cndmask_b32 v2, v14, v2 :: v_dual_cndmask_b32 v1, v13, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 v_mov_b32_dpp v4, v2 row_shr:8 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 row_shr:8 row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 ds_swizzle_b32 v4, v2 offset:swizzle(BROADCAST,32,15) ds_swizzle_b32 v3, v1 offset:swizzle(BROADCAST,32,15) s_waitcnt lgkmcnt(0) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_mov_b32 v5, 0 :: v_dual_cndmask_b32 v2, v2, v4 v_cndmask_b32_e32 v1, v1, v3, vcc_lo ds_bpermute_b32 v2, v5, v2 offset:124 ds_bpermute_b32 v1, v5, v1 offset:124 v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB11_3 ; %bb.2: v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 s_waitcnt lgkmcnt(0) ds_store_b64 v3, v[1:2] .LBB11_3: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB11_5 ; %bb.4: v_lshlrev_b32_e32 v1, 3, v19 v_lshlrev_b32_e32 v5, 2, v19 ds_load_b64 v[1:2], v1 v_or_b32_e32 v5, 28, v5 s_waitcnt lgkmcnt(0) v_mov_b32_dpp v3, v1 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf v_mov_b32_dpp v4, v2 quad_perm:[1,0,3,2] row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_cndmask_b32_e32 v2, v2, v4, vcc_lo v_mov_b32_dpp v4, v2 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cndmask_b32_e32 v1, v1, v3, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mov_b32_dpp v3, v1 quad_perm:[2,3,0,1] row_mask:0xf bank_mask:0xf v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_cndmask_b32_e32 v2, v2, v4, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mov_b32_dpp v4, v2 row_shr:4 row_mask:0xf bank_mask:0xf v_cndmask_b32_e32 v1, v1, v3, vcc_lo v_mov_b32_dpp v3, v1 row_shr:4 row_mask:0xf bank_mask:0xf s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 ds_bpermute_b32 v2, v5, v2 ds_bpermute_b32 v1, v5, v1 .LBB11_5: ; %Flow s_or_b32 exec_lo, exec_lo, s3 s_mov_b32 s3, 0 s_branch .LBB11_7 .LBB11_6: s_mov_b32 s3, -1 ; implicit-def: $vgpr1_vgpr2 .LBB11_7: ; %Flow17 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s3 s_cbranch_vccz .LBB11_45 ; %bb.8: s_sub_i32 s9, s10, s2 s_mov_b32 s2, exec_lo ; implicit-def: $vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15_vgpr16 v_cmpx_gt_u32_e64 s9, v0 s_cbranch_execz .LBB11_10 ; %bb.9: s_waitcnt lgkmcnt(0) global_load_b64 v[1:2], v[17:18], off .LBB11_10: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x100, v0 s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_u32_e32 vcc_lo, s9, v20 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB11_12 ; %bb.11: global_load_b64 v[3:4], v[17:18], off offset:2048 .LBB11_12: s_or_b32 exec_lo, exec_lo, s2 v_or_b32_e32 v20, 0x200, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s2, s9, v20 s_and_saveexec_b32 s4, s2 s_cbranch_execz .LBB11_14 ; %bb.13: v_add_co_u32 v5, s3, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v6, s3, 0, v18, s3 global_load_b64 v[5:6], v[5:6], off .LBB11_14: s_or_b32 exec_lo, exec_lo, s4 v_or_b32_e32 v20, 0x300, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s3, s9, v20 s_and_saveexec_b32 s5, s3 s_cbranch_execz .LBB11_16 ; %bb.15: v_add_co_u32 v7, s4, 0x1000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v8, s4, 0, v18, s4 global_load_b64 v[7:8], v[7:8], off offset:2048 .LBB11_16: s_or_b32 exec_lo, exec_lo, s5 v_or_b32_e32 v20, 0x400, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s4, s9, v20 s_and_saveexec_b32 s6, s4 s_cbranch_execz .LBB11_18 ; %bb.17: v_add_co_u32 v9, s5, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v10, s5, 0, v18, s5 global_load_b64 v[9:10], v[9:10], off .LBB11_18: s_or_b32 exec_lo, exec_lo, s6 v_or_b32_e32 v20, 0x500, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s5, s9, v20 s_and_saveexec_b32 s7, s5 s_cbranch_execz .LBB11_20 ; %bb.19: v_add_co_u32 v11, s6, 0x2000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v12, s6, 0, v18, s6 global_load_b64 v[11:12], v[11:12], off offset:2048 .LBB11_20: s_or_b32 exec_lo, exec_lo, s7 v_or_b32_e32 v20, 0x600, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s6, s9, v20 s_and_saveexec_b32 s8, s6 s_cbranch_execz .LBB11_22 ; %bb.21: v_add_co_u32 v13, s7, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v14, s7, 0, v18, s7 global_load_b64 v[13:14], v[13:14], off .LBB11_22: s_or_b32 exec_lo, exec_lo, s8 v_or_b32_e32 v20, 0x700, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_u32_e64 s7, s9, v20 s_and_saveexec_b32 s16, s7 s_cbranch_execz .LBB11_24 ; %bb.23: v_add_co_u32 v15, s8, 0x3000, v17 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v16, s8, 0, v18, s8 global_load_b64 v[15:16], v[15:16], off offset:2048 .LBB11_24: ; %_ZN7rocprim25block_load_direct_stripedILj256EN6thrust6detail15normal_iteratorINS1_10device_ptrIdEEEEdLj8EEEvjT0_RAT2__T1_j.exit.i s_or_b32 exec_lo, exec_lo, s16 s_waitcnt vmcnt(0) lgkmcnt(0) v_cmp_lt_f64_e64 s8, v[1:2], v[3:4] s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cndmask_b32_e64 v3, v3, v1, s8 v_cndmask_b32_e64 v4, v4, v2, s8 v_dual_cndmask_b32 v1, v1, v3 :: v_dual_cndmask_b32 v2, v2, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[5:6] v_dual_cndmask_b32 v3, v5, v1 :: v_dual_cndmask_b32 v4, v6, v2 v_add_nc_u32_e32 v6, 1, v19 v_cndmask_b32_e64 v1, v1, v3, s2 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, v4, s2 v_cmp_ne_u32_e64 s2, 31, v19 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[7:8] v_dual_cndmask_b32 v3, v7, v1 :: v_dual_cndmask_b32 v4, v8, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v1, v1, v3, s3 v_cndmask_b32_e64 v2, v2, v4, s3 s_mov_b32 s3, exec_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[9:10] v_dual_cndmask_b32 v3, v9, v1 :: v_dual_cndmask_b32 v4, v10, v2 v_cndmask_b32_e64 v1, v1, v3, s4 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_cndmask_b32_e64 v2, v2, v4, s4 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[11:12] v_dual_cndmask_b32 v3, v11, v1 :: v_dual_cndmask_b32 v4, v12, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v1, v1, v3, s5 v_cndmask_b32_e64 v2, v2, v4, s5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[13:14] v_dual_cndmask_b32 v3, v13, v1 :: v_dual_cndmask_b32 v4, v14, v2 v_cndmask_b32_e64 v1, v1, v3, s6 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_2) | instid1(VALU_DEP_2) v_cndmask_b32_e64 v2, v2, v4, s6 v_add_co_ci_u32_e64 v4, s2, 0, v19, s2 s_min_u32 s2, s9, 0x100 v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[15:16] s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_dual_cndmask_b32 v3, v15, v1 :: v_dual_lshlrev_b32 v4, 2, v4 v_cndmask_b32_e32 v5, v16, v2, vcc_lo v_cndmask_b32_e64 v1, v1, v3, s7 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_4) | instid1(VALU_DEP_1) v_cndmask_b32_e64 v2, v2, v5, s7 v_and_b32_e32 v5, 0xe0, v0 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_sub_nc_u32_e64 v5, s2, v5 clamp v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB11_26 ; %bb.25: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB11_26: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 30, v19 v_add_nc_u32_e32 v6, 2, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB11_28 ; %bb.27: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB11_28: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 28, v19 v_add_nc_u32_e32 v6, 4, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB11_30 ; %bb.29: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB11_30: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 24, v19 v_add_nc_u32_e32 v6, 8, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 3, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB11_32 ; %bb.31: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB11_32: s_or_b32 exec_lo, exec_lo, s3 v_cmp_gt_u32_e32 vcc_lo, 16, v19 v_add_nc_u32_e32 v6, 16, v19 s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 4, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_lt_u32_e64 v6, v5 s_cbranch_execz .LBB11_34 ; %bb.33: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB11_34: ; %_ZN7rocprim6detail15warp_reduce_dppIdLj32ELb0EE6reduceIN6thrust7minimumIdEEEEvdRdjT_.exit.i.i.i.i.i s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo v_cmpx_eq_u32_e32 0, v19 s_cbranch_execz .LBB11_36 ; %bb.35: s_waitcnt lgkmcnt(1) v_lshrrev_b32_e32 v3, 2, v0 s_delay_alu instid0(VALU_DEP_1) v_and_b32_e32 v3, 56, v3 ds_store_b64 v3, v[1:2] offset:64 .LBB11_36: s_or_b32 exec_lo, exec_lo, s3 s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s3, exec_lo s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv v_cmpx_gt_u32_e32 8, v0 s_cbranch_execz .LBB11_44 ; %bb.37: v_lshlrev_b32_e32 v1, 3, v19 v_and_b32_e32 v5, 7, v19 s_add_i32 s2, s2, 31 s_mov_b32 s4, exec_lo s_lshr_b32 s2, s2, 5 ds_load_b64 v[1:2], v1 offset:64 v_cmp_ne_u32_e32 vcc_lo, 7, v5 v_add_nc_u32_e32 v6, 1, v5 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v19, vcc_lo s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b32_e32 v4, 2, v3 s_waitcnt lgkmcnt(0) ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB11_39 ; %bb.38: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB11_39: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 6, v5 v_add_nc_u32_e32 v6, 2, v5 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b32_e32 v3, 1, v3 s_waitcnt lgkmcnt(0) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 v_cmpx_gt_u32_e64 s2, v6 s_cbranch_execz .LBB11_41 ; %bb.40: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB11_41: s_or_b32 exec_lo, exec_lo, s4 v_cmp_gt_u32_e32 vcc_lo, 4, v5 v_add_nc_u32_e32 v5, 4, v5 s_waitcnt lgkmcnt(1) v_cndmask_b32_e64 v3, 0, 1, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_cmp_gt_u32_e32 vcc_lo, s2, v5 v_lshlrev_b32_e32 v3, 2, v3 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_add_lshl_u32 v4, v3, v19, 2 ds_bpermute_b32 v3, v4, v1 ds_bpermute_b32 v4, v4, v2 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB11_43 ; %bb.42: s_waitcnt lgkmcnt(0) v_cmp_lt_f64_e32 vcc_lo, v[1:2], v[3:4] v_dual_cndmask_b32 v2, v4, v2 :: v_dual_cndmask_b32 v1, v3, v1 .LBB11_43: ; %Flow15 s_or_b32 exec_lo, exec_lo, s2 .LBB11_44: ; %Flow16 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s3 .LBB11_45: ; %_ZN7rocprim12block_reduceIdLj256ELNS_22block_reduce_algorithmE0ELj1ELj1EE6reduceIN6thrust7minimumIdEEEEvdRdjT_.exit.i s_delay_alu instid0(SALU_CYCLE_1) s_mov_b32 s2, exec_lo v_cmpx_eq_u32_e32 0, v0 s_cbranch_execz .LBB11_47 ; %bb.46: s_load_b32 s0, s[0:1], 0x18 s_waitcnt lgkmcnt(0) v_cvt_f64_i32_e32 v[3:4], s0 s_lshl_b64 s[0:1], s[12:13], 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) s_add_u32 s0, s14, s0 s_addc_u32 s1, s15, s1 s_cmp_eq_u64 s[10:11], 0 s_cselect_b32 s2, -1, 0 v_cmp_gt_f64_e32 vcc_lo, v[1:2], v[3:4] s_or_b32 vcc_lo, s2, vcc_lo v_dual_cndmask_b32 v2, v2, v4 :: v_dual_cndmask_b32 v1, v1, v3 s_delay_alu instid0(VALU_DEP_1) v_cvt_i32_f64_e32 v0, v[1:2] v_mov_b32_e32 v1, 0 global_store_b32 v1, v0, s[0:1] .LBB11_47: ; %_ZN7rocprim6detail24block_reduce_kernel_implILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_.exit s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .amdhsa_group_segment_fixed_size 128 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 32 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 21 .amdhsa_next_free_sgpr 17 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .section .text._ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,"axG",@progbits,_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_,comdat .Lfunc_end11: .size _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_, .Lfunc_end11-_ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 2432 ; NumSgprs: 19 ; NumVgprs: 21 ; ScratchSize: 0 ; MemoryBound: 1 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 128 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 2 ; NumSGPRsForWavesPerEU: 19 ; NumVGPRsForWavesPerEU: 21 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 1 .value_kind: by_value .group_segment_fixed_size: 128 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 0 .sgpr_count: 19 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust4plusIdEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 21 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 1 .value_kind: by_value .group_segment_fixed_size: 128 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 0 .sgpr_count: 19 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust4plusIdEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 21 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 1 .value_kind: by_value .group_segment_fixed_size: 128 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 0 .sgpr_count: 19 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_4plusIdEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 21 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 1 .value_kind: by_value .group_segment_fixed_size: 128 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 0 .sgpr_count: 19 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_4plusIdEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 21 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 1 .value_kind: by_value .group_segment_fixed_size: 128 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 0 .sgpr_count: 19 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7maximumIdEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 21 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 1 .value_kind: by_value .group_segment_fixed_size: 128 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 0 .sgpr_count: 19 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7maximumIdEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 21 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 1 .value_kind: by_value .group_segment_fixed_size: 128 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 0 .sgpr_count: 19 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7maximumIdEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 21 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 1 .value_kind: by_value .group_segment_fixed_size: 128 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 0 .sgpr_count: 19 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7maximumIdEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 21 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 1 .value_kind: by_value .group_segment_fixed_size: 128 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 0 .sgpr_count: 19 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdS5_iN6thrust7minimumIdEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 21 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 1 .value_kind: by_value .group_segment_fixed_size: 128 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 0 .sgpr_count: 19 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdPdPiiN6thrust7minimumIdEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 21 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 1 .value_kind: by_value .group_segment_fixed_size: 128 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 0 .sgpr_count: 19 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb0ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPdiNS5_7minimumIdEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 21 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .offset: 8 .size: 8 .value_kind: by_value - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 1 .value_kind: by_value .group_segment_fixed_size: 128 .kernarg_segment_align: 8 .kernarg_segment_size: 32 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 256 .name: _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_ .private_segment_fixed_size: 0 .sgpr_count: 19 .sgpr_spill_count: 0 .symbol: _ZN7rocprim6detail19block_reduce_kernelILb1ENS0_21wrapped_reduce_configINS_14default_configEdEEdN6thrust6detail15normal_iteratorINS5_10device_ptrIdEEEEPiiNS5_7minimumIdEEEEvT2_mT3_T4_T5_.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 21 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
de716d4337df3969b5fa6df577dc7634be85db01
#define Index3D(_nx,_ny,_i,_j,_k) ((_i)+_nx*((_j)+_ny*(_k))) __global__ void block2D_hybrid_coarsen_x(float c0,float c1,float *A0,float *Anext, int nx, int ny, int nz) { const int i = blockIdx.x*blockDim.x*2+threadIdx.x; const int i2= blockIdx.x*blockDim.x*2+threadIdx.x+blockDim.x; const int j = blockIdx.y*blockDim.y+threadIdx.y; const int sh_id=threadIdx.x + threadIdx.y*blockDim.x*2; const int sh_id2=threadIdx.x +blockDim.x+ threadIdx.y*blockDim.x*2; extern __shared__ float sh_A0[]; sh_A0[sh_id]=0.0f; sh_A0[sh_id2]=0.0f; __syncthreads(); const bool w_region = i>0 && j>0 &&(i<(nx-1)) &&(j<(ny-1)) ; const bool w_region2 = j>0 &&(i2<nx-1) &&(j<ny-1) ; const bool x_l_bound = (threadIdx.x==0); const bool x_h_bound = ((threadIdx.x+blockDim.x)==(blockDim.x*2-1)); const bool y_l_bound = (threadIdx.y==0); const bool y_h_bound = (threadIdx.y==(blockDim.y-1)); float bottom=0.0f,bottom2=0.0f,top=0.0f,top2=0.0f; if((i<nx) &&(j<ny)) { bottom=A0[Index3D (nx, ny, i, j, 0)]; sh_A0[sh_id]=A0[Index3D (nx, ny, i, j, 1)]; } if((i2<nx) &&(j<ny)) { bottom2=A0[Index3D (nx, ny, i2, j, 0)]; sh_A0[sh_id2]=A0[Index3D (nx, ny, i2, j, 1)]; } __syncthreads(); for(int k=1;k<nz-1;k++) { float a_left_right,a_up,a_down; if((i<nx) &&(j<ny)) top=A0[Index3D (nx, ny, i, j, k+1)]; if(w_region) { a_up =y_h_bound?A0[Index3D (nx, ny, i, j+1, k )]:sh_A0[sh_id+2*blockDim.x]; a_down =y_l_bound?A0[Index3D (nx, ny, i, j-1, k )]:sh_A0[sh_id-2*blockDim.x]; a_left_right=x_l_bound?A0[Index3D (nx, ny, i-1, j, k )]:sh_A0[sh_id-1]; Anext[Index3D (nx, ny, i, j, k)] = (top + bottom + a_up + a_down + sh_A0[sh_id+1] +a_left_right)*c1 - sh_A0[sh_id]*c0; } if((i2<nx) &&(j<ny)) top2=A0[Index3D (nx, ny, i2, j, k+1)]; if(w_region2) { a_up =y_h_bound?A0[Index3D (nx, ny, i2, j+1, k )]:sh_A0[sh_id2+2*blockDim.x]; a_down =y_l_bound?A0[Index3D (nx, ny, i2, j-1, k )]:sh_A0[sh_id2-2*blockDim.x]; a_left_right=x_h_bound?A0[Index3D (nx, ny, i2+1, j, k )]:sh_A0[sh_id2+1]; Anext[Index3D (nx, ny, i2, j, k)] = (top2 + bottom2 + a_up + a_down + a_left_right +sh_A0[sh_id2-1])*c1 - sh_A0[sh_id2]*c0; } __syncthreads(); bottom=sh_A0[sh_id]; sh_A0[sh_id]=top; bottom2=sh_A0[sh_id2]; sh_A0[sh_id2]=top2; __syncthreads(); } }
.file "tmpxft_0025d264_00000000-6_kernels.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z51__device_stub__Z24block2D_hybrid_coarsen_xffPfS_iiiffPfS_iii .type _Z51__device_stub__Z24block2D_hybrid_coarsen_xffPfS_iiiffPfS_iii, @function _Z51__device_stub__Z24block2D_hybrid_coarsen_xffPfS_iiiffPfS_iii: .LFB2032: .cfi_startproc endbr64 subq $184, %rsp .cfi_def_cfa_offset 192 movq %rdi, 32(%rsp) leaq 64(%rsp), %rdi movq %rsi, 24(%rsp) leaq 76(%rsp), %rsi movl %edx, 20(%rsp) leaq 48(%rsp), %rdx movl %ecx, 16(%rsp) leaq 56(%rsp), %rcx movl %r8d, 12(%rsp) movss %xmm0, 44(%rsp) movss %xmm1, 40(%rsp) movq %fs:40, %rax movq %rax, 168(%rsp) xorl %eax, %eax leaq 44(%rsp), %rax movl $1, 72(%rsp) movq %rax, 112(%rsp) leaq 40(%rsp), %rax movq %rax, 120(%rsp) leaq 32(%rsp), %rax movq %rax, 128(%rsp) leaq 24(%rsp), %rax movq %rax, 136(%rsp) leaq 20(%rsp), %rax movq %rax, 144(%rsp) leaq 16(%rsp), %rax movq %rax, 152(%rsp) leaq 12(%rsp), %rax movq %rax, 160(%rsp) movabsq $4294967297, %rax movq %rax, 64(%rsp) movq %rax, 76(%rsp) movl $1, 84(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 56(%rsp) .cfi_def_cfa_offset 200 leaq _Z24block2D_hybrid_coarsen_xffPfS_iii(%rip), %rdi pushq 56(%rsp) .cfi_def_cfa_offset 208 movq 92(%rsp), %rcx movl 100(%rsp), %r8d movq 80(%rsp), %rsi movl 88(%rsp), %edx leaq 128(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 200 popq %rdx .cfi_def_cfa_offset 192 .L2: movq 168(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $184, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z51__device_stub__Z24block2D_hybrid_coarsen_xffPfS_iiiffPfS_iii, .-_Z51__device_stub__Z24block2D_hybrid_coarsen_xffPfS_iiiffPfS_iii .globl _Z24block2D_hybrid_coarsen_xffPfS_iii .type _Z24block2D_hybrid_coarsen_xffPfS_iii, @function _Z24block2D_hybrid_coarsen_xffPfS_iii: .LFB2033: .cfi_startproc endbr64 jmp _Z51__device_stub__Z24block2D_hybrid_coarsen_xffPfS_iiiffPfS_iii .cfi_endproc .LFE2033: .size _Z24block2D_hybrid_coarsen_xffPfS_iii, .-_Z24block2D_hybrid_coarsen_xffPfS_iii .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z24block2D_hybrid_coarsen_xffPfS_iii" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z24block2D_hybrid_coarsen_xffPfS_iii(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z24block2D_hybrid_coarsen_xffPfS_iii .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R10, SR_TID.Y ; /* 0x00000000000a7919 */ /* 0x000e220000002200 */ /*0020*/ MOV R12, c[0x0][0x0] ; /* 0x00000000000c7a02 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR8, c[0x0][0x118] ; /* 0x0000460000087ab9 */ /* 0x000fe40000000a00 */ /*0040*/ S2R R13, SR_CTAID.Y ; /* 0x00000000000d7919 */ /* 0x000e220000002600 */ /*0050*/ SHF.L.U32 R23, R12, 0x1, RZ ; /* 0x000000010c177819 */ /* 0x000fc600000006ff */ /*0060*/ S2R R9, SR_TID.X ; /* 0x0000000000097919 */ /* 0x000e680000002100 */ /*0070*/ S2R R2, SR_CTAID.X ; /* 0x0000000000027919 */ /* 0x000ea20000002500 */ /*0080*/ IMAD R3, R13, c[0x0][0x4], R10 ; /* 0x000001000d037a24 */ /* 0x001fe200078e020a */ /*0090*/ IADD3 R11, R9, c[0x0][0x0], RZ ; /* 0x00000000090b7a10 */ /* 0x002fe20007ffe0ff */ /*00a0*/ IMAD R8, R23, R10, R9 ; /* 0x0000000a17087224 */ /* 0x000fc600078e0209 */ /*00b0*/ ISETP.GE.AND P0, PT, R3, c[0x0][0x17c], PT ; /* 0x00005f0003007a0c */ /* 0x000fe20003f06270 */ /*00c0*/ IMAD R16, R23.reuse, R2, R9 ; /* 0x0000000217107224 */ /* 0x044fe400078e0209 */ /*00d0*/ IMAD R0, R23, R10, R11 ; /* 0x0000000a17007224 */ /* 0x000fe200078e020b */ /*00e0*/ STS [R8.X4], RZ ; /* 0x000000ff08007388 */ /* 0x0001e40000004800 */ /*00f0*/ IADD3 R20, R16.reuse, c[0x0][0x0], RZ ; /* 0x0000000010147a10 */ /* 0x040fe40007ffe0ff */ /*0100*/ ISETP.LT.AND P3, PT, R16, c[0x0][0x178], !P0 ; /* 0x00005e0010007a0c */ /* 0x000fe20004761270 */ /*0110*/ STS [R0.X4], RZ ; /* 0x000000ff00007388 */ /* 0x0001e80000004800 */ /*0120*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0130*/ ISETP.LT.AND P0, PT, R20, c[0x0][0x178], !P0 ; /* 0x00005e0014007a0c */ /* 0x000fce0004701270 */ /*0140*/ @P3 IADD3 R5, R3, c[0x0][0x17c], RZ ; /* 0x00005f0003053a10 */ /* 0x000fe40007ffe0ff */ /*0150*/ @P3 MOV R15, 0x4 ; /* 0x00000004000f3802 */ /* 0x000fc60000000f00 */ /*0160*/ @P3 IMAD R5, R5, c[0x0][0x178], R16 ; /* 0x00005e0005053a24 */ /* 0x000fe200078e0210 */ /*0170*/ @P0 IADD3 R7, R3, c[0x0][0x17c], RZ ; /* 0x00005f0003070a10 */ /* 0x000fe40007ffe0ff */ /*0180*/ @P0 MOV R17, 0x4 ; /* 0x0000000400110802 */ /* 0x000fc60000000f00 */ /*0190*/ @P0 IMAD R18, R7, c[0x0][0x178], R20 ; /* 0x00005e0007120a24 */ /* 0x000fe400078e0214 */ /*01a0*/ @P3 IMAD.WIDE R6, R5, R15, c[0x0][0x168] ; /* 0x00005a0005063625 */ /* 0x000fc800078e020f */ /*01b0*/ @P0 IMAD.WIDE R18, R18, R17, c[0x0][0x168] ; /* 0x00005a0012120625 */ /* 0x000fe400078e0211 */ /*01c0*/ @P3 LDG.E R7, [R6.64] ; /* 0x0000000806073981 */ /* 0x000ea8000c1e1900 */ /*01d0*/ @P0 LDG.E R19, [R18.64] ; /* 0x0000000812130981 */ /* 0x000ee2000c1e1900 */ /*01e0*/ @P3 IMAD R4, R3.reuse, c[0x0][0x178], R16 ; /* 0x00005e0003043a24 */ /* 0x040fe200078e0210 */ /*01f0*/ MOV R26, RZ ; /* 0x000000ff001a7202 */ /* 0x000fe20000000f00 */ /*0200*/ @P0 IMAD R14, R3, c[0x0][0x178], R20 ; /* 0x00005e00030e0a24 */ /* 0x000fe200078e0214 */ /*0210*/ MOV R24, RZ ; /* 0x000000ff00187202 */ /* 0x000fe20000000f00 */ /*0220*/ @P3 IMAD.WIDE R4, R4, R15, c[0x0][0x168] ; /* 0x00005a0004043625 */ /* 0x000fc800078e020f */ /*0230*/ @P0 IMAD.WIDE R14, R14, R17, c[0x0][0x168] ; /* 0x00005a000e0e0625 */ /* 0x000fe200078e0211 */ /*0240*/ @P3 LDG.E R26, [R4.64] ; /* 0x00000008041a3981 */ /* 0x000168000c1e1900 */ /*0250*/ @P0 LDG.E R24, [R14.64] ; /* 0x000000080e180981 */ /* 0x000162000c1e1900 */ /*0260*/ MOV R21, c[0x0][0x180] ; /* 0x0000600000157a02 */ /* 0x000fc80000000f00 */ /*0270*/ ISETP.GE.AND P1, PT, R21, 0x3, PT ; /* 0x000000031500780c */ /* 0x000fe20003f26270 */ /*0280*/ @P3 STS [R8.X4], R7 ; /* 0x0000000708003388 */ /* 0x0041e80000004800 */ /*0290*/ @P0 STS [R0.X4], R19 ; /* 0x0000001300000388 */ /* 0x0081e80000004800 */ /*02a0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*02b0*/ @!P1 EXIT ; /* 0x000000000000994d */ /* 0x000fea0003800000 */ /*02c0*/ UMOV UR6, 0x1 ; /* 0x0000000100067882 */ /* 0x001fe20000000000 */ /*02d0*/ IADD3 R6, R23, -0x1, RZ ; /* 0xffffffff17067810 */ /* 0x000fe20007ffe0ff */ /*02e0*/ ULDC.64 UR4, c[0x0][0x178] ; /* 0x00005e0000047ab9 */ /* 0x000fe20000000a00 */ /*02f0*/ ISETP.GT.AND P1, PT, R3, RZ, PT ; /* 0x000000ff0300720c */ /* 0x000fe20003f24270 */ /*0300*/ UIADD3 UR4, -UR6, UR4, URZ ; /* 0x0000000406047290 */ /* 0x000fe2000fffe13f */ /*0310*/ ISETP.NE.AND P4, PT, R11, R6, PT ; /* 0x000000060b00720c */ /* 0x000fe20003f85270 */ /*0320*/ UIADD3 UR5, -UR6, UR5, URZ ; /* 0x0000000506057290 */ /* 0x000fe2000fffe13f */ /*0330*/ SHF.L.U32 R11, R8, 0x2, RZ ; /* 0x00000002080b7819 */ /* 0x000fc400000006ff */ /*0340*/ IADD3 R4, R10, c[0x0][0x17c], RZ ; /* 0x00005f000a047a10 */ /* 0x000fe40007ffe0ff */ /*0350*/ ISETP.LT.AND P2, PT, R20, UR4, P1 ; /* 0x0000000414007c0c */ /* 0x000fe40008f41270 */ /*0360*/ ISETP.GT.AND P1, PT, R16, RZ, P1 ; /* 0x000000ff1000720c */ /* 0x000fe20000f24270 */ /*0370*/ IMAD R4, R13, c[0x0][0x4], R4 ; /* 0x000001000d047a24 */ /* 0x000fe200078e0204 */ /*0380*/ SHF.L.U32 R5, R0, 0x2, RZ ; /* 0x0000000200057819 */ /* 0x000fe400000006ff */ /*0390*/ MOV R6, c[0x0][0x17c] ; /* 0x00005f0000067a02 */ /* 0x000fe20000000f00 */ /*03a0*/ IMAD R18, R4, c[0x0][0x178], R9 ; /* 0x00005e0004127a24 */ /* 0x000fe200078e0209 */ /*03b0*/ LEA R11, R12, R11, 0x3 ; /* 0x0000000b0c0b7211 */ /* 0x000fe200078e18ff */ /*03c0*/ IMAD R14, R4, c[0x0][0x178], R16 ; /* 0x00005e00040e7a24 */ /* 0x000fe200078e0210 */ /*03d0*/ ISETP.LT.AND P5, PT, R16, UR4, P1 ; /* 0x0000000410007c0c */ /* 0x000fe20008fa1270 */ /*03e0*/ ULDC UR4, c[0x0][0x4] ; /* 0x0000010000047ab9 */ /* 0x000fe20000000800 */ /*03f0*/ LEA R12, R12, R5, 0x3 ; /* 0x000000050c0c7211 */ /* 0x000fe200078e18ff */ /*0400*/ UIADD3 UR4, -UR6, UR4, URZ ; /* 0x0000000406047290 */ /* 0x000fe2000fffe13f */ /*0410*/ LEA R5, R6, R3, 0x1 ; /* 0x0000000306057211 */ /* 0x000fc400078e08ff */ /*0420*/ ISETP.LT.AND P1, PT, R3.reuse, UR5, P2 ; /* 0x0000000503007c0c */ /* 0x040fe40009721270 */ /*0430*/ ISETP.LT.AND P2, PT, R3, UR5, P5 ; /* 0x0000000503007c0c */ /* 0x000fe2000af41270 */ /*0440*/ IMAD R13, R5.reuse, c[0x0][0x178], R16 ; /* 0x00005e00050d7a24 */ /* 0x040fe200078e0210 */ /*0450*/ LEA R3, R2, 0x1, 0x1 ; /* 0x0000000102037811 */ /* 0x000fe200078e08ff */ /*0460*/ IMAD R2, R5, c[0x0][0x178], R9.reuse ; /* 0x00005e0005027a24 */ /* 0x100fe200078e0209 */ /*0470*/ IADD3 R6, R4.reuse, 0x1, RZ ; /* 0x0000000104067810 */ /* 0x040fe20007ffe0ff */ /*0480*/ UMOV UR5, 0x1 ; /* 0x0000000100057882 */ /* 0x000fe20000000000 */ /*0490*/ IADD3 R5, R4, -0x1, RZ ; /* 0xffffffff04057810 */ /* 0x000fe20007ffe0ff */ /*04a0*/ IMAD R17, R3, c[0x0][0x0], R2 ; /* 0x0000000003117a24 */ /* 0x000fe200078e0202 */ /*04b0*/ IADD3 R22, -R23, R8, RZ ; /* 0x0000000817167210 */ /* 0x000fe20007ffe1ff */ /*04c0*/ IMAD R15, R6.reuse, c[0x0][0x178], R16.reuse ; /* 0x00005e00060f7a24 */ /* 0x140fe200078e0210 */ /*04d0*/ IADD3 R21, R21, -0x1, RZ ; /* 0xffffffff15157810 */ /* 0x000fe20007ffe0ff */ /*04e0*/ IMAD R6, R6, c[0x0][0x178], R9.reuse ; /* 0x00005e0006067a24 */ /* 0x100fe200078e0209 */ /*04f0*/ IADD3 R23, -R23, R0, RZ ; /* 0x0000000017177210 */ /* 0x000fe20007ffe1ff */ /*0500*/ IMAD R20, R5.reuse, c[0x0][0x178], R9 ; /* 0x00005e0005147a24 */ /* 0x040fe200078e0209 */ /*0510*/ MOV R25, RZ ; /* 0x000000ff00197202 */ /* 0x000fe20000000f00 */ /*0520*/ IMAD R16, R5, c[0x0][0x178], R16 ; /* 0x00005e0005107a24 */ /* 0x000fe200078e0210 */ /*0530*/ MOV R27, RZ ; /* 0x000000ff001b7202 */ /* 0x000fe20000000f00 */ /*0540*/ IMAD R18, R3, c[0x0][0x0], R18 ; /* 0x0000000003127a24 */ /* 0x000fc400078e0212 */ /*0550*/ IMAD R19, R3.reuse, c[0x0][0x0], R6 ; /* 0x0000000003137a24 */ /* 0x040fe400078e0206 */ /*0560*/ IMAD R20, R3, c[0x0][0x0], R20 ; /* 0x0000000003147a24 */ /* 0x000fe400078e0214 */ /*0570*/ @P3 MOV R2, 0x4 ; /* 0x0000000400023802 */ /* 0x000fca0000000f00 */ /*0580*/ @P3 IMAD.WIDE R2, R13, R2, c[0x0][0x168] ; /* 0x00005a000d023625 */ /* 0x000fca00078e0202 */ /*0590*/ @P3 LDG.E R27, [R2.64] ; /* 0x00000008021b3981 */ /* 0x020162000c1e1900 */ /*05a0*/ BSSY B0, 0x760 ; /* 0x000001b000007945 */ /* 0x000fe20003800000 */ /*05b0*/ @!P2 BRA 0x750 ; /* 0x000001900000a947 */ /* 0x006fea0003800000 */ /*05c0*/ ISETP.NE.AND P6, PT, R10.reuse, UR4, PT ; /* 0x000000040a007c0c */ /* 0x040fe2000bfc5270 */ /*05d0*/ LDS R32, [R8.X4+0x4] ; /* 0x0000040008207984 */ /* 0x000fe20000004800 */ /*05e0*/ MOV R29, 0x4 ; /* 0x00000004001d7802 */ /* 0x000fe40000000f00 */ /*05f0*/ ISETP.NE.AND P5, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fe20003fa5270 */ /*0600*/ LDS R33, [R8.X4] ; /* 0x0000000008217984 */ /* 0x000e700000004800 */ /*0610*/ @P6 LDS R28, [R11] ; /* 0x000000000b1c6984 */ /* 0x000ea20000000800 */ /*0620*/ @!P6 IMAD.WIDE R2, R15, R29, c[0x0][0x168] ; /* 0x00005a000f02e625 */ /* 0x001fc600078e021d */ /*0630*/ @P5 LDS R30, [R22.X4] ; /* 0x00000000161e5984 */ /* 0x000e280000004800 */ /*0640*/ @!P6 LDG.E R28, [R2.64] ; /* 0x00000008021ce981 */ /* 0x0006a2000c1e1900 */ /*0650*/ ISETP.NE.AND P6, PT, R9, RZ, PT ; /* 0x000000ff0900720c */ /* 0x000fe20003fc5270 */ /*0660*/ @!P5 IMAD.WIDE R4, R16, R29, c[0x0][0x168] ; /* 0x00005a001004d625 */ /* 0x000fca00078e021d */ /*0670*/ @!P5 LDG.E R30, [R4.64] ; /* 0x00000008041ed981 */ /* 0x000e2e000c1e1900 */ /*0680*/ @P6 LDS R31, [R8.X4+-0x4] ; /* 0xfffffc00081f6984 */ /* 0x000f220000004800 */ /*0690*/ @!P6 IADD3 R6, R14, -0x1, RZ ; /* 0xffffffff0e06e810 */ /* 0x000fca0007ffe0ff */ /*06a0*/ @!P6 IMAD.WIDE R6, R6, R29, c[0x0][0x168] ; /* 0x00005a000606e625 */ /* 0x000fca00078e021d */ /*06b0*/ @!P6 LDG.E R31, [R6.64] ; /* 0x00000008061fe981 */ /* 0x000f22000c1e1900 */ /*06c0*/ FADD R3, R27, R26 ; /* 0x0000001a1b037221 */ /* 0x028fe20000000000 */ /*06d0*/ FMUL R26, R33, c[0x0][0x160] ; /* 0x00005800211a7a20 */ /* 0x002fc60000400000 */ /*06e0*/ FADD R3, R3, R28 ; /* 0x0000001c03037221 */ /* 0x004fc80000000000 */ /*06f0*/ FADD R3, R3, R30 ; /* 0x0000001e03037221 */ /* 0x001fc80000000000 */ /*0700*/ FADD R32, R3, R32 ; /* 0x0000002003207221 */ /* 0x000fe20000000000 */ /*0710*/ IMAD.WIDE R2, R14, R29, c[0x0][0x170] ; /* 0x00005c000e027625 */ /* 0x000fc600078e021d */ /*0720*/ FADD R31, R32, R31 ; /* 0x0000001f201f7221 */ /* 0x010fc80000000000 */ /*0730*/ FFMA R31, R31, c[0x0][0x164], -R26 ; /* 0x000059001f1f7a23 */ /* 0x000fca000000081a */ /*0740*/ STG.E [R2.64], R31 ; /* 0x0000001f02007986 */ /* 0x0001e4000c101908 */ /*0750*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0760*/ BSSY B0, 0x7c0 ; /* 0x0000005000007945 */ /* 0x000fe20003800000 */ /*0770*/ @!P0 BRA 0x7b0 ; /* 0x0000003000008947 */ /* 0x000fea0003800000 */ /*0780*/ MOV R2, 0x4 ; /* 0x0000000400027802 */ /* 0x001fca0000000f00 */ /*0790*/ IMAD.WIDE R2, R17, R2, c[0x0][0x168] ; /* 0x00005a0011027625 */ /* 0x000fca00078e0202 */ /*07a0*/ LDG.E R25, [R2.64] ; /* 0x0000000802197981 */ /* 0x000164000c1e1900 */ /*07b0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*07c0*/ BSSY B0, 0x970 ; /* 0x000001a000007945 */ /* 0x000fe20003800000 */ /*07d0*/ @!P1 BRA 0x960 ; /* 0x0000018000009947 */ /* 0x000fea0003800000 */ /*07e0*/ ISETP.NE.AND P5, PT, R10.reuse, UR4, PT ; /* 0x000000040a007c0c */ /* 0x040fe2000bfa5270 */ /*07f0*/ @P4 LDS R30, [R0.X4+0x4] ; /* 0x00000400001e4984 */ /* 0x000fe20000004800 */ /*0800*/ ISETP.NE.AND P6, PT, R10, RZ, PT ; /* 0x000000ff0a00720c */ /* 0x000fe40003fc5270 */ /*0810*/ MOV R29, 0x4 ; /* 0x00000004001d7802 */ /* 0x000fe20000000f00 */ /*0820*/ LDS R32, [R0.X4] ; /* 0x0000000000207984 */ /* 0x000fe20000004800 */ /*0830*/ @!P4 IADD3 R6, R18, 0x1, RZ ; /* 0x000000011206c810 */ /* 0x000fc60007ffe0ff */ /*0840*/ LDS R33, [R0.X4+-0x4] ; /* 0xfffffc0000217984 */ /* 0x000fe80000004800 */ /*0850*/ @P5 LDS R26, [R12] ; /* 0x000000000c1a5984 */ /* 0x000e620000000800 */ /*0860*/ @!P5 IMAD.WIDE R4, R19, R29, c[0x0][0x168] ; /* 0x00005a001304d625 */ /* 0x000fc600078e021d */ /*0870*/ @P6 LDS R28, [R23.X4] ; /* 0x00000000171c6984 */ /* 0x000ea20000004800 */ /*0880*/ @!P6 IMAD.WIDE R2, R20, R29, c[0x0][0x168] ; /* 0x00005a001402e625 */ /* 0x001fc800078e021d */ /*0890*/ @!P4 IMAD.WIDE R6, R6, R29, c[0x0][0x168] ; /* 0x00005a000606c625 */ /* 0x000fca00078e021d */ /*08a0*/ @!P4 LDG.E R30, [R6.64] ; /* 0x00000008061ec981 */ /* 0x000ee8000c1e1900 */ /*08b0*/ @!P5 LDG.E R26, [R4.64] ; /* 0x00000008041ad981 */ /* 0x000068000c1e1900 */ /*08c0*/ @!P6 LDG.E R28, [R2.64] ; /* 0x00000008021ce981 */ /* 0x000ea2000c1e1900 */ /*08d0*/ FADD R31, R25, R24 ; /* 0x00000018191f7221 */ /* 0x020fe20000000000 */ /*08e0*/ IMAD.WIDE R4, R18, R29, c[0x0][0x170] ; /* 0x00005c0012047625 */ /* 0x001fc600078e021d */ /*08f0*/ FADD R31, R31, R26 ; /* 0x0000001a1f1f7221 */ /* 0x002fc80000000000 */ /*0900*/ FADD R31, R31, R28 ; /* 0x0000001c1f1f7221 */ /* 0x004fc80000000000 */ /*0910*/ FADD R30, R31, R30 ; /* 0x0000001e1f1e7221 */ /* 0x008fe20000000000 */ /*0920*/ FMUL R31, R32, c[0x0][0x160] ; /* 0x00005800201f7a20 */ /* 0x000fc60000400000 */ /*0930*/ FADD R30, R30, R33 ; /* 0x000000211e1e7221 */ /* 0x000fc80000000000 */ /*0940*/ FFMA R31, R30, c[0x0][0x164], -R31 ; /* 0x000059001e1f7a23 */ /* 0x000fca000000081f */ /*0950*/ STG.E [R4.64], R31 ; /* 0x0000001f04007986 */ /* 0x0001e4000c101908 */ /*0960*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0970*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0980*/ UIADD3 UR5, UR5, 0x1, URZ ; /* 0x0000000105057890 */ /* 0x000fe2000fffe03f */ /*0990*/ MOV R2, c[0x0][0x17c] ; /* 0x00005f0000027a02 */ /* 0x001fca0000000f00 */ /*09a0*/ ISETP.LE.AND P5, PT, R21, UR5, PT ; /* 0x0000000515007c0c */ /* 0x000fe2000bfa3270 */ /*09b0*/ IMAD R18, R2.reuse, c[0x0][0x178], R18 ; /* 0x00005e0002127a24 */ /* 0x040fe400078e0212 */ /*09c0*/ IMAD R14, R2.reuse, c[0x0][0x178], R14 ; /* 0x00005e00020e7a24 */ /* 0x040fe400078e020e */ /*09d0*/ IMAD R13, R2.reuse, c[0x0][0x178], R13 ; /* 0x00005e00020d7a24 */ /* 0x040fe400078e020d */ /*09e0*/ IMAD R17, R2.reuse, c[0x0][0x178], R17 ; /* 0x00005e0002117a24 */ /* 0x040fe400078e0211 */ /*09f0*/ IMAD R15, R2.reuse, c[0x0][0x178], R15 ; /* 0x00005e00020f7a24 */ /* 0x040fe400078e020f */ /*0a00*/ IMAD R16, R2, c[0x0][0x178], R16 ; /* 0x00005e0002107a24 */ /* 0x000fc400078e0210 */ /*0a10*/ IMAD R19, R2.reuse, c[0x0][0x178], R19 ; /* 0x00005e0002137a24 */ /* 0x040fe400078e0213 */ /*0a20*/ IMAD R20, R2, c[0x0][0x178], R20 ; /* 0x00005e0002147a24 */ /* 0x000fe200078e0214 */ /*0a30*/ LDS R26, [R8.X4] ; /* 0x00000000081a7984 */ /* 0x0000680000004800 */ /*0a40*/ STS [R8.X4], R27 ; /* 0x0000001b08007388 */ /* 0x0201e80000004800 */ /*0a50*/ LDS R24, [R0.X4] ; /* 0x0000000000187984 */ /* 0x0000a80000004800 */ /*0a60*/ STS [R0.X4], R25 ; /* 0x0000001900007388 */ /* 0x0001e80000004800 */ /*0a70*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0a80*/ @!P5 BRA 0x570 ; /* 0xfffffae00000d947 */ /* 0x001fea000383ffff */ /*0a90*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0aa0*/ BRA 0xaa0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0ab0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ac0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ad0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0ae0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0af0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b00*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b10*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b20*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b30*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b40*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b50*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b60*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0b70*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #define Index3D(_nx,_ny,_i,_j,_k) ((_i)+_nx*((_j)+_ny*(_k))) __global__ void block2D_hybrid_coarsen_x(float c0,float c1,float *A0,float *Anext, int nx, int ny, int nz) { const int i = blockIdx.x*blockDim.x*2+threadIdx.x; const int i2= blockIdx.x*blockDim.x*2+threadIdx.x+blockDim.x; const int j = blockIdx.y*blockDim.y+threadIdx.y; const int sh_id=threadIdx.x + threadIdx.y*blockDim.x*2; const int sh_id2=threadIdx.x +blockDim.x+ threadIdx.y*blockDim.x*2; extern __shared__ float sh_A0[]; sh_A0[sh_id]=0.0f; sh_A0[sh_id2]=0.0f; __syncthreads(); const bool w_region = i>0 && j>0 &&(i<(nx-1)) &&(j<(ny-1)) ; const bool w_region2 = j>0 &&(i2<nx-1) &&(j<ny-1) ; const bool x_l_bound = (threadIdx.x==0); const bool x_h_bound = ((threadIdx.x+blockDim.x)==(blockDim.x*2-1)); const bool y_l_bound = (threadIdx.y==0); const bool y_h_bound = (threadIdx.y==(blockDim.y-1)); float bottom=0.0f,bottom2=0.0f,top=0.0f,top2=0.0f; if((i<nx) &&(j<ny)) { bottom=A0[Index3D (nx, ny, i, j, 0)]; sh_A0[sh_id]=A0[Index3D (nx, ny, i, j, 1)]; } if((i2<nx) &&(j<ny)) { bottom2=A0[Index3D (nx, ny, i2, j, 0)]; sh_A0[sh_id2]=A0[Index3D (nx, ny, i2, j, 1)]; } __syncthreads(); for(int k=1;k<nz-1;k++) { float a_left_right,a_up,a_down; if((i<nx) &&(j<ny)) top=A0[Index3D (nx, ny, i, j, k+1)]; if(w_region) { a_up =y_h_bound?A0[Index3D (nx, ny, i, j+1, k )]:sh_A0[sh_id+2*blockDim.x]; a_down =y_l_bound?A0[Index3D (nx, ny, i, j-1, k )]:sh_A0[sh_id-2*blockDim.x]; a_left_right=x_l_bound?A0[Index3D (nx, ny, i-1, j, k )]:sh_A0[sh_id-1]; Anext[Index3D (nx, ny, i, j, k)] = (top + bottom + a_up + a_down + sh_A0[sh_id+1] +a_left_right)*c1 - sh_A0[sh_id]*c0; } if((i2<nx) &&(j<ny)) top2=A0[Index3D (nx, ny, i2, j, k+1)]; if(w_region2) { a_up =y_h_bound?A0[Index3D (nx, ny, i2, j+1, k )]:sh_A0[sh_id2+2*blockDim.x]; a_down =y_l_bound?A0[Index3D (nx, ny, i2, j-1, k )]:sh_A0[sh_id2-2*blockDim.x]; a_left_right=x_h_bound?A0[Index3D (nx, ny, i2+1, j, k )]:sh_A0[sh_id2+1]; Anext[Index3D (nx, ny, i2, j, k)] = (top2 + bottom2 + a_up + a_down + a_left_right +sh_A0[sh_id2-1])*c1 - sh_A0[sh_id2]*c0; } __syncthreads(); bottom=sh_A0[sh_id]; sh_A0[sh_id]=top; bottom2=sh_A0[sh_id2]; sh_A0[sh_id2]=top2; __syncthreads(); } }
.text .file "kernels.hip" .globl _Z39__device_stub__block2D_hybrid_coarsen_xffPfS_iii # -- Begin function _Z39__device_stub__block2D_hybrid_coarsen_xffPfS_iii .type _Z39__device_stub__block2D_hybrid_coarsen_xffPfS_iii,@function _Z39__device_stub__block2D_hybrid_coarsen_xffPfS_iii: # @_Z39__device_stub__block2D_hybrid_coarsen_xffPfS_iii .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $160, %rsp .cfi_def_cfa_offset 208 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 28(%rsp), %rax movss %xmm0, (%rax) leaq 24(%rsp), %r9 movss %xmm1, (%r9) leaq 56(%rsp), %r10 movq %rdi, (%r10) leaq 48(%rsp), %rdi movq %rsi, (%rdi) leaq 20(%rsp), %rsi movl %edx, (%rsi) leaq 16(%rsp), %rdx movl %ecx, (%rdx) leaq 12(%rsp), %rcx movl %r8d, (%rcx) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %r9, 8(%rbx) movq %r10, 16(%rbx) movq %rdi, 24(%rbx) movq %rsi, 32(%rbx) movq %rdx, 40(%rbx) movq %rcx, 48(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 40(%rsp), %r12 leaq 32(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z24block2D_hybrid_coarsen_xffPfS_iii, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $176, %rsp .cfi_adjust_cfa_offset -176 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z39__device_stub__block2D_hybrid_coarsen_xffPfS_iii, .Lfunc_end0-_Z39__device_stub__block2D_hybrid_coarsen_xffPfS_iii .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z24block2D_hybrid_coarsen_xffPfS_iii, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type _Z24block2D_hybrid_coarsen_xffPfS_iii,@object # @_Z24block2D_hybrid_coarsen_xffPfS_iii .section .rodata,"a",@progbits .globl _Z24block2D_hybrid_coarsen_xffPfS_iii .p2align 3, 0x0 _Z24block2D_hybrid_coarsen_xffPfS_iii: .quad _Z39__device_stub__block2D_hybrid_coarsen_xffPfS_iii .size _Z24block2D_hybrid_coarsen_xffPfS_iii, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z24block2D_hybrid_coarsen_xffPfS_iii" .size .L__unnamed_1, 38 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z39__device_stub__block2D_hybrid_coarsen_xffPfS_iii .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z24block2D_hybrid_coarsen_xffPfS_iii .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z24block2D_hybrid_coarsen_xffPfS_iii ; -- Begin function _Z24block2D_hybrid_coarsen_xffPfS_iii .globl _Z24block2D_hybrid_coarsen_xffPfS_iii .p2align 8 .type _Z24block2D_hybrid_coarsen_xffPfS_iii,@function _Z24block2D_hybrid_coarsen_xffPfS_iii: ; @_Z24block2D_hybrid_coarsen_xffPfS_iii ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x34 s_load_b256 s[16:23], s[0:1], 0x8 v_bfe_u32 v20, v0, 10, 10 v_dual_mov_b32 v15, 0 :: v_dual_and_b32 v10, 0x3ff, v0 s_waitcnt lgkmcnt(0) s_lshl_b32 s23, s14, 1 v_mov_b32_e32 v14, 0 v_lshlrev_b32_e32 v4, 1, v20 s_and_b32 s24, s2, 0xffff s_lshr_b32 s12, s2, 16 v_mad_u64_u32 v[0:1], null, s23, s24, v[10:11] v_add_nc_u32_e32 v2, s24, v10 s_mul_i32 s15, s15, s12 v_mad_u32_u24 v3, v4, s24, v10 v_add_nc_u32_e32 v11, s15, v20 s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_4) v_mad_u32_u24 v4, v4, s24, v2 v_cmp_gt_i32_e64 s2, s20, v0 v_lshl_add_u32 v12, v3, 2, 0 s_delay_alu instid0(VALU_DEP_4) v_cmp_gt_i32_e32 vcc_lo, s21, v11 v_add_nc_u32_e32 v5, s21, v11 v_lshl_add_u32 v13, v4, 2, 0 ds_store_b32 v12, v14 s_and_b32 s8, s2, vcc_lo ds_store_b32 v13, v14 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_and_saveexec_b32 s3, s8 s_cbranch_execz .LBB0_2 ; %bb.1: v_mad_u64_u32 v[6:7], null, v5, s20, v[0:1] v_mad_u64_u32 v[8:9], null, v11, s20, v[0:1] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_ashrrev_i32_e32 v7, 31, v6 v_ashrrev_i32_e32 v9, 31, v8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b64 v[6:7], 2, v[6:7] v_lshlrev_b64 v[8:9], 2, v[8:9] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v6, s2, s16, v6 v_add_co_ci_u32_e64 v7, s2, s17, v7, s2 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v8, s2, s16, v8 v_add_co_ci_u32_e64 v9, s2, s17, v9, s2 s_clause 0x1 global_load_b32 v1, v[6:7], off global_load_b32 v15, v[8:9], off s_waitcnt vmcnt(1) ds_store_b32 v12, v1 .LBB0_2: s_or_b32 exec_lo, exec_lo, s3 v_add_nc_u32_e32 v1, s24, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_gt_i32_e64 s2, s20, v1 s_and_b32 s9, s2, vcc_lo s_delay_alu instid0(SALU_CYCLE_1) s_and_saveexec_b32 s2, s9 s_cbranch_execz .LBB0_4 ; %bb.3: v_mad_u64_u32 v[6:7], null, v5, s20, v[1:2] v_mad_u64_u32 v[8:9], null, v11, s20, v[1:2] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_ashrrev_i32_e32 v7, 31, v6 v_ashrrev_i32_e32 v9, 31, v8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_lshlrev_b64 v[5:6], 2, v[6:7] v_lshlrev_b64 v[7:8], 2, v[8:9] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v5, vcc_lo, s16, v5 v_add_co_ci_u32_e32 v6, vcc_lo, s17, v6, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v7, vcc_lo, s16, v7 v_add_co_ci_u32_e32 v8, vcc_lo, s17, v8, vcc_lo s_clause 0x1 global_load_b32 v5, v[5:6], off global_load_b32 v14, v[7:8], off s_waitcnt vmcnt(1) ds_store_b32 v13, v5 .LBB0_4: s_or_b32 exec_lo, exec_lo, s2 s_cmp_lt_i32 s22, 3 s_waitcnt vmcnt(0) lgkmcnt(0) s_barrier buffer_gl0_inv s_cbranch_scc1 .LBB0_23 ; %bb.5: ; %.lr.ph s_add_i32 s5, s20, -1 s_add_i32 s4, s21, -1 v_cmp_gt_i32_e64 s3, s5, v0 v_cmp_gt_i32_e64 s4, s4, v11 v_cmp_gt_i32_e64 s5, s5, v1 s_load_b64 s[6:7], s[0:1], 0x0 v_cmp_lt_i32_e32 vcc_lo, 0, v0 v_cmp_lt_i32_e64 s2, 0, v11 s_lshl_b32 s14, s24, 3 s_and_b32 s1, s5, s4 s_lshl_b32 s5, s24, 1 v_dual_mov_b32 v32, 0 :: v_dual_add_nc_u32 v5, s14, v12 v_subrev_nc_u32_e32 v3, s5, v3 s_and_b32 s10, vcc_lo, s2 v_add_nc_u32_e32 v7, -4, v12 s_and_b32 s0, s10, s3 v_cmp_ne_u32_e64 s3, -1, v5 v_lshl_add_u32 v6, v3, 2, 0 s_and_b32 s10, s0, s4 v_subrev_nc_u32_e32 v8, s5, v4 s_add_i32 s12, s12, -1 v_add3_u32 v22, s15, s21, v20 v_cmp_ne_u32_e64 s4, -1, v6 s_and_b32 s11, s1, s2 s_add_i32 s0, s5, -1 v_cmp_eq_u32_e64 s2, s12, v20 s_mov_b64 s[12:13], src_shared_base v_cndmask_b32_e64 v4, 0, v6, s4 v_dual_mov_b32 v33, 0 :: v_dual_add_nc_u32 v6, s14, v13 v_add_nc_u32_e32 v18, 4, v13 v_cmp_eq_u32_e64 s0, s0, v2 v_cndmask_b32_e64 v2, 0, v5, s3 v_cndmask_b32_e64 v3, 0, s13, s3 v_cmp_ne_u32_e64 s3, -1, v7 v_lshl_add_u32 v8, v8, 2, 0 v_cndmask_b32_e64 v5, 0, s13, s4 v_cmp_ne_u32_e64 s4, -1, v6 v_add_nc_u32_e32 v23, -1, v22 v_mul_lo_u32 v22, s20, v22 v_lshl_add_u32 v11, s21, 1, v11 v_cmp_ne_u32_e64 s5, -1, v18 v_cndmask_b32_e64 v16, 0, v7, s3 v_cndmask_b32_e64 v17, 0, s13, s3 v_cmp_ne_u32_e64 s3, -1, v8 v_cndmask_b32_e64 v6, 0, v6, s4 v_cndmask_b32_e64 v7, 0, s13, s4 s_add_i32 s4, s22, -2 v_mul_lo_u32 v29, s20, v23 v_mul_lo_u32 v11, s20, v11 v_cndmask_b32_e64 v18, 0, v18, s5 v_cndmask_b32_e64 v19, 0, s13, s5 s_add_u32 s5, s16, -4 s_addc_u32 s12, s17, -1 v_cndmask_b32_e64 v9, 0, s13, s3 s_add_u32 s13, s16, 4 v_add_nc_u32_e32 v30, s20, v22 v_cndmask_b32_e64 v8, 0, v8, s3 s_addc_u32 s14, s17, 0 s_add_i32 s3, s23, 1 v_cmp_eq_u32_e32 vcc_lo, 0, v10 s_mul_i32 s3, s3, s24 v_cmp_eq_u32_e64 s1, 0, v20 v_add_nc_u32_e32 v20, -4, v13 v_ashrrev_i32_e32 v21, 31, v0 v_ashrrev_i32_e32 v23, 31, v1 v_add3_u32 v24, v10, v22, s3 v_add3_u32 v25, v10, v29, s3 v_add3_u32 v26, v10, v30, s3 v_add3_u32 v27, v10, v11, s3 v_add_nc_u32_e32 v28, v0, v22 v_add_nc_u32_e32 v29, v0, v29 v_add_nc_u32_e32 v30, v0, v30 v_add_nc_u32_e32 v31, v0, v11 s_mov_b32 s15, 0 s_mul_i32 s20, s21, s20 .LBB0_6: ; =>This Inner Loop Header: Depth=1 s_and_saveexec_b32 s21, s8 s_cbranch_execz .LBB0_8 ; %bb.7: ; in Loop: Header=BB0_6 Depth=1 v_add_nc_u32_e32 v10, s15, v31 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v11, 31, v10 v_lshlrev_b64 v[10:11], 2, v[10:11] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v10, s3, s16, v10 v_add_co_ci_u32_e64 v11, s3, s17, v11, s3 global_load_b32 v33, v[10:11], off .LBB0_8: ; in Loop: Header=BB0_6 Depth=1 s_or_b32 exec_lo, exec_lo, s21 s_and_saveexec_b32 s21, s10 s_cbranch_execz .LBB0_14 ; %bb.9: ; in Loop: Header=BB0_6 Depth=1 v_dual_mov_b32 v11, v3 :: v_dual_mov_b32 v10, v2 s_and_saveexec_b32 s22, s2 ; %bb.10: ; in Loop: Header=BB0_6 Depth=1 v_add_nc_u32_e32 v10, s15, v30 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v11, 31, v10 v_lshlrev_b64 v[10:11], 2, v[10:11] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v10, s3, s16, v10 v_add_co_ci_u32_e64 v11, s3, s17, v11, s3 ; %bb.11: ; in Loop: Header=BB0_6 Depth=1 s_or_b32 exec_lo, exec_lo, s22 flat_load_b32 v34, v[10:11] v_dual_mov_b32 v11, v5 :: v_dual_mov_b32 v10, v4 s_and_saveexec_b32 s22, s1 ; %bb.12: ; in Loop: Header=BB0_6 Depth=1 v_add_nc_u32_e32 v10, s15, v29 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v11, 31, v10 v_lshlrev_b64 v[10:11], 2, v[10:11] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v10, s3, s16, v10 v_add_co_ci_u32_e64 v11, s3, s17, v11, s3 ; %bb.13: ; %._crit_edge209 ; in Loop: Header=BB0_6 Depth=1 s_or_b32 exec_lo, exec_lo, s22 v_add_nc_u32_e32 v35, s15, v22 flat_load_b32 v37, v[10:11] s_waitcnt vmcnt(2) v_add_f32_e32 v15, v15, v33 v_ashrrev_i32_e32 v36, 31, v35 v_add_co_u32 v35, s3, v0, v35 s_waitcnt vmcnt(1) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3) v_dual_add_f32 v15, v15, v34 :: v_dual_add_nc_u32 v34, s15, v28 v_add_co_ci_u32_e64 v36, s3, v21, v36, s3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[35:36], 2, v[35:36] v_add_co_u32 v35, s3, s5, v35 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_ci_u32_e64 v36, s3, s12, v36, s3 v_cndmask_b32_e32 v10, v16, v35, vcc_lo v_ashrrev_i32_e32 v35, 31, v34 s_delay_alu instid0(VALU_DEP_3) v_cndmask_b32_e32 v11, v17, v36, vcc_lo flat_load_b32 v36, v[10:11] ds_load_2addr_b32 v[10:11], v12 offset1:1 s_waitcnt vmcnt(1) v_add_f32_e32 v15, v15, v37 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v11, v15, v11 s_waitcnt vmcnt(0) v_dual_mul_f32 v15, s6, v10 :: v_dual_add_f32 v36, v36, v11 v_lshlrev_b64 v[10:11], 2, v[34:35] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f32 v15, v36, s7, -v15 v_add_co_u32 v10, s3, s18, v10 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v11, s3, s19, v11, s3 global_store_b32 v[10:11], v15, off .LBB0_14: ; %Flow246 ; in Loop: Header=BB0_6 Depth=1 s_or_b32 exec_lo, exec_lo, s21 s_and_saveexec_b32 s21, s9 s_cbranch_execz .LBB0_16 ; %bb.15: ; in Loop: Header=BB0_6 Depth=1 v_add_nc_u32_e32 v10, s15, v27 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v11, 31, v10 v_lshlrev_b64 v[10:11], 2, v[10:11] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v10, s3, s16, v10 v_add_co_ci_u32_e64 v11, s3, s17, v11, s3 global_load_b32 v32, v[10:11], off .LBB0_16: ; in Loop: Header=BB0_6 Depth=1 s_or_b32 exec_lo, exec_lo, s21 s_and_saveexec_b32 s21, s11 s_cbranch_execz .LBB0_22 ; %bb.17: ; in Loop: Header=BB0_6 Depth=1 v_dual_mov_b32 v11, v7 :: v_dual_mov_b32 v10, v6 s_and_saveexec_b32 s22, s2 ; %bb.18: ; in Loop: Header=BB0_6 Depth=1 v_add_nc_u32_e32 v10, s15, v26 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v11, 31, v10 v_lshlrev_b64 v[10:11], 2, v[10:11] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v10, s3, s16, v10 v_add_co_ci_u32_e64 v11, s3, s17, v11, s3 ; %bb.19: ; in Loop: Header=BB0_6 Depth=1 s_or_b32 exec_lo, exec_lo, s22 flat_load_b32 v15, v[10:11] v_dual_mov_b32 v11, v9 :: v_dual_mov_b32 v10, v8 s_and_saveexec_b32 s22, s1 ; %bb.20: ; in Loop: Header=BB0_6 Depth=1 v_add_nc_u32_e32 v10, s15, v25 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v11, 31, v10 v_lshlrev_b64 v[10:11], 2, v[10:11] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_u32 v10, s3, s16, v10 v_add_co_ci_u32_e64 v11, s3, s17, v11, s3 ; %bb.21: ; %._crit_edge208 ; in Loop: Header=BB0_6 Depth=1 s_or_b32 exec_lo, exec_lo, s22 flat_load_b32 v36, v[10:11] s_waitcnt vmcnt(2) v_add_f32_e32 v14, v14, v32 s_waitcnt vmcnt(1) lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_add_f32_e32 v14, v14, v15 s_waitcnt vmcnt(0) v_dual_add_f32 v15, v14, v36 :: v_dual_add_nc_u32 v34, s15, v22 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_3) v_ashrrev_i32_e32 v35, 31, v34 v_add_co_u32 v34, s3, v1, v34 v_add_nc_u32_e32 v14, s15, v24 v_add_co_ci_u32_e64 v35, s3, v23, v35, s3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_lshlrev_b64 v[34:35], 2, v[34:35] v_add_co_u32 v34, s3, s13, v34 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_ci_u32_e64 v35, s3, s14, v35, s3 v_cndmask_b32_e64 v10, v18, v34, s0 s_delay_alu instid0(VALU_DEP_2) v_cndmask_b32_e64 v11, v19, v35, s0 flat_load_b32 v34, v[10:11] ds_load_2addr_b32 v[10:11], v20 offset1:1 s_waitcnt vmcnt(0) lgkmcnt(0) v_dual_mul_f32 v35, s6, v11 :: v_dual_add_f32 v34, v15, v34 v_ashrrev_i32_e32 v15, 31, v14 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_f32_e32 v34, v34, v10 v_lshlrev_b64 v[10:11], 2, v[14:15] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_fma_f32 v14, v34, s7, -v35 v_add_co_u32 v10, s3, s18, v10 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e64 v11, s3, s19, v11, s3 global_store_b32 v[10:11], v14, off .LBB0_22: ; %Flow ; in Loop: Header=BB0_6 Depth=1 s_or_b32 exec_lo, exec_lo, s21 s_waitcnt vmcnt(0) lgkmcnt(0) s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv ds_load_b32 v15, v12 ds_store_b32 v12, v33 ds_load_b32 v14, v13 s_add_i32 s4, s4, -1 s_add_i32 s15, s15, s20 s_cmp_eq_u32 s4, 0 ds_store_b32 v13, v32 s_waitcnt lgkmcnt(0) s_barrier buffer_gl0_inv s_cbranch_scc0 .LBB0_6 .LBB0_23: ; %._crit_edge s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z24block2D_hybrid_coarsen_xffPfS_iii .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 296 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 38 .amdhsa_next_free_sgpr 25 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z24block2D_hybrid_coarsen_xffPfS_iii, .Lfunc_end0-_Z24block2D_hybrid_coarsen_xffPfS_iii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 1820 ; NumSgprs: 27 ; NumVgprs: 38 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 3 ; VGPRBlocks: 4 ; NumSGPRsForWavesPerEU: 27 ; NumVGPRsForWavesPerEU: 38 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 4 .value_kind: by_value - .offset: 4 .size: 4 .value_kind: by_value - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: by_value - .offset: 40 .size: 4 .value_kind: hidden_block_count_x - .offset: 44 .size: 4 .value_kind: hidden_block_count_y - .offset: 48 .size: 4 .value_kind: hidden_block_count_z - .offset: 52 .size: 2 .value_kind: hidden_group_size_x - .offset: 54 .size: 2 .value_kind: hidden_group_size_y - .offset: 56 .size: 2 .value_kind: hidden_group_size_z - .offset: 58 .size: 2 .value_kind: hidden_remainder_x - .offset: 60 .size: 2 .value_kind: hidden_remainder_y - .offset: 62 .size: 2 .value_kind: hidden_remainder_z - .offset: 80 .size: 8 .value_kind: hidden_global_offset_x - .offset: 88 .size: 8 .value_kind: hidden_global_offset_y - .offset: 96 .size: 8 .value_kind: hidden_global_offset_z - .offset: 104 .size: 2 .value_kind: hidden_grid_dims - .offset: 160 .size: 4 .value_kind: hidden_dynamic_lds_size .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 296 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z24block2D_hybrid_coarsen_xffPfS_iii .private_segment_fixed_size: 0 .sgpr_count: 27 .sgpr_spill_count: 0 .symbol: _Z24block2D_hybrid_coarsen_xffPfS_iii.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 38 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
8cf4cc72190382df966a83b84cd857193289d8fd
#include <stdio.h> __global__ void dummy() { int j = 0; for(int i = 0; i < 1000000; i++) j++; } int main() { cudaStream_t stream1, stream2; double *A, *B, *C, *D; cudaSetDevice(1); cudaMalloc((void **) &C, 100000000 * sizeof(double)); cudaMalloc((void **) &D, 10000000 * sizeof(double)); cudaSetDevice(0); cudaMalloc((void **) &A, 100000000 * sizeof(double)); cudaMalloc((void **) &B, 10000000 * sizeof(double)); cudaStreamCreate(&stream1); cudaStreamCreate(&stream2); cudaDeviceEnablePeerAccess(1, 0); dummy<<<1, 1>>>(); cudaSetDevice(0); cudaMemcpyPeerAsync(C, 1, A, 0, 100000000 * sizeof(double), stream1); cudaSetDevice(1); for(int i = 0; i < 10; i++) dummy<<<1, 1>>>(); cudaSetDevice(0); cudaMemcpyPeerAsync(D, 1, B, 0, 10000000 * sizeof(double)); for(int i = 0; i < 2; i++) { cudaSetDevice(i); cudaDeviceSynchronize(); } return 0; }
.file "tmpxft_0031f4d3_00000000-6_memcpyasynctest.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z23__device_stub__Z5dummyvv .type _Z23__device_stub__Z5dummyvv, @function _Z23__device_stub__Z5dummyvv: .LFB2052: .cfi_startproc endbr64 subq $88, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 72(%rsp) movabsq $4294967297, %rax leaq 8(%rsp), %rcx movq %rsp, %rdx leaq 28(%rsp), %rsi leaq 16(%rsp), %rdi movl $1, 24(%rsp) movl $1, 36(%rsp) movq %rax, 16(%rsp) movq %rax, 28(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 8(%rsp) .cfi_def_cfa_offset 104 leaq _Z5dummyv(%rip), %rdi pushq 8(%rsp) .cfi_def_cfa_offset 112 movq 44(%rsp), %rcx movl 52(%rsp), %r8d movq 32(%rsp), %rsi movl 40(%rsp), %edx leaq 80(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 104 popq %rdx .cfi_def_cfa_offset 96 .L2: movq 72(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $88, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z23__device_stub__Z5dummyvv, .-_Z23__device_stub__Z5dummyvv .globl _Z5dummyv .type _Z5dummyv, @function _Z5dummyv: .LFB2053: .cfi_startproc endbr64 jmp _Z23__device_stub__Z5dummyvv .cfi_endproc .LFE2053: .size _Z5dummyv, .-_Z5dummyv .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movl $1, %edi pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 subq $88, %rsp .cfi_def_cfa_offset 112 movq %fs:40, %rax movq %rax, 72(%rsp) xorl %eax, %eax call cudaSetDevice@PLT leaq 32(%rsp), %rdi movl $800000000, %esi call cudaMalloc@PLT movl $80000000, %esi leaq 40(%rsp), %rdi call cudaMalloc@PLT xorl %edi, %edi call cudaSetDevice@PLT leaq 16(%rsp), %rdi movl $800000000, %esi call cudaMalloc@PLT movl $80000000, %esi leaq 24(%rsp), %rdi call cudaMalloc@PLT movq %rsp, %rdi call cudaStreamCreate@PLT leaq 8(%rsp), %rdi call cudaStreamCreate@PLT xorl %esi, %esi movl $1, %edi call cudaDeviceEnablePeerAccess@PLT xorl %r9d, %r9d xorl %r8d, %r8d movl $1, %ecx movabsq $4294967297, %rdi movl $1, %esi movl $1, 68(%rsp) movq %rdi, %rdx movq %rdi, 60(%rsp) movq %rdi, 48(%rsp) movl $1, 56(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L9 call _Z23__device_stub__Z5dummyvv .L9: xorl %edi, %edi movl $10, %ebp movabsq $4294967297, %rbx call cudaSetDevice@PLT movq (%rsp), %r9 movq 16(%rsp), %rdx xorl %ecx, %ecx movq 32(%rsp), %rdi movl $800000000, %r8d movl $1, %esi call cudaMemcpyPeerAsync@PLT movl $1, %edi call cudaSetDevice@PLT .L11: xorl %r9d, %r9d xorl %r8d, %r8d movq %rbx, %rdx movl $1, %ecx movq %rbx, %rdi movl $1, %esi movq %rbx, 60(%rsp) movl $1, 68(%rsp) movq %rbx, 48(%rsp) movl $1, 56(%rsp) call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L10 call _Z23__device_stub__Z5dummyvv .L10: decl %ebp jne .L11 xorl %edi, %edi call cudaSetDevice@PLT movq 24(%rsp), %rdx xorl %r9d, %r9d xorl %ecx, %ecx movq 40(%rsp), %rdi movl $80000000, %r8d movl $1, %esi call cudaMemcpyPeerAsync@PLT xorl %edi, %edi call cudaSetDevice@PLT call cudaDeviceSynchronize@PLT movl $1, %edi call cudaSetDevice@PLT call cudaDeviceSynchronize@PLT movq 72(%rsp), %rax subq %fs:40, %rax je .L12 call __stack_chk_fail@PLT .L12: addq $88, %rsp .cfi_def_cfa_offset 24 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z5dummyv" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z5dummyv(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z5dummyv .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0020*/ BRA 0x20; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0030*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0040*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0050*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0060*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0070*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0080*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0090*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*00f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <stdio.h> __global__ void dummy() { int j = 0; for(int i = 0; i < 1000000; i++) j++; } int main() { hipStream_t stream1, stream2; double *A, *B, *C, *D; hipSetDevice(1); hipMalloc((void **) &C, 100000000 * sizeof(double)); hipMalloc((void **) &D, 10000000 * sizeof(double)); hipSetDevice(0); hipMalloc((void **) &A, 100000000 * sizeof(double)); hipMalloc((void **) &B, 10000000 * sizeof(double)); hipStreamCreate(&stream1); hipStreamCreate(&stream2); hipDeviceEnablePeerAccess(1, 0); dummy<<<1, 1>>>(); hipSetDevice(0); hipMemcpyPeerAsync(C, 1, A, 0, 100000000 * sizeof(double), stream1); hipSetDevice(1); for(int i = 0; i < 10; i++) dummy<<<1, 1>>>(); hipSetDevice(0); hipMemcpyPeerAsync(D, 1, B, 0, 10000000 * sizeof(double)); for(int i = 0; i < 2; i++) { hipSetDevice(i); hipDeviceSynchronize(); } return 0; }
.text .file "memcpyasynctest.hip" .globl _Z20__device_stub__dummyv # -- Begin function _Z20__device_stub__dummyv .type _Z20__device_stub__dummyv,@function _Z20__device_stub__dummyv: # @_Z20__device_stub__dummyv .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $56, %rsp .cfi_def_cfa_offset 96 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rbx leaq 24(%rsp), %r14 leaq 16(%rsp), %r15 leaq 8(%rsp), %r12 movq %rbx, %rdi movq %r14, %rsi movq %r15, %rdx movq %r12, %rcx callq __hipPopCallConfiguration movq (%rbx), %rsi movl 8(%rbx), %edx movq (%r14), %rcx movl 8(%r14), %r8d movq %rsp, %r9 movl $_Z5dummyv, %edi pushq (%r12) .cfi_adjust_cfa_offset 8 pushq (%r15) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $72, %rsp .cfi_adjust_cfa_offset -72 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z20__device_stub__dummyv, .Lfunc_end0-_Z20__device_stub__dummyv .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 subq $56, %rsp .cfi_def_cfa_offset 80 .cfi_offset %rbx, -24 .cfi_offset %rbp, -16 movabsq $4294967297, %rbx # imm = 0x100000001 movl $1, %edi callq hipSetDevice leaq 16(%rsp), %rdi movl $800000000, %esi # imm = 0x2FAF0800 callq hipMalloc leaq 8(%rsp), %rdi movl $80000000, %esi # imm = 0x4C4B400 callq hipMalloc xorl %edi, %edi callq hipSetDevice leaq 32(%rsp), %rdi movl $800000000, %esi # imm = 0x2FAF0800 callq hipMalloc leaq 24(%rsp), %rdi movl $80000000, %esi # imm = 0x4C4B400 callq hipMalloc leaq 40(%rsp), %rdi callq hipStreamCreate leaq 48(%rsp), %rdi callq hipStreamCreate movl $1, %edi xorl %esi, %esi callq hipDeviceEnablePeerAccess movq %rbx, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_2 # %bb.1: callq _Z20__device_stub__dummyv .LBB1_2: xorl %edi, %edi callq hipSetDevice movq 16(%rsp), %rdi movq 32(%rsp), %rdx movq 40(%rsp), %r9 movl $800000000, %r8d # imm = 0x2FAF0800 movl $1, %esi xorl %ecx, %ecx callq hipMemcpyPeerAsync movl $1, %edi callq hipSetDevice movl $10, %ebp .LBB1_3: # =>This Inner Loop Header: Depth=1 movq %rbx, %rdi movl $1, %esi movq %rbx, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_5 # %bb.4: # in Loop: Header=BB1_3 Depth=1 callq _Z20__device_stub__dummyv .LBB1_5: # in Loop: Header=BB1_3 Depth=1 decl %ebp jne .LBB1_3 # %bb.6: # %.critedge xorl %edi, %edi callq hipSetDevice movq 8(%rsp), %rdi movq 24(%rsp), %rdx movl $80000000, %r8d # imm = 0x4C4B400 movl $1, %esi xorl %ecx, %ecx xorl %r9d, %r9d callq hipMemcpyPeerAsync xorl %edi, %edi callq hipSetDevice callq hipDeviceSynchronize movl $1, %edi callq hipSetDevice callq hipDeviceSynchronize xorl %eax, %eax addq $56, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z5dummyv, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z5dummyv,@object # @_Z5dummyv .section .rodata,"a",@progbits .globl _Z5dummyv .p2align 3, 0x0 _Z5dummyv: .quad _Z20__device_stub__dummyv .size _Z5dummyv, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z5dummyv" .size .L__unnamed_1, 10 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z20__device_stub__dummyv .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z5dummyv .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z5dummyv ; -- Begin function _Z5dummyv .globl _Z5dummyv .p2align 8 .type _Z5dummyv,@function _Z5dummyv: ; @_Z5dummyv ; %bb.0: s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z5dummyv .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 0 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 0 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 1 .amdhsa_next_free_sgpr 1 .amdhsa_reserve_vcc 0 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z5dummyv, .Lfunc_end0-_Z5dummyv ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 4 ; NumSgprs: 0 ; NumVgprs: 0 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 0 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 1 ; NumVGPRsForWavesPerEU: 1 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: [] .group_segment_fixed_size: 0 .kernarg_segment_align: 4 .kernarg_segment_size: 0 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z5dummyv .private_segment_fixed_size: 0 .sgpr_count: 0 .sgpr_spill_count: 0 .symbol: _Z5dummyv.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 0 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
ed95b59b7cb9c31dcfde845207f5f04ee5940aa3
/* * Copyright 1993-2010 NVIDIA Corporation. All rights reserved. * * Please refer to the NVIDIA end user license agreement (EULA) associated * with this source code for terms and conditions that govern your use of * this software. Any use, reproduction, disclosure, or distribution of * this software and related documentation outside the terms of the EULA * is strictly prohibited. * */ // Work in progress: // Odd/Even sort. __device__ void sortColors3(float * v, float3 * colors, int * xrefs) { int tid = threadIdx.x; xrefs[tid] = tid; float e; const bool active = (tid != 0) && (tid != 15); for (int i = 0; i < 8; i++) { if (tid & 1) e = min(v[tid], v[tid+1]); else e = max(v[tid-1], v[tid]); v[tid] = e; if (active) { if (tid & 1) e = max(v[tid-1], v[tid]); else e = min(v[tid], v[tid+1]); v[tid] = e; } } /*for (int i = 0; i < 8; i++) { int x; { int odd = tid & 1; int x0 = xrefs[tid ^ odd]; int x1 = xrefs[tid ^ !odd]; int cmp = v[x0] > v[x1]; if (cmp ^ odd) x = x0; else x = x0; xrefs[tid] = x; } if (active) { if (tid & 1) e = max(v[xrefs[tid-1]], v[xrefs[tid]]); else e = min(v[xrefs[tid]], v[xrefs[tid+1]]); v[xrefs[tid]] = e; } }*/ // float3 tmp = colors[tid]; // colors[cmp[tid]] = tmp; }
.file "tmpxft_003aa30a_00000000-6_tests.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2011: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2011: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z11sortColors3PfP6float3Pi .type _Z11sortColors3PfP6float3Pi, @function _Z11sortColors3PfP6float3Pi: .LFB2008: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE2008: .size _Z11sortColors3PfP6float3Pi, .-_Z11sortColors3PfP6float3Pi .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2034: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT movq %rax, %rdi movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2034: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89
#include <hip/hip_runtime.h> /* * Copyright 1993-2010 NVIDIA Corporation. All rights reserved. * * Please refer to the NVIDIA end user license agreement (EULA) associated * with this source code for terms and conditions that govern your use of * this software. Any use, reproduction, disclosure, or distribution of * this software and related documentation outside the terms of the EULA * is strictly prohibited. * */ // Work in progress: // Odd/Even sort. __device__ void sortColors3(float * v, float3 * colors, int * xrefs) { int tid = threadIdx.x; xrefs[tid] = tid; float e; const bool active = (tid != 0) && (tid != 15); for (int i = 0; i < 8; i++) { if (tid & 1) e = min(v[tid], v[tid+1]); else e = max(v[tid-1], v[tid]); v[tid] = e; if (active) { if (tid & 1) e = max(v[tid-1], v[tid]); else e = min(v[tid], v[tid+1]); v[tid] = e; } } /*for (int i = 0; i < 8; i++) { int x; { int odd = tid & 1; int x0 = xrefs[tid ^ odd]; int x1 = xrefs[tid ^ !odd]; int cmp = v[x0] > v[x1]; if (cmp ^ odd) x = x0; else x = x0; xrefs[tid] = x; } if (active) { if (tid & 1) e = max(v[xrefs[tid-1]], v[xrefs[tid]]); else e = min(v[xrefs[tid]], v[xrefs[tid+1]]); v[xrefs[tid]] = e; } }*/ // float3 tmp = colors[tid]; // colors[cmp[tid]] = tmp; }
.text .file "tests.hip" .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_
.text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .amdgpu_metadata --- amdhsa.kernels: [] amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
51ac12f9fce197261d57a0714b39b5f0773bee78
#include <iostream> #include <stdio.h> #include <math.h> // kernels transpose a tile of TILE_DIM x TILE_DIM elements // using a TILE_DIM x BLOCK_ROWS thread block, so that each thread // transposes TILE_DIM/BLOCK_ROWS elements. // TILE_DIM must be an integral multiple of BLOCK_ROWS #define SIZE 10016 #define TILE_DIM 32 #define BLOCK_ROWS 8 __global__ void cuTranspose(int rows, int cols, const float *input, float *output) { __shared__ float tile[TILE_DIM][TILE_DIM]; int x = blockIdx.x * TILE_DIM + threadIdx.x; int y = blockIdx.y * TILE_DIM + threadIdx.y; int index_in = x + (y)*rows; x = blockIdx.y * TILE_DIM + threadIdx.x; y = blockIdx.x * TILE_DIM + threadIdx.y; int index_out = x + (y)*cols; for (int i=0; i < TILE_DIM; i += BLOCK_ROWS) { tile[threadIdx.y+i][threadIdx.x] = input[index_in+i*rows]; } __syncthreads(); for (int i=0; i < TILE_DIM; i += BLOCK_ROWS) { output[index_out + i*cols] = tile[threadIdx.x][threadIdx.y + i]; } return; } int check(int nrows, int ncols, float* input, float* output) { for (int i = 0; i < nrows; i++){ for(int j = 0; j < ncols; j++) { if (input[i*ncols + j] != output[j*ncols + i]) { printf("Input at (%i, %i) not equal to output at (%i, %i) with %f != %f\n", i, j, j, i, input[i*ncols + j], output[j*ncols + i]); return 0; } } } return 1; } int main(void) { int r = SIZE; // rows int c = SIZE; // columns int N = r*c; // total matrix entries. float *input, *output; dim3 dimGrid(r/TILE_DIM, c/TILE_DIM, 1); dim3 dimBlock(TILE_DIM, BLOCK_ROWS, 1); // Allocate Unified Memory – accessible from CPU or GPU cudaMallocManaged(&input, N*sizeof(float)); cudaMallocManaged(&output, N*sizeof(float)); // initialize input and output matrices on the host for (int i = 0; i < r; i++) { for(int j = i; j < c; j++) { input[i*c + j] = (float)r*i + r*1.0f; output[i*c + j] = 5.0f; } } // Transpose the matrix cuTranspose<<<dimGrid, dimBlock>>>(r, c, input, output); // Wait for GPU to finish before accessing on host cudaDeviceSynchronize(); if (!check(r, c, input, output)) { printf("Matrix entries not equal\n"); } else { printf("Matrix transpose successful\n"); } // Free memory cudaFree(input); cudaFree(output); return 0; }
.file "tmpxft_002e41c8_00000000-6_ex2.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB3639: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE3639: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "Input at (%i, %i) not equal to output at (%i, %i) with %f != %f\n" .text .globl _Z5checkiiPfS_ .type _Z5checkiiPfS_, @function _Z5checkiiPfS_: .LFB3635: .cfi_startproc endbr64 movslq %esi, %r10 movl %edi, %r11d movq %rdx, %rdi xorl %edx, %edx movq %r10, %rax xorl %r9d, %r9d salq $2, %r10 cmpl %r11d, %edx jl .L16 movl $1, %eax ret .L16: pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 pushq %rsi .cfi_def_cfa_offset 32 .L13: movslq %r9d, %rsi xorl %r8d, %r8d leaq (%rdi,%rsi,4), %rbx movq %rcx, %rsi .L4: cmpl %r8d, %eax jle .L18 movss (%rsi), %xmm1 movss (%rbx,%r8,4), %xmm0 addq %r10, %rsi leaq 1(%r8), %rbp ucomiss %xmm1, %xmm0 jp .L10 je .L8 .L10: movl %r8d, %ecx movl %edx, %r9d leaq .LC0(%rip), %rsi movb $2, %al movl $2, %edi cvtss2sd %xmm0, %xmm0 cvtss2sd %xmm1, %xmm1 call __printf_chk@PLT xorl %eax, %eax jmp .L2 .L8: movq %rbp, %r8 jmp .L4 .L18: incl %edx addq $4, %rcx addl %eax, %r9d cmpl %r11d, %edx jl .L13 movl $1, %eax .L2: popq %rdi .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3635: .size _Z5checkiiPfS_, .-_Z5checkiiPfS_ .globl _Z36__device_stub__Z11cuTransposeiiPKfPfiiPKfPf .type _Z36__device_stub__Z11cuTransposeiiPKfPfiiPKfPf, @function _Z36__device_stub__Z11cuTransposeiiPKfPfiiPKfPf: .LFB3661: .cfi_startproc endbr64 subq $152, %rsp .cfi_def_cfa_offset 160 movl %edi, 28(%rsp) leaq 56(%rsp), %rdi movl %esi, 24(%rsp) leaq 68(%rsp), %rsi movq %rdx, 16(%rsp) leaq 40(%rsp), %rdx movq %rcx, 8(%rsp) leaq 48(%rsp), %rcx movq %fs:40, %rax movq %rax, 136(%rsp) xorl %eax, %eax leaq 28(%rsp), %rax movl $1, 64(%rsp) movq %rax, 104(%rsp) leaq 24(%rsp), %rax movq %rax, 112(%rsp) leaq 16(%rsp), %rax movq %rax, 120(%rsp) leaq 8(%rsp), %rax movq %rax, 128(%rsp) movabsq $4294967297, %rax movq %rax, 56(%rsp) movq %rax, 68(%rsp) movl $1, 76(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L19 pushq 48(%rsp) .cfi_def_cfa_offset 168 leaq _Z11cuTransposeiiPKfPf(%rip), %rdi pushq 48(%rsp) .cfi_def_cfa_offset 176 movq 84(%rsp), %rcx movl 92(%rsp), %r8d movq 72(%rsp), %rsi movl 80(%rsp), %edx leaq 120(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 168 popq %rdx .cfi_def_cfa_offset 160 .L19: movq 136(%rsp), %rax subq %fs:40, %rax je .L21 call __stack_chk_fail@PLT .L21: addq $152, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3661: .size _Z36__device_stub__Z11cuTransposeiiPKfPfiiPKfPf, .-_Z36__device_stub__Z11cuTransposeiiPKfPfiiPKfPf .globl _Z11cuTransposeiiPKfPf .type _Z11cuTransposeiiPKfPf, @function _Z11cuTransposeiiPKfPf: .LFB3662: .cfi_startproc endbr64 jmp _Z36__device_stub__Z11cuTransposeiiPKfPfiiPKfPf .cfi_endproc .LFE3662: .size _Z11cuTransposeiiPKfPf, .-_Z11cuTransposeiiPKfPf .section .rodata.str1.1 .LC3: .string "Matrix entries not equal\n" .LC4: .string "Matrix transpose successful\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB3636: .cfi_startproc endbr64 subq $56, %rsp .cfi_def_cfa_offset 64 movl $1, %edx movl $401281024, %esi movq %fs:40, %rax movq %rax, 40(%rsp) movabsq $1344324763961, %rax movq %rsp, %rdi movl $1, 24(%rsp) movl $1, 36(%rsp) movq %rax, 16(%rsp) movl $1073741825, %eax salq $5, %rax movq %rax, 28(%rsp) call cudaMallocManaged@PLT leaq 8(%rsp), %rdi movl $1, %edx movl $401281024, %esi call cudaMallocManaged@PLT movq (%rsp), %r9 movq 8(%rsp), %rdi xorl %ecx, %ecx movss .LC2(%rip), %xmm1 movss .LC1(%rip), %xmm2 xorl %edx, %edx .L25: cvtsi2ssl %edx, %xmm0 movq %rdx, %rax leaq (%r9,%rcx), %r8 leaq (%rdi,%rcx), %rsi mulss %xmm1, %xmm0 addss %xmm1, %xmm0 .L26: movss %xmm0, (%r8,%rax,4) movss %xmm2, (%rsi,%rax,4) incq %rax cmpl $10016, %eax jne .L26 incq %rdx addq $40064, %rcx cmpq $10016, %rdx jne .L25 movl 36(%rsp), %ecx movq 28(%rsp), %rdx xorl %r9d, %r9d xorl %r8d, %r8d movq 16(%rsp), %rdi movl 24(%rsp), %esi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L28 movq 8(%rsp), %rcx movq (%rsp), %rdx movl $10016, %esi movl $10016, %edi call _Z36__device_stub__Z11cuTransposeiiPKfPfiiPKfPf .L28: call cudaDeviceSynchronize@PLT movq 8(%rsp), %rcx movq (%rsp), %rdx movl $10016, %esi movl $10016, %edi call _Z5checkiiPfS_ leaq .LC3(%rip), %rsi movl $2, %edi testl %eax, %eax je .L34 leaq .LC4(%rip), %rsi movl $2, %edi xorl %eax, %eax .L34: call __printf_chk@PLT movq (%rsp), %rdi call cudaFree@PLT movq 8(%rsp), %rdi call cudaFree@PLT movq 40(%rsp), %rax subq %fs:40, %rax je .L31 call __stack_chk_fail@PLT .L31: xorl %eax, %eax addq $56, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3636: .size main, .-main .section .rodata.str1.1 .LC5: .string "_Z11cuTransposeiiPKfPf" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB3664: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC5(%rip), %rdx movq %rax, %rdi leaq _Z11cuTransposeiiPKfPf(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE3664: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .section .rodata.cst4,"aM",@progbits,4 .align 4 .LC1: .long 1084227584 .align 4 .LC2: .long 1176272896 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z11cuTransposeiiPKfPf .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ MOV R1, c[0x0][0x28] ; /* 0x00000a0000017a02 */ /* 0x000fe40000000f00 */ /*0010*/ S2R R10, SR_CTAID.X ; /* 0x00000000000a7919 */ /* 0x000e220000002500 */ /*0020*/ MOV R18, 0x4 ; /* 0x0000000400127802 */ /* 0x000fe20000000f00 */ /*0030*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0040*/ MOV R9, c[0x0][0x160] ; /* 0x0000580000097a02 */ /* 0x000fe20000000f00 */ /*0050*/ S2R R12, SR_CTAID.Y ; /* 0x00000000000c7919 */ /* 0x000e660000002600 */ /*0060*/ SHF.L.U32 R9, R9, 0x3, RZ ; /* 0x0000000309097819 */ /* 0x000fe200000006ff */ /*0070*/ S2R R14, SR_TID.Y ; /* 0x00000000000e7919 */ /* 0x000e680000002200 */ /*0080*/ S2R R19, SR_TID.X ; /* 0x0000000000137919 */ /* 0x000e220000002100 */ /*0090*/ LEA R0, R12, R14, 0x5 ; /* 0x0000000e0c007211 */ /* 0x002fc400078e28ff */ /*00a0*/ LEA R3, R10, R19, 0x5 ; /* 0x000000130a037211 */ /* 0x001fca00078e28ff */ /*00b0*/ IMAD R3, R0, c[0x0][0x160], R3 ; /* 0x0000580000037a24 */ /* 0x000fc800078e0203 */ /*00c0*/ IMAD.WIDE R2, R3, R18, c[0x0][0x168] ; /* 0x00005a0003027625 */ /* 0x000fcc00078e0212 */ /*00d0*/ IMAD.WIDE R4, R9.reuse, 0x4, R2 ; /* 0x0000000409047825 */ /* 0x040fe400078e0202 */ /*00e0*/ LDG.E R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x0000a8000c1e1900 */ /*00f0*/ IMAD.WIDE R6, R9.reuse, 0x4, R4 ; /* 0x0000000409067825 */ /* 0x040fe400078e0204 */ /*0100*/ LDG.E R4, [R4.64] ; /* 0x0000000404047981 */ /* 0x000ee8000c1e1900 */ /*0110*/ IMAD.WIDE R8, R9, 0x4, R6 ; /* 0x0000000409087825 */ /* 0x000fc400078e0206 */ /*0120*/ LDG.E R6, [R6.64] ; /* 0x0000000406067981 */ /* 0x000f28000c1e1900 */ /*0130*/ LDG.E R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000362000c1e1900 */ /*0140*/ LEA R21, R14, R19.reuse, 0x5 ; /* 0x000000130e157211 */ /* 0x080fe400078e28ff */ /*0150*/ LEA R16, R19, R14.reuse, 0x5 ; /* 0x0000000e13107211 */ /* 0x080fe400078e28ff */ /*0160*/ LEA R0, R10, R14, 0x5 ; /* 0x0000000e0a007211 */ /* 0x000fe400078e28ff */ /*0170*/ LEA R3, R12, R19, 0x5 ; /* 0x000000130c037211 */ /* 0x001fc400078e28ff */ /*0180*/ MOV R9, c[0x0][0x164] ; /* 0x0000590000097a02 */ /* 0x002fc60000000f00 */ /*0190*/ IMAD R3, R0, c[0x0][0x164], R3 ; /* 0x0000590000037a24 */ /* 0x000fe200078e0203 */ /*01a0*/ SHF.L.U32 R9, R9, 0x3, RZ ; /* 0x0000000309097819 */ /* 0x000fe200000006ff */ /*01b0*/ STS [R21.X4], R2 ; /* 0x0000000215007388 */ /* 0x0041e80000004800 */ /*01c0*/ STS [R21.X4+0x400], R4 ; /* 0x0004000415007388 */ /* 0x0083e80000004800 */ /*01d0*/ STS [R21.X4+0x800], R6 ; /* 0x0008000615007388 */ /* 0x0105e80000004800 */ /*01e0*/ STS [R21.X4+0xc00], R8 ; /* 0x000c000815007388 */ /* 0x0207e80000004800 */ /*01f0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fe20000010000 */ /*0200*/ IMAD.WIDE R2, R3, R18, c[0x0][0x170] ; /* 0x00005c0003027625 */ /* 0x001fca00078e0212 */ /*0210*/ LDS R11, [R16.X4] ; /* 0x00000000100b7984 */ /* 0x000e280000004800 */ /*0220*/ LDS R13, [R16.X4+0x20] ; /* 0x00002000100d7984 */ /* 0x000f280000004800 */ /*0230*/ LDS R15, [R16.X4+0x40] ; /* 0x00004000100f7984 */ /* 0x000f680000004800 */ /*0240*/ LDS R17, [R16.X4+0x60] ; /* 0x0000600010117984 */ /* 0x000f620000004800 */ /*0250*/ IMAD.WIDE R4, R9, 0x4, R2 ; /* 0x0000000409047825 */ /* 0x002fcc00078e0202 */ /*0260*/ IMAD.WIDE R6, R9, 0x4, R4 ; /* 0x0000000409067825 */ /* 0x004fcc00078e0204 */ /*0270*/ IMAD.WIDE R8, R9, 0x4, R6 ; /* 0x0000000409087825 */ /* 0x008fe200078e0206 */ /*0280*/ STG.E [R2.64], R11 ; /* 0x0000000b02007986 */ /* 0x001fe8000c101904 */ /*0290*/ STG.E [R4.64], R13 ; /* 0x0000000d04007986 */ /* 0x010fe8000c101904 */ /*02a0*/ STG.E [R6.64], R15 ; /* 0x0000000f06007986 */ /* 0x020fe8000c101904 */ /*02b0*/ STG.E [R8.64], R17 ; /* 0x0000001108007986 */ /* 0x000fe2000c101904 */ /*02c0*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*02d0*/ BRA 0x2d0; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0300*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0310*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0320*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0330*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0340*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0350*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0360*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0370*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include <iostream> #include <stdio.h> #include <math.h> // kernels transpose a tile of TILE_DIM x TILE_DIM elements // using a TILE_DIM x BLOCK_ROWS thread block, so that each thread // transposes TILE_DIM/BLOCK_ROWS elements. // TILE_DIM must be an integral multiple of BLOCK_ROWS #define SIZE 10016 #define TILE_DIM 32 #define BLOCK_ROWS 8 __global__ void cuTranspose(int rows, int cols, const float *input, float *output) { __shared__ float tile[TILE_DIM][TILE_DIM]; int x = blockIdx.x * TILE_DIM + threadIdx.x; int y = blockIdx.y * TILE_DIM + threadIdx.y; int index_in = x + (y)*rows; x = blockIdx.y * TILE_DIM + threadIdx.x; y = blockIdx.x * TILE_DIM + threadIdx.y; int index_out = x + (y)*cols; for (int i=0; i < TILE_DIM; i += BLOCK_ROWS) { tile[threadIdx.y+i][threadIdx.x] = input[index_in+i*rows]; } __syncthreads(); for (int i=0; i < TILE_DIM; i += BLOCK_ROWS) { output[index_out + i*cols] = tile[threadIdx.x][threadIdx.y + i]; } return; } int check(int nrows, int ncols, float* input, float* output) { for (int i = 0; i < nrows; i++){ for(int j = 0; j < ncols; j++) { if (input[i*ncols + j] != output[j*ncols + i]) { printf("Input at (%i, %i) not equal to output at (%i, %i) with %f != %f\n", i, j, j, i, input[i*ncols + j], output[j*ncols + i]); return 0; } } } return 1; } int main(void) { int r = SIZE; // rows int c = SIZE; // columns int N = r*c; // total matrix entries. float *input, *output; dim3 dimGrid(r/TILE_DIM, c/TILE_DIM, 1); dim3 dimBlock(TILE_DIM, BLOCK_ROWS, 1); // Allocate Unified Memory – accessible from CPU or GPU hipMallocManaged(&input, N*sizeof(float)); hipMallocManaged(&output, N*sizeof(float)); // initialize input and output matrices on the host for (int i = 0; i < r; i++) { for(int j = i; j < c; j++) { input[i*c + j] = (float)r*i + r*1.0f; output[i*c + j] = 5.0f; } } // Transpose the matrix cuTranspose<<<dimGrid, dimBlock>>>(r, c, input, output); // Wait for GPU to finish before accessing on host hipDeviceSynchronize(); if (!check(r, c, input, output)) { printf("Matrix entries not equal\n"); } else { printf("Matrix transpose successful\n"); } // Free memory hipFree(input); hipFree(output); return 0; }
.text .file "ex2.hip" # Start of file scope inline assembly .globl _ZSt21ios_base_library_initv # End of file scope inline assembly .globl _Z26__device_stub__cuTransposeiiPKfPf # -- Begin function _Z26__device_stub__cuTransposeiiPKfPf .type _Z26__device_stub__cuTransposeiiPKfPf,@function _Z26__device_stub__cuTransposeiiPKfPf: # @_Z26__device_stub__cuTransposeiiPKfPf .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 12(%rsp), %rax movl %edi, (%rax) leaq 8(%rsp), %rdi movl %esi, (%rdi) leaq 40(%rsp), %rsi movq %rdx, (%rsi) leaq 32(%rsp), %rdx movq %rcx, (%rdx) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 24(%rsp), %r12 leaq 16(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z11cuTransposeiiPKfPf, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z26__device_stub__cuTransposeiiPKfPf, .Lfunc_end0-_Z26__device_stub__cuTransposeiiPKfPf .cfi_endproc # -- End function .globl _Z5checkiiPfS_ # -- Begin function _Z5checkiiPfS_ .type _Z5checkiiPfS_,@function _Z5checkiiPfS_: # @_Z5checkiiPfS_ .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset %rbx, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 testl %edi, %edi jle .LBB1_1 # %bb.2: # %.preheader.lr.ph movslq %esi, %r9 movl %edi, %edi movl %r9d, %r10d shlq $2, %r9 xorl %r11d, %r11d xorl %r8d, %r8d xorl %ebx, %ebx .LBB1_3: # %.preheader # =>This Loop Header: Depth=1 # Child Loop BB1_5 Depth 2 testl %esi, %esi jle .LBB1_8 # %bb.4: # %.lr.ph # in Loop: Header=BB1_3 Depth=1 movl %r11d, %eax leaq (%rdx,%rax,4), %r14 movq %rcx, %r15 xorl %eax, %eax .LBB1_5: # Parent Loop BB1_3 Depth=1 # => This Inner Loop Header: Depth=2 movss (%r14,%rax,4), %xmm0 # xmm0 = mem[0],zero,zero,zero movss (%r15), %xmm1 # xmm1 = mem[0],zero,zero,zero ucomiss %xmm1, %xmm0 jne .LBB1_6 jp .LBB1_6 # %bb.7: # in Loop: Header=BB1_5 Depth=2 incq %rax addq %r9, %r15 cmpq %rax, %r10 jne .LBB1_5 .LBB1_8: # %._crit_edge # in Loop: Header=BB1_3 Depth=1 incq %r8 cmpq %rdi, %r8 setae %bl addl %esi, %r11d addq $4, %rcx cmpq %rdi, %r8 jne .LBB1_3 jmp .LBB1_9 .LBB1_6: # %.thread cvtss2sd %xmm0, %xmm0 cvtss2sd %xmm1, %xmm1 movl $.L.str, %edi movl %r8d, %esi movl %eax, %edx movl %eax, %ecx # kill: def $r8d killed $r8d killed $r8 movb $2, %al callq printf jmp .LBB1_9 .LBB1_1: movb $1, %bl .LBB1_9: # %.loopexit movzbl %bl, %eax andl $1, %eax popq %rbx .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size _Z5checkiiPfS_, .Lfunc_end1-_Z5checkiiPfS_ .cfi_endproc # -- End function .section .rodata.cst4,"aM",@progbits,4 .p2align 2, 0x0 # -- Begin function main .LCPI2_0: .long 0x461c8000 # float 10016 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 subq $24, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 leaq 16(%rsp), %rbx movl $401281024, %esi # imm = 0x17EB1000 movq %rbx, %rdi movl $1, %edx callq hipMallocManaged leaq 8(%rsp), %r14 movl $401281024, %esi # imm = 0x17EB1000 movq %r14, %rdi movl $1, %edx callq hipMallocManaged movq (%rbx), %rax xorl %ecx, %ecx movq (%r14), %rdx movss .LCPI2_0(%rip), %xmm0 # xmm0 = mem[0],zero,zero,zero movl $40068, %esi # imm = 0x9C84 .LBB2_1: # %.preheader # =>This Loop Header: Depth=1 # Child Loop BB2_2 Depth 2 xorps %xmm1, %xmm1 cvtsi2ss %ecx, %xmm1 mulss %xmm0, %xmm1 addss %xmm0, %xmm1 movq $-10016, %rdi # imm = 0xD8E0 .LBB2_2: # Parent Loop BB2_1 Depth=1 # => This Inner Loop Header: Depth=2 movss %xmm1, 40064(%rax,%rdi,4) movl $1084227584, 40064(%rdx,%rdi,4) # imm = 0x40A00000 incq %rdi movq %rcx, %r8 addq %rdi, %r8 jne .LBB2_2 # %bb.3: # in Loop: Header=BB2_1 Depth=1 incq %rcx addq %rsi, %rdx addq %rsi, %rax cmpq $10016, %rcx # imm = 0x2720 jne .LBB2_1 # %bb.4: movabsq $1344324763961, %rdi # imm = 0x13900000139 movabsq $34359738400, %rdx # imm = 0x800000020 movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_6 # %bb.5: movq 16(%rsp), %rdx movq 8(%rsp), %rcx movl $10016, %edi # imm = 0x2720 movl $10016, %esi # imm = 0x2720 callq _Z26__device_stub__cuTransposeiiPKfPf .LBB2_6: callq hipDeviceSynchronize movq 16(%rsp), %rdx movq 8(%rsp), %rcx movl $10016, %edi # imm = 0x2720 movl $10016, %esi # imm = 0x2720 callq _Z5checkiiPfS_ testl %eax, %eax movl $.Lstr, %eax movl $.Lstr.1, %edi cmoveq %rax, %rdi callq puts@PLT movq 16(%rsp), %rdi callq hipFree movq 8(%rsp), %rdi callq hipFree xorl %eax, %eax addq $24, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size main, .Lfunc_end2-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB3_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB3_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z11cuTransposeiiPKfPf, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end3: .size __hip_module_ctor, .Lfunc_end3-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB4_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB4_2: retq .Lfunc_end4: .size __hip_module_dtor, .Lfunc_end4-__hip_module_dtor .cfi_endproc # -- End function .type _Z11cuTransposeiiPKfPf,@object # @_Z11cuTransposeiiPKfPf .section .rodata,"a",@progbits .globl _Z11cuTransposeiiPKfPf .p2align 3, 0x0 _Z11cuTransposeiiPKfPf: .quad _Z26__device_stub__cuTransposeiiPKfPf .size _Z11cuTransposeiiPKfPf, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "Input at (%i, %i) not equal to output at (%i, %i) with %f != %f\n" .size .L.str, 65 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z11cuTransposeiiPKfPf" .size .L__unnamed_1, 23 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .type .Lstr,@object # @str .section .rodata.str1.1,"aMS",@progbits,1 .Lstr: .asciz "Matrix entries not equal" .size .Lstr, 25 .type .Lstr.1,@object # @str.1 .Lstr.1: .asciz "Matrix transpose successful" .size .Lstr.1, 28 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z26__device_stub__cuTransposeiiPKfPf .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z11cuTransposeiiPKfPf .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z11cuTransposeiiPKfPf ; -- Begin function _Z11cuTransposeiiPKfPf .globl _Z11cuTransposeiiPKfPf .p2align 8 .type _Z11cuTransposeiiPKfPf,@function _Z11cuTransposeiiPKfPf: ; @_Z11cuTransposeiiPKfPf ; %bb.0: s_load_b64 s[4:5], s[0:1], 0x0 v_bfe_u32 v2, v0, 10, 10 s_load_b128 s[0:3], s[0:1], 0x8 s_lshl_b32 s6, s15, 5 v_and_b32_e32 v3, 0x3ff, v0 s_lshl_b32 s7, s14, 5 v_add_nc_u32_e32 v1, s6, v2 s_mov_b32 s8, -8 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_mul_lo_u32 v0, s4, v1 v_lshlrev_b32_e32 v1, 2, v3 s_lshl_b32 s4, s4, 3 v_lshl_add_u32 v4, v2, 7, v1 s_delay_alu instid0(VALU_DEP_3) v_add3_u32 v0, v3, v0, s7 .LBB0_1: ; =>This Inner Loop Header: Depth=1 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1) v_ashrrev_i32_e32 v1, 31, v0 s_add_i32 s8, s8, 8 s_cmp_gt_u32 s8, 23 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_lshlrev_b64 v[5:6], 2, v[0:1] v_add_nc_u32_e32 v0, s4, v0 v_add_co_u32 v5, vcc_lo, s0, v5 s_delay_alu instid0(VALU_DEP_3) v_add_co_ci_u32_e32 v6, vcc_lo, s1, v6, vcc_lo global_load_b32 v1, v[5:6], off s_waitcnt vmcnt(0) ds_store_b32 v4, v1 v_add_nc_u32_e32 v4, 0x400, v4 s_cbranch_scc0 .LBB0_1 ; %bb.2: v_add_nc_u32_e32 v0, s7, v2 v_lshlrev_b32_e32 v1, 2, v2 s_lshl_b32 s0, s5, 3 s_mov_b32 s1, -8 s_waitcnt lgkmcnt(0) v_mul_lo_u32 v0, s5, v0 v_lshl_add_u32 v2, v3, 7, v1 s_barrier buffer_gl0_inv v_add3_u32 v0, v3, v0, s6 .LBB0_3: ; =>This Inner Loop Header: Depth=1 ds_load_b32 v5, v2 v_ashrrev_i32_e32 v1, 31, v0 v_add_nc_u32_e32 v2, 32, v2 s_add_i32 s1, s1, 8 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_2) s_cmp_gt_u32 s1, 23 v_lshlrev_b64 v[3:4], 2, v[0:1] v_add_nc_u32_e32 v0, s0, v0 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v3, vcc_lo, s2, v3 v_add_co_ci_u32_e32 v4, vcc_lo, s3, v4, vcc_lo s_waitcnt lgkmcnt(0) global_store_b32 v[3:4], v5, off s_cbranch_scc0 .LBB0_3 ; %bb.4: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z11cuTransposeiiPKfPf .amdhsa_group_segment_fixed_size 4096 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 24 .amdhsa_user_sgpr_count 14 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 1 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 1 .amdhsa_next_free_vgpr 7 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z11cuTransposeiiPKfPf, .Lfunc_end0-_Z11cuTransposeiiPKfPf ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 312 ; NumSgprs: 18 ; NumVgprs: 7 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 4096 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 7 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 14 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 1 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 4 .value_kind: by_value - .offset: 4 .size: 4 .value_kind: by_value - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer .group_segment_fixed_size: 4096 .kernarg_segment_align: 8 .kernarg_segment_size: 24 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z11cuTransposeiiPKfPf .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z11cuTransposeiiPKfPf.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 7 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
027dc8aa6f26f8804b0da89776da9f2463e98929
#include "cuda_runtime.h" #include "device_launch_parameters.h" #include <stdio.h> __global__ void print_threadIds() { printf("threadIdx.x : %d threadIdx.y : %d threadIdx.z : %d\n", threadIdx.x, threadIdx.y, threadIdx.z); } int main() { int nx=16, ny=16; dim3 block(8, 8); dim3 grid(nx/block.x, ny/block.y); print_threadIds <<<grid, block>>> (); cudaDeviceSynchronize(); cudaDeviceReset(); }
.file "tmpxft_00338b01_00000000-6_threadid.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2030: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2030: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z34__device_stub__Z15print_threadIdsvv .type _Z34__device_stub__Z15print_threadIdsvv, @function _Z34__device_stub__Z15print_threadIdsvv: .LFB2052: .cfi_startproc endbr64 subq $88, %rsp .cfi_def_cfa_offset 96 movq %fs:40, %rax movq %rax, 72(%rsp) movabsq $4294967297, %rax leaq 8(%rsp), %rcx movq %rsp, %rdx leaq 28(%rsp), %rsi leaq 16(%rsp), %rdi movl $1, 24(%rsp) movl $1, 36(%rsp) movq %rax, 16(%rsp) movq %rax, 28(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 8(%rsp) .cfi_def_cfa_offset 104 leaq _Z15print_threadIdsv(%rip), %rdi pushq 8(%rsp) .cfi_def_cfa_offset 112 movq 44(%rsp), %rcx movl 52(%rsp), %r8d movq 32(%rsp), %rsi movl 40(%rsp), %edx leaq 80(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 104 popq %rdx .cfi_def_cfa_offset 96 .L2: movq 72(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $88, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2052: .size _Z34__device_stub__Z15print_threadIdsvv, .-_Z34__device_stub__Z15print_threadIdsvv .globl _Z15print_threadIdsv .type _Z15print_threadIdsv, @function _Z15print_threadIdsv: .LFB2053: .cfi_startproc endbr64 jmp _Z34__device_stub__Z15print_threadIdsvv .cfi_endproc .LFE2053: .size _Z15print_threadIdsv, .-_Z15print_threadIdsv .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB2027: .cfi_startproc endbr64 subq $40, %rsp .cfi_def_cfa_offset 48 xorl %r9d, %r9d xorl %r8d, %r8d movl $1, %ecx movabsq $34359738376, %rdx movl $1, %esi movabsq $8589934594, %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L9 call _Z34__device_stub__Z15print_threadIdsvv .L9: call cudaDeviceSynchronize@PLT call cudaDeviceReset@PLT xorl %eax, %eax addq $40, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2027: .size main, .-main .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "_Z15print_threadIdsv" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2055: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq _Z15print_threadIdsv(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2055: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z15print_threadIdsv .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fc800078e00ff */ /*0010*/ S2R R11, SR_TID.Y ; /* 0x00000000000b7919 */ /* 0x000e220000002200 */ /*0020*/ IADD3 R1, R1, -0x10, RZ ; /* 0xfffffff001017810 */ /* 0x000fe20007ffe0ff */ /*0030*/ IMAD.MOV.U32 R4, RZ, RZ, c[0x4][0x8] ; /* 0x01000200ff047624 */ /* 0x000fe200078e00ff */ /*0040*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fe20000000f00 */ /*0050*/ S2R R10, SR_TID.X ; /* 0x00000000000a7919 */ /* 0x000e220000002100 */ /*0060*/ IADD3 R6, P0, R1, c[0x0][0x20], RZ ; /* 0x0000080001067a10 */ /* 0x000fe20007f1e0ff */ /*0070*/ IMAD.MOV.U32 R5, RZ, RZ, c[0x4][0xc] ; /* 0x01000300ff057624 */ /* 0x000fe200078e00ff */ /*0080*/ LDC.64 R2, c[0x4][R0] ; /* 0x0100000000027b82 */ /* 0x0002a20000000a00 */ /*0090*/ S2R R8, SR_TID.Z ; /* 0x0000000000087919 */ /* 0x000ee40000002300 */ /*00a0*/ IMAD.X R7, RZ, RZ, c[0x0][0x24], P0 ; /* 0x00000900ff077624 */ /* 0x000fc400000e06ff */ /*00b0*/ STL.64 [R1], R10 ; /* 0x0000000a01007387 */ /* 0x0013e80000100a00 */ /*00c0*/ STL [R1+0x8], R8 ; /* 0x0000080801007387 */ /* 0x0083e40000100800 */ /*00d0*/ LEPC R8 ; /* 0x000000000008734e */ /* 0x006fe40000000000 */ /*00e0*/ MOV R11, 0x150 ; /* 0x00000150000b7802 */ /* 0x000fe40000000f00 */ /*00f0*/ MOV R20, 0xd0 ; /* 0x000000d000147802 */ /* 0x000fe40000000f00 */ /*0100*/ MOV R21, 0x0 ; /* 0x0000000000157802 */ /* 0x000fe40000000f00 */ /*0110*/ MOV R0, 0x0 ; /* 0x0000000000007802 */ /* 0x000fc40000000f00 */ /*0120*/ IADD3 R20, P0, P1, -R20, R11, R8 ; /* 0x0000000b14147210 */ /* 0x000fc8000791e108 */ /*0130*/ IADD3.X R21, ~R0, R21, R9, P0, P1 ; /* 0x0000001500157210 */ /* 0x000fc800007e2509 */ /*0140*/ CALL.ABS.NOINC R2 ; /* 0x0000000002007343 */ /* 0x000fea0003c00000 */ /*0150*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0160*/ BRA 0x160; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include "hip/hip_runtime.h" #include <stdio.h> __global__ void print_threadIds() { printf("threadIdx.x : %d threadIdx.y : %d threadIdx.z : %d\n", threadIdx.x, threadIdx.y, threadIdx.z); } int main() { int nx=16, ny=16; dim3 block(8, 8); dim3 grid(nx/block.x, ny/block.y); print_threadIds <<<grid, block>>> (); hipDeviceSynchronize(); hipDeviceReset(); }
.text .file "threadid.hip" .globl _Z30__device_stub__print_threadIdsv # -- Begin function _Z30__device_stub__print_threadIdsv .type _Z30__device_stub__print_threadIdsv,@function _Z30__device_stub__print_threadIdsv: # @_Z30__device_stub__print_threadIdsv .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $56, %rsp .cfi_def_cfa_offset 96 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rbx leaq 24(%rsp), %r14 leaq 16(%rsp), %r15 leaq 8(%rsp), %r12 movq %rbx, %rdi movq %r14, %rsi movq %r15, %rdx movq %r12, %rcx callq __hipPopCallConfiguration movq (%rbx), %rsi movl 8(%rbx), %edx movq (%r14), %rcx movl 8(%r14), %r8d movq %rsp, %r9 movl $_Z15print_threadIdsv, %edi pushq (%r12) .cfi_adjust_cfa_offset 8 pushq (%r15) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $72, %rsp .cfi_adjust_cfa_offset -72 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z30__device_stub__print_threadIdsv, .Lfunc_end0-_Z30__device_stub__print_threadIdsv .cfi_endproc # -- End function .globl main # -- Begin function main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rax .cfi_def_cfa_offset 16 movabsq $8589934594, %rdi # imm = 0x200000002 movabsq $34359738376, %rdx # imm = 0x800000008 movl $1, %esi movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB1_2 # %bb.1: callq _Z30__device_stub__print_threadIdsv .LBB1_2: callq hipDeviceSynchronize callq hipDeviceReset xorl %eax, %eax popq %rcx .cfi_def_cfa_offset 8 retq .Lfunc_end1: .size main, .Lfunc_end1-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB2_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB2_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z15print_threadIdsv, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end2: .size __hip_module_ctor, .Lfunc_end2-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB3_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB3_2: retq .Lfunc_end3: .size __hip_module_dtor, .Lfunc_end3-__hip_module_dtor .cfi_endproc # -- End function .type _Z15print_threadIdsv,@object # @_Z15print_threadIdsv .section .rodata,"a",@progbits .globl _Z15print_threadIdsv .p2align 3, 0x0 _Z15print_threadIdsv: .quad _Z30__device_stub__print_threadIdsv .size _Z15print_threadIdsv, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "_Z15print_threadIdsv" .size .L__unnamed_1, 21 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z30__device_stub__print_threadIdsv .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z15print_threadIdsv .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z15print_threadIdsv ; -- Begin function _Z15print_threadIdsv .globl _Z15print_threadIdsv .p2align 8 .type _Z15print_threadIdsv,@function _Z15print_threadIdsv: ; @_Z15print_threadIdsv ; %bb.0: s_load_b64 s[2:3], s[0:1], 0x50 v_mbcnt_lo_u32_b32 v29, -1, 0 v_mov_b32_e32 v7, 0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_dual_mov_b32 v8, 0 :: v_dual_mov_b32 v5, v29 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v5 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_6 ; %bb.1: v_mov_b32_e32 v1, 0 s_mov_b32 s4, exec_lo s_waitcnt lgkmcnt(0) global_load_b64 v[9:10], v1, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[2:3], v1, s[2:3] offset:40 global_load_b64 v[6:7], v1, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v2, v2, v9 v_and_b32_e32 v3, v3, v10 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v4, v2, 24 v_mul_lo_u32 v3, v3, 24 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v3, v4, v3 s_waitcnt vmcnt(0) v_add_co_u32 v2, vcc_lo, v6, v2 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v3, vcc_lo, v7, v3, vcc_lo global_load_b64 v[7:8], v[2:3], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[7:8], v1, v[7:10], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[7:8], v[9:10] s_cbranch_execz .LBB0_5 ; %bb.2: ; %.preheader3.i.i.i.preheader s_mov_b32 s5, 0 .LBB0_3: ; %.preheader3.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[2:3], v1, s[2:3] offset:40 global_load_b64 v[11:12], v1, s[2:3] v_dual_mov_b32 v10, v8 :: v_dual_mov_b32 v9, v7 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v2, v9 v_and_b32_e32 v8, v3, v10 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[6:7], null, v2, 24, v[11:12] v_mov_b32_e32 v2, v7 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[3:4], null, v8, 24, v[2:3] v_mov_b32_e32 v7, v3 global_load_b64 v[7:8], v[6:7], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[7:8], v1, v[7:10], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[9:10] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_3 ; %bb.4: ; %Flow413 s_or_b32 exec_lo, exec_lo, s5 .LBB0_5: ; %Flow415 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_6: ; %.loopexit4.i.i.i s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v6, 0 v_readfirstlane_b32 s4, v7 v_readfirstlane_b32 s5, v8 s_mov_b32 s10, exec_lo s_waitcnt lgkmcnt(0) s_clause 0x1 global_load_b64 v[9:10], v6, s[2:3] offset:40 global_load_b128 v[1:4], v6, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v9 v_readfirstlane_b32 s7, v10 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_8 ; %bb.7: v_dual_mov_b32 v7, s10 :: v_dual_mov_b32 v8, v6 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v11, vcc_lo, v1, s9 v_add_co_ci_u32_e32 v12, vcc_lo, s10, v2, vcc_lo v_dual_mov_b32 v9, 2 :: v_dual_mov_b32 v10, 1 global_store_b128 v[11:12], v[7:10], off offset:8 .LBB0_8: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[7:8], 6, v[5:6] s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v3, s6 v_add_co_ci_u32_e32 v4, vcc_lo, s7, v4, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v9, vcc_lo, v3, v7 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_add_co_ci_u32_e32 v10, vcc_lo, v4, v8, vcc_lo v_dual_mov_b32 v5, 33 :: v_dual_mov_b32 v8, v6 v_mov_b32_e32 v7, v6 v_dual_mov_b32 v11, s12 :: v_dual_mov_b32 v14, s15 v_dual_mov_b32 v12, s13 :: v_dual_mov_b32 v13, s14 s_clause 0x3 global_store_b128 v[9:10], v[5:8], off global_store_b128 v[9:10], v[11:14], off offset:16 global_store_b128 v[9:10], v[11:14], off offset:32 global_store_b128 v[9:10], v[11:14], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_16 ; %bb.9: v_mov_b32_e32 v11, 0 s_mov_b32 s7, exec_lo s_clause 0x1 global_load_b64 v[14:15], v11, s[2:3] offset:32 glc global_load_b64 v[3:4], v11, s[2:3] offset:40 v_dual_mov_b32 v12, s4 :: v_dual_mov_b32 v13, s5 s_waitcnt vmcnt(0) v_and_b32_e32 v4, s5, v4 v_and_b32_e32 v3, s4, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v4, v4, 24 v_mul_hi_u32 v5, v3, 24 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v4, v5, v4 v_add_co_u32 v7, vcc_lo, v1, v3 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v8, vcc_lo, v2, v4, vcc_lo global_store_b64 v[7:8], v[14:15], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v11, v[12:15], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[5:6], v[14:15] s_cbranch_execz .LBB0_12 ; %bb.10: ; %.preheader1.i.i.i.preheader s_mov_b32 s10, 0 .LBB0_11: ; %.preheader1.i.i.i ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v3, s4 :: v_dual_mov_b32 v4, s5 s_sleep 1 global_store_b64 v[7:8], v[5:6], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[3:4], v11, v[3:6], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[3:4], v[5:6] v_dual_mov_b32 v6, v4 :: v_dual_mov_b32 v5, v3 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_11 .LBB0_12: ; %Flow411 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v6, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v5, s10, 0 global_load_b64 v[3:4], v6, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v5 s_cbranch_execz .LBB0_14 ; %bb.13: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v5, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[3:4], v[5:6], off offset:8 .LBB0_14: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[5:6], v[3:4], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[5:6] s_cbranch_vccnz .LBB0_16 ; %bb.15: global_load_b32 v3, v[3:4], off offset:24 v_mov_b32_e32 v4, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v3 s_waitcnt_vscnt null, 0x0 global_store_b64 v[5:6], v[3:4], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_16: ; %Flow412 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v1, vcc_lo, v1, s9 v_add_co_ci_u32_e32 v2, vcc_lo, s8, v2, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, v1, 20 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v2, vcc_lo .LBB0_17: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v3, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_19 ; %bb.18: ; in Loop: Header=BB0_17 Depth=1 global_load_b32 v3, v[1:2], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v3, 1, v3 .LBB0_19: ; in Loop: Header=BB0_17 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v3 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_21 ; %bb.20: ; in Loop: Header=BB0_17 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_22 .LBB0_21: ; in Loop: Header=BB0_17 Depth=1 s_mov_b32 s1, -1 .LBB0_22: ; %Flow406 ; in Loop: Header=BB0_17 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_17 ; %bb.23: global_load_b64 v[1:2], v[9:10], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_27 ; %bb.24: v_mov_b32_e32 v9, 0 s_clause 0x2 global_load_b64 v[5:6], v9, s[2:3] offset:40 global_load_b64 v[10:11], v9, s[2:3] offset:24 glc global_load_b64 v[7:8], v9, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v12, vcc_lo, v5, 1 v_add_co_ci_u32_e32 v13, vcc_lo, 0, v6, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v12, s4 v_add_co_ci_u32_e32 v4, vcc_lo, s5, v13, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[3:4] v_dual_cndmask_b32 v4, v4, v13 :: v_dual_cndmask_b32 v3, v3, v12 v_and_b32_e32 v6, v4, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v5, v3, v5 v_mul_lo_u32 v6, v6, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v12, v5, 24 v_mul_lo_u32 v5, v5, 24 v_add_nc_u32_e32 v6, v12, v6 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v7, vcc_lo, v7, v5 v_mov_b32_e32 v5, v10 v_add_co_ci_u32_e32 v8, vcc_lo, v8, v6, vcc_lo v_mov_b32_e32 v6, v11 global_store_b64 v[7:8], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v9, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[5:6], v[10:11] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_27 ; %bb.25: ; %.preheader.i.i.i.preheader s_mov_b32 s0, 0 .LBB0_26: ; %.preheader.i.i.i ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[7:8], v[5:6], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v9, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[10:11], v[5:6] v_dual_mov_b32 v5, v10 :: v_dual_mov_b32 v6, v11 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_26 .LBB0_27: ; %__ockl_printf_begin.exit s_or_b32 exec_lo, exec_lo, s1 s_getpc_b64 s[4:5] s_add_u32 s4, s4, .str@rel32@lo+4 s_addc_u32 s5, s5, .str@rel32@hi+12 s_delay_alu instid0(SALU_CYCLE_1) s_cmp_lg_u64 s[4:5], 0 s_cbranch_scc0 .LBB0_113 ; %bb.28: s_waitcnt vmcnt(0) v_dual_mov_b32 v31, 0 :: v_dual_and_b32 v32, 2, v1 v_dual_mov_b32 v4, v2 :: v_dual_and_b32 v3, -3, v1 v_dual_mov_b32 v7, 2 :: v_dual_mov_b32 v8, 1 s_mov_b64 s[6:7], 52 .LBB0_29: ; =>This Loop Header: Depth=1 ; Child Loop BB0_32 Depth 2 ; Child Loop BB0_39 Depth 2 ; Child Loop BB0_47 Depth 2 ; Child Loop BB0_55 Depth 2 ; Child Loop BB0_63 Depth 2 ; Child Loop BB0_71 Depth 2 ; Child Loop BB0_79 Depth 2 ; Child Loop BB0_87 Depth 2 ; Child Loop BB0_95 Depth 2 ; Child Loop BB0_101 Depth 2 ; Child Loop BB0_110 Depth 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_lt_u64_e64 s0, s[6:7], 56 ; implicit-def: $vgpr11_vgpr12 ; implicit-def: $sgpr15 s_and_b32 s0, s0, exec_lo s_cselect_b32 s8, s6, 56 s_cselect_b32 s9, s7, 0 s_cmp_gt_u32 s8, 7 s_mov_b32 s0, -1 s_cbranch_scc1 .LBB0_34 ; %bb.30: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v11, 0 v_mov_b32_e32 v12, 0 s_cmp_eq_u32 s8, 0 s_cbranch_scc1 .LBB0_33 ; %bb.31: ; %.preheader31.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_lshl_b64 s[0:1], s[8:9], 3 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], s[4:5] .LBB0_32: ; %.preheader31.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v5, v31, s[12:13] s_waitcnt vmcnt(0) v_and_b32_e32 v30, 0xffff, v5 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[5:6], s10, v[30:31] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_add_u32 s12, s12, 1 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s0, s10 v_or_b32_e32 v11, v5, v11 v_or_b32_e32 v12, v6, v12 s_cbranch_scc1 .LBB0_32 .LBB0_33: ; %Flow382 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s0, 0 s_mov_b32 s15, 0 .LBB0_34: ; %Flow384 ; in Loop: Header=BB0_29 Depth=1 s_and_not1_b32 vcc_lo, exec_lo, s0 s_mov_b64 s[0:1], s[4:5] s_cbranch_vccnz .LBB0_36 ; %bb.35: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[11:12], v31, s[4:5] s_add_i32 s15, s8, -8 s_add_u32 s0, s4, 8 s_addc_u32 s1, s5, 0 .LBB0_36: ; %.loopexit32.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_41 ; %bb.37: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v13, 0 v_mov_b32_e32 v14, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_40 ; %bb.38: ; %.preheader29.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_39: ; %.preheader29.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v5, v31, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v30, 0xffff, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[5:6], s10, v[30:31] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v13, v5, v13 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v14, v6, v14 s_cbranch_scc1 .LBB0_39 .LBB0_40: ; %Flow377 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_42 .LBB0_41: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr13_vgpr14 ; implicit-def: $sgpr14 .LBB0_42: ; %Flow379 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_44 ; %bb.43: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[13:14], v31, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_44: ; %.loopexit30.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_49 ; %bb.45: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v15, 0 v_mov_b32_e32 v16, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_48 ; %bb.46: ; %.preheader27.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_47: ; %.preheader27.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v5, v31, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v30, 0xffff, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[5:6], s10, v[30:31] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s14, s12 v_or_b32_e32 v15, v5, v15 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v16, v6, v16 s_cbranch_scc1 .LBB0_47 .LBB0_48: ; %Flow372 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s15, 0 s_branch .LBB0_50 .LBB0_49: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $sgpr15 .LBB0_50: ; %Flow374 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_52 ; %bb.51: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[15:16], v31, s[0:1] s_add_i32 s15, s14, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_52: ; %.loopexit28.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_57 ; %bb.53: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v17, 0 v_mov_b32_e32 v18, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_56 ; %bb.54: ; %.preheader25.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_55: ; %.preheader25.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v5, v31, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v30, 0xffff, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[5:6], s10, v[30:31] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v17, v5, v17 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v18, v6, v18 s_cbranch_scc1 .LBB0_55 .LBB0_56: ; %Flow367 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_58 .LBB0_57: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr17_vgpr18 ; implicit-def: $sgpr14 .LBB0_58: ; %Flow369 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_60 ; %bb.59: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[17:18], v31, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_60: ; %.loopexit26.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_65 ; %bb.61: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v19, 0 v_mov_b32_e32 v20, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_64 ; %bb.62: ; %.preheader23.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_63: ; %.preheader23.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v5, v31, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v30, 0xffff, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[5:6], s10, v[30:31] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s14, s12 v_or_b32_e32 v19, v5, v19 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v20, v6, v20 s_cbranch_scc1 .LBB0_63 .LBB0_64: ; %Flow362 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s15, 0 s_branch .LBB0_66 .LBB0_65: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $sgpr15 .LBB0_66: ; %Flow364 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_68 ; %bb.67: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[19:20], v31, s[0:1] s_add_i32 s15, s14, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_68: ; %.loopexit24.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s15, 7 s_cbranch_scc1 .LBB0_73 ; %bb.69: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v21, 0 v_mov_b32_e32 v22, 0 s_cmp_eq_u32 s15, 0 s_cbranch_scc1 .LBB0_72 ; %bb.70: ; %.preheader21.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], 0 .LBB0_71: ; %.preheader21.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_add_u32 s16, s0, s12 s_addc_u32 s17, s1, s13 s_add_u32 s12, s12, 1 global_load_u8 v5, v31, s[16:17] s_addc_u32 s13, s13, 0 s_waitcnt vmcnt(0) v_and_b32_e32 v30, 0xffff, v5 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1) v_lshlrev_b64 v[5:6], s10, v[30:31] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_cmp_lg_u32 s15, s12 v_or_b32_e32 v21, v5, v21 s_delay_alu instid0(VALU_DEP_2) v_or_b32_e32 v22, v6, v22 s_cbranch_scc1 .LBB0_71 .LBB0_72: ; %Flow357 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_mov_b32 s14, 0 s_branch .LBB0_74 .LBB0_73: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 ; implicit-def: $vgpr21_vgpr22 ; implicit-def: $sgpr14 .LBB0_74: ; %Flow359 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_76 ; %bb.75: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[21:22], v31, s[0:1] s_add_i32 s14, s15, -8 s_add_u32 s0, s0, 8 s_addc_u32 s1, s1, 0 .LBB0_76: ; %.loopexit22.i ; in Loop: Header=BB0_29 Depth=1 s_cmp_gt_u32 s14, 7 s_cbranch_scc1 .LBB0_81 ; %bb.77: ; in Loop: Header=BB0_29 Depth=1 v_mov_b32_e32 v23, 0 v_mov_b32_e32 v24, 0 s_cmp_eq_u32 s14, 0 s_cbranch_scc1 .LBB0_80 ; %bb.78: ; %.preheader.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b64 s[10:11], 0 s_mov_b64 s[12:13], s[0:1] .LBB0_79: ; %.preheader.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 global_load_u8 v5, v31, s[12:13] s_add_i32 s14, s14, -1 s_waitcnt vmcnt(0) v_and_b32_e32 v30, 0xffff, v5 s_delay_alu instid0(VALU_DEP_1) v_lshlrev_b64 v[5:6], s10, v[30:31] s_add_u32 s10, s10, 8 s_addc_u32 s11, s11, 0 s_add_u32 s12, s12, 1 s_addc_u32 s13, s13, 0 s_cmp_lg_u32 s14, 0 v_or_b32_e32 v23, v5, v23 v_or_b32_e32 v24, v6, v24 s_cbranch_scc1 .LBB0_79 .LBB0_80: ; %Flow352 ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, 0 s_branch .LBB0_82 .LBB0_81: ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s10, -1 .LBB0_82: ; %Flow354 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s10 s_cbranch_vccnz .LBB0_84 ; %bb.83: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[23:24], v31, s[0:1] .LBB0_84: ; %.loopexit.i ; in Loop: Header=BB0_29 Depth=1 s_waitcnt vmcnt(0) v_dual_mov_b32 v30, v29 :: v_dual_mov_b32 v5, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_readfirstlane_b32 s0, v30 v_mov_b32_e32 v6, 0 v_cmp_eq_u32_e64 s0, s0, v30 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_90 ; %bb.85: ; in Loop: Header=BB0_29 Depth=1 global_load_b64 v[27:28], v31, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[5:6], v31, s[2:3] offset:40 global_load_b64 v[9:10], v31, s[2:3] s_mov_b32 s10, exec_lo s_waitcnt vmcnt(1) v_and_b32_e32 v6, v6, v28 v_and_b32_e32 v5, v5, v27 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v6, v6, 24 v_mul_hi_u32 v25, v5, 24 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v6, v25, v6 s_waitcnt vmcnt(0) v_add_co_u32 v5, vcc_lo, v9, v5 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v6, vcc_lo, v10, v6, vcc_lo global_load_b64 v[25:26], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[5:6], v31, v[25:28], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[5:6], v[27:28] s_cbranch_execz .LBB0_89 ; %bb.86: ; %.preheader3.i.i19.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s11, 0 .LBB0_87: ; %.preheader3.i.i19.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 s_clause 0x1 global_load_b64 v[9:10], v31, s[2:3] offset:40 global_load_b64 v[25:26], v31, s[2:3] v_dual_mov_b32 v28, v6 :: v_dual_mov_b32 v27, v5 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v9, v9, v27 s_waitcnt vmcnt(0) v_mad_u64_u32 v[5:6], null, v9, 24, v[25:26] v_and_b32_e32 v25, v10, v28 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v25, 24, v[6:7] v_mov_b32_e32 v6, v9 global_load_b64 v[25:26], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[5:6], v31, v[25:28], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[5:6], v[27:28] s_or_b32 s11, vcc_lo, s11 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s11 s_cbranch_execnz .LBB0_87 ; %bb.88: ; %Flow347 ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s11 .LBB0_89: ; %Flow349 ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s10 .LBB0_90: ; %.loopexit4.i.i14.i ; in Loop: Header=BB0_29 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 s_clause 0x1 global_load_b64 v[9:10], v31, s[2:3] offset:40 global_load_b128 v[25:28], v31, s[2:3] v_readfirstlane_b32 s10, v5 v_readfirstlane_b32 s11, v6 s_mov_b32 s16, exec_lo s_waitcnt vmcnt(1) v_readfirstlane_b32 s12, v9 v_readfirstlane_b32 s13, v10 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[12:13], s[10:11], s[12:13] s_mul_i32 s1, s13, 24 s_mul_hi_u32 s14, s12, 24 s_mul_i32 s15, s12, 24 s_and_saveexec_b32 s17, s0 s_cbranch_execz .LBB0_92 ; %bb.91: ; in Loop: Header=BB0_29 Depth=1 v_dual_mov_b32 v5, s16 :: v_dual_mov_b32 v6, v31 s_add_i32 s16, s14, s1 s_waitcnt vmcnt(0) v_add_co_u32 v9, vcc_lo, v25, s15 v_add_co_ci_u32_e32 v10, vcc_lo, s16, v26, vcc_lo global_store_b128 v[9:10], v[5:8], off offset:8 .LBB0_92: ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s17 v_cmp_gt_u64_e64 vcc_lo, s[6:7], 56 v_or_b32_e32 v5, 0, v4 v_or_b32_e32 v6, v3, v32 s_lshl_b64 s[12:13], s[12:13], 12 s_lshl_b32 s16, s8, 2 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) s_add_i32 s16, s16, 28 v_dual_cndmask_b32 v10, v5, v4 :: v_dual_cndmask_b32 v5, v6, v3 v_lshlrev_b64 v[3:4], 6, v[30:31] s_waitcnt vmcnt(0) v_add_co_u32 v6, vcc_lo, v27, s12 v_add_co_ci_u32_e32 v28, vcc_lo, s13, v28, vcc_lo s_and_b32 s16, s16, 0x1e0 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v27, vcc_lo, v6, v3 v_and_or_b32 v9, 0xffffff1f, v5, s16 v_add_co_ci_u32_e32 v28, vcc_lo, v28, v4, vcc_lo s_clause 0x3 global_store_b128 v[27:28], v[9:12], off global_store_b128 v[27:28], v[13:16], off offset:16 global_store_b128 v[27:28], v[17:20], off offset:32 global_store_b128 v[27:28], v[21:24], off offset:48 s_and_saveexec_b32 s12, s0 s_cbranch_execz .LBB0_100 ; %bb.93: ; in Loop: Header=BB0_29 Depth=1 s_clause 0x1 global_load_b64 v[13:14], v31, s[2:3] offset:32 glc global_load_b64 v[3:4], v31, s[2:3] offset:40 v_dual_mov_b32 v11, s10 :: v_dual_mov_b32 v12, s11 s_waitcnt vmcnt(0) v_readfirstlane_b32 s16, v3 v_readfirstlane_b32 s17, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[16:17], s[16:17], s[10:11] s_mul_i32 s13, s17, 24 s_mul_hi_u32 s17, s16, 24 s_mul_i32 s16, s16, 24 s_add_i32 s17, s17, s13 v_add_co_u32 v9, vcc_lo, v25, s16 v_add_co_ci_u32_e32 v10, vcc_lo, s17, v26, vcc_lo s_mov_b32 s13, exec_lo global_store_b64 v[9:10], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v31, v[11:14], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[5:6], v[13:14] s_cbranch_execz .LBB0_96 ; %bb.94: ; %.preheader1.i.i17.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s16, 0 .LBB0_95: ; %.preheader1.i.i17.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 v_dual_mov_b32 v3, s10 :: v_dual_mov_b32 v4, s11 s_sleep 1 global_store_b64 v[9:10], v[5:6], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[3:4], v31, v[3:6], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[3:4], v[5:6] v_dual_mov_b32 v6, v4 :: v_dual_mov_b32 v5, v3 s_or_b32 s16, vcc_lo, s16 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s16 s_cbranch_execnz .LBB0_95 .LBB0_96: ; %Flow345 ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s13 global_load_b64 v[3:4], v31, s[2:3] offset:16 s_mov_b32 s16, exec_lo s_mov_b32 s13, exec_lo v_mbcnt_lo_u32_b32 v5, s16, 0 s_delay_alu instid0(VALU_DEP_1) v_cmpx_eq_u32_e32 0, v5 s_cbranch_execz .LBB0_98 ; %bb.97: ; in Loop: Header=BB0_29 Depth=1 s_bcnt1_i32_b32 s16, s16 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v30, s16 s_waitcnt vmcnt(0) global_atomic_add_u64 v[3:4], v[30:31], off offset:8 .LBB0_98: ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s13 s_waitcnt vmcnt(0) global_load_b64 v[5:6], v[3:4], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[5:6] s_cbranch_vccnz .LBB0_100 ; %bb.99: ; in Loop: Header=BB0_29 Depth=1 global_load_b32 v30, v[3:4], off offset:24 s_waitcnt vmcnt(0) v_readfirstlane_b32 s13, v30 s_waitcnt_vscnt null, 0x0 global_store_b64 v[5:6], v[30:31], off s_and_b32 m0, s13, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_100: ; %Flow346 ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s12 s_add_i32 s14, s14, s1 v_add_co_u32 v3, vcc_lo, v25, s15 v_add_co_ci_u32_e32 v4, vcc_lo, s14, v26, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v3, 20 v_add_co_ci_u32_e32 v4, vcc_lo, 0, v4, vcc_lo .LBB0_101: ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 v_mov_b32_e32 v5, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_103 ; %bb.102: ; in Loop: Header=BB0_101 Depth=2 global_load_b32 v5, v[3:4], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v5, 1, v5 .LBB0_103: ; in Loop: Header=BB0_101 Depth=2 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v5 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_105 ; %bb.104: ; in Loop: Header=BB0_101 Depth=2 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_106 .LBB0_105: ; in Loop: Header=BB0_101 Depth=2 s_mov_b32 s1, -1 .LBB0_106: ; %Flow340 ; in Loop: Header=BB0_101 Depth=2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_101 ; %bb.107: ; in Loop: Header=BB0_29 Depth=1 global_load_b128 v[3:6], v[27:28], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_111 ; %bb.108: ; in Loop: Header=BB0_29 Depth=1 s_clause 0x2 global_load_b64 v[5:6], v31, s[2:3] offset:40 global_load_b64 v[13:14], v31, s[2:3] offset:24 glc global_load_b64 v[11:12], v31, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v15, vcc_lo, v5, 1 v_add_co_ci_u32_e32 v16, vcc_lo, 0, v6, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v9, vcc_lo, v15, s10 v_add_co_ci_u32_e32 v10, vcc_lo, s11, v16, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[9:10] v_dual_cndmask_b32 v10, v10, v16 :: v_dual_cndmask_b32 v9, v9, v15 v_and_b32_e32 v6, v10, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_and_b32_e32 v5, v9, v5 v_mul_hi_u32 v15, v5, 24 v_mul_lo_u32 v5, v5, 24 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1) v_add_co_u32 v5, vcc_lo, v11, v5 v_mov_b32_e32 v11, v13 v_mul_lo_u32 v6, v6, 24 v_add_nc_u32_e32 v6, v15, v6 s_delay_alu instid0(VALU_DEP_1) v_add_co_ci_u32_e32 v6, vcc_lo, v12, v6, vcc_lo v_mov_b32_e32 v12, v14 global_store_b64 v[5:6], v[13:14], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[11:12], v31, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[11:12], v[13:14] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_111 ; %bb.109: ; %.preheader.i.i16.i.preheader ; in Loop: Header=BB0_29 Depth=1 s_mov_b32 s0, 0 .LBB0_110: ; %.preheader.i.i16.i ; Parent Loop BB0_29 Depth=1 ; => This Inner Loop Header: Depth=2 s_sleep 1 global_store_b64 v[5:6], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[13:14], v31, v[9:12], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[13:14], v[11:12] v_dual_mov_b32 v11, v13 :: v_dual_mov_b32 v12, v14 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_110 .LBB0_111: ; %__ockl_hostcall_preview.exit20.i ; in Loop: Header=BB0_29 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_sub_u32 s6, s6, s8 s_subb_u32 s7, s7, s9 s_add_u32 s4, s4, s8 s_addc_u32 s5, s5, s9 s_cmp_lg_u64 s[6:7], 0 s_cbranch_scc1 .LBB0_29 ; %bb.112: ; %Flow385 s_mov_b32 s0, 0 s_branch .LBB0_114 .LBB0_113: s_mov_b32 s0, -1 ; implicit-def: $vgpr3_vgpr4 .LBB0_114: ; %Flow400 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 vcc_lo, exec_lo, s0 s_cbranch_vccz .LBB0_143 ; %bb.115: s_waitcnt vmcnt(0) v_mov_b32_e32 v3, v29 v_mov_b32_e32 v9, 0 v_mov_b32_e32 v10, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v3 v_cmp_eq_u32_e64 s0, s0, v3 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_121 ; %bb.116: v_mov_b32_e32 v4, 0 s_mov_b32 s4, exec_lo global_load_b64 v[7:8], v4, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[5:6], v4, s[2:3] offset:40 global_load_b64 v[9:10], v4, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v5, v5, v7 v_and_b32_e32 v6, v6, v8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v5, 24 v_mul_lo_u32 v6, v6, 24 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v6, v11, v6 s_waitcnt vmcnt(0) v_add_co_u32 v5, vcc_lo, v9, v5 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v6, vcc_lo, v10, v6, vcc_lo global_load_b64 v[5:6], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[9:10], v4, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[9:10], v[7:8] s_cbranch_execz .LBB0_120 ; %bb.117: ; %.preheader3.i.i.i6.preheader s_mov_b32 s5, 0 .LBB0_118: ; %.preheader3.i.i.i6 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[5:6], v4, s[2:3] offset:40 global_load_b64 v[11:12], v4, s[2:3] v_dual_mov_b32 v7, v9 :: v_dual_mov_b32 v8, v10 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v5, v5, v7 v_and_b32_e32 v6, v6, v8 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[11:12] v_mov_b32_e32 v5, v10 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[10:11], null, v6, 24, v[5:6] global_load_b64 v[5:6], v[9:10], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[9:10], v4, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[7:8] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_118 ; %bb.119: ; %Flow397 s_or_b32 exec_lo, exec_lo, s5 .LBB0_120: ; %Flow399 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_121: ; %.loopexit4.i.i.i1 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v4, 0 v_readfirstlane_b32 s4, v9 v_readfirstlane_b32 s5, v10 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[11:12], v4, s[2:3] offset:40 global_load_b128 v[5:8], v4, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v11 v_readfirstlane_b32 s7, v12 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_123 ; %bb.122: v_dual_mov_b32 v9, s10 :: v_dual_mov_b32 v10, v4 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v13, vcc_lo, v5, s9 v_add_co_ci_u32_e32 v14, vcc_lo, s10, v6, vcc_lo v_dual_mov_b32 v11, 2 :: v_dual_mov_b32 v12, 1 global_store_b128 v[13:14], v[9:12], off offset:8 .LBB0_123: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[9:10], 6, v[3:4] s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v7, s6 v_add_co_ci_u32_e32 v8, vcc_lo, s7, v8, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v7, vcc_lo, v3, v9 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_or_b32 v1, 0xffffff1f, v1, 32 v_add_co_ci_u32_e32 v8, vcc_lo, v8, v10, vcc_lo v_mov_b32_e32 v3, v4 v_dual_mov_b32 v9, s12 :: v_dual_mov_b32 v12, s15 v_dual_mov_b32 v10, s13 :: v_dual_mov_b32 v11, s14 s_clause 0x3 global_store_b128 v[7:8], v[1:4], off global_store_b128 v[7:8], v[9:12], off offset:16 global_store_b128 v[7:8], v[9:12], off offset:32 global_store_b128 v[7:8], v[9:12], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_131 ; %bb.124: v_dual_mov_b32 v11, 0 :: v_dual_mov_b32 v12, s4 v_mov_b32_e32 v13, s5 s_clause 0x1 global_load_b64 v[14:15], v11, s[2:3] offset:32 glc global_load_b64 v[1:2], v11, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v1 v_readfirstlane_b32 s11, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v9, vcc_lo, v5, s10 v_add_co_ci_u32_e32 v10, vcc_lo, s11, v6, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[9:10], v[14:15], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[3:4], v11, v[12:15], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[3:4], v[14:15] s_cbranch_execz .LBB0_127 ; %bb.125: ; %.preheader1.i.i.i4.preheader s_mov_b32 s10, 0 .LBB0_126: ; %.preheader1.i.i.i4 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v1, s4 :: v_dual_mov_b32 v2, s5 s_sleep 1 global_store_b64 v[9:10], v[3:4], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[1:2], v11, v[1:4], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[1:2], v[3:4] v_dual_mov_b32 v4, v2 :: v_dual_mov_b32 v3, v1 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_126 .LBB0_127: ; %Flow395 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v4, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v3, s10, 0 global_load_b64 v[1:2], v4, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v3 s_cbranch_execz .LBB0_129 ; %bb.128: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v3, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[1:2], v[3:4], off offset:8 .LBB0_129: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[3:4], v[1:2], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[3:4] s_cbranch_vccnz .LBB0_131 ; %bb.130: global_load_b32 v1, v[1:2], off offset:24 v_mov_b32_e32 v2, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v1 s_waitcnt_vscnt null, 0x0 global_store_b64 v[3:4], v[1:2], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_131: ; %Flow396 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v1, vcc_lo, v5, s9 v_add_co_ci_u32_e32 v2, vcc_lo, s8, v6, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, v1, 20 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v2, vcc_lo .LBB0_132: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v3, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_134 ; %bb.133: ; in Loop: Header=BB0_132 Depth=1 global_load_b32 v3, v[1:2], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v3, 1, v3 .LBB0_134: ; in Loop: Header=BB0_132 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v3 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_136 ; %bb.135: ; in Loop: Header=BB0_132 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_137 .LBB0_136: ; in Loop: Header=BB0_132 Depth=1 s_mov_b32 s1, -1 .LBB0_137: ; %Flow390 ; in Loop: Header=BB0_132 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_132 ; %bb.138: global_load_b128 v[3:6], v[7:8], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_142 ; %bb.139: v_mov_b32_e32 v9, 0 s_clause 0x2 global_load_b64 v[1:2], v9, s[2:3] offset:40 global_load_b64 v[10:11], v9, s[2:3] offset:24 glc global_load_b64 v[7:8], v9, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v12, vcc_lo, v1, 1 v_add_co_ci_u32_e32 v13, vcc_lo, 0, v2, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v5, vcc_lo, v12, s4 v_add_co_ci_u32_e32 v6, vcc_lo, s5, v13, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[5:6] v_dual_cndmask_b32 v6, v6, v13 :: v_dual_cndmask_b32 v5, v5, v12 v_and_b32_e32 v2, v6, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v1, v5, v1 v_mul_lo_u32 v2, v2, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v12, v1, 24 v_mul_lo_u32 v1, v1, 24 v_add_nc_u32_e32 v2, v12, v2 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v1, vcc_lo, v7, v1 v_mov_b32_e32 v7, v10 v_add_co_ci_u32_e32 v2, vcc_lo, v8, v2, vcc_lo v_mov_b32_e32 v8, v11 global_store_b64 v[1:2], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v9, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[7:8], v[10:11] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_142 ; %bb.140: ; %.preheader.i.i.i3.preheader s_mov_b32 s0, 0 .LBB0_141: ; %.preheader.i.i.i3 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[1:2], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v9, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[10:11], v[7:8] v_dual_mov_b32 v7, v10 :: v_dual_mov_b32 v8, v11 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_141 .LBB0_142: ; %__ockl_hostcall_preview.exit.i s_or_b32 exec_lo, exec_lo, s1 .LBB0_143: ; %__ockl_printf_append_string_n.exit s_waitcnt vmcnt(0) v_mov_b32_e32 v1, v29 v_mov_b32_e32 v5, 0 v_mov_b32_e32 v6, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v1 v_cmp_eq_u32_e64 s0, s0, v1 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_149 ; %bb.144: v_mov_b32_e32 v2, 0 s_mov_b32 s4, exec_lo global_load_b64 v[7:8], v2, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[5:6], v2, s[2:3] offset:40 global_load_b64 v[9:10], v2, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v5, v5, v7 v_and_b32_e32 v6, v6, v8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v5, 24 v_mul_lo_u32 v6, v6, 24 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v6, v11, v6 s_waitcnt vmcnt(0) v_add_co_u32 v5, vcc_lo, v9, v5 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v6, vcc_lo, v10, v6, vcc_lo global_load_b64 v[5:6], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[5:6], v2, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[5:6], v[7:8] s_cbranch_execz .LBB0_148 ; %bb.145: ; %.preheader3.i.i.i13.preheader s_mov_b32 s5, 0 .LBB0_146: ; %.preheader3.i.i.i13 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[9:10], v2, s[2:3] offset:40 global_load_b64 v[11:12], v2, s[2:3] v_dual_mov_b32 v8, v6 :: v_dual_mov_b32 v7, v5 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v9, v9, v7 s_waitcnt vmcnt(0) v_mad_u64_u32 v[5:6], null, v9, 24, v[11:12] v_and_b32_e32 v11, v10, v8 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v11, 24, v[6:7] v_mov_b32_e32 v6, v9 global_load_b64 v[5:6], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[5:6], v2, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[5:6], v[7:8] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_146 ; %bb.147: ; %Flow333 s_or_b32 exec_lo, exec_lo, s5 .LBB0_148: ; %Flow335 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_149: ; %.loopexit4.i.i.i7 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v2, 0 v_readfirstlane_b32 s4, v5 v_readfirstlane_b32 s5, v6 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[11:12], v2, s[2:3] offset:40 global_load_b128 v[7:10], v2, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v11 v_readfirstlane_b32 s7, v12 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_151 ; %bb.150: v_dual_mov_b32 v11, s10 :: v_dual_mov_b32 v12, v2 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v5, vcc_lo, v7, s9 v_add_co_ci_u32_e32 v6, vcc_lo, s10, v8, vcc_lo v_dual_mov_b32 v13, 2 :: v_dual_mov_b32 v14, 1 global_store_b128 v[5:6], v[11:14], off offset:8 .LBB0_151: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[11:12], 6, v[1:2] s_waitcnt vmcnt(0) v_add_co_u32 v1, vcc_lo, v9, s6 v_add_co_ci_u32_e32 v6, vcc_lo, s7, v10, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v9, vcc_lo, v1, v11 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_and_b32_e32 v5, 0x3ff, v0 v_and_or_b32 v3, 0xffffff1f, v3, 32 v_add_co_ci_u32_e32 v10, vcc_lo, v6, v12, vcc_lo v_dual_mov_b32 v6, v2 :: v_dual_mov_b32 v11, s12 v_dual_mov_b32 v12, s13 :: v_dual_mov_b32 v13, s14 v_mov_b32_e32 v14, s15 s_clause 0x3 global_store_b128 v[9:10], v[3:6], off global_store_b128 v[9:10], v[11:14], off offset:16 global_store_b128 v[9:10], v[11:14], off offset:32 global_store_b128 v[9:10], v[11:14], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_159 ; %bb.152: v_dual_mov_b32 v11, 0 :: v_dual_mov_b32 v12, s4 v_mov_b32_e32 v13, s5 s_clause 0x1 global_load_b64 v[14:15], v11, s[2:3] offset:32 glc global_load_b64 v[1:2], v11, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v1 v_readfirstlane_b32 s11, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v5, vcc_lo, v7, s10 v_add_co_ci_u32_e32 v6, vcc_lo, s11, v8, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[5:6], v[14:15], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[3:4], v11, v[12:15], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[3:4], v[14:15] s_cbranch_execz .LBB0_155 ; %bb.153: ; %.preheader1.i.i.i11.preheader s_mov_b32 s10, 0 .LBB0_154: ; %.preheader1.i.i.i11 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v1, s4 :: v_dual_mov_b32 v2, s5 s_sleep 1 global_store_b64 v[5:6], v[3:4], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[1:2], v11, v[1:4], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[1:2], v[3:4] v_dual_mov_b32 v4, v2 :: v_dual_mov_b32 v3, v1 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_154 .LBB0_155: ; %Flow331 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v4, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v3, s10, 0 global_load_b64 v[1:2], v4, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v3 s_cbranch_execz .LBB0_157 ; %bb.156: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v3, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[1:2], v[3:4], off offset:8 .LBB0_157: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[3:4], v[1:2], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[3:4] s_cbranch_vccnz .LBB0_159 ; %bb.158: global_load_b32 v1, v[1:2], off offset:24 v_mov_b32_e32 v2, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v1 s_waitcnt_vscnt null, 0x0 global_store_b64 v[3:4], v[1:2], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_159: ; %Flow332 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v1, vcc_lo, v7, s9 v_add_co_ci_u32_e32 v2, vcc_lo, s8, v8, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, v1, 20 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v2, vcc_lo .LBB0_160: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v3, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_162 ; %bb.161: ; in Loop: Header=BB0_160 Depth=1 global_load_b32 v3, v[1:2], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v3, 1, v3 .LBB0_162: ; in Loop: Header=BB0_160 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v3 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_164 ; %bb.163: ; in Loop: Header=BB0_160 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_165 .LBB0_164: ; in Loop: Header=BB0_160 Depth=1 s_mov_b32 s1, -1 .LBB0_165: ; %Flow326 ; in Loop: Header=BB0_160 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_160 ; %bb.166: global_load_b64 v[1:2], v[9:10], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_170 ; %bb.167: v_mov_b32_e32 v9, 0 s_clause 0x2 global_load_b64 v[5:6], v9, s[2:3] offset:40 global_load_b64 v[10:11], v9, s[2:3] offset:24 glc global_load_b64 v[7:8], v9, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v12, vcc_lo, v5, 1 v_add_co_ci_u32_e32 v13, vcc_lo, 0, v6, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v12, s4 v_add_co_ci_u32_e32 v4, vcc_lo, s5, v13, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[3:4] v_dual_cndmask_b32 v4, v4, v13 :: v_dual_cndmask_b32 v3, v3, v12 v_and_b32_e32 v6, v4, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v5, v3, v5 v_mul_lo_u32 v6, v6, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v12, v5, 24 v_mul_lo_u32 v5, v5, 24 v_add_nc_u32_e32 v6, v12, v6 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v7, vcc_lo, v7, v5 v_mov_b32_e32 v5, v10 v_add_co_ci_u32_e32 v8, vcc_lo, v8, v6, vcc_lo v_mov_b32_e32 v6, v11 global_store_b64 v[7:8], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v9, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[5:6], v[10:11] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_170 ; %bb.168: ; %.preheader.i.i.i10.preheader s_mov_b32 s0, 0 .LBB0_169: ; %.preheader.i.i.i10 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[7:8], v[5:6], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v9, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[10:11], v[5:6] v_dual_mov_b32 v5, v10 :: v_dual_mov_b32 v6, v11 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_169 .LBB0_170: ; %__ockl_printf_append_args.exit s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v3, v29 v_mov_b32_e32 v9, 0 v_mov_b32_e32 v10, 0 ;;#ASMSTART ;;#ASMEND s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s0, v3 v_cmp_eq_u32_e64 s0, s0, v3 s_delay_alu instid0(VALU_DEP_1) s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_176 ; %bb.171: v_mov_b32_e32 v4, 0 s_mov_b32 s4, exec_lo global_load_b64 v[7:8], v4, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[5:6], v4, s[2:3] offset:40 global_load_b64 v[9:10], v4, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v5, v5, v7 v_and_b32_e32 v6, v6, v8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_hi_u32 v11, v5, 24 v_mul_lo_u32 v6, v6, 24 v_mul_lo_u32 v5, v5, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v6, v11, v6 s_waitcnt vmcnt(0) v_add_co_u32 v5, vcc_lo, v9, v5 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v6, vcc_lo, v10, v6, vcc_lo global_load_b64 v[5:6], v[5:6], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[9:10], v4, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[9:10], v[7:8] s_cbranch_execz .LBB0_175 ; %bb.172: ; %.preheader3.i.i.i20.preheader s_mov_b32 s5, 0 .LBB0_173: ; %.preheader3.i.i.i20 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[5:6], v4, s[2:3] offset:40 global_load_b64 v[11:12], v4, s[2:3] v_dual_mov_b32 v7, v9 :: v_dual_mov_b32 v8, v10 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v5, v5, v7 v_and_b32_e32 v6, v6, v8 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[9:10], null, v5, 24, v[11:12] v_mov_b32_e32 v5, v10 s_delay_alu instid0(VALU_DEP_1) v_mad_u64_u32 v[10:11], null, v6, 24, v[5:6] global_load_b64 v[5:6], v[9:10], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[9:10], v4, v[5:8], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[9:10], v[7:8] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_173 ; %bb.174: ; %Flow319 s_or_b32 exec_lo, exec_lo, s5 .LBB0_175: ; %Flow321 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_176: ; %.loopexit4.i.i.i14 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v4, 0 v_readfirstlane_b32 s4, v9 v_readfirstlane_b32 s5, v10 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[11:12], v4, s[2:3] offset:40 global_load_b128 v[5:8], v4, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v11 v_readfirstlane_b32 s7, v12 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_178 ; %bb.177: v_dual_mov_b32 v9, s10 :: v_dual_mov_b32 v10, v4 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v13, vcc_lo, v5, s9 v_add_co_ci_u32_e32 v14, vcc_lo, s10, v6, vcc_lo v_dual_mov_b32 v11, 2 :: v_dual_mov_b32 v12, 1 global_store_b128 v[13:14], v[9:12], off offset:8 .LBB0_178: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[9:10], 6, v[3:4] s_waitcnt vmcnt(0) v_add_co_u32 v7, vcc_lo, v7, s6 v_add_co_ci_u32_e32 v8, vcc_lo, s7, v8, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v7, vcc_lo, v7, v9 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_bfe_u32 v3, v0, 10, 10 v_and_or_b32 v1, 0xffffff1f, v1, 32 v_add_co_ci_u32_e32 v8, vcc_lo, v8, v10, vcc_lo v_dual_mov_b32 v9, s12 :: v_dual_mov_b32 v10, s13 v_dual_mov_b32 v11, s14 :: v_dual_mov_b32 v12, s15 s_clause 0x3 global_store_b128 v[7:8], v[1:4], off global_store_b128 v[7:8], v[9:12], off offset:16 global_store_b128 v[7:8], v[9:12], off offset:32 global_store_b128 v[7:8], v[9:12], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_186 ; %bb.179: v_dual_mov_b32 v11, 0 :: v_dual_mov_b32 v12, s4 v_mov_b32_e32 v13, s5 s_clause 0x1 global_load_b64 v[14:15], v11, s[2:3] offset:32 glc global_load_b64 v[1:2], v11, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v1 v_readfirstlane_b32 s11, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v9, vcc_lo, v5, s10 v_add_co_ci_u32_e32 v10, vcc_lo, s11, v6, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[9:10], v[14:15], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[3:4], v11, v[12:15], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[3:4], v[14:15] s_cbranch_execz .LBB0_182 ; %bb.180: ; %.preheader1.i.i.i18.preheader s_mov_b32 s10, 0 .LBB0_181: ; %.preheader1.i.i.i18 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v1, s4 :: v_dual_mov_b32 v2, s5 s_sleep 1 global_store_b64 v[9:10], v[3:4], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[1:2], v11, v[1:4], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[1:2], v[3:4] v_dual_mov_b32 v4, v2 :: v_dual_mov_b32 v3, v1 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_181 .LBB0_182: ; %Flow317 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v4, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v3, s10, 0 global_load_b64 v[1:2], v4, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v3 s_cbranch_execz .LBB0_184 ; %bb.183: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v3, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[1:2], v[3:4], off offset:8 .LBB0_184: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[3:4], v[1:2], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[3:4] s_cbranch_vccnz .LBB0_186 ; %bb.185: global_load_b32 v1, v[1:2], off offset:24 v_mov_b32_e32 v2, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v1 s_waitcnt_vscnt null, 0x0 global_store_b64 v[3:4], v[1:2], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_186: ; %Flow318 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v1, vcc_lo, v5, s9 v_add_co_ci_u32_e32 v2, vcc_lo, s8, v6, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v1, vcc_lo, v1, 20 v_add_co_ci_u32_e32 v2, vcc_lo, 0, v2, vcc_lo .LBB0_187: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v3, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_189 ; %bb.188: ; in Loop: Header=BB0_187 Depth=1 global_load_b32 v3, v[1:2], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v3, 1, v3 .LBB0_189: ; in Loop: Header=BB0_187 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v3 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_191 ; %bb.190: ; in Loop: Header=BB0_187 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_192 .LBB0_191: ; in Loop: Header=BB0_187 Depth=1 s_mov_b32 s1, -1 .LBB0_192: ; %Flow312 ; in Loop: Header=BB0_187 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_187 ; %bb.193: global_load_b64 v[1:2], v[7:8], off s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_197 ; %bb.194: v_mov_b32_e32 v9, 0 s_clause 0x2 global_load_b64 v[5:6], v9, s[2:3] offset:40 global_load_b64 v[10:11], v9, s[2:3] offset:24 glc global_load_b64 v[7:8], v9, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v12, vcc_lo, v5, 1 v_add_co_ci_u32_e32 v13, vcc_lo, 0, v6, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v3, vcc_lo, v12, s4 v_add_co_ci_u32_e32 v4, vcc_lo, s5, v13, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[3:4] v_dual_cndmask_b32 v4, v4, v13 :: v_dual_cndmask_b32 v3, v3, v12 v_and_b32_e32 v6, v4, v6 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v5, v3, v5 v_mul_lo_u32 v6, v6, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v12, v5, 24 v_mul_lo_u32 v5, v5, 24 v_add_nc_u32_e32 v6, v12, v6 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v7, vcc_lo, v7, v5 v_mov_b32_e32 v5, v10 v_add_co_ci_u32_e32 v8, vcc_lo, v8, v6, vcc_lo v_mov_b32_e32 v6, v11 global_store_b64 v[7:8], v[10:11], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[5:6], v9, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[5:6], v[10:11] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_197 ; %bb.195: ; %.preheader.i.i.i17.preheader s_mov_b32 s0, 0 .LBB0_196: ; %.preheader.i.i.i17 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[7:8], v[5:6], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[10:11], v9, v[3:6], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[10:11], v[5:6] v_dual_mov_b32 v5, v10 :: v_dual_mov_b32 v6, v11 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_196 .LBB0_197: ; %__ockl_printf_append_args.exit21 s_or_b32 exec_lo, exec_lo, s1 ;;#ASMSTART ;;#ASMEND v_readfirstlane_b32 s0, v29 v_mov_b32_e32 v3, 0 v_mov_b32_e32 v4, 0 s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1) v_cmp_eq_u32_e64 s0, s0, v29 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_203 ; %bb.198: v_mov_b32_e32 v5, 0 s_mov_b32 s4, exec_lo global_load_b64 v[8:9], v5, s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv s_clause 0x1 global_load_b64 v[3:4], v5, s[2:3] offset:40 global_load_b64 v[6:7], v5, s[2:3] s_waitcnt vmcnt(1) v_and_b32_e32 v4, v4, v9 v_and_b32_e32 v3, v3, v8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_mul_lo_u32 v4, v4, 24 v_mul_hi_u32 v10, v3, 24 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_add_nc_u32_e32 v4, v10, v4 s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v6, v3 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v4, vcc_lo, v7, v4, vcc_lo global_load_b64 v[6:7], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[3:4], v5, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmpx_ne_u64_e64 v[3:4], v[8:9] s_cbranch_execz .LBB0_202 ; %bb.199: ; %.preheader3.i.i.i28.preheader s_mov_b32 s5, 0 .LBB0_200: ; %.preheader3.i.i.i28 ; =>This Inner Loop Header: Depth=1 s_sleep 1 s_clause 0x1 global_load_b64 v[6:7], v5, s[2:3] offset:40 global_load_b64 v[10:11], v5, s[2:3] v_dual_mov_b32 v9, v4 :: v_dual_mov_b32 v8, v3 s_waitcnt vmcnt(1) s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_and_b32_e32 v6, v6, v8 s_waitcnt vmcnt(0) v_mad_u64_u32 v[3:4], null, v6, 24, v[10:11] v_and_b32_e32 v10, v7, v9 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[6:7], null, v10, 24, v[4:5] v_mov_b32_e32 v4, v6 global_load_b64 v[6:7], v[3:4], off glc s_waitcnt vmcnt(0) global_atomic_cmpswap_b64 v[3:4], v5, v[6:9], s[2:3] offset:24 glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_cmp_eq_u64_e32 vcc_lo, v[3:4], v[8:9] s_or_b32 s5, vcc_lo, s5 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s5 s_cbranch_execnz .LBB0_200 ; %bb.201: ; %Flow305 s_or_b32 exec_lo, exec_lo, s5 .LBB0_202: ; %Flow307 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s4 .LBB0_203: ; %.loopexit4.i.i.i22 s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 exec_lo, exec_lo, s1 v_mov_b32_e32 v30, 0 v_readfirstlane_b32 s4, v3 v_readfirstlane_b32 s5, v4 s_mov_b32 s10, exec_lo s_clause 0x1 global_load_b64 v[9:10], v30, s[2:3] offset:40 global_load_b128 v[5:8], v30, s[2:3] s_waitcnt vmcnt(1) v_readfirstlane_b32 s6, v9 v_readfirstlane_b32 s7, v10 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[6:7], s[4:5], s[6:7] s_mul_i32 s1, s7, 24 s_mul_hi_u32 s8, s6, 24 s_mul_i32 s9, s6, 24 s_and_saveexec_b32 s11, s0 s_cbranch_execz .LBB0_205 ; %bb.204: v_dual_mov_b32 v9, s10 :: v_dual_mov_b32 v10, v30 s_add_i32 s10, s8, s1 s_waitcnt vmcnt(0) v_add_co_u32 v3, vcc_lo, v5, s9 v_add_co_ci_u32_e32 v4, vcc_lo, s10, v6, vcc_lo v_dual_mov_b32 v11, 2 :: v_dual_mov_b32 v12, 1 global_store_b128 v[3:4], v[9:12], off offset:8 .LBB0_205: s_or_b32 exec_lo, exec_lo, s11 s_lshl_b64 s[6:7], s[6:7], 12 v_lshlrev_b64 v[9:10], 6, v[29:30] s_waitcnt vmcnt(0) v_add_co_u32 v4, vcc_lo, v7, s6 v_add_co_ci_u32_e32 v7, vcc_lo, s7, v8, vcc_lo s_mov_b32 s12, 0 s_delay_alu instid0(VALU_DEP_2) v_add_co_u32 v11, vcc_lo, v4, v9 s_mov_b32 s13, s12 s_mov_b32 s14, s12 s_mov_b32 s15, s12 v_bfe_u32 v3, v0, 20, 10 v_and_or_b32 v1, 0xffffff1d, v1, 34 v_add_co_ci_u32_e32 v12, vcc_lo, v7, v10, vcc_lo v_dual_mov_b32 v4, v30 :: v_dual_mov_b32 v7, s12 v_dual_mov_b32 v8, s13 :: v_dual_mov_b32 v9, s14 v_mov_b32_e32 v10, s15 s_clause 0x3 global_store_b128 v[11:12], v[1:4], off global_store_b128 v[11:12], v[7:10], off offset:16 global_store_b128 v[11:12], v[7:10], off offset:32 global_store_b128 v[11:12], v[7:10], off offset:48 s_and_saveexec_b32 s6, s0 s_cbranch_execz .LBB0_213 ; %bb.206: v_dual_mov_b32 v4, 0 :: v_dual_mov_b32 v9, s4 v_mov_b32_e32 v10, s5 s_clause 0x1 global_load_b64 v[11:12], v4, s[2:3] offset:32 glc global_load_b64 v[0:1], v4, s[2:3] offset:40 s_waitcnt vmcnt(0) v_readfirstlane_b32 s10, v0 v_readfirstlane_b32 s11, v1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1) s_and_b64 s[10:11], s[10:11], s[4:5] s_mul_i32 s7, s11, 24 s_mul_hi_u32 s11, s10, 24 s_mul_i32 s10, s10, 24 s_add_i32 s11, s11, s7 v_add_co_u32 v7, vcc_lo, v5, s10 v_add_co_ci_u32_e32 v8, vcc_lo, s11, v6, vcc_lo s_mov_b32 s7, exec_lo global_store_b64 v[7:8], v[11:12], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v4, v[9:12], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmpx_ne_u64_e64 v[2:3], v[11:12] s_cbranch_execz .LBB0_209 ; %bb.207: ; %.preheader1.i.i.i26.preheader s_mov_b32 s10, 0 .LBB0_208: ; %.preheader1.i.i.i26 ; =>This Inner Loop Header: Depth=1 v_dual_mov_b32 v0, s4 :: v_dual_mov_b32 v1, s5 s_sleep 1 global_store_b64 v[7:8], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[0:1], v4, v[0:3], s[2:3] offset:32 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[0:1], v[2:3] v_dual_mov_b32 v3, v1 :: v_dual_mov_b32 v2, v0 s_or_b32 s10, vcc_lo, s10 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s10 s_cbranch_execnz .LBB0_208 .LBB0_209: ; %Flow303 s_or_b32 exec_lo, exec_lo, s7 v_mov_b32_e32 v3, 0 s_mov_b32 s10, exec_lo s_mov_b32 s7, exec_lo v_mbcnt_lo_u32_b32 v2, s10, 0 global_load_b64 v[0:1], v3, s[2:3] offset:16 v_cmpx_eq_u32_e32 0, v2 s_cbranch_execz .LBB0_211 ; %bb.210: s_bcnt1_i32_b32 s10, s10 s_delay_alu instid0(SALU_CYCLE_1) v_mov_b32_e32 v2, s10 s_waitcnt vmcnt(0) global_atomic_add_u64 v[0:1], v[2:3], off offset:8 .LBB0_211: s_or_b32 exec_lo, exec_lo, s7 s_waitcnt vmcnt(0) global_load_b64 v[2:3], v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, 0, v[2:3] s_cbranch_vccnz .LBB0_213 ; %bb.212: global_load_b32 v0, v[0:1], off offset:24 v_mov_b32_e32 v1, 0 s_waitcnt vmcnt(0) v_readfirstlane_b32 s7, v0 s_waitcnt_vscnt null, 0x0 global_store_b64 v[2:3], v[0:1], off s_and_b32 m0, s7, 0xff s_sendmsg sendmsg(MSG_INTERRUPT) .LBB0_213: ; %Flow304 s_or_b32 exec_lo, exec_lo, s6 s_add_i32 s8, s8, s1 v_add_co_u32 v0, vcc_lo, v5, s9 v_add_co_ci_u32_e32 v1, vcc_lo, s8, v6, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v0, 20 v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo .LBB0_214: ; =>This Inner Loop Header: Depth=1 v_mov_b32_e32 v2, 1 s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_216 ; %bb.215: ; in Loop: Header=BB0_214 Depth=1 global_load_b32 v2, v[0:1], off glc s_waitcnt vmcnt(0) buffer_gl1_inv buffer_gl0_inv v_and_b32_e32 v2, 1, v2 .LBB0_216: ; in Loop: Header=BB0_214 Depth=1 s_or_b32 exec_lo, exec_lo, s1 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_readfirstlane_b32 s1, v2 s_cmp_eq_u32 s1, 0 s_cbranch_scc1 .LBB0_218 ; %bb.217: ; in Loop: Header=BB0_214 Depth=1 s_mov_b32 s1, 0 s_sleep 1 s_branch .LBB0_219 .LBB0_218: ; in Loop: Header=BB0_214 Depth=1 s_mov_b32 s1, -1 .LBB0_219: ; %Flow298 ; in Loop: Header=BB0_214 Depth=1 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s1 s_cbranch_vccnz .LBB0_214 ; %bb.220: s_and_saveexec_b32 s1, s0 s_cbranch_execz .LBB0_224 ; %bb.221: v_mov_b32_e32 v6, 0 s_clause 0x2 global_load_b64 v[2:3], v6, s[2:3] offset:40 global_load_b64 v[7:8], v6, s[2:3] offset:24 glc global_load_b64 v[4:5], v6, s[2:3] s_waitcnt vmcnt(2) v_add_co_u32 v9, vcc_lo, v2, 1 v_add_co_ci_u32_e32 v10, vcc_lo, 0, v3, vcc_lo s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, v9, s4 v_add_co_ci_u32_e32 v1, vcc_lo, s5, v10, vcc_lo s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_cmp_eq_u64_e32 vcc_lo, 0, v[0:1] v_dual_cndmask_b32 v1, v1, v10 :: v_dual_cndmask_b32 v0, v0, v9 v_and_b32_e32 v3, v1, v3 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2) v_and_b32_e32 v2, v0, v2 v_mul_lo_u32 v3, v3, 24 s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_mul_hi_u32 v9, v2, 24 v_mul_lo_u32 v2, v2, 24 v_add_nc_u32_e32 v3, v9, v3 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_3) v_add_co_u32 v4, vcc_lo, v4, v2 v_mov_b32_e32 v2, v7 v_add_co_ci_u32_e32 v5, vcc_lo, v5, v3, vcc_lo v_mov_b32_e32 v3, v8 global_store_b64 v[4:5], v[7:8], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[2:3], v6, v[0:3], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_ne_u64_e32 vcc_lo, v[2:3], v[7:8] s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_224 ; %bb.222: ; %.preheader.i.i.i25.preheader s_mov_b32 s0, 0 .LBB0_223: ; %.preheader.i.i.i25 ; =>This Inner Loop Header: Depth=1 s_sleep 1 global_store_b64 v[4:5], v[2:3], off s_waitcnt_vscnt null, 0x0 global_atomic_cmpswap_b64 v[7:8], v6, v[0:3], s[2:3] offset:24 glc s_waitcnt vmcnt(0) v_cmp_eq_u64_e32 vcc_lo, v[7:8], v[2:3] v_dual_mov_b32 v2, v7 :: v_dual_mov_b32 v3, v8 s_or_b32 s0, vcc_lo, s0 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s0 s_cbranch_execnz .LBB0_223 .LBB0_224: ; %__ockl_printf_append_args.exit29 s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z15print_threadIdsv .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 256 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 2 .amdhsa_next_free_vgpr 33 .amdhsa_next_free_sgpr 18 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z15print_threadIdsv, .Lfunc_end0-_Z15print_threadIdsv ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 9404 ; NumSgprs: 20 ; NumVgprs: 33 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 4 ; NumSGPRsForWavesPerEU: 20 ; NumVGPRsForWavesPerEU: 33 ; Occupancy: 16 ; WaveLimiterHint : 1 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 2 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type .str,@object ; @.str .section .rodata.str1.1,"aMS",@progbits,1 .str: .asciz "threadIdx.x : %d threadIdx.y : %d threadIdx.z : %d\n" .size .str, 52 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 4 .value_kind: hidden_block_count_x - .offset: 4 .size: 4 .value_kind: hidden_block_count_y - .offset: 8 .size: 4 .value_kind: hidden_block_count_z - .offset: 12 .size: 2 .value_kind: hidden_group_size_x - .offset: 14 .size: 2 .value_kind: hidden_group_size_y - .offset: 16 .size: 2 .value_kind: hidden_group_size_z - .offset: 18 .size: 2 .value_kind: hidden_remainder_x - .offset: 20 .size: 2 .value_kind: hidden_remainder_y - .offset: 22 .size: 2 .value_kind: hidden_remainder_z - .offset: 40 .size: 8 .value_kind: hidden_global_offset_x - .offset: 48 .size: 8 .value_kind: hidden_global_offset_y - .offset: 56 .size: 8 .value_kind: hidden_global_offset_z - .offset: 64 .size: 2 .value_kind: hidden_grid_dims - .offset: 80 .size: 8 .value_kind: hidden_hostcall_buffer .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 256 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z15print_threadIdsv .private_segment_fixed_size: 0 .sgpr_count: 20 .sgpr_spill_count: 0 .symbol: _Z15print_threadIdsv.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 33 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
20296c74702fa480086459a4c5ed8ed908e8a7f4
#include<iostream> #include<cstdlib> #include<fstream> #include<string> #include<sys/time.h> //#define debug typedef unsigned long long int UINT; using namespace std; __device__ int s(int a, int b){ return a==b?3:-3; } __global__ void GPU(int *dev_table, int *dev_arr1, int *dev_arr2, int startIdx, int curjobs, const int rowsize, int startx, int starty){ int thread = blockIdx.x * blockDim.x + threadIdx.x; if (thread < curjobs){ int idx = startIdx + (thread * rowsize - thread); int x = startx - thread; int y = starty + thread; dev_table[idx] = max(dev_table[idx-1]-2, max(dev_table[idx-rowsize]-2, max(dev_table[idx-rowsize-1] + s(dev_arr1[x], dev_arr2[y]), 0))); } // __threadfence(); } void checkGPUError(cudaError err){ if (cudaSuccess != err){ printf("CUDA error in file %s, in line %i: %s\n", __FILE__, __LINE__, cudaGetErrorString(err)); exit(EXIT_FAILURE); } } int SW(int n1, int n2, int *arr1, int *arr2){ int last; int paddsize = 1; int rowsize = paddsize + n2; int colsize = paddsize + n1; int *dev_table, *dev_arr1, *dev_arr2; int *table; table = new int[colsize * rowsize]; size_t freeMem, totalMem; cudaMemGetInfo(&freeMem, &totalMem); int tablesize = colsize * rowsize; cout << "current GPU memory info FREE: " << freeMem << " Bytes, Total: " << totalMem << " Bytes."; cout << "colsize: " << colsize << ", rowsize: " << rowsize << ", allocates: " << tablesize * sizeof(int)<< " Bytes." << endl; cudaError err = cudaMalloc(&dev_table, tablesize * sizeof(int)); checkGPUError(err); cudaMalloc(&dev_arr1, n1*sizeof(int)); cudaMalloc(&dev_arr2, n2*sizeof(int)); cudaMemset(dev_table, 0, tablesize * sizeof(int)); cudaMemcpy(dev_arr1, arr1, n1*sizeof(int), cudaMemcpyHostToDevice); cudaMemcpy(dev_arr2, arr2, n2*sizeof(int), cudaMemcpyHostToDevice); int maxthreads = min(n1, n2); int maxlevel = n1 + n2 - 1; int curlevel = 1; int curjobs = 1; int startx, starty; int threadPerBlock = 32, blockPerGrid; cudaDeviceSetCacheConfig(cudaFuncCachePreferL1); //suppose n2 is the row size and the longer array while(curlevel <= maxlevel){ // cout << "level: " << curlevel << endl; int startIdx; if (curlevel <= n2){ startIdx = curlevel - 1; curjobs = curlevel; startx = startIdx; starty = 0; } else{ startIdx = n2 - 1 + rowsize * (curlevel - n2); curjobs = 2 * n2 - curlevel; startx = n2 - 1; starty = curlevel - n2; } int numthreads = (curjobs + 31) / 32; numthreads *= 32; blockPerGrid = (numthreads + threadPerBlock - 1) / threadPerBlock; GPU<<<blockPerGrid, threadPerBlock>>>(&dev_table[paddsize*rowsize+paddsize], dev_arr1, dev_arr2, startIdx, curjobs, rowsize, startx, starty); cudaDeviceSynchronize(); curlevel++; } cudaMemcpy(&last, &dev_table[tablesize-1], sizeof(int), cudaMemcpyDeviceToHost); #ifdef debug cudaMemcpy(table, dev_table, (n1+paddsize)*rowsize*sizeof(int), cudaMemcpyDeviceToHost); //display table cout << "full table: " << endl; for (int i=0; i<n1+paddsize; i++){ for (int j=0; j<n2+paddsize; j++){ cout << table[i * rowsize + j] << " "; } cout << endl; } #endif cudaFree(dev_arr1); cudaFree(dev_arr2); cudaFree(dev_table); delete[] table; return last; }
.file "tmpxft_00364571_00000000-6_GPU.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB3771: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE3771: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z1sii .type _Z1sii, @function _Z1sii: .LFB3766: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE3766: .size _Z1sii, .-_Z1sii .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "/home/ubuntu/Datasets/stackv2/train-structured/zzzhe1990/GPUMemEfficient/master/SmithWaterman/GPU.cu" .LC1: .string "CUDA error in file %s, in line %i: %s\n" .text .globl _Z13checkGPUError9cudaError .type _Z13checkGPUError9cudaError, @function _Z13checkGPUError9cudaError: .LFB3767: .cfi_startproc endbr64 testl %edi, %edi je .L4 pushq %rax .cfi_def_cfa_offset 16 call cudaGetErrorString@PLT movl $2, %edi movl $33, %ecx leaq .LC0(%rip), %rdx movq %rax, %r8 leaq .LC1(%rip), %rsi xorl %eax, %eax call __printf_chk@PLT movl $1, %edi call exit@PLT .L4: .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3767: .size _Z13checkGPUError9cudaError, .-_Z13checkGPUError9cudaError .globl _Z31__device_stub__Z3GPUPiS_S_iiiiiPiS_S_iiiii .type _Z31__device_stub__Z3GPUPiS_S_iiiiiPiS_S_iiiii, @function _Z31__device_stub__Z3GPUPiS_S_iiiiiPiS_S_iiiii: .LFB3793: .cfi_startproc endbr64 subq $200, %rsp .cfi_def_cfa_offset 208 movq %rdi, 40(%rsp) leaq 72(%rsp), %rdi movq %rsi, 32(%rsp) leaq 84(%rsp), %rsi movq %rdx, 24(%rsp) leaq 56(%rsp), %rdx movl %ecx, 20(%rsp) leaq 64(%rsp), %rcx movl %r8d, 16(%rsp) movl %r9d, 12(%rsp) movq %fs:40, %rax movq %rax, 184(%rsp) xorl %eax, %eax leaq 40(%rsp), %rax movl $1, 80(%rsp) movq %rax, 120(%rsp) leaq 32(%rsp), %rax movq %rax, 128(%rsp) leaq 24(%rsp), %rax movq %rax, 136(%rsp) leaq 20(%rsp), %rax movq %rax, 144(%rsp) leaq 16(%rsp), %rax movq %rax, 152(%rsp) leaq 12(%rsp), %rax movq %rax, 160(%rsp) leaq 208(%rsp), %rax movq %rax, 168(%rsp) leaq 216(%rsp), %rax movq %rax, 176(%rsp) movabsq $4294967297, %rax movq %rax, 72(%rsp) movq %rax, 84(%rsp) movl $1, 92(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L10 pushq 64(%rsp) .cfi_def_cfa_offset 216 leaq _Z3GPUPiS_S_iiiii(%rip), %rdi pushq 64(%rsp) .cfi_def_cfa_offset 224 movq 100(%rsp), %rcx movl 108(%rsp), %r8d movq 88(%rsp), %rsi movl 96(%rsp), %edx leaq 136(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 216 popq %rdx .cfi_def_cfa_offset 208 .L10: movq 184(%rsp), %rax subq %fs:40, %rax je .L12 call __stack_chk_fail@PLT .L12: addq $200, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3793: .size _Z31__device_stub__Z3GPUPiS_S_iiiiiPiS_S_iiiii, .-_Z31__device_stub__Z3GPUPiS_S_iiiiiPiS_S_iiiii .globl _Z3GPUPiS_S_iiiii .type _Z3GPUPiS_S_iiiii, @function _Z3GPUPiS_S_iiiii: .LFB3794: .cfi_startproc endbr64 jmp _Z31__device_stub__Z3GPUPiS_S_iiiiiPiS_S_iiiii .cfi_endproc .LFE3794: .size _Z3GPUPiS_S_iiiii, .-_Z3GPUPiS_S_iiiii .section .rodata.str1.1 .LC2: .string "current GPU memory info FREE: " .LC3: .string " Bytes, Total: " .LC4: .string " Bytes." .LC5: .string "colsize: " .LC6: .string ", rowsize: " .LC7: .string ", allocates: " .text .globl _Z2SWiiPiS_ .type _Z2SWiiPiS_, @function _Z2SWiiPiS_: .LFB3768: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 leal 1(%rsi), %r14d pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 leal 1(%rdi), %r12d pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 subq $136, %rsp .cfi_def_cfa_offset 192 movq %rcx, 16(%rsp) movabsq $2305843009213693950, %rcx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax movl %r14d, %eax imull %r12d, %eax cltq cmpq %rax, %rcx jb .L16 movl %esi, %ebx movl %edi, %ebp leaq _ZSt4cout(%rip), %r13 salq $2, %rax leaq 88(%rsp), %rsi leaq 80(%rsp), %rdi movq %rdx, %r15 movq %rax, 8(%rsp) call cudaMemGetInfo@PLT movq %r13, %rdi leaq .LC2(%rip), %rsi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq 80(%rsp), %rsi movq %rax, %rdi call _ZNSo9_M_insertImEERSoT_@PLT leaq .LC3(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq 88(%rsp), %rsi movq %rax, %rdi call _ZNSo9_M_insertImEERSoT_@PLT leaq .LC4(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %r13, %rdi leaq .LC5(%rip), %rsi movslq %ebp, %r13 call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl %r12d, %esi salq $2, %r13 movslq %ebx, %r12 movq %rax, %rdi salq $2, %r12 call _ZNSolsEi@PLT leaq .LC6(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movl %r14d, %esi movq %rax, %rdi call _ZNSolsEi@PLT leaq .LC7(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq 8(%rsp), %rsi movq %rax, %rdi call _ZNSo9_M_insertImEERSoT_@PLT leaq .LC4(%rip), %rsi movq %rax, %rdi call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc@PLT movq %rax, %rdi call _ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_@PLT movq 8(%rsp), %rsi leaq 56(%rsp), %rdi call cudaMalloc@PLT movl %eax, %edi call _Z13checkGPUError9cudaError movq %r13, %rsi leaq 64(%rsp), %rdi call cudaMalloc@PLT movq %r12, %rsi leaq 72(%rsp), %rdi call cudaMalloc@PLT movq 8(%rsp), %rdx movq 56(%rsp), %rdi xorl %esi, %esi call cudaMemset@PLT movq 64(%rsp), %rdi movq %r13, %rdx movq %r15, %rsi movl $1, %ecx call cudaMemcpy@PLT movq 16(%rsp), %rsi movq 72(%rsp), %rdi movq %r12, %rdx movl $1, %ecx movl $1, %r12d call cudaMemcpy@PLT leal (%rbx,%rbp), %eax movl $2, %edi movl $1, %ebp movl %eax, 28(%rsp) subl %ebx, %ebp call cudaDeviceSetCacheConfig@PLT leal 2(%rbx), %eax cltq salq $2, %rax movq %rax, 32(%rsp) movl %r14d, %eax imull %ebp, %eax leal -1(%rbx,%rax), %r13d jmp .L17 .L16: movq 120(%rsp), %rax subq %fs:40, %rax jne .L25 call __cxa_throw_bad_array_new_length@PLT .L22: cmpl %ebx, %r12d jg .L19 leal -1(%r12), %r15d movl %r12d, %r11d xorl %r10d, %r10d movl %r15d, 16(%rsp) .L20: movl $134217729, %eax movl $32, %ecx xorl %r9d, %r9d xorl %r8d, %r8d salq $5, %rax movl %r10d, 44(%rsp) movq %rax, 108(%rsp) leal 31(%r11), %eax cltd movl %r11d, 40(%rsp) idivl %ecx movl $1, 116(%rsp) sall $5, %eax addl $31, %eax cltd idivl %ecx movl $134217729, %edx movl $1, %ecx salq $5, %rdx movl %eax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 100(%rsp) movq 96(%rsp), %rdi movl 104(%rsp), %esi call __cudaPushCallConfiguration@PLT movl 40(%rsp), %r11d movl 44(%rsp), %r10d testl %eax, %eax jne .L21 movq 32(%rsp), %rdi addq 56(%rsp), %rdi pushq %r10 .cfi_def_cfa_offset 200 movl %r14d, %r9d pushq %r15 .cfi_def_cfa_offset 208 movl 32(%rsp), %ecx movl %r11d, %r8d movq 88(%rsp), %rdx movq 80(%rsp), %rsi call _Z31__device_stub__Z3GPUPiS_S_iiiiiPiS_S_iiiii popq %rax .cfi_def_cfa_offset 200 popq %rdx .cfi_def_cfa_offset 192 .L21: call cudaDeviceSynchronize@PLT incl %r12d incl %ebp addl %r14d, %r13d .L17: cmpl %r12d, 28(%rsp) jg .L22 jmp .L26 .L19: movl %ebx, %r11d movl %r13d, 16(%rsp) leal -1(%rbx), %r15d movl %ebp, %r10d subl %ebp, %r11d jmp .L20 .L26: movq 56(%rsp), %rax movq 8(%rsp), %rbx movl $2, %ecx movl $4, %edx leaq 108(%rsp), %rdi leaq -4(%rax,%rbx), %rsi call cudaMemcpy@PLT movq 64(%rsp), %rdi call cudaFree@PLT movq 72(%rsp), %rdi call cudaFree@PLT movq 56(%rsp), %rdi call cudaFree@PLT movl 108(%rsp), %eax movq 120(%rsp), %rdx subq %fs:40, %rdx je .L23 .L25: call __stack_chk_fail@PLT .L23: addq $136, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3768: .size _Z2SWiiPiS_, .-_Z2SWiiPiS_ .section .rodata.str1.1 .LC8: .string "_Z3GPUPiS_S_iiiii" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB3796: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC8(%rip), %rdx movq %rax, %rdi leaq _Z3GPUPiS_S_iiiii(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE3796: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z3GPUPiS_S_iiiii .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0030*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x001fca00078e0203 */ /*0040*/ ISETP.GE.AND P0, PT, R0, c[0x0][0x17c], PT ; /* 0x00005f0000007a0c */ /* 0x000fda0003f06270 */ /*0050*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0060*/ IADD3 R8, -R0.reuse, c[0x0][0x184], RZ ; /* 0x0000610000087a10 */ /* 0x040fe20007ffe1ff */ /*0070*/ IMAD.MOV.U32 R3, RZ, RZ, 0x4 ; /* 0x00000004ff037424 */ /* 0x000fe200078e00ff */ /*0080*/ IADD3 R10, R0.reuse, c[0x0][0x188], RZ ; /* 0x00006200000a7a10 */ /* 0x040fe20007ffe0ff */ /*0090*/ IMAD R2, R0, c[0x0][0x180], -R0 ; /* 0x0000600000027a24 */ /* 0x000fe200078e0a00 */ /*00a0*/ ULDC UR4, c[0x0][0x180] ; /* 0x0000600000047ab9 */ /* 0x000fe20000000800 */ /*00b0*/ IMAD.WIDE R8, R8, R3.reuse, c[0x0][0x168] ; /* 0x00005a0008087625 */ /* 0x080fe200078e0203 */ /*00c0*/ ULOP3.LUT UR4, URZ, UR4, URZ, 0x33, !UPT ; /* 0x000000043f047292 */ /* 0x000fe4000f8e333f */ /*00d0*/ IADD3 R2, R2, c[0x0][0x178], RZ ; /* 0x00005e0002027a10 */ /* 0x000fe20007ffe0ff */ /*00e0*/ IMAD.WIDE R10, R10, R3, c[0x0][0x170] ; /* 0x00005c000a0a7625 */ /* 0x000fe200078e0203 */ /*00f0*/ ULDC.64 UR6, c[0x0][0x118] ; /* 0x0000460000067ab9 */ /* 0x000fc40000000a00 */ /*0100*/ LDG.E R9, [R8.64] ; /* 0x0000000608097981 */ /* 0x000ea2000c1e1900 */ /*0110*/ IADD3 R6, R2, UR4, RZ ; /* 0x0000000402067c10 */ /* 0x000fc6000fffe0ff */ /*0120*/ LDG.E R10, [R10.64] ; /* 0x000000060a0a7981 */ /* 0x000ea2000c1e1900 */ /*0130*/ IADD3 R4, R2, -c[0x0][0x180], RZ ; /* 0x8000600002047a10 */ /* 0x000fe20007ffe0ff */ /*0140*/ IMAD.WIDE R6, R6, R3, c[0x0][0x160] ; /* 0x0000580006067625 */ /* 0x000fc800078e0203 */ /*0150*/ IMAD.WIDE R4, R4, R3.reuse, c[0x0][0x160] ; /* 0x0000580004047625 */ /* 0x080fe400078e0203 */ /*0160*/ LDG.E R6, [R6.64] ; /* 0x0000000606067981 */ /* 0x000ee4000c1e1900 */ /*0170*/ IMAD.WIDE R2, R2, R3, c[0x0][0x160] ; /* 0x0000580002027625 */ /* 0x000fe400078e0203 */ /*0180*/ LDG.E R4, [R4.64] ; /* 0x0000000604047981 */ /* 0x000f28000c1e1900 */ /*0190*/ LDG.E R0, [R2.64+-0x4] ; /* 0xfffffc0602007981 */ /* 0x000f62000c1e1900 */ /*01a0*/ ISETP.NE.AND P0, PT, R9, R10, PT ; /* 0x0000000a0900720c */ /* 0x004fc40003f05270 */ /*01b0*/ IADD3 R9, R6, 0x3, RZ ; /* 0x0000000306097810 */ /* 0x008fe40007ffe0ff */ /*01c0*/ IADD3 R8, R4, -0x2, RZ ; /* 0xfffffffe04087810 */ /* 0x010fd20007ffe0ff */ /*01d0*/ @P0 IADD3 R9, R6, -0x3, RZ ; /* 0xfffffffd06090810 */ /* 0x000fe40007ffe0ff */ /*01e0*/ IADD3 R0, R0, -0x2, RZ ; /* 0xfffffffe00007810 */ /* 0x020fe40007ffe0ff */ /*01f0*/ IMNMX R9, RZ, R9, !PT ; /* 0x00000009ff097217 */ /* 0x000fc80007800200 */ /*0200*/ IMNMX R9, R8, R9, !PT ; /* 0x0000000908097217 */ /* 0x000fc80007800200 */ /*0210*/ IMNMX R9, R0, R9, !PT ; /* 0x0000000900097217 */ /* 0x000fca0007800200 */ /*0220*/ STG.E [R2.64], R9 ; /* 0x0000000902007986 */ /* 0x000fe2000c101906 */ /*0230*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0240*/ BRA 0x240; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0250*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0260*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0270*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0280*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0290*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*02f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include<iostream> #include<cstdlib> #include<fstream> #include<string> #include<sys/time.h> //#define debug typedef unsigned long long int UINT; using namespace std; __device__ int s(int a, int b){ return a==b?3:-3; } __global__ void GPU(int *dev_table, int *dev_arr1, int *dev_arr2, int startIdx, int curjobs, const int rowsize, int startx, int starty){ int thread = blockIdx.x * blockDim.x + threadIdx.x; if (thread < curjobs){ int idx = startIdx + (thread * rowsize - thread); int x = startx - thread; int y = starty + thread; dev_table[idx] = max(dev_table[idx-1]-2, max(dev_table[idx-rowsize]-2, max(dev_table[idx-rowsize-1] + s(dev_arr1[x], dev_arr2[y]), 0))); } // __threadfence(); } void checkGPUError(hipError_t err){ if (hipSuccess != err){ printf("CUDA error in file %s, in line %i: %s\n", __FILE__, __LINE__, hipGetErrorString(err)); exit(EXIT_FAILURE); } } int SW(int n1, int n2, int *arr1, int *arr2){ int last; int paddsize = 1; int rowsize = paddsize + n2; int colsize = paddsize + n1; int *dev_table, *dev_arr1, *dev_arr2; int *table; table = new int[colsize * rowsize]; size_t freeMem, totalMem; hipMemGetInfo(&freeMem, &totalMem); int tablesize = colsize * rowsize; cout << "current GPU memory info FREE: " << freeMem << " Bytes, Total: " << totalMem << " Bytes."; cout << "colsize: " << colsize << ", rowsize: " << rowsize << ", allocates: " << tablesize * sizeof(int)<< " Bytes." << endl; hipError_t err = hipMalloc(&dev_table, tablesize * sizeof(int)); checkGPUError(err); hipMalloc(&dev_arr1, n1*sizeof(int)); hipMalloc(&dev_arr2, n2*sizeof(int)); hipMemset(dev_table, 0, tablesize * sizeof(int)); hipMemcpy(dev_arr1, arr1, n1*sizeof(int), hipMemcpyHostToDevice); hipMemcpy(dev_arr2, arr2, n2*sizeof(int), hipMemcpyHostToDevice); int maxthreads = min(n1, n2); int maxlevel = n1 + n2 - 1; int curlevel = 1; int curjobs = 1; int startx, starty; int threadPerBlock = 32, blockPerGrid; hipDeviceSetCacheConfig(hipFuncCachePreferL1); //suppose n2 is the row size and the longer array while(curlevel <= maxlevel){ // cout << "level: " << curlevel << endl; int startIdx; if (curlevel <= n2){ startIdx = curlevel - 1; curjobs = curlevel; startx = startIdx; starty = 0; } else{ startIdx = n2 - 1 + rowsize * (curlevel - n2); curjobs = 2 * n2 - curlevel; startx = n2 - 1; starty = curlevel - n2; } int numthreads = (curjobs + 31) / 32; numthreads *= 32; blockPerGrid = (numthreads + threadPerBlock - 1) / threadPerBlock; GPU<<<blockPerGrid, threadPerBlock>>>(&dev_table[paddsize*rowsize+paddsize], dev_arr1, dev_arr2, startIdx, curjobs, rowsize, startx, starty); hipDeviceSynchronize(); curlevel++; } hipMemcpy(&last, &dev_table[tablesize-1], sizeof(int), hipMemcpyDeviceToHost); #ifdef debug hipMemcpy(table, dev_table, (n1+paddsize)*rowsize*sizeof(int), hipMemcpyDeviceToHost); //display table cout << "full table: " << endl; for (int i=0; i<n1+paddsize; i++){ for (int j=0; j<n2+paddsize; j++){ cout << table[i * rowsize + j] << " "; } cout << endl; } #endif hipFree(dev_arr1); hipFree(dev_arr2); hipFree(dev_table); delete[] table; return last; }
.text .file "GPU.hip" # Start of file scope inline assembly .globl _ZSt21ios_base_library_initv # End of file scope inline assembly .globl _Z18__device_stub__GPUPiS_S_iiiii # -- Begin function _Z18__device_stub__GPUPiS_S_iiiii .type _Z18__device_stub__GPUPiS_S_iiiii,@function _Z18__device_stub__GPUPiS_S_iiiii: # @_Z18__device_stub__GPUPiS_S_iiiii .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $160, %rsp .cfi_def_cfa_offset 208 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 56(%rsp), %rax movq %rdi, (%rax) leaq 48(%rsp), %rdi movq %rsi, (%rdi) leaq 40(%rsp), %rsi movq %rdx, (%rsi) leaq 20(%rsp), %rdx movl %ecx, (%rdx) leaq 16(%rsp), %rcx movl %r8d, (%rcx) leaq 12(%rsp), %r8 movl %r9d, (%r8) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) movq %r8, 40(%rbx) leaq 208(%rsp), %rax movq %rax, 48(%rbx) leaq 216(%rsp), %rax movq %rax, 56(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 32(%rsp), %r12 leaq 24(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z3GPUPiS_S_iiiii, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $176, %rsp .cfi_adjust_cfa_offset -176 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size _Z18__device_stub__GPUPiS_S_iiiii, .Lfunc_end0-_Z18__device_stub__GPUPiS_S_iiiii .cfi_endproc # -- End function .globl _Z13checkGPUError10hipError_t # -- Begin function _Z13checkGPUError10hipError_t .type _Z13checkGPUError10hipError_t,@function _Z13checkGPUError10hipError_t: # @_Z13checkGPUError10hipError_t .cfi_startproc # %bb.0: testl %edi, %edi jne .LBB1_2 # %bb.1: retq .LBB1_2: pushq %rax .cfi_def_cfa_offset 16 callq hipGetErrorString movl $.L.str, %edi movl $.L.str.1, %esi movl $35, %edx movq %rax, %rcx xorl %eax, %eax callq printf movl $1, %edi callq exit .Lfunc_end1: .size _Z13checkGPUError10hipError_t, .Lfunc_end1-_Z13checkGPUError10hipError_t .cfi_endproc # -- End function .globl _Z2SWiiPiS_ # -- Begin function _Z2SWiiPiS_ .type _Z2SWiiPiS_,@function _Z2SWiiPiS_: # @_Z2SWiiPiS_ .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r13 .cfi_def_cfa_offset 40 pushq %r12 .cfi_def_cfa_offset 48 pushq %rbx .cfi_def_cfa_offset 56 subq $120, %rsp .cfi_def_cfa_offset 176 .cfi_offset %rbx, -56 .cfi_offset %r12, -48 .cfi_offset %r13, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rcx, 16(%rsp) # 8-byte Spill movq %rdx, 32(%rsp) # 8-byte Spill movl %esi, %ebx # kill: def $edi killed $edi def $rdi movq %rdi, 24(%rsp) # 8-byte Spill leal 1(%rbx), %ebp leal 1(%rdi), %r13d movl %ebp, %eax imull %r13d, %eax movslq %eax, %r12 leaq 112(%rsp), %r14 leaq 104(%rsp), %r15 movq %r14, %rdi movq %r15, %rsi callq hipMemGetInfo movl $_ZSt4cout, %edi movl $.L.str.2, %esi movl $30, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq (%r14), %rsi movl $_ZSt4cout, %edi callq _ZNSo9_M_insertImEERSoT_ movq %rax, %r14 movl $.L.str.3, %esi movl $15, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq (%r15), %rsi movq %r14, %rdi callq _ZNSo9_M_insertImEERSoT_ movl $.L.str.4, %esi movl $7, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl $.L.str.5, %esi movl $9, %edx callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movl $_ZSt4cout, %edi movl %r13d, %esi callq _ZNSolsEi movq %rax, %r14 movl $.L.str.6, %esi movl $11, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %r14, %rdi movl %ebp, 12(%rsp) # 4-byte Spill movl %ebp, %esi callq _ZNSolsEi movq %rax, %r14 movl $.L.str.7, %esi movl $13, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq %r12, 72(%rsp) # 8-byte Spill leaq (,%r12,4), %r12 movq %r14, %rdi movq %r12, %rsi callq _ZNSo9_M_insertImEERSoT_ movq %rax, %r14 movl $.L.str.4, %esi movl $7, %edx movq %rax, %rdi callq _ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l movq (%r14), %rax movq -24(%rax), %rdi addq %r14, %rdi movl $10, %esi callq _ZNKSt9basic_iosIcSt11char_traitsIcEE5widenEc movsbl %al, %esi movq %r14, %rdi callq _ZNSo3putEc movq %rax, %rdi callq _ZNSo5flushEv leaq 56(%rsp), %rbp movq %rbp, %rdi movq %r12, %rsi callq hipMalloc movl %eax, %edi callq _Z13checkGPUError10hipError_t movslq 24(%rsp), %r13 # 4-byte Folded Reload leaq (,%r13,4), %r15 leaq 48(%rsp), %rdi movq %r15, %rsi callq hipMalloc movslq %ebx, %rax movq %rax, 80(%rsp) # 8-byte Spill leaq (,%rax,4), %r14 leaq 40(%rsp), %rdi movq %r14, %rsi callq hipMalloc movq (%rbp), %rdi xorl %esi, %esi movq %r12, %rdx callq hipMemset leaq 48(%rsp), %rax movq (%rax), %rdi movl $1, %r12d movq 32(%rsp), %rsi # 8-byte Reload movq %r15, %rdx movl $1, %ecx callq hipMemcpy leaq 40(%rsp), %rax movq (%rax), %rdi movq 16(%rsp), %rsi # 8-byte Reload movq %r14, %rdx movl $1, %ecx callq hipMemcpy movq %rbx, 16(%rsp) # 8-byte Spill addl %ebx, %r13d movl $2, %edi callq hipDeviceSetCacheConfig movq %r13, 32(%rsp) # 8-byte Spill cmpl $2, %r13d jl .LBB2_8 # %bb.1: # %.lr.ph movabsq $4294967296, %rdx # imm = 0x100000000 movq 16(%rsp), %rcx # 8-byte Reload leal -1(%rcx), %eax movl %eax, 68(%rsp) # 4-byte Spill leal (%rcx,%rcx), %eax movl %eax, 64(%rsp) # 4-byte Spill movl %ecx, %eax negl %eax movq %rax, 88(%rsp) # 8-byte Spill movl $1, %eax subl %ecx, %eax imull 12(%rsp), %eax # 4-byte Folded Reload leal (%rcx,%rax), %r15d decl %r15d leaq 32(%rdx), %rax movq %rax, 24(%rsp) # 8-byte Spill .LBB2_2: # =>This Inner Loop Header: Depth=1 cmpl 16(%rsp), %r12d # 4-byte Folded Reload jle .LBB2_3 # %bb.4: # in Loop: Header=BB2_2 Depth=1 movq 88(%rsp), %rax # 8-byte Reload leal (%rax,%r12), %r13d movl 64(%rsp), %eax # 4-byte Reload movl %eax, %ebx subl %r12d, %ebx movl %r15d, %ebp movl 68(%rsp), %eax # 4-byte Reload movl %eax, %r14d jmp .LBB2_5 .LBB2_3: # in Loop: Header=BB2_2 Depth=1 leal -1(%r12), %ebp xorl %r13d, %r13d movl %ebp, %r14d movl %r12d, %ebx .LBB2_5: # in Loop: Header=BB2_2 Depth=1 leal 31(%rbx), %eax leal 62(%rbx), %edi testl %eax, %eax cmovnsl %eax, %edi andl $-32, %edi leal 31(%rdi), %eax addl $62, %edi testl %eax, %eax cmovnsl %eax, %edi sarl $5, %edi movabsq $4294967296, %rax # imm = 0x100000000 orq %rax, %rdi movl $1, %esi movq 24(%rsp), %rdx # 8-byte Reload movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB2_7 # %bb.6: # in Loop: Header=BB2_2 Depth=1 movq 56(%rsp), %rax movq 80(%rsp), %rcx # 8-byte Reload leaq (%rax,%rcx,4), %rdi addq $8, %rdi movq 48(%rsp), %rsi movq 40(%rsp), %rdx movl %ebp, %ecx movl %ebx, %r8d movl 12(%rsp), %r9d # 4-byte Reload pushq %r13 .cfi_adjust_cfa_offset 8 pushq %r14 .cfi_adjust_cfa_offset 8 callq _Z18__device_stub__GPUPiS_S_iiiii addq $16, %rsp .cfi_adjust_cfa_offset -16 .LBB2_7: # in Loop: Header=BB2_2 Depth=1 callq hipDeviceSynchronize incl %r12d addl 12(%rsp), %r15d # 4-byte Folded Reload cmpl %r12d, 32(%rsp) # 4-byte Folded Reload jne .LBB2_2 .LBB2_8: # %._crit_edge movq 56(%rsp), %rax movq 72(%rsp), %rcx # 8-byte Reload leaq (%rax,%rcx,4), %rsi addq $-4, %rsi leaq 100(%rsp), %rbx movl $4, %edx movq %rbx, %rdi movl $2, %ecx callq hipMemcpy movq 48(%rsp), %rdi callq hipFree movq 40(%rsp), %rdi callq hipFree movq 56(%rsp), %rdi callq hipFree movl (%rbx), %eax addq $120, %rsp .cfi_def_cfa_offset 56 popq %rbx .cfi_def_cfa_offset 48 popq %r12 .cfi_def_cfa_offset 40 popq %r13 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .Lfunc_end2: .size _Z2SWiiPiS_, .Lfunc_end2-_Z2SWiiPiS_ .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB3_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB3_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z3GPUPiS_S_iiiii, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end3: .size __hip_module_ctor, .Lfunc_end3-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB4_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB4_2: retq .Lfunc_end4: .size __hip_module_dtor, .Lfunc_end4-__hip_module_dtor .cfi_endproc # -- End function .type _Z3GPUPiS_S_iiiii,@object # @_Z3GPUPiS_S_iiiii .section .rodata,"a",@progbits .globl _Z3GPUPiS_S_iiiii .p2align 3, 0x0 _Z3GPUPiS_S_iiiii: .quad _Z18__device_stub__GPUPiS_S_iiiii .size _Z3GPUPiS_S_iiiii, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "CUDA error in file %s, in line %i: %s\n" .size .L.str, 39 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "/home/ubuntu/Datasets/stackv2/train-structured-repos-hip-sm89/zzzhe1990/GPUMemEfficient/master/SmithWaterman/GPU.hip" .size .L.str.1, 117 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "current GPU memory info FREE: " .size .L.str.2, 31 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz " Bytes, Total: " .size .L.str.3, 16 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz " Bytes." .size .L.str.4, 8 .type .L.str.5,@object # @.str.5 .L.str.5: .asciz "colsize: " .size .L.str.5, 10 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz ", rowsize: " .size .L.str.6, 12 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz ", allocates: " .size .L.str.7, 14 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z3GPUPiS_S_iiiii" .size .L__unnamed_1, 18 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z18__device_stub__GPUPiS_S_iiiii .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym _Z3GPUPiS_S_iiiii .addrsig_sym _ZSt4cout .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z3GPUPiS_S_iiiii ; -- Begin function _Z3GPUPiS_S_iiiii .globl _Z3GPUPiS_S_iiiii .p2align 8 .type _Z3GPUPiS_S_iiiii,@function _Z3GPUPiS_S_iiiii: ; @_Z3GPUPiS_S_iiiii ; %bb.0: s_clause 0x1 s_load_b32 s2, s[0:1], 0x3c s_load_b128 s[8:11], s[0:1], 0x18 s_waitcnt lgkmcnt(0) s_and_b32 s2, s2, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s2, v[0:1] s_mov_b32 s2, exec_lo v_cmpx_gt_i32_e64 s9, v1 s_cbranch_execz .LBB0_2 ; %bb.1: s_clause 0x1 s_load_b32 s2, s[0:1], 0x28 s_load_b128 s[4:7], s[0:1], 0x0 v_sub_nc_u32_e32 v2, s11, v1 s_load_b64 s[0:1], s[0:1], 0x10 s_add_i32 s3, s10, -1 s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_mad_u64_u32 v[4:5], null, v1, s3, s[8:9] v_ashrrev_i32_e32 v3, 31, v2 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3) v_lshlrev_b64 v[2:3], 2, v[2:3] v_subrev_nc_u32_e32 v0, s10, v4 v_ashrrev_i32_e32 v5, 31, v4 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_4) | instid1(VALU_DEP_3) v_lshlrev_b64 v[4:5], 2, v[4:5] s_waitcnt lgkmcnt(0) v_add_nc_u32_e32 v6, s2, v1 v_add_co_u32 v2, vcc_lo, s6, v2 v_add_co_ci_u32_e32 v3, vcc_lo, s7, v3, vcc_lo v_ashrrev_i32_e32 v7, 31, v6 v_ashrrev_i32_e32 v1, 31, v0 global_load_b32 v8, v[2:3], off v_lshlrev_b64 v[6:7], 2, v[6:7] v_lshlrev_b64 v[0:1], 2, v[0:1] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v2, vcc_lo, s0, v6 v_add_co_ci_u32_e32 v3, vcc_lo, s1, v7, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v0, vcc_lo, s4, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s5, v1, vcc_lo global_load_b32 v6, v[2:3], off v_add_co_u32 v2, vcc_lo, s4, v4 v_add_co_ci_u32_e32 v3, vcc_lo, s5, v5, vcc_lo s_clause 0x1 global_load_b64 v[0:1], v[0:1], off offset:-4 global_load_b32 v4, v[2:3], off offset:-4 s_waitcnt vmcnt(2) v_cmp_eq_u32_e32 vcc_lo, v8, v6 v_cndmask_b32_e64 v5, -3, 3, vcc_lo s_waitcnt vmcnt(1) v_add_nc_u32_e32 v1, -2, v1 s_waitcnt vmcnt(0) v_add_nc_u32_e32 v4, -2, v4 v_add_nc_u32_e32 v0, v5, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_max_i32_e32 v0, v0, v1 v_max3_i32 v0, v0, v4, 0 global_store_b32 v[2:3], v0, off .LBB0_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z3GPUPiS_S_iiiii .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 304 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 9 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z3GPUPiS_S_iiiii, .Lfunc_end0-_Z3GPUPiS_S_iiiii ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 340 ; NumSgprs: 18 ; NumVgprs: 9 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 9 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: by_value - .offset: 28 .size: 4 .value_kind: by_value - .offset: 32 .size: 4 .value_kind: by_value - .offset: 36 .size: 4 .value_kind: by_value - .offset: 40 .size: 4 .value_kind: by_value - .offset: 48 .size: 4 .value_kind: hidden_block_count_x - .offset: 52 .size: 4 .value_kind: hidden_block_count_y - .offset: 56 .size: 4 .value_kind: hidden_block_count_z - .offset: 60 .size: 2 .value_kind: hidden_group_size_x - .offset: 62 .size: 2 .value_kind: hidden_group_size_y - .offset: 64 .size: 2 .value_kind: hidden_group_size_z - .offset: 66 .size: 2 .value_kind: hidden_remainder_x - .offset: 68 .size: 2 .value_kind: hidden_remainder_y - .offset: 70 .size: 2 .value_kind: hidden_remainder_z - .offset: 88 .size: 8 .value_kind: hidden_global_offset_x - .offset: 96 .size: 8 .value_kind: hidden_global_offset_y - .offset: 104 .size: 8 .value_kind: hidden_global_offset_z - .offset: 112 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 304 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z3GPUPiS_S_iiiii .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z3GPUPiS_S_iiiii.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 9 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
68d366e8448584a6b6ea0f8bfc1d3bc1bc2dea8c
#include<cstdio> #include<cstdlib> #include<iostream> #define DFL_LEN 32 #define MAX_THREADS_PER_BLOCK 1024 //supported by hardware, run ./deviceQuery to determine //cuda error checking #define check_error(ans) {cudaCheckError((ans),__FILE__,__LINE__);} inline void cudaCheckError(cudaError_t e,const char *file,int line,bool abort = true){ if(e != cudaSuccess){ fprintf(stderr,"GPUassert: %s\nFile: %s\nLine: %d\n",cudaGetErrorString(e),file,line); if(abort) exit(e); } } //end of error checking typedef long int g_type; //struct declarations and global variables begin here struct vertex{ g_type number; g_type start; int n; }; struct map{ g_type node; g_type index; }; struct entry{ g_type edge; double val; }; g_type *edges; g_type edges_length; g_type edges_size; g_type edges_itr; struct vertex *vertex_list; g_type vertex_length; g_type vertex_size; g_type vertex_itr; struct entry *transitions; struct map *node_map; double *ranks; double *result; //end of struct and global definitions //start of interface int init_edges(){ if(edges != NULL) return 0; edges = (g_type *)malloc(DFL_LEN * sizeof(g_type)); if(edges == NULL){ fprintf(stderr,"Malloc failed in %s at line %d\n",__FILE__,__LINE__); return 0; } edges_size = DFL_LEN; edges_length = 0; edges_itr = 0; return 1; } void delete_edges(){ edges_length = 0; edges_size = DFL_LEN; edges_itr = 0; if(edges != NULL) free(edges); } int add_edge(int edge){ if(edges == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return 0; } if(edges_length == edges_size){ edges_size *= 2; edges = (g_type *)realloc(edges,edges_size * sizeof(g_type)); if(edges == NULL){ fprintf(stderr,"Malloc failed in %s at line %d\n",__FILE__,__LINE__); return 0; } } edges[edges_length] = edge; edges_length++; return 1; } int get_edge(g_type *e){ if(edges == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return 0; } if(e == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return 0; } g_type val = edges[edges_itr]; edges_itr++; if(edges_itr >= edges_size){ edges_itr = edges_itr % edges_size; } *e = val; return 1; } void reset_edge(){ edges_itr = 0; } void move_edge(g_type index){ edges_itr = index; } int init_vertices(){ if(vertex_list != NULL) return 0; vertex_list = (struct vertex *)malloc(DFL_LEN * sizeof(struct vertex)); if(vertex_list == NULL){ fprintf(stderr,"Malloc failed in %s at line %d\n",__FILE__,__LINE__); return 0; } vertex_length = 0; vertex_size = DFL_LEN; vertex_itr = 0; return 1; } void delete_vertices(){ vertex_itr = 0; vertex_length = 0; vertex_size = 0; if(vertex_list != NULL) free(vertex_list); } int add_vertex(struct vertex v){ if(vertex_list == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return 0; } if(vertex_length == vertex_size){ vertex_size *= 2; vertex_list = (struct vertex *)realloc(vertex_list,vertex_size * sizeof(struct vertex)); if(vertex_list == NULL){ fprintf(stderr,"Malloc failed in %s at line %d\n",__FILE__,__LINE__); return 0; } } vertex_list[vertex_length].number = v.number; vertex_list[vertex_length].n = v.n; vertex_list[vertex_length].start = v.start; g_type temp = vertex_length; vertex_length++; return temp; } int get_vertex(struct vertex *v){ if(vertex_list == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return 0; } v->number = vertex_list[vertex_itr].number; v->start = vertex_list[vertex_itr].start; v->n = vertex_list[vertex_itr].n; vertex_itr++; if(vertex_itr >= vertex_size){ vertex_itr = vertex_itr % vertex_size; } return 1; } void reset_vertex(){ vertex_itr = 0; } void move_vertex(g_type index){ vertex_itr = index; } void build_graph(FILE *fp){ if(vertex_list == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(edges == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(fp == NULL){ fprintf(stderr,"File pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } g_type from,to; int seen = 0; g_type cur = -1; while(fscanf(fp,"%ld %ld",&from,&to) != -1){ if(from == vertex_list[cur].number && vertex_length != 0){ seen = 1; } else{ seen = 0; } if(!seen){ struct vertex temp; temp.number = from; temp.start = edges_length; temp.n = 0; cur = add_vertex(temp); } add_edge(to); vertex_list[cur].n++; } } void create_map(){ if(vertex_list == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(edges == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(node_map == NULL){ node_map = (struct map *)malloc(vertex_length * sizeof(struct map)); if(node_map == NULL){ fprintf(stderr,"Malloc failed in %s at line %d\n",__FILE__,__LINE__); return ; } } for(int i=0;i<vertex_length;i++){ node_map[i].node = vertex_list[i].number; node_map[i].index = i; } } g_type search_map(g_type node){ if(vertex_list == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return -1; } if(edges == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return -1; } if(node_map == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return -1; } for(int i=0;i<vertex_length;i++){ if(node_map[i].node == node) return node_map[i].index; } return -1; } __device__ g_type search_dmap(struct map *d_map,g_type *d_vlength,g_type node){ if(d_map == NULL){ return -1; } g_type len = *d_vlength; for(g_type i=0;i<len;i++){ if(d_map[i].node == node) return d_map[i].index; } return -1; } void delete_map(){ if(node_map != NULL) free(node_map); } void init_ranks(){ if(vertex_list == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(edges == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(ranks == NULL){ ranks = (double *)malloc(vertex_length * sizeof(double)); if(ranks == NULL){ fprintf(stderr,"Malloc failed in %s at line %d\n",__FILE__,__LINE__); return ; } } for(int i=0;i<vertex_length;i++){ ranks[i] = 0.25; } } void delete_ranks(){ if(ranks != NULL) free(ranks); } void init_transitions(){ if(vertex_list == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(edges == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(transitions == NULL){ transitions = (struct entry *)malloc(edges_length * sizeof(struct entry)); if(transitions == NULL){ fprintf(stderr,"Malloc failed in %s at line %d\n",__FILE__,__LINE__); return ; } } for(g_type i=0;i<vertex_length;i++){ g_type start = vertex_list[i].start; g_type j = start; int n = vertex_list[i].n; while(j < start + n){ transitions[j].edge = edges[j]; transitions[j].val = 1.0 / vertex_list[i].n; j++; } } } void delete_transitions(){ if(transitions != NULL) free(transitions); } void init_result(){ if(vertex_list == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(edges == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(result == NULL){ result = (double *)malloc(vertex_length * sizeof(double)); if(result == NULL){ fprintf(stderr,"Malloc failed in %s at line %d\n",__FILE__,__LINE__); return ; } } for(int i=0;i<vertex_length;i++){ result[i] = 0.0; } } void delete_result(){ if(result != NULL) free(result); } int pagerank(){ for(int i=0;i<vertex_length;i++){ for(int j = vertex_list[i].start; j < vertex_list[i].start + vertex_list[i].n; j++){ double temp = transitions[j].val * ranks[i]; g_type index = search_map(transitions[j].edge); result[index] += temp; } } return 1; } void update_ranks(){ for(int i=0;i<vertex_length;i++){ ranks[i] = result[i]; result[i] = 0.0; } } //end of interface //CUDA kernels __global__ void multiply_kernel(struct vertex *d_vertices,struct entry *d_transitions,struct map *d_map,double *d_ranks,double *d_tempranks,g_type *d_vlength){ int threadId = blockDim.x * blockIdx.x + threadIdx.x; double b = d_ranks[threadId]; g_type len = *d_vlength; if(threadId < len){ for(g_type i = d_vertices[threadId].start;i < d_vertices[threadId].start + d_vertices[threadId].n;i++){ double a = d_transitions[i].val; int index = search_dmap(d_map,d_vlength,d_transitions[i].edge); double res = a * b; double temp = d_tempranks[index]; __syncthreads(); temp += res; d_tempranks[index] = temp; __syncthreads(); } } } //deprecated __global__ void add_kernel(struct vertex *d_vertices,struct entry *d_transitions,double *d_res,struct map *d_map,double *d_tempranks,g_type *d_vlength){ int threadId = blockDim.x * blockIdx.x + threadIdx.x; g_type len = *d_vlength; if(threadId < len){ for(g_type i = d_vertices[threadId].start;i < d_vertices[threadId].start + d_vertices[threadId].n;i++){ int index = search_dmap(d_map,d_vlength,d_transitions[i].edge); double val = d_res[i]; double temp = d_tempranks[index]; __syncthreads(); temp += val; d_tempranks[index] = temp; __syncthreads(); } } } __global__ void update_kernel(double *d_tempranks,double *d_ranks,g_type *d_vlength){ int threadId = blockDim.x * blockIdx.x + threadIdx.x; g_type len = *d_vlength; if(threadId < len){ d_ranks[threadId] = d_tempranks[threadId]; } } //end of CUDA kernels //main program begins here int main(int argc,char **argv){ if(argc != 4){ fprintf(stderr,"Correct usage: %s <pathToGraph> <numIterations> <serial = 0/parallel = 1>\n",argv[0]); exit(1); } FILE *fp = fopen(argv[1],"r"); const int iterations = atoi(argv[2]); const int mode = atoi(argv[3]); init_vertices(); init_edges(); build_graph(fp); create_map(); init_ranks(); init_transitions(); if(mode == 1){ //initializing device memory g_type *d_elength; check_error(cudaMalloc((void **)&d_elength,sizeof(g_type))); check_error(cudaMemcpy(d_elength,&edges_length,sizeof(g_type),cudaMemcpyHostToDevice)); g_type *d_vlength; check_error(cudaMalloc((void **)&d_vlength,sizeof(g_type))); check_error(cudaMemcpy(d_vlength,&vertex_length,sizeof(g_type),cudaMemcpyHostToDevice)); struct vertex *d_vertices; check_error(cudaMalloc((void **)&d_vertices,vertex_length * sizeof(struct vertex))); check_error(cudaMemcpy(d_vertices,vertex_list,vertex_length * sizeof(struct vertex),cudaMemcpyHostToDevice)); struct entry *d_transitions; check_error(cudaMalloc((void **)&d_transitions,edges_length * sizeof(struct entry))); check_error(cudaMemcpy(d_transitions,transitions,edges_length * sizeof(struct entry),cudaMemcpyHostToDevice)); struct map *d_map; check_error(cudaMalloc((void **)&d_map,vertex_length * sizeof(struct map))); check_error(cudaMemcpy(d_map,node_map,vertex_length * sizeof(struct map),cudaMemcpyHostToDevice)); double *d_ranks; check_error(cudaMalloc((void **)&d_ranks,vertex_length * sizeof(double))); check_error(cudaMemcpy(d_ranks,ranks,vertex_length * sizeof(double),cudaMemcpyHostToDevice)); double *d_res; check_error(cudaMalloc((void **)&d_res,edges_length * sizeof(double))); double *d_tempranks; check_error(cudaMalloc((void **)&d_tempranks,vertex_length * sizeof(double))); //pagerank iterations begin here: Power method int blocks = 1; int threads = vertex_length; if(vertex_length > MAX_THREADS_PER_BLOCK){ blocks = (int)ceil(vertex_length / (double)MAX_THREADS_PER_BLOCK); threads = MAX_THREADS_PER_BLOCK; } int counter = 0; clock_t begin = clock(); while(counter < iterations){ check_error(cudaMemset(d_res,0.0,edges_length * sizeof(double))); check_error(cudaMemset(d_tempranks,0.0,vertex_length * sizeof(double))); multiply_kernel<<<blocks,threads>>>(d_vertices,d_transitions,d_map,d_ranks,d_tempranks,d_vlength); cudaDeviceSynchronize(); //add_kernel<<<blocks,threads>>>(d_vertices,d_transitions,d_res,d_map,d_tempranks,d_vlength); //cudaDeviceSynchronize(); update_kernel<<<blocks,threads>>>(d_tempranks,d_ranks,d_vlength); cudaDeviceSynchronize(); counter++; } clock_t end = clock(); //end of pagerank iterations double time_spent = (double)(end - begin) / CLOCKS_PER_SEC; double *res; res = (double *)malloc(vertex_length * sizeof(double)); check_error(cudaMemcpy(res,d_ranks,vertex_length * sizeof(double),cudaMemcpyDeviceToHost)); for(int i = 0;i<vertex_length;i++){ printf("%lf\n",res[i]); } free(res); printf("%lf s\n",time_spent); check_error(cudaFree(d_elength)); check_error(cudaFree(d_vlength)); check_error(cudaFree(d_vertices)); check_error(cudaFree(d_transitions)); check_error(cudaFree(d_map)); check_error(cudaFree(d_ranks)); check_error(cudaFree(d_res)); check_error(cudaFree(d_tempranks)); } else{ clock_t begin = clock(); init_result(); int counter = 0; while(counter < iterations){ if(!pagerank()){ fprintf(stderr,"Pagerank failed in iteration: %d\n",counter); break; } update_ranks(); counter++; } clock_t end = clock(); double time_spent = (double)(end - begin) / CLOCKS_PER_SEC; for(int i = 0;i<vertex_length;i++){ printf("%lf\n",ranks[i]); } printf("%lf s\n",time_spent); } //end of device memory initialization delete_edges(); delete_vertices(); delete_ranks(); delete_transitions(); delete_map(); delete_result(); return 0; }
.file "tmpxft_002035b7_00000000-6_pagerank.cudafe1.cpp" .text #APP .globl _ZSt21ios_base_library_initv #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB3664: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE3664: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .section .rodata._Z14cudaCheckError9cudaErrorPKcib.str1.1,"aMS",@progbits,1 .LC0: .string "GPUassert: %s\nFile: %s\nLine: %d\n" .section .text._Z14cudaCheckError9cudaErrorPKcib,"axG",@progbits,_Z14cudaCheckError9cudaErrorPKcib,comdat .weak _Z14cudaCheckError9cudaErrorPKcib .type _Z14cudaCheckError9cudaErrorPKcib, @function _Z14cudaCheckError9cudaErrorPKcib: .LFB3635: .cfi_startproc endbr64 testl %edi, %edi je .L8 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movl %ecx, %ebp pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 movl %edi, %ebx subq $24, %rsp .cfi_def_cfa_offset 48 movl %edx, 12(%rsp) movq %rsi, (%rsp) call cudaGetErrorString@PLT movl 12(%rsp), %r9d movq (%rsp), %r8 leaq .LC0(%rip), %rdx movq stderr(%rip), %rdi movq %rax, %rcx movl $2, %esi xorl %eax, %eax call __fprintf_chk@PLT testb %bpl, %bpl je .L2 movl %ebx, %edi call exit@PLT .L2: addq $24, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .L8: .cfi_restore 3 .cfi_restore 6 ret .cfi_endproc .LFE3635: .size _Z14cudaCheckError9cudaErrorPKcib, .-_Z14cudaCheckError9cudaErrorPKcib .section .rodata.str1.1,"aMS",@progbits,1 .LC1: .string "/home/ubuntu/Datasets/stackv2/train-structured/shreyas42/CudaPageRank/master/pagerank.cu" .LC2: .string "Malloc failed in %s at line %d\n" .text .globl _Z10init_edgesv .type _Z10init_edgesv, @function _Z10init_edgesv: .LFB3636: .cfi_startproc endbr64 cmpq $0, edges(%rip) jne .L17 pushq %rsi .cfi_def_cfa_offset 16 movl $256, %edi call malloc@PLT movq %rax, edges(%rip) testq %rax, %rax jne .L14 movq stderr(%rip), %rdi movl $64, %r8d leaq .LC1(%rip), %rcx leaq .LC2(%rip), %rdx movl $2, %esi call __fprintf_chk@PLT xorl %eax, %eax jmp .L12 .L14: xorl %ecx, %ecx movl $1, %eax movq $32, edges_size(%rip) movq %rcx, edges_length(%rip) movq %rcx, edges_itr(%rip) .L12: popq %rdx .cfi_def_cfa_offset 8 ret .L17: xorl %eax, %eax ret .cfi_endproc .LFE3636: .size _Z10init_edgesv, .-_Z10init_edgesv .globl _Z12delete_edgesv .type _Z12delete_edgesv, @function _Z12delete_edgesv: .LFB3637: .cfi_startproc endbr64 movq edges(%rip), %rdi xorl %eax, %eax xorl %edx, %edx movq $32, edges_size(%rip) movq %rax, edges_length(%rip) movq %rdx, edges_itr(%rip) testq %rdi, %rdi je .L20 jmp free@PLT .L20: ret .cfi_endproc .LFE3637: .size _Z12delete_edgesv, .-_Z12delete_edgesv .section .rodata.str1.1 .LC3: .string "Null pointer error in %s at line %d\n" .text .globl _Z8add_edgei .type _Z8add_edgei, @function _Z8add_edgei: .LFB3638: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movslq %edi, %rbx movq edges(%rip), %rdi testq %rdi, %rdi jne .L23 movq stderr(%rip), %rdi movl $83, %r8d xorl %eax, %eax leaq .LC1(%rip), %rcx leaq .LC3(%rip), %rdx movl $2, %esi jmp .L28 .L23: movq edges_size(%rip), %rsi cmpq %rsi, edges_length(%rip) jne .L25 addq %rsi, %rsi movq %rsi, edges_size(%rip) salq $3, %rsi call realloc@PLT movq %rax, edges(%rip) testq %rax, %rax jne .L25 movq stderr(%rip), %rdi movl $90, %r8d leaq .LC1(%rip), %rcx leaq .LC2(%rip), %rdx movl $2, %esi .L28: call __fprintf_chk@PLT xorl %eax, %eax jmp .L22 .L25: movq edges_length(%rip), %rdx movq edges(%rip), %rax movq %rbx, (%rax,%rdx,8) movl $1, %eax incq edges_length(%rip) .L22: popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3638: .size _Z8add_edgei, .-_Z8add_edgei .globl _Z8get_edgePl .type _Z8get_edgePl, @function _Z8get_edgePl: .LFB3639: .cfi_startproc endbr64 pushq %rcx .cfi_def_cfa_offset 16 movq edges(%rip), %rdx movl $102, %r8d testq %rdx, %rdx je .L36 testq %rdi, %rdi jne .L32 movl $106, %r8d .L36: movq stderr(%rip), %rdi leaq .LC1(%rip), %rcx leaq .LC3(%rip), %rdx xorl %eax, %eax movl $2, %esi call __fprintf_chk@PLT xorl %eax, %eax jmp .L29 .L32: movq edges_itr(%rip), %rax movq edges_size(%rip), %rcx movq (%rdx,%rax,8), %rsi incq %rax movq %rax, edges_itr(%rip) cmpq %rcx, %rax jl .L34 cqto idivq %rcx movq %rdx, edges_itr(%rip) .L34: movq %rsi, (%rdi) movl $1, %eax .L29: popq %rdx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3639: .size _Z8get_edgePl, .-_Z8get_edgePl .globl _Z10reset_edgev .type _Z10reset_edgev, @function _Z10reset_edgev: .LFB3640: .cfi_startproc endbr64 xorl %eax, %eax movq %rax, edges_itr(%rip) ret .cfi_endproc .LFE3640: .size _Z10reset_edgev, .-_Z10reset_edgev .globl _Z9move_edgel .type _Z9move_edgel, @function _Z9move_edgel: .LFB3641: .cfi_startproc endbr64 movq %rdi, edges_itr(%rip) ret .cfi_endproc .LFE3641: .size _Z9move_edgel, .-_Z9move_edgel .globl _Z13init_verticesv .type _Z13init_verticesv, @function _Z13init_verticesv: .LFB3642: .cfi_startproc endbr64 cmpq $0, vertex_list(%rip) jne .L44 pushq %rdi .cfi_def_cfa_offset 16 movl $768, %edi call malloc@PLT movq %rax, vertex_list(%rip) testq %rax, %rax jne .L41 movq stderr(%rip), %rdi movl $131, %r8d leaq .LC1(%rip), %rcx leaq .LC2(%rip), %rdx movl $2, %esi call __fprintf_chk@PLT xorl %eax, %eax jmp .L39 .L41: xorl %ecx, %ecx xorl %esi, %esi movl $1, %eax movq $32, vertex_size(%rip) movq %rcx, vertex_length(%rip) movq %rsi, vertex_itr(%rip) .L39: popq %rdx .cfi_def_cfa_offset 8 ret .L44: xorl %eax, %eax ret .cfi_endproc .LFE3642: .size _Z13init_verticesv, .-_Z13init_verticesv .globl _Z15delete_verticesv .type _Z15delete_verticesv, @function _Z15delete_verticesv: .LFB3643: .cfi_startproc endbr64 movq vertex_list(%rip), %rdi xorl %eax, %eax movq %rax, vertex_itr(%rip) movq %rax, vertex_length(%rip) movq %rax, vertex_size(%rip) testq %rdi, %rdi je .L47 jmp free@PLT .L47: ret .cfi_endproc .LFE3643: .size _Z15delete_verticesv, .-_Z15delete_verticesv .globl _Z10add_vertex6vertex .type _Z10add_vertex6vertex, @function _Z10add_vertex6vertex: .LFB3644: .cfi_startproc endbr64 pushq %rcx .cfi_def_cfa_offset 16 movq vertex_list(%rip), %rdi testq %rdi, %rdi jne .L50 movq stderr(%rip), %rdi movl $150, %r8d xorl %eax, %eax leaq .LC1(%rip), %rcx leaq .LC3(%rip), %rdx movl $2, %esi jmp .L55 .L50: movq vertex_size(%rip), %rsi cmpq %rsi, vertex_length(%rip) jne .L52 addq %rsi, %rsi movq %rsi, vertex_size(%rip) imulq $24, %rsi, %rsi call realloc@PLT movq %rax, vertex_list(%rip) testq %rax, %rax jne .L52 movq stderr(%rip), %rdi movl $157, %r8d leaq .LC1(%rip), %rcx leaq .LC2(%rip), %rdx movl $2, %esi .L55: call __fprintf_chk@PLT xorl %eax, %eax jmp .L49 .L52: movq vertex_length(%rip), %rax movq 16(%rsp), %rcx imulq $24, %rax, %rdx addq vertex_list(%rip), %rdx movq %rcx, (%rdx) movl 32(%rsp), %ecx movl %ecx, 16(%rdx) movq 24(%rsp), %rcx movq %rcx, 8(%rdx) leaq 1(%rax), %rdx movq %rdx, vertex_length(%rip) .L49: popq %rdx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3644: .size _Z10add_vertex6vertex, .-_Z10add_vertex6vertex .globl _Z10get_vertexP6vertex .type _Z10get_vertexP6vertex, @function _Z10get_vertexP6vertex: .LFB3645: .cfi_startproc endbr64 movq vertex_list(%rip), %rdx testq %rdx, %rdx jne .L57 pushq %rax .cfi_def_cfa_offset 16 movq stderr(%rip), %rdi xorl %eax, %eax leaq .LC3(%rip), %rdx movl $171, %r8d leaq .LC1(%rip), %rcx movl $2, %esi call __fprintf_chk@PLT xorl %eax, %eax popq %rdx .cfi_def_cfa_offset 8 ret .L57: movq vertex_itr(%rip), %rax imulq $24, %rax, %rcx incq %rax addq %rcx, %rdx movq (%rdx), %rcx movq %rcx, (%rdi) movq 8(%rdx), %rcx movl 16(%rdx), %edx movq %rax, vertex_itr(%rip) movq %rcx, 8(%rdi) movq vertex_size(%rip), %rcx movl %edx, 16(%rdi) cmpq %rcx, %rax jge .L59 .L60: movl $1, %eax ret .L59: cqto idivq %rcx movq %rdx, vertex_itr(%rip) jmp .L60 .cfi_endproc .LFE3645: .size _Z10get_vertexP6vertex, .-_Z10get_vertexP6vertex .globl _Z12reset_vertexv .type _Z12reset_vertexv, @function _Z12reset_vertexv: .LFB3646: .cfi_startproc endbr64 xorl %eax, %eax movq %rax, vertex_itr(%rip) ret .cfi_endproc .LFE3646: .size _Z12reset_vertexv, .-_Z12reset_vertexv .globl _Z11move_vertexl .type _Z11move_vertexl, @function _Z11move_vertexl: .LFB3647: .cfi_startproc endbr64 movq %rdi, vertex_itr(%rip) ret .cfi_endproc .LFE3647: .size _Z11move_vertexl, .-_Z11move_vertexl .section .rodata.str1.1 .LC4: .string "File pointer error in %s at line %d\n" .LC5: .string "%ld %ld" .text .globl _Z11build_graphP8_IO_FILE .type _Z11build_graphP8_IO_FILE, @function _Z11build_graphP8_IO_FILE: .LFB3648: .cfi_startproc endbr64 pushq %r12 .cfi_def_cfa_offset 16 .cfi_offset 12, -16 pushq %rbp .cfi_def_cfa_offset 24 .cfi_offset 6, -24 pushq %rbx .cfi_def_cfa_offset 32 .cfi_offset 3, -32 subq $48, %rsp .cfi_def_cfa_offset 80 movq %fs:40, %rax movq %rax, 40(%rsp) xorl %eax, %eax cmpq $0, vertex_list(%rip) jne .L68 movq 40(%rsp), %rax subq %fs:40, %rax movl $194, %r8d je .L83 jmp .L82 .L68: cmpq $0, edges(%rip) jne .L70 movq 40(%rsp), %rax subq %fs:40, %rax movl $198, %r8d jne .L82 .L83: leaq .LC1(%rip), %rcx leaq .LC3(%rip), %rdx jmp .L81 .L70: movq %rdi, %rbp orq $-1, %rbx leaq .LC5(%rip), %r12 testq %rdi, %rdi jne .L72 movq 40(%rsp), %rax subq %fs:40, %rax movl $202, %r8d leaq .LC1(%rip), %rcx leaq .LC4(%rip), %rdx jne .L82 .L81: movq stderr(%rip), %rdi addq $48, %rsp .cfi_remember_state .cfi_def_cfa_offset 32 movl $2, %esi xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 jmp __fprintf_chk@PLT .L76: .cfi_restore_state imulq $24, %rbx, %rax addq vertex_list(%rip), %rax movq (%rsp), %rdx cmpq %rdx, (%rax) jne .L74 cmpq $0, vertex_length(%rip) je .L74 .L75: movl 8(%rsp), %edi call _Z8add_edgei imulq $24, %rbx, %rax addq vertex_list(%rip), %rax incl 16(%rax) .L72: xorl %eax, %eax leaq 8(%rsp), %rcx movq %rsp, %rdx movq %r12, %rsi movq %rbp, %rdi call __isoc23_fscanf@PLT incl %eax jne .L76 jmp .L84 .L74: movq edges_length(%rip), %rax movq %rdx, 16(%rsp) subq $32, %rsp .cfi_def_cfa_offset 112 movq %rax, 56(%rsp) xorl %eax, %eax movl %eax, 64(%rsp) movups 48(%rsp), %xmm0 movq 64(%rsp), %rax movups %xmm0, (%rsp) movq %rax, 16(%rsp) call _Z10add_vertex6vertex addq $32, %rsp .cfi_def_cfa_offset 80 movslq %eax, %rbx jmp .L75 .L84: movq 40(%rsp), %rax subq %fs:40, %rax je .L77 .L82: call __stack_chk_fail@PLT .L77: addq $48, %rsp .cfi_def_cfa_offset 32 popq %rbx .cfi_def_cfa_offset 24 popq %rbp .cfi_def_cfa_offset 16 popq %r12 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3648: .size _Z11build_graphP8_IO_FILE, .-_Z11build_graphP8_IO_FILE .globl _Z10create_mapv .type _Z10create_mapv, @function _Z10create_mapv: .LFB3649: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movl $229, %r8d pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 pushq %r10 .cfi_def_cfa_offset 32 movq vertex_list(%rip), %rbp testq %rbp, %rbp je .L94 cmpq $0, edges(%rip) jne .L87 movl $233, %r8d .L94: movq stderr(%rip), %rdi leaq .LC1(%rip), %rcx leaq .LC3(%rip), %rdx xorl %eax, %eax movl $2, %esi jmp .L93 .L87: cmpq $0, node_map(%rip) movq vertex_length(%rip), %rbx je .L88 .L90: movq node_map(%rip), %rdx xorl %eax, %eax jmp .L89 .L88: movq %rbx, %rdi salq $4, %rdi call malloc@PLT movq %rax, node_map(%rip) testq %rax, %rax jne .L90 movq stderr(%rip), %rdi movl $239, %r8d leaq .LC1(%rip), %rcx leaq .LC2(%rip), %rdx movl $2, %esi .L93: popq %r9 .cfi_remember_state .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 jmp __fprintf_chk@PLT .L89: .cfi_restore_state cmpq %rbx, %rax jge .L95 imulq $24, %rax, %rcx addq $16, %rdx movq 0(%rbp,%rcx), %rcx movq %rax, -8(%rdx) incq %rax movq %rcx, -16(%rdx) jmp .L89 .L95: popq %rax .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3649: .size _Z10create_mapv, .-_Z10create_mapv .globl _Z10search_mapl .type _Z10search_mapl, @function _Z10search_mapl: .LFB3650: .cfi_startproc endbr64 pushq %rcx .cfi_def_cfa_offset 16 cmpq $0, vertex_list(%rip) movl $251, %r8d je .L106 cmpq $0, edges(%rip) jne .L99 movl $255, %r8d .L106: movq stderr(%rip), %rdi leaq .LC1(%rip), %rcx leaq .LC3(%rip), %rdx xorl %eax, %eax movl $2, %esi call __fprintf_chk@PLT .L98: orq $-1, %rax jmp .L96 .L99: movq node_map(%rip), %rax testq %rax, %rax je .L101 movq vertex_length(%rip), %rsi xorl %edx, %edx jmp .L102 .L101: movl $259, %r8d jmp .L106 .L102: cmpq %rdx, %rsi jle .L98 movq %rax, %rcx incq %rdx addq $16, %rax cmpq %rdi, (%rcx) jne .L102 movq 8(%rcx), %rax .L96: popq %rdx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3650: .size _Z10search_mapl, .-_Z10search_mapl .globl _Z11search_dmapP3mapPll .type _Z11search_dmapP3mapPll, @function _Z11search_dmapP3mapPll: .LFB3651: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 popq %rax .cfi_def_cfa_offset 8 subq $24, %rsp .cfi_def_cfa_offset 32 movl $1, 12(%rsp) movl 12(%rsp), %edi call exit@PLT .cfi_endproc .LFE3651: .size _Z11search_dmapP3mapPll, .-_Z11search_dmapP3mapPll .globl _Z10delete_mapv .type _Z10delete_mapv, @function _Z10delete_mapv: .LFB3652: .cfi_startproc endbr64 movq node_map(%rip), %rdi testq %rdi, %rdi je .L109 jmp free@PLT .L109: ret .cfi_endproc .LFE3652: .size _Z10delete_mapv, .-_Z10delete_mapv .globl _Z10init_ranksv .type _Z10init_ranksv, @function _Z10init_ranksv: .LFB3653: .cfi_startproc endbr64 cmpq $0, vertex_list(%rip) movl $288, %r8d je .L121 cmpq $0, edges(%rip) jne .L113 movl $292, %r8d .L121: movq stderr(%rip), %rdi leaq .LC1(%rip), %rcx leaq .LC3(%rip), %rdx xorl %eax, %eax movl $2, %esi jmp .L120 .L113: cmpq $0, ranks(%rip) pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq vertex_length(%rip), %rbx je .L114 .L116: movq ranks(%rip), %rdx movsd .LC6(%rip), %xmm0 xorl %eax, %eax jmp .L115 .L114: leaq 0(,%rbx,8), %rdi call malloc@PLT movq %rax, ranks(%rip) testq %rax, %rax jne .L116 movq stderr(%rip), %rdi movl $298, %r8d popq %rbx .cfi_restore 3 .cfi_def_cfa_offset 8 leaq .LC1(%rip), %rcx leaq .LC2(%rip), %rdx movl $2, %esi .L120: jmp __fprintf_chk@PLT .L115: .cfi_def_cfa_offset 16 .cfi_offset 3, -16 cmpq %rax, %rbx jle .L122 movsd %xmm0, (%rdx,%rax,8) incq %rax jmp .L115 .L122: popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3653: .size _Z10init_ranksv, .-_Z10init_ranksv .globl _Z12delete_ranksv .type _Z12delete_ranksv, @function _Z12delete_ranksv: .LFB3654: .cfi_startproc endbr64 movq ranks(%rip), %rdi testq %rdi, %rdi je .L123 jmp free@PLT .L123: ret .cfi_endproc .LFE3654: .size _Z12delete_ranksv, .-_Z12delete_ranksv .globl _Z16init_transitionsv .type _Z16init_transitionsv, @function _Z16init_transitionsv: .LFB3655: .cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movl $314, %r8d pushq %rbx .cfi_def_cfa_offset 24 .cfi_offset 3, -24 pushq %r10 .cfi_def_cfa_offset 32 movq vertex_list(%rip), %rbx testq %rbx, %rbx je .L136 movq edges(%rip), %rbp testq %rbp, %rbp jne .L127 movl $318, %r8d .L136: movq stderr(%rip), %rdi leaq .LC1(%rip), %rcx leaq .LC3(%rip), %rdx xorl %eax, %eax movl $2, %esi jmp .L135 .L127: cmpq $0, transitions(%rip) je .L128 .L130: movq vertex_length(%rip), %r10 movq transitions(%rip), %rdi leaq 8(%rbx), %rax xorl %ecx, %ecx movsd .LC7(%rip), %xmm0 jmp .L129 .L128: movq edges_length(%rip), %rdi salq $4, %rdi call malloc@PLT movq %rax, transitions(%rip) testq %rax, %rax jne .L130 movq stderr(%rip), %rdi movl $324, %r8d leaq .LC1(%rip), %rcx leaq .LC2(%rip), %rdx movl $2, %esi .L135: popq %r9 .cfi_remember_state .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 jmp __fprintf_chk@PLT .L138: .cfi_restore_state incq %rcx addq $24, %rax .L129: cmpq %rcx, %r10 jle .L137 movslq 8(%rax), %rsi movq (%rax), %rdx movq %rsi, %r8 addq %rdx, %rsi .L131: cmpq %rdx, %rsi jle .L138 cvtsi2sdl %r8d, %xmm2 movaps %xmm0, %xmm1 movq 0(%rbp,%rdx,8), %r11 movq %rdx, %r9 salq $4, %r9 incq %rdx movq %r11, (%rdi,%r9) divsd %xmm2, %xmm1 movsd %xmm1, 8(%rdi,%r9) jmp .L131 .L137: popq %rax .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3655: .size _Z16init_transitionsv, .-_Z16init_transitionsv .globl _Z18delete_transitionsv .type _Z18delete_transitionsv, @function _Z18delete_transitionsv: .LFB3656: .cfi_startproc endbr64 movq transitions(%rip), %rdi testq %rdi, %rdi je .L139 jmp free@PLT .L139: ret .cfi_endproc .LFE3656: .size _Z18delete_transitionsv, .-_Z18delete_transitionsv .globl _Z11init_resultv .type _Z11init_resultv, @function _Z11init_resultv: .LFB3657: .cfi_startproc endbr64 cmpq $0, vertex_list(%rip) movl $347, %r8d je .L151 cmpq $0, edges(%rip) jne .L143 movl $351, %r8d .L151: movq stderr(%rip), %rdi leaq .LC1(%rip), %rcx leaq .LC3(%rip), %rdx xorl %eax, %eax movl $2, %esi jmp .L150 .L143: cmpq $0, result(%rip) pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 movq vertex_length(%rip), %rbx je .L144 .L146: movq result(%rip), %rdx xorl %eax, %eax jmp .L145 .L144: leaq 0(,%rbx,8), %rdi call malloc@PLT movq %rax, result(%rip) testq %rax, %rax jne .L146 movq stderr(%rip), %rdi movl $357, %r8d popq %rbx .cfi_restore 3 .cfi_def_cfa_offset 8 leaq .LC1(%rip), %rcx leaq .LC2(%rip), %rdx movl $2, %esi .L150: jmp __fprintf_chk@PLT .L145: .cfi_def_cfa_offset 16 .cfi_offset 3, -16 cmpq %rax, %rbx jle .L152 movq $0x000000000, (%rdx,%rax,8) incq %rax jmp .L145 .L152: popq %rbx .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3657: .size _Z11init_resultv, .-_Z11init_resultv .globl _Z13delete_resultv .type _Z13delete_resultv, @function _Z13delete_resultv: .LFB3658: .cfi_startproc endbr64 movq result(%rip), %rdi testq %rdi, %rdi je .L153 jmp free@PLT .L153: ret .cfi_endproc .LFE3658: .size _Z13delete_resultv, .-_Z13delete_resultv .globl _Z8pagerankv .type _Z8pagerankv, @function _Z8pagerankv: .LFB3659: .cfi_startproc endbr64 pushq %r13 .cfi_def_cfa_offset 16 .cfi_offset 13, -16 pushq %r12 .cfi_def_cfa_offset 24 .cfi_offset 12, -24 pushq %rbp .cfi_def_cfa_offset 32 .cfi_offset 6, -32 pushq %rbx .cfi_def_cfa_offset 40 .cfi_offset 3, -40 xorl %ebx, %ebx subq $24, %rsp .cfi_def_cfa_offset 64 .L156: cmpq %rbx, vertex_length(%rip) jle .L161 imulq $24, %rbx, %r12 movq vertex_list(%rip), %rax leaq 0(,%rbx,8), %r13 movslq 8(%rax,%r12), %rbp .L157: movq vertex_list(%rip), %rdx addq %r12, %rdx movslq 16(%rdx), %rax addq 8(%rdx), %rax cmpq %rbp, %rax jle .L162 movq ranks(%rip), %rdx movq %rbp, %rax incq %rbp salq $4, %rax addq transitions(%rip), %rax movsd (%rdx,%r13), %xmm0 mulsd 8(%rax), %xmm0 movq (%rax), %rdi movsd %xmm0, 8(%rsp) call _Z10search_mapl movq result(%rip), %rdx movsd 8(%rsp), %xmm0 leaq (%rdx,%rax,8), %rax addsd (%rax), %xmm0 movsd %xmm0, (%rax) jmp .L157 .L162: incq %rbx jmp .L156 .L161: addq $24, %rsp .cfi_def_cfa_offset 40 movl $1, %eax popq %rbx .cfi_def_cfa_offset 32 popq %rbp .cfi_def_cfa_offset 24 popq %r12 .cfi_def_cfa_offset 16 popq %r13 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3659: .size _Z8pagerankv, .-_Z8pagerankv .globl _Z12update_ranksv .type _Z12update_ranksv, @function _Z12update_ranksv: .LFB3660: .cfi_startproc endbr64 movq vertex_length(%rip), %rcx movq result(%rip), %rdx xorl %eax, %eax movq ranks(%rip), %rsi .L164: cmpq %rax, %rcx jle .L166 movsd (%rdx,%rax,8), %xmm0 movsd %xmm0, (%rsi,%rax,8) movq $0x000000000, (%rdx,%rax,8) incq %rax jmp .L164 .L166: ret .cfi_endproc .LFE3660: .size _Z12update_ranksv, .-_Z12update_ranksv .globl _Z60__device_stub__Z15multiply_kernelP6vertexP5entryP3mapPdS5_PlP6vertexP5entryP3mapPdS5_Pl .type _Z60__device_stub__Z15multiply_kernelP6vertexP5entryP3mapPdS5_PlP6vertexP5entryP3mapPdS5_Pl, @function _Z60__device_stub__Z15multiply_kernelP6vertexP5entryP3mapPdS5_PlP6vertexP5entryP3mapPdS5_Pl: .LFB3686: .cfi_startproc endbr64 subq $184, %rsp .cfi_def_cfa_offset 192 movq %rdi, 40(%rsp) leaq 72(%rsp), %rdi movq %rsi, 32(%rsp) leaq 84(%rsp), %rsi movq %rdx, 24(%rsp) leaq 56(%rsp), %rdx movq %rcx, 16(%rsp) leaq 64(%rsp), %rcx movq %r8, 8(%rsp) movq %r9, (%rsp) movq %fs:40, %rax movq %rax, 168(%rsp) xorl %eax, %eax leaq 40(%rsp), %rax movl $1, 80(%rsp) movq %rax, 120(%rsp) leaq 32(%rsp), %rax movq %rax, 128(%rsp) leaq 24(%rsp), %rax movq %rax, 136(%rsp) leaq 16(%rsp), %rax movq %rax, 144(%rsp) leaq 8(%rsp), %rax movq %rax, 152(%rsp) movq %rsp, %rax movq %rax, 160(%rsp) movabsq $4294967297, %rax movq %rax, 72(%rsp) movq %rax, 84(%rsp) movl $1, 92(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L167 pushq 64(%rsp) .cfi_def_cfa_offset 200 leaq _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl(%rip), %rdi pushq 64(%rsp) .cfi_def_cfa_offset 208 movq 100(%rsp), %rcx movl 108(%rsp), %r8d movq 88(%rsp), %rsi movl 96(%rsp), %edx leaq 136(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 200 popq %rdx .cfi_def_cfa_offset 192 .L167: movq 168(%rsp), %rax subq %fs:40, %rax je .L169 call __stack_chk_fail@PLT .L169: addq $184, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3686: .size _Z60__device_stub__Z15multiply_kernelP6vertexP5entryP3mapPdS5_PlP6vertexP5entryP3mapPdS5_Pl, .-_Z60__device_stub__Z15multiply_kernelP6vertexP5entryP3mapPdS5_PlP6vertexP5entryP3mapPdS5_Pl .globl _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl .type _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl, @function _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl: .LFB3687: .cfi_startproc endbr64 jmp _Z60__device_stub__Z15multiply_kernelP6vertexP5entryP3mapPdS5_PlP6vertexP5entryP3mapPdS5_Pl .cfi_endproc .LFE3687: .size _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl, .-_Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl .globl _Z55__device_stub__Z10add_kernelP6vertexP5entryPdP3mapS3_PlP6vertexP5entryPdP3mapS3_Pl .type _Z55__device_stub__Z10add_kernelP6vertexP5entryPdP3mapS3_PlP6vertexP5entryPdP3mapS3_Pl, @function _Z55__device_stub__Z10add_kernelP6vertexP5entryPdP3mapS3_PlP6vertexP5entryPdP3mapS3_Pl: .LFB3688: .cfi_startproc endbr64 subq $184, %rsp .cfi_def_cfa_offset 192 movq %rdi, 40(%rsp) leaq 72(%rsp), %rdi movq %rsi, 32(%rsp) leaq 84(%rsp), %rsi movq %rdx, 24(%rsp) leaq 56(%rsp), %rdx movq %rcx, 16(%rsp) leaq 64(%rsp), %rcx movq %r8, 8(%rsp) movq %r9, (%rsp) movq %fs:40, %rax movq %rax, 168(%rsp) xorl %eax, %eax leaq 40(%rsp), %rax movl $1, 80(%rsp) movq %rax, 120(%rsp) leaq 32(%rsp), %rax movq %rax, 128(%rsp) leaq 24(%rsp), %rax movq %rax, 136(%rsp) leaq 16(%rsp), %rax movq %rax, 144(%rsp) leaq 8(%rsp), %rax movq %rax, 152(%rsp) movq %rsp, %rax movq %rax, 160(%rsp) movabsq $4294967297, %rax movq %rax, 72(%rsp) movq %rax, 84(%rsp) movl $1, 92(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L172 pushq 64(%rsp) .cfi_def_cfa_offset 200 leaq _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl(%rip), %rdi pushq 64(%rsp) .cfi_def_cfa_offset 208 movq 100(%rsp), %rcx movl 108(%rsp), %r8d movq 88(%rsp), %rsi movl 96(%rsp), %edx leaq 136(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 200 popq %rdx .cfi_def_cfa_offset 192 .L172: movq 168(%rsp), %rax subq %fs:40, %rax je .L174 call __stack_chk_fail@PLT .L174: addq $184, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3688: .size _Z55__device_stub__Z10add_kernelP6vertexP5entryPdP3mapS3_PlP6vertexP5entryPdP3mapS3_Pl, .-_Z55__device_stub__Z10add_kernelP6vertexP5entryPdP3mapS3_PlP6vertexP5entryPdP3mapS3_Pl .globl _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl .type _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl, @function _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl: .LFB3689: .cfi_startproc endbr64 jmp _Z55__device_stub__Z10add_kernelP6vertexP5entryPdP3mapS3_PlP6vertexP5entryPdP3mapS3_Pl .cfi_endproc .LFE3689: .size _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl, .-_Z10add_kernelP6vertexP5entryPdP3mapS3_Pl .globl _Z37__device_stub__Z13update_kernelPdS_PlPdS_Pl .type _Z37__device_stub__Z13update_kernelPdS_PlPdS_Pl, @function _Z37__device_stub__Z13update_kernelPdS_PlPdS_Pl: .LFB3690: .cfi_startproc endbr64 subq $136, %rsp .cfi_def_cfa_offset 144 movq %rdi, 24(%rsp) leaq 40(%rsp), %rcx leaq 48(%rsp), %rdi movq %rsi, 16(%rsp) leaq 60(%rsp), %rsi movq %rdx, 8(%rsp) leaq 32(%rsp), %rdx movq %fs:40, %rax movq %rax, 120(%rsp) xorl %eax, %eax leaq 24(%rsp), %rax movl $1, 56(%rsp) movq %rax, 96(%rsp) leaq 16(%rsp), %rax movq %rax, 104(%rsp) leaq 8(%rsp), %rax movq %rax, 112(%rsp) movabsq $4294967297, %rax movq %rax, 48(%rsp) movq %rax, 60(%rsp) movl $1, 68(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L177 pushq 40(%rsp) .cfi_def_cfa_offset 152 leaq _Z13update_kernelPdS_Pl(%rip), %rdi pushq 40(%rsp) .cfi_def_cfa_offset 160 movq 76(%rsp), %rcx movl 84(%rsp), %r8d movq 64(%rsp), %rsi movl 72(%rsp), %edx leaq 112(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 152 popq %rdx .cfi_def_cfa_offset 144 .L177: movq 120(%rsp), %rax subq %fs:40, %rax je .L179 call __stack_chk_fail@PLT .L179: addq $136, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3690: .size _Z37__device_stub__Z13update_kernelPdS_PlPdS_Pl, .-_Z37__device_stub__Z13update_kernelPdS_PlPdS_Pl .globl _Z13update_kernelPdS_Pl .type _Z13update_kernelPdS_Pl, @function _Z13update_kernelPdS_Pl: .LFB3691: .cfi_startproc endbr64 jmp _Z37__device_stub__Z13update_kernelPdS_PlPdS_Pl .cfi_endproc .LFE3691: .size _Z13update_kernelPdS_Pl, .-_Z13update_kernelPdS_Pl .section .rodata.str1.1 .LC9: .string "Correct usage: %s <pathToGraph> <numIterations> <serial = 0/parallel = 1>\n" .LC10: .string "r" .LC13: .string "%lf\n" .LC14: .string "%lf s\n" .LC15: .string "Pagerank failed in iteration: %d\n" .section .text.startup,"ax",@progbits .globl main .type main, @function main: .LFB3661: .cfi_startproc endbr64 pushq %r15 .cfi_def_cfa_offset 16 .cfi_offset 15, -16 pushq %r14 .cfi_def_cfa_offset 24 .cfi_offset 14, -24 pushq %r13 .cfi_def_cfa_offset 32 .cfi_offset 13, -32 pushq %r12 .cfi_def_cfa_offset 40 .cfi_offset 12, -40 pushq %rbp .cfi_def_cfa_offset 48 .cfi_offset 6, -48 pushq %rbx .cfi_def_cfa_offset 56 .cfi_offset 3, -56 movq %rsi, %rbx subq $104, %rsp .cfi_def_cfa_offset 160 movq %fs:40, %rax movq %rax, 88(%rsp) xorl %eax, %eax cmpl $4, %edi je .L183 movq (%rsi), %rcx movq stderr(%rip), %rdi leaq .LC9(%rip), %rdx movl $2, %esi call __fprintf_chk@PLT movl $1, %edi call exit@PLT .L183: movq 8(%rsi), %rdi leaq .LC10(%rip), %rsi call fopen@PLT movq 16(%rbx), %rdi movq %rax, %r13 call atoi@PLT movq 24(%rbx), %rdi movl %eax, %r12d call atoi@PLT movl %eax, %ebp call _Z13init_verticesv call _Z10init_edgesv movq %r13, %rdi call _Z11build_graphP8_IO_FILE call _Z10create_mapv call _Z10init_ranksv call _Z16init_transitionsv cmpl $1, %ebp jne .L184 movq %rsp, %rdi movl $8, %esi call cudaMalloc@PLT movl $1, %ecx movl $455, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq (%rsp), %rdi movl $1, %ecx movl $8, %edx leaq edges_length(%rip), %rsi call cudaMemcpy@PLT movl $1, %ecx movl $456, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib leaq 8(%rsp), %rdi movl $8, %esi call cudaMalloc@PLT movl $1, %ecx movl $459, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq 8(%rsp), %rdi movl $1, %ecx movl $8, %edx leaq vertex_length(%rip), %rsi call cudaMemcpy@PLT movl $1, %ecx movl $460, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib imulq $24, vertex_length(%rip), %rsi leaq 16(%rsp), %rdi call cudaMalloc@PLT movl $1, %ecx movl $463, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq 16(%rsp), %rdi movl $1, %ecx imulq $24, vertex_length(%rip), %rdx movq vertex_list(%rip), %rsi call cudaMemcpy@PLT movl $1, %ecx movl $464, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq edges_length(%rip), %rsi leaq 24(%rsp), %rdi salq $4, %rsi call cudaMalloc@PLT movl $1, %ecx movl $467, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq 24(%rsp), %rdi movl $1, %ecx movq edges_length(%rip), %rdx movq transitions(%rip), %rsi salq $4, %rdx call cudaMemcpy@PLT movl $1, %ecx movl $468, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq vertex_length(%rip), %rsi leaq 32(%rsp), %rdi salq $4, %rsi call cudaMalloc@PLT movl $1, %ecx movl $471, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq 32(%rsp), %rdi movl $1, %ecx movq vertex_length(%rip), %rdx movq node_map(%rip), %rsi salq $4, %rdx call cudaMemcpy@PLT movl $1, %ecx movl $472, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq vertex_length(%rip), %rax leaq 40(%rsp), %rdi leaq 0(,%rax,8), %rsi call cudaMalloc@PLT movl $1, %ecx movl $475, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq 40(%rsp), %rdi movl $1, %ecx movq vertex_length(%rip), %rax movq ranks(%rip), %rsi leaq 0(,%rax,8), %rdx call cudaMemcpy@PLT movl $1, %ecx movl $476, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq edges_length(%rip), %rax leaq 48(%rsp), %rdi leaq 0(,%rax,8), %rsi call cudaMalloc@PLT movl $1, %ecx movl $479, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq vertex_length(%rip), %rax leaq 56(%rsp), %rdi leaq 0(,%rax,8), %rsi call cudaMalloc@PLT movl $1, %ecx movl $482, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq vertex_length(%rip), %rbx cmpq $1024, %rbx jle .L186 cvtsi2sdq %rbx, %xmm0 mulsd .LC11(%rip), %xmm0 movl $1024, %ebx call ceil@PLT cvttsd2sil %xmm0, %ebp .L186: call clock@PLT xorl %r15d, %r15d movabsq $4294967297, %r13 movq %rax, %r14 .L187: cmpl %r12d, %r15d jge .L202 movq edges_length(%rip), %rax movq 48(%rsp), %rdi xorl %esi, %esi leaq 0(,%rax,8), %rdx call cudaMemset@PLT movl $1, %ecx movl $498, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq vertex_length(%rip), %rax movq 56(%rsp), %rdi xorl %esi, %esi leaq 0(,%rax,8), %rdx call cudaMemset@PLT movl $1, %ecx movl $499, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq %r13, 80(%rsp) xorl %r9d, %r9d xorl %r8d, %r8d movq %r13, 68(%rsp) movl 84(%rsp), %ecx movl %ebx, 76(%rsp) movl 72(%rsp), %esi movl %ebp, 64(%rsp) movq 76(%rsp), %rdx movq 64(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L188 movq 8(%rsp), %r9 movq 56(%rsp), %r8 movq 40(%rsp), %rcx movq 32(%rsp), %rdx movq 24(%rsp), %rsi movq 16(%rsp), %rdi call _Z60__device_stub__Z15multiply_kernelP6vertexP5entryP3mapPdS5_PlP6vertexP5entryP3mapPdS5_Pl .L188: call cudaDeviceSynchronize@PLT movq %r13, 80(%rsp) xorl %r9d, %r9d xorl %r8d, %r8d movq %r13, 68(%rsp) movl 84(%rsp), %ecx movl %ebx, 76(%rsp) movl 72(%rsp), %esi movl %ebp, 64(%rsp) movq 76(%rsp), %rdx movq 64(%rsp), %rdi call __cudaPushCallConfiguration@PLT testl %eax, %eax jne .L189 movq 8(%rsp), %rdx movq 40(%rsp), %rsi movq 56(%rsp), %rdi call _Z37__device_stub__Z13update_kernelPdS_PlPdS_Pl .L189: call cudaDeviceSynchronize@PLT incl %r15d jmp .L187 .L202: call clock@PLT leaq .LC13(%rip), %r13 subq %r14, %rax cvtsi2sdq %rax, %xmm0 movq vertex_length(%rip), %rax divsd .LC12(%rip), %xmm0 movq %xmm0, %r12 leaq 0(,%rax,8), %rbp movq %rbp, %rdi call malloc@PLT movq 40(%rsp), %rsi movq %rbp, %rdx movl $2, %ecx movq %rax, %rdi movq %rax, %rbx xorl %ebp, %ebp call cudaMemcpy@PLT movl $1, %ecx movl $515, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib .L191: cmpq %rbp, vertex_length(%rip) jle .L203 movsd (%rbx,%rbp,8), %xmm0 movq %r13, %rsi movl $2, %edi movb $1, %al incq %rbp call __printf_chk@PLT jmp .L191 .L203: movq %rbx, %rdi call free@PLT movq %r12, %xmm0 leaq .LC14(%rip), %rsi movb $1, %al movl $2, %edi call __printf_chk@PLT movq (%rsp), %rdi call cudaFree@PLT movl $1, %ecx movl $522, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq 8(%rsp), %rdi call cudaFree@PLT movl $1, %ecx movl $523, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq 16(%rsp), %rdi call cudaFree@PLT movl $1, %ecx movl $524, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq 24(%rsp), %rdi call cudaFree@PLT movl $1, %ecx movl $525, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq 32(%rsp), %rdi call cudaFree@PLT movl $1, %ecx movl $526, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq 40(%rsp), %rdi call cudaFree@PLT movl $1, %ecx movl $527, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq 48(%rsp), %rdi call cudaFree@PLT movl $1, %ecx movl $528, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib movq 56(%rsp), %rdi call cudaFree@PLT movl $1, %ecx movl $529, %edx leaq .LC1(%rip), %rsi movl %eax, %edi call _Z14cudaCheckError9cudaErrorPKcib jmp .L193 .L184: call clock@PLT xorl %ebx, %ebx movq %rax, %rbp call _Z11init_resultv .L194: cmpl %r12d, %ebx jge .L196 call _Z8pagerankv testl %eax, %eax jne .L195 movq stderr(%rip), %rdi movl %ebx, %ecx movl $2, %esi leaq .LC15(%rip), %rdx call __fprintf_chk@PLT jmp .L196 .L195: call _Z12update_ranksv incl %ebx jmp .L194 .L196: call clock@PLT xorl %ebx, %ebx leaq .LC13(%rip), %r12 subq %rbp, %rax cvtsi2sdq %rax, %xmm0 divsd .LC12(%rip), %xmm0 movq %xmm0, %rbp .L198: cmpq %rbx, vertex_length(%rip) jle .L204 movq ranks(%rip), %rax movq %r12, %rsi movl $2, %edi movsd (%rax,%rbx,8), %xmm0 movb $1, %al incq %rbx call __printf_chk@PLT jmp .L198 .L204: movq %rbp, %xmm0 leaq .LC14(%rip), %rsi movl $2, %edi movb $1, %al call __printf_chk@PLT .L193: call _Z12delete_edgesv call _Z15delete_verticesv call _Z12delete_ranksv call _Z18delete_transitionsv call _Z10delete_mapv call _Z13delete_resultv movq 88(%rsp), %rax subq %fs:40, %rax je .L200 call __stack_chk_fail@PLT .L200: addq $104, %rsp .cfi_def_cfa_offset 56 xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 48 popq %rbp .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE3661: .size main, .-main .section .rodata.str1.1 .LC16: .string "_Z13update_kernelPdS_Pl" .LC17: .string "_Z10add_kernelP6vertexP5entryPdP3mapS3_Pl" .LC18: .string "_Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl" .section .text.startup .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB3693: .cfi_startproc endbr64 pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset 3, -16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC16(%rip), %rdx movq %rax, %rdi movq %rax, %rbx pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx leaq _Z13update_kernelPdS_Pl(%rip), %rsi pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC17(%rip), %rdx orl $-1, %r8d leaq _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT addq $32, %rsp .cfi_def_cfa_offset 16 movq %rbx, %rdi xorl %r9d, %r9d pushq $0 .cfi_def_cfa_offset 24 leaq .LC18(%rip), %rdx orl $-1, %r8d leaq _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl(%rip), %rsi pushq $0 .cfi_def_cfa_offset 32 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 40 pushq $0 .cfi_def_cfa_offset 48 call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rbx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE3693: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .globl result .bss .align 8 .type result, @object .size result, 8 result: .zero 8 .globl ranks .align 8 .type ranks, @object .size ranks, 8 ranks: .zero 8 .globl node_map .align 8 .type node_map, @object .size node_map, 8 node_map: .zero 8 .globl transitions .align 8 .type transitions, @object .size transitions, 8 transitions: .zero 8 .globl vertex_itr .align 8 .type vertex_itr, @object .size vertex_itr, 8 vertex_itr: .zero 8 .globl vertex_size .align 8 .type vertex_size, @object .size vertex_size, 8 vertex_size: .zero 8 .globl vertex_length .align 8 .type vertex_length, @object .size vertex_length, 8 vertex_length: .zero 8 .globl vertex_list .align 8 .type vertex_list, @object .size vertex_list, 8 vertex_list: .zero 8 .globl edges_itr .align 8 .type edges_itr, @object .size edges_itr, 8 edges_itr: .zero 8 .globl edges_size .align 8 .type edges_size, @object .size edges_size, 8 edges_size: .zero 8 .globl edges_length .align 8 .type edges_length, @object .size edges_length, 8 edges_length: .zero 8 .globl edges .align 8 .type edges, @object .size edges, 8 edges: .zero 8 .section .rodata.cst8,"aM",@progbits,8 .align 8 .LC6: .long 0 .long 1070596096 .align 8 .LC7: .long 0 .long 1072693248 .align 8 .LC11: .long 0 .long 1062207488 .align 8 .LC12: .long 0 .long 1093567616 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : _Z13update_kernelPdS_Pl .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff027624 */ /* 0x000fe200078e00ff */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0030*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x174] ; /* 0x00005d00ff037624 */ /* 0x000fcc00078e00ff */ /*0040*/ LDG.E.64 R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea8000c1e1b00 */ /*0050*/ S2R R5, SR_CTAID.X ; /* 0x0000000000057919 */ /* 0x000e280000002500 */ /*0060*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*0070*/ IMAD R5, R5, c[0x0][0x0], R0 ; /* 0x0000000005057a24 */ /* 0x001fca00078e0200 */ /*0080*/ SHF.R.S32.HI R0, RZ, 0x1f, R5 ; /* 0x0000001fff007819 */ /* 0x000fe40000011405 */ /*0090*/ ISETP.GT.U32.AND P0, PT, R2, R5, PT ; /* 0x000000050200720c */ /* 0x004fc80003f04070 */ /*00a0*/ ISETP.GT.AND.EX P0, PT, R3, R0, PT, P0 ; /* 0x000000000300720c */ /* 0x000fda0003f04300 */ /*00b0*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*00c0*/ IMAD.SHL.U32 R4, R5.reuse, 0x8, RZ ; /* 0x0000000805047824 */ /* 0x040fe200078e00ff */ /*00d0*/ SHF.L.U64.HI R0, R5, 0x3, R0 ; /* 0x0000000305007819 */ /* 0x000fc80000010200 */ /*00e0*/ IADD3 R2, P0, R4, c[0x0][0x160], RZ ; /* 0x0000580004027a10 */ /* 0x000fc80007f1e0ff */ /*00f0*/ IADD3.X R3, R0, c[0x0][0x164], RZ, P0, !PT ; /* 0x0000590000037a10 */ /* 0x000fcc00007fe4ff */ /*0100*/ LDG.E.64 R2, [R2.64] ; /* 0x0000000402027981 */ /* 0x000ea2000c1e1b00 */ /*0110*/ IADD3 R4, P0, R4, c[0x0][0x168], RZ ; /* 0x00005a0004047a10 */ /* 0x000fc80007f1e0ff */ /*0120*/ IADD3.X R5, R0, c[0x0][0x16c], RZ, P0, !PT ; /* 0x00005b0000057a10 */ /* 0x000fca00007fe4ff */ /*0130*/ STG.E.64 [R4.64], R2 ; /* 0x0000000204007986 */ /* 0x004fe2000c101b04 */ /*0140*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0150*/ BRA 0x150; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x188] ; /* 0x00006200ff027624 */ /* 0x000fe200078e00ff */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0030*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x18c] ; /* 0x00006300ff037624 */ /* 0x000fca00078e00ff */ /*0040*/ LDG.E.64 R4, [R2.64] ; /* 0x0000000402047981 */ /* 0x000ea8000c1e1b00 */ /*0050*/ S2R R7, SR_CTAID.X ; /* 0x0000000000077919 */ /* 0x000e280000002500 */ /*0060*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*0070*/ IMAD R7, R7, c[0x0][0x0], R0 ; /* 0x0000000007077a24 */ /* 0x001fca00078e0200 */ /*0080*/ SHF.R.S32.HI R9, RZ, 0x1f, R7 ; /* 0x0000001fff097819 */ /* 0x000fe40000011407 */ /*0090*/ ISETP.GT.U32.AND P0, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x004fc80003f04070 */ /*00a0*/ ISETP.GT.AND.EX P0, PT, R5, R9, PT, P0 ; /* 0x000000090500720c */ /* 0x000fda0003f04300 */ /*00b0*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*00c0*/ IMAD.MOV.U32 R4, RZ, RZ, 0x18 ; /* 0x00000018ff047424 */ /* 0x000fe400078e00ff */ /*00d0*/ IMAD R9, R9, 0x18, RZ ; /* 0x0000001809097824 */ /* 0x000fe400078e02ff */ /*00e0*/ IMAD.WIDE.U32 R4, R7, R4, c[0x0][0x160] ; /* 0x0000580007047625 */ /* 0x000fc800078e0004 */ /*00f0*/ IMAD.IADD R5, R5, 0x1, R9 ; /* 0x0000000105057824 */ /* 0x000fca00078e0209 */ /*0100*/ LDG.E R0, [R4.64+0x10] ; /* 0x0000100404007981 */ /* 0x000ea4000c1e1900 */ /*0110*/ ISETP.GE.AND P0, PT, R0, 0x1, PT ; /* 0x000000010000780c */ /* 0x004fda0003f06270 */ /*0120*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*0130*/ LDG.E.64 R6, [R4.64+0x8] ; /* 0x0000080404067981 */ /* 0x000164000c1e1b00 */ /*0140*/ ISETP.NE.U32.AND P0, PT, RZ, c[0x0][0x178], PT ; /* 0x00005e00ff007a0c */ /* 0x000fe20003f05070 */ /*0150*/ IMAD.MOV.U32 R0, RZ, RZ, -0x1 ; /* 0xffffffffff007424 */ /* 0x000fc600078e00ff */ /*0160*/ ISETP.NE.AND.EX P0, PT, RZ, c[0x0][0x17c], PT, P0 ; /* 0x00005f00ff007a0c */ /* 0x000fda0003f05300 */ /*0170*/ @!P0 BRA 0x2f0 ; /* 0x0000017000008947 */ /* 0x000fea0003800000 */ /*0180*/ LDG.E.64 R8, [R2.64] ; /* 0x0000000402087981 */ /* 0x000ea2000c1e1b00 */ /*0190*/ BSSY B0, 0x2f0 ; /* 0x0000015000007945 */ /* 0x000fe20003800000 */ /*01a0*/ ISETP.GE.U32.AND P0, PT, R8, 0x1, PT ; /* 0x000000010800780c */ /* 0x004fc80003f06070 */ /*01b0*/ ISETP.GE.AND.EX P0, PT, R9, RZ, PT, P0 ; /* 0x000000ff0900720c */ /* 0x000fda0003f06300 */ /*01c0*/ @!P0 BRA 0x2e0 ; /* 0x0000011000008947 */ /* 0x000fea0003800000 */ /*01d0*/ LEA R10, P0, R6, c[0x0][0x168], 0x4 ; /* 0x00005a00060a7a11 */ /* 0x020fc800078020ff */ /*01e0*/ LEA.HI.X R11, R6, c[0x0][0x16c], R7, 0x4, P0 ; /* 0x00005b00060b7a11 */ /* 0x000fca00000f2407 */ /*01f0*/ LDG.E.64 R12, [R10.64] ; /* 0x000000040a0c7981 */ /* 0x000362000c1e1b00 */ /*0200*/ CS2R R16, SRZ ; /* 0x0000000000107805 */ /* 0x000fcc000001ff00 */ /*0210*/ LEA R14, P0, R17, c[0x0][0x178], 0x4 ; /* 0x00005e00110e7a11 */ /* 0x000fc800078020ff */ /*0220*/ LEA.HI.X R15, R17, c[0x0][0x17c], R16, 0x4, P0 ; /* 0x00005f00110f7a11 */ /* 0x000fca00000f2410 */ /*0230*/ LDG.E.64 R10, [R14.64] ; /* 0x000000040e0a7981 */ /* 0x002ea4000c1e1b00 */ /*0240*/ ISETP.NE.U32.AND P0, PT, R10, R12, PT ; /* 0x0000000c0a00720c */ /* 0x024fc80003f05070 */ /*0250*/ ISETP.NE.AND.EX P0, PT, R11, R13, PT, P0 ; /* 0x0000000d0b00720c */ /* 0x000fda0003f05300 */ /*0260*/ @!P0 BRA 0x2d0 ; /* 0x0000006000008947 */ /* 0x000fea0003800000 */ /*0270*/ IADD3 R17, P0, R17, 0x1, RZ ; /* 0x0000000111117810 */ /* 0x000fca0007f1e0ff */ /*0280*/ IMAD.X R16, RZ, RZ, R16, P0 ; /* 0x000000ffff107224 */ /* 0x000fe200000e0610 */ /*0290*/ ISETP.GE.U32.AND P0, PT, R17, R8, PT ; /* 0x000000081100720c */ /* 0x000fc80003f06070 */ /*02a0*/ ISETP.GE.AND.EX P0, PT, R16, R9, PT, P0 ; /* 0x000000091000720c */ /* 0x000fda0003f06300 */ /*02b0*/ @!P0 BRA 0x210 ; /* 0xffffff5000008947 */ /* 0x000fea000383ffff */ /*02c0*/ BRA 0x2e0 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*02d0*/ LDG.E R0, [R14.64+0x8] ; /* 0x000008040e007981 */ /* 0x000364000c1e1900 */ /*02e0*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*02f0*/ SHF.R.S64 R10, RZ, 0x1d, R0 ; /* 0x0000001dff0a7819 */ /* 0x020fe40000001000 */ /*0300*/ LEA R14, P0, R6, c[0x0][0x170], 0x3 ; /* 0x00005c00060e7a11 */ /* 0x002fe400078018ff */ /*0310*/ IADD3 R10, P1, R10, c[0x0][0x180], RZ ; /* 0x000060000a0a7a10 */ /* 0x000fe40007f3e0ff */ /*0320*/ LEA.HI.X R15, R6, c[0x0][0x174], R7, 0x3, P0 ; /* 0x00005d00060f7a11 */ /* 0x000fe400000f1c07 */ /*0330*/ LEA.HI.X.SX32 R11, R0, c[0x0][0x184], 0x3, P1 ; /* 0x00006100000b7a11 */ /* 0x000fc600008f1eff */ /*0340*/ LDG.E.64 R8, [R14.64] ; /* 0x000000040e087981 */ /* 0x000ea8000c1e1b00 */ /*0350*/ LDG.E.64 R12, [R10.64] ; /* 0x000000040a0c7981 */ /* 0x000ea2000c1e1b00 */ /*0360*/ WARPSYNC 0xffffffff ; /* 0xffffffff00007948 */ /* 0x000fe60003800000 */ /*0370*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0380*/ DADD R8, R8, R12 ; /* 0x0000000008087229 */ /* 0x004e4e000000000c */ /*0390*/ STG.E.64 [R10.64], R8 ; /* 0x000000080a007986 */ /* 0x0023e8000c101b04 */ /*03a0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*03b0*/ LDG.E R17, [R4.64+0x10] ; /* 0x0000100404117981 */ /* 0x000ea8000c1e1900 */ /*03c0*/ LDG.E.64 R12, [R4.64+0x8] ; /* 0x00000804040c7981 */ /* 0x000ea2000c1e1b00 */ /*03d0*/ IADD3 R6, P1, R6, 0x1, RZ ; /* 0x0000000106067810 */ /* 0x000fca0007f3e0ff */ /*03e0*/ IMAD.X R7, RZ, RZ, R7, P1 ; /* 0x000000ffff077224 */ /* 0x000fe200008e0607 */ /*03f0*/ IADD3 R19, P0, R17, R12, RZ ; /* 0x0000000c11137210 */ /* 0x004fc80007f1e0ff */ /*0400*/ LEA.HI.X.SX32 R12, R17, R13, 0x1, P0 ; /* 0x0000000d110c7211 */ /* 0x000fe400000f0eff */ /*0410*/ ISETP.GE.U32.AND P0, PT, R6, R19, PT ; /* 0x000000130600720c */ /* 0x000fc80003f06070 */ /*0420*/ ISETP.GE.AND.EX P0, PT, R7, R12, PT, P0 ; /* 0x0000000c0700720c */ /* 0x000fda0003f06300 */ /*0430*/ @!P0 BRA 0x140 ; /* 0xfffffd0000008947 */ /* 0x002fea000383ffff */ /*0440*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0450*/ BRA 0x450; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0460*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0470*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0480*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0490*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ .......... Function : _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x188] ; /* 0x00006200ff027624 */ /* 0x000fe200078e00ff */ /*0020*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fe20000000a00 */ /*0030*/ IMAD.MOV.U32 R3, RZ, RZ, c[0x0][0x18c] ; /* 0x00006300ff037624 */ /* 0x000fca00078e00ff */ /*0040*/ LDG.E.64 R4, [R2.64] ; /* 0x0000000402047981 */ /* 0x000ea8000c1e1b00 */ /*0050*/ S2R R7, SR_CTAID.X ; /* 0x0000000000077919 */ /* 0x000e280000002500 */ /*0060*/ S2R R0, SR_TID.X ; /* 0x0000000000007919 */ /* 0x000e240000002100 */ /*0070*/ IMAD R7, R7, c[0x0][0x0], R0 ; /* 0x0000000007077a24 */ /* 0x001fca00078e0200 */ /*0080*/ SHF.R.S32.HI R0, RZ, 0x1f, R7 ; /* 0x0000001fff007819 */ /* 0x000fe40000011407 */ /*0090*/ ISETP.GT.U32.AND P0, PT, R4, R7, PT ; /* 0x000000070400720c */ /* 0x004fc80003f04070 */ /*00a0*/ ISETP.GT.AND.EX P0, PT, R5, R0, PT, P0 ; /* 0x000000000500720c */ /* 0x000fda0003f04300 */ /*00b0*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*00c0*/ IMAD.MOV.U32 R4, RZ, RZ, 0x18 ; /* 0x00000018ff047424 */ /* 0x000fe400078e00ff */ /*00d0*/ IMAD R9, R0, 0x18, RZ ; /* 0x0000001800097824 */ /* 0x000fe400078e02ff */ /*00e0*/ IMAD.WIDE.U32 R4, R7, R4, c[0x0][0x160] ; /* 0x0000580007047625 */ /* 0x000fc800078e0004 */ /*00f0*/ IMAD.IADD R5, R5, 0x1, R9 ; /* 0x0000000105057824 */ /* 0x000fca00078e0209 */ /*0100*/ LDG.E R6, [R4.64+0x10] ; /* 0x0000100404067981 */ /* 0x000ea4000c1e1900 */ /*0110*/ ISETP.GE.AND P0, PT, R6, 0x1, PT ; /* 0x000000010600780c */ /* 0x004fda0003f06270 */ /*0120*/ @!P0 EXIT ; /* 0x000000000000894d */ /* 0x000fea0003800000 */ /*0130*/ LEA R8, P0, R7, c[0x0][0x178], 0x3 ; /* 0x00005e0007087a11 */ /* 0x000fc800078018ff */ /*0140*/ LEA.HI.X R9, R7, c[0x0][0x17c], R0, 0x3, P0 ; /* 0x00005f0007097a11 */ /* 0x000fe400000f1c00 */ /*0150*/ LDG.E.64 R6, [R4.64+0x8] ; /* 0x0000080404067981 */ /* 0x000168000c1e1b00 */ /*0160*/ LDG.E.64 R8, [R8.64] ; /* 0x0000000408087981 */ /* 0x000f66000c1e1b00 */ /*0170*/ LEA R12, P0, R6, c[0x0][0x168], 0x4 ; /* 0x00005a00060c7a11 */ /* 0x020fc800078020ff */ /*0180*/ LEA.HI.X R13, R6, c[0x0][0x16c], R7, 0x4, P0 ; /* 0x00005b00060d7a11 */ /* 0x000fca00000f2407 */ /*0190*/ LDG.E.64 R14, [R12.64+0x8] ; /* 0x000008040c0e7981 */ /* 0x000362000c1e1b00 */ /*01a0*/ ISETP.NE.U32.AND P0, PT, RZ, c[0x0][0x170], PT ; /* 0x00005c00ff007a0c */ /* 0x000fe20003f05070 */ /*01b0*/ IMAD.MOV.U32 R0, RZ, RZ, -0x1 ; /* 0xffffffffff007424 */ /* 0x000fc600078e00ff */ /*01c0*/ ISETP.NE.AND.EX P0, PT, RZ, c[0x0][0x174], PT, P0 ; /* 0x00005d00ff007a0c */ /* 0x000fda0003f05300 */ /*01d0*/ @!P0 BRA 0x330 ; /* 0x0000015000008947 */ /* 0x000fea0003800000 */ /*01e0*/ LDG.E.64 R10, [R2.64] ; /* 0x00000004020a7981 */ /* 0x002ea2000c1e1b00 */ /*01f0*/ BSSY B0, 0x330 ; /* 0x0000013000007945 */ /* 0x000fe20003800000 */ /*0200*/ ISETP.GE.U32.AND P0, PT, R10, 0x1, PT ; /* 0x000000010a00780c */ /* 0x004fc80003f06070 */ /*0210*/ ISETP.GE.AND.EX P0, PT, R11, RZ, PT, P0 ; /* 0x000000ff0b00720c */ /* 0x000fda0003f06300 */ /*0220*/ @!P0 BRA 0x320 ; /* 0x000000f000008947 */ /* 0x000fea0003800000 */ /*0230*/ LDG.E.64 R16, [R12.64] ; /* 0x000000040c107981 */ /* 0x000362000c1e1b00 */ /*0240*/ CS2R R20, SRZ ; /* 0x0000000000147805 */ /* 0x000fcc000001ff00 */ /*0250*/ LEA R18, P0, R21, c[0x0][0x170], 0x4 ; /* 0x00005c0015127a11 */ /* 0x000fc800078020ff */ /*0260*/ LEA.HI.X R19, R21, c[0x0][0x174], R20, 0x4, P0 ; /* 0x00005d0015137a11 */ /* 0x000fca00000f2414 */ /*0270*/ LDG.E.64 R12, [R18.64] ; /* 0x00000004120c7981 */ /* 0x002ea4000c1e1b00 */ /*0280*/ ISETP.NE.U32.AND P0, PT, R12, R16, PT ; /* 0x000000100c00720c */ /* 0x024fc80003f05070 */ /*0290*/ ISETP.NE.AND.EX P0, PT, R13, R17, PT, P0 ; /* 0x000000110d00720c */ /* 0x000fda0003f05300 */ /*02a0*/ @!P0 BRA 0x310 ; /* 0x0000006000008947 */ /* 0x000fea0003800000 */ /*02b0*/ IADD3 R21, P0, R21, 0x1, RZ ; /* 0x0000000115157810 */ /* 0x000fca0007f1e0ff */ /*02c0*/ IMAD.X R20, RZ, RZ, R20, P0 ; /* 0x000000ffff147224 */ /* 0x000fe200000e0614 */ /*02d0*/ ISETP.GE.U32.AND P0, PT, R21, R10, PT ; /* 0x0000000a1500720c */ /* 0x000fc80003f06070 */ /*02e0*/ ISETP.GE.AND.EX P0, PT, R20, R11, PT, P0 ; /* 0x0000000b1400720c */ /* 0x000fda0003f06300 */ /*02f0*/ @!P0 BRA 0x250 ; /* 0xffffff5000008947 */ /* 0x000fea000383ffff */ /*0300*/ BRA 0x320 ; /* 0x0000001000007947 */ /* 0x000fea0003800000 */ /*0310*/ LDG.E R0, [R18.64+0x8] ; /* 0x0000080412007981 */ /* 0x000364000c1e1900 */ /*0320*/ BSYNC B0 ; /* 0x0000000000007941 */ /* 0x000fea0003800000 */ /*0330*/ SHF.R.S64 R10, RZ, 0x1d, R0 ; /* 0x0000001dff0a7819 */ /* 0x022fc80000001000 */ /*0340*/ IADD3 R10, P0, R10, c[0x0][0x180], RZ ; /* 0x000060000a0a7a10 */ /* 0x000fc80007f1e0ff */ /*0350*/ LEA.HI.X.SX32 R11, R0, c[0x0][0x184], 0x3, P0 ; /* 0x00006100000b7a11 */ /* 0x000fca00000f1eff */ /*0360*/ LDG.E.64 R12, [R10.64] ; /* 0x000000040a0c7981 */ /* 0x000ea2000c1e1b00 */ /*0370*/ WARPSYNC 0xffffffff ; /* 0xffffffff00007948 */ /* 0x000fe60003800000 */ /*0380*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*0390*/ DFMA R12, R8, R14, R12 ; /* 0x0000000e080c722b */ /* 0x004e4e000000000c */ /*03a0*/ STG.E.64 [R10.64], R12 ; /* 0x0000000c0a007986 */ /* 0x0023e8000c101b04 */ /*03b0*/ BAR.SYNC.DEFER_BLOCKING 0x0 ; /* 0x0000000000007b1d */ /* 0x000fec0000010000 */ /*03c0*/ LDG.E R17, [R4.64+0x10] ; /* 0x0000100404117981 */ /* 0x000ea8000c1e1900 */ /*03d0*/ LDG.E.64 R14, [R4.64+0x8] ; /* 0x00000804040e7981 */ /* 0x000ea2000c1e1b00 */ /*03e0*/ IADD3 R6, P1, R6, 0x1, RZ ; /* 0x0000000106067810 */ /* 0x000fca0007f3e0ff */ /*03f0*/ IMAD.X R7, RZ, RZ, R7, P1 ; /* 0x000000ffff077224 */ /* 0x000fe200008e0607 */ /*0400*/ IADD3 R19, P0, R17, R14, RZ ; /* 0x0000000e11137210 */ /* 0x004fc80007f1e0ff */ /*0410*/ LEA.HI.X.SX32 R14, R17, R15, 0x1, P0 ; /* 0x0000000f110e7211 */ /* 0x000fe400000f0eff */ /*0420*/ ISETP.GE.U32.AND P0, PT, R6, R19, PT ; /* 0x000000130600720c */ /* 0x000fc80003f06070 */ /*0430*/ ISETP.GE.AND.EX P0, PT, R7, R14, PT, P0 ; /* 0x0000000e0700720c */ /* 0x000fda0003f06300 */ /*0440*/ @!P0 BRA 0x170 ; /* 0xfffffd2000008947 */ /* 0x002fea000383ffff */ /*0450*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0460*/ BRA 0x460; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0470*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0480*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0490*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*04f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include<cstdio> #include<cstdlib> #include<iostream> #define DFL_LEN 32 #define MAX_THREADS_PER_BLOCK 1024 //supported by hardware, run ./deviceQuery to determine //cuda error checking #define check_error(ans) {cudaCheckError((ans),__FILE__,__LINE__);} inline void cudaCheckError(hipError_t e,const char *file,int line,bool abort = true){ if(e != hipSuccess){ fprintf(stderr,"GPUassert: %s\nFile: %s\nLine: %d\n",hipGetErrorString(e),file,line); if(abort) exit(e); } } //end of error checking typedef long int g_type; //struct declarations and global variables begin here struct vertex{ g_type number; g_type start; int n; }; struct map{ g_type node; g_type index; }; struct entry{ g_type edge; double val; }; g_type *edges; g_type edges_length; g_type edges_size; g_type edges_itr; struct vertex *vertex_list; g_type vertex_length; g_type vertex_size; g_type vertex_itr; struct entry *transitions; struct map *node_map; double *ranks; double *result; //end of struct and global definitions //start of interface int init_edges(){ if(edges != NULL) return 0; edges = (g_type *)malloc(DFL_LEN * sizeof(g_type)); if(edges == NULL){ fprintf(stderr,"Malloc failed in %s at line %d\n",__FILE__,__LINE__); return 0; } edges_size = DFL_LEN; edges_length = 0; edges_itr = 0; return 1; } void delete_edges(){ edges_length = 0; edges_size = DFL_LEN; edges_itr = 0; if(edges != NULL) free(edges); } int add_edge(int edge){ if(edges == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return 0; } if(edges_length == edges_size){ edges_size *= 2; edges = (g_type *)realloc(edges,edges_size * sizeof(g_type)); if(edges == NULL){ fprintf(stderr,"Malloc failed in %s at line %d\n",__FILE__,__LINE__); return 0; } } edges[edges_length] = edge; edges_length++; return 1; } int get_edge(g_type *e){ if(edges == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return 0; } if(e == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return 0; } g_type val = edges[edges_itr]; edges_itr++; if(edges_itr >= edges_size){ edges_itr = edges_itr % edges_size; } *e = val; return 1; } void reset_edge(){ edges_itr = 0; } void move_edge(g_type index){ edges_itr = index; } int init_vertices(){ if(vertex_list != NULL) return 0; vertex_list = (struct vertex *)malloc(DFL_LEN * sizeof(struct vertex)); if(vertex_list == NULL){ fprintf(stderr,"Malloc failed in %s at line %d\n",__FILE__,__LINE__); return 0; } vertex_length = 0; vertex_size = DFL_LEN; vertex_itr = 0; return 1; } void delete_vertices(){ vertex_itr = 0; vertex_length = 0; vertex_size = 0; if(vertex_list != NULL) free(vertex_list); } int add_vertex(struct vertex v){ if(vertex_list == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return 0; } if(vertex_length == vertex_size){ vertex_size *= 2; vertex_list = (struct vertex *)realloc(vertex_list,vertex_size * sizeof(struct vertex)); if(vertex_list == NULL){ fprintf(stderr,"Malloc failed in %s at line %d\n",__FILE__,__LINE__); return 0; } } vertex_list[vertex_length].number = v.number; vertex_list[vertex_length].n = v.n; vertex_list[vertex_length].start = v.start; g_type temp = vertex_length; vertex_length++; return temp; } int get_vertex(struct vertex *v){ if(vertex_list == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return 0; } v->number = vertex_list[vertex_itr].number; v->start = vertex_list[vertex_itr].start; v->n = vertex_list[vertex_itr].n; vertex_itr++; if(vertex_itr >= vertex_size){ vertex_itr = vertex_itr % vertex_size; } return 1; } void reset_vertex(){ vertex_itr = 0; } void move_vertex(g_type index){ vertex_itr = index; } void build_graph(FILE *fp){ if(vertex_list == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(edges == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(fp == NULL){ fprintf(stderr,"File pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } g_type from,to; int seen = 0; g_type cur = -1; while(fscanf(fp,"%ld %ld",&from,&to) != -1){ if(from == vertex_list[cur].number && vertex_length != 0){ seen = 1; } else{ seen = 0; } if(!seen){ struct vertex temp; temp.number = from; temp.start = edges_length; temp.n = 0; cur = add_vertex(temp); } add_edge(to); vertex_list[cur].n++; } } void create_map(){ if(vertex_list == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(edges == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(node_map == NULL){ node_map = (struct map *)malloc(vertex_length * sizeof(struct map)); if(node_map == NULL){ fprintf(stderr,"Malloc failed in %s at line %d\n",__FILE__,__LINE__); return ; } } for(int i=0;i<vertex_length;i++){ node_map[i].node = vertex_list[i].number; node_map[i].index = i; } } g_type search_map(g_type node){ if(vertex_list == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return -1; } if(edges == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return -1; } if(node_map == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return -1; } for(int i=0;i<vertex_length;i++){ if(node_map[i].node == node) return node_map[i].index; } return -1; } __device__ g_type search_dmap(struct map *d_map,g_type *d_vlength,g_type node){ if(d_map == NULL){ return -1; } g_type len = *d_vlength; for(g_type i=0;i<len;i++){ if(d_map[i].node == node) return d_map[i].index; } return -1; } void delete_map(){ if(node_map != NULL) free(node_map); } void init_ranks(){ if(vertex_list == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(edges == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(ranks == NULL){ ranks = (double *)malloc(vertex_length * sizeof(double)); if(ranks == NULL){ fprintf(stderr,"Malloc failed in %s at line %d\n",__FILE__,__LINE__); return ; } } for(int i=0;i<vertex_length;i++){ ranks[i] = 0.25; } } void delete_ranks(){ if(ranks != NULL) free(ranks); } void init_transitions(){ if(vertex_list == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(edges == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(transitions == NULL){ transitions = (struct entry *)malloc(edges_length * sizeof(struct entry)); if(transitions == NULL){ fprintf(stderr,"Malloc failed in %s at line %d\n",__FILE__,__LINE__); return ; } } for(g_type i=0;i<vertex_length;i++){ g_type start = vertex_list[i].start; g_type j = start; int n = vertex_list[i].n; while(j < start + n){ transitions[j].edge = edges[j]; transitions[j].val = 1.0 / vertex_list[i].n; j++; } } } void delete_transitions(){ if(transitions != NULL) free(transitions); } void init_result(){ if(vertex_list == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(edges == NULL){ fprintf(stderr,"Null pointer error in %s at line %d\n",__FILE__,__LINE__); return ; } if(result == NULL){ result = (double *)malloc(vertex_length * sizeof(double)); if(result == NULL){ fprintf(stderr,"Malloc failed in %s at line %d\n",__FILE__,__LINE__); return ; } } for(int i=0;i<vertex_length;i++){ result[i] = 0.0; } } void delete_result(){ if(result != NULL) free(result); } int pagerank(){ for(int i=0;i<vertex_length;i++){ for(int j = vertex_list[i].start; j < vertex_list[i].start + vertex_list[i].n; j++){ double temp = transitions[j].val * ranks[i]; g_type index = search_map(transitions[j].edge); result[index] += temp; } } return 1; } void update_ranks(){ for(int i=0;i<vertex_length;i++){ ranks[i] = result[i]; result[i] = 0.0; } } //end of interface //CUDA kernels __global__ void multiply_kernel(struct vertex *d_vertices,struct entry *d_transitions,struct map *d_map,double *d_ranks,double *d_tempranks,g_type *d_vlength){ int threadId = blockDim.x * blockIdx.x + threadIdx.x; double b = d_ranks[threadId]; g_type len = *d_vlength; if(threadId < len){ for(g_type i = d_vertices[threadId].start;i < d_vertices[threadId].start + d_vertices[threadId].n;i++){ double a = d_transitions[i].val; int index = search_dmap(d_map,d_vlength,d_transitions[i].edge); double res = a * b; double temp = d_tempranks[index]; __syncthreads(); temp += res; d_tempranks[index] = temp; __syncthreads(); } } } //deprecated __global__ void add_kernel(struct vertex *d_vertices,struct entry *d_transitions,double *d_res,struct map *d_map,double *d_tempranks,g_type *d_vlength){ int threadId = blockDim.x * blockIdx.x + threadIdx.x; g_type len = *d_vlength; if(threadId < len){ for(g_type i = d_vertices[threadId].start;i < d_vertices[threadId].start + d_vertices[threadId].n;i++){ int index = search_dmap(d_map,d_vlength,d_transitions[i].edge); double val = d_res[i]; double temp = d_tempranks[index]; __syncthreads(); temp += val; d_tempranks[index] = temp; __syncthreads(); } } } __global__ void update_kernel(double *d_tempranks,double *d_ranks,g_type *d_vlength){ int threadId = blockDim.x * blockIdx.x + threadIdx.x; g_type len = *d_vlength; if(threadId < len){ d_ranks[threadId] = d_tempranks[threadId]; } } //end of CUDA kernels //main program begins here int main(int argc,char **argv){ if(argc != 4){ fprintf(stderr,"Correct usage: %s <pathToGraph> <numIterations> <serial = 0/parallel = 1>\n",argv[0]); exit(1); } FILE *fp = fopen(argv[1],"r"); const int iterations = atoi(argv[2]); const int mode = atoi(argv[3]); init_vertices(); init_edges(); build_graph(fp); create_map(); init_ranks(); init_transitions(); if(mode == 1){ //initializing device memory g_type *d_elength; check_error(hipMalloc((void **)&d_elength,sizeof(g_type))); check_error(hipMemcpy(d_elength,&edges_length,sizeof(g_type),hipMemcpyHostToDevice)); g_type *d_vlength; check_error(hipMalloc((void **)&d_vlength,sizeof(g_type))); check_error(hipMemcpy(d_vlength,&vertex_length,sizeof(g_type),hipMemcpyHostToDevice)); struct vertex *d_vertices; check_error(hipMalloc((void **)&d_vertices,vertex_length * sizeof(struct vertex))); check_error(hipMemcpy(d_vertices,vertex_list,vertex_length * sizeof(struct vertex),hipMemcpyHostToDevice)); struct entry *d_transitions; check_error(hipMalloc((void **)&d_transitions,edges_length * sizeof(struct entry))); check_error(hipMemcpy(d_transitions,transitions,edges_length * sizeof(struct entry),hipMemcpyHostToDevice)); struct map *d_map; check_error(hipMalloc((void **)&d_map,vertex_length * sizeof(struct map))); check_error(hipMemcpy(d_map,node_map,vertex_length * sizeof(struct map),hipMemcpyHostToDevice)); double *d_ranks; check_error(hipMalloc((void **)&d_ranks,vertex_length * sizeof(double))); check_error(hipMemcpy(d_ranks,ranks,vertex_length * sizeof(double),hipMemcpyHostToDevice)); double *d_res; check_error(hipMalloc((void **)&d_res,edges_length * sizeof(double))); double *d_tempranks; check_error(hipMalloc((void **)&d_tempranks,vertex_length * sizeof(double))); //pagerank iterations begin here: Power method int blocks = 1; int threads = vertex_length; if(vertex_length > MAX_THREADS_PER_BLOCK){ blocks = (int)ceil(vertex_length / (double)MAX_THREADS_PER_BLOCK); threads = MAX_THREADS_PER_BLOCK; } int counter = 0; clock_t begin = clock(); while(counter < iterations){ check_error(hipMemset(d_res,0.0,edges_length * sizeof(double))); check_error(hipMemset(d_tempranks,0.0,vertex_length * sizeof(double))); multiply_kernel<<<blocks,threads>>>(d_vertices,d_transitions,d_map,d_ranks,d_tempranks,d_vlength); hipDeviceSynchronize(); //add_kernel<<<blocks,threads>>>(d_vertices,d_transitions,d_res,d_map,d_tempranks,d_vlength); //cudaDeviceSynchronize(); update_kernel<<<blocks,threads>>>(d_tempranks,d_ranks,d_vlength); hipDeviceSynchronize(); counter++; } clock_t end = clock(); //end of pagerank iterations double time_spent = (double)(end - begin) / CLOCKS_PER_SEC; double *res; res = (double *)malloc(vertex_length * sizeof(double)); check_error(hipMemcpy(res,d_ranks,vertex_length * sizeof(double),hipMemcpyDeviceToHost)); for(int i = 0;i<vertex_length;i++){ printf("%lf\n",res[i]); } free(res); printf("%lf s\n",time_spent); check_error(hipFree(d_elength)); check_error(hipFree(d_vlength)); check_error(hipFree(d_vertices)); check_error(hipFree(d_transitions)); check_error(hipFree(d_map)); check_error(hipFree(d_ranks)); check_error(hipFree(d_res)); check_error(hipFree(d_tempranks)); } else{ clock_t begin = clock(); init_result(); int counter = 0; while(counter < iterations){ if(!pagerank()){ fprintf(stderr,"Pagerank failed in iteration: %d\n",counter); break; } update_ranks(); counter++; } clock_t end = clock(); double time_spent = (double)(end - begin) / CLOCKS_PER_SEC; for(int i = 0;i<vertex_length;i++){ printf("%lf\n",ranks[i]); } printf("%lf s\n",time_spent); } //end of device memory initialization delete_edges(); delete_vertices(); delete_ranks(); delete_transitions(); delete_map(); delete_result(); return 0; }
.text .file "pagerank.hip" # Start of file scope inline assembly .globl _ZSt21ios_base_library_initv # End of file scope inline assembly .globl _Z10init_edgesv # -- Begin function _Z10init_edgesv .type _Z10init_edgesv,@function _Z10init_edgesv: # @_Z10init_edgesv .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 xorl %ebx, %ebx cmpq $0, edges(%rip) jne .LBB0_4 # %bb.1: movl $256, %edi # imm = 0x100 callq malloc movq %rax, edges(%rip) testq %rax, %rax je .LBB0_2 # %bb.3: movq $32, edges_size(%rip) xorl %eax, %eax movq %rax, edges_length(%rip) movq %rax, edges_itr(%rip) movl $1, %ebx .LBB0_4: movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB0_2: .cfi_def_cfa_offset 16 movq stderr(%rip), %rdi xorl %ebx, %ebx movl $.L.str, %esi movl $.L.str.1, %edx movl $66, %ecx xorl %eax, %eax callq fprintf jmp .LBB0_4 .Lfunc_end0: .size _Z10init_edgesv, .Lfunc_end0-_Z10init_edgesv .cfi_endproc # -- End function .globl _Z12delete_edgesv # -- Begin function _Z12delete_edgesv .type _Z12delete_edgesv,@function _Z12delete_edgesv: # @_Z12delete_edgesv .cfi_startproc # %bb.0: xorl %eax, %eax movq %rax, edges_length(%rip) movq $32, edges_size(%rip) movq %rax, edges_itr(%rip) movq edges(%rip), %rdi testq %rdi, %rdi jne free # TAILCALL # %bb.1: retq .Lfunc_end1: .size _Z12delete_edgesv, .Lfunc_end1-_Z12delete_edgesv .cfi_endproc # -- End function .globl _Z8add_edgei # -- Begin function _Z8add_edgei .type _Z8add_edgei,@function _Z8add_edgei: # @_Z8add_edgei .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq edges(%rip), %rax testq %rax, %rax je .LBB2_1 # %bb.3: movl %edi, %ebx movq edges_length(%rip), %rsi cmpq edges_size(%rip), %rsi jne .LBB2_6 # %bb.4: leaq (%rsi,%rsi), %rcx movq %rcx, edges_size(%rip) shlq $4, %rsi movq %rax, %rdi callq realloc movq %rax, edges(%rip) testq %rax, %rax je .LBB2_8 # %bb.5: # %._crit_edge movq edges_length(%rip), %rsi .LBB2_6: movslq %ebx, %rcx movq %rcx, (%rax,%rsi,8) incq edges_length(%rip) movl $1, %ebx .LBB2_7: movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB2_1: .cfi_def_cfa_offset 16 movq stderr(%rip), %rdi xorl %ebx, %ebx movl $.L.str.2, %esi movl $.L.str.1, %edx movl $85, %ecx jmp .LBB2_2 .LBB2_8: movq stderr(%rip), %rdi xorl %ebx, %ebx movl $.L.str, %esi movl $.L.str.1, %edx movl $92, %ecx .LBB2_2: xorl %eax, %eax callq fprintf jmp .LBB2_7 .Lfunc_end2: .size _Z8add_edgei, .Lfunc_end2-_Z8add_edgei .cfi_endproc # -- End function .globl _Z8get_edgePl # -- Begin function _Z8get_edgePl .type _Z8get_edgePl,@function _Z8get_edgePl: # @_Z8get_edgePl .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq edges(%rip), %rcx testq %rcx, %rcx je .LBB3_1 # %bb.3: testq %rdi, %rdi je .LBB3_4 # %bb.5: movq edges_itr(%rip), %rax movq (%rcx,%rax,8), %rcx incq %rax movq %rax, edges_itr(%rip) movq edges_size(%rip), %rsi cmpq %rsi, %rax jl .LBB3_7 # %bb.6: cqto idivq %rsi movq %rdx, edges_itr(%rip) .LBB3_7: movq %rcx, (%rdi) movl $1, %ebx .LBB3_8: movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB3_1: .cfi_def_cfa_offset 16 movq stderr(%rip), %rdi xorl %ebx, %ebx movl $.L.str.2, %esi movl $.L.str.1, %edx movl $104, %ecx jmp .LBB3_2 .LBB3_4: movq stderr(%rip), %rdi xorl %ebx, %ebx movl $.L.str.2, %esi movl $.L.str.1, %edx movl $108, %ecx .LBB3_2: xorl %eax, %eax callq fprintf jmp .LBB3_8 .Lfunc_end3: .size _Z8get_edgePl, .Lfunc_end3-_Z8get_edgePl .cfi_endproc # -- End function .globl _Z10reset_edgev # -- Begin function _Z10reset_edgev .type _Z10reset_edgev,@function _Z10reset_edgev: # @_Z10reset_edgev .cfi_startproc # %bb.0: movq $0, edges_itr(%rip) retq .Lfunc_end4: .size _Z10reset_edgev, .Lfunc_end4-_Z10reset_edgev .cfi_endproc # -- End function .globl _Z9move_edgel # -- Begin function _Z9move_edgel .type _Z9move_edgel,@function _Z9move_edgel: # @_Z9move_edgel .cfi_startproc # %bb.0: movq %rdi, edges_itr(%rip) retq .Lfunc_end5: .size _Z9move_edgel, .Lfunc_end5-_Z9move_edgel .cfi_endproc # -- End function .globl _Z13init_verticesv # -- Begin function _Z13init_verticesv .type _Z13init_verticesv,@function _Z13init_verticesv: # @_Z13init_verticesv .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 xorl %ebx, %ebx cmpq $0, vertex_list(%rip) jne .LBB6_4 # %bb.1: movl $768, %edi # imm = 0x300 callq malloc movq %rax, vertex_list(%rip) testq %rax, %rax je .LBB6_2 # %bb.3: xorl %eax, %eax movq %rax, vertex_length(%rip) movq $32, vertex_size(%rip) movq %rax, vertex_itr(%rip) movl $1, %ebx .LBB6_4: movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB6_2: .cfi_def_cfa_offset 16 movq stderr(%rip), %rdi xorl %ebx, %ebx movl $.L.str, %esi movl $.L.str.1, %edx movl $133, %ecx xorl %eax, %eax callq fprintf jmp .LBB6_4 .Lfunc_end6: .size _Z13init_verticesv, .Lfunc_end6-_Z13init_verticesv .cfi_endproc # -- End function .globl _Z15delete_verticesv # -- Begin function _Z15delete_verticesv .type _Z15delete_verticesv,@function _Z15delete_verticesv: # @_Z15delete_verticesv .cfi_startproc # %bb.0: xorl %eax, %eax movq %rax, vertex_itr(%rip) movq %rax, vertex_length(%rip) movq %rax, vertex_size(%rip) movq vertex_list(%rip), %rdi testq %rdi, %rdi jne free # TAILCALL # %bb.1: retq .Lfunc_end7: .size _Z15delete_verticesv, .Lfunc_end7-_Z15delete_verticesv .cfi_endproc # -- End function .globl _Z10add_vertex6vertex # -- Begin function _Z10add_vertex6vertex .type _Z10add_vertex6vertex,@function _Z10add_vertex6vertex: # @_Z10add_vertex6vertex .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq vertex_list(%rip), %rax testq %rax, %rax je .LBB8_1 # %bb.3: movq vertex_length(%rip), %rcx cmpq vertex_size(%rip), %rcx jne .LBB8_6 # %bb.4: leaq (%rcx,%rcx), %rdx movq %rdx, vertex_size(%rip) shlq $4, %rcx leaq (%rcx,%rcx,2), %rsi movq %rax, %rdi callq realloc movq %rax, vertex_list(%rip) testq %rax, %rax je .LBB8_8 # %bb.5: # %._crit_edge movq vertex_length(%rip), %rcx .LBB8_6: leaq 16(%rsp), %rdx movq (%rdx), %rsi leaq (%rcx,%rcx,2), %rcx movq %rsi, (%rax,%rcx,8) movl 16(%rdx), %ecx movq vertex_length(%rip), %rsi leaq (%rsi,%rsi,2), %rsi movl %ecx, 16(%rax,%rsi,8) movq 8(%rdx), %rcx movq %rcx, 8(%rax,%rsi,8) movq vertex_length(%rip), %rbx leaq 1(%rbx), %rax movq %rax, vertex_length(%rip) .LBB8_7: movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB8_1: .cfi_def_cfa_offset 16 movq stderr(%rip), %rdi xorl %ebx, %ebx movl $.L.str.2, %esi movl $.L.str.1, %edx movl $152, %ecx jmp .LBB8_2 .LBB8_8: movq stderr(%rip), %rdi xorl %ebx, %ebx movl $.L.str, %esi movl $.L.str.1, %edx movl $159, %ecx .LBB8_2: xorl %eax, %eax callq fprintf jmp .LBB8_7 .Lfunc_end8: .size _Z10add_vertex6vertex, .Lfunc_end8-_Z10add_vertex6vertex .cfi_endproc # -- End function .globl _Z10get_vertexP6vertex # -- Begin function _Z10get_vertexP6vertex .type _Z10get_vertexP6vertex,@function _Z10get_vertexP6vertex: # @_Z10get_vertexP6vertex .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 movq vertex_list(%rip), %rcx testq %rcx, %rcx je .LBB9_1 # %bb.2: movq vertex_itr(%rip), %rax leaq (%rax,%rax,2), %rax movq (%rcx,%rax,8), %rax movq %rax, (%rdi) movq vertex_itr(%rip), %rax leaq (%rax,%rax,2), %rdx movq 8(%rcx,%rdx,8), %rsi movq %rsi, 8(%rdi) movl 16(%rcx,%rdx,8), %ecx movl %ecx, 16(%rdi) incq %rax movq %rax, vertex_itr(%rip) movq vertex_size(%rip), %rcx movl $1, %ebx cmpq %rcx, %rax jl .LBB9_4 # %bb.3: cqto idivq %rcx movq %rdx, vertex_itr(%rip) .LBB9_4: movl %ebx, %eax popq %rbx .cfi_def_cfa_offset 8 retq .LBB9_1: .cfi_def_cfa_offset 16 movq stderr(%rip), %rdi xorl %ebx, %ebx movl $.L.str.2, %esi movl $.L.str.1, %edx movl $173, %ecx xorl %eax, %eax callq fprintf jmp .LBB9_4 .Lfunc_end9: .size _Z10get_vertexP6vertex, .Lfunc_end9-_Z10get_vertexP6vertex .cfi_endproc # -- End function .globl _Z12reset_vertexv # -- Begin function _Z12reset_vertexv .type _Z12reset_vertexv,@function _Z12reset_vertexv: # @_Z12reset_vertexv .cfi_startproc # %bb.0: movq $0, vertex_itr(%rip) retq .Lfunc_end10: .size _Z12reset_vertexv, .Lfunc_end10-_Z12reset_vertexv .cfi_endproc # -- End function .globl _Z11move_vertexl # -- Begin function _Z11move_vertexl .type _Z11move_vertexl,@function _Z11move_vertexl: # @_Z11move_vertexl .cfi_startproc # %bb.0: movq %rdi, vertex_itr(%rip) retq .Lfunc_end11: .size _Z11move_vertexl, .Lfunc_end11-_Z11move_vertexl .cfi_endproc # -- End function .globl _Z11build_graphP8_IO_FILE # -- Begin function _Z11build_graphP8_IO_FILE .type _Z11build_graphP8_IO_FILE,@function _Z11build_graphP8_IO_FILE: # @_Z11build_graphP8_IO_FILE .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 subq $72, %rsp .cfi_def_cfa_offset 112 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 cmpq $0, vertex_list(%rip) je .LBB12_1 # %bb.3: cmpq $0, edges(%rip) je .LBB12_4 # %bb.5: movq %rdi, %rbx testq %rdi, %rdi je .LBB12_6 # %bb.7: leaq 40(%rsp), %rdx leaq 32(%rsp), %rcx movl $.L.str.4, %esi movq %rbx, %rdi xorl %eax, %eax callq __isoc23_fscanf cmpl $-1, %eax je .LBB12_13 # %bb.8: # %.lr.ph movq $-1, %r12 leaq 40(%rsp), %r14 leaq 32(%rsp), %r15 .LBB12_9: # =>This Inner Loop Header: Depth=1 movq 40(%rsp), %rax movq vertex_list(%rip), %rcx leaq (%r12,%r12,2), %rdx cmpq (%rcx,%rdx,8), %rax jne .LBB12_11 # %bb.10: # in Loop: Header=BB12_9 Depth=1 cmpq $0, vertex_length(%rip) jne .LBB12_12 .LBB12_11: # in Loop: Header=BB12_9 Depth=1 movq edges_length(%rip), %rcx movq %rax, 48(%rsp) movq %rcx, 56(%rsp) movl $0, 64(%rsp) movq 64(%rsp), %rax movq %rax, 16(%rsp) movups 48(%rsp), %xmm0 movups %xmm0, (%rsp) callq _Z10add_vertex6vertex movslq %eax, %r12 .LBB12_12: # in Loop: Header=BB12_9 Depth=1 movl 32(%rsp), %edi callq _Z8add_edgei movq vertex_list(%rip), %rax leaq (%r12,%r12,2), %rcx incl 16(%rax,%rcx,8) movl $.L.str.4, %esi movq %rbx, %rdi movq %r14, %rdx movq %r15, %rcx xorl %eax, %eax callq __isoc23_fscanf cmpl $-1, %eax jne .LBB12_9 .LBB12_13: # %._crit_edge addq $72, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .LBB12_1: .cfi_def_cfa_offset 112 movq stderr(%rip), %rdi movl $.L.str.2, %esi movl $.L.str.1, %edx movl $196, %ecx jmp .LBB12_2 .LBB12_4: movq stderr(%rip), %rdi movl $.L.str.2, %esi movl $.L.str.1, %edx movl $200, %ecx jmp .LBB12_2 .LBB12_6: movq stderr(%rip), %rdi movl $.L.str.3, %esi movl $.L.str.1, %edx movl $204, %ecx .LBB12_2: xorl %eax, %eax addq $72, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 jmp fprintf # TAILCALL .Lfunc_end12: .size _Z11build_graphP8_IO_FILE, .Lfunc_end12-_Z11build_graphP8_IO_FILE .cfi_endproc # -- End function .globl _Z10create_mapv # -- Begin function _Z10create_mapv .type _Z10create_mapv,@function _Z10create_mapv: # @_Z10create_mapv .cfi_startproc # %bb.0: pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 pushq %rax .cfi_def_cfa_offset 32 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 movq vertex_list(%rip), %rbx testq %rbx, %rbx je .LBB13_1 # %bb.3: cmpq $0, edges(%rip) je .LBB13_4 # %bb.5: movq node_map(%rip), %rax movq vertex_length(%rip), %r14 testq %rax, %rax jne .LBB13_8 # %bb.6: movq %r14, %rdi shlq $4, %rdi callq malloc movq %rax, node_map(%rip) testq %rax, %rax je .LBB13_7 .LBB13_8: testq %r14, %r14 jle .LBB13_11 # %bb.9: # %.lr.ph.preheader addq $8, %rax xorl %ecx, %ecx .LBB13_10: # %.lr.ph # =>This Inner Loop Header: Depth=1 movq (%rbx), %rdx movq %rdx, -8(%rax) movq %rcx, (%rax) incq %rcx addq $16, %rax addq $24, %rbx cmpq %rcx, vertex_length(%rip) jg .LBB13_10 .LBB13_11: # %.loopexit addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 retq .LBB13_1: .cfi_def_cfa_offset 32 movq stderr(%rip), %rdi movl $.L.str.2, %esi movl $.L.str.1, %edx movl $231, %ecx jmp .LBB13_2 .LBB13_4: movq stderr(%rip), %rdi movl $.L.str.2, %esi movl $.L.str.1, %edx movl $235, %ecx jmp .LBB13_2 .LBB13_7: movq stderr(%rip), %rdi movl $.L.str, %esi movl $.L.str.1, %edx movl $241, %ecx .LBB13_2: xorl %eax, %eax addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp fprintf # TAILCALL .Lfunc_end13: .size _Z10create_mapv, .Lfunc_end13-_Z10create_mapv .cfi_endproc # -- End function .globl _Z10search_mapl # -- Begin function _Z10search_mapl .type _Z10search_mapl,@function _Z10search_mapl: # @_Z10search_mapl .cfi_startproc # %bb.0: pushq %rax .cfi_def_cfa_offset 16 cmpq $0, vertex_list(%rip) je .LBB14_1 # %bb.3: cmpq $0, edges(%rip) je .LBB14_4 # %bb.5: movq node_map(%rip), %rcx testq %rcx, %rcx je .LBB14_8 # %bb.6: # %.preheader movq vertex_length(%rip), %rdx movq $-1, %rax testq %rdx, %rdx jle .LBB14_12 # %bb.7: # %.lr.ph.preheader addq $8, %rcx .LBB14_10: # %.lr.ph # =>This Inner Loop Header: Depth=1 cmpq %rdi, -8(%rcx) je .LBB14_11 # %bb.9: # in Loop: Header=BB14_10 Depth=1 addq $16, %rcx decq %rdx jne .LBB14_10 jmp .LBB14_12 .LBB14_11: movq (%rcx), %rax jmp .LBB14_12 .LBB14_1: movq stderr(%rip), %rdi movl $.L.str.2, %esi movl $.L.str.1, %edx movl $253, %ecx jmp .LBB14_2 .LBB14_4: movq stderr(%rip), %rdi movl $.L.str.2, %esi movl $.L.str.1, %edx movl $257, %ecx # imm = 0x101 jmp .LBB14_2 .LBB14_8: movq stderr(%rip), %rdi movl $.L.str.2, %esi movl $.L.str.1, %edx movl $261, %ecx # imm = 0x105 .LBB14_2: # %.loopexit xorl %eax, %eax callq fprintf movq $-1, %rax .LBB14_12: # %.loopexit popq %rcx .cfi_def_cfa_offset 8 retq .Lfunc_end14: .size _Z10search_mapl, .Lfunc_end14-_Z10search_mapl .cfi_endproc # -- End function .globl _Z10delete_mapv # -- Begin function _Z10delete_mapv .type _Z10delete_mapv,@function _Z10delete_mapv: # @_Z10delete_mapv .cfi_startproc # %bb.0: movq node_map(%rip), %rdi testq %rdi, %rdi jne free # TAILCALL # %bb.1: retq .Lfunc_end15: .size _Z10delete_mapv, .Lfunc_end15-_Z10delete_mapv .cfi_endproc # -- End function .globl _Z10init_ranksv # -- Begin function _Z10init_ranksv .type _Z10init_ranksv,@function _Z10init_ranksv: # @_Z10init_ranksv .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 cmpq $0, vertex_list(%rip) je .LBB16_1 # %bb.3: cmpq $0, edges(%rip) je .LBB16_4 # %bb.5: movq ranks(%rip), %rax movq vertex_length(%rip), %rbx testq %rax, %rax jne .LBB16_8 # %bb.6: leaq (,%rbx,8), %rdi callq malloc movq %rax, ranks(%rip) testq %rax, %rax je .LBB16_7 .LBB16_8: testq %rbx, %rbx jle .LBB16_11 # %bb.9: # %.lr.ph.preheader xorl %ecx, %ecx movabsq $4598175219545276416, %rdx # imm = 0x3FD0000000000000 .LBB16_10: # %.lr.ph # =>This Inner Loop Header: Depth=1 movq %rdx, (%rax,%rcx,8) incq %rcx cmpq %rcx, %rbx jne .LBB16_10 .LBB16_11: # %.loopexit popq %rbx .cfi_def_cfa_offset 8 retq .LBB16_1: .cfi_def_cfa_offset 16 movq stderr(%rip), %rdi movl $.L.str.2, %esi movl $.L.str.1, %edx movl $290, %ecx # imm = 0x122 jmp .LBB16_2 .LBB16_4: movq stderr(%rip), %rdi movl $.L.str.2, %esi movl $.L.str.1, %edx movl $294, %ecx # imm = 0x126 jmp .LBB16_2 .LBB16_7: movq stderr(%rip), %rdi movl $.L.str, %esi movl $.L.str.1, %edx movl $300, %ecx # imm = 0x12C .LBB16_2: xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 8 jmp fprintf # TAILCALL .Lfunc_end16: .size _Z10init_ranksv, .Lfunc_end16-_Z10init_ranksv .cfi_endproc # -- End function .globl _Z12delete_ranksv # -- Begin function _Z12delete_ranksv .type _Z12delete_ranksv,@function _Z12delete_ranksv: # @_Z12delete_ranksv .cfi_startproc # %bb.0: movq ranks(%rip), %rdi testq %rdi, %rdi jne free # TAILCALL # %bb.1: retq .Lfunc_end17: .size _Z12delete_ranksv, .Lfunc_end17-_Z12delete_ranksv .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function _Z16init_transitionsv .LCPI18_0: .quad 0x3ff0000000000000 # double 1 .text .globl _Z16init_transitionsv .type _Z16init_transitionsv,@function _Z16init_transitionsv: # @_Z16init_transitionsv .cfi_startproc # %bb.0: pushq %r14 .cfi_def_cfa_offset 16 pushq %rbx .cfi_def_cfa_offset 24 pushq %rax .cfi_def_cfa_offset 32 .cfi_offset %rbx, -24 .cfi_offset %r14, -16 movq vertex_list(%rip), %rbx testq %rbx, %rbx je .LBB18_1 # %bb.3: movq edges(%rip), %r14 testq %r14, %r14 je .LBB18_4 # %bb.5: movq transitions(%rip), %rax testq %rax, %rax jne .LBB18_8 # %bb.6: movq edges_length(%rip), %rdi shlq $4, %rdi callq malloc movq %rax, transitions(%rip) testq %rax, %rax je .LBB18_7 .LBB18_8: movq vertex_length(%rip), %rsi testq %rsi, %rsi jle .LBB18_15 # %bb.9: # %.lr.ph17.preheader addq $8, %rax xorl %ecx, %ecx movsd .LCPI18_0(%rip), %xmm0 # xmm0 = mem[0],zero .LBB18_10: # %.lr.ph17 # =>This Loop Header: Depth=1 # Child Loop BB18_12 Depth 2 leaq (%rcx,%rcx,2), %rdi movslq 16(%rbx,%rdi,8), %rdx testq %rdx, %rdx jle .LBB18_14 # %bb.11: # %.lr.ph # in Loop: Header=BB18_10 Depth=1 movq 8(%rbx,%rdi,8), %rsi movl %edx, %edi addq %rsi, %rdx xorps %xmm2, %xmm2 cvtsi2sd %edi, %xmm2 movapd %xmm0, %xmm1 divsd %xmm2, %xmm1 movq %rsi, %rdi shlq $4, %rdi addq %rax, %rdi .LBB18_12: # Parent Loop BB18_10 Depth=1 # => This Inner Loop Header: Depth=2 movq (%r14,%rsi,8), %r8 movq %r8, -8(%rdi) movsd %xmm1, (%rdi) incq %rsi addq $16, %rdi cmpq %rdx, %rsi jl .LBB18_12 # %bb.13: # %._crit_edge.loopexit # in Loop: Header=BB18_10 Depth=1 movq vertex_length(%rip), %rsi .LBB18_14: # %._crit_edge # in Loop: Header=BB18_10 Depth=1 incq %rcx cmpq %rsi, %rcx jl .LBB18_10 .LBB18_15: # %.loopexit addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 retq .LBB18_1: .cfi_def_cfa_offset 32 movq stderr(%rip), %rdi movl $.L.str.2, %esi movl $.L.str.1, %edx movl $316, %ecx # imm = 0x13C jmp .LBB18_2 .LBB18_4: movq stderr(%rip), %rdi movl $.L.str.2, %esi movl $.L.str.1, %edx movl $320, %ecx # imm = 0x140 jmp .LBB18_2 .LBB18_7: movq stderr(%rip), %rdi movl $.L.str, %esi movl $.L.str.1, %edx movl $326, %ecx # imm = 0x146 .LBB18_2: xorl %eax, %eax addq $8, %rsp .cfi_def_cfa_offset 24 popq %rbx .cfi_def_cfa_offset 16 popq %r14 .cfi_def_cfa_offset 8 jmp fprintf # TAILCALL .Lfunc_end18: .size _Z16init_transitionsv, .Lfunc_end18-_Z16init_transitionsv .cfi_endproc # -- End function .globl _Z18delete_transitionsv # -- Begin function _Z18delete_transitionsv .type _Z18delete_transitionsv,@function _Z18delete_transitionsv: # @_Z18delete_transitionsv .cfi_startproc # %bb.0: movq transitions(%rip), %rdi testq %rdi, %rdi jne free # TAILCALL # %bb.1: retq .Lfunc_end19: .size _Z18delete_transitionsv, .Lfunc_end19-_Z18delete_transitionsv .cfi_endproc # -- End function .globl _Z11init_resultv # -- Begin function _Z11init_resultv .type _Z11init_resultv,@function _Z11init_resultv: # @_Z11init_resultv .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 .cfi_offset %rbx, -16 cmpq $0, vertex_list(%rip) je .LBB20_1 # %bb.3: cmpq $0, edges(%rip) je .LBB20_4 # %bb.5: movq result(%rip), %rdi movq vertex_length(%rip), %rbx testq %rdi, %rdi jne .LBB20_8 # %bb.6: leaq (,%rbx,8), %rdi callq malloc movq %rax, %rdi movq %rax, result(%rip) testq %rax, %rax je .LBB20_7 .LBB20_8: testq %rbx, %rbx jle .LBB20_9 # %bb.10: # %.lr.ph shlq $3, %rbx xorl %esi, %esi movq %rbx, %rdx popq %rbx .cfi_def_cfa_offset 8 jmp memset@PLT # TAILCALL .LBB20_9: # %.loopexit .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 retq .LBB20_1: .cfi_def_cfa_offset 16 movq stderr(%rip), %rdi movl $.L.str.2, %esi movl $.L.str.1, %edx movl $349, %ecx # imm = 0x15D jmp .LBB20_2 .LBB20_4: movq stderr(%rip), %rdi movl $.L.str.2, %esi movl $.L.str.1, %edx movl $353, %ecx # imm = 0x161 jmp .LBB20_2 .LBB20_7: movq stderr(%rip), %rdi movl $.L.str, %esi movl $.L.str.1, %edx movl $359, %ecx # imm = 0x167 .LBB20_2: xorl %eax, %eax popq %rbx .cfi_def_cfa_offset 8 jmp fprintf # TAILCALL .Lfunc_end20: .size _Z11init_resultv, .Lfunc_end20-_Z11init_resultv .cfi_endproc # -- End function .globl _Z13delete_resultv # -- Begin function _Z13delete_resultv .type _Z13delete_resultv,@function _Z13delete_resultv: # @_Z13delete_resultv .cfi_startproc # %bb.0: movq result(%rip), %rdi testq %rdi, %rdi jne free # TAILCALL # %bb.1: retq .Lfunc_end21: .size _Z13delete_resultv, .Lfunc_end21-_Z13delete_resultv .cfi_endproc # -- End function .globl _Z8pagerankv # -- Begin function _Z8pagerankv .type _Z8pagerankv,@function _Z8pagerankv: # @_Z8pagerankv .cfi_startproc # %bb.0: movq vertex_length(%rip), %rcx testq %rcx, %rcx jle .LBB22_8 # %bb.1: # %.lr.ph17.preheader pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r12 .cfi_def_cfa_offset 32 pushq %rbx .cfi_def_cfa_offset 40 pushq %rax .cfi_def_cfa_offset 48 .cfi_offset %rbx, -40 .cfi_offset %r12, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 movq vertex_list(%rip), %rax xorl %ebx, %ebx .LBB22_2: # %.lr.ph17 # =>This Loop Header: Depth=1 # Child Loop BB22_4 Depth 2 leaq (%rbx,%rbx,2), %r14 movq 8(%rax,%r14,8), %rdx movslq %edx, %r15 movslq 16(%rax,%r14,8), %rsi addq %rdx, %rsi cmpq %r15, %rsi jle .LBB22_6 # %bb.3: # %.lr.ph.preheader # in Loop: Header=BB22_2 Depth=1 movq %r15, %r12 shlq $4, %r12 orq $8, %r12 .LBB22_4: # %.lr.ph # Parent Loop BB22_2 Depth=1 # => This Inner Loop Header: Depth=2 movq transitions(%rip), %rax movsd (%rax,%r12), %xmm0 # xmm0 = mem[0],zero movq ranks(%rip), %rcx mulsd (%rcx,%rbx,8), %xmm0 movsd %xmm0, (%rsp) # 8-byte Spill movq -8(%rax,%r12), %rdi callq _Z10search_mapl movq result(%rip), %rcx movsd (%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero addsd (%rcx,%rax,8), %xmm0 movsd %xmm0, (%rcx,%rax,8) incq %r15 movq vertex_list(%rip), %rax movslq 16(%rax,%r14,8), %rcx addq 8(%rax,%r14,8), %rcx addq $16, %r12 cmpq %r15, %rcx jg .LBB22_4 # %bb.5: # %._crit_edge.loopexit # in Loop: Header=BB22_2 Depth=1 movq vertex_length(%rip), %rcx .LBB22_6: # %._crit_edge # in Loop: Header=BB22_2 Depth=1 incq %rbx cmpq %rbx, %rcx jg .LBB22_2 # %bb.7: addq $8, %rsp .cfi_def_cfa_offset 40 popq %rbx .cfi_def_cfa_offset 32 popq %r12 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 .cfi_restore %rbx .cfi_restore %r12 .cfi_restore %r14 .cfi_restore %r15 .LBB22_8: # %._crit_edge18 movl $1, %eax retq .Lfunc_end22: .size _Z8pagerankv, .Lfunc_end22-_Z8pagerankv .cfi_endproc # -- End function .globl _Z12update_ranksv # -- Begin function _Z12update_ranksv .type _Z12update_ranksv,@function _Z12update_ranksv: # @_Z12update_ranksv .cfi_startproc # %bb.0: movq vertex_length(%rip), %rax testq %rax, %rax jle .LBB23_3 # %bb.1: # %.lr.ph movq result(%rip), %rcx movq ranks(%rip), %rdx xorl %esi, %esi .LBB23_2: # =>This Inner Loop Header: Depth=1 movsd (%rcx,%rsi,8), %xmm0 # xmm0 = mem[0],zero movsd %xmm0, (%rdx,%rsi,8) movq $0, (%rcx,%rsi,8) incq %rsi cmpq %rsi, %rax jne .LBB23_2 .LBB23_3: # %._crit_edge retq .Lfunc_end23: .size _Z12update_ranksv, .Lfunc_end23-_Z12update_ranksv .cfi_endproc # -- End function .globl _Z30__device_stub__multiply_kernelP6vertexP5entryP3mapPdS5_Pl # -- Begin function _Z30__device_stub__multiply_kernelP6vertexP5entryP3mapPdS5_Pl .type _Z30__device_stub__multiply_kernelP6vertexP5entryP3mapPdS5_Pl,@function _Z30__device_stub__multiply_kernelP6vertexP5entryP3mapPdS5_Pl: # @_Z30__device_stub__multiply_kernelP6vertexP5entryP3mapPdS5_Pl .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $144, %rsp .cfi_def_cfa_offset 192 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 56(%rsp), %rax movq %rdi, (%rax) leaq 48(%rsp), %rdi movq %rsi, (%rdi) leaq 40(%rsp), %rsi movq %rdx, (%rsi) leaq 32(%rsp), %rdx movq %rcx, (%rdx) leaq 24(%rsp), %rcx movq %r8, (%rcx) leaq 16(%rsp), %r8 movq %r9, (%r8) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) movq %r8, 40(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $160, %rsp .cfi_adjust_cfa_offset -160 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end24: .size _Z30__device_stub__multiply_kernelP6vertexP5entryP3mapPdS5_Pl, .Lfunc_end24-_Z30__device_stub__multiply_kernelP6vertexP5entryP3mapPdS5_Pl .cfi_endproc # -- End function .globl _Z25__device_stub__add_kernelP6vertexP5entryPdP3mapS3_Pl # -- Begin function _Z25__device_stub__add_kernelP6vertexP5entryPdP3mapS3_Pl .type _Z25__device_stub__add_kernelP6vertexP5entryPdP3mapS3_Pl,@function _Z25__device_stub__add_kernelP6vertexP5entryPdP3mapS3_Pl: # @_Z25__device_stub__add_kernelP6vertexP5entryPdP3mapS3_Pl .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $144, %rsp .cfi_def_cfa_offset 192 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 56(%rsp), %rax movq %rdi, (%rax) leaq 48(%rsp), %rdi movq %rsi, (%rdi) leaq 40(%rsp), %rsi movq %rdx, (%rsi) leaq 32(%rsp), %rdx movq %rcx, (%rdx) leaq 24(%rsp), %rcx movq %r8, (%rcx) leaq 16(%rsp), %r8 movq %r9, (%r8) leaq 96(%rsp), %rbx movq %rax, (%rbx) movq %rdi, 8(%rbx) movq %rsi, 16(%rbx) movq %rdx, 24(%rbx) movq %rcx, 32(%rbx) movq %r8, 40(%rbx) leaq 80(%rsp), %r14 leaq 64(%rsp), %r15 leaq 8(%rsp), %r12 movq %rsp, %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z10add_kernelP6vertexP5entryPdP3mapS3_Pl, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $160, %rsp .cfi_adjust_cfa_offset -160 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end25: .size _Z25__device_stub__add_kernelP6vertexP5entryPdP3mapS3_Pl, .Lfunc_end25-_Z25__device_stub__add_kernelP6vertexP5entryPdP3mapS3_Pl .cfi_endproc # -- End function .globl _Z28__device_stub__update_kernelPdS_Pl # -- Begin function _Z28__device_stub__update_kernelPdS_Pl .type _Z28__device_stub__update_kernelPdS_Pl,@function _Z28__device_stub__update_kernelPdS_Pl: # @_Z28__device_stub__update_kernelPdS_Pl .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $112, %rsp .cfi_def_cfa_offset 160 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 40(%rsp), %rax movq %rdi, (%rax) leaq 32(%rsp), %rcx movq %rsi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 80(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 64(%rsp), %r14 leaq 48(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $_Z13update_kernelPdS_Pl, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $128, %rsp .cfi_adjust_cfa_offset -128 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end26: .size _Z28__device_stub__update_kernelPdS_Pl, .Lfunc_end26-_Z28__device_stub__update_kernelPdS_Pl .cfi_endproc # -- End function .section .rodata.cst8,"aM",@progbits,8 .p2align 3, 0x0 # -- Begin function main .LCPI27_0: .quad 0x412e848000000000 # double 1.0E+6 .LCPI27_1: .quad 0x3f50000000000000 # double 9.765625E-4 .text .globl main .type main,@function main: # @main .cfi_startproc # %bb.0: pushq %rbp .cfi_def_cfa_offset 16 pushq %r15 .cfi_def_cfa_offset 24 pushq %r14 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $80, %rsp .cfi_def_cfa_offset 128 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r14, -32 .cfi_offset %r15, -24 .cfi_offset %rbp, -16 movq %rsi, %r14 cmpl $4, %edi jne .LBB27_88 # %bb.1: movq 8(%r14), %rdi movl $.L.str.6, %esi callq fopen movq %rax, %r15 movq 16(%r14), %rdi callq atoi movl %eax, %ebx movq 24(%r14), %rdi callq atoi movl %eax, %ebp callq _Z13init_verticesv callq _Z10init_edgesv movq %r15, %rdi callq _Z11build_graphP8_IO_FILE callq _Z10create_mapv callq _Z10init_ranksv callq _Z16init_transitionsv cmpl $1, %ebp jne .LBB27_65 # %bb.2: leaq 72(%rsp), %rdi movl $8, %esi callq hipMalloc testl %eax, %eax jne .LBB27_3 # %bb.5: # %_Z14cudaCheckError10hipError_tPKcib.exit movq 72(%rsp), %rdi movl $edges_length, %esi movl $8, %edx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB27_6 # %bb.7: # %_Z14cudaCheckError10hipError_tPKcib.exit49 leaq 24(%rsp), %rdi movl $8, %esi callq hipMalloc testl %eax, %eax jne .LBB27_8 # %bb.9: # %_Z14cudaCheckError10hipError_tPKcib.exit51 movq 24(%rsp), %rdi movl $vertex_length, %esi movl $8, %edx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB27_10 # %bb.11: # %_Z14cudaCheckError10hipError_tPKcib.exit53 movq vertex_length(%rip), %rax shlq $3, %rax leaq (%rax,%rax,2), %rsi leaq 56(%rsp), %rdi callq hipMalloc testl %eax, %eax jne .LBB27_12 # %bb.13: # %_Z14cudaCheckError10hipError_tPKcib.exit55 movq 56(%rsp), %rdi movq vertex_list(%rip), %rsi movq vertex_length(%rip), %rax shlq $3, %rax leaq (%rax,%rax,2), %rdx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB27_14 # %bb.15: # %_Z14cudaCheckError10hipError_tPKcib.exit57 movq edges_length(%rip), %rsi shlq $4, %rsi leaq 48(%rsp), %rdi callq hipMalloc testl %eax, %eax jne .LBB27_16 # %bb.17: # %_Z14cudaCheckError10hipError_tPKcib.exit59 movq 48(%rsp), %rdi movq transitions(%rip), %rsi movq edges_length(%rip), %rdx shlq $4, %rdx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB27_18 # %bb.19: # %_Z14cudaCheckError10hipError_tPKcib.exit61 movq vertex_length(%rip), %rsi shlq $4, %rsi leaq 40(%rsp), %rdi callq hipMalloc testl %eax, %eax jne .LBB27_20 # %bb.21: # %_Z14cudaCheckError10hipError_tPKcib.exit63 movq 40(%rsp), %rdi movq node_map(%rip), %rsi movq vertex_length(%rip), %rdx shlq $4, %rdx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB27_22 # %bb.23: # %_Z14cudaCheckError10hipError_tPKcib.exit65 movq vertex_length(%rip), %rsi shlq $3, %rsi leaq 8(%rsp), %rdi callq hipMalloc testl %eax, %eax jne .LBB27_24 # %bb.25: # %_Z14cudaCheckError10hipError_tPKcib.exit67 movq 8(%rsp), %rdi movq ranks(%rip), %rsi movq vertex_length(%rip), %rdx shlq $3, %rdx movl $1, %ecx callq hipMemcpy testl %eax, %eax jne .LBB27_26 # %bb.27: # %_Z14cudaCheckError10hipError_tPKcib.exit69 movq edges_length(%rip), %rsi shlq $3, %rsi leaq 64(%rsp), %rdi callq hipMalloc testl %eax, %eax jne .LBB27_28 # %bb.29: # %_Z14cudaCheckError10hipError_tPKcib.exit71 movq vertex_length(%rip), %rsi shlq $3, %rsi leaq 16(%rsp), %rdi callq hipMalloc testl %eax, %eax jne .LBB27_30 # %bb.31: # %_Z14cudaCheckError10hipError_tPKcib.exit73 movq vertex_length(%rip), %r12 movl $1, %ebp cmpq $1025, %r12 # imm = 0x401 jl .LBB27_33 # %bb.32: cvtsi2sd %r12, %xmm0 mulsd .LCPI27_1(%rip), %xmm0 callq ceil@PLT cvttsd2si %xmm0, %ebp movl $1024, %r12d # imm = 0x400 .LBB27_33: callq clock movq %rax, %r14 testl %ebx, %ebx jle .LBB27_44 # %bb.34: # %.lr.ph120 movl %ebp, %r15d btsq $32, %r15 movl %r12d, %r12d btsq $32, %r12 .LBB27_35: # =>This Inner Loop Header: Depth=1 movq 64(%rsp), %rdi movq edges_length(%rip), %rdx shlq $3, %rdx xorl %esi, %esi callq hipMemset testl %eax, %eax jne .LBB27_36 # %bb.37: # %_Z14cudaCheckError10hipError_tPKcib.exit75 # in Loop: Header=BB27_35 Depth=1 movq 16(%rsp), %rdi movq vertex_length(%rip), %rdx shlq $3, %rdx xorl %esi, %esi callq hipMemset testl %eax, %eax jne .LBB27_38 # %bb.39: # %_Z14cudaCheckError10hipError_tPKcib.exit77 # in Loop: Header=BB27_35 Depth=1 movq %r15, %rdi movl $1, %esi movq %r12, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB27_41 # %bb.40: # in Loop: Header=BB27_35 Depth=1 movq 56(%rsp), %rdi movq 48(%rsp), %rsi movq 40(%rsp), %rdx movq 8(%rsp), %rcx movq 16(%rsp), %r8 movq 24(%rsp), %r9 callq _Z30__device_stub__multiply_kernelP6vertexP5entryP3mapPdS5_Pl .LBB27_41: # in Loop: Header=BB27_35 Depth=1 callq hipDeviceSynchronize movq %r15, %rdi movl $1, %esi movq %r12, %rdx movl $1, %ecx xorl %r8d, %r8d xorl %r9d, %r9d callq __hipPushCallConfiguration testl %eax, %eax jne .LBB27_43 # %bb.42: # in Loop: Header=BB27_35 Depth=1 movq 16(%rsp), %rdi movq 8(%rsp), %rsi movq 24(%rsp), %rdx callq _Z28__device_stub__update_kernelPdS_Pl .LBB27_43: # in Loop: Header=BB27_35 Depth=1 callq hipDeviceSynchronize decl %ebx jne .LBB27_35 .LBB27_44: # %._crit_edge121 callq clock movq %rax, %r15 movq vertex_length(%rip), %r12 shlq $3, %r12 movq %r12, %rdi callq malloc movq %rax, %rbx movq 8(%rsp), %rsi movq %rax, %rdi movq %r12, %rdx movl $2, %ecx callq hipMemcpy testl %eax, %eax jne .LBB27_89 # %bb.45: # %_Z14cudaCheckError10hipError_tPKcib.exit79.preheader subq %r14, %r15 xorps %xmm0, %xmm0 cvtsi2sd %r15, %xmm0 divsd .LCPI27_0(%rip), %xmm0 movsd %xmm0, 32(%rsp) # 8-byte Spill cmpq $0, vertex_length(%rip) jle .LBB27_48 # %bb.46: # %_Z14cudaCheckError10hipError_tPKcib.exit79.preheader152 xorl %r14d, %r14d .LBB27_47: # %_Z14cudaCheckError10hipError_tPKcib.exit79 # =>This Inner Loop Header: Depth=1 movsd (%rbx,%r14,8), %xmm0 # xmm0 = mem[0],zero movl $.L.str.7, %edi movb $1, %al callq printf incq %r14 cmpq %r14, vertex_length(%rip) jg .LBB27_47 .LBB27_48: # %_Z14cudaCheckError10hipError_tPKcib.exit79._crit_edge movq %rbx, %rdi callq free movl $.L.str.8, %edi movsd 32(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero movb $1, %al callq printf movq 72(%rsp), %rdi callq hipFree testl %eax, %eax jne .LBB27_49 # %bb.51: # %_Z14cudaCheckError10hipError_tPKcib.exit81 movq 24(%rsp), %rdi callq hipFree testl %eax, %eax jne .LBB27_52 # %bb.53: # %_Z14cudaCheckError10hipError_tPKcib.exit83 movq 56(%rsp), %rdi callq hipFree testl %eax, %eax jne .LBB27_54 # %bb.55: # %_Z14cudaCheckError10hipError_tPKcib.exit85 movq 48(%rsp), %rdi callq hipFree testl %eax, %eax jne .LBB27_56 # %bb.57: # %_Z14cudaCheckError10hipError_tPKcib.exit87 movq 40(%rsp), %rdi callq hipFree testl %eax, %eax jne .LBB27_58 # %bb.59: # %_Z14cudaCheckError10hipError_tPKcib.exit89 movq 8(%rsp), %rdi callq hipFree testl %eax, %eax jne .LBB27_60 # %bb.61: # %_Z14cudaCheckError10hipError_tPKcib.exit91 movq 64(%rsp), %rdi callq hipFree testl %eax, %eax jne .LBB27_62 # %bb.63: # %_Z14cudaCheckError10hipError_tPKcib.exit93 movq 16(%rsp), %rdi callq hipFree testl %eax, %eax je .LBB27_75 # %bb.64: movl %eax, %ebx movq stderr(%rip), %r14 movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %r14, %rdi movq %rax, %rdx movl $531, %r8d # imm = 0x213 jmp .LBB27_50 .LBB27_65: callq clock movq %rax, %r14 callq _Z11init_resultv testl %ebx, %ebx jle .LBB27_71 # %bb.66: # %.lr.ph.preheader xorl %r15d, %r15d .LBB27_67: # %.lr.ph # =>This Loop Header: Depth=1 # Child Loop BB27_69 Depth 2 callq _Z8pagerankv movq vertex_length(%rip), %rax testq %rax, %rax jle .LBB27_70 # %bb.68: # %.lr.ph.i # in Loop: Header=BB27_67 Depth=1 movq result(%rip), %rcx movq ranks(%rip), %rdx xorl %esi, %esi .LBB27_69: # Parent Loop BB27_67 Depth=1 # => This Inner Loop Header: Depth=2 movsd (%rcx,%rsi,8), %xmm0 # xmm0 = mem[0],zero movsd %xmm0, (%rdx,%rsi,8) movq $0, (%rcx,%rsi,8) incq %rsi cmpq %rsi, %rax jne .LBB27_69 .LBB27_70: # %_Z12update_ranksv.exit # in Loop: Header=BB27_67 Depth=1 incl %r15d cmpl %ebx, %r15d jne .LBB27_67 .LBB27_71: # %._crit_edge callq clock subq %r14, %rax xorps %xmm0, %xmm0 cvtsi2sd %rax, %xmm0 divsd .LCPI27_0(%rip), %xmm0 movsd %xmm0, 32(%rsp) # 8-byte Spill cmpq $0, vertex_length(%rip) jle .LBB27_74 # %bb.72: # %.lr.ph116.preheader xorl %ebx, %ebx .LBB27_73: # %.lr.ph116 # =>This Inner Loop Header: Depth=1 movq ranks(%rip), %rax movsd (%rax,%rbx,8), %xmm0 # xmm0 = mem[0],zero movl $.L.str.7, %edi movb $1, %al callq printf incq %rbx cmpq %rbx, vertex_length(%rip) jg .LBB27_73 .LBB27_74: # %._crit_edge117 movl $.L.str.8, %edi movsd 32(%rsp), %xmm0 # 8-byte Reload # xmm0 = mem[0],zero movb $1, %al callq printf .LBB27_75: xorl %eax, %eax movq %rax, edges_length(%rip) movq $32, edges_size(%rip) movq %rax, edges_itr(%rip) movq edges(%rip), %rdi testq %rdi, %rdi je .LBB27_77 # %bb.76: callq free .LBB27_77: # %_Z12delete_edgesv.exit xorl %eax, %eax movq %rax, vertex_itr(%rip) movq %rax, vertex_length(%rip) movq %rax, vertex_size(%rip) movq vertex_list(%rip), %rdi testq %rdi, %rdi je .LBB27_79 # %bb.78: callq free .LBB27_79: # %_Z15delete_verticesv.exit movq ranks(%rip), %rdi testq %rdi, %rdi je .LBB27_81 # %bb.80: callq free .LBB27_81: # %_Z12delete_ranksv.exit movq transitions(%rip), %rdi testq %rdi, %rdi je .LBB27_83 # %bb.82: callq free .LBB27_83: # %_Z18delete_transitionsv.exit movq node_map(%rip), %rdi testq %rdi, %rdi je .LBB27_85 # %bb.84: callq free .LBB27_85: # %_Z10delete_mapv.exit movq result(%rip), %rdi testq %rdi, %rdi je .LBB27_87 # %bb.86: callq free .LBB27_87: # %_Z13delete_resultv.exit xorl %eax, %eax addq $80, %rsp .cfi_def_cfa_offset 48 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r14 .cfi_def_cfa_offset 24 popq %r15 .cfi_def_cfa_offset 16 popq %rbp .cfi_def_cfa_offset 8 retq .LBB27_38: .cfi_def_cfa_offset 128 movl %eax, %ebp movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %rbx, %rdi movq %rax, %rdx movl $501, %r8d # imm = 0x1F5 jmp .LBB27_4 .LBB27_36: movl %eax, %ebp movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %rbx, %rdi movq %rax, %rdx movl $500, %r8d # imm = 0x1F4 .LBB27_4: xorl %eax, %eax callq fprintf movl %ebp, %edi callq exit .LBB27_88: movq stderr(%rip), %rdi movq (%r14), %rdx movl $.L.str.5, %esi xorl %eax, %eax callq fprintf movl $1, %edi callq exit .LBB27_3: movl %eax, %ebp movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %rbx, %rdi movq %rax, %rdx movl $457, %r8d # imm = 0x1C9 jmp .LBB27_4 .LBB27_6: movl %eax, %ebp movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %rbx, %rdi movq %rax, %rdx movl $458, %r8d # imm = 0x1CA jmp .LBB27_4 .LBB27_8: movl %eax, %ebp movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %rbx, %rdi movq %rax, %rdx movl $461, %r8d # imm = 0x1CD jmp .LBB27_4 .LBB27_10: movl %eax, %ebp movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %rbx, %rdi movq %rax, %rdx movl $462, %r8d # imm = 0x1CE jmp .LBB27_4 .LBB27_12: movl %eax, %ebp movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %rbx, %rdi movq %rax, %rdx movl $465, %r8d # imm = 0x1D1 jmp .LBB27_4 .LBB27_14: movl %eax, %ebp movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %rbx, %rdi movq %rax, %rdx movl $466, %r8d # imm = 0x1D2 jmp .LBB27_4 .LBB27_16: movl %eax, %ebp movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %rbx, %rdi movq %rax, %rdx movl $469, %r8d # imm = 0x1D5 jmp .LBB27_4 .LBB27_18: movl %eax, %ebp movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %rbx, %rdi movq %rax, %rdx movl $470, %r8d # imm = 0x1D6 jmp .LBB27_4 .LBB27_20: movl %eax, %ebp movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %rbx, %rdi movq %rax, %rdx movl $473, %r8d # imm = 0x1D9 jmp .LBB27_4 .LBB27_22: movl %eax, %ebp movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %rbx, %rdi movq %rax, %rdx movl $474, %r8d # imm = 0x1DA jmp .LBB27_4 .LBB27_24: movl %eax, %ebp movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %rbx, %rdi movq %rax, %rdx movl $477, %r8d # imm = 0x1DD jmp .LBB27_4 .LBB27_26: movl %eax, %ebp movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %rbx, %rdi movq %rax, %rdx movl $478, %r8d # imm = 0x1DE jmp .LBB27_4 .LBB27_28: movl %eax, %ebp movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %rbx, %rdi movq %rax, %rdx movl $481, %r8d # imm = 0x1E1 jmp .LBB27_4 .LBB27_30: movl %eax, %ebp movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %rbx, %rdi movq %rax, %rdx movl $484, %r8d # imm = 0x1E4 jmp .LBB27_4 .LBB27_89: movl %eax, %ebp movq stderr(%rip), %rbx movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %rbx, %rdi movq %rax, %rdx movl $517, %r8d # imm = 0x205 jmp .LBB27_4 .LBB27_49: movl %eax, %ebx movq stderr(%rip), %r14 movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %r14, %rdi movq %rax, %rdx movl $524, %r8d # imm = 0x20C jmp .LBB27_50 .LBB27_52: movl %eax, %ebx movq stderr(%rip), %r14 movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %r14, %rdi movq %rax, %rdx movl $525, %r8d # imm = 0x20D jmp .LBB27_50 .LBB27_54: movl %eax, %ebx movq stderr(%rip), %r14 movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %r14, %rdi movq %rax, %rdx movl $526, %r8d # imm = 0x20E jmp .LBB27_50 .LBB27_56: movl %eax, %ebx movq stderr(%rip), %r14 movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %r14, %rdi movq %rax, %rdx movl $527, %r8d # imm = 0x20F jmp .LBB27_50 .LBB27_58: movl %eax, %ebx movq stderr(%rip), %r14 movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %r14, %rdi movq %rax, %rdx movl $528, %r8d # imm = 0x210 jmp .LBB27_50 .LBB27_60: movl %eax, %ebx movq stderr(%rip), %r14 movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %r14, %rdi movq %rax, %rdx movl $529, %r8d # imm = 0x211 jmp .LBB27_50 .LBB27_62: movl %eax, %ebx movq stderr(%rip), %r14 movl %eax, %edi callq hipGetErrorString movl $.L.str.10, %esi movl $.L.str.1, %ecx movq %r14, %rdi movq %rax, %rdx movl $530, %r8d # imm = 0x212 .LBB27_50: xorl %eax, %eax callq fprintf movl %ebx, %edi callq exit .Lfunc_end27: .size main, .Lfunc_end27-main .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: pushq %rbx .cfi_def_cfa_offset 16 subq $32, %rsp .cfi_def_cfa_offset 48 .cfi_offset %rbx, -16 movq __hip_gpubin_handle(%rip), %rbx testq %rbx, %rbx jne .LBB28_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rbx movq %rax, __hip_gpubin_handle(%rip) .LBB28_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z10add_kernelP6vertexP5entryPdP3mapS3_Pl, %esi movl $.L__unnamed_2, %edx movl $.L__unnamed_2, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $_Z13update_kernelPdS_Pl, %esi movl $.L__unnamed_3, %edx movl $.L__unnamed_3, %ecx movq %rbx, %rdi movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $32, %rsp .cfi_def_cfa_offset 16 popq %rbx .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end28: .size __hip_module_ctor, .Lfunc_end28-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB29_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB29_2: retq .Lfunc_end29: .size __hip_module_dtor, .Lfunc_end29-__hip_module_dtor .cfi_endproc # -- End function .type edges,@object # @edges .bss .globl edges .p2align 3, 0x0 edges: .quad 0 .size edges, 8 .type edges_length,@object # @edges_length .globl edges_length .p2align 3, 0x0 edges_length: .quad 0 # 0x0 .size edges_length, 8 .type edges_size,@object # @edges_size .globl edges_size .p2align 3, 0x0 edges_size: .quad 0 # 0x0 .size edges_size, 8 .type edges_itr,@object # @edges_itr .globl edges_itr .p2align 3, 0x0 edges_itr: .quad 0 # 0x0 .size edges_itr, 8 .type vertex_list,@object # @vertex_list .globl vertex_list .p2align 3, 0x0 vertex_list: .quad 0 .size vertex_list, 8 .type vertex_length,@object # @vertex_length .globl vertex_length .p2align 3, 0x0 vertex_length: .quad 0 # 0x0 .size vertex_length, 8 .type vertex_size,@object # @vertex_size .globl vertex_size .p2align 3, 0x0 vertex_size: .quad 0 # 0x0 .size vertex_size, 8 .type vertex_itr,@object # @vertex_itr .globl vertex_itr .p2align 3, 0x0 vertex_itr: .quad 0 # 0x0 .size vertex_itr, 8 .type transitions,@object # @transitions .globl transitions .p2align 3, 0x0 transitions: .quad 0 .size transitions, 8 .type node_map,@object # @node_map .globl node_map .p2align 3, 0x0 node_map: .quad 0 .size node_map, 8 .type ranks,@object # @ranks .globl ranks .p2align 3, 0x0 ranks: .quad 0 .size ranks, 8 .type result,@object # @result .globl result .p2align 3, 0x0 result: .quad 0 .size result, 8 .type .L.str,@object # @.str .section .rodata.str1.1,"aMS",@progbits,1 .L.str: .asciz "Malloc failed in %s at line %d\n" .size .L.str, 32 .type .L.str.1,@object # @.str.1 .L.str.1: .asciz "/home/ubuntu/Datasets/stackv2/train-structured-repos-hip-sm89/shreyas42/CudaPageRank/master/pagerank.hip" .size .L.str.1, 105 .type .L.str.2,@object # @.str.2 .L.str.2: .asciz "Null pointer error in %s at line %d\n" .size .L.str.2, 37 .type .L.str.3,@object # @.str.3 .L.str.3: .asciz "File pointer error in %s at line %d\n" .size .L.str.3, 37 .type .L.str.4,@object # @.str.4 .L.str.4: .asciz "%ld %ld" .size .L.str.4, 8 .type _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl,@object # @_Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl .section .rodata,"a",@progbits .globl _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl .p2align 3, 0x0 _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl: .quad _Z30__device_stub__multiply_kernelP6vertexP5entryP3mapPdS5_Pl .size _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl, 8 .type _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl,@object # @_Z10add_kernelP6vertexP5entryPdP3mapS3_Pl .globl _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl .p2align 3, 0x0 _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl: .quad _Z25__device_stub__add_kernelP6vertexP5entryPdP3mapS3_Pl .size _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl, 8 .type _Z13update_kernelPdS_Pl,@object # @_Z13update_kernelPdS_Pl .globl _Z13update_kernelPdS_Pl .p2align 3, 0x0 _Z13update_kernelPdS_Pl: .quad _Z28__device_stub__update_kernelPdS_Pl .size _Z13update_kernelPdS_Pl, 8 .type .L.str.5,@object # @.str.5 .section .rodata.str1.1,"aMS",@progbits,1 .L.str.5: .asciz "Correct usage: %s <pathToGraph> <numIterations> <serial = 0/parallel = 1>\n" .size .L.str.5, 75 .type .L.str.6,@object # @.str.6 .L.str.6: .asciz "r" .size .L.str.6, 2 .type .L.str.7,@object # @.str.7 .L.str.7: .asciz "%lf\n" .size .L.str.7, 5 .type .L.str.8,@object # @.str.8 .L.str.8: .asciz "%lf s\n" .size .L.str.8, 7 .type .L.str.10,@object # @.str.10 .L.str.10: .asciz "GPUassert: %s\nFile: %s\nLine: %d\n" .size .L.str.10, 33 .type .L__unnamed_1,@object # @0 .L__unnamed_1: .asciz "_Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl" .size .L__unnamed_1, 47 .type .L__unnamed_2,@object # @1 .L__unnamed_2: .asciz "_Z10add_kernelP6vertexP5entryPdP3mapS3_Pl" .size .L__unnamed_2, 42 .type .L__unnamed_3,@object # @2 .L__unnamed_3: .asciz "_Z13update_kernelPdS_Pl" .size .L__unnamed_3, 24 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym _Z30__device_stub__multiply_kernelP6vertexP5entryP3mapPdS5_Pl .addrsig_sym _Z25__device_stub__add_kernelP6vertexP5entryPdP3mapS3_Pl .addrsig_sym _Z28__device_stub__update_kernelPdS_Pl .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym edges_length .addrsig_sym vertex_length .addrsig_sym _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl .addrsig_sym _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl .addrsig_sym _Z13update_kernelPdS_Pl .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl ; -- Begin function _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl .globl _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl .p2align 8 .type _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl,@function _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl: ; @_Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl ; %bb.0: s_clause 0x1 s_load_b128 s[8:11], s[0:1], 0x20 s_load_b32 s4, s[0:1], 0x3c s_waitcnt lgkmcnt(0) s_load_b64 s[2:3], s[10:11], 0x0 s_and_b32 s4, s4, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[2:3], null, s15, s4, v[0:1] v_ashrrev_i32_e32 v3, 31, v2 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_i64_e32 vcc_lo, s[2:3], v[2:3] s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB0_14 ; %bb.1: s_load_b256 s[0:7], s[0:1], 0x0 s_mov_b32 s18, 0 s_waitcnt lgkmcnt(0) v_mad_i64_i32 v[0:1], null, v2, 24, s[0:1] global_load_b32 v4, v[0:1], off offset:16 s_waitcnt vmcnt(0) v_cmp_lt_i32_e32 vcc_lo, 0, v4 s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_14 ; %bb.2: ; %.lr.ph v_lshlrev_b64 v[2:3], 3, v[2:3] s_cmp_lg_u64 s[4:5], 0 s_cselect_b32 s19, -1, 0 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, s6, v2 v_add_co_ci_u32_e32 v3, vcc_lo, s7, v3, vcc_lo v_add_co_u32 v8, vcc_lo, v0, 16 v_add_co_ci_u32_e32 v9, vcc_lo, 0, v1, vcc_lo global_load_b64 v[4:5], v[2:3], off global_load_b64 v[6:7], v[0:1], off offset:8 v_add_co_u32 v10, vcc_lo, v0, 8 v_add_co_ci_u32_e32 v11, vcc_lo, 0, v1, vcc_lo .LBB0_3: ; =>This Loop Header: Depth=1 ; Child Loop BB0_6 Depth 2 s_waitcnt vmcnt(0) v_lshlrev_b64 v[0:1], 4, v[6:7] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, s2, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v1, vcc_lo s_and_not1_b32 vcc_lo, exec_lo, s19 global_load_b128 v[0:3], v[0:1], off s_cbranch_vccnz .LBB0_12 ; %bb.4: ; in Loop: Header=BB0_3 Depth=1 s_load_b64 s[0:1], s[10:11], 0x0 s_waitcnt lgkmcnt(0) v_cmp_lt_i64_e64 s6, s[0:1], 1 s_delay_alu instid0(VALU_DEP_1) s_and_b32 vcc_lo, exec_lo, s6 s_cbranch_vccnz .LBB0_12 ; %bb.5: ; %.lr.ph.i.preheader ; in Loop: Header=BB0_3 Depth=1 s_mov_b64 s[12:13], 0 s_mov_b32 s20, 0 s_mov_b64 s[6:7], s[4:5] ; implicit-def: $sgpr21 ; implicit-def: $sgpr23 ; implicit-def: $sgpr22 .LBB0_6: ; %.lr.ph.i ; Parent Loop BB0_3 Depth=1 ; => This Inner Loop Header: Depth=2 s_load_b64 s[14:15], s[6:7], 0x0 s_or_b32 s22, s22, exec_lo s_or_b32 s23, s23, exec_lo ; implicit-def: $sgpr16_sgpr17 s_waitcnt vmcnt(0) lgkmcnt(0) v_cmp_ne_u64_e32 vcc_lo, s[14:15], v[0:1] ; implicit-def: $sgpr14_sgpr15 s_and_saveexec_b32 s24, vcc_lo ; %bb.7: ; in Loop: Header=BB0_6 Depth=2 s_add_u32 s14, s12, 1 s_addc_u32 s15, s13, 0 s_add_u32 s6, s6, 16 s_addc_u32 s7, s7, 0 s_cmp_eq_u64 s[0:1], s[14:15] s_mov_b64 s[16:17], -1 s_cselect_b32 s25, -1, 0 s_and_not1_b32 s23, s23, exec_lo s_and_b32 s25, s25, exec_lo s_and_not1_b32 s22, s22, exec_lo s_or_b32 s23, s23, s25 ; %bb.8: ; %Flow59 ; in Loop: Header=BB0_6 Depth=2 s_or_b32 exec_lo, exec_lo, s24 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 s24, exec_lo, s23 v_dual_mov_b32 v12, s16 :: v_dual_mov_b32 v13, s17 s_or_b32 s20, s24, s20 v_dual_mov_b32 v14, s13 :: v_dual_mov_b32 v13, s12 s_and_not1_b32 s12, s21, exec_lo s_and_b32 s13, s22, exec_lo s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 s21, s12, s13 s_mov_b64 s[12:13], s[14:15] s_and_not1_b32 exec_lo, exec_lo, s20 s_cbranch_execnz .LBB0_6 ; %bb.9: ; %loop.exit.guard ; in Loop: Header=BB0_3 Depth=1 s_or_b32 exec_lo, exec_lo, s20 s_and_saveexec_b32 s0, s21 s_delay_alu instid0(SALU_CYCLE_1) s_xor_b32 s0, exec_lo, s0 s_cbranch_execz .LBB0_11 ; %bb.10: ; in Loop: Header=BB0_3 Depth=1 v_lshlrev_b64 v[0:1], 4, v[13:14] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, s4, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s5, v1, vcc_lo global_load_b64 v[12:13], v[0:1], off offset:8 .LBB0_11: ; %Flow ; in Loop: Header=BB0_3 Depth=1 s_or_b32 exec_lo, exec_lo, s0 s_branch .LBB0_13 .LBB0_12: ; in Loop: Header=BB0_3 Depth=1 v_mov_b32_e32 v12, -1 v_mov_b32_e32 v13, -1 .LBB0_13: ; %_Z11search_dmapP3mapPll.exit ; in Loop: Header=BB0_3 Depth=1 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_ashrrev_i32_e32 v13, 31, v12 v_lshlrev_b64 v[0:1], 3, v[12:13] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v0, vcc_lo, s8, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s9, v1, vcc_lo v_add_co_u32 v6, vcc_lo, v6, 1 v_add_co_ci_u32_e32 v7, vcc_lo, 0, v7, vcc_lo global_load_b64 v[12:13], v[0:1], off s_waitcnt vmcnt(0) s_barrier buffer_gl0_inv v_fma_f64 v[2:3], v[4:5], v[2:3], v[12:13] global_store_b64 v[0:1], v[2:3], off s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv s_clause 0x1 global_load_b32 v2, v[8:9], off global_load_b64 v[0:1], v[10:11], off s_waitcnt vmcnt(1) v_ashrrev_i32_e32 v3, 31, v2 s_waitcnt vmcnt(0) v_add_co_u32 v0, vcc_lo, v0, v2 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_ci_u32_e32 v1, vcc_lo, v1, v3, vcc_lo v_cmp_ge_i64_e32 vcc_lo, v[6:7], v[0:1] s_or_b32 s18, vcc_lo, s18 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s18 s_cbranch_execnz .LBB0_3 .LBB0_14: ; %.loopexit s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 304 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 15 .amdhsa_next_free_sgpr 26 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl, .Lfunc_end0-_Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 660 ; NumSgprs: 28 ; NumVgprs: 15 ; ScratchSize: 0 ; MemoryBound: 1 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 3 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 28 ; NumVGPRsForWavesPerEU: 15 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl ; -- Begin function _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl .globl _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl .p2align 8 .type _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl,@function _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl: ; @_Z10add_kernelP6vertexP5entryPdP3mapS3_Pl ; %bb.0: s_clause 0x1 s_load_b128 s[8:11], s[0:1], 0x20 s_load_b32 s4, s[0:1], 0x3c s_waitcnt lgkmcnt(0) s_load_b64 s[2:3], s[10:11], 0x0 s_and_b32 s4, s4, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s4, v[0:1] v_ashrrev_i32_e32 v2, 31, v1 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_i64_e32 vcc_lo, s[2:3], v[1:2] s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB1_14 ; %bb.1: s_load_b256 s[0:7], s[0:1], 0x0 s_mov_b32 s20, 0 s_waitcnt lgkmcnt(0) v_mad_i64_i32 v[4:5], null, v1, 24, s[0:1] global_load_b32 v0, v[4:5], off offset:16 s_waitcnt vmcnt(0) v_cmp_lt_i32_e32 vcc_lo, 0, v0 s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB1_14 ; %bb.2: ; %.lr.ph global_load_b64 v[0:1], v[4:5], off offset:8 v_add_co_u32 v2, vcc_lo, v4, 16 v_add_co_ci_u32_e32 v3, vcc_lo, 0, v5, vcc_lo v_add_co_u32 v4, vcc_lo, v4, 8 v_add_co_ci_u32_e32 v5, vcc_lo, 0, v5, vcc_lo s_cmp_lg_u64 s[6:7], 0 s_cselect_b32 s21, -1, 0 .LBB1_3: ; =>This Loop Header: Depth=1 ; Child Loop BB1_6 Depth 2 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 vcc_lo, exec_lo, s21 s_cbranch_vccnz .LBB1_12 ; %bb.4: ; in Loop: Header=BB1_3 Depth=1 s_load_b64 s[0:1], s[10:11], 0x0 s_waitcnt lgkmcnt(0) v_cmp_lt_i64_e64 s12, s[0:1], 1 s_delay_alu instid0(VALU_DEP_1) s_and_b32 vcc_lo, exec_lo, s12 s_cbranch_vccnz .LBB1_12 ; %bb.5: ; %.lr.ph.i.preheader ; in Loop: Header=BB1_3 Depth=1 s_waitcnt vmcnt(0) v_lshlrev_b64 v[6:7], 4, v[0:1] s_mov_b64 s[14:15], 0 s_mov_b32 s22, 0 s_mov_b64 s[12:13], s[6:7] ; implicit-def: $sgpr23 ; implicit-def: $sgpr25 ; implicit-def: $sgpr24 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, s2, v6 v_add_co_ci_u32_e32 v7, vcc_lo, s3, v7, vcc_lo global_load_b64 v[6:7], v[6:7], off .LBB1_6: ; %.lr.ph.i ; Parent Loop BB1_3 Depth=1 ; => This Inner Loop Header: Depth=2 s_load_b64 s[16:17], s[12:13], 0x0 s_or_b32 s24, s24, exec_lo s_or_b32 s25, s25, exec_lo ; implicit-def: $sgpr18_sgpr19 s_waitcnt vmcnt(0) lgkmcnt(0) v_cmp_ne_u64_e32 vcc_lo, s[16:17], v[6:7] ; implicit-def: $sgpr16_sgpr17 s_and_saveexec_b32 s26, vcc_lo ; %bb.7: ; in Loop: Header=BB1_6 Depth=2 s_add_u32 s16, s14, 1 s_addc_u32 s17, s15, 0 s_add_u32 s12, s12, 16 s_addc_u32 s13, s13, 0 s_cmp_eq_u64 s[0:1], s[16:17] s_mov_b64 s[18:19], -1 s_cselect_b32 s27, -1, 0 s_and_not1_b32 s25, s25, exec_lo s_and_b32 s27, s27, exec_lo s_and_not1_b32 s24, s24, exec_lo s_or_b32 s25, s25, s27 ; %bb.8: ; %Flow55 ; in Loop: Header=BB1_6 Depth=2 s_or_b32 exec_lo, exec_lo, s26 s_delay_alu instid0(SALU_CYCLE_1) s_and_b32 s26, exec_lo, s25 v_dual_mov_b32 v8, s18 :: v_dual_mov_b32 v9, s19 s_or_b32 s22, s26, s22 v_dual_mov_b32 v9, s14 :: v_dual_mov_b32 v10, s15 s_and_not1_b32 s14, s23, exec_lo s_and_b32 s15, s24, exec_lo s_delay_alu instid0(SALU_CYCLE_1) s_or_b32 s23, s14, s15 s_mov_b64 s[14:15], s[16:17] s_and_not1_b32 exec_lo, exec_lo, s22 s_cbranch_execnz .LBB1_6 ; %bb.9: ; %loop.exit.guard ; in Loop: Header=BB1_3 Depth=1 s_or_b32 exec_lo, exec_lo, s22 s_and_saveexec_b32 s0, s23 s_delay_alu instid0(SALU_CYCLE_1) s_xor_b32 s0, exec_lo, s0 s_cbranch_execz .LBB1_11 ; %bb.10: ; in Loop: Header=BB1_3 Depth=1 v_lshlrev_b64 v[6:7], 4, v[9:10] s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v6, vcc_lo, s6, v6 v_add_co_ci_u32_e32 v7, vcc_lo, s7, v7, vcc_lo global_load_b64 v[8:9], v[6:7], off offset:8 .LBB1_11: ; %Flow ; in Loop: Header=BB1_3 Depth=1 s_or_b32 exec_lo, exec_lo, s0 s_branch .LBB1_13 .LBB1_12: ; in Loop: Header=BB1_3 Depth=1 v_mov_b32_e32 v8, -1 v_mov_b32_e32 v9, -1 .LBB1_13: ; %_Z11search_dmapP3mapPll.exit ; in Loop: Header=BB1_3 Depth=1 s_waitcnt vmcnt(0) s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2) v_ashrrev_i32_e32 v9, 31, v8 v_lshlrev_b64 v[6:7], 3, v[0:1] v_lshlrev_b64 v[8:9], 3, v[8:9] s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_3) v_add_co_u32 v6, vcc_lo, s4, v6 v_add_co_ci_u32_e32 v7, vcc_lo, s5, v7, vcc_lo s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_4) v_add_co_u32 v8, vcc_lo, s8, v8 v_add_co_ci_u32_e32 v9, vcc_lo, s9, v9, vcc_lo v_add_co_u32 v0, vcc_lo, v0, 1 global_load_b64 v[6:7], v[6:7], off global_load_b64 v[10:11], v[8:9], off s_waitcnt vmcnt(0) s_barrier buffer_gl0_inv v_add_co_ci_u32_e32 v1, vcc_lo, 0, v1, vcc_lo v_add_f64 v[6:7], v[6:7], v[10:11] global_store_b64 v[8:9], v[6:7], off s_waitcnt_vscnt null, 0x0 s_barrier buffer_gl0_inv s_clause 0x1 global_load_b32 v8, v[2:3], off global_load_b64 v[6:7], v[4:5], off s_waitcnt vmcnt(1) v_ashrrev_i32_e32 v9, 31, v8 s_waitcnt vmcnt(0) v_add_co_u32 v6, vcc_lo, v6, v8 s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_co_ci_u32_e32 v7, vcc_lo, v7, v9, vcc_lo v_cmp_ge_i64_e32 vcc_lo, v[0:1], v[6:7] s_or_b32 s20, vcc_lo, s20 s_delay_alu instid0(SALU_CYCLE_1) s_and_not1_b32 exec_lo, exec_lo, s20 s_cbranch_execnz .LBB1_3 .LBB1_14: ; %.loopexit s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 304 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 12 .amdhsa_next_free_sgpr 28 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end1: .size _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl, .Lfunc_end1-_Z10add_kernelP6vertexP5entryPdP3mapS3_Pl ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 664 ; NumSgprs: 30 ; NumVgprs: 12 ; ScratchSize: 0 ; MemoryBound: 1 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 3 ; VGPRBlocks: 1 ; NumSGPRsForWavesPerEU: 30 ; NumVGPRsForWavesPerEU: 12 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .protected _Z13update_kernelPdS_Pl ; -- Begin function _Z13update_kernelPdS_Pl .globl _Z13update_kernelPdS_Pl .p2align 8 .type _Z13update_kernelPdS_Pl,@function _Z13update_kernelPdS_Pl: ; @_Z13update_kernelPdS_Pl ; %bb.0: s_clause 0x1 s_load_b64 s[2:3], s[0:1], 0x10 s_load_b32 s4, s[0:1], 0x24 s_waitcnt lgkmcnt(0) s_load_b64 s[2:3], s[2:3], 0x0 s_and_b32 s4, s4, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s4, v[0:1] v_ashrrev_i32_e32 v2, 31, v1 s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) v_cmp_gt_i64_e32 vcc_lo, s[2:3], v[1:2] s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB2_2 ; %bb.1: s_load_b128 s[0:3], s[0:1], 0x0 v_lshlrev_b64 v[0:1], 3, v[1:2] s_waitcnt lgkmcnt(0) s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_2) v_add_co_u32 v2, vcc_lo, s0, v0 v_add_co_ci_u32_e32 v3, vcc_lo, s1, v1, vcc_lo v_add_co_u32 v0, vcc_lo, s2, v0 v_add_co_ci_u32_e32 v1, vcc_lo, s3, v1, vcc_lo global_load_b64 v[2:3], v[2:3], off s_waitcnt vmcnt(0) global_store_b64 v[0:1], v[2:3], off .LBB2_2: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel _Z13update_kernelPdS_Pl .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 280 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 4 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end2: .size _Z13update_kernelPdS_Pl, .Lfunc_end2-_Z13update_kernelPdS_Pl ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 156 ; NumSgprs: 18 ; NumVgprs: 4 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 4 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 24 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 32 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 40 .size: 8 .value_kind: global_buffer - .offset: 48 .size: 4 .value_kind: hidden_block_count_x - .offset: 52 .size: 4 .value_kind: hidden_block_count_y - .offset: 56 .size: 4 .value_kind: hidden_block_count_z - .offset: 60 .size: 2 .value_kind: hidden_group_size_x - .offset: 62 .size: 2 .value_kind: hidden_group_size_y - .offset: 64 .size: 2 .value_kind: hidden_group_size_z - .offset: 66 .size: 2 .value_kind: hidden_remainder_x - .offset: 68 .size: 2 .value_kind: hidden_remainder_y - .offset: 70 .size: 2 .value_kind: hidden_remainder_z - .offset: 88 .size: 8 .value_kind: hidden_global_offset_x - .offset: 96 .size: 8 .value_kind: hidden_global_offset_y - .offset: 104 .size: 8 .value_kind: hidden_global_offset_z - .offset: 112 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 304 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl .private_segment_fixed_size: 0 .sgpr_count: 28 .sgpr_spill_count: 0 .symbol: _Z15multiply_kernelP6vertexP5entryP3mapPdS5_Pl.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 15 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 24 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 32 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 40 .size: 8 .value_kind: global_buffer - .offset: 48 .size: 4 .value_kind: hidden_block_count_x - .offset: 52 .size: 4 .value_kind: hidden_block_count_y - .offset: 56 .size: 4 .value_kind: hidden_block_count_z - .offset: 60 .size: 2 .value_kind: hidden_group_size_x - .offset: 62 .size: 2 .value_kind: hidden_group_size_y - .offset: 64 .size: 2 .value_kind: hidden_group_size_z - .offset: 66 .size: 2 .value_kind: hidden_remainder_x - .offset: 68 .size: 2 .value_kind: hidden_remainder_y - .offset: 70 .size: 2 .value_kind: hidden_remainder_z - .offset: 88 .size: 8 .value_kind: hidden_global_offset_x - .offset: 96 .size: 8 .value_kind: hidden_global_offset_y - .offset: 104 .size: 8 .value_kind: hidden_global_offset_z - .offset: 112 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 304 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl .private_segment_fixed_size: 0 .sgpr_count: 30 .sgpr_spill_count: 0 .symbol: _Z10add_kernelP6vertexP5entryPdP3mapS3_Pl.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 12 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 - .args: - .address_space: global .offset: 0 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .address_space: global .offset: 16 .size: 8 .value_kind: global_buffer - .offset: 24 .size: 4 .value_kind: hidden_block_count_x - .offset: 28 .size: 4 .value_kind: hidden_block_count_y - .offset: 32 .size: 4 .value_kind: hidden_block_count_z - .offset: 36 .size: 2 .value_kind: hidden_group_size_x - .offset: 38 .size: 2 .value_kind: hidden_group_size_y - .offset: 40 .size: 2 .value_kind: hidden_group_size_z - .offset: 42 .size: 2 .value_kind: hidden_remainder_x - .offset: 44 .size: 2 .value_kind: hidden_remainder_y - .offset: 46 .size: 2 .value_kind: hidden_remainder_z - .offset: 64 .size: 8 .value_kind: hidden_global_offset_x - .offset: 72 .size: 8 .value_kind: hidden_global_offset_y - .offset: 80 .size: 8 .value_kind: hidden_global_offset_z - .offset: 88 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 280 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: _Z13update_kernelPdS_Pl .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: _Z13update_kernelPdS_Pl.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 4 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata
f8077495a5471b248b8e9d844d8ffd78caa7c453
#include "includes.h" extern "C" __global__ void bubble(unsigned int length, unsigned int parity, float* tab) { int index = 2* (threadIdx.x + blockDim.x * blockIdx.x); int leftElementID = index + parity; int rightElementID = index + parity + 1; float l, r; if (rightElementID < length) { l = tab[ leftElementID ]; r = tab[ rightElementID ]; if ( r < l ) { tab[ leftElementID ] = r; tab[ rightElementID ] = l; } } }
.file "tmpxft_002ceed5_00000000-6_bubble.cudafe1.cpp" .text #APP #NO_APP .type _ZL26__cudaUnregisterBinaryUtilv, @function _ZL26__cudaUnregisterBinaryUtilv: .LFB2010: .cfi_startproc endbr64 movq _ZL20__cudaFatCubinHandle(%rip), %rdi jmp __cudaUnregisterFatBinary@PLT .cfi_endproc .LFE2010: .size _ZL26__cudaUnregisterBinaryUtilv, .-_ZL26__cudaUnregisterBinaryUtilv .globl _Z27__device_stub__Z6bubblejjPfjjPf .type _Z27__device_stub__Z6bubblejjPfjjPf, @function _Z27__device_stub__Z6bubblejjPfjjPf: .LFB2032: .cfi_startproc endbr64 subq $120, %rsp .cfi_def_cfa_offset 128 movl %edi, 12(%rsp) leaq 24(%rsp), %rcx leaq 32(%rsp), %rdi movl %esi, 8(%rsp) leaq 44(%rsp), %rsi movq %rdx, (%rsp) leaq 16(%rsp), %rdx movq %fs:40, %rax movq %rax, 104(%rsp) xorl %eax, %eax leaq 12(%rsp), %rax movl $1, 40(%rsp) movq %rax, 80(%rsp) leaq 8(%rsp), %rax movq %rax, 88(%rsp) movq %rsp, %rax movq %rax, 96(%rsp) movabsq $4294967297, %rax movq %rax, 32(%rsp) movq %rax, 44(%rsp) movl $1, 52(%rsp) call __cudaPopCallConfiguration@PLT testl %eax, %eax jne .L2 pushq 24(%rsp) .cfi_def_cfa_offset 136 leaq bubble(%rip), %rdi pushq 24(%rsp) .cfi_def_cfa_offset 144 movq 60(%rsp), %rcx movl 68(%rsp), %r8d movq 48(%rsp), %rsi movl 56(%rsp), %edx leaq 96(%rsp), %r9 call cudaLaunchKernel@PLT popq %rax .cfi_def_cfa_offset 136 popq %rdx .cfi_def_cfa_offset 128 .L2: movq 104(%rsp), %rax subq %fs:40, %rax je .L4 call __stack_chk_fail@PLT .L4: addq $120, %rsp .cfi_def_cfa_offset 8 ret .cfi_endproc .LFE2032: .size _Z27__device_stub__Z6bubblejjPfjjPf, .-_Z27__device_stub__Z6bubblejjPfjjPf .globl bubble .type bubble, @function bubble: .LFB2033: .cfi_startproc endbr64 jmp _Z27__device_stub__Z6bubblejjPfjjPf .cfi_endproc .LFE2033: .size bubble, .-bubble .section .rodata.str1.1,"aMS",@progbits,1 .LC0: .string "bubble" .section .text.startup,"ax",@progbits .type _ZL24__sti____cudaRegisterAllv, @function _ZL24__sti____cudaRegisterAllv: .LFB2035: .cfi_startproc endbr64 pushq %rax .cfi_def_cfa_offset 16 leaq _ZL15__fatDeviceText(%rip), %rdi call __cudaRegisterFatBinary@PLT pushq $0 .cfi_def_cfa_offset 24 xorl %r9d, %r9d orl $-1, %r8d pushq $0 .cfi_def_cfa_offset 32 leaq .LC0(%rip), %rdx movq %rax, %rdi leaq bubble(%rip), %rsi pushq $0 .cfi_def_cfa_offset 40 movq %rdx, %rcx pushq $0 .cfi_def_cfa_offset 48 movq %rax, _ZL20__cudaFatCubinHandle(%rip) call __cudaRegisterFunction@PLT movq _ZL20__cudaFatCubinHandle(%rip), %rdi addq $32, %rsp .cfi_def_cfa_offset 16 call __cudaRegisterFatBinaryEnd@PLT leaq _ZL26__cudaUnregisterBinaryUtilv(%rip), %rdi popq %rdx .cfi_def_cfa_offset 8 jmp atexit@PLT .cfi_endproc .LFE2035: .size _ZL24__sti____cudaRegisterAllv, .-_ZL24__sti____cudaRegisterAllv .section .init_array,"aw" .align 8 .quad _ZL24__sti____cudaRegisterAllv .section .nvFatBinSegment,"aw" .align 8 .type _ZL15__fatDeviceText, @object .size _ZL15__fatDeviceText, 24 _ZL15__fatDeviceText: .long 1180844977 .long 1 .quad fatbinData .quad 0 .local _ZL20__cudaFatCubinHandle .comm _ZL20__cudaFatCubinHandle,8,8 .ident "GCC: (Ubuntu 13.3.0-6ubuntu2~24.04) 13.3.0" .section .note.GNU-stack,"",@progbits .section .note.gnu.property,"a" .align 8 .long 1f - 0f .long 4f - 1f .long 5 0: .string "GNU" 1: .align 8 .long 0xc0000002 .long 3f - 2f 2: .long 0x3 3: .align 8 4:
code for sm_89 Function : bubble .headerflags @"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM89 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM89)" /*0000*/ IMAD.MOV.U32 R1, RZ, RZ, c[0x0][0x28] ; /* 0x00000a00ff017624 */ /* 0x000fe400078e00ff */ /*0010*/ S2R R0, SR_CTAID.X ; /* 0x0000000000007919 */ /* 0x000e280000002500 */ /*0020*/ S2R R3, SR_TID.X ; /* 0x0000000000037919 */ /* 0x000e240000002100 */ /*0030*/ IMAD R0, R0, c[0x0][0x0], R3 ; /* 0x0000000000007a24 */ /* 0x001fca00078e0203 */ /*0040*/ LEA R0, R0, c[0x0][0x164], 0x1 ; /* 0x0000590000007a11 */ /* 0x000fc800078e08ff */ /*0050*/ IADD3 R4, R0, 0x1, RZ ; /* 0x0000000100047810 */ /* 0x000fc80007ffe0ff */ /*0060*/ ISETP.GE.U32.AND P0, PT, R4, c[0x0][0x160], PT ; /* 0x0000580004007a0c */ /* 0x000fda0003f06070 */ /*0070*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0080*/ MOV R3, 0x4 ; /* 0x0000000400037802 */ /* 0x000fe20000000f00 */ /*0090*/ ULDC.64 UR4, c[0x0][0x118] ; /* 0x0000460000047ab9 */ /* 0x000fc80000000a00 */ /*00a0*/ IMAD.WIDE R4, R4, R3, c[0x0][0x168] ; /* 0x00005a0004047625 */ /* 0x000fc800078e0203 */ /*00b0*/ IMAD.WIDE R2, R0, R3, c[0x0][0x168] ; /* 0x00005a0000027625 */ /* 0x000fe200078e0203 */ /*00c0*/ LDG.E R7, [R4.64] ; /* 0x0000000404077981 */ /* 0x000ea8000c1e1900 */ /*00d0*/ LDG.E R0, [R2.64] ; /* 0x0000000402007981 */ /* 0x000ea4000c1e1900 */ /*00e0*/ FSETP.GEU.AND P0, PT, R7, R0, PT ; /* 0x000000000700720b */ /* 0x004fda0003f0e000 */ /*00f0*/ @P0 EXIT ; /* 0x000000000000094d */ /* 0x000fea0003800000 */ /*0100*/ STG.E [R2.64], R7 ; /* 0x0000000702007986 */ /* 0x000fe8000c101904 */ /*0110*/ STG.E [R4.64], R0 ; /* 0x0000000004007986 */ /* 0x000fe2000c101904 */ /*0120*/ EXIT ; /* 0x000000000000794d */ /* 0x000fea0003800000 */ /*0130*/ BRA 0x130; /* 0xfffffff000007947 */ /* 0x000fc0000383ffff */ /*0140*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0150*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0160*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0170*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0180*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*0190*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01a0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01b0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01c0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01d0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01e0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ /*01f0*/ NOP; /* 0x0000000000007918 */ /* 0x000fc00000000000 */ ..........
#include <hip/hip_runtime.h> #include "includes.h" extern "C" __global__ void bubble(unsigned int length, unsigned int parity, float* tab) { int index = 2* (threadIdx.x + blockDim.x * blockIdx.x); int leftElementID = index + parity; int rightElementID = index + parity + 1; float l, r; if (rightElementID < length) { l = tab[ leftElementID ]; r = tab[ rightElementID ]; if ( r < l ) { tab[ leftElementID ] = r; tab[ rightElementID ] = l; } } }
.text .file "bubble.hip" .globl __device_stub__bubble # -- Begin function __device_stub__bubble .type __device_stub__bubble,@function __device_stub__bubble: # @__device_stub__bubble .cfi_startproc # %bb.0: pushq %r15 .cfi_def_cfa_offset 16 pushq %r14 .cfi_def_cfa_offset 24 pushq %r13 .cfi_def_cfa_offset 32 pushq %r12 .cfi_def_cfa_offset 40 pushq %rbx .cfi_def_cfa_offset 48 subq $96, %rsp .cfi_def_cfa_offset 144 .cfi_offset %rbx, -48 .cfi_offset %r12, -40 .cfi_offset %r13, -32 .cfi_offset %r14, -24 .cfi_offset %r15, -16 leaq 4(%rsp), %rax movl %edi, (%rax) movq %rsp, %rcx movl %esi, (%rcx) leaq 24(%rsp), %rsi movq %rdx, (%rsi) leaq 64(%rsp), %rbx movq %rax, (%rbx) movq %rcx, 8(%rbx) movq %rsi, 16(%rbx) leaq 48(%rsp), %r14 leaq 32(%rsp), %r15 leaq 16(%rsp), %r12 leaq 8(%rsp), %r13 movq %r14, %rdi movq %r15, %rsi movq %r12, %rdx movq %r13, %rcx callq __hipPopCallConfiguration movq (%r14), %rsi movl 8(%r14), %edx movq (%r15), %rcx movl 8(%r15), %r8d movl $bubble, %edi movq %rbx, %r9 pushq (%r13) .cfi_adjust_cfa_offset 8 pushq (%r12) .cfi_adjust_cfa_offset 8 callq hipLaunchKernel addq $112, %rsp .cfi_adjust_cfa_offset -112 popq %rbx .cfi_def_cfa_offset 40 popq %r12 .cfi_def_cfa_offset 32 popq %r13 .cfi_def_cfa_offset 24 popq %r14 .cfi_def_cfa_offset 16 popq %r15 .cfi_def_cfa_offset 8 retq .Lfunc_end0: .size __device_stub__bubble, .Lfunc_end0-__device_stub__bubble .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_ctor .type __hip_module_ctor,@function __hip_module_ctor: # @__hip_module_ctor .cfi_startproc # %bb.0: subq $40, %rsp .cfi_def_cfa_offset 48 movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi jne .LBB1_2 # %bb.1: movl $__hip_fatbin_wrapper, %edi callq __hipRegisterFatBinary movq %rax, %rdi movq %rax, __hip_gpubin_handle(%rip) .LBB1_2: xorps %xmm0, %xmm0 movups %xmm0, 16(%rsp) movups %xmm0, (%rsp) movl $bubble, %esi movl $.L__unnamed_1, %edx movl $.L__unnamed_1, %ecx movl $-1, %r8d xorl %r9d, %r9d callq __hipRegisterFunction movl $__hip_module_dtor, %edi addq $40, %rsp .cfi_def_cfa_offset 8 jmp atexit # TAILCALL .Lfunc_end1: .size __hip_module_ctor, .Lfunc_end1-__hip_module_ctor .cfi_endproc # -- End function .p2align 4, 0x90 # -- Begin function __hip_module_dtor .type __hip_module_dtor,@function __hip_module_dtor: # @__hip_module_dtor .cfi_startproc # %bb.0: movq __hip_gpubin_handle(%rip), %rdi testq %rdi, %rdi je .LBB2_2 # %bb.1: pushq %rax .cfi_def_cfa_offset 16 callq __hipUnregisterFatBinary movq $0, __hip_gpubin_handle(%rip) addq $8, %rsp .cfi_def_cfa_offset 8 .LBB2_2: retq .Lfunc_end2: .size __hip_module_dtor, .Lfunc_end2-__hip_module_dtor .cfi_endproc # -- End function .type bubble,@object # @bubble .section .rodata,"a",@progbits .globl bubble .p2align 3, 0x0 bubble: .quad __device_stub__bubble .size bubble, 8 .type .L__unnamed_1,@object # @0 .section .rodata.str1.1,"aMS",@progbits,1 .L__unnamed_1: .asciz "bubble" .size .L__unnamed_1, 7 .type __hip_fatbin_wrapper,@object # @__hip_fatbin_wrapper .section .hipFatBinSegment,"a",@progbits .p2align 3, 0x0 __hip_fatbin_wrapper: .long 1212764230 # 0x48495046 .long 1 # 0x1 .quad __hip_fatbin .quad 0 .size __hip_fatbin_wrapper, 24 .type __hip_gpubin_handle,@object # @__hip_gpubin_handle .local __hip_gpubin_handle .comm __hip_gpubin_handle,8,8 .section .init_array,"aw",@init_array .p2align 3, 0x0 .quad __hip_module_ctor .type __hip_cuid_,@object # @__hip_cuid_ .bss .globl __hip_cuid_ __hip_cuid_: .byte 0 # 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __device_stub__bubble .addrsig_sym __hip_module_ctor .addrsig_sym __hip_module_dtor .addrsig_sym bubble .addrsig_sym __hip_fatbin .addrsig_sym __hip_fatbin_wrapper .addrsig_sym __hip_cuid_
.text .amdgcn_target "amdgcn-amd-amdhsa--gfx1100" .protected bubble ; -- Begin function bubble .globl bubble .p2align 8 .type bubble,@function bubble: ; @bubble ; %bb.0: s_clause 0x1 s_load_b32 s4, s[0:1], 0x1c s_load_b64 s[2:3], s[0:1], 0x0 s_waitcnt lgkmcnt(0) s_and_b32 s4, s4, 0xffff s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_mad_u64_u32 v[1:2], null, s15, s4, v[0:1] v_lshl_add_u32 v0, v1, 1, s3 s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1) v_add_nc_u32_e32 v1, 1, v0 v_cmp_gt_u32_e32 vcc_lo, s2, v1 s_and_saveexec_b32 s2, vcc_lo s_cbranch_execz .LBB0_3 ; %bb.1: s_load_b64 s[0:1], s[0:1], 0x8 v_ashrrev_i32_e32 v1, 31, v0 s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1) v_lshlrev_b64 v[0:1], 2, v[0:1] s_waitcnt lgkmcnt(0) v_add_co_u32 v0, vcc_lo, s0, v0 s_delay_alu instid0(VALU_DEP_2) v_add_co_ci_u32_e32 v1, vcc_lo, s1, v1, vcc_lo global_load_b64 v[2:3], v[0:1], off s_waitcnt vmcnt(0) v_cmp_lt_f32_e32 vcc_lo, v3, v2 s_and_b32 exec_lo, exec_lo, vcc_lo s_cbranch_execz .LBB0_3 ; %bb.2: v_mov_b32_e32 v4, v2 global_store_b64 v[0:1], v[3:4], off .LBB0_3: s_nop 0 s_sendmsg sendmsg(MSG_DEALLOC_VGPRS) s_endpgm .section .rodata,"a",@progbits .p2align 6, 0x0 .amdhsa_kernel bubble .amdhsa_group_segment_fixed_size 0 .amdhsa_private_segment_fixed_size 0 .amdhsa_kernarg_size 272 .amdhsa_user_sgpr_count 15 .amdhsa_user_sgpr_dispatch_ptr 0 .amdhsa_user_sgpr_queue_ptr 0 .amdhsa_user_sgpr_kernarg_segment_ptr 1 .amdhsa_user_sgpr_dispatch_id 0 .amdhsa_user_sgpr_private_segment_size 0 .amdhsa_wavefront_size32 1 .amdhsa_uses_dynamic_stack 0 .amdhsa_enable_private_segment 0 .amdhsa_system_sgpr_workgroup_id_x 1 .amdhsa_system_sgpr_workgroup_id_y 0 .amdhsa_system_sgpr_workgroup_id_z 0 .amdhsa_system_sgpr_workgroup_info 0 .amdhsa_system_vgpr_workitem_id 0 .amdhsa_next_free_vgpr 5 .amdhsa_next_free_sgpr 16 .amdhsa_float_round_mode_32 0 .amdhsa_float_round_mode_16_64 0 .amdhsa_float_denorm_mode_32 3 .amdhsa_float_denorm_mode_16_64 3 .amdhsa_dx10_clamp 1 .amdhsa_ieee_mode 1 .amdhsa_fp16_overflow 0 .amdhsa_workgroup_processor_mode 1 .amdhsa_memory_ordered 1 .amdhsa_forward_progress 0 .amdhsa_shared_vgpr_count 0 .amdhsa_exception_fp_ieee_invalid_op 0 .amdhsa_exception_fp_denorm_src 0 .amdhsa_exception_fp_ieee_div_zero 0 .amdhsa_exception_fp_ieee_overflow 0 .amdhsa_exception_fp_ieee_underflow 0 .amdhsa_exception_fp_ieee_inexact 0 .amdhsa_exception_int_div_zero 0 .end_amdhsa_kernel .text .Lfunc_end0: .size bubble, .Lfunc_end0-bubble ; -- End function .section .AMDGPU.csdata,"",@progbits ; Kernel info: ; codeLenInByte = 164 ; NumSgprs: 18 ; NumVgprs: 5 ; ScratchSize: 0 ; MemoryBound: 0 ; FloatMode: 240 ; IeeeMode: 1 ; LDSByteSize: 0 bytes/workgroup (compile time only) ; SGPRBlocks: 2 ; VGPRBlocks: 0 ; NumSGPRsForWavesPerEU: 18 ; NumVGPRsForWavesPerEU: 5 ; Occupancy: 16 ; WaveLimiterHint : 0 ; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0 ; COMPUTE_PGM_RSRC2:USER_SGPR: 15 ; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0 ; COMPUTE_PGM_RSRC2:TGID_X_EN: 1 ; COMPUTE_PGM_RSRC2:TGID_Y_EN: 0 ; COMPUTE_PGM_RSRC2:TGID_Z_EN: 0 ; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0 .text .p2alignl 7, 3214868480 .fill 96, 4, 3214868480 .type __hip_cuid_,@object ; @__hip_cuid_ .section .bss,"aw",@nobits .globl __hip_cuid_ __hip_cuid_: .byte 0 ; 0x0 .size __hip_cuid_, 1 .ident "AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.2 25012 e5bf7e55c91490b07c49d8960fa7983d864936c4)" .section ".note.GNU-stack","",@progbits .addrsig .addrsig_sym __hip_cuid_ .amdgpu_metadata --- amdhsa.kernels: - .args: - .offset: 0 .size: 4 .value_kind: by_value - .offset: 4 .size: 4 .value_kind: by_value - .address_space: global .offset: 8 .size: 8 .value_kind: global_buffer - .offset: 16 .size: 4 .value_kind: hidden_block_count_x - .offset: 20 .size: 4 .value_kind: hidden_block_count_y - .offset: 24 .size: 4 .value_kind: hidden_block_count_z - .offset: 28 .size: 2 .value_kind: hidden_group_size_x - .offset: 30 .size: 2 .value_kind: hidden_group_size_y - .offset: 32 .size: 2 .value_kind: hidden_group_size_z - .offset: 34 .size: 2 .value_kind: hidden_remainder_x - .offset: 36 .size: 2 .value_kind: hidden_remainder_y - .offset: 38 .size: 2 .value_kind: hidden_remainder_z - .offset: 56 .size: 8 .value_kind: hidden_global_offset_x - .offset: 64 .size: 8 .value_kind: hidden_global_offset_y - .offset: 72 .size: 8 .value_kind: hidden_global_offset_z - .offset: 80 .size: 2 .value_kind: hidden_grid_dims .group_segment_fixed_size: 0 .kernarg_segment_align: 8 .kernarg_segment_size: 272 .language: OpenCL C .language_version: - 2 - 0 .max_flat_workgroup_size: 1024 .name: bubble .private_segment_fixed_size: 0 .sgpr_count: 18 .sgpr_spill_count: 0 .symbol: bubble.kd .uniform_work_group_size: 1 .uses_dynamic_stack: false .vgpr_count: 5 .vgpr_spill_count: 0 .wavefront_size: 32 .workgroup_processor_mode: 1 amdhsa.target: amdgcn-amd-amdhsa--gfx1100 amdhsa.version: - 1 - 2 ... .end_amdgpu_metadata